
/home/user/gapuino/test_camera_io/BUILD/GAP8_V2/GCC_RISCV/test:     file format elf32-littleriscv

Sections:
Idx Name          Size      VMA       LMA       File off  Algn  Flags
  0 .data_tiny_fc 000003e0  00000004  1b000004  00001004  2**2  CONTENTS, ALLOC, LOAD, DATA
  1 .stack        00001038  1b0003e8  1b0003e8  000013e8  2**3  CONTENTS, ALLOC, LOAD, DATA
  2 .vectors      000000a0  1c000000  1c000000  00003000  2**0  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .text         000087e4  1c0000a0  1c0000a0  000030a0  2**1  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .init_array   0000004c  1c008884  1c008884  0000b884  2**2  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   0000000c  1c0088d0  1c0088d0  0000b8d0  2**2  CONTENTS, ALLOC, LOAD, DATA
  6 .init         00000000  1c0088dc  1c0088dc  0000d020  2**0  CONTENTS, ALLOC, LOAD, CODE
  7 .fini         00000000  1c0088dc  1c0088dc  0000d020  2**0  CONTENTS, ALLOC, LOAD, CODE
  8 .preinit_array 00000000  1c0088dc  1c0088dc  0000d020  2**0  CONTENTS, ALLOC, LOAD, DATA
  9 .boot         00000000  1c0088dc  1c0088dc  0000d020  2**0  CONTENTS
 10 .got          00000000  1c0088dc  1c0088dc  0000d020  2**0  CONTENTS, ALLOC, LOAD, DATA
 11 .shbss        00000000  1c0088dc  1c0088dc  0000d020  2**0  CONTENTS
 12 .gnu.offload_funcs 00000000  1c0088dc  1c0088dc  0000d020  2**0  CONTENTS
 13 .gnu.offload_vars 00000000  1c0088dc  1c0088dc  0000d020  2**0  CONTENTS
 14 .rodata       00000808  1c0088e0  1c0088e0  0000b8e0  2**3  CONTENTS, ALLOC, LOAD, READONLY, DATA
 15 .data         000002d8  1c0090e8  1c0090e8  0000c0e8  2**2  CONTENTS, ALLOC, LOAD, DATA
 16 .bss          00000310  1c0093c0  1c0093c0  0000c3c0  2**2  ALLOC
 17 .data_tiny_l1 00000018  00000004  1c0096d0  0000d004  2**2  CONTENTS, ALLOC, LOAD, DATA
 18 .l1cluster_g  00000004  1000001c  1c0096e8  0000d01c  2**2  CONTENTS, ALLOC, LOAD, DATA
 19 .bss_l1       00000000  10000020  10000020  0000d020  2**0  CONTENTS
 20 .debug_frame  00005dcc  00000000  00000000  0000d020  2**2  CONTENTS, READONLY, DEBUGGING
 21 .debug_info   000820dd  00000000  00000000  00012dec  2**0  CONTENTS, READONLY, DEBUGGING
 22 .debug_abbrev 0000e124  00000000  00000000  00094ec9  2**0  CONTENTS, READONLY, DEBUGGING
 23 .debug_loc    00024646  00000000  00000000  000a2fed  2**0  CONTENTS, READONLY, DEBUGGING
 24 .debug_aranges 000017d8  00000000  00000000  000c7638  2**3  CONTENTS, READONLY, DEBUGGING
 25 .debug_ranges 00004b90  00000000  00000000  000c8e10  2**3  CONTENTS, READONLY, DEBUGGING
 26 .debug_line   00025634  00000000  00000000  000cd9a0  2**0  CONTENTS, READONLY, DEBUGGING
 27 .debug_str    0000bc7c  00000000  00000000  000f2fd4  2**0  CONTENTS, READONLY, DEBUGGING
 28 .comment      0000001a  00000000  00000000  000fec50  2**0  CONTENTS, READONLY
 29 .Pulp_Chip.Info 0000004e  00000000  00000000  000fec6a  2**0  CONTENTS, READONLY
SYMBOL TABLE:
00000004 l    d  .data_tiny_fc	00000000 .data_tiny_fc
1b0003e8 l    d  .stack	00000000 .stack
1c000000 l    d  .vectors	00000000 .vectors
1c0000a0 l    d  .text	00000000 .text
1c008884 l    d  .init_array	00000000 .init_array
1c0088d0 l    d  .fini_array	00000000 .fini_array
1c0088dc l    d  .init	00000000 .init
1c0088dc l    d  .fini	00000000 .fini
1c0088dc l    d  .preinit_array	00000000 .preinit_array
1c0088dc l    d  .boot	00000000 .boot
1c0088dc l    d  .got	00000000 .got
1c0088dc l    d  .shbss	00000000 .shbss
1c0088dc l    d  .gnu.offload_funcs	00000000 .gnu.offload_funcs
1c0088dc l    d  .gnu.offload_vars	00000000 .gnu.offload_vars
1c0088e0 l    d  .rodata	00000000 .rodata
1c0090e8 l    d  .data	00000000 .data
1c0093c0 l    d  .bss	00000000 .bss
00000004 l    d  .data_tiny_l1	00000000 .data_tiny_l1
1000001c l    d  .l1cluster_g	00000000 .l1cluster_g
10000020 l    d  .bss_l1	00000000 .bss_l1
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .Pulp_Chip.Info	00000000 .Pulp_Chip.Info
00000000 l    df *ABS*	00000000 bridge.c
1c005408 l     F .text	0000001c __rt_event_enqueue
1c005424 l     F .text	00000020 __rt_bridge_check_bridge_req.part.5
1c005444 l     F .text	00000046 __rt_bridge_wait
00000004 l     O .data_tiny_fc	00000004 __rt_bridge_flash_handle
00000008 l     O .data_tiny_fc	00000004 __rt_bridge_flash_type
0000000c l     O .data_tiny_fc	00000004 __rt_bridge_flash_itf
00000010 l     O .data_tiny_fc	00000004 __rt_bridge_flash_cs
00000014 l     O .data_tiny_fc	00000004 __rt_bridge_eeprom_handle
00000000 l    df *ABS*	00000000 events.c
00000000 l    df *ABS*	00000000 periph-v2.c
00000000 l    df *ABS*	00000000 udma-v2.c
00000000 l    df *ABS*	00000000 hyperram-v1.c
1c006e3a l     F .text	0000002e __rt_hyper_init
1c009660 l     O .bss	00000004 __pi_hyper_cluster_reqs_first
1c009664 l     O .bss	00000004 __rt_hyper_open_count
00000000 l    df *ABS*	00000000 pwm.c
00000000 l    df *ABS*	00000000 rtc.c
00000000 l    df *ABS*	00000000 conf.c
00000000 l    df *ABS*	00000000 debug.c
00000000 l    df *ABS*	00000000 utils.c
1c005228 l     F .text	0000007c __rt_fc_cluster_lock_req
1b000bf0 l     O .stack	00000018 cbsys_first
00000000 l    df *ABS*	00000000 himax.c
00000000 l    df *ABS*	00000000 io.c
1c00700c l     F .text	0000000e __rt_io_end_of_flush
1c00701a l     F .text	00000050 __rt_io_uart_wait_req
1c00706a l     F .text	00000042 __rt_do_putc_host
1c0070ac l     F .text	0000005a __rt_io_start
1c007106 l     F .text	00000020 rt_event_execute.isra.4.constprop.12
1c007126 l     F .text	00000070 __rt_io_lock
1c007196 l     F .text	00000034 __rt_putc_host_cluster_req
1c0071ca l     F .text	00000070 __rt_io_unlock
1c00723a l     F .text	000000da __rt_io_uart_flush.constprop.11
1c007314 l     F .text	00000092 __rt_io_uart_wait_pending
1c0073a6 l     F .text	00000028 __rt_io_stop
1c007512 l     F .text	000000ac tfp_putc.isra.9
1c0095c0 l     O .bss	00000080 __rt_io_event
1b000c0c l     O .stack	00000010 __rt_io_fc_lock
1c009340 l     O .data	00000080 __rt_putc_host_buffer
1c009674 l     O .bss	00000004 __rt_io_event_current
1c009678 l     O .bss	00000004 __rt_io_pending_flush
1c00967c l     O .bss	00000004 __rt_putc_host_buffer_index
1c009680 l     O .bss	00000004 _rt_io_uart
00000000 l    df *ABS*	00000000 crt0.o
1c000094 l       .vectors	00000000 __rt_no_irq_handler
00000000 l    df *ABS*	00000000 s_ceil.c
00000000 l    df *ABS*	00000000 s_floor.c
00000000 l    df *ABS*	00000000 sched.o
1c000404 l       .text	00000000 __rt_handle_special_event
1c0003fe l       .text	00000000 __rt_no_first
1c000400 l       .text	00000000 __rt_common
1c000402 l       .text	00000000 enqueue_end
1c000464 l       .text	00000000 __rt_remote_enqueue_event_loop_cluster
1c0004a0 l       .text	00000000 __rt_remote_enqueue_event_loop_cluster_continue
1c00048a l       .text	00000000 __rt_cluster_pool_update_end
1c000472 l       .text	00000000 __rt_cluster_pool_update_loop
1c00047a l       .text	00000000 __rt_cluster_pool_update_loop_end
1c000482 l       .text	00000000 __rt_cluster_pool_update_no_current
1c0004be l       .text	00000000 __rt_remote_enqueue_event_loop_next_cluster
00000000 l    df *ABS*	00000000 vectors.o
1c000538 l       .text	00000000 __rt_call_c_function
00000000 l    df *ABS*	00000000 udma-v2.o
1c000628 l       .text	00000000 __rt_udma_no_copy
1c0005f0 l       .text	00000000 repeat_transfer
1c000640 l       .text	00000000 handle_special_end
1c00059c l       .text	00000000 resume_after_special_end
1c0005da l       .text	00000000 checkTask
1c0005b0 l       .text	00000000 __rt_udma_call_enqueue_callback_resume
1c0005d6 l       .text	00000000 transfer_resume
1c0005ce l       .text	00000000 hyper
1c0005ce l       .text	00000000 fc_tcdm
1c0005ce l       .text	00000000 dual
1c0005f0 l       .text	00000000 dmaCmd
1c000618 l       .text	00000000 not_last
1c000688 l       .text	00000000 i2c_step1
1c0006a4 l       .text	00000000 i2c_step2
1c00064a l       .text	00000000 spim_step3
1c000666 l       .text	00000000 spim_step2
00000000 l    df *ABS*	00000000 soc_event_eu.o
1c0006f8 l       .text	00000000 __rt_fc_socevents_not_hyper_rx
1c0006fe l       .text	00000000 __rt_fc_socevents_not_hyper_tx
1c000718 l       .text	00000000 __rt_soc_evt_no_udma_channel
1c000786 l       .text	00000000 rtc_event_handler
1c000744 l       .text	00000000 __rt_soc_evt_pwm
1c000758 l       .text	00000000 __rt_soc_evt_store
1c00076c l       .text	00000000 socevents_set
00000000 l    df *ABS*	00000000 udma-v2_asm.o
1c0007bc l       .text	00000000 __rt_udma_handle_pending
00000000 l    df *ABS*	00000000 gpio.o
1c0007fc l       .text	00000000 __rt_gpio_handler_end
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 divsf3.c
00000000 l    df *ABS*	00000000 gesf2.c
00000000 l    df *ABS*	00000000 lesf2.c
00000000 l    df *ABS*	00000000 mulsf3.c
00000000 l    df *ABS*	00000000 fixsfsi.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 floatunsisf.c
00000000 l    df *ABS*	00000000 extendsfdf2.c
00000000 l    df *ABS*	00000000 truncdfsf2.c
00000000 l    df *ABS*	00000000 test_camera_himax.c
1c002340 l     F .text	0000015a cpu_perf_get
1c00249a l     F .text	00000004 pi_perf_read.constprop.3
1c0093c0 l     O .bss	0000000c cam
1c0093cc l     O .bss	00000032 imgName
00000000 l    df *ABS*	00000000 format.c
00000000 l    df *ABS*	00000000 ImgIO.c
00000000 l    df *ABS*	00000000 fs.c
1c003374 l     F .text	00000032 pi_task_wait_on.isra.3
00000000 l    df *ABS*	00000000 read_fs.c
1c003458 l     F .text	00000008 pi_flash_read_async
1c003460 l     F .text	0000003e __pi_read_fs_write
1c00349e l     F .text	00000010 __pi_read_fs_seek
1c0034ae l     F .text	00000040 __pi_read_fs_direct_read_async
1c0034ee l     F .text	00000018 __pi_read_fs_copy_async
1c003506 l     F .text	00000018 __pi_read_fs_copy_2d_async
1c00351e l     F .text	00000024 rt_event_enqueue
1c003542 l     F .text	00000038 __pi_fs_free
1c00357a l     F .text	00000004 __pi_read_fs_unmount
1c00357e l     F .text	00000126 __pi_read_fs_open
1c0036a4 l     F .text	00000126 __pi_fs_mount_step
1c0037ca l     F .text	0000004e __pi_read_fs_close
1c003818 l     F .text	00000098 __pi_read_fs_mount
1c0038b0 l     F .text	00000070 __pi_fs_read_cached
1c003a00 l     F .text	00000090 __pi_read_fs_try_read
1c003a90 l     F .text	00000040 __pi_read_fs_read_async
00000000 l    df *ABS*	00000000 host_fs.c
1c003ad0 l     F .text	0000000c __pi_host_fs_mount
1c003adc l     F .text	00000002 __pi_host_fs_unmount
1c003ade l     F .text	00000024 rt_event_enqueue
1c003b02 l     F .text	00000006 __pi_host_fs_seek
1c003b08 l     F .text	0000007e __pi_host_fs_copy_2d_async
1c003b86 l     F .text	00000028 __pi_host_fs_write_async
1c003bae l     F .text	00000024 __pi_host_fs_read_async
1c003bd2 l     F .text	00000042 __pi_host_fs_copy_async
1c003c14 l     F .text	00000002 __pi_host_fs_direct_read_async
1c003c16 l     F .text	0000001c __pi_host_fs_close
1c003c32 l     F .text	0000005c __pi_host_fs_open
1c009400 l     O .bss	00000088 bsp_fs_data
00000000 l    df *ABS*	00000000 camera.c
00000000 l    df *ABS*	00000000 himax.c
1c003cdc l     F .text	00000020 __himax_reg_write
1c003cfc l     F .text	0000003c __himax_init_regs
1c003d38 l     F .text	0000002a __himax_set_qqvga
1c003de0 l     F .text	00000022 __himax_standby
1c003e02 l     F .text	00000024 __himax_close
1c003e26 l     F .text	00000070 __himax_reset
1c0040bc l     F .text	000000a2 __himax_control
1c009138 l     O .data	0000001c himax_api
1c008d6c l     O .rodata	0000011c __himax_reg_init
00000000 l    df *ABS*	00000000 partition.c
00000000 l    df *ABS*	00000000 flash_partition.c
00000000 l    df *ABS*	00000000 md5.c
1c004400 l     F .text	000008d6 body
00000000 l    df *ABS*	00000000 semihost.c
1c004edc l     F .text	0000000e __internal_semihost
00000000 l    df *ABS*	00000000 gapuino.c
00000000 l    df *ABS*	00000000 init.c
1c004f80 l     F .text	00000026 cluster_start
1c008888 l     O .init_array	00000004 ctor_list
1c0088d4 l     O .fini_array	00000004 dtor_list
00000000 l    df *ABS*	00000000 irq.c
00000000 l    df *ABS*	00000000 alloc.c
00000000 l    df *ABS*	00000000 time.c
1c0059fa l     F .text	00000018 __rt_time_poweroff
1c005a12 l     F .text	00000018 __rt_time_poweron
1c009654 l     O .bss	00000004 timer_count
00000000 l    df *ABS*	00000000 time_irq.c
00000000 l    df *ABS*	00000000 freq.c
00000000 l    df *ABS*	00000000 pmu_driver.c
1c005eb6 l     F .text	0000002c SetFllMultDivFactors
1c005ee2 l     F .text	00000026 soc_eu_fcEventMask_setEvent
1c00926c l     O .data	00000007 SystemStateToSCUFastSeq
1c009284 l     O .data	00000003 ToHWDCDC_Pos
1c009294 l     O .data	00000004 RetPMUStateToPMUState
00000000 l    df *ABS*	00000000 cluster.c
1c006300 l     F .text	00000062 __rt_init_cluster_data
1c006362 l     F .text	00000064 __rt_cluster_init
1c0063c6 l     F .text	0000012a __rt_cluster_mount_step
00000000 l    df *ABS*	00000000 pulpos_emu.c
1c0066ac l     F .text	0000003c __rt_cluster_pulpos_emu_init
1c009488 l     O .bss	0000002c __rt_pulpos_emu_global_cluster_task
1c009658 l     O .bss	00000004 __rt_fc_cluster_device
00000000 l    df *ABS*	00000000 cluster_call.c
00000000 l    df *ABS*	00000000 cpi-v1.c
1c0069be l     F .text	00000012 __rt_cpi_init
1c0094b4 l     O .bss	00000020 __rt_cpi
00000000 l    df *ABS*	00000000 i2c-v2.c
1c0069d0 l     F .text	00000026 soc_eu_fcEventMask_setEvent
1c0069f6 l     F .text	00000032 pi_task_wait_on.isra.3
1c006d2c l     F .text	00000050 __rt_i2c_init
1c009298 l     O .data	00000088 __rt_i2c
00000000 l    df *ABS*	00000000 i2s-v1.c
1c006d7c l     F .text	00000012 __pos_i2s_init
1c0094d4 l     O .bss	00000054 __pos_i2s
1c00965c l     O .bss	00000004 __pos_i2s_global_open_count
00000000 l    df *ABS*	00000000 pads-v1.c
00000000 l    df *ABS*	00000000 gpio-v2.c
1c009528 l     O .bss	00000098 __rt_gpio
00000000 l    df *ABS*	00000000 i2s-v1.c
1c006eee l     F .text	00000034 __rt_i2s_resume
1c006f22 l     F .text	0000002a __rt_i2s_setfreq_after
1c006f4c l     F .text	0000002c __rt_i2s_setfreq_before
1c009668 l     O .bss	00000004 __rt_i2s_first
00000000 l    df *ABS*	00000000 i2c-v2.c
1c009320 l     O .data	00000020 __rt_i2c
00000000 l    df *ABS*	00000000 spim-v2.c
1c00966c l     O .bss	00000008 __rt_spim_open_count
00000000 l    df *ABS*	00000000 fprintf.c
00000000 l    df *ABS*	00000000 prf.c
1c007780 l     F .text	00000092 _to_x
1c007812 l     F .text	00000020 _rlrshift
1c007832 l     F .text	00000044 _ldiv5
1c007876 l     F .text	00000034 _get_digit
00000000 l    df *ABS*	00000000 sprintf.c
1c008360 l     F .text	0000001e sprintf_out
00000000 l    df *ABS*	00000000 uart.c
1c0083e0 l     F .text	00000024 __rt_uart_setup.isra.5
1c008404 l     F .text	00000022 __rt_uart_setfreq_after
1c008426 l     F .text	00000042 __rt_uart_wait_tx_done.isra.6
1c008468 l     F .text	0000002c __rt_uart_setfreq_before
1c008494 l     F .text	00000042 __rt_uart_cluster_req
1c0084d6 l     F .text	00000026 soc_eu_fcEventMask_setEvent
1c009640 l     O .bss	00000010 __rt_uart
00000000 l    df *ABS*	00000000 pe-eu-v3.o
1c008792 l       .text	00000000 __rt_slave_start
1c0086e8 l       .text	00000000 __rt_master_event
1c0086fc l       .text	00000000 __rt_master_loop
1c0086ec l       .text	00000000 __rt_push_event_to_fc_retry
1c008784 l       .text	00000000 __rt_push_event_to_fc_wait
1c008776 l       .text	00000000 __rt_master_sleep
1c008704 l       .text	00000000 __rt_master_loop_update_next
1c008758 l       .text	00000000 __rt_no_stack_check
1c008764 l       .text	00000000 __rt_master_no_slave_barrier
1c008774 l       .text	00000000 __rt_master_loop_no_slave
1c0087b0 l       .text	00000000 __rt_fork_return
1c0087b4 l       .text	00000000 __rt_wait_for_dispatch
1c0087ca l       .text	00000000 __rt_other_entry
1c0087c4 l       .text	00000000 __rt_fork_entry
1c0087f2 l       .text	00000000 __rt_no_stack_check_end
1c008864 l       .text	00000000 __rt_dma_2d_done
1c008822 l       .text	00000000 __rt_dma_2d_redo
1c00882a l       .text	00000000 __rt_dma_2d_not_last
1c00884c l       .text	00000000 __rt_dma_2d_exit
00000000 l    df *ABS*	00000000 libgcc2.c
1c007634 g     F .text	00000006 putchar
1c006e16 g     F .text	00000018 __rt_udma_channel_init
1c003d7a g     F .text	0000005c __himax_reg_get
1c005ac6 g     F .text	00000002 pi_time_wait_us
00000000 g       *ABS*	00000000 __rt_debug_init_config_trace
000003a0 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_stride
1c0059e0 g     F .text	0000000c pi_l2_malloc
1c00539a g     F .text	00000038 __rt_fc_cluster_lock
1c006078 g     F .text	000000a4 InitOneFll
1c0059ec g     F .text	0000000e pi_l2_free
00000000 g       *ABS*	00000000 __RT_DEBUG_CONFIG
1c0096a4 g     O .bss	00000004 __rt_cluster_tasks
1c005564 g     F .text	00000020 __rt_bridge_send_notif
1c0056be g     F .text	00000074 rt_event_alloc
00000388 g     O .data_tiny_fc	00000001 __rt_hyper_pending_emu_do_memcpy
1c004f3c g     F .text	0000001c semihost_write
1c005792 g     F .text	00000064 __rt_event_execute
1c0051d6 g     F .text	00000052 __rt_irq_init
1c00586a g     F .text	00000048 rt_user_alloc
00000360 g     O .data_tiny_fc	00000004 __rt_hyper_pending_hyper_addr
1c0064f6 g     F .text	000000d8 pi_cluster_open
1c007754 g     F .text	0000002c printf
ffffffff g       *ABS*	00000000 pulp__L2
1c005976 g     F .text	0000006a __rt_allocs_init
1c009688 g     O .bss	00000004 __rt_alloc_l1
1c0064f0 g     F .text	00000006 pi_cluster_conf_init
ffffffff g       *ABS*	00000000 pulp__PE
1c0068d8 g     F .text	0000006a pi_cpi_open
1c005138 g     F .text	0000004c rt_irq_set_handler
00000364 g     O .data_tiny_fc	00000004 __rt_hyper_pending_addr
1c0033b8 g     F .text	0000002c pi_fs_mount
00000358 g     O .data_tiny_fc	00000004 __rt_hyper_udma_handle
1c0061e6 g     F .text	00000044 InitFlls
00000018 g     O .data_tiny_fc	00000004 __rt_first_free
1c00418c g     F .text	0000000a pi_partition_get_flash_offset
00000001 g       *ABS*	00000000 __ACTIVE_FC
1c001b28 g     F .text	000001fe .hidden __divsf3
1c004198 g     F .text	00000004 pi_partition_table_load
00000400 g       *ABS*	00000000 __rt_cl_slave_stack_size
1c005e78 g     F .text	0000003e __rt_freq_init
1c004fa6 g     F .text	00000166 __rt_init
00000001 g       *ABS*	00000000 __FC
1c0062e4 g     F .text	00000012 __rt_fll_init
1c003dd6 g     F .text	0000000a __himax_capture_async
1c00201a g     F .text	00000056 .hidden __fixsfsi
1b001420 g       .stack	00000000 __fc_tcdm_end
1c001468 g     F .text	000000ae .hidden __gtdf2
1c00564a g     F .text	00000034 __rt_bridge_init
1c000326 g       .text	00000000 __rt_i2c_step1
00000018 g     O .data_tiny_l1	00000004 __rt_cluster_nb_active_pe
0000037c g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_hyper_addr
1c0000a0 g     F .text	0000013c ceil
1c006fd6 g     F .text	00000012 __rt_i2c_init
1c0001dc g     F .text	0000013e floor
1c008884 g       .text	00000000 _etext
0000035c g     O .data_tiny_fc	00000004 __rt_hyper_pending_base
1c0090e8 g       .data	00000000 sdata
1c004f20 g     F .text	0000001c semihost_read
1c006c00 g     F .text	00000118 pi_i2c_open
00000001 g       *ABS*	00000000 __rt_nb_cluster
000003e0 g     O .data_tiny_fc	00000004 __rtc_handler
1c0058fe g     F .text	0000002e rt_alloc
1c0083ba g     F .text	00000026 __rt_uart_cluster_req_done
1c00510c g     F .text	00000028 __rt_deinit
1b000c08 g     O .stack	00000001 camera_isAwaked
1c0003e0 g       .text	00000000 __rt_event_enqueue
1c000368 g       .text	00000000 __rt_i2c_handle_rx_copy
1c005aa4 g     F .text	00000022 rt_time_wait_us
1c007428 g     F .text	00000036 memcpy
1c0007e6 g       .text	00000000 __rt_gpio_handler
1c000518 g       .text	00000000 __rt_illegal_instr
1c00594e g     F .text	00000028 __rt_alloc_init_l1_for_fc
1c003432 g     F .text	00000026 pi_fs_write
1c006db6 g     F .text	0000000c __rt_padframe_init
1c0088dc g       .fini_array	00000000 __DTOR_END__
0000020c g       *ABS*	00000000 __cluster_text_size
1c004f7c g     F .text	00000004 bsp_himax_open
1c0075be g     F .text	0000002c puts
1c006a28 g     F .text	000000d4 pi_i2c_write_async
1c009184  w    O .data	00000018 __rt_padframe_profiles
00000380 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_addr
00000394 g     O .data_tiny_fc	00000004 __rt_hyper_pending_tasks_last
1c00574c g     F .text	00000022 rt_event_get_blocking
1c001daa g     F .text	00000084 .hidden __lesf2
1c0093c0 g       .bss	00000000 _bss_start
1c0093c0 g       .data	00000000 edata
1c00592c g     F .text	00000022 __rt_alloc_init_l1
1c009264  w    O .data	00000004 __rt_iodev_uart_baudrate
1c000446 g       .text	00000000 __rt_remote_enqueue_event
1c009274 g     O .data	00000010 PMUState
1c0090e8 g       .data	00000000 _sdata
10000020 g       .l1cluster_g	00000000 __l1_end
1c006dc2 g     F .text	00000054 __rt_udma_copy_enqueue
1c005c46 g     F .text	00000134 rt_periph_copy
1c0074d6 g     F .text	0000003c __rt_putc_uart
1b0003e8 g     O .stack	00000800 __rt_fc_stack
1c0025fc g     F .text	0000005a printImage
00000010 g     O .data_tiny_l1	00000004 __rt_dma_last_pending
1c006b20 g     F .text	000000bc pi_i2c_read_async
1c00040e g       .text	00000000 __rt_bridge_enqueue_event
1c0021a4 g     F .text	00000088 .hidden __extendsfdf2
1c0078aa g     F .text	00000ab6 _prf
1c000e6a g     F .text	000005fe .hidden __adddf3
10000020 g       .l1cluster_g	00000000 _libgomp_start
1c000b3c g     F .text	0000032e .hidden __umoddi3
1c005b54 g     F .text	000000f2 __rt_timer_handler
1c00698a g     F .text	00000034 pi_cpi_capture_async
1c00968c g     O .bss	00000004 __rt_alloc_l2
1c006bdc g     F .text	00000024 pi_i2c_read
1b001420 g       .stack	00000000 stack
1c000800 g     F .text	0000033c .hidden __udivdi3
1c003e96 g     F .text	00000158 __himax_open
1c0076d8 g     F .text	0000000a abort
1c0033ec g     F .text	00000008 pi_fs_open
1c005732 g     F .text	0000001a rt_event_get
1c009698 g     O .bss	00000008 __rt_freq_domains
0000001c g       *ABS*	00000000 _l1_preload_size
1c0003de g       .text	00000000 _init
1c00249e g     F .text	0000006e img2file
1c00079a g       .text	00000000 __rt_udma_handle_copy
1c0096d0 g       .bss	00000000 _bss_end
1c004394 g     F .text	0000006c flash_partition_find_first
1c009164  w    O .data	00000010 __rt_padframe_hyper
1c005546 g     F .text	0000001e __rt_bridge_set_available
1c0087f4 g       .text	00000000 __rt_dma_2d
1c008678 g       .text	00000000 __rt_pe_start
1c009694 g     O .bss	00000004 first_delayed
000003dc g     O .data_tiny_fc	00000004 __rt_rtc_init_done
00000008 g       *ABS*	00000000 __NB_ACTIVE_PE
1c00611c g     F .text	000000ca __rt_pmu_cluster_power_up
1b000c20 g       .stack	00000000 stack_start
1c001d26 g     F .text	00000084 .hidden __gtsf2
00000004 g     O .data_tiny_l1	0000000c __rt_cluster_pool
00010000 g       *ABS*	00000000 __L1Cl
1c00850c g     F .text	0000008e __rt_uart_open
1c005312 g     F .text	00000022 __rt_utils_init
1c0067d4 g     F .text	000000fa pi_cluster_send_task_to_cl_async
1c003920 g     F .text	000000e0 __pi_fs_read
1c009154  w    O .data	00000010 __rt_padframe_default
1c0075ea g     F .text	0000001a fputc_locked
1c006afc g     F .text	00000024 pi_i2c_write
1c003c9a g     F .text	00000040 pi_camera_capture
1c00859a g     F .text	0000004e rt_uart_close
1c00033c g       .text	00000000 __rt_i2c_step2
1c0058b2 g     F .text	0000004c rt_user_free
1c003404 g     F .text	00000026 pi_fs_read
1c008884 g       .init_array	00000000 __CTOR_LIST__
1c005d7a g     F .text	00000056 __rt_periph_wait_event
1c005e2e g     F .text	0000004a rt_freq_set_and_get
1c004eea g     F .text	00000006 semihost_write0
1c005184  w    F .text	00000002 illegal_insn_handler_c
0000038c g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_task
1c006600 g     F .text	00000070 __rt_cluster_push_fc_event
00000370 g     O .data_tiny_fc	00000004 __rt_hyper_end_task
1c008678 g       .text	00000000 __cluster_text_start
1c000080 g       .vectors	00000000 _start
1c00584a g     F .text	00000020 rt_user_alloc_init
00000000 g       *ABS*	00000000 __rt_config
1c004cd6 g     F .text	00000032 MD5_Init
1c002070 g     F .text	000000a4 .hidden __floatsisf
00000384 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_size
1c00031a g       .text	00000000 __rt_i2c_handle_tx_copy
1c0073e2 g     F .text	00000020 strncmp
1c0096d0 g       .bss	00000000 _l1_preload_start_inL2
1c005334 g     F .text	00000032 __rt_fc_lock
10000020 g       .l1cluster_g	00000000 __l1_heap_start
1c003cda g     F .text	00000002 __camera_conf_init
1c0056a6 g     F .text	00000018 __rt_wait_event_prepare_blocking
1c00548a g     F .text	00000072 __rt_bridge_handle_notif
1c000730 g       .text	00000000 __rt_soc_evt_no_udma
1c0033f4 g     F .text	00000008 pi_fs_close
1000001c g     O .l1cluster_g	00000004 __rt_cluster_fc_task_lock
00000390 g     O .data_tiny_fc	00000004 __rt_hyper_pending_tasks
1c00576e g     F .text	00000024 rt_event_push
1c005584 g     F .text	0000001e __rt_bridge_clear_notif
1c00426e g     F .text	00000102 flash_partition_table_load
00000014 g     O .data_tiny_l1	00000004 __rt_dma_first_pending
1c00919c g     O .data	000000c0 __hal_debug_struct
1c0033a6 g     F .text	00000012 pi_fs_conf_init
1c006e2e g     F .text	0000000c __rt_udma_channel_reg_data
1c004da4 g     F .text	00000138 MD5_Final
1c005ac8 g     F .text	0000008c __rt_time_init
00080000 g       *ABS*	00000000 __L2
00000008 g       *ABS*	00000000 __rt_nb_pe
1c000372 g       .text	00000000 _entry
1c00419c g     F .text	0000005e pi_partition_find_first
1c0057f6 g     F .text	0000002a __rt_wait_event
1c00622a g     F .text	000000ba __rt_pmu_init
1c0033fc g     F .text	00000008 pi_fs_read_async
1c005186 g     F .text	00000050 __rt_handle_illegal_instr
1c007418 g     F .text	00000010 memset
1c0027be g     F .text	00000012 main
00000308 g     O .data_tiny_fc	00000050 __rt_udma_channels
1c0062f6 g     F .text	00000002 __rt_fll_deinit
1c000776 g       .text	00000000 udma_event_handler_end
1c009690 g     O .bss	00000004 __rt_alloc_fc_tcdm
1c006fcc g     F .text	0000000a __rt_himax_init
1c001daa g     F .text	00000084 .hidden __ltsf2
1c0053d2 g     F .text	00000036 __rt_fc_cluster_unlock
00000368 g     O .data_tiny_fc	00000004 __rt_hyper_pending_repeat
1c0076e2 g     F .text	00000072 __rt_io_init
1c00222c g     F .text	00000114 .hidden __truncdfsf2
1c009174  w    O .data	00000010 __rt_padframe_hyper_gpio
00000000 g       *ABS*	00000000 __FETCH_ALL
1c009268  w    O .data	00000004 __rt_platform
1c0088d0 g       .init_array	00000000 __CTOR_END__
1c001e2e g     F .text	000001ec .hidden __mulsf3
1c0090e8 g     O .data	00000028 __pi_read_fs_api
1c0073ce g     F .text	00000014 strcmp
1c004f6c g     F .text	00000006 semihost_exit
1c0088d0 g       .fini_array	00000000 __DTOR_LIST__
1c00567e g     F .text	00000028 __rt_event_init
000002e0 g     O .data_tiny_fc	00000028 __rt_udma_extra_callback_arg
1c00035a g       .text	00000000 __rt_i2c_step3
1c0007c2 g       .text	00000000 pwm_event_handler
00000398 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_size_2d
1c00763a g     F .text	00000028 _prf_locked
00000000 g       *ABS*	00000000 __USE_UART
1c00305c g     F .text	00000318 WriteImageToFile
1c005f98 g     F .text	000000e0 SetFllFrequency
1c0062f8 g     F .text	00000002 __rt_flls_constructor
1c005a2a g     F .text	0000007a rt_event_push_delayed
1c003fee g     F .text	000000ce __himax_reopen
1c0003de g       .text	00000000 _fini
1c004f72 g     F .text	0000000a bsp_himax_conf_init
1c005820 g     F .text	00000018 rt_event_wait
1c000090 g       .vectors	00000000 __rt_debug_struct_ptr
1c00837e g     F .text	0000003c sprintf
1c008958 g     O .rodata	00000100 .hidden __clz_tab
1c002656 g     F .text	00000168 run
00000378 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_channel
1c001d26 g     F .text	00000084 .hidden __gesf2
1c0087d0 g       .text	00000000 __rt_set_slave_stack
1c00925c  w    O .data	00000004 __rt_fc_stack_size
1c0041fa g     F .text	00000074 flash_partition_table_verify
1c0006c6 g       .text	00000000 __rt_fc_socevents_handler
000002b8 g     O .data_tiny_fc	00000028 __rt_udma_extra_callback
000003a8 g     O .data_tiny_fc	00000034 dev_rtc
1c00342a g     F .text	00000008 pi_fs_write_async
1c009684 g     O .bss	00000004 img_rgb888
1c009110 g     O .data	00000028 __pi_host_fs_api
1c007604 g     F .text	00000030 fputc
1c0004d2 g       .text	00000000 __rt_call_external_c_function
1c005366 g     F .text	00000034 __rt_fc_unlock
1c0027d0 g     F .text	0000088c formatage
00000004 g       .data_tiny_l1	00000000 _l1_preload_start
1c006e68 g     F .text	00000086 __pi_gpio_handler
000002b0 g     O .data_tiny_fc	00000008 __rt_socevents_status
1c0055a2 g     F .text	0000003a __rt_bridge_printf_flush
1c009260  w    O .data	00000004 __rt_iodev
0000001c g     O .data_tiny_fc	00000014 __rt_sched
1c000000 g       .vectors	00000000 __irq_vector_base
1c0093c0 g       .data	00000000 _edata
00000000 g       *ABS*	00000000 __ZERO
1c005dd0 g     F .text	0000005e __rt_periph_init
1c004196 g     F .text	00000002 pi_partition_table_free
1c006ffa g     F .text	00000012 __rt_spim_init
1c0054fc g     F .text	0000004a __rt_bridge_check_connection
1c0066e8 g     F .text	00000090 rt_cluster_call
00000800 g       *ABS*	00000000 __rt_stack_size
1c005134 g     F .text	00000004 pi_open_from_conf
ffffffff g       *ABS*	00000000 pulp__FC
1c006f78 g     F .text	00000054 __rt_i2s_init
00000003 g       *ABS*	00000000 __rt_debug_init_config
1c004370 g     F .text	00000024 flash_partition_table_free
1c00250c g     F .text	000000f0 get_image
1c0096a8 g     O .bss	00000028 __rt_fc_cluster_data
1c007662 g     F .text	00000076 exit
1c003d62 g     F .text	00000018 __himax_reg_set
1c005838 g     F .text	00000012 __rt_event_sched_init
1c002114 g     F .text	00000090 .hidden __floatunsisf
0000039c g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_length
1c000586 g       .text	00000000 udma_event_handler
1c0065ce g     F .text	00000032 pi_cluster_close
1c006d18 g     F .text	00000014 pi_i2c_conf_init
000003a4 g     O .data_tiny_fc	00000004 pwmEventsStatus
1c0033e4 g     F .text	00000008 pi_fs_unmount
1c004f58 g     F .text	00000014 semihost_seek
1c0052e2 g     F .text	00000030 __rt_cbsys_exec
0000ffe0 g       .l1cluster_g	00000000 __l1_heap_size
1c005f08 g     F .text	00000090 __rt_pmu_cluster_power_down
0000036c g     O .data_tiny_fc	00000004 __rt_hyper_pending_repeat_size
1b000be8 g     O .stack	00000004 __rt_debug_config_trace
1c009650  w    O .bss	00000004 __rt_iodev_uart_channel
1c0000a0 g       .text	00000000 _stext
1c009288 g     O .data	00000004 PMURetentionState
ffffffff g       *ABS*	00000000 pulp__L1CL
1c007402 g     F .text	00000016 strlen
1c006d8e g     F .text	00000028 rt_padframe_set
1c004f1a g     F .text	00000006 semihost_close
1c0096a0 g     O .bss	00000004 __rt_wakeup_use_fast
1c001468 g     F .text	000000ae .hidden __gedf2
1c00415e g     F .text	0000002e pi_himax_conf_init
00000400 g       *ABS*	00000000 __rt_cl_master_stack_size
1c00745e g     F .text	0000001a strchr
1c0055dc g     F .text	0000006e __rt_bridge_req_shutdown
1c0084fc g     F .text	00000010 rt_uart_conf_init
1c008884 g       .text	00000000 __cluster_text_end
1c00861c g     F .text	0000005c __rt_uart_init
1c006942 g     F .text	00000048 pi_cpi_close
1c0096ec g       *ABS*	00000000 __l2_end
1c001516 g     F .text	00000612 .hidden __subdf3
1c006778 g     F .text	0000005c rt_cluster_mount
1c006fe8 g     F .text	00000012 __rt_rtc_init
1c0085e8 g     F .text	00000034 rt_uart_cluster_write
1c003c8e g     F .text	0000000c pi_camera_open
1c000098 g       .vectors	00000000 __rt_semihosting_call
1c004d08 g     F .text	0000009c MD5_Update
1b000bec g     O .stack	00000004 __rt_debug_config
1c0062fa g     F .text	00000006 __rt_fll_set_freq
1c0052a4 g     F .text	0000003e __rt_cbsys_add
1c006670 g     F .text	0000003c __rt_cluster_new
1c007478 g     F .text	0000005e __rt_putc_debug_bridge
1c008884 g       .text	00000000 _endtext
00000374 g     O .data_tiny_fc	00000004 __rt_hyper_current_task
1c004ef0 g     F .text	0000002a semihost_open
ffffffff g       *ABS*	00000000 pulp__L1FC
1c0068ce g     F .text	0000000a pi_cpi_conf_init
1c00928c g     O .data	00000008 FllsFrequency
00000030 g     O .data_tiny_fc	00000280 periph_channels



Disassembly of section .vectors:

1c000000 <__irq_vector_base>:


#ifdef ARCHI_CORE_HAS_1_10
  j __rt_illegal_instr
#else
  j __rt_no_irq_handler
1c000000:	0940006f          	j	1c000094 <__rt_no_irq_handler>
#endif

  j __rt_no_irq_handler
1c000004:	0900006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000008:	08c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00000c:	0880006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000010:	0840006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000014:	0800006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000018:	07c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00001c:	0780006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000020:	0740006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000024:	0700006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000028:	06c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00002c:	0680006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000030:	0640006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000034:	0600006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000038:	05c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00003c:	0580006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000040:	0540006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000044:	0500006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000048:	04c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00004c:	0480006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000050:	0440006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000054:	0400006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000058:	03c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00005c:	0380006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000060:	0340006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000064:	0300006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000068:	02c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00006c:	0280006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000070:	0240006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000074:	0200006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000078:	01c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00007c:	0180006f          	j	1c000094 <__rt_no_irq_handler>

1c000080 <_start>:


  .org 0x80
  .global _start
_start:
  jal x0, _entry
1c000080:	2f20006f          	j	1c000372 <_entry>


#ifndef __RT_MODE_BARE

  jal x0, __rt_illegal_instr
1c000084:	4940006f          	j	1c000518 <__rt_illegal_instr>
	...

1c000090 <__rt_debug_struct_ptr>:
1c000090:	919c                	0x919c
1c000092:	1c00                	addi	s0,sp,560

1c000094 <__rt_no_irq_handler>:
  .word __hal_debug_struct

#endif

__rt_no_irq_handler:
  j __rt_no_irq_handler
1c000094:	0000006f          	j	1c000094 <__rt_no_irq_handler>

1c000098 <__rt_semihosting_call>:

#endif

  .global __rt_semihosting_call
__rt_semihosting_call:
  ebreak
1c000098:	00100073          	ebreak
  jr          ra
1c00009c:	00008067          	ret

Disassembly of section .text:

1c0000a0 <ceil>:
1c0000a0:	1101                	addi	sp,sp,-32
1c0000a2:	c64e                	sw	s3,12(sp)
1c0000a4:	4145d993          	srai	s3,a1,0x14
1c0000a8:	e8b9b9b3          	p.bclr	s3,s3,20,11
1c0000ac:	cc22                	sw	s0,24(sp)
1c0000ae:	ca26                	sw	s1,20(sp)
1c0000b0:	c84a                	sw	s2,16(sp)
1c0000b2:	c256                	sw	s5,4(sp)
1c0000b4:	ce06                	sw	ra,28(sp)
1c0000b6:	c452                	sw	s4,8(sp)
1c0000b8:	c0198913          	addi	s2,s3,-1023
1c0000bc:	46cd                	li	a3,19
1c0000be:	872a                	mv	a4,a0
1c0000c0:	87ae                	mv	a5,a1
1c0000c2:	842e                	mv	s0,a1
1c0000c4:	8aaa                	mv	s5,a0
1c0000c6:	84aa                	mv	s1,a0
1c0000c8:	0926c063          	blt	a3,s2,1c000148 <ceil+0xa8>
1c0000cc:	02095b63          	bgez	s2,1c000102 <ceil+0x62>
1c0000d0:	1c0097b7          	lui	a5,0x1c009
1c0000d4:	09078793          	addi	a5,a5,144 # 1c009090 <__himax_reg_init+0x324>
1c0000d8:	4390                	lw	a2,0(a5)
1c0000da:	43d4                	lw	a3,4(a5)
1c0000dc:	58f000ef          	jal	ra,1c000e6a <__adddf3>
1c0000e0:	4601                	li	a2,0
1c0000e2:	4681                	li	a3,0
1c0000e4:	384010ef          	jal	ra,1c001468 <__gedf2>
1c0000e8:	00a05a63          	blez	a0,1c0000fc <ceil+0x5c>
1c0000ec:	0e044463          	bltz	s0,1c0001d4 <ceil+0x134>
1c0000f0:	01546433          	or	s0,s0,s5
1c0000f4:	4481                	li	s1,0
1c0000f6:	c019                	beqz	s0,1c0000fc <ceil+0x5c>
1c0000f8:	3ff00437          	lui	s0,0x3ff00
1c0000fc:	8726                	mv	a4,s1
1c0000fe:	87a2                	mv	a5,s0
1c000100:	a095                	j	1c000164 <ceil+0xc4>
1c000102:	00100a37          	lui	s4,0x100
1c000106:	fffa0993          	addi	s3,s4,-1 # fffff <__L2+0x7ffff>
1c00010a:	4129d9b3          	sra	s3,s3,s2
1c00010e:	0135f6b3          	and	a3,a1,s3
1c000112:	8ec9                	or	a3,a3,a0
1c000114:	caa1                	beqz	a3,1c000164 <ceil+0xc4>
1c000116:	1c0097b7          	lui	a5,0x1c009
1c00011a:	09078793          	addi	a5,a5,144 # 1c009090 <__himax_reg_init+0x324>
1c00011e:	4390                	lw	a2,0(a5)
1c000120:	43d4                	lw	a3,4(a5)
1c000122:	549000ef          	jal	ra,1c000e6a <__adddf3>
1c000126:	4601                	li	a2,0
1c000128:	4681                	li	a3,0
1c00012a:	33e010ef          	jal	ra,1c001468 <__gedf2>
1c00012e:	fca057e3          	blez	a0,1c0000fc <ceil+0x5c>
1c000132:	00805563          	blez	s0,1c00013c <ceil+0x9c>
1c000136:	412a5933          	sra	s2,s4,s2
1c00013a:	944a                	add	s0,s0,s2
1c00013c:	fff9c993          	not	s3,s3
1c000140:	0089f433          	and	s0,s3,s0
1c000144:	4481                	li	s1,0
1c000146:	bf5d                	j	1c0000fc <ceil+0x5c>
1c000148:	03300693          	li	a3,51
1c00014c:	0326d763          	ble	s2,a3,1c00017a <ceil+0xda>
1c000150:	40000693          	li	a3,1024
1c000154:	00d91863          	bne	s2,a3,1c000164 <ceil+0xc4>
1c000158:	862a                	mv	a2,a0
1c00015a:	86ae                	mv	a3,a1
1c00015c:	50f000ef          	jal	ra,1c000e6a <__adddf3>
1c000160:	872a                	mv	a4,a0
1c000162:	87ae                	mv	a5,a1
1c000164:	40f2                	lw	ra,28(sp)
1c000166:	4462                	lw	s0,24(sp)
1c000168:	44d2                	lw	s1,20(sp)
1c00016a:	4942                	lw	s2,16(sp)
1c00016c:	49b2                	lw	s3,12(sp)
1c00016e:	4a22                	lw	s4,8(sp)
1c000170:	4a92                	lw	s5,4(sp)
1c000172:	853a                	mv	a0,a4
1c000174:	85be                	mv	a1,a5
1c000176:	6105                	addi	sp,sp,32
1c000178:	8082                	ret
1c00017a:	bed98693          	addi	a3,s3,-1043
1c00017e:	59fd                	li	s3,-1
1c000180:	00d9d9b3          	srl	s3,s3,a3
1c000184:	00a9f6b3          	and	a3,s3,a0
1c000188:	def1                	beqz	a3,1c000164 <ceil+0xc4>
1c00018a:	1c0097b7          	lui	a5,0x1c009
1c00018e:	09078793          	addi	a5,a5,144 # 1c009090 <__himax_reg_init+0x324>
1c000192:	4390                	lw	a2,0(a5)
1c000194:	43d4                	lw	a3,4(a5)
1c000196:	4d5000ef          	jal	ra,1c000e6a <__adddf3>
1c00019a:	4601                	li	a2,0
1c00019c:	4681                	li	a3,0
1c00019e:	2ca010ef          	jal	ra,1c001468 <__gedf2>
1c0001a2:	f4a05de3          	blez	a0,1c0000fc <ceil+0x5c>
1c0001a6:	02805263          	blez	s0,1c0001ca <ceil+0x12a>
1c0001aa:	47d1                	li	a5,20
1c0001ac:	00f91463          	bne	s2,a5,1c0001b4 <ceil+0x114>
1c0001b0:	0405                	addi	s0,s0,1
1c0001b2:	a821                	j	1c0001ca <ceil+0x12a>
1c0001b4:	03400793          	li	a5,52
1c0001b8:	412787b3          	sub	a5,a5,s2
1c0001bc:	4905                	li	s2,1
1c0001be:	00f91933          	sll	s2,s2,a5
1c0001c2:	012a84b3          	add	s1,s5,s2
1c0001c6:	ff54e5e3          	bltu	s1,s5,1c0001b0 <ceil+0x110>
1c0001ca:	fff9c993          	not	s3,s3
1c0001ce:	0099f4b3          	and	s1,s3,s1
1c0001d2:	b72d                	j	1c0000fc <ceil+0x5c>
1c0001d4:	4481                	li	s1,0
1c0001d6:	80000437          	lui	s0,0x80000
1c0001da:	b70d                	j	1c0000fc <ceil+0x5c>

1c0001dc <floor>:
1c0001dc:	1101                	addi	sp,sp,-32
1c0001de:	c64e                	sw	s3,12(sp)
1c0001e0:	4145d993          	srai	s3,a1,0x14
1c0001e4:	e8b9b9b3          	p.bclr	s3,s3,20,11
1c0001e8:	cc22                	sw	s0,24(sp)
1c0001ea:	ca26                	sw	s1,20(sp)
1c0001ec:	c84a                	sw	s2,16(sp)
1c0001ee:	c256                	sw	s5,4(sp)
1c0001f0:	ce06                	sw	ra,28(sp)
1c0001f2:	c452                	sw	s4,8(sp)
1c0001f4:	c0198913          	addi	s2,s3,-1023
1c0001f8:	46cd                	li	a3,19
1c0001fa:	872a                	mv	a4,a0
1c0001fc:	87ae                	mv	a5,a1
1c0001fe:	842e                	mv	s0,a1
1c000200:	8aaa                	mv	s5,a0
1c000202:	84aa                	mv	s1,a0
1c000204:	0926c263          	blt	a3,s2,1c000288 <floor+0xac>
1c000208:	02095d63          	bgez	s2,1c000242 <floor+0x66>
1c00020c:	1c0097b7          	lui	a5,0x1c009
1c000210:	09078793          	addi	a5,a5,144 # 1c009090 <__himax_reg_init+0x324>
1c000214:	4390                	lw	a2,0(a5)
1c000216:	43d4                	lw	a3,4(a5)
1c000218:	453000ef          	jal	ra,1c000e6a <__adddf3>
1c00021c:	4601                	li	a2,0
1c00021e:	4681                	li	a3,0
1c000220:	248010ef          	jal	ra,1c001468 <__gedf2>
1c000224:	00a05c63          	blez	a0,1c00023c <floor+0x60>
1c000228:	0e045663          	bgez	s0,1c000314 <floor+0x138>
1c00022c:	c1f437b3          	p.bclr	a5,s0,0,31
1c000230:	0157e7b3          	or	a5,a5,s5
1c000234:	4481                	li	s1,0
1c000236:	c399                	beqz	a5,1c00023c <floor+0x60>
1c000238:	bff00437          	lui	s0,0xbff00
1c00023c:	8726                	mv	a4,s1
1c00023e:	87a2                	mv	a5,s0
1c000240:	a095                	j	1c0002a4 <floor+0xc8>
1c000242:	00100a37          	lui	s4,0x100
1c000246:	fffa0993          	addi	s3,s4,-1 # fffff <__L2+0x7ffff>
1c00024a:	4129d9b3          	sra	s3,s3,s2
1c00024e:	0135f6b3          	and	a3,a1,s3
1c000252:	8ec9                	or	a3,a3,a0
1c000254:	caa1                	beqz	a3,1c0002a4 <floor+0xc8>
1c000256:	1c0097b7          	lui	a5,0x1c009
1c00025a:	09078793          	addi	a5,a5,144 # 1c009090 <__himax_reg_init+0x324>
1c00025e:	4390                	lw	a2,0(a5)
1c000260:	43d4                	lw	a3,4(a5)
1c000262:	409000ef          	jal	ra,1c000e6a <__adddf3>
1c000266:	4601                	li	a2,0
1c000268:	4681                	li	a3,0
1c00026a:	1fe010ef          	jal	ra,1c001468 <__gedf2>
1c00026e:	fca057e3          	blez	a0,1c00023c <floor+0x60>
1c000272:	00045563          	bgez	s0,1c00027c <floor+0xa0>
1c000276:	412a5933          	sra	s2,s4,s2
1c00027a:	944a                	add	s0,s0,s2
1c00027c:	fff9c993          	not	s3,s3
1c000280:	0089f433          	and	s0,s3,s0
1c000284:	4481                	li	s1,0
1c000286:	bf5d                	j	1c00023c <floor+0x60>
1c000288:	03300693          	li	a3,51
1c00028c:	0326d763          	ble	s2,a3,1c0002ba <floor+0xde>
1c000290:	40000693          	li	a3,1024
1c000294:	00d91863          	bne	s2,a3,1c0002a4 <floor+0xc8>
1c000298:	862a                	mv	a2,a0
1c00029a:	86ae                	mv	a3,a1
1c00029c:	3cf000ef          	jal	ra,1c000e6a <__adddf3>
1c0002a0:	872a                	mv	a4,a0
1c0002a2:	87ae                	mv	a5,a1
1c0002a4:	40f2                	lw	ra,28(sp)
1c0002a6:	4462                	lw	s0,24(sp)
1c0002a8:	44d2                	lw	s1,20(sp)
1c0002aa:	4942                	lw	s2,16(sp)
1c0002ac:	49b2                	lw	s3,12(sp)
1c0002ae:	4a22                	lw	s4,8(sp)
1c0002b0:	4a92                	lw	s5,4(sp)
1c0002b2:	853a                	mv	a0,a4
1c0002b4:	85be                	mv	a1,a5
1c0002b6:	6105                	addi	sp,sp,32
1c0002b8:	8082                	ret
1c0002ba:	bed98693          	addi	a3,s3,-1043
1c0002be:	59fd                	li	s3,-1
1c0002c0:	00d9d9b3          	srl	s3,s3,a3
1c0002c4:	00a9f6b3          	and	a3,s3,a0
1c0002c8:	def1                	beqz	a3,1c0002a4 <floor+0xc8>
1c0002ca:	1c0097b7          	lui	a5,0x1c009
1c0002ce:	09078793          	addi	a5,a5,144 # 1c009090 <__himax_reg_init+0x324>
1c0002d2:	4390                	lw	a2,0(a5)
1c0002d4:	43d4                	lw	a3,4(a5)
1c0002d6:	395000ef          	jal	ra,1c000e6a <__adddf3>
1c0002da:	4601                	li	a2,0
1c0002dc:	4681                	li	a3,0
1c0002de:	18a010ef          	jal	ra,1c001468 <__gedf2>
1c0002e2:	f4a05de3          	blez	a0,1c00023c <floor+0x60>
1c0002e6:	02045263          	bgez	s0,1c00030a <floor+0x12e>
1c0002ea:	47d1                	li	a5,20
1c0002ec:	00f91463          	bne	s2,a5,1c0002f4 <floor+0x118>
1c0002f0:	0405                	addi	s0,s0,1
1c0002f2:	a821                	j	1c00030a <floor+0x12e>
1c0002f4:	03400793          	li	a5,52
1c0002f8:	412787b3          	sub	a5,a5,s2
1c0002fc:	4905                	li	s2,1
1c0002fe:	00f91933          	sll	s2,s2,a5
1c000302:	012a84b3          	add	s1,s5,s2
1c000306:	ff54e5e3          	bltu	s1,s5,1c0002f0 <floor+0x114>
1c00030a:	fff9c993          	not	s3,s3
1c00030e:	0099f4b3          	and	s1,s3,s1
1c000312:	b72d                	j	1c00023c <floor+0x60>
1c000314:	4481                	li	s1,0
1c000316:	4401                	li	s0,0
1c000318:	b715                	j	1c00023c <floor+0x60>

1c00031a <__rt_i2c_handle_tx_copy>:

  // x9: channel, x10: event, x8,x11,x12:temp
  .global __rt_i2c_handle_tx_copy
__rt_i2c_handle_tx_copy:

  slli   x8, x10, 2
1c00031a:	00251413          	slli	s0,a0,0x2
  lw     x8, %tiny(__rt_udma_channels)(x8)
1c00031e:	30842403          	lw	s0,776(s0) # bff00308 <pulp__FC+0xbff00309>

  lw  	x11, PI_I2C_T_PENDING_STEP(x8)
1c000322:	4c0c                	lw	a1,24(s0)
  jr    x11
1c000324:	8582                	jr	a1

1c000326 <__rt_i2c_step1>:

  .global __rt_i2c_step1
__rt_i2c_step1:
  // The current copy was enqueued to configure i2c, cs and send command
  // now we need to reenqueue the same copy with the user buffer.
  lw          x12, PI_I2C_T_PENDING_BASE(x8)
1c000326:	4450                	lw	a2,12(s0)
  lw          x10, PI_I2C_T_PENDING_DATA(x8)
1c000328:	4808                	lw	a0,16(s0)
  lw          x11, PI_I2C_T_PENDING_LENGTH(x8)
1c00032a:	484c                	lw	a1,20(s0)
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c00032c:	c208                	sw	a0,0(a2)
  sw          x11, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c00032e:	c24c                	sw	a1,4(a2)
  lw          x11, PI_I2C_T_PENDING_NEXT_STEP(x8)
1c000330:	4c4c                	lw	a1,28(s0)
  li          x10, UDMA_CHANNEL_CFG_EN
1c000332:	4541                	li	a0,16
  sw          x11, PI_I2C_T_PENDING_STEP(x8)
1c000334:	cc0c                	sw	a1,24(s0)
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c000336:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c000338:	43e0006f          	j	1c000776 <udma_event_handler_end>

1c00033c <__rt_i2c_step2>:

  .global __rt_i2c_step2
__rt_i2c_step2:
  // Now that the user data has been pushed, we must push a STOP command
  la          x10, __rt_i2c_step3
1c00033c:	00000517          	auipc	a0,0x0
1c000340:	01e50513          	addi	a0,a0,30 # 1c00035a <__rt_i2c_step3>
  sw          x10, PI_I2C_T_PENDING_STEP(x8)
1c000344:	cc08                	sw	a0,24(s0)
  
  lw          x12, PI_I2C_T_PENDING_BASE(x8)
1c000346:	4450                	lw	a2,12(s0)
  addi        x10, x8, PI_I2C_T_UDMA_STOP_CMD
1c000348:	02040513          	addi	a0,s0,32
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c00034c:	c208                	sw	a0,0(a2)
  li          x10, 1
1c00034e:	4505                	li	a0,1
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c000350:	c248                	sw	a0,4(a2)
  li          x10, UDMA_CHANNEL_CFG_EN
1c000352:	4541                	li	a0,16
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c000354:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c000356:	4200006f          	j	1c000776 <udma_event_handler_end>

1c00035a <__rt_i2c_step3>:

  .global __rt_i2c_step3
__rt_i2c_step3:
  lw        x11, PI_I2C_T_PENDING_COPY(x8)
1c00035a:	400c                	lw	a1,0(s0)
  sw        x0, PI_I2C_T_PENDING_COPY(x8)
1c00035c:	00042023          	sw	zero,0(s0)
  //beqz      x11, __rt_hyper_handle_emu_task
  jal       x9, __rt_event_enqueue
1c000360:	080004ef          	jal	s1,1c0003e0 <__rt_event_enqueue>

  j           udma_event_handler_end
1c000364:	4120006f          	j	1c000776 <udma_event_handler_end>

1c000368 <__rt_i2c_handle_rx_copy>:

  // x9: channel, x10: event, x8,x11,x12:temp
  .global __rt_i2c_handle_rx_copy
__rt_i2c_handle_rx_copy:

  slli   x8, x10, 2
1c000368:	00251413          	slli	s0,a0,0x2
  lw     x8, %tiny(__rt_udma_channels)(x8)
1c00036c:	30842403          	lw	s0,776(s0)

  j      __rt_i2c_step3
1c000370:	b7ed                	j	1c00035a <__rt_i2c_step3>

1c000372 <_entry>:
  csrw    0x7A1, x0
1c000372:	7a101073          	csrw	pcmr,zero
  csrr    a0, 0xF14
1c000376:	f1402573          	csrr	a0,mhartid
  andi    a1, a0, 0x1f
1c00037a:	01f57593          	andi	a1,a0,31
  srli    a0, a0, 5
1c00037e:	8115                	srli	a0,a0,0x5
  li      a2, ARCHI_FC_CID
1c000380:	02000613          	li	a2,32
  bne     a0, a2, __rt_pe_start
1c000384:	00c50463          	beq	a0,a2,1c00038c <_entry+0x1a>
1c000388:	2f00806f          	j	1c008678 <__cluster_text_start>
  la      t0, _bss_start
1c00038c:	00009297          	auipc	t0,0x9
1c000390:	03428293          	addi	t0,t0,52 # 1c0093c0 <_edata>
  la      t1, _bss_end
1c000394:	00009317          	auipc	t1,0x9
1c000398:	33c30313          	addi	t1,t1,828 # 1c0096d0 <_bss_end>
  sw      zero,0(t0)
1c00039c:	0002a023          	sw	zero,0(t0)
  addi    t0, t0, 4
1c0003a0:	0291                	addi	t0,t0,4
  bltu    t0, t1, 1b
1c0003a2:	fe62ede3          	bltu	t0,t1,1c00039c <_entry+0x2a>
  la   a0, __rt_fc_stack_size
1c0003a6:	00009517          	auipc	a0,0x9
1c0003aa:	eb650513          	addi	a0,a0,-330 # 1c00925c <__rt_fc_stack_size>
  lw   a0, 0(a0)
1c0003ae:	4108                	lw	a0,0(a0)
  la   x2, __rt_fc_stack
1c0003b0:	ff000117          	auipc	sp,0xff000
1c0003b4:	03810113          	addi	sp,sp,56 # 1b0003e8 <__rt_fc_stack>
  add  x2, x2, a0
1c0003b8:	912a                	add	sp,sp,a0
  jal  x1, __rt_init
1c0003ba:	3ed040ef          	jal	ra,1c004fa6 <__rt_init>
  addi  a0, x0, 0
1c0003be:	00000513          	li	a0,0
  addi  a1, x0, 0
1c0003c2:	00000593          	li	a1,0
  la    t2, main
1c0003c6:	00002397          	auipc	t2,0x2
1c0003ca:	3f838393          	addi	t2,t2,1016 # 1c0027be <main>
  jalr  x1, t2
1c0003ce:	000380e7          	jalr	t2
  mv    s0, a0
1c0003d2:	842a                	mv	s0,a0
  jal  x1, __rt_deinit
1c0003d4:	539040ef          	jal	ra,1c00510c <__rt_deinit>
  mv   a0, s0
1c0003d8:	8522                	mv	a0,s0
  jal  x1, exit
1c0003da:	288070ef          	jal	ra,1c007662 <exit>

1c0003de <_fini>:
  ret
1c0003de:	8082                	ret

1c0003e0 <__rt_event_enqueue>:
  //   x10/a0: temporary register
  //   x11/a1: the event
  //   x12/a2: temporary register

  // First check if it is a normal event
  andi    x10, x11, 0x3
1c0003e0:	0035f513          	andi	a0,a1,3
  bne     x10, x0, __rt_handle_special_event
1c0003e4:	02051063          	bnez	a0,1c000404 <__rt_handle_special_event>

  // Enqueue normal event
  la      x10, __rt_sched
1c0003e8:	e4000517          	auipc	a0,0xe4000
1c0003ec:	c3450513          	addi	a0,a0,-972 # 1c <_l1_preload_size>
  sw      x0, RT_EVENT_T_NEXT(x11)
1c0003f0:	0005a023          	sw	zero,0(a1)
  lw      x12, RT_SCHED_T_FIRST(x10)
1c0003f4:	4110                	lw	a2,0(a0)
  beqz    x12, __rt_no_first
1c0003f6:	c601                	beqz	a2,1c0003fe <__rt_no_first>
  lw      x12, RT_SCHED_T_LAST(x10)
1c0003f8:	4150                	lw	a2,4(a0)
  sw      x11, RT_EVENT_T_NEXT(x12)
1c0003fa:	c20c                	sw	a1,0(a2)
  j       __rt_common
1c0003fc:	a011                	j	1c000400 <__rt_common>

1c0003fe <__rt_no_first>:

__rt_no_first:
  sw      x11, RT_SCHED_T_FIRST(x10)
1c0003fe:	c10c                	sw	a1,0(a0)

1c000400 <__rt_common>:

__rt_common:
  sw      x11, RT_SCHED_T_LAST(x10)
1c000400:	c14c                	sw	a1,4(a0)

1c000402 <enqueue_end>:

enqueue_end:
  jr          x9
1c000402:	8482                	jr	s1

1c000404 <__rt_handle_special_event>:

__rt_handle_special_event:
  li      x10, ~0x3
1c000404:	5571                	li	a0,-4
  and     x11, x11, x10
1c000406:	8de9                	and	a1,a1,a0
  lw      x12, PI_CALLBACK_T_ENTRY(x11)
1c000408:	41d0                	lw	a2,4(a1)
  lw      x10, PI_CALLBACK_T_ARG(x11)
1c00040a:	4588                	lw	a0,8(a1)
  j       __rt_call_external_c_function
1c00040c:	a0d9                	j	1c0004d2 <__rt_call_external_c_function>

1c00040e <__rt_bridge_enqueue_event>:
    // to enqueue an event to the FC scheduler.

    .global __rt_bridge_enqueue_event
__rt_bridge_enqueue_event:

    sw  x8, -4(sp)
1c00040e:	fe812e23          	sw	s0,-4(sp)
    sw  x9, -8(sp)
1c000412:	fe912c23          	sw	s1,-8(sp)
    sw  a0, -12(sp)
1c000416:	fea12a23          	sw	a0,-12(sp)
    sw  a1, -16(sp)
1c00041a:	feb12823          	sw	a1,-16(sp)
    sw  a2, -20(sp)
1c00041e:	fec12623          	sw	a2,-20(sp)

    // Everything is done from C code
    la      x12, __rt_bridge_handle_notif
1c000422:	00005617          	auipc	a2,0x5
1c000426:	06860613          	addi	a2,a2,104 # 1c00548a <__rt_bridge_handle_notif>
    jal     x9, __rt_call_external_c_function
1c00042a:	0a8004ef          	jal	s1,1c0004d2 <__rt_call_external_c_function>

    lw  x8, -4(sp)
1c00042e:	ffc12403          	lw	s0,-4(sp)
    lw  x9, -8(sp)
1c000432:	ff812483          	lw	s1,-8(sp)
    lw  a0, -12(sp)
1c000436:	ff412503          	lw	a0,-12(sp)
    lw  a1, -16(sp)
1c00043a:	ff012583          	lw	a1,-16(sp)
    lw  a2, -20(sp)
1c00043e:	fec12603          	lw	a2,-20(sp)

    mret
1c000442:	30200073          	mret

1c000446 <__rt_remote_enqueue_event>:
    // The FC must get it and push it to the scheduler

    .global __rt_remote_enqueue_event
__rt_remote_enqueue_event:

    sw  x8, -4(sp)
1c000446:	fe812e23          	sw	s0,-4(sp)
    sw  x9, -8(sp)
1c00044a:	fe912c23          	sw	s1,-8(sp)
    sw  a0, -12(sp)
1c00044e:	fea12a23          	sw	a0,-12(sp)
    sw  a1, -16(sp)
1c000452:	feb12823          	sw	a1,-16(sp)
    sw  a2, -20(sp)
1c000456:	fec12623          	sw	a2,-20(sp)

#ifndef ARCHI_NB_CLUSTER
    li   x8, 1
1c00045a:	4405                	li	s0,1
#else
    li   x8, ARCHI_NB_CLUSTER
#endif
    la   x9, __rt_fc_cluster_data
1c00045c:	00009497          	auipc	s1,0x9
1c000460:	24c48493          	addi	s1,s1,588 # 1c0096a8 <__rt_fc_cluster_data>

1c000464 <__rt_remote_enqueue_event_loop_cluster>:

    // Loop over the clusters to see if there is an event to push
__rt_remote_enqueue_event_loop_cluster:
    lw   a1, RT_FC_CLUSTER_DATA_T_EVENTS(x9)
1c000464:	40cc                	lw	a1,4(s1)
    beq  a1, x0, __rt_remote_enqueue_event_loop_cluster_continue
1c000466:	02058d63          	beqz	a1,1c0004a0 <__rt_remote_enqueue_event_loop_cluster_continue>

    // Everytime a task is finished, first check if we can update the queue head
    // as it is not updated by cluster side to avoid race conditions.
    // At least this task won t be there anymore after we update, and maybe even
    // more tasks, which is not an issue, as we compare against the head.
    lw   a1, RT_FC_CLUSTER_DATA_T_CLUSTER_POOL(x9)
1c00046a:	48cc                	lw	a1,20(s1)
    lw   a0, RT_CLUSTER_CALL_POOL_T_FIRST_CALL_FC(a1)
1c00046c:	41c8                	lw	a0,4(a1)

    beq  a0, x0, __rt_cluster_pool_update_end
1c00046e:	00050e63          	beqz	a0,1c00048a <__rt_cluster_pool_update_end>

1c000472 <__rt_cluster_pool_update_loop>:

__rt_cluster_pool_update_loop:
    lw    a2, RT_CLUSTER_TASK_PENDING(a0)
1c000472:	5150                	lw	a2,36(a0)
    bnez  a2, __rt_cluster_pool_update_loop_end
1c000474:	e219                	bnez	a2,1c00047a <__rt_cluster_pool_update_loop_end>

    lw   a0, RT_CLUSTER_TASK_NEXT(a0)
1c000476:	5108                	lw	a0,32(a0)
    bnez a0, __rt_cluster_pool_update_loop
1c000478:	fd6d                	bnez	a0,1c000472 <__rt_cluster_pool_update_loop>

1c00047a <__rt_cluster_pool_update_loop_end>:


__rt_cluster_pool_update_loop_end:
    
    beqz a0, __rt_cluster_pool_update_no_current
1c00047a:	c501                	beqz	a0,1c000482 <__rt_cluster_pool_update_no_current>

    lw   a0, RT_CLUSTER_TASK_NEXT(a0)
1c00047c:	5108                	lw	a0,32(a0)
    sw   a0, RT_CLUSTER_CALL_POOL_T_FIRST_CALL_FC(a1)
1c00047e:	c1c8                	sw	a0,4(a1)

    j    __rt_cluster_pool_update_end
1c000480:	a029                	j	1c00048a <__rt_cluster_pool_update_end>

1c000482 <__rt_cluster_pool_update_no_current>:

__rt_cluster_pool_update_no_current:

    sw   x0, RT_CLUSTER_CALL_POOL_T_FIRST_CALL_FC(a1)
1c000482:	0005a223          	sw	zero,4(a1)
    sw   x0, RT_CLUSTER_CALL_POOL_T_FIRST_LAST_FC(a1)
1c000486:	0005a423          	sw	zero,8(a1)

1c00048a <__rt_cluster_pool_update_end>:




__rt_cluster_pool_update_end:
    lw   a1, RT_FC_CLUSTER_DATA_T_EVENTS(x9)
1c00048a:	40cc                	lw	a1,4(s1)

    lw   a2, RT_FC_CLUSTER_DATA_T_TRIG_ADDR(x9)
1c00048c:	4890                	lw	a2,16(s1)
    sw   x0, RT_FC_CLUSTER_DATA_T_EVENTS(x9)
1c00048e:	0004a223          	sw	zero,4(s1)

    sw   x0, 0(a2)
1c000492:	00062023          	sw	zero,0(a2)

    la   x9, __rt_remote_enqueue_event_loop_cluster_continue
1c000496:	00000497          	auipc	s1,0x0
1c00049a:	00a48493          	addi	s1,s1,10 # 1c0004a0 <__rt_remote_enqueue_event_loop_cluster_continue>
    j    __rt_event_enqueue
1c00049e:	b789                	j	1c0003e0 <__rt_event_enqueue>

1c0004a0 <__rt_remote_enqueue_event_loop_cluster_continue>:

__rt_remote_enqueue_event_loop_cluster_continue:
    addi x8, x8, -1
1c0004a0:	147d                	addi	s0,s0,-1
    bgt  x8, x0, __rt_remote_enqueue_event_loop_next_cluster
1c0004a2:	00804e63          	bgtz	s0,1c0004be <__rt_remote_enqueue_event_loop_next_cluster>



    lw  x8, -4(sp)
1c0004a6:	ffc12403          	lw	s0,-4(sp)
    lw  x9, -8(sp)
1c0004aa:	ff812483          	lw	s1,-8(sp)
    lw  a0, -12(sp)
1c0004ae:	ff412503          	lw	a0,-12(sp)
    lw  a1, -16(sp)
1c0004b2:	ff012583          	lw	a1,-16(sp)
    lw  a2, -20(sp)
1c0004b6:	fec12603          	lw	a2,-20(sp)

    mret
1c0004ba:	30200073          	mret

1c0004be <__rt_remote_enqueue_event_loop_next_cluster>:

__rt_remote_enqueue_event_loop_next_cluster:
    la   x9, __rt_fc_cluster_data
1c0004be:	00009497          	auipc	s1,0x9
1c0004c2:	1ea48493          	addi	s1,s1,490 # 1c0096a8 <__rt_fc_cluster_data>
    li   a1, RT_FC_CLUSTER_DATA_T_SIZEOF
1c0004c6:	02800593          	li	a1,40
    mul  a1, x8, a1
1c0004ca:	02b405b3          	mul	a1,s0,a1
    add  x9, x9, a1
1c0004ce:	94ae                	add	s1,s1,a1
    j __rt_remote_enqueue_event_loop_cluster
1c0004d0:	bf51                	j	1c000464 <__rt_remote_enqueue_event_loop_cluster>

1c0004d2 <__rt_call_external_c_function>:
#endif

  .global __rt_call_external_c_function
__rt_call_external_c_function:

    add  sp, sp, -128
1c0004d2:	7119                	addi	sp,sp,-128

    sw   ra, 0x00(sp)
1c0004d4:	c006                	sw	ra,0(sp)
    sw   gp, 0x04(sp)
1c0004d6:	c20e                	sw	gp,4(sp)
    sw   tp, 0x08(sp)
1c0004d8:	c412                	sw	tp,8(sp)
    sw   t0, 0x0C(sp)
1c0004da:	c616                	sw	t0,12(sp)
    sw   t1, 0x10(sp)
1c0004dc:	c81a                	sw	t1,16(sp)
    sw   t2, 0x14(sp)
1c0004de:	ca1e                	sw	t2,20(sp)
    sw   a3, 0x24(sp)
1c0004e0:	d236                	sw	a3,36(sp)
    sw   a4, 0x28(sp)
1c0004e2:	d43a                	sw	a4,40(sp)
    sw   a5, 0x2C(sp)
1c0004e4:	d63e                	sw	a5,44(sp)
    sw   a6, 0x30(sp)
1c0004e6:	d842                	sw	a6,48(sp)
    sw   a7, 0x34(sp)
1c0004e8:	da46                	sw	a7,52(sp)
    sw   t3, 0x38(sp)
1c0004ea:	dc72                	sw	t3,56(sp)
    sw   t4, 0x3C(sp)
1c0004ec:	de76                	sw	t4,60(sp)
    sw   t5, 0x40(sp)
1c0004ee:	c0fa                	sw	t5,64(sp)
    sw   t6, 0x4C(sp)
1c0004f0:	c6fe                	sw	t6,76(sp)

    jalr ra, a2
1c0004f2:	000600e7          	jalr	a2

    lw   ra, 0x00(sp)
1c0004f6:	4082                	lw	ra,0(sp)
    lw   gp, 0x04(sp)
1c0004f8:	4192                	lw	gp,4(sp)
    lw   tp, 0x08(sp)
1c0004fa:	4222                	lw	tp,8(sp)
    lw   t0, 0x0C(sp)
1c0004fc:	42b2                	lw	t0,12(sp)
    lw   t1, 0x10(sp)
1c0004fe:	4342                	lw	t1,16(sp)
    lw   t2, 0x14(sp)
1c000500:	43d2                	lw	t2,20(sp)
    lw   a3, 0x24(sp)
1c000502:	5692                	lw	a3,36(sp)
    lw   a4, 0x28(sp)
1c000504:	5722                	lw	a4,40(sp)
    lw   a5, 0x2C(sp)
1c000506:	57b2                	lw	a5,44(sp)
    lw   a6, 0x30(sp)
1c000508:	5842                	lw	a6,48(sp)
    lw   a7, 0x34(sp)
1c00050a:	58d2                	lw	a7,52(sp)
    lw   t3, 0x38(sp)
1c00050c:	5e62                	lw	t3,56(sp)
    lw   t4, 0x3C(sp)
1c00050e:	5ef2                	lw	t4,60(sp)
    lw   t5, 0x40(sp)
1c000510:	4f06                	lw	t5,64(sp)
    lw   t6, 0x4C(sp)
1c000512:	4fb6                	lw	t6,76(sp)

    add  sp, sp, 128
1c000514:	6109                	addi	sp,sp,128

    jr   x9
1c000516:	8482                	jr	s1

1c000518 <__rt_illegal_instr>:

  .section .text
  
    .global __rt_illegal_instr
__rt_illegal_instr:
    sw   ra, -4(sp)
1c000518:	fe112e23          	sw	ra,-4(sp)
    sw   a0, -8(sp)
1c00051c:	fea12c23          	sw	a0,-8(sp)
    la   a0, __rt_handle_illegal_instr
1c000520:	00005517          	auipc	a0,0x5
1c000524:	c6650513          	addi	a0,a0,-922 # 1c005186 <__rt_handle_illegal_instr>
    jal  ra, __rt_call_c_function
1c000528:	010000ef          	jal	ra,1c000538 <__rt_call_c_function>
    lw   ra, -4(sp)
1c00052c:	ffc12083          	lw	ra,-4(sp)
    lw   a0, -8(sp)
1c000530:	ff812503          	lw	a0,-8(sp)
#if PULP_CORE == CORE_RISCV_V4
    mret
1c000534:	30200073          	mret

1c000538 <__rt_call_c_function>:
#endif


__rt_call_c_function:

    add  sp, sp, -128
1c000538:	7119                	addi	sp,sp,-128

    sw   ra, 0x00(sp)
1c00053a:	c006                	sw	ra,0(sp)
    sw   gp, 0x04(sp)
1c00053c:	c20e                	sw	gp,4(sp)
    sw   tp, 0x08(sp)
1c00053e:	c412                	sw	tp,8(sp)
    sw   t0, 0x0C(sp)
1c000540:	c616                	sw	t0,12(sp)
    sw   t1, 0x10(sp)
1c000542:	c81a                	sw	t1,16(sp)
    sw   t2, 0x14(sp)
1c000544:	ca1e                	sw	t2,20(sp)
    sw   a1, 0x1C(sp)
1c000546:	ce2e                	sw	a1,28(sp)
    sw   a2, 0x20(sp)
1c000548:	d032                	sw	a2,32(sp)
    sw   a3, 0x24(sp)
1c00054a:	d236                	sw	a3,36(sp)
    sw   a4, 0x28(sp)
1c00054c:	d43a                	sw	a4,40(sp)
    sw   a5, 0x2C(sp)
1c00054e:	d63e                	sw	a5,44(sp)
    sw   a6, 0x30(sp)
1c000550:	d842                	sw	a6,48(sp)
    sw   a7, 0x34(sp)
1c000552:	da46                	sw	a7,52(sp)
    sw   t3, 0x38(sp)
1c000554:	dc72                	sw	t3,56(sp)
    sw   t4, 0x3C(sp)
1c000556:	de76                	sw	t4,60(sp)
    sw   t5, 0x40(sp)
1c000558:	c0fa                	sw	t5,64(sp)
    sw   t6, 0x4C(sp)
1c00055a:	c6fe                	sw	t6,76(sp)

    jalr ra, a0
1c00055c:	000500e7          	jalr	a0

    lw   ra, 0x00(sp)
1c000560:	4082                	lw	ra,0(sp)
    lw   gp, 0x04(sp)
1c000562:	4192                	lw	gp,4(sp)
    lw   tp, 0x08(sp)
1c000564:	4222                	lw	tp,8(sp)
    lw   t0, 0x0C(sp)
1c000566:	42b2                	lw	t0,12(sp)
    lw   t1, 0x10(sp)
1c000568:	4342                	lw	t1,16(sp)
    lw   t2, 0x14(sp)
1c00056a:	43d2                	lw	t2,20(sp)
    lw   a1, 0x1C(sp)
1c00056c:	45f2                	lw	a1,28(sp)
    lw   a2, 0x20(sp)
1c00056e:	5602                	lw	a2,32(sp)
    lw   a3, 0x24(sp)
1c000570:	5692                	lw	a3,36(sp)
    lw   a4, 0x28(sp)
1c000572:	5722                	lw	a4,40(sp)
    lw   a5, 0x2C(sp)
1c000574:	57b2                	lw	a5,44(sp)
    lw   a6, 0x30(sp)
1c000576:	5842                	lw	a6,48(sp)
    lw   a7, 0x34(sp)
1c000578:	58d2                	lw	a7,52(sp)
    lw   t3, 0x38(sp)
1c00057a:	5e62                	lw	t3,56(sp)
    lw   t4, 0x3C(sp)
1c00057c:	5ef2                	lw	t4,60(sp)
    lw   t5, 0x40(sp)
1c00057e:	4f06                	lw	t5,64(sp)
    lw   t6, 0x4C(sp)
1c000580:	4fb6                	lw	t6,76(sp)

    add  sp, sp, 128
1c000582:	6109                	addi	sp,sp,128

    jr   ra
1c000584:	8082                	ret

1c000586 <udma_event_handler>:

  .global udma_event_handler
udma_event_handler:

  // Dequeue the transfer which have just finished and mark it as done
  lw   x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c000586:	4080                	lw	s0,0(s1)
  lw   x11, RT_PERIPH_CHANNEL_T_FIRST_TO_ENQUEUE(x9)   // This is used later on, just put here to fill the slot
1c000588:	448c                	lw	a1,8(s1)
  beq  x8, x0, __rt_udma_no_copy                       // Special case where there is no copy, just register the event in the bitfield
1c00058a:	08040f63          	beqz	s0,1c000628 <__rt_udma_no_copy>
  lw   x12, RT_PERIPH_COPY_T_REPEAT(x8)
1c00058e:	4c50                	lw	a2,28(s0)
  lw   x10, RT_PERIPH_COPY_T_NEXT(x8)
1c000590:	4848                	lw	a0,20(s0)
  bne  x12, x0, repeat_transfer
1c000592:	04061f63          	bnez	a2,1c0005f0 <dmaCmd>
  sw   x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c000596:	c088                	sw	a0,0(s1)
  
  // Handle any special end-of-transfer control
  lw       x10, RT_PERIPH_COPY_T_CTRL(x8)
1c000598:	4448                	lw	a0,12(s0)
  bnez     x10, handle_special_end
1c00059a:	e15d                	bnez	a0,1c000640 <handle_special_end>

1c00059c <resume_after_special_end>:
resume_after_special_end:


  // Now check if there are some transfers enqueued in the SW FIFO to be enqueued to the UDMA
  beq x11, x0, checkTask
1c00059c:	02058f63          	beqz	a1,1c0005da <checkTask>

  // x9 contains the pointer to the channel and x11 the first copy

  // Update the FIFO pointers and just copy from node to UDMA
  lw  x12, RT_PERIPH_COPY_T_ENQUEUE_CALLBACK(x11)
1c0005a0:	4990                	lw	a2,16(a1)
  lw  x10, RT_PERIPH_COPY_T_NEXT(x11)
1c0005a2:	49c8                	lw	a0,20(a1)
  beqz x12, __rt_udma_call_enqueue_callback_resume
1c0005a4:	c611                	beqz	a2,1c0005b0 <__rt_udma_call_enqueue_callback_resume>

  la  x9, __rt_udma_call_enqueue_callback_resume
1c0005a6:	00000497          	auipc	s1,0x0
1c0005aa:	00a48493          	addi	s1,s1,10 # 1c0005b0 <__rt_udma_call_enqueue_callback_resume>
  jr  x12
1c0005ae:	8602                	jr	a2

1c0005b0 <__rt_udma_call_enqueue_callback_resume>:

__rt_udma_call_enqueue_callback_resume:
  lw  x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c0005b0:	44d0                	lw	a2,12(s1)
  sw  x10, RT_PERIPH_CHANNEL_T_FIRST_TO_ENQUEUE(x9)
1c0005b2:	c488                	sw	a0,8(s1)
  lw  x10, RT_PERIPH_COPY_T_ADDR(x11)
1c0005b4:	4188                	lw	a0,0(a1)
  lw  x9, RT_PERIPH_COPY_T_SIZE(x11)
1c0005b6:	41c4                	lw	s1,4(a1)
  sw  x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c0005b8:	c208                	sw	a0,0(a2)
  sw  x9, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c0005ba:	c244                	sw	s1,4(a2)

  lw  x9, RT_PERIPH_COPY_T_CTRL(x11)
1c0005bc:	45c4                	lw	s1,12(a1)
  andi x9, x9, (1<<RT_PERIPH_COPY_CTRL_TYPE_WIDTH)-1
1c0005be:	88bd                	andi	s1,s1,15
  li  x10, RT_PERIPH_COPY_SPECIAL_ENQUEUE_THRESHOLD
1c0005c0:	4515                	li	a0,5
  blt x9, x10, transfer_resume
1c0005c2:	00a4ca63          	blt	s1,a0,1c0005d6 <transfer_resume>
  li          x10, RT_PERIPH_COPY_HYPER
  beq         x9, x10, hyper
  li          x10, RT_PERIPH_COPY_FC_TCDM
  beq         x9, x10, fc_tcdm
#else
  p.beqimm      x9, RT_PERIPH_COPY_HYPER, hyper
1c0005c6:	0064a463          	p.beqimm	s1,6,1c0005ce <dual>
  p.beqimm      x9, RT_PERIPH_COPY_FC_TCDM, fc_tcdm
1c0005ca:	0074a263          	p.beqimm	s1,7,1c0005ce <dual>

1c0005ce <dual>:
#ifdef RV_ISA_RV32
  li    x10, ~(1<<UDMA_CHANNEL_SIZE_LOG2)
  and   x9, x12, x10
  lw    x10, RT_PERIPH_COPY_T_HYPER_ADDR(x11)
#else
  lw    x10, RT_PERIPH_COPY_T_HYPER_ADDR(x11)
1c0005ce:	51c8                	lw	a0,36(a1)
  p.bclr  x9, x12, 0, UDMA_CHANNEL_SIZE_LOG2
1c0005d0:	c04634b3          	p.bclr	s1,a2,0,4
#endif
  sw    x10, HYPER_EXT_ADDR_CHANNEL_CUSTOM_OFFSET(x9)
1c0005d4:	d088                	sw	a0,32(s1)

1c0005d6 <transfer_resume>:
#endif

transfer_resume:
  lw  x10, RT_PERIPH_COPY_T_CFG(x11)
1c0005d6:	4588                	lw	a0,8(a1)
  sw  x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c0005d8:	c608                	sw	a0,8(a2)

1c0005da <checkTask>:

checkTask:

  // Check if we have a DMA transfer from L2 to L1   
  //lw          x10, RT_PERIPH_COPY_T_DMACMD(x8)           // Not null if we must transfer
  lw          x11, RT_PERIPH_COPY_T_EVENT(x8)             // Read this in advance to fill the slot, it is used later on in case there is no DMA command
1c0005da:	4c0c                	lw	a1,24(s0)

  //bne         x10, zero, dmaCmd
  la          x9, udma_event_handler_end
1c0005dc:	00000497          	auipc	s1,0x0
1c0005e0:	19a48493          	addi	s1,s1,410 # 1c000776 <udma_event_handler_end>
  bne         x11, zero, __rt_event_enqueue
1c0005e4:	00058463          	beqz	a1,1c0005ec <checkTask+0x12>
1c0005e8:	df9ff06f          	j	1c0003e0 <__rt_event_enqueue>

  // Loop again in case there are still events in the FIFO
  j udma_event_handler_end
1c0005ec:	18a0006f          	j	1c000776 <udma_event_handler_end>

1c0005f0 <dmaCmd>:
//   x12 : number of bytes to repeat
repeat_transfer:

#ifdef ARCHI_UDMA_HAS_HYPER

  lw      x11, RT_PERIPH_CHANNEL_T_BASE(x9)
1c0005f0:	44cc                	lw	a1,12(s1)
#ifdef RV_ISA_RV32
  li      x10, ~(1<<UDMA_CHANNEL_SIZE_LOG2)
  and     x9, x11, x10
  lw      x10, RT_PERIPH_COPY_T_HYPER_ADDR(x8)
#else
  lw      x10, RT_PERIPH_COPY_T_HYPER_ADDR(x8)
1c0005f2:	5048                	lw	a0,36(s0)
  p.bclr  x9, x11, 0, UDMA_CHANNEL_SIZE_LOG2
1c0005f4:	c045b4b3          	p.bclr	s1,a1,0,4
#endif
  add     x10, x10, x12
1c0005f8:	9532                	add	a0,a0,a2
  sw      x10, HYPER_EXT_ADDR_CHANNEL_CUSTOM_OFFSET(x9)
1c0005fa:	d088                	sw	a0,32(s1)
  sw      x10, RT_PERIPH_COPY_T_HYPER_ADDR(x8)
1c0005fc:	d048                	sw	a0,36(s0)

  lw      x10, RT_PERIPH_COPY_T_ADDR(x8)
1c0005fe:	4008                	lw	a0,0(s0)
  lw      x9, RT_PERIPH_COPY_T_REPEAT_SIZE(x8)
1c000600:	5004                	lw	s1,32(s0)
  add     x10, x10, x12
1c000602:	9532                	add	a0,a0,a2
  sub     x9, x9, x12
1c000604:	8c91                	sub	s1,s1,a2
  blt     x12, x9, not_last
1c000606:	00964963          	blt	a2,s1,1c000618 <not_last>
  mv      x12, x9
1c00060a:	8626                	mv	a2,s1
  sw      x0, RT_PERIPH_COPY_T_REPEAT(x8)
1c00060c:	00042e23          	sw	zero,28(s0)
  beq     x12, x0, udma_event_handler_end
1c000610:	00061463          	bnez	a2,1c000618 <not_last>
1c000614:	1620006f          	j	1c000776 <udma_event_handler_end>

1c000618 <not_last>:

not_last:
  sw      x10, RT_PERIPH_COPY_T_ADDR(x8)
1c000618:	c008                	sw	a0,0(s0)
  sw      x9, RT_PERIPH_COPY_T_REPEAT_SIZE(x8)
1c00061a:	d004                	sw	s1,32(s0)
  sw      x10, UDMA_CHANNEL_SADDR_OFFSET(x11)
1c00061c:	c188                	sw	a0,0(a1)
  sw      x12, UDMA_CHANNEL_SIZE_OFFSET(x11)
1c00061e:	c1d0                	sw	a2,4(a1)

  li      x10, UDMA_CHANNEL_CFG_EN
1c000620:	4541                	li	a0,16
  sw      x10, UDMA_CHANNEL_CFG_OFFSET(x11)
1c000622:	c588                	sw	a0,8(a1)

#endif

  j           udma_event_handler_end
1c000624:	1520006f          	j	1c000776 <udma_event_handler_end>

1c000628 <__rt_udma_no_copy>:




__rt_udma_no_copy:
  la      x9, __rt_socevents_status
1c000628:	e4000497          	auipc	s1,0xe4000
1c00062c:	c8848493          	addi	s1,s1,-888 # 2b0 <__rt_socevents_status>
  lw      x8, 0(x9)
1c000630:	4080                	lw	s0,0(s1)
  li      x11, 1
1c000632:	4585                	li	a1,1
  sll     x10, x11, x10
1c000634:	00a59533          	sll	a0,a1,a0
  or      x8, x8, x10
1c000638:	8c49                	or	s0,s0,a0
  sw      x8, 0(x9)
1c00063a:	c080                	sw	s0,0(s1)
  j udma_event_handler_end
1c00063c:	13a0006f          	j	1c000776 <udma_event_handler_end>

1c000640 <handle_special_end>:
  li          x12, RT_PERIPH_COPY_I2C_STEP1
  beq         x10, x12, i2c_step1
  li          x12, RT_PERIPH_COPY_I2C_STEP2
  beq         x10, x12, i2c_step2
#else
  p.beqimm    x10, RT_PERIPH_COPY_I2C_STEP1, i2c_step1  
1c000640:	04352463          	p.beqimm	a0,3,1c000688 <i2c_step1>
  p.beqimm    x10, RT_PERIPH_COPY_I2C_STEP2, i2c_step2
1c000644:	06452063          	p.beqimm	a0,4,1c0006a4 <i2c_step2>
#endif

  j           resume_after_special_end
1c000648:	bf91                	j	1c00059c <resume_after_special_end>

1c00064a <spim_step3>:


spim_step3:
  // The current copy was enqueued to configure spi, cs and send command
  // now we need to reenqueue the same copy with the user buffer.
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL1(x8)
1c00064a:	5408                	lw	a0,40(s0)
  sw          x10, RT_PERIPH_COPY_T_CTRL(x8)
1c00064c:	c448                	sw	a0,12(s0)

  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c00064e:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c000650:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c000652:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c000654:	44d0                	lw	a2,12(s1)
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL2(x8)
1c000656:	5448                	lw	a0,44(s0)
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c000658:	c208                	sw	a0,0(a2)
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL0(x8)
1c00065a:	5048                	lw	a0,36(s0)
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c00065c:	c248                	sw	a0,4(a2)
  lw          x10, RT_PERIPH_COPY_T_CFG(x8)
1c00065e:	4408                	lw	a0,8(s0)
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c000660:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c000662:	1140006f          	j	1c000776 <udma_event_handler_end>

1c000666 <spim_step2>:

spim_step2:
  // Now that the user data has been pushed, we must push an EOT command
  sw          x0, RT_PERIPH_COPY_T_CTRL(x8)
1c000666:	00042623          	sw	zero,12(s0)
  
  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c00066a:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c00066c:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c00066e:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  #if PULP_CHIP_FAMILY == CHIP_GAP

  lw          x8, RT_PERIPH_COPY_T_PERIPH_DATA(x8)
1c000670:	4060                	lw	s0,68(s0)
  li          x12, SPI_CMD_EOT(0)
1c000672:	90000637          	lui	a2,0x90000
  sw          x12, 0(x8)
1c000676:	c010                	sw	a2,0(s0)
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c000678:	44d0                	lw	a2,12(s1)
  sw          x8, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c00067a:	c200                	sw	s0,0(a2)
  addi        x10, x8, RT_PERIPH_COPY_T_PERIPH_DATA
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)

  #endif

  li          x10, 4
1c00067c:	4511                	li	a0,4
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c00067e:	c248                	sw	a0,4(a2)
  li          x10, UDMA_CHANNEL_CFG_EN
1c000680:	4541                	li	a0,16
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c000682:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c000684:	0f20006f          	j	1c000776 <udma_event_handler_end>

1c000688 <i2c_step1>:
 */

i2c_step1:
  // The current copy was enqueued to configure i2c, cs and send command
  // now we need to reenqueue the same copy with the user buffer.
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL1(x8)
1c000688:	5408                	lw	a0,40(s0)
  sw          x10, RT_PERIPH_COPY_T_CTRL(x8)
1c00068a:	c448                	sw	a0,12(s0)

  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c00068c:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c00068e:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c000690:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c000692:	44d0                	lw	a2,12(s1)
  lw          x10, RT_PERIPH_COPY_T_ADDR(x8)
1c000694:	4008                	lw	a0,0(s0)
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c000696:	c208                	sw	a0,0(a2)
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL0(x8)
1c000698:	5048                	lw	a0,36(s0)
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c00069a:	c248                	sw	a0,4(a2)
  lw          x10, RT_PERIPH_COPY_T_CFG(x8)
1c00069c:	4408                	lw	a0,8(s0)
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c00069e:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c0006a0:	0d60006f          	j	1c000776 <udma_event_handler_end>

1c0006a4 <i2c_step2>:

i2c_step2:
  // Now that the user data has been pushed, we must push a STOP command
  sw          x0, RT_PERIPH_COPY_T_CTRL(x8)
1c0006a4:	00042623          	sw	zero,12(s0)
  
  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0006a8:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c0006aa:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0006ac:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  #if PULP_CHIP_FAMILY == CHIP_GAP

  lw          x8, RT_PERIPH_COPY_T_PERIPH_DATA(x8)
1c0006ae:	4060                	lw	s0,68(s0)
  li          x12, I2C_CMD_STOP
1c0006b0:	02000613          	li	a2,32
  sw          x12, 0(x8)
1c0006b4:	c010                	sw	a2,0(s0)
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c0006b6:	44d0                	lw	a2,12(s1)
  sw          x8, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c0006b8:	c200                	sw	s0,0(a2)
  addi        x10, x8, RT_PERIPH_COPY_T_PERIPH_DATA
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)

  #endif

  li          x10, 1
1c0006ba:	4505                	li	a0,1
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c0006bc:	c248                	sw	a0,4(a2)
  li          x10, UDMA_CHANNEL_CFG_EN
1c0006be:	4541                	li	a0,16
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c0006c0:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c0006c2:	0b40006f          	j	1c000776 <udma_event_handler_end>

1c0006c6 <__rt_fc_socevents_handler>:

  .global __rt_fc_socevents_handler
  .extern pwm_event_handler
__rt_fc_socevents_handler:
// The stack is first adjusted to have stack-based load/store compressed
  add sp, sp, -128
1c0006c6:	7119                	addi	sp,sp,-128
  sw  x8, 0(sp)
1c0006c8:	c022                	sw	s0,0(sp)
  sw  x9, 4(sp)
1c0006ca:	c226                	sw	s1,4(sp)
  sw  x10, 8(sp)
1c0006cc:	c42a                	sw	a0,8(sp)
  sw  x11, 12(sp)
1c0006ce:	c62e                	sw	a1,12(sp)
  sw  x12, 16(sp)
1c0006d0:	c832                	sw	a2,16(sp)


  // Pop one element from the FIFO
  li  x8, ARCHI_EU_ADDR + EU_SOC_EVENTS_AREA_OFFSET + EU_SOC_EVENTS_CURRENT_EVENT
1c0006d2:	00201437          	lui	s0,0x201
1c0006d6:	f0040413          	addi	s0,s0,-256 # 200f00 <__L2+0x180f00>
  lw  x8, 0(x8)
1c0006da:	4000                	lw	s0,0(s0)

  // Now that we popped the element, we can clear the soc event FIFO event as the FIFO is generating
  // an event as soon as the FIFO is not empty
  li  x9, 1<<PULP_SOC_EVENTS_EVENT
1c0006dc:	080004b7          	lui	s1,0x8000
  li  x10, ARCHI_EU_DEMUX_ADDR + EU_CORE_BUFFER_CLEAR
1c0006e0:	00204537          	lui	a0,0x204
1c0006e4:	02850513          	addi	a0,a0,40 # 204028 <__L2+0x184028>
  sw  x9, 0(x10)
1c0006e8:	c104                	sw	s1,0(a0)
  // Due to a HW bug in the core on Gap, we have to load this value early
#ifdef CONFIG_NO_FC_TINY
  la    x12, __rt_hyper_udma_handle
  lw    x12, 0(x12)
#else
  lw    x12, %tiny(__rt_hyper_udma_handle)(x0)
1c0006ea:	35802603          	lw	a2,856(zero) # 358 <__rt_hyper_udma_handle>
#endif
#endif

  // Extract ID part
  p.extractu x10, x8, EU_SOC_EVENTS_EVENT_MASK_BITS-1, EU_SOC_EVENTS_EVENT_MASK_OFFSET
1c0006ee:	ce041533          	p.extractu	a0,s0,7,0

#ifdef ARCHI_UDMA_HAS_HYPER
  p.bneimm x10, UDMA_EVENT_ID(ARCHI_UDMA_HYPER_ID(0)), __rt_fc_socevents_not_hyper_rx
1c0006f2:	00653363          	p.bneimm	a0,6,1c0006f8 <__rt_fc_socevents_not_hyper_rx>
  jr x12
1c0006f6:	8602                	jr	a2

1c0006f8 <__rt_fc_socevents_not_hyper_rx>:

__rt_fc_socevents_not_hyper_rx:
  p.bneimm x10, UDMA_EVENT_ID(ARCHI_UDMA_HYPER_ID(0))+1, __rt_fc_socevents_not_hyper_tx
1c0006f8:	00753363          	p.bneimm	a0,7,1c0006fe <__rt_fc_socevents_not_hyper_tx>
  jr x12
1c0006fc:	8602                	jr	a2

1c0006fe <__rt_fc_socevents_not_hyper_tx>:
#endif

__rt_fc_socevents_not_hyper_tx:

  // UDMA CHANNEL EVENTS
  li x9, ARCHI_SOC_EVENT_UDMA_NB_EVT
1c0006fe:	44cd                	li	s1,19
  bge x10, x9, __rt_soc_evt_no_udma_channel
1c000700:	00955c63          	ble	s1,a0,1c000718 <__rt_soc_evt_no_udma_channel>
  andi   x8, x10, 1
  srli   x10, x10, 1
  or     x10, x10, x8
#endif

  la     x8, periph_channels
1c000704:	e4000417          	auipc	s0,0xe4000
1c000708:	92c40413          	addi	s0,s0,-1748 # 30 <periph_channels>
  slli   x9, x10, RT_PERIPH_CHANNEL_T_SIZEOF_LOG2
1c00070c:	00551493          	slli	s1,a0,0x5
  add    x9, x9, x8
1c000710:	94a2                	add	s1,s1,s0

  lw   x11, RT_PERIPH_CHANNEL_T_CALLBACK(x9)
1c000712:	4ccc                	lw	a1,28(s1)
  lw   x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c000714:	4080                	lw	s0,0(s1)

  jr   x11
1c000716:	8582                	jr	a1

1c000718 <__rt_soc_evt_no_udma_channel>:


__rt_soc_evt_no_udma_channel:

  li x9, ARCHI_SOC_EVENT_UDMA_FIRST_EXTRA_EVT + ARCHI_SOC_EVENT_UDMA_NB_EXTRA_EVT
1c000718:	44f9                	li	s1,30
  bge x10, x9, __rt_soc_evt_no_udma
1c00071a:	00955b63          	ble	s1,a0,1c000730 <__rt_soc_evt_no_udma>

  addi x8, x10, -ARCHI_SOC_EVENT_UDMA_FIRST_EXTRA_EVT
1c00071e:	fec50413          	addi	s0,a0,-20
  slli x11, x8, 2
1c000722:	00241593          	slli	a1,s0,0x2
  la   x12, __rt_udma_extra_callback
  p.lw x12, x12(x11)
  la   x9, __rt_udma_extra_callback_arg
  p.lw x11, x9(x11)
#else
  lw   x12, %tiny(__rt_udma_extra_callback)(x11)
1c000726:	2b85a603          	lw	a2,696(a1)
  lw   x11, %tiny(__rt_udma_extra_callback_arg)(x11)
1c00072a:	2e05a583          	lw	a1,736(a1)
#endif

  jr   x12
1c00072e:	8602                	jr	a2

1c000730 <__rt_soc_evt_no_udma>:

  .global __rt_soc_evt_no_udma
__rt_soc_evt_no_udma:
#ifdef RT_CONFIG_GPIO_ENABLED
  // GPIO EVENT
  li      x9, ARCHI_SOC_EVENT_GPIO
1c000730:	02a00493          	li	s1,42
  beq     x10, x9, __rt_gpio_handler
1c000734:	00951463          	bne	a0,s1,1c00073c <__rt_soc_evt_no_udma+0xc>
1c000738:	0ae0006f          	j	1c0007e6 <__rt_gpio_handler>
#endif

  li      x9, ARCHI_SOC_EVENT_RTC_IRQ
1c00073c:	02c00493          	li	s1,44
  beq     x9, x10, rtc_event_handler
1c000740:	04a48363          	beq	s1,a0,1c000786 <rtc_event_handler>

1c000744 <__rt_soc_evt_pwm>:


// pwm event handler
//x9 : nb of event that will be used by handler
__rt_soc_evt_pwm:
  li x11, ARCHI_SOC_EVENT_ADV_TIMER_NB_EVT-1 // 3
1c000744:	458d                	li	a1,3
  addi x9, x11, ARCHI_SOC_EVENT_ADV_TIMER_FIRST_EVT //3+38=41
1c000746:	02658493          	addi	s1,a1,38
  sub x9, x9, x10 // 41 - 56
1c00074a:	8c89                	sub	s1,s1,a0
  bgt x9, x11, __rt_soc_evt_store // if > 3 not for pwm
1c00074c:	0095c663          	blt	a1,s1,1c000758 <__rt_soc_evt_store>
  blt x9, x0,  __rt_soc_evt_store // if > 3 not for pwm
1c000750:	0004c463          	bltz	s1,1c000758 <__rt_soc_evt_store>
  j pwm_event_handler
1c000754:	06e0006f          	j	1c0007c2 <pwm_event_handler>

1c000758 <__rt_soc_evt_store>:


__rt_soc_evt_store:
  // If the event is not handled, store it in the soc event status mask
  la      x9, __rt_socevents_status
1c000758:	e4000497          	auipc	s1,0xe4000
1c00075c:	b5848493          	addi	s1,s1,-1192 # 2b0 <__rt_socevents_status>
  li      x11, 32
1c000760:	02000593          	li	a1,32
  blt     x10, x11, socevents_set
1c000764:	00b54463          	blt	a0,a1,1c00076c <socevents_set>
  addi    x9, x9, 4
1c000768:	0491                	addi	s1,s1,4
  addi    x10, x10, -32
1c00076a:	1501                	addi	a0,a0,-32

1c00076c <socevents_set>:

socevents_set:
  lw      x11, 0(x9)
1c00076c:	408c                	lw	a1,0(s1)
  p.bsetr x12, x11, x10
1c00076e:	80a5c633          	p.bsetr	a2,a1,a0
  sw      x12, 0(x9)
1c000772:	c090                	sw	a2,0(s1)
  j       udma_event_handler_end
1c000774:	a009                	j	1c000776 <udma_event_handler_end>

1c000776 <udma_event_handler_end>:

  .global udma_event_handler_end
udma_event_handler_end:
  lw  x8, 0(sp)
1c000776:	4402                	lw	s0,0(sp)
  lw  x9, 4(sp)
1c000778:	4492                	lw	s1,4(sp)
  lw  x10, 8(sp)
1c00077a:	4522                	lw	a0,8(sp)
  lw  x11, 12(sp)
1c00077c:	45b2                	lw	a1,12(sp)
  lw  x12, 16(sp)
1c00077e:	4642                	lw	a2,16(sp)
  add sp, sp, 128
1c000780:	6109                	addi	sp,sp,128
  mret
1c000782:	30200073          	mret

1c000786 <rtc_event_handler>:


rtc_event_handler:
  lw    x11, __rtc_handler
1c000786:	e4000597          	auipc	a1,0xe4000
1c00078a:	c5a5a583          	lw	a1,-934(a1) # 3e0 <__rtc_handler>
  la    x9, udma_event_handler_end
1c00078e:	00000497          	auipc	s1,0x0
1c000792:	fe848493          	addi	s1,s1,-24 # 1c000776 <udma_event_handler_end>
  j   __rt_event_enqueue
1c000796:	c4bff06f          	j	1c0003e0 <__rt_event_enqueue>

1c00079a <__rt_udma_handle_copy>:

  // x9: channel, x10: event, x8,x11,x12:temp
  .global __rt_udma_handle_copy
__rt_udma_handle_copy:

  slli   x8, x10, 2
1c00079a:	00251413          	slli	s0,a0,0x2
  lw     x8, %tiny(__rt_udma_channels)(x8)
1c00079e:	30842403          	lw	s0,776(s0)

  // First update all the queues
  lw     x12, RT_UDMA_CHANNEL_T_PENDINGS_1(x8)
1c0007a2:	4050                	lw	a2,4(s0)
  lw     x11, RT_UDMA_CHANNEL_T_PENDINGS_0(x8)
1c0007a4:	400c                	lw	a1,0(s0)
  lw     x9, RT_UDMA_CHANNEL_T_PENDINGS_FIRST(x8)
1c0007a6:	4404                	lw	s1,8(s0)
  sw     x12, RT_UDMA_CHANNEL_T_PENDINGS_0(x8)
1c0007a8:	c010                	sw	a2,0(s0)


  bnez   x9, __rt_udma_handle_pending
1c0007aa:	e889                	bnez	s1,1c0007bc <__rt_udma_handle_pending>

  sw     x0, RT_UDMA_CHANNEL_T_PENDINGS_1(x8)
1c0007ac:	00042223          	sw	zero,4(s0)
  la     x9, udma_event_handler_end
1c0007b0:	00000497          	auipc	s1,0x0
1c0007b4:	fc648493          	addi	s1,s1,-58 # 1c000776 <udma_event_handler_end>
  j      __rt_event_enqueue
1c0007b8:	c29ff06f          	j	1c0003e0 <__rt_event_enqueue>

1c0007bc <__rt_udma_handle_pending>:




__rt_udma_handle_pending:
  sw     x9, RT_UDMA_CHANNEL_T_PENDINGS_1(x8)
1c0007bc:	c044                	sw	s1,4(s0)
  lw     x11, PI_TASK_T_NEXT(x9)
1c0007be:	4ccc                	lw	a1,28(s1)
  sw     x11, RT_UDMA_CHANNEL_T_PENDINGS_FIRST(x8)
1c0007c0:	c40c                	sw	a1,8(s0)

1c0007c2 <pwm_event_handler>:
#include "archi/eu/eu_v3.h"

  .global pwm_event_handler
  .extern pwmEventsStatus
pwm_event_handler:
  la   x10, pwmEventsStatus
1c0007c2:	e4000517          	auipc	a0,0xe4000
1c0007c6:	be250513          	addi	a0,a0,-1054 # 3a4 <pwmEventsStatus>
  addi  x11, x0, 1
1c0007ca:	00100593          	li	a1,1
  lw   x8, 0(x10)
1c0007ce:	4100                	lw	s0,0(a0)
  p.insertr x8, x11, x9
1c0007d0:	8095a433          	p.insertr	s0,a1,s1
  sw   x8, 0(x10)
1c0007d4:	c100                	sw	s0,0(a0)

  // continue with sw event raising
  li   x9, ARCHI_EU_DEMUX_ADDR + EU_SW_EVENTS_DEMUX_OFFSET + EU_CORE_TRIGG_SW_EVENT + (PLP_RT_NOTIF_EVENT << 2)
1c0007d6:	002044b7          	lui	s1,0x204
1c0007da:	10c48493          	addi	s1,s1,268 # 20410c <__L2+0x18410c>
  li   x10, -1
1c0007de:	557d                	li	a0,-1
  sw   x10, 0(x9)
1c0007e0:	c088                	sw	a0,0(s1)

  j udma_event_handler_end
1c0007e2:	f95ff06f          	j	1c000776 <udma_event_handler_end>

1c0007e6 <__rt_gpio_handler>:
  bnez     x8, __rt_gpio_ff1_loop
#endif

#else
  .extern __pi_gpio_handler
  mv        x11, x8
1c0007e6:	85a2                	mv	a1,s0
  la        x12, __pi_gpio_handler
1c0007e8:	00006617          	auipc	a2,0x6
1c0007ec:	68060613          	addi	a2,a2,1664 # 1c006e68 <__pi_gpio_handler>
  la        x9, __rt_gpio_handler_end
1c0007f0:	00000497          	auipc	s1,0x0
1c0007f4:	00c48493          	addi	s1,s1,12 # 1c0007fc <__rt_gpio_handler_end>
  j         __rt_call_external_c_function
1c0007f8:	cdbff06f          	j	1c0004d2 <__rt_call_external_c_function>

1c0007fc <__rt_gpio_handler_end>:

  mret

#else

  j udma_event_handler_end
1c0007fc:	f7bff06f          	j	1c000776 <udma_event_handler_end>

1c000800 <__udivdi3>:
1c000800:	87b2                	mv	a5,a2
1c000802:	8736                	mv	a4,a3
1c000804:	88aa                	mv	a7,a0
1c000806:	882e                	mv	a6,a1
1c000808:	1e069d63          	bnez	a3,1c000a02 <__udivdi3+0x202>
1c00080c:	1c009337          	lui	t1,0x1c009
1c000810:	95830313          	addi	t1,t1,-1704 # 1c008958 <__clz_tab>
1c000814:	0ac5fd63          	bleu	a2,a1,1c0008ce <__udivdi3+0xce>
1c000818:	6741                	lui	a4,0x10
1c00081a:	0ae67363          	bleu	a4,a2,1c0008c0 <__udivdi3+0xc0>
1c00081e:	0ff00693          	li	a3,255
1c000822:	00c6b6b3          	sltu	a3,a3,a2
1c000826:	068e                	slli	a3,a3,0x3
1c000828:	00d65733          	srl	a4,a2,a3
1c00082c:	933a                	add	t1,t1,a4
1c00082e:	00034703          	lbu	a4,0(t1)
1c000832:	02000313          	li	t1,32
1c000836:	96ba                	add	a3,a3,a4
1c000838:	40d30333          	sub	t1,t1,a3
1c00083c:	00030c63          	beqz	t1,1c000854 <__udivdi3+0x54>
1c000840:	00659733          	sll	a4,a1,t1
1c000844:	00d556b3          	srl	a3,a0,a3
1c000848:	006617b3          	sll	a5,a2,t1
1c00084c:	00e6e833          	or	a6,a3,a4
1c000850:	006518b3          	sll	a7,a0,t1
1c000854:	0107d513          	srli	a0,a5,0x10
1c000858:	02a85733          	divu	a4,a6,a0
1c00085c:	1007d5b3          	p.exthz	a1,a5
1c000860:	0108d693          	srli	a3,a7,0x10
1c000864:	02a87633          	remu	a2,a6,a0
1c000868:	02e58833          	mul	a6,a1,a4
1c00086c:	0642                	slli	a2,a2,0x10
1c00086e:	8ed1                	or	a3,a3,a2
1c000870:	863a                	mv	a2,a4
1c000872:	0106fc63          	bleu	a6,a3,1c00088a <__udivdi3+0x8a>
1c000876:	96be                	add	a3,a3,a5
1c000878:	fff70613          	addi	a2,a4,-1 # ffff <__l1_heap_size+0x1f>
1c00087c:	00f6e763          	bltu	a3,a5,1c00088a <__udivdi3+0x8a>
1c000880:	0106f563          	bleu	a6,a3,1c00088a <__udivdi3+0x8a>
1c000884:	ffe70613          	addi	a2,a4,-2
1c000888:	96be                	add	a3,a3,a5
1c00088a:	410686b3          	sub	a3,a3,a6
1c00088e:	02a6f833          	remu	a6,a3,a0
1c000892:	02a6d6b3          	divu	a3,a3,a0
1c000896:	df0828b3          	p.insert	a7,a6,15,16
1c00089a:	02d58733          	mul	a4,a1,a3
1c00089e:	8536                	mv	a0,a3
1c0008a0:	00e8fb63          	bleu	a4,a7,1c0008b6 <__udivdi3+0xb6>
1c0008a4:	98be                	add	a7,a7,a5
1c0008a6:	fff68513          	addi	a0,a3,-1
1c0008aa:	00f8e663          	bltu	a7,a5,1c0008b6 <__udivdi3+0xb6>
1c0008ae:	00e8f463          	bleu	a4,a7,1c0008b6 <__udivdi3+0xb6>
1c0008b2:	ffe68513          	addi	a0,a3,-2
1c0008b6:	01061793          	slli	a5,a2,0x10
1c0008ba:	8fc9                	or	a5,a5,a0
1c0008bc:	4801                	li	a6,0
1c0008be:	a06d                	j	1c000968 <__udivdi3+0x168>
1c0008c0:	01000737          	lui	a4,0x1000
1c0008c4:	46c1                	li	a3,16
1c0008c6:	f6e661e3          	bltu	a2,a4,1c000828 <__udivdi3+0x28>
1c0008ca:	46e1                	li	a3,24
1c0008cc:	bfb1                	j	1c000828 <__udivdi3+0x28>
1c0008ce:	e601                	bnez	a2,1c0008d6 <__udivdi3+0xd6>
1c0008d0:	4685                	li	a3,1
1c0008d2:	02c6d7b3          	divu	a5,a3,a2
1c0008d6:	66c1                	lui	a3,0x10
1c0008d8:	08d7fb63          	bleu	a3,a5,1c00096e <__udivdi3+0x16e>
1c0008dc:	0ff00693          	li	a3,255
1c0008e0:	00f6f363          	bleu	a5,a3,1c0008e6 <__udivdi3+0xe6>
1c0008e4:	4721                	li	a4,8
1c0008e6:	00e7d6b3          	srl	a3,a5,a4
1c0008ea:	9336                	add	t1,t1,a3
1c0008ec:	00034683          	lbu	a3,0(t1)
1c0008f0:	02000613          	li	a2,32
1c0008f4:	96ba                	add	a3,a3,a4
1c0008f6:	8e15                	sub	a2,a2,a3
1c0008f8:	e251                	bnez	a2,1c00097c <__udivdi3+0x17c>
1c0008fa:	40f58733          	sub	a4,a1,a5
1c0008fe:	4805                	li	a6,1
1c000900:	0107d513          	srli	a0,a5,0x10
1c000904:	1007d5b3          	p.exthz	a1,a5
1c000908:	0108d693          	srli	a3,a7,0x10
1c00090c:	02a77633          	remu	a2,a4,a0
1c000910:	02a75733          	divu	a4,a4,a0
1c000914:	0642                	slli	a2,a2,0x10
1c000916:	8ed1                	or	a3,a3,a2
1c000918:	02e58333          	mul	t1,a1,a4
1c00091c:	863a                	mv	a2,a4
1c00091e:	0066fc63          	bleu	t1,a3,1c000936 <__udivdi3+0x136>
1c000922:	96be                	add	a3,a3,a5
1c000924:	fff70613          	addi	a2,a4,-1 # ffffff <__L2+0xf7ffff>
1c000928:	00f6e763          	bltu	a3,a5,1c000936 <__udivdi3+0x136>
1c00092c:	0066f563          	bleu	t1,a3,1c000936 <__udivdi3+0x136>
1c000930:	ffe70613          	addi	a2,a4,-2
1c000934:	96be                	add	a3,a3,a5
1c000936:	406686b3          	sub	a3,a3,t1
1c00093a:	02a6f333          	remu	t1,a3,a0
1c00093e:	02a6d6b3          	divu	a3,a3,a0
1c000942:	df0328b3          	p.insert	a7,t1,15,16
1c000946:	02d58733          	mul	a4,a1,a3
1c00094a:	8536                	mv	a0,a3
1c00094c:	00e8fb63          	bleu	a4,a7,1c000962 <__udivdi3+0x162>
1c000950:	98be                	add	a7,a7,a5
1c000952:	fff68513          	addi	a0,a3,-1 # ffff <__l1_heap_size+0x1f>
1c000956:	00f8e663          	bltu	a7,a5,1c000962 <__udivdi3+0x162>
1c00095a:	00e8f463          	bleu	a4,a7,1c000962 <__udivdi3+0x162>
1c00095e:	ffe68513          	addi	a0,a3,-2
1c000962:	01061793          	slli	a5,a2,0x10
1c000966:	8fc9                	or	a5,a5,a0
1c000968:	853e                	mv	a0,a5
1c00096a:	85c2                	mv	a1,a6
1c00096c:	8082                	ret
1c00096e:	010006b7          	lui	a3,0x1000
1c000972:	4741                	li	a4,16
1c000974:	f6d7e9e3          	bltu	a5,a3,1c0008e6 <__udivdi3+0xe6>
1c000978:	4761                	li	a4,24
1c00097a:	b7b5                	j	1c0008e6 <__udivdi3+0xe6>
1c00097c:	00c797b3          	sll	a5,a5,a2
1c000980:	00d5d333          	srl	t1,a1,a3
1c000984:	0107de13          	srli	t3,a5,0x10
1c000988:	00c59733          	sll	a4,a1,a2
1c00098c:	00c518b3          	sll	a7,a0,a2
1c000990:	00d555b3          	srl	a1,a0,a3
1c000994:	03c35533          	divu	a0,t1,t3
1c000998:	8dd9                	or	a1,a1,a4
1c00099a:	1007d733          	p.exthz	a4,a5
1c00099e:	0105d693          	srli	a3,a1,0x10
1c0009a2:	03c37633          	remu	a2,t1,t3
1c0009a6:	882a                	mv	a6,a0
1c0009a8:	02a70333          	mul	t1,a4,a0
1c0009ac:	0642                	slli	a2,a2,0x10
1c0009ae:	8ed1                	or	a3,a3,a2
1c0009b0:	0066fc63          	bleu	t1,a3,1c0009c8 <__udivdi3+0x1c8>
1c0009b4:	96be                	add	a3,a3,a5
1c0009b6:	fff50813          	addi	a6,a0,-1
1c0009ba:	00f6e763          	bltu	a3,a5,1c0009c8 <__udivdi3+0x1c8>
1c0009be:	0066f563          	bleu	t1,a3,1c0009c8 <__udivdi3+0x1c8>
1c0009c2:	ffe50813          	addi	a6,a0,-2
1c0009c6:	96be                	add	a3,a3,a5
1c0009c8:	406686b3          	sub	a3,a3,t1
1c0009cc:	03c6f633          	remu	a2,a3,t3
1c0009d0:	03c6d6b3          	divu	a3,a3,t3
1c0009d4:	df0625b3          	p.insert	a1,a2,15,16
1c0009d8:	02d70733          	mul	a4,a4,a3
1c0009dc:	8636                	mv	a2,a3
1c0009de:	00e5fc63          	bleu	a4,a1,1c0009f6 <__udivdi3+0x1f6>
1c0009e2:	95be                	add	a1,a1,a5
1c0009e4:	fff68613          	addi	a2,a3,-1 # ffffff <__L2+0xf7ffff>
1c0009e8:	00f5e763          	bltu	a1,a5,1c0009f6 <__udivdi3+0x1f6>
1c0009ec:	00e5f563          	bleu	a4,a1,1c0009f6 <__udivdi3+0x1f6>
1c0009f0:	ffe68613          	addi	a2,a3,-2
1c0009f4:	95be                	add	a1,a1,a5
1c0009f6:	0842                	slli	a6,a6,0x10
1c0009f8:	40e58733          	sub	a4,a1,a4
1c0009fc:	00c86833          	or	a6,a6,a2
1c000a00:	b701                	j	1c000900 <__udivdi3+0x100>
1c000a02:	12d5ea63          	bltu	a1,a3,1c000b36 <__udivdi3+0x336>
1c000a06:	67c1                	lui	a5,0x10
1c000a08:	02f6fd63          	bleu	a5,a3,1c000a42 <__udivdi3+0x242>
1c000a0c:	0ff00793          	li	a5,255
1c000a10:	00d7b8b3          	sltu	a7,a5,a3
1c000a14:	088e                	slli	a7,a7,0x3
1c000a16:	1c009737          	lui	a4,0x1c009
1c000a1a:	0116d7b3          	srl	a5,a3,a7
1c000a1e:	95870713          	addi	a4,a4,-1704 # 1c008958 <__clz_tab>
1c000a22:	97ba                	add	a5,a5,a4
1c000a24:	0007c783          	lbu	a5,0(a5) # 10000 <__L1Cl>
1c000a28:	02000813          	li	a6,32
1c000a2c:	97c6                	add	a5,a5,a7
1c000a2e:	40f80833          	sub	a6,a6,a5
1c000a32:	00081f63          	bnez	a6,1c000a50 <__udivdi3+0x250>
1c000a36:	4785                	li	a5,1
1c000a38:	f2b6e8e3          	bltu	a3,a1,1c000968 <__udivdi3+0x168>
1c000a3c:	04a637b3          	p.sletu	a5,a2,a0
1c000a40:	b725                	j	1c000968 <__udivdi3+0x168>
1c000a42:	010007b7          	lui	a5,0x1000
1c000a46:	48c1                	li	a7,16
1c000a48:	fcf6e7e3          	bltu	a3,a5,1c000a16 <__udivdi3+0x216>
1c000a4c:	48e1                	li	a7,24
1c000a4e:	b7e1                	j	1c000a16 <__udivdi3+0x216>
1c000a50:	00f658b3          	srl	a7,a2,a5
1c000a54:	010696b3          	sll	a3,a3,a6
1c000a58:	00d8e6b3          	or	a3,a7,a3
1c000a5c:	00f5d333          	srl	t1,a1,a5
1c000a60:	0106de13          	srli	t3,a3,0x10
1c000a64:	00f55733          	srl	a4,a0,a5
1c000a68:	03c377b3          	remu	a5,t1,t3
1c000a6c:	1006d8b3          	p.exthz	a7,a3
1c000a70:	010595b3          	sll	a1,a1,a6
1c000a74:	8f4d                	or	a4,a4,a1
1c000a76:	01075593          	srli	a1,a4,0x10
1c000a7a:	01061633          	sll	a2,a2,a6
1c000a7e:	03c35333          	divu	t1,t1,t3
1c000a82:	07c2                	slli	a5,a5,0x10
1c000a84:	8ddd                	or	a1,a1,a5
1c000a86:	02688eb3          	mul	t4,a7,t1
1c000a8a:	879a                	mv	a5,t1
1c000a8c:	01d5fc63          	bleu	t4,a1,1c000aa4 <__udivdi3+0x2a4>
1c000a90:	95b6                	add	a1,a1,a3
1c000a92:	fff30793          	addi	a5,t1,-1
1c000a96:	00d5e763          	bltu	a1,a3,1c000aa4 <__udivdi3+0x2a4>
1c000a9a:	01d5f563          	bleu	t4,a1,1c000aa4 <__udivdi3+0x2a4>
1c000a9e:	ffe30793          	addi	a5,t1,-2
1c000aa2:	95b6                	add	a1,a1,a3
1c000aa4:	41d585b3          	sub	a1,a1,t4
1c000aa8:	03c5f333          	remu	t1,a1,t3
1c000aac:	03c5d5b3          	divu	a1,a1,t3
1c000ab0:	df032733          	p.insert	a4,t1,15,16
1c000ab4:	02b888b3          	mul	a7,a7,a1
1c000ab8:	832e                	mv	t1,a1
1c000aba:	01177c63          	bleu	a7,a4,1c000ad2 <__udivdi3+0x2d2>
1c000abe:	9736                	add	a4,a4,a3
1c000ac0:	fff58313          	addi	t1,a1,-1
1c000ac4:	00d76763          	bltu	a4,a3,1c000ad2 <__udivdi3+0x2d2>
1c000ac8:	01177563          	bleu	a7,a4,1c000ad2 <__udivdi3+0x2d2>
1c000acc:	ffe58313          	addi	t1,a1,-2
1c000ad0:	9736                	add	a4,a4,a3
1c000ad2:	07c2                	slli	a5,a5,0x10
1c000ad4:	6e41                	lui	t3,0x10
1c000ad6:	0067e7b3          	or	a5,a5,t1
1c000ada:	fffe0593          	addi	a1,t3,-1 # ffff <__l1_heap_size+0x1f>
1c000ade:	00b7f6b3          	and	a3,a5,a1
1c000ae2:	41170733          	sub	a4,a4,a7
1c000ae6:	8df1                	and	a1,a1,a2
1c000ae8:	0107d893          	srli	a7,a5,0x10
1c000aec:	02b68333          	mul	t1,a3,a1
1c000af0:	8241                	srli	a2,a2,0x10
1c000af2:	02b885b3          	mul	a1,a7,a1
1c000af6:	8eae                	mv	t4,a1
1c000af8:	42c68eb3          	p.mac	t4,a3,a2
1c000afc:	01035693          	srli	a3,t1,0x10
1c000b00:	96f6                	add	a3,a3,t4
1c000b02:	02c888b3          	mul	a7,a7,a2
1c000b06:	00b6f363          	bleu	a1,a3,1c000b0c <__udivdi3+0x30c>
1c000b0a:	98f2                	add	a7,a7,t3
1c000b0c:	0106d613          	srli	a2,a3,0x10
1c000b10:	98b2                	add	a7,a7,a2
1c000b12:	03176063          	bltu	a4,a7,1c000b32 <__udivdi3+0x332>
1c000b16:	db1713e3          	bne	a4,a7,1c0008bc <__udivdi3+0xbc>
1c000b1a:	6741                	lui	a4,0x10
1c000b1c:	177d                	addi	a4,a4,-1
1c000b1e:	8ef9                	and	a3,a3,a4
1c000b20:	06c2                	slli	a3,a3,0x10
1c000b22:	00e37333          	and	t1,t1,a4
1c000b26:	01051533          	sll	a0,a0,a6
1c000b2a:	969a                	add	a3,a3,t1
1c000b2c:	4801                	li	a6,0
1c000b2e:	e2d57de3          	bleu	a3,a0,1c000968 <__udivdi3+0x168>
1c000b32:	17fd                	addi	a5,a5,-1
1c000b34:	b361                	j	1c0008bc <__udivdi3+0xbc>
1c000b36:	4801                	li	a6,0
1c000b38:	4781                	li	a5,0
1c000b3a:	b53d                	j	1c000968 <__udivdi3+0x168>

1c000b3c <__umoddi3>:
1c000b3c:	88b2                	mv	a7,a2
1c000b3e:	8736                	mv	a4,a3
1c000b40:	87aa                	mv	a5,a0
1c000b42:	882e                	mv	a6,a1
1c000b44:	1a069963          	bnez	a3,1c000cf6 <__umoddi3+0x1ba>
1c000b48:	1c0096b7          	lui	a3,0x1c009
1c000b4c:	95868693          	addi	a3,a3,-1704 # 1c008958 <__clz_tab>
1c000b50:	0ac5f463          	bleu	a2,a1,1c000bf8 <__umoddi3+0xbc>
1c000b54:	6341                	lui	t1,0x10
1c000b56:	08667a63          	bleu	t1,a2,1c000bea <__umoddi3+0xae>
1c000b5a:	0ff00313          	li	t1,255
1c000b5e:	00c37363          	bleu	a2,t1,1c000b64 <__umoddi3+0x28>
1c000b62:	4721                	li	a4,8
1c000b64:	00e65333          	srl	t1,a2,a4
1c000b68:	969a                	add	a3,a3,t1
1c000b6a:	0006c683          	lbu	a3,0(a3)
1c000b6e:	02000313          	li	t1,32
1c000b72:	9736                	add	a4,a4,a3
1c000b74:	40e30333          	sub	t1,t1,a4
1c000b78:	00030c63          	beqz	t1,1c000b90 <__umoddi3+0x54>
1c000b7c:	006595b3          	sll	a1,a1,t1
1c000b80:	00e55733          	srl	a4,a0,a4
1c000b84:	006618b3          	sll	a7,a2,t1
1c000b88:	00b76833          	or	a6,a4,a1
1c000b8c:	006517b3          	sll	a5,a0,t1
1c000b90:	0108d613          	srli	a2,a7,0x10
1c000b94:	02c87733          	remu	a4,a6,a2
1c000b98:	1008d533          	p.exthz	a0,a7
1c000b9c:	0107d693          	srli	a3,a5,0x10
1c000ba0:	02c85833          	divu	a6,a6,a2
1c000ba4:	0742                	slli	a4,a4,0x10
1c000ba6:	8ed9                	or	a3,a3,a4
1c000ba8:	03050833          	mul	a6,a0,a6
1c000bac:	0106f863          	bleu	a6,a3,1c000bbc <__umoddi3+0x80>
1c000bb0:	96c6                	add	a3,a3,a7
1c000bb2:	0116e563          	bltu	a3,a7,1c000bbc <__umoddi3+0x80>
1c000bb6:	0106f363          	bleu	a6,a3,1c000bbc <__umoddi3+0x80>
1c000bba:	96c6                	add	a3,a3,a7
1c000bbc:	410686b3          	sub	a3,a3,a6
1c000bc0:	02c6f733          	remu	a4,a3,a2
1c000bc4:	02c6d6b3          	divu	a3,a3,a2
1c000bc8:	df0727b3          	p.insert	a5,a4,15,16
1c000bcc:	02d506b3          	mul	a3,a0,a3
1c000bd0:	00d7f863          	bleu	a3,a5,1c000be0 <__umoddi3+0xa4>
1c000bd4:	97c6                	add	a5,a5,a7
1c000bd6:	0117e563          	bltu	a5,a7,1c000be0 <__umoddi3+0xa4>
1c000bda:	00d7f363          	bleu	a3,a5,1c000be0 <__umoddi3+0xa4>
1c000bde:	97c6                	add	a5,a5,a7
1c000be0:	8f95                	sub	a5,a5,a3
1c000be2:	0067d533          	srl	a0,a5,t1
1c000be6:	4581                	li	a1,0
1c000be8:	8082                	ret
1c000bea:	01000337          	lui	t1,0x1000
1c000bee:	4741                	li	a4,16
1c000bf0:	f6666ae3          	bltu	a2,t1,1c000b64 <__umoddi3+0x28>
1c000bf4:	4761                	li	a4,24
1c000bf6:	b7bd                	j	1c000b64 <__umoddi3+0x28>
1c000bf8:	e601                	bnez	a2,1c000c00 <__umoddi3+0xc4>
1c000bfa:	4605                	li	a2,1
1c000bfc:	031658b3          	divu	a7,a2,a7
1c000c00:	6641                	lui	a2,0x10
1c000c02:	06c8ff63          	bleu	a2,a7,1c000c80 <__umoddi3+0x144>
1c000c06:	0ff00613          	li	a2,255
1c000c0a:	01167363          	bleu	a7,a2,1c000c10 <__umoddi3+0xd4>
1c000c0e:	4721                	li	a4,8
1c000c10:	00e8d633          	srl	a2,a7,a4
1c000c14:	96b2                	add	a3,a3,a2
1c000c16:	0006c603          	lbu	a2,0(a3)
1c000c1a:	02000313          	li	t1,32
1c000c1e:	963a                	add	a2,a2,a4
1c000c20:	40c30333          	sub	t1,t1,a2
1c000c24:	06031563          	bnez	t1,1c000c8e <__umoddi3+0x152>
1c000c28:	411585b3          	sub	a1,a1,a7
1c000c2c:	0108d713          	srli	a4,a7,0x10
1c000c30:	1008d533          	p.exthz	a0,a7
1c000c34:	0107d613          	srli	a2,a5,0x10
1c000c38:	02e5f6b3          	remu	a3,a1,a4
1c000c3c:	02e5d5b3          	divu	a1,a1,a4
1c000c40:	06c2                	slli	a3,a3,0x10
1c000c42:	8ed1                	or	a3,a3,a2
1c000c44:	02b505b3          	mul	a1,a0,a1
1c000c48:	00b6f863          	bleu	a1,a3,1c000c58 <__umoddi3+0x11c>
1c000c4c:	96c6                	add	a3,a3,a7
1c000c4e:	0116e563          	bltu	a3,a7,1c000c58 <__umoddi3+0x11c>
1c000c52:	00b6f363          	bleu	a1,a3,1c000c58 <__umoddi3+0x11c>
1c000c56:	96c6                	add	a3,a3,a7
1c000c58:	40b685b3          	sub	a1,a3,a1
1c000c5c:	02e5f6b3          	remu	a3,a1,a4
1c000c60:	02e5d5b3          	divu	a1,a1,a4
1c000c64:	df06a7b3          	p.insert	a5,a3,15,16
1c000c68:	02b505b3          	mul	a1,a0,a1
1c000c6c:	00b7f863          	bleu	a1,a5,1c000c7c <__umoddi3+0x140>
1c000c70:	97c6                	add	a5,a5,a7
1c000c72:	0117e563          	bltu	a5,a7,1c000c7c <__umoddi3+0x140>
1c000c76:	00b7f363          	bleu	a1,a5,1c000c7c <__umoddi3+0x140>
1c000c7a:	97c6                	add	a5,a5,a7
1c000c7c:	8f8d                	sub	a5,a5,a1
1c000c7e:	b795                	j	1c000be2 <__umoddi3+0xa6>
1c000c80:	01000637          	lui	a2,0x1000
1c000c84:	4741                	li	a4,16
1c000c86:	f8c8e5e3          	bltu	a7,a2,1c000c10 <__umoddi3+0xd4>
1c000c8a:	4761                	li	a4,24
1c000c8c:	b751                	j	1c000c10 <__umoddi3+0xd4>
1c000c8e:	006898b3          	sll	a7,a7,t1
1c000c92:	00c5d733          	srl	a4,a1,a2
1c000c96:	006517b3          	sll	a5,a0,t1
1c000c9a:	00c55633          	srl	a2,a0,a2
1c000c9e:	006595b3          	sll	a1,a1,t1
1c000ca2:	0108d513          	srli	a0,a7,0x10
1c000ca6:	8dd1                	or	a1,a1,a2
1c000ca8:	02a77633          	remu	a2,a4,a0
1c000cac:	1008d833          	p.exthz	a6,a7
1c000cb0:	0105d693          	srli	a3,a1,0x10
1c000cb4:	02a75733          	divu	a4,a4,a0
1c000cb8:	0642                	slli	a2,a2,0x10
1c000cba:	8ed1                	or	a3,a3,a2
1c000cbc:	02e80733          	mul	a4,a6,a4
1c000cc0:	00e6f863          	bleu	a4,a3,1c000cd0 <__umoddi3+0x194>
1c000cc4:	96c6                	add	a3,a3,a7
1c000cc6:	0116e563          	bltu	a3,a7,1c000cd0 <__umoddi3+0x194>
1c000cca:	00e6f363          	bleu	a4,a3,1c000cd0 <__umoddi3+0x194>
1c000cce:	96c6                	add	a3,a3,a7
1c000cd0:	8e99                	sub	a3,a3,a4
1c000cd2:	02a6f733          	remu	a4,a3,a0
1c000cd6:	02a6d6b3          	divu	a3,a3,a0
1c000cda:	df0725b3          	p.insert	a1,a4,15,16
1c000cde:	02d806b3          	mul	a3,a6,a3
1c000ce2:	00d5f863          	bleu	a3,a1,1c000cf2 <__umoddi3+0x1b6>
1c000ce6:	95c6                	add	a1,a1,a7
1c000ce8:	0115e563          	bltu	a1,a7,1c000cf2 <__umoddi3+0x1b6>
1c000cec:	00d5f363          	bleu	a3,a1,1c000cf2 <__umoddi3+0x1b6>
1c000cf0:	95c6                	add	a1,a1,a7
1c000cf2:	8d95                	sub	a1,a1,a3
1c000cf4:	bf25                	j	1c000c2c <__umoddi3+0xf0>
1c000cf6:	eed5e9e3          	bltu	a1,a3,1c000be8 <__umoddi3+0xac>
1c000cfa:	6741                	lui	a4,0x10
1c000cfc:	04e6f563          	bleu	a4,a3,1c000d46 <__umoddi3+0x20a>
1c000d00:	0ff00e93          	li	t4,255
1c000d04:	00deb733          	sltu	a4,t4,a3
1c000d08:	070e                	slli	a4,a4,0x3
1c000d0a:	1c009337          	lui	t1,0x1c009
1c000d0e:	00e6d8b3          	srl	a7,a3,a4
1c000d12:	95830313          	addi	t1,t1,-1704 # 1c008958 <__clz_tab>
1c000d16:	989a                	add	a7,a7,t1
1c000d18:	0008ce83          	lbu	t4,0(a7)
1c000d1c:	02000e13          	li	t3,32
1c000d20:	9eba                	add	t4,t4,a4
1c000d22:	41de0e33          	sub	t3,t3,t4
1c000d26:	020e1763          	bnez	t3,1c000d54 <__umoddi3+0x218>
1c000d2a:	00b6e463          	bltu	a3,a1,1c000d32 <__umoddi3+0x1f6>
1c000d2e:	00c56963          	bltu	a0,a2,1c000d40 <__umoddi3+0x204>
1c000d32:	40c507b3          	sub	a5,a0,a2
1c000d36:	8d95                	sub	a1,a1,a3
1c000d38:	00f53533          	sltu	a0,a0,a5
1c000d3c:	40a58833          	sub	a6,a1,a0
1c000d40:	853e                	mv	a0,a5
1c000d42:	85c2                	mv	a1,a6
1c000d44:	b555                	j	1c000be8 <__umoddi3+0xac>
1c000d46:	010008b7          	lui	a7,0x1000
1c000d4a:	4741                	li	a4,16
1c000d4c:	fb16efe3          	bltu	a3,a7,1c000d0a <__umoddi3+0x1ce>
1c000d50:	4761                	li	a4,24
1c000d52:	bf65                	j	1c000d0a <__umoddi3+0x1ce>
1c000d54:	01d65733          	srl	a4,a2,t4
1c000d58:	01c696b3          	sll	a3,a3,t3
1c000d5c:	8ed9                	or	a3,a3,a4
1c000d5e:	01d5d7b3          	srl	a5,a1,t4
1c000d62:	0106d813          	srli	a6,a3,0x10
1c000d66:	0307f333          	remu	t1,a5,a6
1c000d6a:	1006d733          	p.exthz	a4,a3
1c000d6e:	01d558b3          	srl	a7,a0,t4
1c000d72:	01c595b3          	sll	a1,a1,t3
1c000d76:	00b8e5b3          	or	a1,a7,a1
1c000d7a:	0105d893          	srli	a7,a1,0x10
1c000d7e:	01c61633          	sll	a2,a2,t3
1c000d82:	01c51533          	sll	a0,a0,t3
1c000d86:	0307d7b3          	divu	a5,a5,a6
1c000d8a:	0342                	slli	t1,t1,0x10
1c000d8c:	011368b3          	or	a7,t1,a7
1c000d90:	02f70f33          	mul	t5,a4,a5
1c000d94:	833e                	mv	t1,a5
1c000d96:	01e8fc63          	bleu	t5,a7,1c000dae <__umoddi3+0x272>
1c000d9a:	98b6                	add	a7,a7,a3
1c000d9c:	fff78313          	addi	t1,a5,-1 # ffffff <__L2+0xf7ffff>
1c000da0:	00d8e763          	bltu	a7,a3,1c000dae <__umoddi3+0x272>
1c000da4:	01e8f563          	bleu	t5,a7,1c000dae <__umoddi3+0x272>
1c000da8:	ffe78313          	addi	t1,a5,-2
1c000dac:	98b6                	add	a7,a7,a3
1c000dae:	41e888b3          	sub	a7,a7,t5
1c000db2:	0308f7b3          	remu	a5,a7,a6
1c000db6:	0308d8b3          	divu	a7,a7,a6
1c000dba:	df07a5b3          	p.insert	a1,a5,15,16
1c000dbe:	03170733          	mul	a4,a4,a7
1c000dc2:	87c6                	mv	a5,a7
1c000dc4:	00e5fc63          	bleu	a4,a1,1c000ddc <__umoddi3+0x2a0>
1c000dc8:	95b6                	add	a1,a1,a3
1c000dca:	fff88793          	addi	a5,a7,-1 # ffffff <__L2+0xf7ffff>
1c000dce:	00d5e763          	bltu	a1,a3,1c000ddc <__umoddi3+0x2a0>
1c000dd2:	00e5f563          	bleu	a4,a1,1c000ddc <__umoddi3+0x2a0>
1c000dd6:	ffe88793          	addi	a5,a7,-2
1c000dda:	95b6                	add	a1,a1,a3
1c000ddc:	0342                	slli	t1,t1,0x10
1c000dde:	6f41                	lui	t5,0x10
1c000de0:	00f36333          	or	t1,t1,a5
1c000de4:	ffff0793          	addi	a5,t5,-1 # ffff <__l1_heap_size+0x1f>
1c000de8:	00f37833          	and	a6,t1,a5
1c000dec:	01035313          	srli	t1,t1,0x10
1c000df0:	8ff1                	and	a5,a5,a2
1c000df2:	02f808b3          	mul	a7,a6,a5
1c000df6:	8d99                	sub	a1,a1,a4
1c000df8:	01065713          	srli	a4,a2,0x10
1c000dfc:	02f307b3          	mul	a5,t1,a5
1c000e00:	8fbe                	mv	t6,a5
1c000e02:	42e80fb3          	p.mac	t6,a6,a4
1c000e06:	0108d813          	srli	a6,a7,0x10
1c000e0a:	987e                	add	a6,a6,t6
1c000e0c:	02e30333          	mul	t1,t1,a4
1c000e10:	00f87363          	bleu	a5,a6,1c000e16 <__umoddi3+0x2da>
1c000e14:	937a                	add	t1,t1,t5
1c000e16:	01085713          	srli	a4,a6,0x10
1c000e1a:	933a                	add	t1,t1,a4
1c000e1c:	6741                	lui	a4,0x10
1c000e1e:	177d                	addi	a4,a4,-1
1c000e20:	00e87833          	and	a6,a6,a4
1c000e24:	0842                	slli	a6,a6,0x10
1c000e26:	00e8f733          	and	a4,a7,a4
1c000e2a:	9742                	add	a4,a4,a6
1c000e2c:	0065e663          	bltu	a1,t1,1c000e38 <__umoddi3+0x2fc>
1c000e30:	00659d63          	bne	a1,t1,1c000e4a <__umoddi3+0x30e>
1c000e34:	00e57b63          	bleu	a4,a0,1c000e4a <__umoddi3+0x30e>
1c000e38:	40c70633          	sub	a2,a4,a2
1c000e3c:	00c73733          	sltu	a4,a4,a2
1c000e40:	40d30333          	sub	t1,t1,a3
1c000e44:	40e30333          	sub	t1,t1,a4
1c000e48:	8732                	mv	a4,a2
1c000e4a:	40e50733          	sub	a4,a0,a4
1c000e4e:	00e53533          	sltu	a0,a0,a4
1c000e52:	406585b3          	sub	a1,a1,t1
1c000e56:	8d89                	sub	a1,a1,a0
1c000e58:	01d597b3          	sll	a5,a1,t4
1c000e5c:	01c75733          	srl	a4,a4,t3
1c000e60:	00e7e533          	or	a0,a5,a4
1c000e64:	01c5d5b3          	srl	a1,a1,t3
1c000e68:	b341                	j	1c000be8 <__umoddi3+0xac>

1c000e6a <__adddf3>:
1c000e6a:	e6059733          	p.extractu	a4,a1,19,0
1c000e6e:	070e                	slli	a4,a4,0x3
1c000e70:	01d55793          	srli	a5,a0,0x1d
1c000e74:	e6069833          	p.extractu	a6,a3,19,0
1c000e78:	d5459e33          	p.extractu	t3,a1,10,20
1c000e7c:	080e                	slli	a6,a6,0x3
1c000e7e:	01d65893          	srli	a7,a2,0x1d
1c000e82:	8fd9                	or	a5,a5,a4
1c000e84:	81fd                	srli	a1,a1,0x1f
1c000e86:	d5469733          	p.extractu	a4,a3,10,20
1c000e8a:	82fd                	srli	a3,a3,0x1f
1c000e8c:	0108eeb3          	or	t4,a7,a6
1c000e90:	050e                	slli	a0,a0,0x3
1c000e92:	060e                	slli	a2,a2,0x3
1c000e94:	40ee0833          	sub	a6,t3,a4
1c000e98:	2ad59563          	bne	a1,a3,1c001142 <__adddf3+0x2d8>
1c000e9c:	15005463          	blez	a6,1c000fe4 <__adddf3+0x17a>
1c000ea0:	e369                	bnez	a4,1c000f62 <__adddf3+0xf8>
1c000ea2:	00cee733          	or	a4,t4,a2
1c000ea6:	e325                	bnez	a4,1c000f06 <__adddf3+0x9c>
1c000ea8:	7ff00693          	li	a3,2047
1c000eac:	8742                	mv	a4,a6
1c000eae:	22d81d63          	bne	a6,a3,1c0010e8 <__adddf3+0x27e>
1c000eb2:	00a7e6b3          	or	a3,a5,a0
1c000eb6:	22069963          	bnez	a3,1c0010e8 <__adddf3+0x27e>
1c000eba:	4781                	li	a5,0
1c000ebc:	4501                	li	a0,0
1c000ebe:	00879693          	slli	a3,a5,0x8
1c000ec2:	0006d963          	bgez	a3,1c000ed4 <__adddf3+0x6a>
1c000ec6:	0705                	addi	a4,a4,1
1c000ec8:	7ff00693          	li	a3,2047
1c000ecc:	58d70b63          	beq	a4,a3,1c001462 <__adddf3+0x5f8>
1c000ed0:	c177b7b3          	p.bclr	a5,a5,0,23
1c000ed4:	01d79693          	slli	a3,a5,0x1d
1c000ed8:	810d                	srli	a0,a0,0x3
1c000eda:	8d55                	or	a0,a0,a3
1c000edc:	7ff00693          	li	a3,2047
1c000ee0:	838d                	srli	a5,a5,0x3
1c000ee2:	00d71963          	bne	a4,a3,1c000ef4 <__adddf3+0x8a>
1c000ee6:	8d5d                	or	a0,a0,a5
1c000ee8:	4781                	li	a5,0
1c000eea:	c509                	beqz	a0,1c000ef4 <__adddf3+0x8a>
1c000eec:	000807b7          	lui	a5,0x80
1c000ef0:	4501                	li	a0,0
1c000ef2:	4581                	li	a1,0
1c000ef4:	4681                	li	a3,0
1c000ef6:	e607a6b3          	p.insert	a3,a5,19,0
1c000efa:	d54726b3          	p.insert	a3,a4,10,20
1c000efe:	c1f5a6b3          	p.insert	a3,a1,0,31
1c000f02:	85b6                	mv	a1,a3
1c000f04:	8082                	ret
1c000f06:	fff80893          	addi	a7,a6,-1
1c000f0a:	04089163          	bnez	a7,1c000f4c <__adddf3+0xe2>
1c000f0e:	962a                	add	a2,a2,a0
1c000f10:	00a63533          	sltu	a0,a2,a0
1c000f14:	01d78833          	add	a6,a5,t4
1c000f18:	00a807b3          	add	a5,a6,a0
1c000f1c:	4705                	li	a4,1
1c000f1e:	8532                	mv	a0,a2
1c000f20:	00879893          	slli	a7,a5,0x8
1c000f24:	1c08d263          	bgez	a7,1c0010e8 <__adddf3+0x27e>
1c000f28:	0705                	addi	a4,a4,1
1c000f2a:	7ff00693          	li	a3,2047
1c000f2e:	f8d706e3          	beq	a4,a3,1c000eba <__adddf3+0x50>
1c000f32:	c177b633          	p.bclr	a2,a5,0,23
1c000f36:	00155693          	srli	a3,a0,0x1
1c000f3a:	fc153533          	p.bclr	a0,a0,30,1
1c000f3e:	01f61793          	slli	a5,a2,0x1f
1c000f42:	8d55                	or	a0,a0,a3
1c000f44:	8d5d                	or	a0,a0,a5
1c000f46:	00165793          	srli	a5,a2,0x1
1c000f4a:	aa79                	j	1c0010e8 <__adddf3+0x27e>
1c000f4c:	7ff00713          	li	a4,2047
1c000f50:	02e81063          	bne	a6,a4,1c000f70 <__adddf3+0x106>
1c000f54:	00a7e733          	or	a4,a5,a0
1c000f58:	4e070563          	beqz	a4,1c001442 <__adddf3+0x5d8>
1c000f5c:	7ff00713          	li	a4,2047
1c000f60:	a261                	j	1c0010e8 <__adddf3+0x27e>
1c000f62:	7ff00713          	li	a4,2047
1c000f66:	feee07e3          	beq	t3,a4,1c000f54 <__adddf3+0xea>
1c000f6a:	c17eceb3          	p.bset	t4,t4,0,23
1c000f6e:	88c2                	mv	a7,a6
1c000f70:	03800713          	li	a4,56
1c000f74:	07174363          	blt	a4,a7,1c000fda <__adddf3+0x170>
1c000f78:	477d                	li	a4,31
1c000f7a:	03174c63          	blt	a4,a7,1c000fb2 <__adddf3+0x148>
1c000f7e:	02000713          	li	a4,32
1c000f82:	41170733          	sub	a4,a4,a7
1c000f86:	011656b3          	srl	a3,a2,a7
1c000f8a:	00ee9833          	sll	a6,t4,a4
1c000f8e:	00e61633          	sll	a2,a2,a4
1c000f92:	00d86833          	or	a6,a6,a3
1c000f96:	00c03633          	snez	a2,a2
1c000f9a:	00c86833          	or	a6,a6,a2
1c000f9e:	011ed8b3          	srl	a7,t4,a7
1c000fa2:	982a                	add	a6,a6,a0
1c000fa4:	98be                	add	a7,a7,a5
1c000fa6:	00a837b3          	sltu	a5,a6,a0
1c000faa:	97c6                	add	a5,a5,a7
1c000fac:	8542                	mv	a0,a6
1c000fae:	8772                	mv	a4,t3
1c000fb0:	bf85                	j	1c000f20 <__adddf3+0xb6>
1c000fb2:	02000713          	li	a4,32
1c000fb6:	011ed833          	srl	a6,t4,a7
1c000fba:	4681                	li	a3,0
1c000fbc:	00e88863          	beq	a7,a4,1c000fcc <__adddf3+0x162>
1c000fc0:	04000693          	li	a3,64
1c000fc4:	411688b3          	sub	a7,a3,a7
1c000fc8:	011e96b3          	sll	a3,t4,a7
1c000fcc:	8e55                	or	a2,a2,a3
1c000fce:	00c03633          	snez	a2,a2
1c000fd2:	00c86833          	or	a6,a6,a2
1c000fd6:	4881                	li	a7,0
1c000fd8:	b7e9                	j	1c000fa2 <__adddf3+0x138>
1c000fda:	00cee833          	or	a6,t4,a2
1c000fde:	01003833          	snez	a6,a6
1c000fe2:	bfd5                	j	1c000fd6 <__adddf3+0x16c>
1c000fe4:	0c080263          	beqz	a6,1c0010a8 <__adddf3+0x23e>
1c000fe8:	060e1f63          	bnez	t3,1c001066 <__adddf3+0x1fc>
1c000fec:	00a7e6b3          	or	a3,a5,a0
1c000ff0:	ee89                	bnez	a3,1c00100a <__adddf3+0x1a0>
1c000ff2:	7ff00793          	li	a5,2047
1c000ff6:	00f71763          	bne	a4,a5,1c001004 <__adddf3+0x19a>
1c000ffa:	00cee533          	or	a0,t4,a2
1c000ffe:	4781                	li	a5,0
1c001000:	ea050fe3          	beqz	a0,1c000ebe <__adddf3+0x54>
1c001004:	87f6                	mv	a5,t4
1c001006:	8532                	mv	a0,a2
1c001008:	a0c5                	j	1c0010e8 <__adddf3+0x27e>
1c00100a:	01f83a63          	p.bneimm	a6,-1,1c00101e <__adddf3+0x1b4>
1c00100e:	9532                	add	a0,a0,a2
1c001010:	01d78833          	add	a6,a5,t4
1c001014:	00c53633          	sltu	a2,a0,a2
1c001018:	00c807b3          	add	a5,a6,a2
1c00101c:	b711                	j	1c000f20 <__adddf3+0xb6>
1c00101e:	7ff00693          	li	a3,2047
1c001022:	fff84813          	not	a6,a6
1c001026:	fcd70ae3          	beq	a4,a3,1c000ffa <__adddf3+0x190>
1c00102a:	03800693          	li	a3,56
1c00102e:	0706c963          	blt	a3,a6,1c0010a0 <__adddf3+0x236>
1c001032:	46fd                	li	a3,31
1c001034:	0506c263          	blt	a3,a6,1c001078 <__adddf3+0x20e>
1c001038:	02000893          	li	a7,32
1c00103c:	410888b3          	sub	a7,a7,a6
1c001040:	01055333          	srl	t1,a0,a6
1c001044:	011796b3          	sll	a3,a5,a7
1c001048:	01151533          	sll	a0,a0,a7
1c00104c:	0066e6b3          	or	a3,a3,t1
1c001050:	00a03533          	snez	a0,a0
1c001054:	8d55                	or	a0,a0,a3
1c001056:	0107d833          	srl	a6,a5,a6
1c00105a:	9532                	add	a0,a0,a2
1c00105c:	9876                	add	a6,a6,t4
1c00105e:	00c537b3          	sltu	a5,a0,a2
1c001062:	97c2                	add	a5,a5,a6
1c001064:	bd75                	j	1c000f20 <__adddf3+0xb6>
1c001066:	7ff00693          	li	a3,2047
1c00106a:	f8d708e3          	beq	a4,a3,1c000ffa <__adddf3+0x190>
1c00106e:	41000833          	neg	a6,a6
1c001072:	c177c7b3          	p.bset	a5,a5,0,23
1c001076:	bf55                	j	1c00102a <__adddf3+0x1c0>
1c001078:	02000313          	li	t1,32
1c00107c:	0107d6b3          	srl	a3,a5,a6
1c001080:	4881                	li	a7,0
1c001082:	00680863          	beq	a6,t1,1c001092 <__adddf3+0x228>
1c001086:	04000893          	li	a7,64
1c00108a:	41088833          	sub	a6,a7,a6
1c00108e:	010798b3          	sll	a7,a5,a6
1c001092:	00a8e533          	or	a0,a7,a0
1c001096:	00a03533          	snez	a0,a0
1c00109a:	8d55                	or	a0,a0,a3
1c00109c:	4801                	li	a6,0
1c00109e:	bf75                	j	1c00105a <__adddf3+0x1f0>
1c0010a0:	8d5d                	or	a0,a0,a5
1c0010a2:	00a03533          	snez	a0,a0
1c0010a6:	bfdd                	j	1c00109c <__adddf3+0x232>
1c0010a8:	001e0713          	addi	a4,t3,1
1c0010ac:	e8b73833          	p.bclr	a6,a4,20,11
1c0010b0:	4685                	li	a3,1
1c0010b2:	0706c763          	blt	a3,a6,1c001120 <__adddf3+0x2b6>
1c0010b6:	00a7e733          	or	a4,a5,a0
1c0010ba:	040e1663          	bnez	t3,1c001106 <__adddf3+0x29c>
1c0010be:	36070c63          	beqz	a4,1c001436 <__adddf3+0x5cc>
1c0010c2:	00cee6b3          	or	a3,t4,a2
1c0010c6:	4701                	li	a4,0
1c0010c8:	c285                	beqz	a3,1c0010e8 <__adddf3+0x27e>
1c0010ca:	962a                	add	a2,a2,a0
1c0010cc:	00a63533          	sltu	a0,a2,a0
1c0010d0:	01d78833          	add	a6,a5,t4
1c0010d4:	00a807b3          	add	a5,a6,a0
1c0010d8:	00879693          	slli	a3,a5,0x8
1c0010dc:	8532                	mv	a0,a2
1c0010de:	0006d563          	bgez	a3,1c0010e8 <__adddf3+0x27e>
1c0010e2:	c177b7b3          	p.bclr	a5,a5,0,23
1c0010e6:	4705                	li	a4,1
1c0010e8:	f83536b3          	p.bclr	a3,a0,28,3
1c0010ec:	dc0689e3          	beqz	a3,1c000ebe <__adddf3+0x54>
1c0010f0:	f64536b3          	p.bclr	a3,a0,27,4
1c0010f4:	dc46a5e3          	p.beqimm	a3,4,1c000ebe <__adddf3+0x54>
1c0010f8:	00450693          	addi	a3,a0,4
1c0010fc:	00a6b533          	sltu	a0,a3,a0
1c001100:	97aa                	add	a5,a5,a0
1c001102:	8536                	mv	a0,a3
1c001104:	bb6d                	j	1c000ebe <__adddf3+0x54>
1c001106:	32070b63          	beqz	a4,1c00143c <__adddf3+0x5d2>
1c00110a:	00cee833          	or	a6,t4,a2
1c00110e:	e40807e3          	beqz	a6,1c000f5c <__adddf3+0xf2>
1c001112:	004007b7          	lui	a5,0x400
1c001116:	4501                	li	a0,0
1c001118:	7ff00713          	li	a4,2047
1c00111c:	4581                	li	a1,0
1c00111e:	b345                	j	1c000ebe <__adddf3+0x54>
1c001120:	7ff00693          	li	a3,2047
1c001124:	d8d70be3          	beq	a4,a3,1c000eba <__adddf3+0x50>
1c001128:	962a                	add	a2,a2,a0
1c00112a:	01d78833          	add	a6,a5,t4
1c00112e:	00a637b3          	sltu	a5,a2,a0
1c001132:	983e                	add	a6,a6,a5
1c001134:	01f81513          	slli	a0,a6,0x1f
1c001138:	8205                	srli	a2,a2,0x1
1c00113a:	8d51                	or	a0,a0,a2
1c00113c:	00185793          	srli	a5,a6,0x1
1c001140:	b765                	j	1c0010e8 <__adddf3+0x27e>
1c001142:	0d005563          	blez	a6,1c00120c <__adddf3+0x3a2>
1c001146:	e351                	bnez	a4,1c0011ca <__adddf3+0x360>
1c001148:	00cee733          	or	a4,t4,a2
1c00114c:	d4070ee3          	beqz	a4,1c000ea8 <__adddf3+0x3e>
1c001150:	fff80693          	addi	a3,a6,-1
1c001154:	e685                	bnez	a3,1c00117c <__adddf3+0x312>
1c001156:	40c50633          	sub	a2,a0,a2
1c00115a:	00c53533          	sltu	a0,a0,a2
1c00115e:	41d78833          	sub	a6,a5,t4
1c001162:	40a807b3          	sub	a5,a6,a0
1c001166:	4705                	li	a4,1
1c001168:	8532                	mv	a0,a2
1c00116a:	00879893          	slli	a7,a5,0x8
1c00116e:	f608dde3          	bgez	a7,1c0010e8 <__adddf3+0x27e>
1c001172:	d177b333          	p.bclr	t1,a5,8,23
1c001176:	8f2a                	mv	t5,a0
1c001178:	8e3a                	mv	t3,a4
1c00117a:	a411                	j	1c00137e <__adddf3+0x514>
1c00117c:	7ff00713          	li	a4,2047
1c001180:	dce80ae3          	beq	a6,a4,1c000f54 <__adddf3+0xea>
1c001184:	03800713          	li	a4,56
1c001188:	06d74d63          	blt	a4,a3,1c001202 <__adddf3+0x398>
1c00118c:	477d                	li	a4,31
1c00118e:	04d74663          	blt	a4,a3,1c0011da <__adddf3+0x370>
1c001192:	02000713          	li	a4,32
1c001196:	8f15                	sub	a4,a4,a3
1c001198:	00d658b3          	srl	a7,a2,a3
1c00119c:	00ee9833          	sll	a6,t4,a4
1c0011a0:	00e61633          	sll	a2,a2,a4
1c0011a4:	01186833          	or	a6,a6,a7
1c0011a8:	00c03633          	snez	a2,a2
1c0011ac:	00c86833          	or	a6,a6,a2
1c0011b0:	00ded6b3          	srl	a3,t4,a3
1c0011b4:	41050833          	sub	a6,a0,a6
1c0011b8:	40d786b3          	sub	a3,a5,a3
1c0011bc:	010537b3          	sltu	a5,a0,a6
1c0011c0:	40f687b3          	sub	a5,a3,a5
1c0011c4:	8542                	mv	a0,a6
1c0011c6:	8772                	mv	a4,t3
1c0011c8:	b74d                	j	1c00116a <__adddf3+0x300>
1c0011ca:	7ff00713          	li	a4,2047
1c0011ce:	d8ee03e3          	beq	t3,a4,1c000f54 <__adddf3+0xea>
1c0011d2:	c17eceb3          	p.bset	t4,t4,0,23
1c0011d6:	86c2                	mv	a3,a6
1c0011d8:	b775                	j	1c001184 <__adddf3+0x31a>
1c0011da:	02000893          	li	a7,32
1c0011de:	00ded833          	srl	a6,t4,a3
1c0011e2:	4701                	li	a4,0
1c0011e4:	01168863          	beq	a3,a7,1c0011f4 <__adddf3+0x38a>
1c0011e8:	04000713          	li	a4,64
1c0011ec:	40d706b3          	sub	a3,a4,a3
1c0011f0:	00de9733          	sll	a4,t4,a3
1c0011f4:	8e59                	or	a2,a2,a4
1c0011f6:	00c03633          	snez	a2,a2
1c0011fa:	00c86833          	or	a6,a6,a2
1c0011fe:	4681                	li	a3,0
1c001200:	bf55                	j	1c0011b4 <__adddf3+0x34a>
1c001202:	00cee833          	or	a6,t4,a2
1c001206:	01003833          	snez	a6,a6
1c00120a:	bfd5                	j	1c0011fe <__adddf3+0x394>
1c00120c:	0c080663          	beqz	a6,1c0012d8 <__adddf3+0x46e>
1c001210:	080e1363          	bnez	t3,1c001296 <__adddf3+0x42c>
1c001214:	00a7e5b3          	or	a1,a5,a0
1c001218:	ed81                	bnez	a1,1c001230 <__adddf3+0x3c6>
1c00121a:	7ff00793          	li	a5,2047
1c00121e:	00f71663          	bne	a4,a5,1c00122a <__adddf3+0x3c0>
1c001222:	00cee533          	or	a0,t4,a2
1c001226:	22050363          	beqz	a0,1c00144c <__adddf3+0x5e2>
1c00122a:	87f6                	mv	a5,t4
1c00122c:	8532                	mv	a0,a2
1c00122e:	a8c9                	j	1c001300 <__adddf3+0x496>
1c001230:	01f83c63          	p.bneimm	a6,-1,1c001248 <__adddf3+0x3de>
1c001234:	40a60533          	sub	a0,a2,a0
1c001238:	40fe8833          	sub	a6,t4,a5
1c00123c:	00a63633          	sltu	a2,a2,a0
1c001240:	40c807b3          	sub	a5,a6,a2
1c001244:	85b6                	mv	a1,a3
1c001246:	b715                	j	1c00116a <__adddf3+0x300>
1c001248:	7ff00593          	li	a1,2047
1c00124c:	fff84813          	not	a6,a6
1c001250:	fcb709e3          	beq	a4,a1,1c001222 <__adddf3+0x3b8>
1c001254:	03800593          	li	a1,56
1c001258:	0705cc63          	blt	a1,a6,1c0012d0 <__adddf3+0x466>
1c00125c:	45fd                	li	a1,31
1c00125e:	0505c563          	blt	a1,a6,1c0012a8 <__adddf3+0x43e>
1c001262:	02000893          	li	a7,32
1c001266:	410888b3          	sub	a7,a7,a6
1c00126a:	01055333          	srl	t1,a0,a6
1c00126e:	011795b3          	sll	a1,a5,a7
1c001272:	01151533          	sll	a0,a0,a7
1c001276:	0065e5b3          	or	a1,a1,t1
1c00127a:	00a03533          	snez	a0,a0
1c00127e:	8d4d                	or	a0,a0,a1
1c001280:	0107d833          	srl	a6,a5,a6
1c001284:	40a60533          	sub	a0,a2,a0
1c001288:	410e8833          	sub	a6,t4,a6
1c00128c:	00a637b3          	sltu	a5,a2,a0
1c001290:	40f807b3          	sub	a5,a6,a5
1c001294:	bf45                	j	1c001244 <__adddf3+0x3da>
1c001296:	7ff00593          	li	a1,2047
1c00129a:	f8b704e3          	beq	a4,a1,1c001222 <__adddf3+0x3b8>
1c00129e:	41000833          	neg	a6,a6
1c0012a2:	c177c7b3          	p.bset	a5,a5,0,23
1c0012a6:	b77d                	j	1c001254 <__adddf3+0x3ea>
1c0012a8:	02000313          	li	t1,32
1c0012ac:	0107d5b3          	srl	a1,a5,a6
1c0012b0:	4881                	li	a7,0
1c0012b2:	00680863          	beq	a6,t1,1c0012c2 <__adddf3+0x458>
1c0012b6:	04000893          	li	a7,64
1c0012ba:	41088833          	sub	a6,a7,a6
1c0012be:	010798b3          	sll	a7,a5,a6
1c0012c2:	00a8e533          	or	a0,a7,a0
1c0012c6:	00a03533          	snez	a0,a0
1c0012ca:	8d4d                	or	a0,a0,a1
1c0012cc:	4801                	li	a6,0
1c0012ce:	bf5d                	j	1c001284 <__adddf3+0x41a>
1c0012d0:	8d5d                	or	a0,a0,a5
1c0012d2:	00a03533          	snez	a0,a0
1c0012d6:	bfdd                	j	1c0012cc <__adddf3+0x462>
1c0012d8:	001e0713          	addi	a4,t3,1
1c0012dc:	e8b73733          	p.bclr	a4,a4,20,11
1c0012e0:	4805                	li	a6,1
1c0012e2:	06e84963          	blt	a6,a4,1c001354 <__adddf3+0x4ea>
1c0012e6:	00a7e833          	or	a6,a5,a0
1c0012ea:	00cee733          	or	a4,t4,a2
1c0012ee:	040e1863          	bnez	t3,1c00133e <__adddf3+0x4d4>
1c0012f2:	00081963          	bnez	a6,1c001304 <__adddf3+0x49a>
1c0012f6:	14070e63          	beqz	a4,1c001452 <__adddf3+0x5e8>
1c0012fa:	87f6                	mv	a5,t4
1c0012fc:	8532                	mv	a0,a2
1c0012fe:	4701                	li	a4,0
1c001300:	85b6                	mv	a1,a3
1c001302:	b3dd                	j	1c0010e8 <__adddf3+0x27e>
1c001304:	cb1d                	beqz	a4,1c00133a <__adddf3+0x4d0>
1c001306:	40c50833          	sub	a6,a0,a2
1c00130a:	010538b3          	sltu	a7,a0,a6
1c00130e:	41d78733          	sub	a4,a5,t4
1c001312:	41170733          	sub	a4,a4,a7
1c001316:	00871893          	slli	a7,a4,0x8
1c00131a:	0008db63          	bgez	a7,1c001330 <__adddf3+0x4c6>
1c00131e:	40a60533          	sub	a0,a2,a0
1c001322:	40fe8833          	sub	a6,t4,a5
1c001326:	00a63633          	sltu	a2,a2,a0
1c00132a:	40c807b3          	sub	a5,a6,a2
1c00132e:	bfc1                	j	1c0012fe <__adddf3+0x494>
1c001330:	00e86533          	or	a0,a6,a4
1c001334:	c94d                	beqz	a0,1c0013e6 <__adddf3+0x57c>
1c001336:	87ba                	mv	a5,a4
1c001338:	8542                	mv	a0,a6
1c00133a:	4701                	li	a4,0
1c00133c:	b375                	j	1c0010e8 <__adddf3+0x27e>
1c00133e:	00081863          	bnez	a6,1c00134e <__adddf3+0x4e4>
1c001342:	10070c63          	beqz	a4,1c00145a <__adddf3+0x5f0>
1c001346:	87f6                	mv	a5,t4
1c001348:	8532                	mv	a0,a2
1c00134a:	85b6                	mv	a1,a3
1c00134c:	b901                	j	1c000f5c <__adddf3+0xf2>
1c00134e:	c00707e3          	beqz	a4,1c000f5c <__adddf3+0xf2>
1c001352:	b3c1                	j	1c001112 <__adddf3+0x2a8>
1c001354:	40c50f33          	sub	t5,a0,a2
1c001358:	41d78333          	sub	t1,a5,t4
1c00135c:	01e53833          	sltu	a6,a0,t5
1c001360:	41030333          	sub	t1,t1,a6
1c001364:	00831713          	slli	a4,t1,0x8
1c001368:	06075c63          	bgez	a4,1c0013e0 <__adddf3+0x576>
1c00136c:	40a60f33          	sub	t5,a2,a0
1c001370:	40fe8833          	sub	a6,t4,a5
1c001374:	01e637b3          	sltu	a5,a2,t5
1c001378:	40f80333          	sub	t1,a6,a5
1c00137c:	85b6                	mv	a1,a3
1c00137e:	06030663          	beqz	t1,1c0013ea <__adddf3+0x580>
1c001382:	100316b3          	p.fl1	a3,t1
1c001386:	47fd                	li	a5,31
1c001388:	40d786b3          	sub	a3,a5,a3
1c00138c:	ff868713          	addi	a4,a3,-8
1c001390:	47fd                	li	a5,31
1c001392:	06e7c463          	blt	a5,a4,1c0013fa <__adddf3+0x590>
1c001396:	02000793          	li	a5,32
1c00139a:	8f99                	sub	a5,a5,a4
1c00139c:	00e31333          	sll	t1,t1,a4
1c0013a0:	00ff57b3          	srl	a5,t5,a5
1c0013a4:	0067e7b3          	or	a5,a5,t1
1c0013a8:	00ef1533          	sll	a0,t5,a4
1c0013ac:	09c74063          	blt	a4,t3,1c00142c <__adddf3+0x5c2>
1c0013b0:	41c70733          	sub	a4,a4,t3
1c0013b4:	00170613          	addi	a2,a4,1 # 10001 <__L1Cl+0x1>
1c0013b8:	46fd                	li	a3,31
1c0013ba:	04c6c663          	blt	a3,a2,1c001406 <__adddf3+0x59c>
1c0013be:	02000713          	li	a4,32
1c0013c2:	8f11                	sub	a4,a4,a2
1c0013c4:	00e796b3          	sll	a3,a5,a4
1c0013c8:	00c55833          	srl	a6,a0,a2
1c0013cc:	00e51533          	sll	a0,a0,a4
1c0013d0:	0106e6b3          	or	a3,a3,a6
1c0013d4:	00a03533          	snez	a0,a0
1c0013d8:	8d55                	or	a0,a0,a3
1c0013da:	00c7d7b3          	srl	a5,a5,a2
1c0013de:	bfb1                	j	1c00133a <__adddf3+0x4d0>
1c0013e0:	006f6533          	or	a0,t5,t1
1c0013e4:	fd49                	bnez	a0,1c00137e <__adddf3+0x514>
1c0013e6:	4781                	li	a5,0
1c0013e8:	a0bd                	j	1c001456 <__adddf3+0x5ec>
1c0013ea:	100f16b3          	p.fl1	a3,t5
1c0013ee:	47fd                	li	a5,31
1c0013f0:	40d786b3          	sub	a3,a5,a3
1c0013f4:	02068693          	addi	a3,a3,32
1c0013f8:	bf51                	j	1c00138c <__adddf3+0x522>
1c0013fa:	fd868793          	addi	a5,a3,-40
1c0013fe:	00ff17b3          	sll	a5,t5,a5
1c001402:	4501                	li	a0,0
1c001404:	b765                	j	1c0013ac <__adddf3+0x542>
1c001406:	1705                	addi	a4,a4,-31
1c001408:	02000813          	li	a6,32
1c00140c:	00e7d733          	srl	a4,a5,a4
1c001410:	4681                	li	a3,0
1c001412:	01060763          	beq	a2,a6,1c001420 <__adddf3+0x5b6>
1c001416:	04000693          	li	a3,64
1c00141a:	8e91                	sub	a3,a3,a2
1c00141c:	00d796b3          	sll	a3,a5,a3
1c001420:	8d55                	or	a0,a0,a3
1c001422:	00a03533          	snez	a0,a0
1c001426:	8d59                	or	a0,a0,a4
1c001428:	4781                	li	a5,0
1c00142a:	bf01                	j	1c00133a <__adddf3+0x4d0>
1c00142c:	40ee0733          	sub	a4,t3,a4
1c001430:	c177b7b3          	p.bclr	a5,a5,0,23
1c001434:	b955                	j	1c0010e8 <__adddf3+0x27e>
1c001436:	87f6                	mv	a5,t4
1c001438:	8532                	mv	a0,a2
1c00143a:	b701                	j	1c00133a <__adddf3+0x4d0>
1c00143c:	87f6                	mv	a5,t4
1c00143e:	8532                	mv	a0,a2
1c001440:	be31                	j	1c000f5c <__adddf3+0xf2>
1c001442:	4781                	li	a5,0
1c001444:	4501                	li	a0,0
1c001446:	7ff00713          	li	a4,2047
1c00144a:	bc95                	j	1c000ebe <__adddf3+0x54>
1c00144c:	4781                	li	a5,0
1c00144e:	85b6                	mv	a1,a3
1c001450:	b4bd                	j	1c000ebe <__adddf3+0x54>
1c001452:	4781                	li	a5,0
1c001454:	4501                	li	a0,0
1c001456:	4701                	li	a4,0
1c001458:	b1d1                	j	1c00111c <__adddf3+0x2b2>
1c00145a:	4501                	li	a0,0
1c00145c:	004007b7          	lui	a5,0x400
1c001460:	b965                	j	1c001118 <__adddf3+0x2ae>
1c001462:	4781                	li	a5,0
1c001464:	4501                	li	a0,0
1c001466:	b4bd                	j	1c000ed4 <__adddf3+0x6a>

1c001468 <__gedf2>:
1c001468:	87aa                	mv	a5,a0
1c00146a:	8eaa                	mv	t4,a0
1c00146c:	d5459833          	p.extractu	a6,a1,10,20
1c001470:	7ff00513          	li	a0,2047
1c001474:	e6059733          	p.extractu	a4,a1,19,0
1c001478:	e6069333          	p.extractu	t1,a3,19,0
1c00147c:	d54698b3          	p.extractu	a7,a3,10,20
1c001480:	81fd                	srli	a1,a1,0x1f
1c001482:	8f32                	mv	t5,a2
1c001484:	82fd                	srli	a3,a3,0x1f
1c001486:	00a81863          	bne	a6,a0,1c001496 <__gedf2+0x2e>
1c00148a:	00f76e33          	or	t3,a4,a5
1c00148e:	5579                	li	a0,-2
1c001490:	060e0663          	beqz	t3,1c0014fc <__gedf2+0x94>
1c001494:	8082                	ret
1c001496:	00a89763          	bne	a7,a0,1c0014a4 <__gedf2+0x3c>
1c00149a:	00c36633          	or	a2,t1,a2
1c00149e:	5579                	li	a0,-2
1c0014a0:	c625                	beqz	a2,1c001508 <__gedf2+0xa0>
1c0014a2:	8082                	ret
1c0014a4:	04081e63          	bnez	a6,1c001500 <__gedf2+0x98>
1c0014a8:	00f76533          	or	a0,a4,a5
1c0014ac:	00153513          	seqz	a0,a0
1c0014b0:	00089563          	bnez	a7,1c0014ba <__gedf2+0x52>
1c0014b4:	00c36633          	or	a2,t1,a2
1c0014b8:	c221                	beqz	a2,1c0014f8 <__gedf2+0x90>
1c0014ba:	e511                	bnez	a0,1c0014c6 <__gedf2+0x5e>
1c0014bc:	00d58863          	beq	a1,a3,1c0014cc <__gedf2+0x64>
1c0014c0:	4505                	li	a0,1
1c0014c2:	e199                	bnez	a1,1c0014c8 <__gedf2+0x60>
1c0014c4:	8082                	ret
1c0014c6:	fefd                	bnez	a3,1c0014c4 <__gedf2+0x5c>
1c0014c8:	557d                	li	a0,-1
1c0014ca:	8082                	ret
1c0014cc:	ff08cae3          	blt	a7,a6,1c0014c0 <__gedf2+0x58>
1c0014d0:	01185663          	ble	a7,a6,1c0014dc <__gedf2+0x74>
1c0014d4:	557d                	li	a0,-1
1c0014d6:	d5fd                	beqz	a1,1c0014c4 <__gedf2+0x5c>
1c0014d8:	4505                	li	a0,1
1c0014da:	8082                	ret
1c0014dc:	fee362e3          	bltu	t1,a4,1c0014c0 <__gedf2+0x58>
1c0014e0:	00671863          	bne	a4,t1,1c0014f0 <__gedf2+0x88>
1c0014e4:	fddf6ee3          	bltu	t5,t4,1c0014c0 <__gedf2+0x58>
1c0014e8:	4501                	li	a0,0
1c0014ea:	ffeee5e3          	bltu	t4,t5,1c0014d4 <__gedf2+0x6c>
1c0014ee:	bfd9                	j	1c0014c4 <__gedf2+0x5c>
1c0014f0:	fe6762e3          	bltu	a4,t1,1c0014d4 <__gedf2+0x6c>
1c0014f4:	4501                	li	a0,0
1c0014f6:	8082                	ret
1c0014f8:	fd75                	bnez	a0,1c0014f4 <__gedf2+0x8c>
1c0014fa:	b7d9                	j	1c0014c0 <__gedf2+0x58>
1c0014fc:	f9088fe3          	beq	a7,a6,1c00149a <__gedf2+0x32>
1c001500:	4501                	li	a0,0
1c001502:	fa0889e3          	beqz	a7,1c0014b4 <__gedf2+0x4c>
1c001506:	bf5d                	j	1c0014bc <__gedf2+0x54>
1c001508:	fa081ae3          	bnez	a6,1c0014bc <__gedf2+0x54>
1c00150c:	00f76533          	or	a0,a4,a5
1c001510:	00153513          	seqz	a0,a0
1c001514:	b75d                	j	1c0014ba <__gedf2+0x52>

1c001516 <__subdf3>:
1c001516:	e6059733          	p.extractu	a4,a1,19,0
1c00151a:	e6069833          	p.extractu	a6,a3,19,0
1c00151e:	070e                	slli	a4,a4,0x3
1c001520:	01d55793          	srli	a5,a0,0x1d
1c001524:	080e                	slli	a6,a6,0x3
1c001526:	01d65893          	srli	a7,a2,0x1d
1c00152a:	8fd9                	or	a5,a5,a4
1c00152c:	0108eeb3          	or	t4,a7,a6
1c001530:	d5469733          	p.extractu	a4,a3,10,20
1c001534:	7ff00813          	li	a6,2047
1c001538:	d5459e33          	p.extractu	t3,a1,10,20
1c00153c:	050e                	slli	a0,a0,0x3
1c00153e:	81fd                	srli	a1,a1,0x1f
1c001540:	82fd                	srli	a3,a3,0x1f
1c001542:	060e                	slli	a2,a2,0x3
1c001544:	01071663          	bne	a4,a6,1c001550 <__subdf3+0x3a>
1c001548:	00cee833          	or	a6,t4,a2
1c00154c:	00081463          	bnez	a6,1c001554 <__subdf3+0x3e>
1c001550:	0016c693          	xori	a3,a3,1
1c001554:	40ee0833          	sub	a6,t3,a4
1c001558:	2ab69563          	bne	a3,a1,1c001802 <__subdf3+0x2ec>
1c00155c:	15005463          	blez	a6,1c0016a4 <__subdf3+0x18e>
1c001560:	e369                	bnez	a4,1c001622 <__subdf3+0x10c>
1c001562:	00cee733          	or	a4,t4,a2
1c001566:	e325                	bnez	a4,1c0015c6 <__subdf3+0xb0>
1c001568:	7ff00693          	li	a3,2047
1c00156c:	8742                	mv	a4,a6
1c00156e:	22d81d63          	bne	a6,a3,1c0017a8 <__subdf3+0x292>
1c001572:	00a7e6b3          	or	a3,a5,a0
1c001576:	22069963          	bnez	a3,1c0017a8 <__subdf3+0x292>
1c00157a:	4781                	li	a5,0
1c00157c:	4501                	li	a0,0
1c00157e:	00879693          	slli	a3,a5,0x8
1c001582:	0006d963          	bgez	a3,1c001594 <__subdf3+0x7e>
1c001586:	0705                	addi	a4,a4,1
1c001588:	7ff00693          	li	a3,2047
1c00158c:	58d70b63          	beq	a4,a3,1c001b22 <__subdf3+0x60c>
1c001590:	c177b7b3          	p.bclr	a5,a5,0,23
1c001594:	01d79693          	slli	a3,a5,0x1d
1c001598:	810d                	srli	a0,a0,0x3
1c00159a:	8d55                	or	a0,a0,a3
1c00159c:	7ff00693          	li	a3,2047
1c0015a0:	838d                	srli	a5,a5,0x3
1c0015a2:	00d71963          	bne	a4,a3,1c0015b4 <__subdf3+0x9e>
1c0015a6:	8d5d                	or	a0,a0,a5
1c0015a8:	4781                	li	a5,0
1c0015aa:	c509                	beqz	a0,1c0015b4 <__subdf3+0x9e>
1c0015ac:	000807b7          	lui	a5,0x80
1c0015b0:	4501                	li	a0,0
1c0015b2:	4581                	li	a1,0
1c0015b4:	4681                	li	a3,0
1c0015b6:	e607a6b3          	p.insert	a3,a5,19,0
1c0015ba:	d54726b3          	p.insert	a3,a4,10,20
1c0015be:	c1f5a6b3          	p.insert	a3,a1,0,31
1c0015c2:	85b6                	mv	a1,a3
1c0015c4:	8082                	ret
1c0015c6:	fff80893          	addi	a7,a6,-1
1c0015ca:	04089163          	bnez	a7,1c00160c <__subdf3+0xf6>
1c0015ce:	962a                	add	a2,a2,a0
1c0015d0:	00a63533          	sltu	a0,a2,a0
1c0015d4:	01d78833          	add	a6,a5,t4
1c0015d8:	00a807b3          	add	a5,a6,a0
1c0015dc:	4705                	li	a4,1
1c0015de:	8532                	mv	a0,a2
1c0015e0:	00879893          	slli	a7,a5,0x8
1c0015e4:	1c08d263          	bgez	a7,1c0017a8 <__subdf3+0x292>
1c0015e8:	0705                	addi	a4,a4,1
1c0015ea:	7ff00693          	li	a3,2047
1c0015ee:	f8d706e3          	beq	a4,a3,1c00157a <__subdf3+0x64>
1c0015f2:	c177b633          	p.bclr	a2,a5,0,23
1c0015f6:	00155693          	srli	a3,a0,0x1
1c0015fa:	fc153533          	p.bclr	a0,a0,30,1
1c0015fe:	01f61793          	slli	a5,a2,0x1f
1c001602:	8d55                	or	a0,a0,a3
1c001604:	8d5d                	or	a0,a0,a5
1c001606:	00165793          	srli	a5,a2,0x1
1c00160a:	aa79                	j	1c0017a8 <__subdf3+0x292>
1c00160c:	7ff00713          	li	a4,2047
1c001610:	02e81063          	bne	a6,a4,1c001630 <__subdf3+0x11a>
1c001614:	00a7e733          	or	a4,a5,a0
1c001618:	4e070563          	beqz	a4,1c001b02 <__subdf3+0x5ec>
1c00161c:	7ff00713          	li	a4,2047
1c001620:	a261                	j	1c0017a8 <__subdf3+0x292>
1c001622:	7ff00713          	li	a4,2047
1c001626:	feee07e3          	beq	t3,a4,1c001614 <__subdf3+0xfe>
1c00162a:	c17eceb3          	p.bset	t4,t4,0,23
1c00162e:	88c2                	mv	a7,a6
1c001630:	03800713          	li	a4,56
1c001634:	07174363          	blt	a4,a7,1c00169a <__subdf3+0x184>
1c001638:	477d                	li	a4,31
1c00163a:	03174c63          	blt	a4,a7,1c001672 <__subdf3+0x15c>
1c00163e:	02000713          	li	a4,32
1c001642:	41170733          	sub	a4,a4,a7
1c001646:	011656b3          	srl	a3,a2,a7
1c00164a:	00ee9833          	sll	a6,t4,a4
1c00164e:	00e61633          	sll	a2,a2,a4
1c001652:	00d86833          	or	a6,a6,a3
1c001656:	00c03633          	snez	a2,a2
1c00165a:	00c86833          	or	a6,a6,a2
1c00165e:	011ed8b3          	srl	a7,t4,a7
1c001662:	982a                	add	a6,a6,a0
1c001664:	98be                	add	a7,a7,a5
1c001666:	00a837b3          	sltu	a5,a6,a0
1c00166a:	97c6                	add	a5,a5,a7
1c00166c:	8542                	mv	a0,a6
1c00166e:	8772                	mv	a4,t3
1c001670:	bf85                	j	1c0015e0 <__subdf3+0xca>
1c001672:	02000713          	li	a4,32
1c001676:	011ed833          	srl	a6,t4,a7
1c00167a:	4681                	li	a3,0
1c00167c:	00e88863          	beq	a7,a4,1c00168c <__subdf3+0x176>
1c001680:	04000693          	li	a3,64
1c001684:	411688b3          	sub	a7,a3,a7
1c001688:	011e96b3          	sll	a3,t4,a7
1c00168c:	8e55                	or	a2,a2,a3
1c00168e:	00c03633          	snez	a2,a2
1c001692:	00c86833          	or	a6,a6,a2
1c001696:	4881                	li	a7,0
1c001698:	b7e9                	j	1c001662 <__subdf3+0x14c>
1c00169a:	00cee833          	or	a6,t4,a2
1c00169e:	01003833          	snez	a6,a6
1c0016a2:	bfd5                	j	1c001696 <__subdf3+0x180>
1c0016a4:	0c080263          	beqz	a6,1c001768 <__subdf3+0x252>
1c0016a8:	060e1f63          	bnez	t3,1c001726 <__subdf3+0x210>
1c0016ac:	00a7e6b3          	or	a3,a5,a0
1c0016b0:	ee89                	bnez	a3,1c0016ca <__subdf3+0x1b4>
1c0016b2:	7ff00793          	li	a5,2047
1c0016b6:	00f71763          	bne	a4,a5,1c0016c4 <__subdf3+0x1ae>
1c0016ba:	00cee533          	or	a0,t4,a2
1c0016be:	4781                	li	a5,0
1c0016c0:	ea050fe3          	beqz	a0,1c00157e <__subdf3+0x68>
1c0016c4:	87f6                	mv	a5,t4
1c0016c6:	8532                	mv	a0,a2
1c0016c8:	a0c5                	j	1c0017a8 <__subdf3+0x292>
1c0016ca:	01f83a63          	p.bneimm	a6,-1,1c0016de <__subdf3+0x1c8>
1c0016ce:	9532                	add	a0,a0,a2
1c0016d0:	01d78833          	add	a6,a5,t4
1c0016d4:	00c53633          	sltu	a2,a0,a2
1c0016d8:	00c807b3          	add	a5,a6,a2
1c0016dc:	b711                	j	1c0015e0 <__subdf3+0xca>
1c0016de:	7ff00693          	li	a3,2047
1c0016e2:	fff84813          	not	a6,a6
1c0016e6:	fcd70ae3          	beq	a4,a3,1c0016ba <__subdf3+0x1a4>
1c0016ea:	03800693          	li	a3,56
1c0016ee:	0706c963          	blt	a3,a6,1c001760 <__subdf3+0x24a>
1c0016f2:	46fd                	li	a3,31
1c0016f4:	0506c263          	blt	a3,a6,1c001738 <__subdf3+0x222>
1c0016f8:	02000893          	li	a7,32
1c0016fc:	410888b3          	sub	a7,a7,a6
1c001700:	01055333          	srl	t1,a0,a6
1c001704:	011796b3          	sll	a3,a5,a7
1c001708:	01151533          	sll	a0,a0,a7
1c00170c:	0066e6b3          	or	a3,a3,t1
1c001710:	00a03533          	snez	a0,a0
1c001714:	8d55                	or	a0,a0,a3
1c001716:	0107d833          	srl	a6,a5,a6
1c00171a:	9532                	add	a0,a0,a2
1c00171c:	9876                	add	a6,a6,t4
1c00171e:	00c537b3          	sltu	a5,a0,a2
1c001722:	97c2                	add	a5,a5,a6
1c001724:	bd75                	j	1c0015e0 <__subdf3+0xca>
1c001726:	7ff00693          	li	a3,2047
1c00172a:	f8d708e3          	beq	a4,a3,1c0016ba <__subdf3+0x1a4>
1c00172e:	41000833          	neg	a6,a6
1c001732:	c177c7b3          	p.bset	a5,a5,0,23
1c001736:	bf55                	j	1c0016ea <__subdf3+0x1d4>
1c001738:	02000313          	li	t1,32
1c00173c:	0107d6b3          	srl	a3,a5,a6
1c001740:	4881                	li	a7,0
1c001742:	00680863          	beq	a6,t1,1c001752 <__subdf3+0x23c>
1c001746:	04000893          	li	a7,64
1c00174a:	41088833          	sub	a6,a7,a6
1c00174e:	010798b3          	sll	a7,a5,a6
1c001752:	00a8e533          	or	a0,a7,a0
1c001756:	00a03533          	snez	a0,a0
1c00175a:	8d55                	or	a0,a0,a3
1c00175c:	4801                	li	a6,0
1c00175e:	bf75                	j	1c00171a <__subdf3+0x204>
1c001760:	8d5d                	or	a0,a0,a5
1c001762:	00a03533          	snez	a0,a0
1c001766:	bfdd                	j	1c00175c <__subdf3+0x246>
1c001768:	001e0713          	addi	a4,t3,1
1c00176c:	e8b73833          	p.bclr	a6,a4,20,11
1c001770:	4685                	li	a3,1
1c001772:	0706c763          	blt	a3,a6,1c0017e0 <__subdf3+0x2ca>
1c001776:	00a7e733          	or	a4,a5,a0
1c00177a:	040e1663          	bnez	t3,1c0017c6 <__subdf3+0x2b0>
1c00177e:	36070c63          	beqz	a4,1c001af6 <__subdf3+0x5e0>
1c001782:	00cee6b3          	or	a3,t4,a2
1c001786:	4701                	li	a4,0
1c001788:	c285                	beqz	a3,1c0017a8 <__subdf3+0x292>
1c00178a:	962a                	add	a2,a2,a0
1c00178c:	00a63533          	sltu	a0,a2,a0
1c001790:	01d78833          	add	a6,a5,t4
1c001794:	00a807b3          	add	a5,a6,a0
1c001798:	00879693          	slli	a3,a5,0x8
1c00179c:	8532                	mv	a0,a2
1c00179e:	0006d563          	bgez	a3,1c0017a8 <__subdf3+0x292>
1c0017a2:	c177b7b3          	p.bclr	a5,a5,0,23
1c0017a6:	4705                	li	a4,1
1c0017a8:	f83536b3          	p.bclr	a3,a0,28,3
1c0017ac:	dc0689e3          	beqz	a3,1c00157e <__subdf3+0x68>
1c0017b0:	f64536b3          	p.bclr	a3,a0,27,4
1c0017b4:	dc46a5e3          	p.beqimm	a3,4,1c00157e <__subdf3+0x68>
1c0017b8:	00450693          	addi	a3,a0,4
1c0017bc:	00a6b533          	sltu	a0,a3,a0
1c0017c0:	97aa                	add	a5,a5,a0
1c0017c2:	8536                	mv	a0,a3
1c0017c4:	bb6d                	j	1c00157e <__subdf3+0x68>
1c0017c6:	32070b63          	beqz	a4,1c001afc <__subdf3+0x5e6>
1c0017ca:	00cee833          	or	a6,t4,a2
1c0017ce:	e40807e3          	beqz	a6,1c00161c <__subdf3+0x106>
1c0017d2:	004007b7          	lui	a5,0x400
1c0017d6:	4501                	li	a0,0
1c0017d8:	7ff00713          	li	a4,2047
1c0017dc:	4581                	li	a1,0
1c0017de:	b345                	j	1c00157e <__subdf3+0x68>
1c0017e0:	7ff00693          	li	a3,2047
1c0017e4:	d8d70be3          	beq	a4,a3,1c00157a <__subdf3+0x64>
1c0017e8:	962a                	add	a2,a2,a0
1c0017ea:	01d78833          	add	a6,a5,t4
1c0017ee:	00a637b3          	sltu	a5,a2,a0
1c0017f2:	983e                	add	a6,a6,a5
1c0017f4:	01f81513          	slli	a0,a6,0x1f
1c0017f8:	8205                	srli	a2,a2,0x1
1c0017fa:	8d51                	or	a0,a0,a2
1c0017fc:	00185793          	srli	a5,a6,0x1
1c001800:	b765                	j	1c0017a8 <__subdf3+0x292>
1c001802:	0d005563          	blez	a6,1c0018cc <__subdf3+0x3b6>
1c001806:	e351                	bnez	a4,1c00188a <__subdf3+0x374>
1c001808:	00cee733          	or	a4,t4,a2
1c00180c:	d4070ee3          	beqz	a4,1c001568 <__subdf3+0x52>
1c001810:	fff80693          	addi	a3,a6,-1
1c001814:	e685                	bnez	a3,1c00183c <__subdf3+0x326>
1c001816:	40c50633          	sub	a2,a0,a2
1c00181a:	00c53533          	sltu	a0,a0,a2
1c00181e:	41d78833          	sub	a6,a5,t4
1c001822:	40a807b3          	sub	a5,a6,a0
1c001826:	4705                	li	a4,1
1c001828:	8532                	mv	a0,a2
1c00182a:	00879893          	slli	a7,a5,0x8
1c00182e:	f608dde3          	bgez	a7,1c0017a8 <__subdf3+0x292>
1c001832:	d177b333          	p.bclr	t1,a5,8,23
1c001836:	8f2a                	mv	t5,a0
1c001838:	8e3a                	mv	t3,a4
1c00183a:	a411                	j	1c001a3e <__subdf3+0x528>
1c00183c:	7ff00713          	li	a4,2047
1c001840:	dce80ae3          	beq	a6,a4,1c001614 <__subdf3+0xfe>
1c001844:	03800713          	li	a4,56
1c001848:	06d74d63          	blt	a4,a3,1c0018c2 <__subdf3+0x3ac>
1c00184c:	477d                	li	a4,31
1c00184e:	04d74663          	blt	a4,a3,1c00189a <__subdf3+0x384>
1c001852:	02000713          	li	a4,32
1c001856:	8f15                	sub	a4,a4,a3
1c001858:	00d658b3          	srl	a7,a2,a3
1c00185c:	00ee9833          	sll	a6,t4,a4
1c001860:	00e61633          	sll	a2,a2,a4
1c001864:	01186833          	or	a6,a6,a7
1c001868:	00c03633          	snez	a2,a2
1c00186c:	00c86833          	or	a6,a6,a2
1c001870:	00ded6b3          	srl	a3,t4,a3
1c001874:	41050833          	sub	a6,a0,a6
1c001878:	40d786b3          	sub	a3,a5,a3
1c00187c:	010537b3          	sltu	a5,a0,a6
1c001880:	40f687b3          	sub	a5,a3,a5
1c001884:	8542                	mv	a0,a6
1c001886:	8772                	mv	a4,t3
1c001888:	b74d                	j	1c00182a <__subdf3+0x314>
1c00188a:	7ff00713          	li	a4,2047
1c00188e:	d8ee03e3          	beq	t3,a4,1c001614 <__subdf3+0xfe>
1c001892:	c17eceb3          	p.bset	t4,t4,0,23
1c001896:	86c2                	mv	a3,a6
1c001898:	b775                	j	1c001844 <__subdf3+0x32e>
1c00189a:	02000893          	li	a7,32
1c00189e:	00ded833          	srl	a6,t4,a3
1c0018a2:	4701                	li	a4,0
1c0018a4:	01168863          	beq	a3,a7,1c0018b4 <__subdf3+0x39e>
1c0018a8:	04000713          	li	a4,64
1c0018ac:	40d706b3          	sub	a3,a4,a3
1c0018b0:	00de9733          	sll	a4,t4,a3
1c0018b4:	8e59                	or	a2,a2,a4
1c0018b6:	00c03633          	snez	a2,a2
1c0018ba:	00c86833          	or	a6,a6,a2
1c0018be:	4681                	li	a3,0
1c0018c0:	bf55                	j	1c001874 <__subdf3+0x35e>
1c0018c2:	00cee833          	or	a6,t4,a2
1c0018c6:	01003833          	snez	a6,a6
1c0018ca:	bfd5                	j	1c0018be <__subdf3+0x3a8>
1c0018cc:	0c080663          	beqz	a6,1c001998 <__subdf3+0x482>
1c0018d0:	080e1363          	bnez	t3,1c001956 <__subdf3+0x440>
1c0018d4:	00a7e5b3          	or	a1,a5,a0
1c0018d8:	ed81                	bnez	a1,1c0018f0 <__subdf3+0x3da>
1c0018da:	7ff00793          	li	a5,2047
1c0018de:	00f71663          	bne	a4,a5,1c0018ea <__subdf3+0x3d4>
1c0018e2:	00cee533          	or	a0,t4,a2
1c0018e6:	22050363          	beqz	a0,1c001b0c <__subdf3+0x5f6>
1c0018ea:	87f6                	mv	a5,t4
1c0018ec:	8532                	mv	a0,a2
1c0018ee:	a8c9                	j	1c0019c0 <__subdf3+0x4aa>
1c0018f0:	01f83c63          	p.bneimm	a6,-1,1c001908 <__subdf3+0x3f2>
1c0018f4:	40a60533          	sub	a0,a2,a0
1c0018f8:	40fe8833          	sub	a6,t4,a5
1c0018fc:	00a63633          	sltu	a2,a2,a0
1c001900:	40c807b3          	sub	a5,a6,a2
1c001904:	85b6                	mv	a1,a3
1c001906:	b715                	j	1c00182a <__subdf3+0x314>
1c001908:	7ff00593          	li	a1,2047
1c00190c:	fff84813          	not	a6,a6
1c001910:	fcb709e3          	beq	a4,a1,1c0018e2 <__subdf3+0x3cc>
1c001914:	03800593          	li	a1,56
1c001918:	0705cc63          	blt	a1,a6,1c001990 <__subdf3+0x47a>
1c00191c:	45fd                	li	a1,31
1c00191e:	0505c563          	blt	a1,a6,1c001968 <__subdf3+0x452>
1c001922:	02000893          	li	a7,32
1c001926:	410888b3          	sub	a7,a7,a6
1c00192a:	01055333          	srl	t1,a0,a6
1c00192e:	011795b3          	sll	a1,a5,a7
1c001932:	01151533          	sll	a0,a0,a7
1c001936:	0065e5b3          	or	a1,a1,t1
1c00193a:	00a03533          	snez	a0,a0
1c00193e:	8d4d                	or	a0,a0,a1
1c001940:	0107d833          	srl	a6,a5,a6
1c001944:	40a60533          	sub	a0,a2,a0
1c001948:	410e8833          	sub	a6,t4,a6
1c00194c:	00a637b3          	sltu	a5,a2,a0
1c001950:	40f807b3          	sub	a5,a6,a5
1c001954:	bf45                	j	1c001904 <__subdf3+0x3ee>
1c001956:	7ff00593          	li	a1,2047
1c00195a:	f8b704e3          	beq	a4,a1,1c0018e2 <__subdf3+0x3cc>
1c00195e:	41000833          	neg	a6,a6
1c001962:	c177c7b3          	p.bset	a5,a5,0,23
1c001966:	b77d                	j	1c001914 <__subdf3+0x3fe>
1c001968:	02000313          	li	t1,32
1c00196c:	0107d5b3          	srl	a1,a5,a6
1c001970:	4881                	li	a7,0
1c001972:	00680863          	beq	a6,t1,1c001982 <__subdf3+0x46c>
1c001976:	04000893          	li	a7,64
1c00197a:	41088833          	sub	a6,a7,a6
1c00197e:	010798b3          	sll	a7,a5,a6
1c001982:	00a8e533          	or	a0,a7,a0
1c001986:	00a03533          	snez	a0,a0
1c00198a:	8d4d                	or	a0,a0,a1
1c00198c:	4801                	li	a6,0
1c00198e:	bf5d                	j	1c001944 <__subdf3+0x42e>
1c001990:	8d5d                	or	a0,a0,a5
1c001992:	00a03533          	snez	a0,a0
1c001996:	bfdd                	j	1c00198c <__subdf3+0x476>
1c001998:	001e0713          	addi	a4,t3,1
1c00199c:	e8b73733          	p.bclr	a4,a4,20,11
1c0019a0:	4805                	li	a6,1
1c0019a2:	06e84963          	blt	a6,a4,1c001a14 <__subdf3+0x4fe>
1c0019a6:	00a7e833          	or	a6,a5,a0
1c0019aa:	00cee733          	or	a4,t4,a2
1c0019ae:	040e1863          	bnez	t3,1c0019fe <__subdf3+0x4e8>
1c0019b2:	00081963          	bnez	a6,1c0019c4 <__subdf3+0x4ae>
1c0019b6:	14070e63          	beqz	a4,1c001b12 <__subdf3+0x5fc>
1c0019ba:	87f6                	mv	a5,t4
1c0019bc:	8532                	mv	a0,a2
1c0019be:	4701                	li	a4,0
1c0019c0:	85b6                	mv	a1,a3
1c0019c2:	b3dd                	j	1c0017a8 <__subdf3+0x292>
1c0019c4:	cb1d                	beqz	a4,1c0019fa <__subdf3+0x4e4>
1c0019c6:	40c50833          	sub	a6,a0,a2
1c0019ca:	010538b3          	sltu	a7,a0,a6
1c0019ce:	41d78733          	sub	a4,a5,t4
1c0019d2:	41170733          	sub	a4,a4,a7
1c0019d6:	00871893          	slli	a7,a4,0x8
1c0019da:	0008db63          	bgez	a7,1c0019f0 <__subdf3+0x4da>
1c0019de:	40a60533          	sub	a0,a2,a0
1c0019e2:	40fe8833          	sub	a6,t4,a5
1c0019e6:	00a63633          	sltu	a2,a2,a0
1c0019ea:	40c807b3          	sub	a5,a6,a2
1c0019ee:	bfc1                	j	1c0019be <__subdf3+0x4a8>
1c0019f0:	00e86533          	or	a0,a6,a4
1c0019f4:	c94d                	beqz	a0,1c001aa6 <__subdf3+0x590>
1c0019f6:	87ba                	mv	a5,a4
1c0019f8:	8542                	mv	a0,a6
1c0019fa:	4701                	li	a4,0
1c0019fc:	b375                	j	1c0017a8 <__subdf3+0x292>
1c0019fe:	00081863          	bnez	a6,1c001a0e <__subdf3+0x4f8>
1c001a02:	10070c63          	beqz	a4,1c001b1a <__subdf3+0x604>
1c001a06:	87f6                	mv	a5,t4
1c001a08:	8532                	mv	a0,a2
1c001a0a:	85b6                	mv	a1,a3
1c001a0c:	b901                	j	1c00161c <__subdf3+0x106>
1c001a0e:	c00707e3          	beqz	a4,1c00161c <__subdf3+0x106>
1c001a12:	b3c1                	j	1c0017d2 <__subdf3+0x2bc>
1c001a14:	40c50f33          	sub	t5,a0,a2
1c001a18:	41d78333          	sub	t1,a5,t4
1c001a1c:	01e53833          	sltu	a6,a0,t5
1c001a20:	41030333          	sub	t1,t1,a6
1c001a24:	00831713          	slli	a4,t1,0x8
1c001a28:	06075c63          	bgez	a4,1c001aa0 <__subdf3+0x58a>
1c001a2c:	40a60f33          	sub	t5,a2,a0
1c001a30:	40fe8833          	sub	a6,t4,a5
1c001a34:	01e637b3          	sltu	a5,a2,t5
1c001a38:	40f80333          	sub	t1,a6,a5
1c001a3c:	85b6                	mv	a1,a3
1c001a3e:	06030663          	beqz	t1,1c001aaa <__subdf3+0x594>
1c001a42:	100316b3          	p.fl1	a3,t1
1c001a46:	47fd                	li	a5,31
1c001a48:	40d786b3          	sub	a3,a5,a3
1c001a4c:	ff868713          	addi	a4,a3,-8
1c001a50:	47fd                	li	a5,31
1c001a52:	06e7c463          	blt	a5,a4,1c001aba <__subdf3+0x5a4>
1c001a56:	02000793          	li	a5,32
1c001a5a:	8f99                	sub	a5,a5,a4
1c001a5c:	00e31333          	sll	t1,t1,a4
1c001a60:	00ff57b3          	srl	a5,t5,a5
1c001a64:	0067e7b3          	or	a5,a5,t1
1c001a68:	00ef1533          	sll	a0,t5,a4
1c001a6c:	09c74063          	blt	a4,t3,1c001aec <__subdf3+0x5d6>
1c001a70:	41c70733          	sub	a4,a4,t3
1c001a74:	00170613          	addi	a2,a4,1
1c001a78:	46fd                	li	a3,31
1c001a7a:	04c6c663          	blt	a3,a2,1c001ac6 <__subdf3+0x5b0>
1c001a7e:	02000713          	li	a4,32
1c001a82:	8f11                	sub	a4,a4,a2
1c001a84:	00e796b3          	sll	a3,a5,a4
1c001a88:	00c55833          	srl	a6,a0,a2
1c001a8c:	00e51533          	sll	a0,a0,a4
1c001a90:	0106e6b3          	or	a3,a3,a6
1c001a94:	00a03533          	snez	a0,a0
1c001a98:	8d55                	or	a0,a0,a3
1c001a9a:	00c7d7b3          	srl	a5,a5,a2
1c001a9e:	bfb1                	j	1c0019fa <__subdf3+0x4e4>
1c001aa0:	006f6533          	or	a0,t5,t1
1c001aa4:	fd49                	bnez	a0,1c001a3e <__subdf3+0x528>
1c001aa6:	4781                	li	a5,0
1c001aa8:	a0bd                	j	1c001b16 <__subdf3+0x600>
1c001aaa:	100f16b3          	p.fl1	a3,t5
1c001aae:	47fd                	li	a5,31
1c001ab0:	40d786b3          	sub	a3,a5,a3
1c001ab4:	02068693          	addi	a3,a3,32
1c001ab8:	bf51                	j	1c001a4c <__subdf3+0x536>
1c001aba:	fd868793          	addi	a5,a3,-40
1c001abe:	00ff17b3          	sll	a5,t5,a5
1c001ac2:	4501                	li	a0,0
1c001ac4:	b765                	j	1c001a6c <__subdf3+0x556>
1c001ac6:	1705                	addi	a4,a4,-31
1c001ac8:	02000813          	li	a6,32
1c001acc:	00e7d733          	srl	a4,a5,a4
1c001ad0:	4681                	li	a3,0
1c001ad2:	01060763          	beq	a2,a6,1c001ae0 <__subdf3+0x5ca>
1c001ad6:	04000693          	li	a3,64
1c001ada:	8e91                	sub	a3,a3,a2
1c001adc:	00d796b3          	sll	a3,a5,a3
1c001ae0:	8d55                	or	a0,a0,a3
1c001ae2:	00a03533          	snez	a0,a0
1c001ae6:	8d59                	or	a0,a0,a4
1c001ae8:	4781                	li	a5,0
1c001aea:	bf01                	j	1c0019fa <__subdf3+0x4e4>
1c001aec:	40ee0733          	sub	a4,t3,a4
1c001af0:	c177b7b3          	p.bclr	a5,a5,0,23
1c001af4:	b955                	j	1c0017a8 <__subdf3+0x292>
1c001af6:	87f6                	mv	a5,t4
1c001af8:	8532                	mv	a0,a2
1c001afa:	b701                	j	1c0019fa <__subdf3+0x4e4>
1c001afc:	87f6                	mv	a5,t4
1c001afe:	8532                	mv	a0,a2
1c001b00:	be31                	j	1c00161c <__subdf3+0x106>
1c001b02:	4781                	li	a5,0
1c001b04:	4501                	li	a0,0
1c001b06:	7ff00713          	li	a4,2047
1c001b0a:	bc95                	j	1c00157e <__subdf3+0x68>
1c001b0c:	4781                	li	a5,0
1c001b0e:	85b6                	mv	a1,a3
1c001b10:	b4bd                	j	1c00157e <__subdf3+0x68>
1c001b12:	4781                	li	a5,0
1c001b14:	4501                	li	a0,0
1c001b16:	4701                	li	a4,0
1c001b18:	b1d1                	j	1c0017dc <__subdf3+0x2c6>
1c001b1a:	4501                	li	a0,0
1c001b1c:	004007b7          	lui	a5,0x400
1c001b20:	b965                	j	1c0017d8 <__subdf3+0x2c2>
1c001b22:	4781                	li	a5,0
1c001b24:	4501                	li	a0,0
1c001b26:	b4bd                	j	1c001594 <__subdf3+0x7e>

1c001b28 <__divsf3>:
1c001b28:	cf751633          	p.extractu	a2,a0,7,23
1c001b2c:	ec051333          	p.extractu	t1,a0,22,0
1c001b30:	817d                	srli	a0,a0,0x1f
1c001b32:	ce39                	beqz	a2,1c001b90 <__divsf3+0x68>
1c001b34:	0ff00793          	li	a5,255
1c001b38:	06f60b63          	beq	a2,a5,1c001bae <__divsf3+0x86>
1c001b3c:	030e                	slli	t1,t1,0x3
1c001b3e:	c1a34333          	p.bset	t1,t1,0,26
1c001b42:	f8160613          	addi	a2,a2,-127 # ffff81 <__L2+0xf7ff81>
1c001b46:	4681                	li	a3,0
1c001b48:	cf759733          	p.extractu	a4,a1,7,23
1c001b4c:	ec0597b3          	p.extractu	a5,a1,22,0
1c001b50:	81fd                	srli	a1,a1,0x1f
1c001b52:	cb25                	beqz	a4,1c001bc2 <__divsf3+0x9a>
1c001b54:	0ff00813          	li	a6,255
1c001b58:	09070463          	beq	a4,a6,1c001be0 <__divsf3+0xb8>
1c001b5c:	078e                	slli	a5,a5,0x3
1c001b5e:	c1a7c7b3          	p.bset	a5,a5,0,26
1c001b62:	f8170713          	addi	a4,a4,-127
1c001b66:	4801                	li	a6,0
1c001b68:	40e60e33          	sub	t3,a2,a4
1c001b6c:	00269713          	slli	a4,a3,0x2
1c001b70:	01076733          	or	a4,a4,a6
1c001b74:	177d                	addi	a4,a4,-1
1c001b76:	4639                	li	a2,14
1c001b78:	00b548b3          	xor	a7,a0,a1
1c001b7c:	06e66b63          	bltu	a2,a4,1c001bf2 <__divsf3+0xca>
1c001b80:	1c009637          	lui	a2,0x1c009
1c001b84:	070a                	slli	a4,a4,0x2
1c001b86:	8e060613          	addi	a2,a2,-1824 # 1c0088e0 <__DTOR_END__+0x4>
1c001b8a:	20e67703          	p.lw	a4,a4(a2)
1c001b8e:	8702                	jr	a4
1c001b90:	02030663          	beqz	t1,1c001bbc <__divsf3+0x94>
1c001b94:	10031733          	p.fl1	a4,t1
1c001b98:	47fd                	li	a5,31
1c001b9a:	40e78733          	sub	a4,a5,a4
1c001b9e:	ffb70793          	addi	a5,a4,-5
1c001ba2:	f8a00613          	li	a2,-118
1c001ba6:	00f31333          	sll	t1,t1,a5
1c001baa:	8e19                	sub	a2,a2,a4
1c001bac:	bf69                	j	1c001b46 <__divsf3+0x1e>
1c001bae:	0ff00613          	li	a2,255
1c001bb2:	4689                	li	a3,2
1c001bb4:	f8030ae3          	beqz	t1,1c001b48 <__divsf3+0x20>
1c001bb8:	468d                	li	a3,3
1c001bba:	b779                	j	1c001b48 <__divsf3+0x20>
1c001bbc:	4601                	li	a2,0
1c001bbe:	4685                	li	a3,1
1c001bc0:	b761                	j	1c001b48 <__divsf3+0x20>
1c001bc2:	c78d                	beqz	a5,1c001bec <__divsf3+0xc4>
1c001bc4:	10079833          	p.fl1	a6,a5
1c001bc8:	477d                	li	a4,31
1c001bca:	41070833          	sub	a6,a4,a6
1c001bce:	ffb80713          	addi	a4,a6,-5
1c001bd2:	00e797b3          	sll	a5,a5,a4
1c001bd6:	f8a00713          	li	a4,-118
1c001bda:	41070733          	sub	a4,a4,a6
1c001bde:	b761                	j	1c001b66 <__divsf3+0x3e>
1c001be0:	0ff00713          	li	a4,255
1c001be4:	4809                	li	a6,2
1c001be6:	d3c9                	beqz	a5,1c001b68 <__divsf3+0x40>
1c001be8:	480d                	li	a6,3
1c001bea:	bfbd                	j	1c001b68 <__divsf3+0x40>
1c001bec:	4701                	li	a4,0
1c001bee:	4805                	li	a6,1
1c001bf0:	bfa5                	j	1c001b68 <__divsf3+0x40>
1c001bf2:	00579813          	slli	a6,a5,0x5
1c001bf6:	0af37a63          	bleu	a5,t1,1c001caa <__divsf3+0x182>
1c001bfa:	1e7d                	addi	t3,t3,-1
1c001bfc:	4601                	li	a2,0
1c001bfe:	01085793          	srli	a5,a6,0x10
1c001c02:	02f35eb3          	divu	t4,t1,a5
1c001c06:	65c1                	lui	a1,0x10
1c001c08:	15fd                	addi	a1,a1,-1
1c001c0a:	00b87733          	and	a4,a6,a1
1c001c0e:	8241                	srli	a2,a2,0x10
1c001c10:	02f376b3          	remu	a3,t1,a5
1c001c14:	8576                	mv	a0,t4
1c001c16:	03d705b3          	mul	a1,a4,t4
1c001c1a:	06c2                	slli	a3,a3,0x10
1c001c1c:	8ed1                	or	a3,a3,a2
1c001c1e:	00b6fc63          	bleu	a1,a3,1c001c36 <__divsf3+0x10e>
1c001c22:	96c2                	add	a3,a3,a6
1c001c24:	fffe8513          	addi	a0,t4,-1
1c001c28:	0106e763          	bltu	a3,a6,1c001c36 <__divsf3+0x10e>
1c001c2c:	00b6f563          	bleu	a1,a3,1c001c36 <__divsf3+0x10e>
1c001c30:	ffee8513          	addi	a0,t4,-2
1c001c34:	96c2                	add	a3,a3,a6
1c001c36:	8e8d                	sub	a3,a3,a1
1c001c38:	02f6d633          	divu	a2,a3,a5
1c001c3c:	02f6f6b3          	remu	a3,a3,a5
1c001c40:	87b2                	mv	a5,a2
1c001c42:	02c705b3          	mul	a1,a4,a2
1c001c46:	01069713          	slli	a4,a3,0x10
1c001c4a:	00b77c63          	bleu	a1,a4,1c001c62 <__divsf3+0x13a>
1c001c4e:	9742                	add	a4,a4,a6
1c001c50:	fff60793          	addi	a5,a2,-1
1c001c54:	01076763          	bltu	a4,a6,1c001c62 <__divsf3+0x13a>
1c001c58:	00b77563          	bleu	a1,a4,1c001c62 <__divsf3+0x13a>
1c001c5c:	ffe60793          	addi	a5,a2,-2
1c001c60:	9742                	add	a4,a4,a6
1c001c62:	0542                	slli	a0,a0,0x10
1c001c64:	8f0d                	sub	a4,a4,a1
1c001c66:	8d5d                	or	a0,a0,a5
1c001c68:	00e03733          	snez	a4,a4
1c001c6c:	00e567b3          	or	a5,a0,a4
1c001c70:	07fe0693          	addi	a3,t3,127
1c001c74:	04d05e63          	blez	a3,1c001cd0 <__divsf3+0x1a8>
1c001c78:	f837b733          	p.bclr	a4,a5,28,3
1c001c7c:	c711                	beqz	a4,1c001c88 <__divsf3+0x160>
1c001c7e:	f647b733          	p.bclr	a4,a5,27,4
1c001c82:	00472363          	p.beqimm	a4,4,1c001c88 <__divsf3+0x160>
1c001c86:	0791                	addi	a5,a5,4
1c001c88:	00479713          	slli	a4,a5,0x4
1c001c8c:	00075663          	bgez	a4,1c001c98 <__divsf3+0x170>
1c001c90:	c1b7b7b3          	p.bclr	a5,a5,0,27
1c001c94:	080e0693          	addi	a3,t3,128
1c001c98:	0fe00713          	li	a4,254
1c001c9c:	838d                	srli	a5,a5,0x3
1c001c9e:	06d75c63          	ble	a3,a4,1c001d16 <__divsf3+0x1ee>
1c001ca2:	4781                	li	a5,0
1c001ca4:	0ff00693          	li	a3,255
1c001ca8:	a0bd                	j	1c001d16 <__divsf3+0x1ee>
1c001caa:	01f31613          	slli	a2,t1,0x1f
1c001cae:	00135313          	srli	t1,t1,0x1
1c001cb2:	b7b1                	j	1c001bfe <__divsf3+0xd6>
1c001cb4:	88aa                	mv	a7,a0
1c001cb6:	879a                	mv	a5,t1
1c001cb8:	8836                	mv	a6,a3
1c001cba:	fe2824e3          	p.beqimm	a6,2,1c001ca2 <__divsf3+0x17a>
1c001cbe:	04382763          	p.beqimm	a6,3,1c001d0c <__divsf3+0x1e4>
1c001cc2:	fa1837e3          	p.bneimm	a6,1,1c001c70 <__divsf3+0x148>
1c001cc6:	4781                	li	a5,0
1c001cc8:	4681                	li	a3,0
1c001cca:	a0b1                	j	1c001d16 <__divsf3+0x1ee>
1c001ccc:	88ae                	mv	a7,a1
1c001cce:	b7f5                	j	1c001cba <__divsf3+0x192>
1c001cd0:	4705                	li	a4,1
1c001cd2:	8f15                	sub	a4,a4,a3
1c001cd4:	46ed                	li	a3,27
1c001cd6:	fee6c8e3          	blt	a3,a4,1c001cc6 <__divsf3+0x19e>
1c001cda:	09ee0613          	addi	a2,t3,158
1c001cde:	00e7d733          	srl	a4,a5,a4
1c001ce2:	00c797b3          	sll	a5,a5,a2
1c001ce6:	00f037b3          	snez	a5,a5
1c001cea:	8fd9                	or	a5,a5,a4
1c001cec:	f837b733          	p.bclr	a4,a5,28,3
1c001cf0:	c711                	beqz	a4,1c001cfc <__divsf3+0x1d4>
1c001cf2:	f647b733          	p.bclr	a4,a5,27,4
1c001cf6:	00472363          	p.beqimm	a4,4,1c001cfc <__divsf3+0x1d4>
1c001cfa:	0791                	addi	a5,a5,4
1c001cfc:	00579713          	slli	a4,a5,0x5
1c001d00:	838d                	srli	a5,a5,0x3
1c001d02:	fc0753e3          	bgez	a4,1c001cc8 <__divsf3+0x1a0>
1c001d06:	4781                	li	a5,0
1c001d08:	4685                	li	a3,1
1c001d0a:	a031                	j	1c001d16 <__divsf3+0x1ee>
1c001d0c:	004007b7          	lui	a5,0x400
1c001d10:	0ff00693          	li	a3,255
1c001d14:	4881                	li	a7,0
1c001d16:	4501                	li	a0,0
1c001d18:	ec07a533          	p.insert	a0,a5,22,0
1c001d1c:	cf76a533          	p.insert	a0,a3,7,23
1c001d20:	c1f8a533          	p.insert	a0,a7,0,31
1c001d24:	8082                	ret

1c001d26 <__gesf2>:
1c001d26:	ec051733          	p.extractu	a4,a0,22,0
1c001d2a:	cf7516b3          	p.extractu	a3,a0,7,23
1c001d2e:	01f55793          	srli	a5,a0,0x1f
1c001d32:	0ff00513          	li	a0,255
1c001d36:	ec059833          	p.extractu	a6,a1,22,0
1c001d3a:	cf759633          	p.extractu	a2,a1,7,23
1c001d3e:	81fd                	srli	a1,a1,0x1f
1c001d40:	00a69563          	bne	a3,a0,1c001d4a <__gesf2+0x24>
1c001d44:	5579                	li	a0,-2
1c001d46:	cb21                	beqz	a4,1c001d96 <__gesf2+0x70>
1c001d48:	8082                	ret
1c001d4a:	00a61663          	bne	a2,a0,1c001d56 <__gesf2+0x30>
1c001d4e:	5579                	li	a0,-2
1c001d50:	04080963          	beqz	a6,1c001da2 <__gesf2+0x7c>
1c001d54:	8082                	ret
1c001d56:	e2b1                	bnez	a3,1c001d9a <__gesf2+0x74>
1c001d58:	00173513          	seqz	a0,a4
1c001d5c:	e219                	bnez	a2,1c001d62 <__gesf2+0x3c>
1c001d5e:	02080963          	beqz	a6,1c001d90 <__gesf2+0x6a>
1c001d62:	e901                	bnez	a0,1c001d72 <__gesf2+0x4c>
1c001d64:	00b79463          	bne	a5,a1,1c001d6c <__gesf2+0x46>
1c001d68:	00d65863          	ble	a3,a2,1c001d78 <__gesf2+0x52>
1c001d6c:	4505                	li	a0,1
1c001d6e:	e399                	bnez	a5,1c001d74 <__gesf2+0x4e>
1c001d70:	8082                	ret
1c001d72:	fdfd                	bnez	a1,1c001d70 <__gesf2+0x4a>
1c001d74:	557d                	li	a0,-1
1c001d76:	8082                	ret
1c001d78:	00c6d663          	ble	a2,a3,1c001d84 <__gesf2+0x5e>
1c001d7c:	557d                	li	a0,-1
1c001d7e:	dbed                	beqz	a5,1c001d70 <__gesf2+0x4a>
1c001d80:	4505                	li	a0,1
1c001d82:	8082                	ret
1c001d84:	fee864e3          	bltu	a6,a4,1c001d6c <__gesf2+0x46>
1c001d88:	4501                	li	a0,0
1c001d8a:	ff0769e3          	bltu	a4,a6,1c001d7c <__gesf2+0x56>
1c001d8e:	b7cd                	j	1c001d70 <__gesf2+0x4a>
1c001d90:	4501                	li	a0,0
1c001d92:	df79                	beqz	a4,1c001d70 <__gesf2+0x4a>
1c001d94:	bfe1                	j	1c001d6c <__gesf2+0x46>
1c001d96:	fad60ce3          	beq	a2,a3,1c001d4e <__gesf2+0x28>
1c001d9a:	f669                	bnez	a2,1c001d64 <__gesf2+0x3e>
1c001d9c:	fc0808e3          	beqz	a6,1c001d6c <__gesf2+0x46>
1c001da0:	b7d1                	j	1c001d64 <__gesf2+0x3e>
1c001da2:	00173513          	seqz	a0,a4
1c001da6:	ded5                	beqz	a3,1c001d62 <__gesf2+0x3c>
1c001da8:	bf75                	j	1c001d64 <__gesf2+0x3e>

1c001daa <__lesf2>:
1c001daa:	ec051733          	p.extractu	a4,a0,22,0
1c001dae:	cf7516b3          	p.extractu	a3,a0,7,23
1c001db2:	01f55793          	srli	a5,a0,0x1f
1c001db6:	0ff00513          	li	a0,255
1c001dba:	ec059833          	p.extractu	a6,a1,22,0
1c001dbe:	cf759633          	p.extractu	a2,a1,7,23
1c001dc2:	81fd                	srli	a1,a1,0x1f
1c001dc4:	00a69563          	bne	a3,a0,1c001dce <__lesf2+0x24>
1c001dc8:	4509                	li	a0,2
1c001dca:	cb21                	beqz	a4,1c001e1a <__lesf2+0x70>
1c001dcc:	8082                	ret
1c001dce:	00a61663          	bne	a2,a0,1c001dda <__lesf2+0x30>
1c001dd2:	4509                	li	a0,2
1c001dd4:	04080963          	beqz	a6,1c001e26 <__lesf2+0x7c>
1c001dd8:	8082                	ret
1c001dda:	e2b1                	bnez	a3,1c001e1e <__lesf2+0x74>
1c001ddc:	00173513          	seqz	a0,a4
1c001de0:	e219                	bnez	a2,1c001de6 <__lesf2+0x3c>
1c001de2:	02080963          	beqz	a6,1c001e14 <__lesf2+0x6a>
1c001de6:	e901                	bnez	a0,1c001df6 <__lesf2+0x4c>
1c001de8:	00b79463          	bne	a5,a1,1c001df0 <__lesf2+0x46>
1c001dec:	00d65863          	ble	a3,a2,1c001dfc <__lesf2+0x52>
1c001df0:	4505                	li	a0,1
1c001df2:	e399                	bnez	a5,1c001df8 <__lesf2+0x4e>
1c001df4:	8082                	ret
1c001df6:	fdfd                	bnez	a1,1c001df4 <__lesf2+0x4a>
1c001df8:	557d                	li	a0,-1
1c001dfa:	8082                	ret
1c001dfc:	00c6d663          	ble	a2,a3,1c001e08 <__lesf2+0x5e>
1c001e00:	557d                	li	a0,-1
1c001e02:	dbed                	beqz	a5,1c001df4 <__lesf2+0x4a>
1c001e04:	4505                	li	a0,1
1c001e06:	8082                	ret
1c001e08:	fee864e3          	bltu	a6,a4,1c001df0 <__lesf2+0x46>
1c001e0c:	4501                	li	a0,0
1c001e0e:	ff0769e3          	bltu	a4,a6,1c001e00 <__lesf2+0x56>
1c001e12:	b7cd                	j	1c001df4 <__lesf2+0x4a>
1c001e14:	4501                	li	a0,0
1c001e16:	df79                	beqz	a4,1c001df4 <__lesf2+0x4a>
1c001e18:	bfe1                	j	1c001df0 <__lesf2+0x46>
1c001e1a:	fad60ce3          	beq	a2,a3,1c001dd2 <__lesf2+0x28>
1c001e1e:	f669                	bnez	a2,1c001de8 <__lesf2+0x3e>
1c001e20:	fc0808e3          	beqz	a6,1c001df0 <__lesf2+0x46>
1c001e24:	b7d1                	j	1c001de8 <__lesf2+0x3e>
1c001e26:	00173513          	seqz	a0,a4
1c001e2a:	ded5                	beqz	a3,1c001de6 <__lesf2+0x3c>
1c001e2c:	bf75                	j	1c001de8 <__lesf2+0x3e>

1c001e2e <__mulsf3>:
1c001e2e:	cf751633          	p.extractu	a2,a0,7,23
1c001e32:	ec051733          	p.extractu	a4,a0,22,0
1c001e36:	817d                	srli	a0,a0,0x1f
1c001e38:	c225                	beqz	a2,1c001e98 <__mulsf3+0x6a>
1c001e3a:	0ff00793          	li	a5,255
1c001e3e:	06f60b63          	beq	a2,a5,1c001eb4 <__mulsf3+0x86>
1c001e42:	070e                	slli	a4,a4,0x3
1c001e44:	c1a74733          	p.bset	a4,a4,0,26
1c001e48:	f8160613          	addi	a2,a2,-127
1c001e4c:	4301                	li	t1,0
1c001e4e:	cf7596b3          	p.extractu	a3,a1,7,23
1c001e52:	ec0597b3          	p.extractu	a5,a1,22,0
1c001e56:	81fd                	srli	a1,a1,0x1f
1c001e58:	c6bd                	beqz	a3,1c001ec6 <__mulsf3+0x98>
1c001e5a:	0ff00813          	li	a6,255
1c001e5e:	09068363          	beq	a3,a6,1c001ee4 <__mulsf3+0xb6>
1c001e62:	078e                	slli	a5,a5,0x3
1c001e64:	c1a7c7b3          	p.bset	a5,a5,0,26
1c001e68:	f8168693          	addi	a3,a3,-127
1c001e6c:	4801                	li	a6,0
1c001e6e:	96b2                	add	a3,a3,a2
1c001e70:	00231613          	slli	a2,t1,0x2
1c001e74:	01066633          	or	a2,a2,a6
1c001e78:	167d                	addi	a2,a2,-1
1c001e7a:	4eb9                	li	t4,14
1c001e7c:	00b548b3          	xor	a7,a0,a1
1c001e80:	00168e13          	addi	t3,a3,1
1c001e84:	06cee963          	bltu	t4,a2,1c001ef6 <__mulsf3+0xc8>
1c001e88:	1c0096b7          	lui	a3,0x1c009
1c001e8c:	060a                	slli	a2,a2,0x2
1c001e8e:	91c68693          	addi	a3,a3,-1764 # 1c00891c <__DTOR_END__+0x40>
1c001e92:	20c6f603          	p.lw	a2,a2(a3)
1c001e96:	8602                	jr	a2
1c001e98:	c705                	beqz	a4,1c001ec0 <__mulsf3+0x92>
1c001e9a:	100716b3          	p.fl1	a3,a4
1c001e9e:	47fd                	li	a5,31
1c001ea0:	40d786b3          	sub	a3,a5,a3
1c001ea4:	ffb68793          	addi	a5,a3,-5
1c001ea8:	f8a00613          	li	a2,-118
1c001eac:	00f71733          	sll	a4,a4,a5
1c001eb0:	8e15                	sub	a2,a2,a3
1c001eb2:	bf69                	j	1c001e4c <__mulsf3+0x1e>
1c001eb4:	0ff00613          	li	a2,255
1c001eb8:	4309                	li	t1,2
1c001eba:	db51                	beqz	a4,1c001e4e <__mulsf3+0x20>
1c001ebc:	430d                	li	t1,3
1c001ebe:	bf41                	j	1c001e4e <__mulsf3+0x20>
1c001ec0:	4601                	li	a2,0
1c001ec2:	4305                	li	t1,1
1c001ec4:	b769                	j	1c001e4e <__mulsf3+0x20>
1c001ec6:	c78d                	beqz	a5,1c001ef0 <__mulsf3+0xc2>
1c001ec8:	10079833          	p.fl1	a6,a5
1c001ecc:	46fd                	li	a3,31
1c001ece:	41068833          	sub	a6,a3,a6
1c001ed2:	ffb80693          	addi	a3,a6,-5
1c001ed6:	00d797b3          	sll	a5,a5,a3
1c001eda:	f8a00693          	li	a3,-118
1c001ede:	410686b3          	sub	a3,a3,a6
1c001ee2:	b769                	j	1c001e6c <__mulsf3+0x3e>
1c001ee4:	0ff00693          	li	a3,255
1c001ee8:	4809                	li	a6,2
1c001eea:	d3d1                	beqz	a5,1c001e6e <__mulsf3+0x40>
1c001eec:	480d                	li	a6,3
1c001eee:	b741                	j	1c001e6e <__mulsf3+0x40>
1c001ef0:	4681                	li	a3,0
1c001ef2:	4805                	li	a6,1
1c001ef4:	bfad                	j	1c001e6e <__mulsf3+0x40>
1c001ef6:	6641                	lui	a2,0x10
1c001ef8:	fff60313          	addi	t1,a2,-1 # ffff <__l1_heap_size+0x1f>
1c001efc:	01075593          	srli	a1,a4,0x10
1c001f00:	0107de93          	srli	t4,a5,0x10
1c001f04:	0067f7b3          	and	a5,a5,t1
1c001f08:	02f58533          	mul	a0,a1,a5
1c001f0c:	00677733          	and	a4,a4,t1
1c001f10:	02f70833          	mul	a6,a4,a5
1c001f14:	03d587b3          	mul	a5,a1,t4
1c001f18:	85aa                	mv	a1,a0
1c001f1a:	42ee85b3          	p.mac	a1,t4,a4
1c001f1e:	01085713          	srli	a4,a6,0x10
1c001f22:	972e                	add	a4,a4,a1
1c001f24:	00a77363          	bleu	a0,a4,1c001f2a <__mulsf3+0xfc>
1c001f28:	97b2                	add	a5,a5,a2
1c001f2a:	00677633          	and	a2,a4,t1
1c001f2e:	0642                	slli	a2,a2,0x10
1c001f30:	00687833          	and	a6,a6,t1
1c001f34:	9642                	add	a2,a2,a6
1c001f36:	00661593          	slli	a1,a2,0x6
1c001f3a:	8341                	srli	a4,a4,0x10
1c001f3c:	97ba                	add	a5,a5,a4
1c001f3e:	00b035b3          	snez	a1,a1
1c001f42:	8269                	srli	a2,a2,0x1a
1c001f44:	8e4d                	or	a2,a2,a1
1c001f46:	079a                	slli	a5,a5,0x6
1c001f48:	8fd1                	or	a5,a5,a2
1c001f4a:	00479713          	slli	a4,a5,0x4
1c001f4e:	06075763          	bgez	a4,1c001fbc <__mulsf3+0x18e>
1c001f52:	0017d713          	srli	a4,a5,0x1
1c001f56:	fc17b7b3          	p.bclr	a5,a5,30,1
1c001f5a:	8fd9                	or	a5,a5,a4
1c001f5c:	07fe0693          	addi	a3,t3,127
1c001f60:	06d05063          	blez	a3,1c001fc0 <__mulsf3+0x192>
1c001f64:	f837b733          	p.bclr	a4,a5,28,3
1c001f68:	c711                	beqz	a4,1c001f74 <__mulsf3+0x146>
1c001f6a:	f647b733          	p.bclr	a4,a5,27,4
1c001f6e:	00472363          	p.beqimm	a4,4,1c001f74 <__mulsf3+0x146>
1c001f72:	0791                	addi	a5,a5,4
1c001f74:	00479713          	slli	a4,a5,0x4
1c001f78:	00075663          	bgez	a4,1c001f84 <__mulsf3+0x156>
1c001f7c:	c1b7b7b3          	p.bclr	a5,a5,0,27
1c001f80:	080e0693          	addi	a3,t3,128
1c001f84:	0fe00713          	li	a4,254
1c001f88:	08d74063          	blt	a4,a3,1c002008 <__mulsf3+0x1da>
1c001f8c:	0037d713          	srli	a4,a5,0x3
1c001f90:	a821                	j	1c001fa8 <__mulsf3+0x17a>
1c001f92:	88aa                	mv	a7,a0
1c001f94:	87ba                	mv	a5,a4
1c001f96:	881a                	mv	a6,t1
1c001f98:	06282863          	p.beqimm	a6,2,1c002008 <__mulsf3+0x1da>
1c001f9c:	06382063          	p.beqimm	a6,3,1c001ffc <__mulsf3+0x1ce>
1c001fa0:	4701                	li	a4,0
1c001fa2:	4681                	li	a3,0
1c001fa4:	fa183ce3          	p.bneimm	a6,1,1c001f5c <__mulsf3+0x12e>
1c001fa8:	4501                	li	a0,0
1c001faa:	ec072533          	p.insert	a0,a4,22,0
1c001fae:	cf76a533          	p.insert	a0,a3,7,23
1c001fb2:	c1f8a533          	p.insert	a0,a7,0,31
1c001fb6:	8082                	ret
1c001fb8:	88ae                	mv	a7,a1
1c001fba:	bff9                	j	1c001f98 <__mulsf3+0x16a>
1c001fbc:	8e36                	mv	t3,a3
1c001fbe:	bf79                	j	1c001f5c <__mulsf3+0x12e>
1c001fc0:	4705                	li	a4,1
1c001fc2:	8f15                	sub	a4,a4,a3
1c001fc4:	46ed                	li	a3,27
1c001fc6:	04e6c563          	blt	a3,a4,1c002010 <__mulsf3+0x1e2>
1c001fca:	09ee0e13          	addi	t3,t3,158
1c001fce:	00e7d733          	srl	a4,a5,a4
1c001fd2:	01c797b3          	sll	a5,a5,t3
1c001fd6:	00f037b3          	snez	a5,a5
1c001fda:	8fd9                	or	a5,a5,a4
1c001fdc:	f837b733          	p.bclr	a4,a5,28,3
1c001fe0:	c711                	beqz	a4,1c001fec <__mulsf3+0x1be>
1c001fe2:	f647b733          	p.bclr	a4,a5,27,4
1c001fe6:	00472363          	p.beqimm	a4,4,1c001fec <__mulsf3+0x1be>
1c001fea:	0791                	addi	a5,a5,4
1c001fec:	00579713          	slli	a4,a5,0x5
1c001ff0:	02074263          	bltz	a4,1c002014 <__mulsf3+0x1e6>
1c001ff4:	0037d713          	srli	a4,a5,0x3
1c001ff8:	4681                	li	a3,0
1c001ffa:	b77d                	j	1c001fa8 <__mulsf3+0x17a>
1c001ffc:	00400737          	lui	a4,0x400
1c002000:	0ff00693          	li	a3,255
1c002004:	4881                	li	a7,0
1c002006:	b74d                	j	1c001fa8 <__mulsf3+0x17a>
1c002008:	4701                	li	a4,0
1c00200a:	0ff00693          	li	a3,255
1c00200e:	bf69                	j	1c001fa8 <__mulsf3+0x17a>
1c002010:	4701                	li	a4,0
1c002012:	b7dd                	j	1c001ff8 <__mulsf3+0x1ca>
1c002014:	4701                	li	a4,0
1c002016:	4685                	li	a3,1
1c002018:	bf41                	j	1c001fa8 <__mulsf3+0x17a>

1c00201a <__fixsfsi>:
1c00201a:	cf751733          	p.extractu	a4,a0,7,23
1c00201e:	07e00613          	li	a2,126
1c002022:	ec0517b3          	p.extractu	a5,a0,22,0
1c002026:	01f55693          	srli	a3,a0,0x1f
1c00202a:	04e67163          	bleu	a4,a2,1c00206c <__fixsfsi+0x52>
1c00202e:	09d00613          	li	a2,157
1c002032:	00e67863          	bleu	a4,a2,1c002042 <__fixsfsi+0x28>
1c002036:	80000537          	lui	a0,0x80000
1c00203a:	fff54513          	not	a0,a0
1c00203e:	9536                	add	a0,a0,a3
1c002040:	8082                	ret
1c002042:	c177c533          	p.bset	a0,a5,0,23
1c002046:	09500793          	li	a5,149
1c00204a:	00e7da63          	ble	a4,a5,1c00205e <__fixsfsi+0x44>
1c00204e:	f6a70713          	addi	a4,a4,-150 # 3fff6a <__L2+0x37ff6a>
1c002052:	00e51533          	sll	a0,a0,a4
1c002056:	ce81                	beqz	a3,1c00206e <__fixsfsi+0x54>
1c002058:	40a00533          	neg	a0,a0
1c00205c:	8082                	ret
1c00205e:	09600793          	li	a5,150
1c002062:	40e78733          	sub	a4,a5,a4
1c002066:	00e55533          	srl	a0,a0,a4
1c00206a:	b7f5                	j	1c002056 <__fixsfsi+0x3c>
1c00206c:	4501                	li	a0,0
1c00206e:	8082                	ret

1c002070 <__floatsisf>:
1c002070:	cd51                	beqz	a0,1c00210c <__floatsisf+0x9c>
1c002072:	87aa                	mv	a5,a0
1c002074:	01f55593          	srli	a1,a0,0x1f
1c002078:	00055463          	bgez	a0,1c002080 <__floatsisf+0x10>
1c00207c:	40a007b3          	neg	a5,a0
1c002080:	46fd                	li	a3,31
1c002082:	10079733          	p.fl1	a4,a5
1c002086:	40e68733          	sub	a4,a3,a4
1c00208a:	09e00693          	li	a3,158
1c00208e:	8e99                	sub	a3,a3,a4
1c002090:	09600613          	li	a2,150
1c002094:	02d64063          	blt	a2,a3,1c0020b4 <__floatsisf+0x44>
1c002098:	4621                	li	a2,8
1c00209a:	00e65563          	ble	a4,a2,1c0020a4 <__floatsisf+0x34>
1c00209e:	1761                	addi	a4,a4,-8
1c0020a0:	00e797b3          	sll	a5,a5,a4
1c0020a4:	4501                	li	a0,0
1c0020a6:	ec07a533          	p.insert	a0,a5,22,0
1c0020aa:	cf76a533          	p.insert	a0,a3,7,23
1c0020ae:	c1f5a533          	p.insert	a0,a1,0,31
1c0020b2:	8082                	ret
1c0020b4:	09900613          	li	a2,153
1c0020b8:	00d65d63          	ble	a3,a2,1c0020d2 <__floatsisf+0x62>
1c0020bc:	4615                	li	a2,5
1c0020be:	8e19                	sub	a2,a2,a4
1c0020c0:	01b70513          	addi	a0,a4,27
1c0020c4:	00c7d633          	srl	a2,a5,a2
1c0020c8:	00a797b3          	sll	a5,a5,a0
1c0020cc:	00f037b3          	snez	a5,a5
1c0020d0:	8fd1                	or	a5,a5,a2
1c0020d2:	4615                	li	a2,5
1c0020d4:	00e65663          	ble	a4,a2,1c0020e0 <__floatsisf+0x70>
1c0020d8:	ffb70613          	addi	a2,a4,-5
1c0020dc:	00c797b3          	sll	a5,a5,a2
1c0020e0:	f837b533          	p.bclr	a0,a5,28,3
1c0020e4:	c1a7b633          	p.bclr	a2,a5,0,26
1c0020e8:	c511                	beqz	a0,1c0020f4 <__floatsisf+0x84>
1c0020ea:	f647b7b3          	p.bclr	a5,a5,27,4
1c0020ee:	0047a363          	p.beqimm	a5,4,1c0020f4 <__floatsisf+0x84>
1c0020f2:	0611                	addi	a2,a2,4
1c0020f4:	00561793          	slli	a5,a2,0x5
1c0020f8:	0007d763          	bgez	a5,1c002106 <__floatsisf+0x96>
1c0020fc:	09f00693          	li	a3,159
1c002100:	c1a63633          	p.bclr	a2,a2,0,26
1c002104:	8e99                	sub	a3,a3,a4
1c002106:	00365793          	srli	a5,a2,0x3
1c00210a:	bf69                	j	1c0020a4 <__floatsisf+0x34>
1c00210c:	4781                	li	a5,0
1c00210e:	4681                	li	a3,0
1c002110:	4581                	li	a1,0
1c002112:	bf49                	j	1c0020a4 <__floatsisf+0x34>

1c002114 <__floatunsisf>:
1c002114:	4701                	li	a4,0
1c002116:	c11d                	beqz	a0,1c00213c <__floatunsisf+0x28>
1c002118:	477d                	li	a4,31
1c00211a:	100517b3          	p.fl1	a5,a0
1c00211e:	40f707b3          	sub	a5,a4,a5
1c002122:	09e00713          	li	a4,158
1c002126:	8f1d                	sub	a4,a4,a5
1c002128:	09600693          	li	a3,150
1c00212c:	02e6c063          	blt	a3,a4,1c00214c <__floatunsisf+0x38>
1c002130:	46a1                	li	a3,8
1c002132:	00f6d563          	ble	a5,a3,1c00213c <__floatunsisf+0x28>
1c002136:	17e1                	addi	a5,a5,-8
1c002138:	00f51533          	sll	a0,a0,a5
1c00213c:	4781                	li	a5,0
1c00213e:	ec0527b3          	p.insert	a5,a0,22,0
1c002142:	cf7727b3          	p.insert	a5,a4,7,23
1c002146:	c1f7b533          	p.bclr	a0,a5,0,31
1c00214a:	8082                	ret
1c00214c:	09900693          	li	a3,153
1c002150:	00e6dd63          	ble	a4,a3,1c00216a <__floatunsisf+0x56>
1c002154:	01b78693          	addi	a3,a5,27 # 40001b <__L2+0x38001b>
1c002158:	4615                	li	a2,5
1c00215a:	00d516b3          	sll	a3,a0,a3
1c00215e:	8e1d                	sub	a2,a2,a5
1c002160:	00d036b3          	snez	a3,a3
1c002164:	00c55533          	srl	a0,a0,a2
1c002168:	8d55                	or	a0,a0,a3
1c00216a:	4695                	li	a3,5
1c00216c:	00f6d663          	ble	a5,a3,1c002178 <__floatunsisf+0x64>
1c002170:	ffb78693          	addi	a3,a5,-5
1c002174:	00d51533          	sll	a0,a0,a3
1c002178:	f8353633          	p.bclr	a2,a0,28,3
1c00217c:	c1a536b3          	p.bclr	a3,a0,0,26
1c002180:	c611                	beqz	a2,1c00218c <__floatunsisf+0x78>
1c002182:	f6453533          	p.bclr	a0,a0,27,4
1c002186:	00452363          	p.beqimm	a0,4,1c00218c <__floatunsisf+0x78>
1c00218a:	0691                	addi	a3,a3,4
1c00218c:	00569613          	slli	a2,a3,0x5
1c002190:	00065763          	bgez	a2,1c00219e <__floatunsisf+0x8a>
1c002194:	09f00713          	li	a4,159
1c002198:	c1a6b6b3          	p.bclr	a3,a3,0,26
1c00219c:	8f1d                	sub	a4,a4,a5
1c00219e:	0036d513          	srli	a0,a3,0x3
1c0021a2:	bf69                	j	1c00213c <__floatunsisf+0x28>

1c0021a4 <__extendsfdf2>:
1c0021a4:	cf7516b3          	p.extractu	a3,a0,7,23
1c0021a8:	00168793          	addi	a5,a3,1
1c0021ac:	ee87b7b3          	p.bclr	a5,a5,23,8
1c0021b0:	4605                	li	a2,1
1c0021b2:	ec051733          	p.extractu	a4,a0,22,0
1c0021b6:	817d                	srli	a0,a0,0x1f
1c0021b8:	02f65163          	ble	a5,a2,1c0021da <__extendsfdf2+0x36>
1c0021bc:	00375793          	srli	a5,a4,0x3
1c0021c0:	38068693          	addi	a3,a3,896
1c0021c4:	0776                	slli	a4,a4,0x1d
1c0021c6:	4601                	li	a2,0
1c0021c8:	e607a633          	p.insert	a2,a5,19,0
1c0021cc:	d546a633          	p.insert	a2,a3,10,20
1c0021d0:	c1f52633          	p.insert	a2,a0,0,31
1c0021d4:	85b2                	mv	a1,a2
1c0021d6:	853a                	mv	a0,a4
1c0021d8:	8082                	ret
1c0021da:	ee85                	bnez	a3,1c002212 <__extendsfdf2+0x6e>
1c0021dc:	c729                	beqz	a4,1c002226 <__extendsfdf2+0x82>
1c0021de:	47fd                	li	a5,31
1c0021e0:	10071633          	p.fl1	a2,a4
1c0021e4:	40c78633          	sub	a2,a5,a2
1c0021e8:	47a9                	li	a5,10
1c0021ea:	00c7ce63          	blt	a5,a2,1c002206 <__extendsfdf2+0x62>
1c0021ee:	47ad                	li	a5,11
1c0021f0:	8f91                	sub	a5,a5,a2
1c0021f2:	01560693          	addi	a3,a2,21
1c0021f6:	00f757b3          	srl	a5,a4,a5
1c0021fa:	00d71733          	sll	a4,a4,a3
1c0021fe:	38900693          	li	a3,905
1c002202:	8e91                	sub	a3,a3,a2
1c002204:	b7c9                	j	1c0021c6 <__extendsfdf2+0x22>
1c002206:	ff560793          	addi	a5,a2,-11
1c00220a:	00f717b3          	sll	a5,a4,a5
1c00220e:	4701                	li	a4,0
1c002210:	b7fd                	j	1c0021fe <__extendsfdf2+0x5a>
1c002212:	4781                	li	a5,0
1c002214:	c711                	beqz	a4,1c002220 <__extendsfdf2+0x7c>
1c002216:	00375793          	srli	a5,a4,0x3
1c00221a:	c137c7b3          	p.bset	a5,a5,0,19
1c00221e:	0776                	slli	a4,a4,0x1d
1c002220:	7ff00693          	li	a3,2047
1c002224:	b74d                	j	1c0021c6 <__extendsfdf2+0x22>
1c002226:	4781                	li	a5,0
1c002228:	4681                	li	a3,0
1c00222a:	bf71                	j	1c0021c6 <__extendsfdf2+0x22>

1c00222c <__truncdfsf2>:
1c00222c:	e6059633          	p.extractu	a2,a1,19,0
1c002230:	d5459833          	p.extractu	a6,a1,10,20
1c002234:	01d55793          	srli	a5,a0,0x1d
1c002238:	060e                	slli	a2,a2,0x3
1c00223a:	8e5d                	or	a2,a2,a5
1c00223c:	00180793          	addi	a5,a6,1
1c002240:	e8b7b7b3          	p.bclr	a5,a5,20,11
1c002244:	4685                	li	a3,1
1c002246:	81fd                	srli	a1,a1,0x1f
1c002248:	00351713          	slli	a4,a0,0x3
1c00224c:	08f6d663          	ble	a5,a3,1c0022d8 <__truncdfsf2+0xac>
1c002250:	c8080693          	addi	a3,a6,-896
1c002254:	0fe00793          	li	a5,254
1c002258:	08d7cf63          	blt	a5,a3,1c0022f6 <__truncdfsf2+0xca>
1c00225c:	04d04e63          	bgtz	a3,1c0022b8 <__truncdfsf2+0x8c>
1c002260:	57a5                	li	a5,-23
1c002262:	0cf6c963          	blt	a3,a5,1c002334 <__truncdfsf2+0x108>
1c002266:	4579                	li	a0,30
1c002268:	8d15                	sub	a0,a0,a3
1c00226a:	47fd                	li	a5,31
1c00226c:	c1764633          	p.bset	a2,a2,0,23
1c002270:	02a7c063          	blt	a5,a0,1c002290 <__truncdfsf2+0x64>
1c002274:	c8280813          	addi	a6,a6,-894
1c002278:	010717b3          	sll	a5,a4,a6
1c00227c:	00f037b3          	snez	a5,a5
1c002280:	01061633          	sll	a2,a2,a6
1c002284:	00a75533          	srl	a0,a4,a0
1c002288:	8fd1                	or	a5,a5,a2
1c00228a:	8fc9                	or	a5,a5,a0
1c00228c:	4681                	li	a3,0
1c00228e:	a82d                	j	1c0022c8 <__truncdfsf2+0x9c>
1c002290:	57f9                	li	a5,-2
1c002292:	40d786b3          	sub	a3,a5,a3
1c002296:	02000793          	li	a5,32
1c00229a:	00d656b3          	srl	a3,a2,a3
1c00229e:	4881                	li	a7,0
1c0022a0:	00f50663          	beq	a0,a5,1c0022ac <__truncdfsf2+0x80>
1c0022a4:	ca280813          	addi	a6,a6,-862
1c0022a8:	010618b3          	sll	a7,a2,a6
1c0022ac:	00e8e7b3          	or	a5,a7,a4
1c0022b0:	00f037b3          	snez	a5,a5
1c0022b4:	8fd5                	or	a5,a5,a3
1c0022b6:	bfd9                	j	1c00228c <__truncdfsf2+0x60>
1c0022b8:	051a                	slli	a0,a0,0x6
1c0022ba:	00a03533          	snez	a0,a0
1c0022be:	060e                	slli	a2,a2,0x3
1c0022c0:	01d75793          	srli	a5,a4,0x1d
1c0022c4:	8e49                	or	a2,a2,a0
1c0022c6:	8fd1                	or	a5,a5,a2
1c0022c8:	f837b733          	p.bclr	a4,a5,28,3
1c0022cc:	cb05                	beqz	a4,1c0022fc <__truncdfsf2+0xd0>
1c0022ce:	f647b733          	p.bclr	a4,a5,27,4
1c0022d2:	06473363          	p.bneimm	a4,4,1c002338 <__truncdfsf2+0x10c>
1c0022d6:	a01d                	j	1c0022fc <__truncdfsf2+0xd0>
1c0022d8:	00e667b3          	or	a5,a2,a4
1c0022dc:	00081563          	bnez	a6,1c0022e6 <__truncdfsf2+0xba>
1c0022e0:	00f037b3          	snez	a5,a5
1c0022e4:	b765                	j	1c00228c <__truncdfsf2+0x60>
1c0022e6:	0ff00693          	li	a3,255
1c0022ea:	cb89                	beqz	a5,1c0022fc <__truncdfsf2+0xd0>
1c0022ec:	00361793          	slli	a5,a2,0x3
1c0022f0:	c197c7b3          	p.bset	a5,a5,0,25
1c0022f4:	bfd1                	j	1c0022c8 <__truncdfsf2+0x9c>
1c0022f6:	4781                	li	a5,0
1c0022f8:	0ff00693          	li	a3,255
1c0022fc:	00579713          	slli	a4,a5,0x5
1c002300:	00075963          	bgez	a4,1c002312 <__truncdfsf2+0xe6>
1c002304:	0685                	addi	a3,a3,1
1c002306:	0ff00713          	li	a4,255
1c00230a:	02e68963          	beq	a3,a4,1c00233c <__truncdfsf2+0x110>
1c00230e:	c1a7b7b3          	p.bclr	a5,a5,0,26
1c002312:	0ff00713          	li	a4,255
1c002316:	838d                	srli	a5,a5,0x3
1c002318:	00e69663          	bne	a3,a4,1c002324 <__truncdfsf2+0xf8>
1c00231c:	c781                	beqz	a5,1c002324 <__truncdfsf2+0xf8>
1c00231e:	004007b7          	lui	a5,0x400
1c002322:	4581                	li	a1,0
1c002324:	4501                	li	a0,0
1c002326:	ec07a533          	p.insert	a0,a5,22,0
1c00232a:	cf76a533          	p.insert	a0,a3,7,23
1c00232e:	c1f5a533          	p.insert	a0,a1,0,31
1c002332:	8082                	ret
1c002334:	4785                	li	a5,1
1c002336:	4681                	li	a3,0
1c002338:	0791                	addi	a5,a5,4
1c00233a:	b7c9                	j	1c0022fc <__truncdfsf2+0xd0>
1c00233c:	4781                	li	a5,0
1c00233e:	bfd1                	j	1c002312 <__truncdfsf2+0xe6>

1c002340 <cpu_perf_get>:
static inline unsigned int cpu_perf_get(const unsigned int counterId) {
#ifndef PLP_NO_PERF_COUNTERS
  unsigned int value = 0;

  // This is stupid! But I really don't know how else we could do that
  switch(counterId) {
1c002340:	14f52563          	p.beqimm	a0,15,1c00248a <cpu_perf_get+0x14a>
1c002344:	47bd                	li	a5,15
1c002346:	02a7e463          	bltu	a5,a0,1c00236e <cpu_perf_get+0x2e>
1c00234a:	14752363          	p.beqimm	a0,7,1c002490 <cpu_perf_get+0x150>
1c00234e:	479d                	li	a5,7
1c002350:	04a7e163          	bltu	a5,a0,1c002392 <cpu_perf_get+0x52>
1c002354:	0e352763          	p.beqimm	a0,3,1c002442 <cpu_perf_get+0x102>
1c002358:	478d                	li	a5,3
1c00235a:	06a7ee63          	bltu	a5,a0,1c0023d6 <cpu_perf_get+0x96>
1c00235e:	10152a63          	p.beqimm	a0,1,1c002472 <cpu_perf_get+0x132>
1c002362:	4785                	li	a5,1
1c002364:	0aa7ea63          	bltu	a5,a0,1c002418 <cpu_perf_get+0xd8>
   case  0: asm volatile ("csrr %0, 0x780" : "=r" (value)); break;
1c002368:	78002573          	csrr	a0,pccr0
1c00236c:	8082                	ret
  switch(counterId) {
1c00236e:	47dd                	li	a5,23
1c002370:	10f50463          	beq	a0,a5,1c002478 <cpu_perf_get+0x138>
1c002374:	02a7ec63          	bltu	a5,a0,1c0023ac <cpu_perf_get+0x6c>
1c002378:	47cd                	li	a5,19
1c00237a:	0af50863          	beq	a0,a5,1c00242a <cpu_perf_get+0xea>
1c00237e:	06a7ef63          	bltu	a5,a0,1c0023fc <cpu_perf_get+0xbc>
1c002382:	47c5                	li	a5,17
1c002384:	0ef50163          	beq	a0,a5,1c002466 <cpu_perf_get+0x126>
1c002388:	0ca7e063          	bltu	a5,a0,1c002448 <cpu_perf_get+0x108>
   case 11: asm volatile ("csrr %0, 0x78B" : "=r" (value)); break;
   case 12: asm volatile ("csrr %0, 0x78C" : "=r" (value)); break;
   case 13: asm volatile ("csrr %0, 0x78D" : "=r" (value)); break;
   case 14: asm volatile ("csrr %0, 0x78E" : "=r" (value)); break;
   case 15: asm volatile ("csrr %0, 0x78F" : "=r" (value)); break;
   case 16: asm volatile ("csrr %0, 0x790" : "=r" (value)); break;
1c00238c:	79002573          	csrr	a0,pccr16
1c002390:	8082                	ret
  switch(counterId) {
1c002392:	08b52f63          	p.beqimm	a0,11,1c002430 <cpu_perf_get+0xf0>
1c002396:	47ad                	li	a5,11
1c002398:	02a7e763          	bltu	a5,a0,1c0023c6 <cpu_perf_get+0x86>
1c00239c:	0e952463          	p.beqimm	a0,9,1c002484 <cpu_perf_get+0x144>
1c0023a0:	47a5                	li	a5,9
1c0023a2:	06a7e863          	bltu	a5,a0,1c002412 <cpu_perf_get+0xd2>
   case  8: asm volatile ("csrr %0, 0x788" : "=r" (value)); break;
1c0023a6:	78802573          	csrr	a0,pccr8
1c0023aa:	8082                	ret
  switch(counterId) {
1c0023ac:	47ed                	li	a5,27
1c0023ae:	08f50763          	beq	a0,a5,1c00243c <cpu_perf_get+0xfc>
1c0023b2:	02a7ea63          	bltu	a5,a0,1c0023e6 <cpu_perf_get+0xa6>
1c0023b6:	47e5                	li	a5,25
1c0023b8:	0af50463          	beq	a0,a5,1c002460 <cpu_perf_get+0x120>
1c0023bc:	06a7e463          	bltu	a5,a0,1c002424 <cpu_perf_get+0xe4>
   case 19: asm volatile ("csrr %0, 0x793" : "=r" (value)); break;
   case 20: asm volatile ("csrr %0, 0x794" : "=r" (value)); break;
   case 21: asm volatile ("csrr %0, 0x795" : "=r" (value)); break;
   case 22: asm volatile ("csrr %0, 0x796" : "=r" (value)); break;
   case 23: asm volatile ("csrr %0, 0x797" : "=r" (value)); break;
   case 24: asm volatile ("csrr %0, 0x798" : "=r" (value)); break;
1c0023c0:	79802573          	csrr	a0,pccr24
1c0023c4:	8082                	ret
  switch(counterId) {
1c0023c6:	0ad52c63          	p.beqimm	a0,13,1c00247e <cpu_perf_get+0x13e>
1c0023ca:	47b5                	li	a5,13
1c0023cc:	04a7e063          	bltu	a5,a0,1c00240c <cpu_perf_get+0xcc>
   case 12: asm volatile ("csrr %0, 0x78C" : "=r" (value)); break;
1c0023d0:	78c02573          	csrr	a0,pccr12
1c0023d4:	8082                	ret
  switch(counterId) {
1c0023d6:	06552f63          	p.beqimm	a0,5,1c002454 <cpu_perf_get+0x114>
1c0023da:	4795                	li	a5,5
1c0023dc:	04a7e163          	bltu	a5,a0,1c00241e <cpu_perf_get+0xde>
   case  4: asm volatile ("csrr %0, 0x784" : "=r" (value)); break;
1c0023e0:	78402573          	csrr	a0,pccr4
1c0023e4:	8082                	ret
  switch(counterId) {
1c0023e6:	47f5                	li	a5,29
1c0023e8:	06f50963          	beq	a0,a5,1c00245a <cpu_perf_get+0x11a>
1c0023ec:	04f56563          	bltu	a0,a5,1c002436 <cpu_perf_get+0xf6>
1c0023f0:	47f9                	li	a5,30
1c0023f2:	0af51263          	bne	a0,a5,1c002496 <cpu_perf_get+0x156>
   case 25: asm volatile ("csrr %0, 0x799" : "=r" (value)); break;
   case 26: asm volatile ("csrr %0, 0x79A" : "=r" (value)); break;
   case 27: asm volatile ("csrr %0, 0x79B" : "=r" (value)); break;
   case 28: asm volatile ("csrr %0, 0x79C" : "=r" (value)); break;
   case 29: asm volatile ("csrr %0, 0x79D" : "=r" (value)); break;
   case 30: asm volatile ("csrr %0, 0x79E" : "=r" (value)); break;
1c0023f6:	79e02573          	csrr	a0,pccr30
1c0023fa:	8082                	ret
  switch(counterId) {
1c0023fc:	47d5                	li	a5,21
1c0023fe:	06f50763          	beq	a0,a5,1c00246c <cpu_perf_get+0x12c>
1c002402:	04a7e663          	bltu	a5,a0,1c00244e <cpu_perf_get+0x10e>
   case 20: asm volatile ("csrr %0, 0x794" : "=r" (value)); break;
1c002406:	79402573          	csrr	a0,pccr20
1c00240a:	8082                	ret
   case 14: asm volatile ("csrr %0, 0x78E" : "=r" (value)); break;
1c00240c:	78e02573          	csrr	a0,pccr14
1c002410:	8082                	ret
   case 10: asm volatile ("csrr %0, 0x78A" : "=r" (value)); break;
1c002412:	78a02573          	csrr	a0,pccr10
1c002416:	8082                	ret
   case  2: asm volatile ("csrr %0, 0x782" : "=r" (value)); break;
1c002418:	78202573          	csrr	a0,pccr2
1c00241c:	8082                	ret
   case  6: asm volatile ("csrr %0, 0x786" : "=r" (value)); break;
1c00241e:	78602573          	csrr	a0,pccr6
1c002422:	8082                	ret
   case 26: asm volatile ("csrr %0, 0x79A" : "=r" (value)); break;
1c002424:	79a02573          	csrr	a0,pccr26
1c002428:	8082                	ret
   case 19: asm volatile ("csrr %0, 0x793" : "=r" (value)); break;
1c00242a:	79302573          	csrr	a0,pccr19
1c00242e:	8082                	ret
   case 11: asm volatile ("csrr %0, 0x78B" : "=r" (value)); break;
1c002430:	78b02573          	csrr	a0,pccr11
1c002434:	8082                	ret
   case 28: asm volatile ("csrr %0, 0x79C" : "=r" (value)); break;
1c002436:	79c02573          	csrr	a0,pccr28
1c00243a:	8082                	ret
   case 27: asm volatile ("csrr %0, 0x79B" : "=r" (value)); break;
1c00243c:	79b02573          	csrr	a0,pccr27
1c002440:	8082                	ret
   case  3: asm volatile ("csrr %0, 0x783" : "=r" (value)); break;
1c002442:	78302573          	csrr	a0,pccr3
1c002446:	8082                	ret
   case 18: asm volatile ("csrr %0, 0x792" : "=r" (value)); break;
1c002448:	79202573          	csrr	a0,pccr18
1c00244c:	8082                	ret
   case 22: asm volatile ("csrr %0, 0x796" : "=r" (value)); break;
1c00244e:	79602573          	csrr	a0,pccr22
1c002452:	8082                	ret
   case  5: asm volatile ("csrr %0, 0x785" : "=r" (value)); break;
1c002454:	78502573          	csrr	a0,pccr5
1c002458:	8082                	ret
   case 29: asm volatile ("csrr %0, 0x79D" : "=r" (value)); break;
1c00245a:	79d02573          	csrr	a0,pccr29
1c00245e:	8082                	ret
   case 25: asm volatile ("csrr %0, 0x799" : "=r" (value)); break;
1c002460:	79902573          	csrr	a0,pccr25
1c002464:	8082                	ret
   case 17: asm volatile ("csrr %0, 0x791" : "=r" (value)); break;
1c002466:	79102573          	csrr	a0,pccr17
1c00246a:	8082                	ret
   case 21: asm volatile ("csrr %0, 0x795" : "=r" (value)); break;
1c00246c:	79502573          	csrr	a0,pccr21
1c002470:	8082                	ret
   case  1: asm volatile ("csrr %0, 0x781" : "=r" (value)); break;
1c002472:	78102573          	csrr	a0,pccr1
1c002476:	8082                	ret
   case 23: asm volatile ("csrr %0, 0x797" : "=r" (value)); break;
1c002478:	79702573          	csrr	a0,pccr23
1c00247c:	8082                	ret
   case 13: asm volatile ("csrr %0, 0x78D" : "=r" (value)); break;
1c00247e:	78d02573          	csrr	a0,pccr13
1c002482:	8082                	ret
   case  9: asm volatile ("csrr %0, 0x789" : "=r" (value)); break;
1c002484:	78902573          	csrr	a0,pccr9
1c002488:	8082                	ret
   case 15: asm volatile ("csrr %0, 0x78F" : "=r" (value)); break;
1c00248a:	78f02573          	csrr	a0,pccr15
1c00248e:	8082                	ret
   case  7: asm volatile ("csrr %0, 0x787" : "=r" (value)); break;
1c002490:	78702573          	csrr	a0,pccr7
1c002494:	8082                	ret
  unsigned int value = 0;
1c002496:	4501                	li	a0,0
  }
  return value;
#else
  return 0;
#endif
}
1c002498:	8082                	ret

1c00249a <pi_perf_read.constprop.3>:
  {
    return timer_count_get(timer_base_fc(0, 0));
  }
  else
  {
    return cpu_perf_get(event);
1c00249a:	4501                	li	a0,0
1c00249c:	b555                	j	1c002340 <cpu_perf_get>

1c00249e <img2file>:

    return 0;
}

void img2file(uint8_t *imgBuff, int height, int width, char* fileName)
{
1c00249e:	1101                	addi	sp,sp,-32
1c0024a0:	c64e                	sw	s3,12(sp)
1c0024a2:	c452                	sw	s4,8(sp)
1c0024a4:	89ae                	mv	s3,a1
1c0024a6:	8a2a                	mv	s4,a0
    if(!strcmp(fileName, NULL)) fileName = "OUT";
1c0024a8:	4581                	li	a1,0
1c0024aa:	8536                	mv	a0,a3
{
1c0024ac:	cc22                	sw	s0,24(sp)
1c0024ae:	c84a                	sw	s2,16(sp)
1c0024b0:	ce06                	sw	ra,28(sp)
1c0024b2:	ca26                	sw	s1,20(sp)
1c0024b4:	8436                	mv	s0,a3
1c0024b6:	8932                	mv	s2,a2
    if(!strcmp(fileName, NULL)) fileName = "OUT";
1c0024b8:	717040ef          	jal	ra,1c0073ce <strcmp>
1c0024bc:	e509                	bnez	a0,1c0024c6 <img2file+0x28>
1c0024be:	1c009437          	lui	s0,0x1c009
1c0024c2:	b0c40413          	addi	s0,s0,-1268 # 1c008b0c <__clz_tab+0x1b4>

    sprintf(imgName, "../../../img_%s.ppm", fileName);
1c0024c6:	1c0094b7          	lui	s1,0x1c009
1c0024ca:	1c0095b7          	lui	a1,0x1c009
1c0024ce:	8622                	mv	a2,s0
1c0024d0:	b1058593          	addi	a1,a1,-1264 # 1c008b10 <__clz_tab+0x1b8>
1c0024d4:	3cc48513          	addi	a0,s1,972 # 1c0093cc <imgName>
1c0024d8:	6a7050ef          	jal	ra,1c00837e <sprintf>
    printf("Ecriture de l'image dans le ficher : %s\n", imgName);
1c0024dc:	1c009537          	lui	a0,0x1c009
1c0024e0:	3cc48593          	addi	a1,s1,972
1c0024e4:	b2450513          	addi	a0,a0,-1244 # 1c008b24 <__clz_tab+0x1cc>
1c0024e8:	26c050ef          	jal	ra,1c007754 <printf>
    //WriteImageToFile(imgName, CAMERA_WIDTH, CAMERA_HEIGHT, sizeof(uint8_t), imgBuff, GRAY_SCALE_IO);
    WriteImageToFile(imgName, width, height, sizeof(uint8_t), imgBuff, GRAY_SCALE_IO);

}
1c0024ec:	4462                	lw	s0,24(sp)
1c0024ee:	40f2                	lw	ra,28(sp)
    WriteImageToFile(imgName, width, height, sizeof(uint8_t), imgBuff, GRAY_SCALE_IO);
1c0024f0:	8752                	mv	a4,s4
1c0024f2:	864e                	mv	a2,s3
}
1c0024f4:	4a22                	lw	s4,8(sp)
1c0024f6:	49b2                	lw	s3,12(sp)
    WriteImageToFile(imgName, width, height, sizeof(uint8_t), imgBuff, GRAY_SCALE_IO);
1c0024f8:	85ca                	mv	a1,s2
1c0024fa:	3cc48513          	addi	a0,s1,972
}
1c0024fe:	4942                	lw	s2,16(sp)
1c002500:	44d2                	lw	s1,20(sp)
    WriteImageToFile(imgName, width, height, sizeof(uint8_t), imgBuff, GRAY_SCALE_IO);
1c002502:	4785                	li	a5,1
1c002504:	4685                	li	a3,1
}
1c002506:	6105                	addi	sp,sp,32
    WriteImageToFile(imgName, width, height, sizeof(uint8_t), imgBuff, GRAY_SCALE_IO);
1c002508:	3550006f          	j	1c00305c <WriteImageToFile>

1c00250c <get_image>:

uint8_t *get_image()
{
    printf("Capture de l'image\n");
1c00250c:	1c009537          	lui	a0,0x1c009
{
1c002510:	715d                	addi	sp,sp,-80
    printf("Capture de l'image\n");
1c002512:	a5850513          	addi	a0,a0,-1448 # 1c008a58 <__clz_tab+0x100>
{
1c002516:	c686                	sw	ra,76(sp)
1c002518:	c2a6                	sw	s1,68(sp)
1c00251a:	de4e                	sw	s3,60(sp)
1c00251c:	c4a2                	sw	s0,72(sp)
1c00251e:	c0ca                	sw	s2,64(sp)
    int32_t errors = 0;
    
    uint8_t *imgBuff;
    imgBuff = (uint8_t *) pi_l2_malloc((CAMERA_WIDTH * CAMERA_HEIGHT) * sizeof(uint8_t));
1c002520:	69cd                	lui	s3,0x13
    printf("Capture de l'image\n");
1c002522:	09c050ef          	jal	ra,1c0075be <puts>
    imgBuff = (uint8_t *) pi_l2_malloc((CAMERA_WIDTH * CAMERA_HEIGHT) * sizeof(uint8_t));
1c002526:	c0098513          	addi	a0,s3,-1024 # 12c00 <__L1Cl+0x2c00>
1c00252a:	4b6030ef          	jal	ra,1c0059e0 <pi_l2_malloc>
1c00252e:	84aa                	mv	s1,a0
    printf("CAMERA_HEIGHT = %d et CAMERA_WIDTH = %d, %d\n", CAMERA_HEIGHT, CAMERA_WIDTH, sizeof(uint8_t));
1c002530:	1c009537          	lui	a0,0x1c009
1c002534:	4685                	li	a3,1
1c002536:	14000613          	li	a2,320
1c00253a:	0f000593          	li	a1,240
1c00253e:	a6c50513          	addi	a0,a0,-1428 # 1c008a6c <__clz_tab+0x114>
1c002542:	212050ef          	jal	ra,1c007754 <printf>
    
    if (imgBuff == NULL)
1c002546:	ccd1                	beqz	s1,1c0025e2 <get_image+0xd6>
    pi_himax_conf_init(&cam_conf);
1c002548:	0068                	addi	a0,sp,12
1c00254a:	415010ef          	jal	ra,1c00415e <pi_himax_conf_init>
    pi_open_from_conf(device, &cam_conf);
1c00254e:	1c009437          	lui	s0,0x1c009
1c002552:	3c040513          	addi	a0,s0,960 # 1c0093c0 <_edata>
1c002556:	006c                	addi	a1,sp,12
1c002558:	3dd020ef          	jal	ra,1c005134 <pi_open_from_conf>
    if (pi_camera_open(device))
1c00255c:	3c040513          	addi	a0,s0,960
    pi_open_from_conf(device, &cam_conf);
1c002560:	3c040913          	addi	s2,s0,960
    if (pi_camera_open(device))
1c002564:	72a010ef          	jal	ra,1c003c8e <pi_camera_open>
1c002568:	e13d                	bnez	a0,1c0025ce <get_image+0xc2>
    pi_time_wait_us(100000);
1c00256a:	6561                	lui	a0,0x18
1c00256c:	6a050513          	addi	a0,a0,1696 # 186a0 <__L1Cl+0x86a0>
1c002570:	556030ef          	jal	ra,1c005ac6 <pi_time_wait_us>
};

static inline int32_t pi_camera_control(struct pi_device *device, pi_camera_cmd_e cmd, void *arg)
{
  pi_camera_api_t *api = (pi_camera_api_t *)device->api;
  return api->control(device, cmd, arg);
1c002574:	00092783          	lw	a5,0(s2)
1c002578:	4601                	li	a2,0
1c00257a:	458d                	li	a1,3
1c00257c:	479c                	lw	a5,8(a5)
1c00257e:	3c040513          	addi	a0,s0,960
1c002582:	9782                	jalr	a5
        pi_task_callback(&task, cam_handler, NULL);
        pi_camera_capture_async(&cam, imgBuff, CAMERA_WIDTH * CAMERA_HEIGHT, &task);
        pi_camera_control(&cam, PI_CAMERA_CMD_START, 0);
        pi_task_wait_on(&task);
    #else
        printf("On est en synchrone\n");
1c002584:	1c009537          	lui	a0,0x1c009
1c002588:	af850513          	addi	a0,a0,-1288 # 1c008af8 <__clz_tab+0x1a0>
1c00258c:	032050ef          	jal	ra,1c0075be <puts>
1c002590:	00092783          	lw	a5,0(s2)
1c002594:	4601                	li	a2,0
1c002596:	4589                	li	a1,2
1c002598:	479c                	lw	a5,8(a5)
1c00259a:	3c040513          	addi	a0,s0,960
1c00259e:	9782                	jalr	a5
        pi_camera_control(&cam, PI_CAMERA_CMD_START, 0);
        pi_camera_capture(&cam, imgBuff, CAMERA_WIDTH * CAMERA_HEIGHT);
1c0025a0:	c0098613          	addi	a2,s3,-1024
1c0025a4:	85a6                	mv	a1,s1
1c0025a6:	3c040513          	addi	a0,s0,960
1c0025aa:	6f0010ef          	jal	ra,1c003c9a <pi_camera_capture>
1c0025ae:	00092783          	lw	a5,0(s2)
1c0025b2:	3c040513          	addi	a0,s0,960
1c0025b6:	4601                	li	a2,0
1c0025b8:	479c                	lw	a5,8(a5)
1c0025ba:	458d                	li	a1,3
1c0025bc:	9782                	jalr	a5




    return(imgBuff);
}
1c0025be:	40b6                	lw	ra,76(sp)
1c0025c0:	4426                	lw	s0,72(sp)
1c0025c2:	8526                	mv	a0,s1
1c0025c4:	4906                	lw	s2,64(sp)
1c0025c6:	4496                	lw	s1,68(sp)
1c0025c8:	59f2                	lw	s3,60(sp)
1c0025ca:	6161                	addi	sp,sp,80
1c0025cc:	8082                	ret
        printf("Failed to open camera : %ld\n", errors);
1c0025ce:	1c009537          	lui	a0,0x1c009
1c0025d2:	55fd                	li	a1,-1
1c0025d4:	ad850513          	addi	a0,a0,-1320 # 1c008ad8 <__clz_tab+0x180>
1c0025d8:	17c050ef          	jal	ra,1c007754 <printf>
  return -1;
}

static inline void pmsis_exit(int err)
{
  exit(err);
1c0025dc:	5579                	li	a0,-2
1c0025de:	084050ef          	jal	ra,1c007662 <exit>
        printf("Failed to allocate Memory for Image, asking for: %d * %d\n", CAMERA_WIDTH, CAMERA_HEIGHT);
1c0025e2:	1c009537          	lui	a0,0x1c009
1c0025e6:	0f000613          	li	a2,240
1c0025ea:	14000593          	li	a1,320
1c0025ee:	a9c50513          	addi	a0,a0,-1380 # 1c008a9c <__clz_tab+0x144>
1c0025f2:	162050ef          	jal	ra,1c007754 <printf>
1c0025f6:	557d                	li	a0,-1
1c0025f8:	06a050ef          	jal	ra,1c007662 <exit>

1c0025fc <printImage>:

void printImage(uint8_t *imgBuff, int height, int width)
{
    for (int i=0; i<height; i++)
1c0025fc:	04b05c63          	blez	a1,1c002654 <printImage+0x58>
{
1c002600:	1101                	addi	sp,sp,-32
1c002602:	c84a                	sw	s2,16(sp)
1c002604:	c64e                	sw	s3,12(sp)
1c002606:	c452                	sw	s4,8(sp)
1c002608:	c256                	sw	s5,4(sp)
1c00260a:	ce06                	sw	ra,28(sp)
1c00260c:	cc22                	sw	s0,24(sp)
1c00260e:	ca26                	sw	s1,20(sp)
1c002610:	8a32                	mv	s4,a2
1c002612:	8aae                	mv	s5,a1
    for (int i=0; i<height; i++)
1c002614:	4981                	li	s3,0
1c002616:	1c009937          	lui	s2,0x1c009
1c00261a:	00aa04b3          	add	s1,s4,a0
    {
        for (int j=0; j<width; j++)
1c00261e:	842a                	mv	s0,a0
1c002620:	01405a63          	blez	s4,1c002634 <printImage+0x38>
        {
            printf("%02X", imgBuff[width*i + j]);
1c002624:	0014458b          	p.lbu	a1,1(s0!)
1c002628:	b7490513          	addi	a0,s2,-1164 # 1c008b74 <__clz_tab+0x21c>
1c00262c:	128050ef          	jal	ra,1c007754 <printf>
        for (int j=0; j<width; j++)
1c002630:	fe941ae3          	bne	s0,s1,1c002624 <printImage+0x28>
        }
        printf("\n");
1c002634:	4529                	li	a0,10
1c002636:	7ff040ef          	jal	ra,1c007634 <putchar>
    for (int i=0; i<height; i++)
1c00263a:	0985                	addi	s3,s3,1
1c00263c:	8526                	mv	a0,s1
1c00263e:	fd3a9ee3          	bne	s5,s3,1c00261a <printImage+0x1e>
    }
}
1c002642:	40f2                	lw	ra,28(sp)
1c002644:	4462                	lw	s0,24(sp)
1c002646:	44d2                	lw	s1,20(sp)
1c002648:	4942                	lw	s2,16(sp)
1c00264a:	49b2                	lw	s3,12(sp)
1c00264c:	4a22                	lw	s4,8(sp)
1c00264e:	4a92                	lw	s5,4(sp)
1c002650:	6105                	addi	sp,sp,32
1c002652:	8082                	ret
1c002654:	8082                	ret

1c002656 <run>:

void run()
{
1c002656:	1141                	addi	sp,sp,-16
1c002658:	c606                	sw	ra,12(sp)
1c00265a:	c422                	sw	s0,8(sp)
  asm volatile ("csrw 0x7A0, %0" : "+r" (eventMask));
1c00265c:	4785                	li	a5,1
1c00265e:	7a079073          	csrw	pcer,a5
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002662:	014027f3          	csrr	a5,uhartid
  if (hal_is_fc())
1c002666:	02000713          	li	a4,32
  return (hart_id >> 5) & 0x3f;
1c00266a:	ca5797b3          	p.extractu	a5,a5,5,5
1c00266e:	0ee78c63          	beq	a5,a4,1c002766 <run+0x110>

static inline uint32_t timer_start_hi_get(uint32_t base) { return ARCHI_READ(base, TIMER_START_HI_OFFSET); }
static inline void timer_start_hi_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_START_HI_OFFSET, value); }

static inline uint32_t timer_reset_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_RESET_LO_OFFSET); }
static inline void timer_reset_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_RESET_LO_OFFSET, value); }
1c002672:	102007b7          	lui	a5,0x10200
1c002676:	4705                	li	a4,1
1c002678:	40078793          	addi	a5,a5,1024 # 10200400 <__l1_end+0x2003e0>
1c00267c:	02e7a023          	sw	a4,32(a5)
  asm volatile ("csrw 0x79F, %0" :: "r" (value));
1c002680:	4781                	li	a5,0
1c002682:	79f79073          	csrw	pccr31,a5
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002686:	014027f3          	csrr	a5,uhartid
  if (hal_is_fc())
1c00268a:	02000713          	li	a4,32
  return (hart_id >> 5) & 0x3f;
1c00268e:	ca5797b3          	p.extractu	a5,a5,5,5
1c002692:	10e78b63          	beq	a5,a4,1c0027a8 <run+0x152>
static inline void timer_start_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_START_LO_OFFSET, value); }
1c002696:	102007b7          	lui	a5,0x10200
1c00269a:	4705                	li	a4,1
1c00269c:	40078793          	addi	a5,a5,1024 # 10200400 <__l1_end+0x2003e0>
1c0026a0:	00e7ac23          	sw	a4,24(a5)
  asm volatile ("csrw 0x7A1, %0" :: "r" (confMask));
1c0026a4:	478d                	li	a5,3
1c0026a6:	7a179073          	csrw	pcmr,a5
    uint8_t *my_imgBuff = NULL;

    pi_perf_conf(1<<PI_PERF_ACTIVE_CYCLES);
    pi_perf_reset();
    pi_perf_start();
    my_imgBuff = get_image();
1c0026aa:	358d                	jal	1c00250c <get_image>
    img2file(my_imgBuff, CAMERA_HEIGHT, CAMERA_WIDTH, "big");
1c0026ac:	1c0096b7          	lui	a3,0x1c009
1c0026b0:	b7c68693          	addi	a3,a3,-1156 # 1c008b7c <__clz_tab+0x224>
1c0026b4:	14000613          	li	a2,320
1c0026b8:	0f000593          	li	a1,240
    my_imgBuff = get_image();
1c0026bc:	842a                	mv	s0,a0
    img2file(my_imgBuff, CAMERA_HEIGHT, CAMERA_WIDTH, "big");
1c0026be:	33c5                	jal	1c00249e <img2file>

    printf("Nb_cycle fonction get_image %10d \n", pi_perf_read(PI_PERF_ACTIVE_CYCLES));   
1c0026c0:	3be9                	jal	1c00249a <pi_perf_read.constprop.3>
1c0026c2:	85aa                	mv	a1,a0
1c0026c4:	1c009537          	lui	a0,0x1c009
1c0026c8:	b8050513          	addi	a0,a0,-1152 # 1c008b80 <__clz_tab+0x228>
1c0026cc:	088050ef          	jal	ra,1c007754 <printf>
    printf("image pointer = %p\n", my_imgBuff);
1c0026d0:	1c009537          	lui	a0,0x1c009
1c0026d4:	85a2                	mv	a1,s0
1c0026d6:	ba450513          	addi	a0,a0,-1116 # 1c008ba4 <__clz_tab+0x24c>
1c0026da:	07a050ef          	jal	ra,1c007754 <printf>
  if (hal_is_fc())
1c0026de:	02000713          	li	a4,32
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0026e2:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c0026e6:	ca5797b3          	p.extractu	a5,a5,5,5
1c0026ea:	0ae78463          	beq	a5,a4,1c002792 <run+0x13c>
static inline void timer_reset_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_RESET_LO_OFFSET, value); }
1c0026ee:	102007b7          	lui	a5,0x10200
1c0026f2:	4705                	li	a4,1
1c0026f4:	40078793          	addi	a5,a5,1024 # 10200400 <__l1_end+0x2003e0>
1c0026f8:	02e7a023          	sw	a4,32(a5)
  asm volatile ("csrw 0x79F, %0" :: "r" (value));
1c0026fc:	4781                	li	a5,0
1c0026fe:	79f79073          	csrw	pccr31,a5
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002702:	014027f3          	csrr	a5,uhartid
  if (hal_is_fc())
1c002706:	02000713          	li	a4,32
  return (hart_id >> 5) & 0x3f;
1c00270a:	ca5797b3          	p.extractu	a5,a5,5,5
1c00270e:	06e78763          	beq	a5,a4,1c00277c <run+0x126>
static inline void timer_start_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_START_LO_OFFSET, value); }
1c002712:	102007b7          	lui	a5,0x10200
1c002716:	4705                	li	a4,1
1c002718:	40078793          	addi	a5,a5,1024 # 10200400 <__l1_end+0x2003e0>
1c00271c:	00e7ac23          	sw	a4,24(a5)
  asm volatile ("csrw 0x7A1, %0" :: "r" (confMask));
1c002720:	478d                	li	a5,3
1c002722:	7a179073          	csrw	pcmr,a5
    
    uint8_t *imgBuff_resized = NULL;
    pi_perf_reset();
    pi_perf_start();
    imgBuff_resized = formatage(my_imgBuff);
1c002726:	8522                	mv	a0,s0
1c002728:	2065                	jal	1c0027d0 <formatage>
1c00272a:	842a                	mv	s0,a0
    printf("Nb_cycle fonction formatage %10d \n", 		   pi_perf_read(PI_PERF_ACTIVE_CYCLES)); 
1c00272c:	33bd                	jal	1c00249a <pi_perf_read.constprop.3>
1c00272e:	85aa                	mv	a1,a0
1c002730:	1c009537          	lui	a0,0x1c009
1c002734:	bb850513          	addi	a0,a0,-1096 # 1c008bb8 <__clz_tab+0x260>
1c002738:	01c050ef          	jal	ra,1c007754 <printf>

    printImage(imgBuff_resized, 28, 28);
1c00273c:	4671                	li	a2,28
1c00273e:	45f1                	li	a1,28
1c002740:	8522                	mv	a0,s0
1c002742:	3d6d                	jal	1c0025fc <printImage>

    
    img2file(imgBuff_resized, 28, 28, "little");
1c002744:	1c0096b7          	lui	a3,0x1c009
1c002748:	bdc68693          	addi	a3,a3,-1060 # 1c008bdc <__clz_tab+0x284>
1c00274c:	4671                	li	a2,28
1c00274e:	45f1                	li	a1,28
1c002750:	8522                	mv	a0,s0
1c002752:	33b1                	jal	1c00249e <img2file>

    printf("Exiting...\n");
1c002754:	1c009537          	lui	a0,0x1c009
1c002758:	be450513          	addi	a0,a0,-1052 # 1c008be4 <__clz_tab+0x28c>
1c00275c:	663040ef          	jal	ra,1c0075be <puts>
1c002760:	4501                	li	a0,0
1c002762:	701040ef          	jal	ra,1c007662 <exit>
static inline void timer_reset_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_RESET_LO_OFFSET, value); }
1c002766:	002007b7          	lui	a5,0x200
1c00276a:	4705                	li	a4,1
1c00276c:	40078793          	addi	a5,a5,1024 # 200400 <__L2+0x180400>
1c002770:	02e7a023          	sw	a4,32(a5)
  asm volatile ("csrw 0x79F, %0" :: "r" (value));
1c002774:	4781                	li	a5,0
1c002776:	79f79073          	csrw	pccr31,a5
1c00277a:	b731                	j	1c002686 <run+0x30>
static inline void timer_start_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_START_LO_OFFSET, value); }
1c00277c:	002007b7          	lui	a5,0x200
1c002780:	4705                	li	a4,1
1c002782:	40078793          	addi	a5,a5,1024 # 200400 <__L2+0x180400>
1c002786:	00e7ac23          	sw	a4,24(a5)
  asm volatile ("csrw 0x7A1, %0" :: "r" (confMask));
1c00278a:	478d                	li	a5,3
1c00278c:	7a179073          	csrw	pcmr,a5
1c002790:	bf59                	j	1c002726 <run+0xd0>
static inline void timer_reset_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_RESET_LO_OFFSET, value); }
1c002792:	002007b7          	lui	a5,0x200
1c002796:	4705                	li	a4,1
1c002798:	40078793          	addi	a5,a5,1024 # 200400 <__L2+0x180400>
1c00279c:	02e7a023          	sw	a4,32(a5)
  asm volatile ("csrw 0x79F, %0" :: "r" (value));
1c0027a0:	4781                	li	a5,0
1c0027a2:	79f79073          	csrw	pccr31,a5
1c0027a6:	bfb1                	j	1c002702 <run+0xac>
static inline void timer_start_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_START_LO_OFFSET, value); }
1c0027a8:	002007b7          	lui	a5,0x200
1c0027ac:	4705                	li	a4,1
1c0027ae:	40078793          	addi	a5,a5,1024 # 200400 <__L2+0x180400>
1c0027b2:	00e7ac23          	sw	a4,24(a5)
  asm volatile ("csrw 0x7A1, %0" :: "r" (confMask));
1c0027b6:	478d                	li	a5,3
1c0027b8:	7a179073          	csrw	pcmr,a5
1c0027bc:	b5fd                	j	1c0026aa <run+0x54>

1c0027be <main>:
    pmsis_exit(0);
}

int main(void)
{
    printf("\n\t*** PMSIS Camera with Himax ***\n\n");
1c0027be:	1c009537          	lui	a0,0x1c009
{
1c0027c2:	1141                	addi	sp,sp,-16
    printf("\n\t*** PMSIS Camera with Himax ***\n\n");
1c0027c4:	b5050513          	addi	a0,a0,-1200 # 1c008b50 <__clz_tab+0x1f8>
{
1c0027c8:	c606                	sw	ra,12(sp)
    printf("\n\t*** PMSIS Camera with Himax ***\n\n");
1c0027ca:	5f5040ef          	jal	ra,1c0075be <puts>
  ((void (*)())arg)();
1c0027ce:	3561                	jal	1c002656 <run>

1c0027d0 <formatage>:
#include "format.h"


/******************* Image formating *******************/
unsigned char *formatage(uint8_t *imgBuff0)
{
1c0027d0:	711d                	addi	sp,sp,-96
  int coord_x_max = 0;
  int coord_x_min = 0;
  int coord_y_max = 0;
  int coord_y_min = 0;

  int MOY_LUMINOSITE = 0;
1c0027d2:	67cd                	lui	a5,0x13
{
1c0027d4:	c2d6                	sw	s5,68(sp)
1c0027d6:	ce86                	sw	ra,92(sp)
1c0027d8:	cca2                	sw	s0,88(sp)
1c0027da:	caa6                	sw	s1,84(sp)
1c0027dc:	c8ca                	sw	s2,80(sp)
1c0027de:	c6ce                	sw	s3,76(sp)
1c0027e0:	c4d2                	sw	s4,72(sp)
1c0027e2:	c0da                	sw	s6,64(sp)
1c0027e4:	de5e                	sw	s7,60(sp)
1c0027e6:	dc62                	sw	s8,56(sp)
1c0027e8:	da66                	sw	s9,52(sp)
1c0027ea:	d86a                	sw	s10,48(sp)
1c0027ec:	d66e                	sw	s11,44(sp)
1c0027ee:	8aaa                	mv	s5,a0
1c0027f0:	86aa                	mv	a3,a0
  int MOY_LUMINOSITE = 0;
1c0027f2:	4701                	li	a4,0
1c0027f4:	c0078793          	addi	a5,a5,-1024 # 12c00 <__L1Cl+0x2c00>
1c0027f8:	0047c0fb          	lp.setup	x1,a5,1c002800 <formatage+0x30>
  for(uint32_t id = 0; id < CAMERA_WIDTH*CAMERA_HEIGHT; id++)
  {
    MOY_LUMINOSITE = imgBuff0[id] + MOY_LUMINOSITE;
1c0027fc:	0016c60b          	p.lbu	a2,1(a3!)
1c002800:	9732                	add	a4,a4,a2
  }

  MOY_LUMINOSITE = MOY_LUMINOSITE / (CAMERA_WIDTH*CAMERA_HEIGHT);
1c002802:	67cd                	lui	a5,0x13
1c002804:	c0078913          	addi	s2,a5,-1024 # 12c00 <__L1Cl+0x2c00>
1c002808:	03274933          	div	s2,a4,s2
1c00280c:	ac078513          	addi	a0,a5,-1344
1c002810:	ec000f13          	li	t5,-320
1c002814:	ac178793          	addi	a5,a5,-1343
1c002818:	4e85                	li	t4,1
1c00281a:	00fa8733          	add	a4,s5,a5
1c00281e:	140a8613          	addi	a2,s5,320
1c002822:	9556                	add	a0,a0,s5
1c002824:	86d6                	mv	a3,s5
  int diag_4 = 0;
1c002826:	4e01                	li	t3,0
  int diag_3 = 0;
1c002828:	4481                	li	s1,0
  int diag_2 = 0;
1c00282a:	4301                	li	t1,0
  int diag_1 = 0;
1c00282c:	4801                	li	a6,0
1c00282e:	415f0f33          	sub	t5,t5,s5
1c002832:	415e8eb3          	sub	t4,t4,s5
1c002836:	0f000593          	li	a1,240
1c00283a:	ff290793          	addi	a5,s2,-14
1c00283e:	02c5c0fb          	lp.setup	x1,a1,1c002896 <formatage+0xc6>
  //printf("MOY_LUMINOSITE = %d \n", MOY_LUMINOSITE);
    
  for(uint32_t idx = 0; idx < CAMERA_HEIGHT; idx++)
  {
    if((imgBuff0[(idx+1)*CAMERA_WIDTH - idx] > (MOY_LUMINOSITE - 15)) && (diag_1 == 0))
1c002842:	00064883          	lbu	a7,0(a2)
1c002846:	00f8c663          	blt	a7,a5,1c002852 <formatage+0x82>
1c00284a:	00081463          	bnez	a6,1c002852 <formatage+0x82>
1c00284e:	00cf0833          	add	a6,t5,a2
    diag_1 = idx*CAMERA_WIDTH - idx;

    if((imgBuff0[(CAMERA_WIDTH*(CAMERA_HEIGHT-1-idx))+1+idx] > (MOY_LUMINOSITE - 15)) && (diag_2 == 0))
1c002852:	00074883          	lbu	a7,0(a4)
1c002856:	00f8c663          	blt	a7,a5,1c002862 <formatage+0x92>
1c00285a:	00031463          	bnez	t1,1c002862 <formatage+0x92>
1c00285e:	41570333          	sub	t1,a4,s5
    diag_2 = (CAMERA_WIDTH*(CAMERA_HEIGHT-1-idx))+1+idx;

    if((imgBuff0[(idx*(CAMERA_WIDTH+1)) + idx] > (MOY_LUMINOSITE - 15)) && (diag_3 == 0))
1c002862:	0006c883          	lbu	a7,0(a3)
1c002866:	00f8c563          	blt	a7,a5,1c002870 <formatage+0xa0>
1c00286a:	e099                	bnez	s1,1c002870 <formatage+0xa0>
1c00286c:	415684b3          	sub	s1,a3,s5
    diag_3 = idx*(CAMERA_WIDTH+1) + idx;

    if((imgBuff0[(CAMERA_WIDTH*(CAMERA_HEIGHT-1))-idx] > (MOY_LUMINOSITE - 15)) && (diag_4 == 0))
1c002870:	fff5488b          	p.lbu	a7,-1(a0!)
1c002874:	00f8c663          	blt	a7,a5,1c002880 <formatage+0xb0>
1c002878:	000e1463          	bnez	t3,1c002880 <formatage+0xb0>
1c00287c:	00ae8e33          	add	t3,t4,a0
    diag_4 = (CAMERA_WIDTH*(CAMERA_HEIGHT-1))-idx;

    if(diag_1 != 0 && diag_2 != 0 && diag_3 != 0 && diag_4 != 0)
1c002880:	00080763          	beqz	a6,1c00288e <formatage+0xbe>
1c002884:	00030563          	beqz	t1,1c00288e <formatage+0xbe>
1c002888:	c099                	beqz	s1,1c00288e <formatage+0xbe>
1c00288a:	000e1863          	bnez	t3,1c00289a <formatage+0xca>
1c00288e:	13f60613          	addi	a2,a2,319
1c002892:	14268693          	addi	a3,a3,322
1c002896:	ec170713          	addi	a4,a4,-319
    break;
  }

  ab_1 = (diag_1 % CAMERA_WIDTH);
1c00289a:	14000793          	li	a5,320
1c00289e:	02f866b3          	rem	a3,a6,a5
  ord_1 = (diag_1 / CAMERA_WIDTH); //valeur absolue : directement car int
  ord_2 = (diag_2 / CAMERA_WIDTH);
  ord_3 = (diag_3 / CAMERA_WIDTH);
  ord_4 = (diag_4 / CAMERA_WIDTH);

  if (abs(162 - ab_1) < abs(162 - ab_2))
1c0028a2:	0a200713          	li	a4,162
  ab_2 = (diag_2 % CAMERA_WIDTH);
1c0028a6:	02f36633          	rem	a2,t1,a5
  if (abs(162 - ab_1) < abs(162 - ab_2))
1c0028aa:	40d705b3          	sub	a1,a4,a3
1c0028ae:	040588b3          	p.avg	a7,a1,zero
1c0028b2:	8f11                	sub	a4,a4,a2
1c0028b4:	04070533          	p.avg	a0,a4,zero
  ab_3 = (diag_3 % CAMERA_WIDTH);
1c0028b8:	02f4e433          	rem	s0,s1,a5
  ab_4 = (diag_4 % CAMERA_WIDTH);
1c0028bc:	02fe6eb3          	rem	t4,t3,a5
  ord_1 = (diag_1 / CAMERA_WIDTH); //valeur absolue : directement car int
1c0028c0:	02f84833          	div	a6,a6,a5
  ord_2 = (diag_2 / CAMERA_WIDTH);
1c0028c4:	02f34333          	div	t1,t1,a5
  ord_3 = (diag_3 / CAMERA_WIDTH);
1c0028c8:	02f4c4b3          	div	s1,s1,a5
  ord_4 = (diag_4 / CAMERA_WIDTH);
1c0028cc:	02fe47b3          	div	a5,t3,a5
  if (abs(162 - ab_1) < abs(162 - ab_2))
1c0028d0:	00a8c563          	blt	a7,a0,1c0028da <formatage+0x10a>
1c0028d4:	88aa                	mv	a7,a0
1c0028d6:	85ba                	mv	a1,a4
  XA = ab_1;
  else
  XA = ab_2;
1c0028d8:	86b2                	mv	a3,a2

  if (abs(162 - ab_3) < abs(162 - ab_4))
1c0028da:	0a200713          	li	a4,162
1c0028de:	40870633          	sub	a2,a4,s0
1c0028e2:	41d70733          	sub	a4,a4,t4
1c0028e6:	04060533          	p.avg	a0,a2,zero
1c0028ea:	04070e33          	p.avg	t3,a4,zero
1c0028ee:	01c54563          	blt	a0,t3,1c0028f8 <formatage+0x128>
1c0028f2:	8572                	mv	a0,t3
1c0028f4:	863a                	mv	a2,a4
  XB = ab_3;
  else
  XB = ab_4;
1c0028f6:	8476                	mv	s0,t4

  if (abs(162 - XA) < abs(162 - XB))
1c0028f8:	00a8d463          	ble	a0,a7,1c002900 <formatage+0x130>
1c0028fc:	862e                	mv	a2,a1
  ab = XA;
1c0028fe:	8436                	mv	s0,a3
  else
  ab = XB;

  if (abs(122 - ord_1) < abs(122 - ord_2))
1c002900:	07a00713          	li	a4,122
1c002904:	410705b3          	sub	a1,a4,a6
1c002908:	40670733          	sub	a4,a4,t1
1c00290c:	040588b3          	p.avg	a7,a1,zero
1c002910:	040706b3          	p.avg	a3,a4,zero
1c002914:	00d8c563          	blt	a7,a3,1c00291e <formatage+0x14e>
1c002918:	88b6                	mv	a7,a3
1c00291a:	85ba                	mv	a1,a4
  YA = ord_1;
  else
  YA = ord_2;
1c00291c:	881a                	mv	a6,t1

  if (abs(122 - ord_3) < abs(122 - ord_4))
1c00291e:	07a00713          	li	a4,122
1c002922:	409706b3          	sub	a3,a4,s1
1c002926:	8f1d                	sub	a4,a4,a5
1c002928:	04068533          	p.avg	a0,a3,zero
1c00292c:	04070333          	p.avg	t1,a4,zero
1c002930:	00654563          	blt	a0,t1,1c00293a <formatage+0x16a>
1c002934:	851a                	mv	a0,t1
1c002936:	86ba                	mv	a3,a4
  YB = ord_3;
  else
  YB = ord_4;
1c002938:	84be                	mv	s1,a5

  if (abs(122 - YA) < abs(122 - YB))
1c00293a:	00a8d463          	ble	a0,a7,1c002942 <formatage+0x172>
1c00293e:	86ae                	mv	a3,a1
  ord = YA;
1c002940:	84c2                	mv	s1,a6
1c002942:	14400b13          	li	s6,324
1c002946:	408b0b33          	sub	s6,s6,s0
  else
  ord = YB;

  if((162 - ab) < 0)
1c00294a:	00064563          	bltz	a2,1c002954 <formatage+0x184>
1c00294e:	87a2                	mv	a5,s0
    coord_x_min = 162 - (ab - 162);
  }
  else
  {
    coord_x_min = ab;
    coord_x_max = 162 + (162 - ab);
1c002950:	845a                	mv	s0,s6
    coord_x_min = ab;
1c002952:	8b3e                	mv	s6,a5
1c002954:	0f400b93          	li	s7,244
1c002958:	409b8bb3          	sub	s7,s7,s1
  }

  if((122 - ord) < 0)
1c00295c:	0006c563          	bltz	a3,1c002966 <formatage+0x196>
1c002960:	87a6                	mv	a5,s1
    coord_y_max = ord;
  }
  else
  {
    coord_y_min = ord;
    coord_y_max = 122 + (122 - ord);
1c002962:	84de                	mv	s1,s7
    coord_y_min = ord;
1c002964:	8bbe                	mv	s7,a5
  }
  //printf("Nb_cycle TEST %10d \n", pi_perf_read(PI_PERF_ACTIVE_CYCLES)); 
  // Definition image avec couleur adaptée
  int CAM_WIDTH_RESIZE = coord_x_max - coord_x_min;
1c002966:	41640433          	sub	s0,s0,s6
  int CAM_HEIGHT_RESIZE = coord_y_max - coord_y_min;
1c00296a:	417484b3          	sub	s1,s1,s7
  unsigned char *imgBuff_resize;
  imgBuff_resize = (unsigned char *) pi_l2_malloc(CAM_WIDTH_RESIZE*CAM_HEIGHT_RESIZE* sizeof(unsigned char));
1c00296e:	02940a33          	mul	s4,s0,s1
1c002972:	8552                	mv	a0,s4
1c002974:	06c030ef          	jal	ra,1c0059e0 <pi_l2_malloc>
1c002978:	89aa                	mv	s3,a0
  printf("CAM_HEIGHT_RESIZE = %d, CAM_WIDTH_RESIZE = %d, %d\n", CAM_HEIGHT_RESIZE,CAM_WIDTH_RESIZE, sizeof(unsigned char));
1c00297a:	1c009537          	lui	a0,0x1c009
1c00297e:	4685                	li	a3,1
1c002980:	8622                	mv	a2,s0
1c002982:	85a6                	mv	a1,s1
1c002984:	c0850513          	addi	a0,a0,-1016 # 1c008c08 <__clz_tab+0x2b0>
1c002988:	5cd040ef          	jal	ra,1c007754 <printf>
  if(!imgBuff_resize)
1c00298c:	68098d63          	beqz	s3,1c003026 <formatage+0x856>
  {
    printf("imgBuff_resize malloc error\n");
    pmsis_exit(-1);
  }

  for(uint32_t idy = 0; idy < CAM_HEIGHT_RESIZE; idy++)
1c002990:	16048763          	beqz	s1,1c002afe <formatage+0x32e>
1c002994:	16040563          	beqz	s0,1c002afe <formatage+0x32e>
1c002998:	01748733          	add	a4,s1,s7
1c00299c:	002b9693          	slli	a3,s7,0x2
1c0029a0:	00271793          	slli	a5,a4,0x2
1c0029a4:	96de                	add	a3,a3,s7
1c0029a6:	97ba                	add	a5,a5,a4
1c0029a8:	069a                	slli	a3,a3,0x6
1c0029aa:	96da                	add	a3,a3,s6
1c0029ac:	079a                	slli	a5,a5,0x6
1c0029ae:	9b56                	add	s6,s6,s5
1c0029b0:	96d6                	add	a3,a3,s5
1c0029b2:	97da                	add	a5,a5,s6
  {
    for (uint32_t idx = 0; idx < CAM_WIDTH_RESIZE; idx++)
1c0029b4:	8f95                	sub	a5,a5,a3
1c0029b6:	ec078793          	addi	a5,a5,-320
1c0029ba:	00ccd737          	lui	a4,0xccd
1c0029be:	8399                	srli	a5,a5,0x6
1c0029c0:	ccd70713          	addi	a4,a4,-819 # cccccd <__L2+0xc4cccd>
1c0029c4:	02e787b3          	mul	a5,a5,a4
1c0029c8:	00843813          	sltiu	a6,s0,8
1c0029cc:	00184813          	xori	a6,a6,1
1c0029d0:	40d008b3          	neg	a7,a3
1c0029d4:	fa28b333          	p.bclr	t1,a7,29,2
1c0029d8:	85ce                	mv	a1,s3
1c0029da:	0ff87813          	andi	a6,a6,255
1c0029de:	cba7b7b3          	p.bclr	a5,a5,5,26
1c0029e2:	0785                	addi	a5,a5,1
1c0029e4:	08b7c07b          	lp.setup	x0,a5,1c002afa <formatage+0x32a>
1c0029e8:	00458713          	addi	a4,a1,4
1c0029ec:	00468613          	addi	a2,a3,4
1c0029f0:	04d73733          	p.sletu	a4,a4,a3
1c0029f4:	04b63633          	p.sletu	a2,a2,a1
1c0029f8:	8f51                	or	a4,a4,a2
1c0029fa:	0ff77713          	andi	a4,a4,255
1c0029fe:	41568f33          	sub	t5,a3,s5
1c002a02:	41358fb3          	sub	t6,a1,s3
1c002a06:	5e070b63          	beqz	a4,1c002ffc <formatage+0x82c>
1c002a0a:	5e080963          	beqz	a6,1c002ffc <formatage+0x82c>
1c002a0e:	fa28b633          	p.bclr	a2,a7,29,2
1c002a12:	4701                	li	a4,0
1c002a14:	c605                	beqz	a2,1c002a3c <formatage+0x26c>
    {
      imgBuff_resize[idx + idy*CAM_WIDTH_RESIZE] = imgBuff0[coord_x_min + idx + (coord_y_min+idy)*CAMERA_WIDTH];
1c002a16:	0006c503          	lbu	a0,0(a3)
    for (uint32_t idx = 0; idx < CAM_WIDTH_RESIZE; idx++)
1c002a1a:	4705                	li	a4,1
      imgBuff_resize[idx + idy*CAM_WIDTH_RESIZE] = imgBuff0[coord_x_min + idx + (coord_y_min+idy)*CAMERA_WIDTH];
1c002a1c:	00a58023          	sb	a0,0(a1)
1c002a20:	00162e63          	p.beqimm	a2,1,1c002a3c <formatage+0x26c>
1c002a24:	0016c503          	lbu	a0,1(a3)
    for (uint32_t idx = 0; idx < CAM_WIDTH_RESIZE; idx++)
1c002a28:	4709                	li	a4,2
      imgBuff_resize[idx + idy*CAM_WIDTH_RESIZE] = imgBuff0[coord_x_min + idx + (coord_y_min+idy)*CAMERA_WIDTH];
1c002a2a:	00a580a3          	sb	a0,1(a1)
1c002a2e:	00363763          	p.bneimm	a2,3,1c002a3c <formatage+0x26c>
1c002a32:	0026c503          	lbu	a0,2(a3)
    for (uint32_t idx = 0; idx < CAM_WIDTH_RESIZE; idx++)
1c002a36:	470d                	li	a4,3
      imgBuff_resize[idx + idy*CAM_WIDTH_RESIZE] = imgBuff0[coord_x_min + idx + (coord_y_min+idy)*CAMERA_WIDTH];
1c002a38:	00a58123          	sb	a0,2(a1)
1c002a3c:	40c40533          	sub	a0,s0,a2
    for (uint32_t idx = 0; idx < CAM_WIDTH_RESIZE; idx++)
1c002a40:	00255613          	srli	a2,a0,0x2
1c002a44:	00658e33          	add	t3,a1,t1
1c002a48:	00668eb3          	add	t4,a3,t1
1c002a4c:	5c060263          	beqz	a2,1c003010 <formatage+0x840>
1c002a50:	004640fb          	lp.setup	x1,a2,1c002a58 <formatage+0x288>
      imgBuff_resize[idx + idy*CAM_WIDTH_RESIZE] = imgBuff0[coord_x_min + idx + (coord_y_min+idy)*CAMERA_WIDTH];
1c002a54:	004ea28b          	p.lw	t0,4(t4!)
1c002a58:	005e222b          	p.sw	t0,4(t3!)
1c002a5c:	c2053633          	p.bclr	a2,a0,1,0
1c002a60:	9732                	add	a4,a4,a2
1c002a62:	08a60963          	beq	a2,a0,1c002af4 <formatage+0x324>
1c002a66:	00ea8633          	add	a2,s5,a4
1c002a6a:	967a                	add	a2,a2,t5
1c002a6c:	00064e03          	lbu	t3,0(a2)
1c002a70:	00e98533          	add	a0,s3,a4
    for (uint32_t idx = 0; idx < CAM_WIDTH_RESIZE; idx++)
1c002a74:	00170613          	addi	a2,a4,1
      imgBuff_resize[idx + idy*CAM_WIDTH_RESIZE] = imgBuff0[coord_x_min + idx + (coord_y_min+idy)*CAMERA_WIDTH];
1c002a78:	01c54fa3          	p.sb	t3,t6(a0)
    for (uint32_t idx = 0; idx < CAM_WIDTH_RESIZE; idx++)
1c002a7c:	06867c63          	bleu	s0,a2,1c002af4 <formatage+0x324>
      imgBuff_resize[idx + idy*CAM_WIDTH_RESIZE] = imgBuff0[coord_x_min + idx + (coord_y_min+idy)*CAMERA_WIDTH];
1c002a80:	00ca8533          	add	a0,s5,a2
1c002a84:	957a                	add	a0,a0,t5
1c002a86:	00054e03          	lbu	t3,0(a0)
1c002a8a:	00c98533          	add	a0,s3,a2
    for (uint32_t idx = 0; idx < CAM_WIDTH_RESIZE; idx++)
1c002a8e:	00270613          	addi	a2,a4,2
      imgBuff_resize[idx + idy*CAM_WIDTH_RESIZE] = imgBuff0[coord_x_min + idx + (coord_y_min+idy)*CAMERA_WIDTH];
1c002a92:	01c54fa3          	p.sb	t3,t6(a0)
    for (uint32_t idx = 0; idx < CAM_WIDTH_RESIZE; idx++)
1c002a96:	04867f63          	bleu	s0,a2,1c002af4 <formatage+0x324>
      imgBuff_resize[idx + idy*CAM_WIDTH_RESIZE] = imgBuff0[coord_x_min + idx + (coord_y_min+idy)*CAMERA_WIDTH];
1c002a9a:	00ca8533          	add	a0,s5,a2
1c002a9e:	957a                	add	a0,a0,t5
1c002aa0:	00054e03          	lbu	t3,0(a0)
1c002aa4:	00c98533          	add	a0,s3,a2
    for (uint32_t idx = 0; idx < CAM_WIDTH_RESIZE; idx++)
1c002aa8:	00370613          	addi	a2,a4,3
      imgBuff_resize[idx + idy*CAM_WIDTH_RESIZE] = imgBuff0[coord_x_min + idx + (coord_y_min+idy)*CAMERA_WIDTH];
1c002aac:	01c54fa3          	p.sb	t3,t6(a0)
    for (uint32_t idx = 0; idx < CAM_WIDTH_RESIZE; idx++)
1c002ab0:	04867263          	bleu	s0,a2,1c002af4 <formatage+0x324>
      imgBuff_resize[idx + idy*CAM_WIDTH_RESIZE] = imgBuff0[coord_x_min + idx + (coord_y_min+idy)*CAMERA_WIDTH];
1c002ab4:	00ca8533          	add	a0,s5,a2
1c002ab8:	957a                	add	a0,a0,t5
1c002aba:	00054e03          	lbu	t3,0(a0)
1c002abe:	00c98533          	add	a0,s3,a2
    for (uint32_t idx = 0; idx < CAM_WIDTH_RESIZE; idx++)
1c002ac2:	00470613          	addi	a2,a4,4
      imgBuff_resize[idx + idy*CAM_WIDTH_RESIZE] = imgBuff0[coord_x_min + idx + (coord_y_min+idy)*CAMERA_WIDTH];
1c002ac6:	01c54fa3          	p.sb	t3,t6(a0)
    for (uint32_t idx = 0; idx < CAM_WIDTH_RESIZE; idx++)
1c002aca:	02867563          	bleu	s0,a2,1c002af4 <formatage+0x324>
      imgBuff_resize[idx + idy*CAM_WIDTH_RESIZE] = imgBuff0[coord_x_min + idx + (coord_y_min+idy)*CAMERA_WIDTH];
1c002ace:	00ca8533          	add	a0,s5,a2
1c002ad2:	957a                	add	a0,a0,t5
1c002ad4:	00054503          	lbu	a0,0(a0)
1c002ad8:	964e                	add	a2,a2,s3
    for (uint32_t idx = 0; idx < CAM_WIDTH_RESIZE; idx++)
1c002ada:	0715                	addi	a4,a4,5
      imgBuff_resize[idx + idy*CAM_WIDTH_RESIZE] = imgBuff0[coord_x_min + idx + (coord_y_min+idy)*CAMERA_WIDTH];
1c002adc:	00a64fa3          	p.sb	a0,t6(a2)
    for (uint32_t idx = 0; idx < CAM_WIDTH_RESIZE; idx++)
1c002ae0:	00877a63          	bleu	s0,a4,1c002af4 <formatage+0x324>
      imgBuff_resize[idx + idy*CAM_WIDTH_RESIZE] = imgBuff0[coord_x_min + idx + (coord_y_min+idy)*CAMERA_WIDTH];
1c002ae4:	00ea8633          	add	a2,s5,a4
1c002ae8:	9f32                	add	t5,t5,a2
1c002aea:	000f4603          	lbu	a2,0(t5)
1c002aee:	974e                	add	a4,a4,s3
1c002af0:	00c74fa3          	p.sb	a2,t6(a4)
1c002af4:	95a2                	add	a1,a1,s0
1c002af6:	14068693          	addi	a3,a3,320
1c002afa:	ec088893          	addi	a7,a7,-320
    }
  }
  
  pi_l2_free(imgBuff0,(CAMERA_WIDTH * CAMERA_HEIGHT) * sizeof(uint8_t));
1c002afe:	65cd                	lui	a1,0x13
1c002b00:	8556                	mv	a0,s5
1c002b02:	c0058593          	addi	a1,a1,-1024 # 12c00 <__L1Cl+0x2c00>
1c002b06:	6e7020ef          	jal	ra,1c0059ec <pi_l2_free>

  //printImage(imgBuff_resize, CAM_WIDTH_RESIZE, CAM_HEIGHT_RESIZE);

  // Detection présence noir et binarisation
  uint32_t *indice_noir;
  indice_noir = pi_l2_malloc(CAM_WIDTH_RESIZE*CAM_HEIGHT_RESIZE* sizeof(uint32_t));
1c002b0a:	002a1a93          	slli	s5,s4,0x2
1c002b0e:	8556                	mv	a0,s5
1c002b10:	6d1020ef          	jal	ra,1c0059e0 <pi_l2_malloc>
  //printf("CAM_HEIGHT_RESIZE = %d et CAM_WIDTH_RESIZE = %d\n", CAM_HEIGHT_RESIZE, CAM_WIDTH_RESIZE);
  if(!indice_noir)
1c002b14:	50050063          	beqz	a0,1c003014 <formatage+0x844>
  {
    printf("error malloc indice_noir\n");
    pmsis_exit(-1);
  }

  for(uint32_t id = 0; id < CAM_HEIGHT_RESIZE*CAM_WIDTH_RESIZE; id++)
1c002b18:	520a0063          	beqz	s4,1c003038 <formatage+0x868>
1c002b1c:	fec90713          	addi	a4,s2,-20
1c002b20:	86ce                	mv	a3,s3
1c002b22:	4801                	li	a6,0
  int taux_noir = 0;
1c002b24:	4781                	li	a5,0
  {
    if(imgBuff_resize[id] < MOY_LUMINOSITE - 20)
    {
      imgBuff_resize[id] = 255;
1c002b26:	55fd                	li	a1,-1
1c002b28:	8652                	mv	a2,s4
    if(imgBuff_resize[id] < MOY_LUMINOSITE - 20)
1c002b2a:	0016c88b          	p.lbu	a7,1(a3!)
1c002b2e:	48e8da63          	ble	a4,a7,1c002fc2 <formatage+0x7f2>
      indice_noir[taux_noir] = id;
1c002b32:	00279893          	slli	a7,a5,0x2
      imgBuff_resize[id] = 255;
1c002b36:	feb68fa3          	sb	a1,-1(a3)
      indice_noir[taux_noir] = id;
1c002b3a:	010568a3          	p.sw	a6,a7(a0)
      taux_noir++;
1c002b3e:	0785                	addi	a5,a5,1
  for(uint32_t id = 0; id < CAM_HEIGHT_RESIZE*CAM_WIDTH_RESIZE; id++)
1c002b40:	0805                	addi	a6,a6,1
1c002b42:	167d                	addi	a2,a2,-1
1c002b44:	f27d                	bnez	a2,1c002b2a <formatage+0x35a>
  int imax_x = 0;
  int imin_y = CAM_HEIGHT_RESIZE;
  int imax_y = 0;

  // Détection de la position du chiffre et définition de sa taille
  for(int i = 0; i < taux_noir; i++)
1c002b46:	50078863          	beqz	a5,1c003056 <formatage+0x886>
1c002b4a:	078a                	slli	a5,a5,0x2
  int imax_x = 0;
1c002b4c:	17f1                	addi	a5,a5,-4
1c002b4e:	0027d813          	srli	a6,a5,0x2
1c002b52:	85aa                	mv	a1,a0
  int CAM_WIDTH_RESIZE = coord_x_max - coord_x_min;
1c002b54:	8722                	mv	a4,s0
  int imax_y = 0;
1c002b56:	4601                	li	a2,0
  int imax_x = 0;
1c002b58:	4781                	li	a5,0
1c002b5a:	0805                	addi	a6,a6,1
  {
      
    if (indice_noir[i] != (char)0)
1c002b5c:	0045a68b          	p.lw	a3,4(a1!)
1c002b60:	ce89                	beqz	a3,1c002b7a <formatage+0x3aa>
    {
      if((indice_noir[i] % CAM_WIDTH_RESIZE) < imin_x)
1c002b62:	0286f8b3          	remu	a7,a3,s0
      imin_x = indice_noir[i] % CAM_WIDTH_RESIZE;

      if((indice_noir[i] % CAM_WIDTH_RESIZE) > imax_x)
      imax_x = indice_noir[i] % CAM_WIDTH_RESIZE;

      if(indice_noir[i] / CAM_WIDTH_RESIZE > imax_y)
1c002b66:	0286d6b3          	divu	a3,a3,s0
      imin_x = indice_noir[i] % CAM_WIDTH_RESIZE;
1c002b6a:	05175733          	p.minu	a4,a4,a7
      imax_x = indice_noir[i] % CAM_WIDTH_RESIZE;
1c002b6e:	0517f7b3          	p.maxu	a5,a5,a7
      imax_y = indice_noir[i] / CAM_WIDTH_RESIZE;
1c002b72:	04d67633          	p.maxu	a2,a2,a3

      if(indice_noir[i] / CAM_WIDTH_RESIZE < imin_y)
      imin_y = indice_noir[i] / CAM_WIDTH_RESIZE;
1c002b76:	04d4d4b3          	p.minu	s1,s1,a3
1c002b7a:	187d                	addi	a6,a6,-1
1c002b7c:	fe0810e3          	bnez	a6,1c002b5c <formatage+0x38c>
  }

  pi_l2_free(indice_noir, CAM_WIDTH_RESIZE*CAM_HEIGHT_RESIZE*sizeof(uint32_t));

  int CAM_WIDTH_ADAPT = abs((imax_x+2) - (imin_x-2));
  int CAM_HEIGHT_ADAPT = abs((imax_y+2) - (imin_y-2));
1c002b80:	00260c13          	addi	s8,a2,2
  int CAM_WIDTH_ADAPT = abs((imax_x+2) - (imin_x-2));
1c002b84:	00278b13          	addi	s6,a5,2
1c002b88:	ffe70b93          	addi	s7,a4,-2
  int CAM_HEIGHT_ADAPT = abs((imax_y+2) - (imin_y-2));
1c002b8c:	14f9                	addi	s1,s1,-2
  pi_l2_free(indice_noir, CAM_WIDTH_RESIZE*CAM_HEIGHT_RESIZE*sizeof(uint32_t));
1c002b8e:	85d6                	mv	a1,s5
  int CAM_HEIGHT_ADAPT = abs((imax_y+2) - (imin_y-2));
1c002b90:	409c0933          	sub	s2,s8,s1
  int CAM_WIDTH_ADAPT = abs((imax_x+2) - (imin_x-2));
1c002b94:	417b0ab3          	sub	s5,s6,s7
  pi_l2_free(indice_noir, CAM_WIDTH_RESIZE*CAM_HEIGHT_RESIZE*sizeof(uint32_t));
1c002b98:	655020ef          	jal	ra,1c0059ec <pi_l2_free>
  int CAM_WIDTH_ADAPT = abs((imax_x+2) - (imin_x-2));
1c002b9c:	040a8ab3          	p.avg	s5,s5,zero
  int CAM_HEIGHT_ADAPT = abs((imax_y+2) - (imin_y-2));
1c002ba0:	04090933          	p.avg	s2,s2,zero

  unsigned char *imgBuff_adapt;
  
  imgBuff_adapt = (unsigned char *) pi_l2_malloc(CAM_WIDTH_ADAPT*CAM_HEIGHT_ADAPT*sizeof(unsigned char));
1c002ba4:	032a8733          	mul	a4,s5,s2
1c002ba8:	853a                	mv	a0,a4
1c002baa:	ca3a                	sw	a4,20(sp)
1c002bac:	635020ef          	jal	ra,1c0059e0 <pi_l2_malloc>
1c002bb0:	8caa                	mv	s9,a0
  printf("CAM_WIDTH_ADAPT = %d, CAM_HEIGHT_ADAPT = %d\n", CAM_WIDTH_ADAPT, CAM_HEIGHT_ADAPT);
1c002bb2:	1c009537          	lui	a0,0x1c009
1c002bb6:	864a                	mv	a2,s2
1c002bb8:	85d6                	mv	a1,s5
1c002bba:	c7450513          	addi	a0,a0,-908 # 1c008c74 <__clz_tab+0x31c>
1c002bbe:	397040ef          	jal	ra,1c007754 <printf>
  if(!imgBuff_adapt)
1c002bc2:	480c8163          	beqz	s9,1c003044 <formatage+0x874>
    printf("error malloc imgBuff_adapt\n");
    pmsis_exit(-1);
  }

  // Définition de la nouvelle image avec que le chiffre
  for(uint32_t idy = 0; idy < CAM_HEIGHT_ADAPT; idy++)
1c002bc6:	149c0763          	beq	s8,s1,1c002d14 <formatage+0x544>
1c002bca:	85de                	mv	a1,s7
1c002bcc:	428485b3          	p.mac	a1,s1,s0
1c002bd0:	157b0263          	beq	s6,s7,1c002d14 <formatage+0x544>
1c002bd4:	008ab513          	sltiu	a0,s5,8
1c002bd8:	00154513          	xori	a0,a0,1
1c002bdc:	95ce                	add	a1,a1,s3
1c002bde:	4309                	li	t1,2
1c002be0:	40b00e33          	neg	t3,a1
  {
    for(uint32_t idx = 0; idx < CAM_WIDTH_ADAPT; idx++)
    {
        
      imgBuff_adapt[idx + idy*CAM_WIDTH_ADAPT] = imgBuff_resize[ idx + imin_x - 2 + ((imin_y-2)*CAM_WIDTH_RESIZE) + (idy*CAM_WIDTH_RESIZE) ];
1c002be4:	882e                	mv	a6,a1
1c002be6:	8666                	mv	a2,s9
1c002be8:	0ff57513          	andi	a0,a0,255
1c002bec:	41330333          	sub	t1,t1,s3
    for(uint32_t idx = 0; idx < CAM_WIDTH_ADAPT; idx++)
1c002bf0:	88ca                	mv	a7,s2
1c002bf2:	08f8c07b          	lp.setup	x0,a7,1c002d10 <formatage+0x540>
1c002bf6:	00460793          	addi	a5,a2,4
1c002bfa:	00458713          	addi	a4,a1,4
1c002bfe:	04b7b7b3          	p.sletu	a5,a5,a1
1c002c02:	04c73733          	p.sletu	a4,a4,a2
1c002c06:	8fd9                	or	a5,a5,a4
1c002c08:	0ff7f793          	andi	a5,a5,255
1c002c0c:	41380fb3          	sub	t6,a6,s3
1c002c10:	41960f33          	sub	t5,a2,s9
1c002c14:	3c078a63          	beqz	a5,1c002fe8 <formatage+0x818>
1c002c18:	3c050863          	beqz	a0,1c002fe8 <formatage+0x818>
1c002c1c:	fa2e3733          	p.bclr	a4,t3,29,2
1c002c20:	4781                	li	a5,0
1c002c22:	c705                	beqz	a4,1c002c4a <formatage+0x47a>
      imgBuff_adapt[idx + idy*CAM_WIDTH_ADAPT] = imgBuff_resize[ idx + imin_x - 2 + ((imin_y-2)*CAM_WIDTH_RESIZE) + (idy*CAM_WIDTH_RESIZE) ];
1c002c24:	00084683          	lbu	a3,0(a6)
    for(uint32_t idx = 0; idx < CAM_WIDTH_ADAPT; idx++)
1c002c28:	4785                	li	a5,1
      imgBuff_adapt[idx + idy*CAM_WIDTH_ADAPT] = imgBuff_resize[ idx + imin_x - 2 + ((imin_y-2)*CAM_WIDTH_RESIZE) + (idy*CAM_WIDTH_RESIZE) ];
1c002c2a:	00d60023          	sb	a3,0(a2)
1c002c2e:	00172e63          	p.beqimm	a4,1,1c002c4a <formatage+0x47a>
1c002c32:	00184683          	lbu	a3,1(a6)
    for(uint32_t idx = 0; idx < CAM_WIDTH_ADAPT; idx++)
1c002c36:	4789                	li	a5,2
      imgBuff_adapt[idx + idy*CAM_WIDTH_ADAPT] = imgBuff_resize[ idx + imin_x - 2 + ((imin_y-2)*CAM_WIDTH_RESIZE) + (idy*CAM_WIDTH_RESIZE) ];
1c002c38:	00d600a3          	sb	a3,1(a2)
1c002c3c:	00373763          	p.bneimm	a4,3,1c002c4a <formatage+0x47a>
1c002c40:	00284683          	lbu	a3,2(a6)
    for(uint32_t idx = 0; idx < CAM_WIDTH_ADAPT; idx++)
1c002c44:	478d                	li	a5,3
      imgBuff_adapt[idx + idy*CAM_WIDTH_ADAPT] = imgBuff_resize[ idx + imin_x - 2 + ((imin_y-2)*CAM_WIDTH_RESIZE) + (idy*CAM_WIDTH_RESIZE) ];
1c002c46:	00d60123          	sb	a3,2(a2)
1c002c4a:	ffe70e93          	addi	t4,a4,-2
1c002c4e:	40ea83b3          	sub	t2,s5,a4
1c002c52:	00b306b3          	add	a3,t1,a1
1c002c56:	96f6                	add	a3,a3,t4
1c002c58:	977a                	add	a4,a4,t5
    for(uint32_t idx = 0; idx < CAM_WIDTH_ADAPT; idx++)
1c002c5a:	0023de93          	srli	t4,t2,0x2
1c002c5e:	9766                	add	a4,a4,s9
1c002c60:	96ce                	add	a3,a3,s3
1c002c62:	3c0e8f63          	beqz	t4,1c003040 <formatage+0x870>
1c002c66:	004ec0fb          	lp.setup	x1,t4,1c002c6e <formatage+0x49e>
      imgBuff_adapt[idx + idy*CAM_WIDTH_ADAPT] = imgBuff_resize[ idx + imin_x - 2 + ((imin_y-2)*CAM_WIDTH_RESIZE) + (idy*CAM_WIDTH_RESIZE) ];
1c002c6a:	0046a28b          	p.lw	t0,4(a3!)
1c002c6e:	0057222b          	p.sw	t0,4(a4!)
1c002c72:	c203b733          	p.bclr	a4,t2,1,0
1c002c76:	97ba                	add	a5,a5,a4
1c002c78:	08770963          	beq	a4,t2,1c002d0a <formatage+0x53a>
1c002c7c:	00f98733          	add	a4,s3,a5
1c002c80:	977e                	add	a4,a4,t6
1c002c82:	00074e83          	lbu	t4,0(a4)
1c002c86:	00fc86b3          	add	a3,s9,a5
    for(uint32_t idx = 0; idx < CAM_WIDTH_ADAPT; idx++)
1c002c8a:	00178713          	addi	a4,a5,1
      imgBuff_adapt[idx + idy*CAM_WIDTH_ADAPT] = imgBuff_resize[ idx + imin_x - 2 + ((imin_y-2)*CAM_WIDTH_RESIZE) + (idy*CAM_WIDTH_RESIZE) ];
1c002c8e:	01d6cf23          	p.sb	t4,t5(a3)
    for(uint32_t idx = 0; idx < CAM_WIDTH_ADAPT; idx++)
1c002c92:	07577c63          	bleu	s5,a4,1c002d0a <formatage+0x53a>
      imgBuff_adapt[idx + idy*CAM_WIDTH_ADAPT] = imgBuff_resize[ idx + imin_x - 2 + ((imin_y-2)*CAM_WIDTH_RESIZE) + (idy*CAM_WIDTH_RESIZE) ];
1c002c96:	00e986b3          	add	a3,s3,a4
1c002c9a:	96fe                	add	a3,a3,t6
1c002c9c:	0006ce83          	lbu	t4,0(a3)
1c002ca0:	00ec86b3          	add	a3,s9,a4
    for(uint32_t idx = 0; idx < CAM_WIDTH_ADAPT; idx++)
1c002ca4:	00278713          	addi	a4,a5,2
      imgBuff_adapt[idx + idy*CAM_WIDTH_ADAPT] = imgBuff_resize[ idx + imin_x - 2 + ((imin_y-2)*CAM_WIDTH_RESIZE) + (idy*CAM_WIDTH_RESIZE) ];
1c002ca8:	01d6cf23          	p.sb	t4,t5(a3)
    for(uint32_t idx = 0; idx < CAM_WIDTH_ADAPT; idx++)
1c002cac:	05577f63          	bleu	s5,a4,1c002d0a <formatage+0x53a>
      imgBuff_adapt[idx + idy*CAM_WIDTH_ADAPT] = imgBuff_resize[ idx + imin_x - 2 + ((imin_y-2)*CAM_WIDTH_RESIZE) + (idy*CAM_WIDTH_RESIZE) ];
1c002cb0:	00e986b3          	add	a3,s3,a4
1c002cb4:	96fe                	add	a3,a3,t6
1c002cb6:	0006ce83          	lbu	t4,0(a3)
1c002cba:	00ec86b3          	add	a3,s9,a4
    for(uint32_t idx = 0; idx < CAM_WIDTH_ADAPT; idx++)
1c002cbe:	00378713          	addi	a4,a5,3
      imgBuff_adapt[idx + idy*CAM_WIDTH_ADAPT] = imgBuff_resize[ idx + imin_x - 2 + ((imin_y-2)*CAM_WIDTH_RESIZE) + (idy*CAM_WIDTH_RESIZE) ];
1c002cc2:	01d6cf23          	p.sb	t4,t5(a3)
    for(uint32_t idx = 0; idx < CAM_WIDTH_ADAPT; idx++)
1c002cc6:	05577263          	bleu	s5,a4,1c002d0a <formatage+0x53a>
      imgBuff_adapt[idx + idy*CAM_WIDTH_ADAPT] = imgBuff_resize[ idx + imin_x - 2 + ((imin_y-2)*CAM_WIDTH_RESIZE) + (idy*CAM_WIDTH_RESIZE) ];
1c002cca:	00e986b3          	add	a3,s3,a4
1c002cce:	96fe                	add	a3,a3,t6
1c002cd0:	0006ce83          	lbu	t4,0(a3)
1c002cd4:	00ec86b3          	add	a3,s9,a4
    for(uint32_t idx = 0; idx < CAM_WIDTH_ADAPT; idx++)
1c002cd8:	00478713          	addi	a4,a5,4
      imgBuff_adapt[idx + idy*CAM_WIDTH_ADAPT] = imgBuff_resize[ idx + imin_x - 2 + ((imin_y-2)*CAM_WIDTH_RESIZE) + (idy*CAM_WIDTH_RESIZE) ];
1c002cdc:	01d6cf23          	p.sb	t4,t5(a3)
    for(uint32_t idx = 0; idx < CAM_WIDTH_ADAPT; idx++)
1c002ce0:	03577563          	bleu	s5,a4,1c002d0a <formatage+0x53a>
      imgBuff_adapt[idx + idy*CAM_WIDTH_ADAPT] = imgBuff_resize[ idx + imin_x - 2 + ((imin_y-2)*CAM_WIDTH_RESIZE) + (idy*CAM_WIDTH_RESIZE) ];
1c002ce4:	00e986b3          	add	a3,s3,a4
1c002ce8:	96fe                	add	a3,a3,t6
1c002cea:	0006c683          	lbu	a3,0(a3)
1c002cee:	9766                	add	a4,a4,s9
    for(uint32_t idx = 0; idx < CAM_WIDTH_ADAPT; idx++)
1c002cf0:	0795                	addi	a5,a5,5
      imgBuff_adapt[idx + idy*CAM_WIDTH_ADAPT] = imgBuff_resize[ idx + imin_x - 2 + ((imin_y-2)*CAM_WIDTH_RESIZE) + (idy*CAM_WIDTH_RESIZE) ];
1c002cf2:	00d74f23          	p.sb	a3,t5(a4)
    for(uint32_t idx = 0; idx < CAM_WIDTH_ADAPT; idx++)
1c002cf6:	0157fa63          	bleu	s5,a5,1c002d0a <formatage+0x53a>
      imgBuff_adapt[idx + idy*CAM_WIDTH_ADAPT] = imgBuff_resize[ idx + imin_x - 2 + ((imin_y-2)*CAM_WIDTH_RESIZE) + (idy*CAM_WIDTH_RESIZE) ];
1c002cfa:	00f98733          	add	a4,s3,a5
1c002cfe:	9fba                	add	t6,t6,a4
1c002d00:	000fc703          	lbu	a4,0(t6)
1c002d04:	97e6                	add	a5,a5,s9
1c002d06:	00e7cf23          	p.sb	a4,t5(a5)
1c002d0a:	9656                	add	a2,a2,s5
1c002d0c:	95a2                	add	a1,a1,s0
1c002d0e:	9822                	add	a6,a6,s0
1c002d10:	408e0e33          	sub	t3,t3,s0
    }
  }
  

  pi_l2_free(imgBuff_resize, CAM_WIDTH_RESIZE*CAM_HEIGHT_RESIZE* sizeof(unsigned char));
1c002d14:	85d2                	mv	a1,s4
1c002d16:	854e                	mv	a0,s3
1c002d18:	4d5020ef          	jal	ra,1c0059ec <pi_l2_free>

  // Redimensionnage en fonction de 28*28 - moyenne (facteur*facteur) tendance de 1 ou de 0
  float facteur_size_width = ((float) CAM_WIDTH_ADAPT / Neuronal_WIDTH);
1c002d1c:	8556                	mv	a0,s5
1c002d1e:	b52ff0ef          	jal	ra,1c002070 <__floatsisf>
1c002d22:	1c009437          	lui	s0,0x1c009
1c002d26:	bf042583          	lw	a1,-1040(s0) # 1c008bf0 <__clz_tab+0x298>
1c002d2a:	dfffe0ef          	jal	ra,1c001b28 <__divsf3>
1c002d2e:	8a2a                	mv	s4,a0
  float facteur_size_height = ((float) CAM_HEIGHT_ADAPT / Neuronal_HEIGHT);
1c002d30:	854a                	mv	a0,s2
1c002d32:	b3eff0ef          	jal	ra,1c002070 <__floatsisf>
1c002d36:	bf042583          	lw	a1,-1040(s0)
1c002d3a:	deffe0ef          	jal	ra,1c001b28 <__divsf3>

  if (facteur_size_height - floor(facteur_size_height) > 0.6)
1c002d3e:	c66ff0ef          	jal	ra,1c0021a4 <__extendsfdf2>
1c002d42:	842a                	mv	s0,a0
1c002d44:	84ae                	mv	s1,a1
1c002d46:	c96fd0ef          	jal	ra,1c0001dc <floor>
1c002d4a:	862a                	mv	a2,a0
1c002d4c:	86ae                	mv	a3,a1
1c002d4e:	892a                	mv	s2,a0
1c002d50:	89ae                	mv	s3,a1
1c002d52:	8522                	mv	a0,s0
1c002d54:	85a6                	mv	a1,s1
1c002d56:	fc0fe0ef          	jal	ra,1c001516 <__subdf3>
1c002d5a:	1c0097b7          	lui	a5,0x1c009
1c002d5e:	bf878793          	addi	a5,a5,-1032 # 1c008bf8 <__clz_tab+0x2a0>
1c002d62:	4390                	lw	a2,0(a5)
1c002d64:	43d4                	lw	a3,4(a5)
1c002d66:	f02fe0ef          	jal	ra,1c001468 <__gedf2>
1c002d6a:	26a05963          	blez	a0,1c002fdc <formatage+0x80c>
    facteur_size_height = ceil(facteur_size_height);
1c002d6e:	8522                	mv	a0,s0
1c002d70:	85a6                	mv	a1,s1
1c002d72:	b2efd0ef          	jal	ra,1c0000a0 <ceil>
1c002d76:	cb6ff0ef          	jal	ra,1c00222c <__truncdfsf2>
1c002d7a:	8b2a                	mv	s6,a0
  else
    facteur_size_height = floor(facteur_size_height);

  if (facteur_size_width - floor(facteur_size_width) > 0.8)
1c002d7c:	8552                	mv	a0,s4
1c002d7e:	c26ff0ef          	jal	ra,1c0021a4 <__extendsfdf2>
1c002d82:	842a                	mv	s0,a0
1c002d84:	84ae                	mv	s1,a1
1c002d86:	c56fd0ef          	jal	ra,1c0001dc <floor>
1c002d8a:	862a                	mv	a2,a0
1c002d8c:	86ae                	mv	a3,a1
1c002d8e:	892a                	mv	s2,a0
1c002d90:	89ae                	mv	s3,a1
1c002d92:	8522                	mv	a0,s0
1c002d94:	85a6                	mv	a1,s1
1c002d96:	f80fe0ef          	jal	ra,1c001516 <__subdf3>
1c002d9a:	1c0097b7          	lui	a5,0x1c009
1c002d9e:	c0078793          	addi	a5,a5,-1024 # 1c008c00 <__clz_tab+0x2a8>
1c002da2:	4390                	lw	a2,0(a5)
1c002da4:	43d4                	lw	a3,4(a5)
1c002da6:	ec2fe0ef          	jal	ra,1c001468 <__gedf2>
1c002daa:	22a05363          	blez	a0,1c002fd0 <formatage+0x800>
    facteur_size_width = ceil(facteur_size_width);
1c002dae:	8522                	mv	a0,s0
1c002db0:	85a6                	mv	a1,s1
1c002db2:	aeefd0ef          	jal	ra,1c0000a0 <ceil>
1c002db6:	c76ff0ef          	jal	ra,1c00222c <__truncdfsf2>
1c002dba:	892a                	mv	s2,a0
  else
    facteur_size_width = floor(facteur_size_width);
  
  
  unsigned char *imgBuff_reseau;
  imgBuff_reseau = (unsigned char *) pi_l2_malloc( Neuronal_WIDTH * Neuronal_HEIGHT * sizeof(unsigned char));
1c002dbc:	0c400513          	li	a0,196
1c002dc0:	421020ef          	jal	ra,1c0059e0 <pi_l2_malloc>
1c002dc4:	c82a                	sw	a0,16(sp)
  printf("Neuronal_WIDTH = %d, Neuronal_HEIGHT = %d\n", Neuronal_WIDTH, Neuronal_HEIGHT);
1c002dc6:	1c009537          	lui	a0,0x1c009
1c002dca:	4639                	li	a2,14
1c002dcc:	45b9                	li	a1,14
1c002dce:	cc050513          	addi	a0,a0,-832 # 1c008cc0 <__clz_tab+0x368>
1c002dd2:	183040ef          	jal	ra,1c007754 <printf>
1c002dd6:	85da                	mv	a1,s6
1c002dd8:	854a                	mv	a0,s2
1c002dda:	854ff0ef          	jal	ra,1c001e2e <__mulsf3>
1c002dde:	1c0097b7          	lui	a5,0x1c009
1c002de2:	bf47a583          	lw	a1,-1036(a5) # 1c008bf4 <__clz_tab+0x29c>
1c002de6:	47c2                	lw	a5,16(sp)
1c002de8:	0c478613          	addi	a2,a5,196
1c002dec:	c43e                	sw	a5,8(sp)
1c002dee:	ce32                	sw	a2,28(sp)
1c002df0:	d39fe0ef          	jal	ra,1c001b28 <__divsf3>
1c002df4:	8d2a                	mv	s10,a0
1c002df6:	855a                	mv	a0,s6
1c002df8:	a22ff0ef          	jal	ra,1c00201a <__fixsfsi>
1c002dfc:	03550533          	mul	a0,a0,s5
1c002e00:	4742                	lw	a4,16(sp)
1c002e02:	c002                	sw	zero,0(sp)
1c002e04:	c63a                	sw	a4,12(sp)
1c002e06:	cc2a                	sw	a0,24(sp)
1c002e08:	4702                	lw	a4,0(sp)
  {
      
    for(uint32_t idx = 0; idx < Neuronal_WIDTH; idx++)
    {
      int moy = 0;
      for(uint32_t i = 0; i < facteur_size_height; i++)
1c002e0a:	4c32                	lw	s8,12(sp)
    for(uint32_t idx = 0; idx < Neuronal_WIDTH; idx++)
1c002e0c:	4b81                	li	s7,0
1c002e0e:	9766                	add	a4,a4,s9
1c002e10:	c23a                	sw	a4,4(sp)
      for(uint32_t i = 0; i < facteur_size_height; i++)
1c002e12:	00000593          	li	a1,0
1c002e16:	855a                	mv	a0,s6
1c002e18:	f0ffe0ef          	jal	ra,1c001d26 <__gesf2>
1c002e1c:	1aa05063          	blez	a0,1c002fbc <formatage+0x7ec>
      {
        for(uint32_t x = 0; x < facteur_size_width; x++)
        {
          if(imgBuff_adapt[x + idx*(int)facteur_size_width + i*CAM_WIDTH_ADAPT + idy*CAM_WIDTH_ADAPT*(int)facteur_size_height] != 0)
1c002e20:	854a                	mv	a0,s2
1c002e22:	9f8ff0ef          	jal	ra,1c00201a <__fixsfsi>
1c002e26:	03750533          	mul	a0,a0,s7
1c002e2a:	4612                	lw	a2,4(sp)
1c002e2c:	4702                	lw	a4,0(sp)
      for(uint32_t i = 0; i < facteur_size_height; i++)
1c002e2e:	4a01                	li	s4,0
      int moy = 0;
1c002e30:	4401                	li	s0,0
1c002e32:	00a604b3          	add	s1,a2,a0
1c002e36:	953a                	add	a0,a0,a4
1c002e38:	409004b3          	neg	s1,s1
1c002e3c:	00ac89b3          	add	s3,s9,a0
        for(uint32_t x = 0; x < facteur_size_width; x++)
1c002e40:	00000593          	li	a1,0
1c002e44:	854a                	mv	a0,s2
1c002e46:	ee1fe0ef          	jal	ra,1c001d26 <__gesf2>
1c002e4a:	8dce                	mv	s11,s3
1c002e4c:	02a05163          	blez	a0,1c002e6e <formatage+0x69e>
          if(imgBuff_adapt[x + idx*(int)facteur_size_width + i*CAM_WIDTH_ADAPT + idy*CAM_WIDTH_ADAPT*(int)facteur_size_height] != 0)
1c002e50:	001dc78b          	p.lbu	a5,1(s11!)
          moy++;
1c002e54:	00f037b3          	snez	a5,a5
        for(uint32_t x = 0; x < facteur_size_width; x++)
1c002e58:	01b48533          	add	a0,s1,s11
          moy++;
1c002e5c:	943e                	add	s0,s0,a5
        for(uint32_t x = 0; x < facteur_size_width; x++)
1c002e5e:	ab6ff0ef          	jal	ra,1c002114 <__floatunsisf>
1c002e62:	85aa                	mv	a1,a0
1c002e64:	854a                	mv	a0,s2
1c002e66:	ec1fe0ef          	jal	ra,1c001d26 <__gesf2>
1c002e6a:	fea043e3          	bgtz	a0,1c002e50 <formatage+0x680>
      for(uint32_t i = 0; i < facteur_size_height; i++)
1c002e6e:	0a05                	addi	s4,s4,1
1c002e70:	8552                	mv	a0,s4
1c002e72:	aa2ff0ef          	jal	ra,1c002114 <__floatunsisf>
1c002e76:	85da                	mv	a1,s6
1c002e78:	415484b3          	sub	s1,s1,s5
1c002e7c:	99d6                	add	s3,s3,s5
1c002e7e:	f2dfe0ef          	jal	ra,1c001daa <__lesf2>
1c002e82:	fa054fe3          	bltz	a0,1c002e40 <formatage+0x670>
1c002e86:	8522                	mv	a0,s0
1c002e88:	9e8ff0ef          	jal	ra,1c002070 <__floatsisf>
1c002e8c:	85aa                	mv	a1,a0
        }
      }

      if(moy > facteur_size_height*facteur_size_width/20)//40
1c002e8e:	856a                	mv	a0,s10
1c002e90:	f1bfe0ef          	jal	ra,1c001daa <__lesf2>
1c002e94:	12055163          	bgez	a0,1c002fb6 <formatage+0x7e6>
        imgBuff_reseau[idx + idy*Neuronal_WIDTH] = 255;
1c002e98:	57fd                	li	a5,-1
1c002e9a:	00fc0023          	sb	a5,0(s8)
    for(uint32_t idx = 0; idx < Neuronal_WIDTH; idx++)
1c002e9e:	0b85                	addi	s7,s7,1
1c002ea0:	0c05                	addi	s8,s8,1
1c002ea2:	f6ebb8e3          	p.bneimm	s7,14,1c002e12 <formatage+0x642>
1c002ea6:	4602                	lw	a2,0(sp)
1c002ea8:	4762                	lw	a4,24(sp)
1c002eaa:	47b2                	lw	a5,12(sp)
1c002eac:	963a                	add	a2,a2,a4
1c002eae:	c032                	sw	a2,0(sp)
  for(uint32_t idy = 0; idy < Neuronal_HEIGHT; idy++)
1c002eb0:	4672                	lw	a2,28(sp)
1c002eb2:	07b9                	addi	a5,a5,14
1c002eb4:	c63e                	sw	a5,12(sp)
1c002eb6:	f4c799e3          	bne	a5,a2,1c002e08 <formatage+0x638>
      else
        imgBuff_reseau[idx + idy*Neuronal_WIDTH] = 0;
    }
  }

  pi_l2_free(imgBuff_adapt, CAM_WIDTH_ADAPT*CAM_HEIGHT_ADAPT*sizeof(unsigned char));
1c002eba:	45d2                	lw	a1,20(sp)
1c002ebc:	8566                	mv	a0,s9
1c002ebe:	32f020ef          	jal	ra,1c0059ec <pi_l2_free>
    
  unsigned char *imgBuff_reseau_bis;


  imgBuff_reseau_bis = pi_l2_malloc( Neuronal_WIDTH_bis * Neuronal_HEIGHT_bis * sizeof(unsigned char));
1c002ec2:	31000513          	li	a0,784
1c002ec6:	31b020ef          	jal	ra,1c0059e0 <pi_l2_malloc>
1c002eca:	84aa                	mv	s1,a0
  printf("Neuronal_HEIGHT_bis = %d, Neuronal_WIDTH_bis = %d\n", Neuronal_HEIGHT_bis, Neuronal_WIDTH_bis);
1c002ecc:	1c009537          	lui	a0,0x1c009
1c002ed0:	4671                	li	a2,28
1c002ed2:	45f1                	li	a1,28
1c002ed4:	cec50513          	addi	a0,a0,-788 # 1c008cec <__clz_tab+0x394>
1c002ed8:	07d040ef          	jal	ra,1c007754 <printf>
1c002edc:	4622                	lw	a2,8(sp)
1c002ede:	8426                	mv	s0,s1
1c002ee0:	0cb48793          	addi	a5,s1,203
1c002ee4:	4739                	li	a4,14
1c002ee6:	03b740fb          	lp.setup	x1,a4,1c002f5c <formatage+0x78c>

  for(uint32_t idy = 0; idy < Neuronal_HEIGHT; idy++)
  {
    for(uint32_t idx = 0; idx < Neuronal_WIDTH; idx++)
    {
      imgBuff_reseau_bis[idx + 7 + idy*(Neuronal_WIDTH_bis) + 7*Neuronal_WIDTH_bis] = imgBuff_reseau[idx + idy*Neuronal_WIDTH];
1c002eea:	00064683          	lbu	a3,0(a2)
1c002eee:	07f1                	addi	a5,a5,28
1c002ef0:	0639                	addi	a2,a2,14
1c002ef2:	fed78223          	sb	a3,-28(a5)
1c002ef6:	ff364683          	lbu	a3,-13(a2)
1c002efa:	c432                	sw	a2,8(sp)
1c002efc:	fed782a3          	sb	a3,-27(a5)
1c002f00:	ff464683          	lbu	a3,-12(a2)
1c002f04:	fed78323          	sb	a3,-26(a5)
1c002f08:	ff564683          	lbu	a3,-11(a2)
1c002f0c:	fed783a3          	sb	a3,-25(a5)
1c002f10:	ff664683          	lbu	a3,-10(a2)
1c002f14:	fed78423          	sb	a3,-24(a5)
1c002f18:	ff764683          	lbu	a3,-9(a2)
1c002f1c:	fed784a3          	sb	a3,-23(a5)
1c002f20:	ff864683          	lbu	a3,-8(a2)
1c002f24:	fed78523          	sb	a3,-22(a5)
1c002f28:	ff964683          	lbu	a3,-7(a2)
1c002f2c:	fed785a3          	sb	a3,-21(a5)
1c002f30:	ffa64683          	lbu	a3,-6(a2)
1c002f34:	fed78623          	sb	a3,-20(a5)
1c002f38:	ffb64683          	lbu	a3,-5(a2)
1c002f3c:	fed786a3          	sb	a3,-19(a5)
1c002f40:	ffc64683          	lbu	a3,-4(a2)
1c002f44:	fed78723          	sb	a3,-18(a5)
1c002f48:	ffd64683          	lbu	a3,-3(a2)
1c002f4c:	fed787a3          	sb	a3,-17(a5)
1c002f50:	ffe64683          	lbu	a3,-2(a2)
1c002f54:	fed78823          	sb	a3,-16(a5)
1c002f58:	fff64683          	lbu	a3,-1(a2)
1c002f5c:	fed788a3          	sb	a3,-15(a5)
    }
  }

  pi_l2_free(imgBuff_reseau, Neuronal_WIDTH * Neuronal_HEIGHT * sizeof(unsigned char));
1c002f60:	4542                	lw	a0,16(sp)
1c002f62:	0c400593          	li	a1,196
1c002f66:	287020ef          	jal	ra,1c0059ec <pi_l2_free>
1c002f6a:	31048593          	addi	a1,s1,784
  
  for(uint32_t idy = 0; idy < Neuronal_HEIGHT_bis; idy++)
  {
    for(uint32_t idx = 0; idx < Neuronal_WIDTH_bis; idx++)
    {
      imgBuff_reseau_bis[idx + idy*(Neuronal_WIDTH_bis)] /= 255;
1c002f6e:	0ff00693          	li	a3,255
1c002f72:	01c40613          	addi	a2,s0,28
1c002f76:	01c350fb          	lp.setupi	x1,28,1c002f82 <formatage+0x7b2>
1c002f7a:	00044783          	lbu	a5,0(s0)
1c002f7e:	02d7d7b3          	divu	a5,a5,a3
1c002f82:	00f400ab          	p.sb	a5,1(s0!)
  for(uint32_t idy = 0; idy < Neuronal_HEIGHT_bis; idy++)
1c002f86:	fec596e3          	bne	a1,a2,1c002f72 <formatage+0x7a2>
      //printf("%d", imgBuff_reseau_bis[idx + idy*(Neuronal_WIDTH_bis)]);
    }
    //printf("\n");
  }
  
    printf("Out formatage \n");
1c002f8a:	1c009537          	lui	a0,0x1c009
1c002f8e:	d2050513          	addi	a0,a0,-736 # 1c008d20 <__clz_tab+0x3c8>
1c002f92:	62c040ef          	jal	ra,1c0075be <puts>
  
  return(imgBuff_reseau_bis);

}
1c002f96:	40f6                	lw	ra,92(sp)
1c002f98:	4466                	lw	s0,88(sp)
1c002f9a:	8526                	mv	a0,s1
1c002f9c:	4946                	lw	s2,80(sp)
1c002f9e:	44d6                	lw	s1,84(sp)
1c002fa0:	49b6                	lw	s3,76(sp)
1c002fa2:	4a26                	lw	s4,72(sp)
1c002fa4:	4a96                	lw	s5,68(sp)
1c002fa6:	4b06                	lw	s6,64(sp)
1c002fa8:	5bf2                	lw	s7,60(sp)
1c002faa:	5c62                	lw	s8,56(sp)
1c002fac:	5cd2                	lw	s9,52(sp)
1c002fae:	5d42                	lw	s10,48(sp)
1c002fb0:	5db2                	lw	s11,44(sp)
1c002fb2:	6125                	addi	sp,sp,96
1c002fb4:	8082                	ret
        imgBuff_reseau[idx + idy*Neuronal_WIDTH] = 0;
1c002fb6:	000c0023          	sb	zero,0(s8)
1c002fba:	b5d5                	j	1c002e9e <formatage+0x6ce>
      for(uint32_t i = 0; i < facteur_size_height; i++)
1c002fbc:	00000593          	li	a1,0
1c002fc0:	b5f9                	j	1c002e8e <formatage+0x6be>
    imgBuff_resize[id] = 0;
1c002fc2:	fe068fa3          	sb	zero,-1(a3)
  for(uint32_t id = 0; id < CAM_HEIGHT_RESIZE*CAM_WIDTH_RESIZE; id++)
1c002fc6:	0805                	addi	a6,a6,1
1c002fc8:	167d                	addi	a2,a2,-1
1c002fca:	b60610e3          	bnez	a2,1c002b2a <formatage+0x35a>
1c002fce:	bea5                	j	1c002b46 <formatage+0x376>
    facteur_size_width = floor(facteur_size_width);
1c002fd0:	854a                	mv	a0,s2
1c002fd2:	85ce                	mv	a1,s3
1c002fd4:	a58ff0ef          	jal	ra,1c00222c <__truncdfsf2>
1c002fd8:	892a                	mv	s2,a0
1c002fda:	b3cd                	j	1c002dbc <formatage+0x5ec>
    facteur_size_height = floor(facteur_size_height);
1c002fdc:	854a                	mv	a0,s2
1c002fde:	85ce                	mv	a1,s3
1c002fe0:	a4cff0ef          	jal	ra,1c00222c <__truncdfsf2>
1c002fe4:	8b2a                	mv	s6,a0
1c002fe6:	bb59                	j	1c002d7c <formatage+0x5ac>
    for(uint32_t idx = 0; idx < CAM_WIDTH_ADAPT; idx++)
1c002fe8:	86b2                	mv	a3,a2
1c002fea:	8742                	mv	a4,a6
1c002fec:	87d6                	mv	a5,s5
1c002fee:	0047c0fb          	lp.setup	x1,a5,1c002ff6 <formatage+0x826>
      imgBuff_adapt[idx + idy*CAM_WIDTH_ADAPT] = imgBuff_resize[ idx + imin_x - 2 + ((imin_y-2)*CAM_WIDTH_RESIZE) + (idy*CAM_WIDTH_RESIZE) ];
1c002ff2:	00174e8b          	p.lbu	t4,1(a4!)
1c002ff6:	01d680ab          	p.sb	t4,1(a3!)
1c002ffa:	bb01                	j	1c002d0a <formatage+0x53a>
    for (uint32_t idx = 0; idx < CAM_WIDTH_RESIZE; idx++)
1c002ffc:	852e                	mv	a0,a1
1c002ffe:	8636                	mv	a2,a3
1c003000:	8722                	mv	a4,s0
1c003002:	004740fb          	lp.setup	x1,a4,1c00300a <formatage+0x83a>
      imgBuff_resize[idx + idy*CAM_WIDTH_RESIZE] = imgBuff0[coord_x_min + idx + (coord_y_min+idy)*CAMERA_WIDTH];
1c003006:	00164e0b          	p.lbu	t3,1(a2!)
1c00300a:	01c500ab          	p.sb	t3,1(a0!)
1c00300e:	b4dd                	j	1c002af4 <formatage+0x324>
1c003010:	4605                	li	a2,1
1c003012:	bc3d                	j	1c002a50 <formatage+0x280>
    printf("error malloc indice_noir\n");
1c003014:	1c009537          	lui	a0,0x1c009
1c003018:	c5850513          	addi	a0,a0,-936 # 1c008c58 <__clz_tab+0x300>
1c00301c:	5a2040ef          	jal	ra,1c0075be <puts>
  exit(err);
1c003020:	557d                	li	a0,-1
1c003022:	640040ef          	jal	ra,1c007662 <exit>
    printf("imgBuff_resize malloc error\n");
1c003026:	1c009537          	lui	a0,0x1c009
1c00302a:	c3c50513          	addi	a0,a0,-964 # 1c008c3c <__clz_tab+0x2e4>
1c00302e:	590040ef          	jal	ra,1c0075be <puts>
1c003032:	557d                	li	a0,-1
1c003034:	62e040ef          	jal	ra,1c007662 <exit>
  int CAM_WIDTH_RESIZE = coord_x_max - coord_x_min;
1c003038:	8722                	mv	a4,s0
  int imax_y = 0;
1c00303a:	4601                	li	a2,0
  int imax_x = 0;
1c00303c:	4781                	li	a5,0
1c00303e:	b689                	j	1c002b80 <formatage+0x3b0>
1c003040:	4e85                	li	t4,1
1c003042:	b115                	j	1c002c66 <formatage+0x496>
    printf("error malloc imgBuff_adapt\n");
1c003044:	1c009537          	lui	a0,0x1c009
1c003048:	ca450513          	addi	a0,a0,-860 # 1c008ca4 <__clz_tab+0x34c>
1c00304c:	572040ef          	jal	ra,1c0075be <puts>
1c003050:	557d                	li	a0,-1
1c003052:	610040ef          	jal	ra,1c007662 <exit>
  int imax_y = 0;
1c003056:	4601                	li	a2,0
  int CAM_WIDTH_RESIZE = coord_x_max - coord_x_min;
1c003058:	8722                	mv	a4,s0
1c00305a:	b61d                	j	1c002b80 <formatage+0x3b0>

1c00305c <WriteImageToFile>:
    }
}


int WriteImageToFile(char *ImageName, unsigned int W, unsigned int H, unsigned char PixelSize, unsigned char *OutBuffer, unsigned char imgFormat)
{
1c00305c:	7159                	addi	sp,sp,-112
1c00305e:	d4a2                	sw	s0,104(sp)
1c003060:	d0ca                	sw	s2,96(sp)
1c003062:	8432                	mv	s0,a2
1c003064:	8936                	mv	s2,a3
1c003066:	02890933          	mul	s2,s2,s0
1c00306a:	d2a6                	sw	s1,100(sp)
1c00306c:	84ae                	mv	s1,a1
1c00306e:	ccd2                	sw	s4,88(sp)
1c003070:	8a2a                	mv	s4,a0

	switch_fs_t fs;
	__FS_INIT(fs);
1c003072:	0808                	addi	a0,sp,16
{
1c003074:	d686                	sw	ra,108(sp)
1c003076:	c43a                	sw	a4,8(sp)
1c003078:	cece                	sw	s3,92(sp)
1c00307a:	cad6                	sw	s5,84(sp)
1c00307c:	02990933          	mul	s2,s2,s1
1c003080:	89be                	mv	s3,a5
1c003082:	c8da                	sw	s6,80(sp)
1c003084:	c6de                	sw	s7,76(sp)
1c003086:	c4e2                	sw	s8,72(sp)
1c003088:	c2e6                	sw	s9,68(sp)
1c00308a:	c0ea                	sw	s10,64(sp)
1c00308c:	de6e                	sw	s11,60(sp)
	__FS_INIT(fs);
1c00308e:	2e21                	jal	1c0033a6 <pi_fs_conf_init>
1c003090:	4785                	li	a5,1
1c003092:	080c                	addi	a1,sp,16
1c003094:	1048                	addi	a0,sp,36
1c003096:	c83e                	sw	a5,16(sp)
1c003098:	09c020ef          	jal	ra,1c005134 <pi_open_from_conf>
1c00309c:	1048                	addi	a0,sp,36
1c00309e:	2e29                	jal	1c0033b8 <pi_fs_mount>

    void *File = __OPEN_WRITE(fs, ImageName);
1c0030a0:	85d2                	mv	a1,s4
1c0030a2:	4605                	li	a2,1
1c0030a4:	1048                	addi	a0,sp,36
1c0030a6:	2699                	jal	1c0033ec <pi_fs_open>
1c0030a8:	c24a                	sw	s2,4(sp)
1c0030aa:	8aaa                	mv	s5,a0
1c0030ac:	00d95a13          	srli	s4,s2,0xd
    if (imgFormat == BYPASS_IO)
1c0030b0:	0a099b63          	bnez	s3,1c003166 <WriteImageToFile+0x10a>
    }
    else
    {
        int steps = (W*H*PixelSize) / CHUNK_SIZE;

        for(int i=0;i<steps;i++){
1c0030b4:	240a0a63          	beqz	s4,1c003308 <WriteImageToFile+0x2ac>
1c0030b8:	004a1d93          	slli	s11,s4,0x4
1c0030bc:	4d22                	lw	s10,8(sp)
1c0030be:	414d8db3          	sub	s11,s11,s4
1c0030c2:	0d86                	slli	s11,s11,0x1
1c0030c4:	4901                	li	s2,0
    int ret = 0;
1c0030c6:	4981                	li	s3,0
1c0030c8:	1c009cb7          	lui	s9,0x1c009
1c0030cc:	1c009c37          	lui	s8,0x1c009
1c0030d0:	1c009bb7          	lui	s7,0x1c009
	for(int i=0;i<tot_chars;i++){
1c0030d4:	44f9                	li	s1,30
	printf("%s",OutString);
1c0030d6:	d34c8593          	addi	a1,s9,-716 # 1c008d34 <__clz_tab+0x3dc>
1c0030da:	d44c0513          	addi	a0,s8,-700 # 1c008d44 <__clz_tab+0x3ec>
1c0030de:	676040ef          	jal	ra,1c007754 <printf>
	printf(" [");
1c0030e2:	d48b8513          	addi	a0,s7,-696 # 1c008d48 <__clz_tab+0x3f0>
1c0030e6:	66e040ef          	jal	ra,1c007754 <printf>
	int chars = (n*tot_chars)/tot;
1c0030ea:	03494433          	div	s0,s2,s4
	for(int i=0;i<tot_chars;i++){
1c0030ee:	4b01                	li	s6,0
			printf("#");
1c0030f0:	02300513          	li	a0,35
		if(i<=chars)
1c0030f4:	01645463          	ble	s6,s0,1c0030fc <WriteImageToFile+0xa0>
		else printf(" ");
1c0030f8:	02000513          	li	a0,32
	for(int i=0;i<tot_chars;i++){
1c0030fc:	0b05                	addi	s6,s6,1
		else printf(" ");
1c0030fe:	536040ef          	jal	ra,1c007634 <putchar>
	for(int i=0;i<tot_chars;i++){
1c003102:	fe9b17e3          	bne	s6,s1,1c0030f0 <WriteImageToFile+0x94>
	printf("]");
1c003106:	05d00513          	li	a0,93
1c00310a:	52a040ef          	jal	ra,1c007634 <putchar>
	printf("\n");
1c00310e:	4529                	li	a0,10
1c003110:	524040ef          	jal	ra,1c007634 <putchar>
            #ifndef SILENT
	            progress_bar("Writing image ",i,steps);
	        #endif
            ret+=__WRITE(File,OutBuffer +(CHUNK_SIZE*i), CHUNK_SIZE);
1c003114:	85ea                	mv	a1,s10
1c003116:	6609                	lui	a2,0x2
1c003118:	8556                	mv	a0,s5
1c00311a:	2e21                	jal	1c003432 <pi_fs_write>
1c00311c:	6789                	lui	a5,0x2
1c00311e:	0979                	addi	s2,s2,30
1c003120:	99aa                	add	s3,s3,a0
1c003122:	9d3e                	add	s10,s10,a5
        for(int i=0;i<steps;i++){
1c003124:	fbb919e3          	bne	s2,s11,1c0030d6 <WriteImageToFile+0x7a>
        }
        if(((W*H*PixelSize) % CHUNK_SIZE) != 0)
1c003128:	4712                	lw	a4,4(sp)
1c00312a:	e4d73633          	p.bclr	a2,a4,18,13
1c00312e:	ca01                	beqz	a2,1c00313e <WriteImageToFile+0xe2>
            ret+=__WRITE(File,OutBuffer+(CHUNK_SIZE*steps) , ((W*H*PixelSize) % CHUNK_SIZE)*sizeof(unsigned char));
1c003130:	46a2                	lw	a3,8(sp)
1c003132:	00da1593          	slli	a1,s4,0xd
1c003136:	8556                	mv	a0,s5
1c003138:	95b6                	add	a1,a1,a3
1c00313a:	2ce5                	jal	1c003432 <pi_fs_write>
1c00313c:	99aa                	add	s3,s3,a0
    }

    __CLOSE(File);
1c00313e:	8556                	mv	a0,s5
1c003140:	2c55                	jal	1c0033f4 <pi_fs_close>
    __FS_DEINIT(fs);
1c003142:	1048                	addi	a0,sp,36
1c003144:	2445                	jal	1c0033e4 <pi_fs_unmount>

    return ret;
}
1c003146:	50b6                	lw	ra,108(sp)
1c003148:	5426                	lw	s0,104(sp)
1c00314a:	854e                	mv	a0,s3
1c00314c:	5496                	lw	s1,100(sp)
1c00314e:	5906                	lw	s2,96(sp)
1c003150:	49f6                	lw	s3,92(sp)
1c003152:	4a66                	lw	s4,88(sp)
1c003154:	4ad6                	lw	s5,84(sp)
1c003156:	4b46                	lw	s6,80(sp)
1c003158:	4bb6                	lw	s7,76(sp)
1c00315a:	4c26                	lw	s8,72(sp)
1c00315c:	4c96                	lw	s9,68(sp)
1c00315e:	4d06                	lw	s10,64(sp)
1c003160:	5df2                	lw	s11,60(sp)
1c003162:	6165                	addi	sp,sp,112
1c003164:	8082                	ret
    unsigned char *Buffer = (unsigned char *) __ALLOC_L2(PPM_HEADER * sizeof(unsigned char));
1c003166:	02800513          	li	a0,40
1c00316a:	077020ef          	jal	ra,1c0059e0 <pi_l2_malloc>
    Buffer[Ind++] = 0x50;                                   // P
1c00316e:	05000793          	li	a5,80
1c003172:	00f50023          	sb	a5,0(a0)
    unsigned char *Buffer = (unsigned char *) __ALLOC_L2(PPM_HEADER * sizeof(unsigned char));
1c003176:	892a                	mv	s2,a0
    if (imgFormat == GRAY_SCALE_IO) Buffer[Ind++] = 0x35;   // 5
1c003178:	1819a363          	p.beqimm	s3,1,1c0032fe <WriteImageToFile+0x2a2>
    else Buffer[Ind++] = 0x36;                              // 6
1c00317c:	03600793          	li	a5,54
1c003180:	00f500a3          	sb	a5,1(a0)
    Buffer[Ind++] = 0xA;                                    // <cr>
1c003184:	47a9                	li	a5,10
1c003186:	00f90123          	sb	a5,2(s2)
    while (x>0)
1c00318a:	1c048e63          	beqz	s1,1c003366 <WriteImageToFile+0x30a>
1c00318e:	87a6                	mv	a5,s1
    x = W; L=0;
1c003190:	4701                	li	a4,0
        x = x/10;
1c003192:	4629                	li	a2,10
1c003194:	a011                	j	1c003198 <WriteImageToFile+0x13c>
        L++;
1c003196:	8736                	mv	a4,a3
        x = x/10;
1c003198:	02c7d7b3          	divu	a5,a5,a2
        L++;
1c00319c:	00170693          	addi	a3,a4,1
    while (x>0)
1c0031a0:	fbfd                	bnez	a5,1c003196 <WriteImageToFile+0x13a>
1c0031a2:	00370693          	addi	a3,a4,3
1c0031a6:	96ca                	add	a3,a3,s2
        Buffer[Ind+L-i] = 0x30 + (x%10);
1c0031a8:	4629                	li	a2,10
1c0031aa:	02c4f7b3          	remu	a5,s1,a2
        x=x/10;
1c0031ae:	02c4d4b3          	divu	s1,s1,a2
        Buffer[Ind+L-i] = 0x30 + (x%10);
1c0031b2:	03078793          	addi	a5,a5,48 # 2030 <__rt_stack_size+0x1830>
1c0031b6:	fef68fab          	p.sb	a5,-1(a3!)
    while (x>0)
1c0031ba:	f8e5                	bnez	s1,1c0031aa <WriteImageToFile+0x14e>
1c0031bc:	00470793          	addi	a5,a4,4
1c0031c0:	0715                	addi	a4,a4,5
    Buffer[Ind++] = 0x20;
1c0031c2:	02000693          	li	a3,32
1c0031c6:	00d947a3          	p.sb	a3,a5(s2)
    while (x>0)
1c0031ca:	c415                	beqz	s0,1c0031f6 <WriteImageToFile+0x19a>
1c0031cc:	87a2                	mv	a5,s0
    x = H; L=0;
1c0031ce:	4681                	li	a3,0
        x = x/10;
1c0031d0:	4629                	li	a2,10
1c0031d2:	02c7d7b3          	divu	a5,a5,a2
        L++;
1c0031d6:	0685                	addi	a3,a3,1
    while (x>0)
1c0031d8:	ffed                	bnez	a5,1c0031d2 <WriteImageToFile+0x176>
1c0031da:	9736                	add	a4,a4,a3
1c0031dc:	fff70693          	addi	a3,a4,-1
1c0031e0:	96ca                	add	a3,a3,s2
        Buffer[Ind+L-i] = 0x30 + (x%10);
1c0031e2:	4629                	li	a2,10
1c0031e4:	02c477b3          	remu	a5,s0,a2
        x=x/10;
1c0031e8:	02c45433          	divu	s0,s0,a2
        Buffer[Ind+L-i] = 0x30 + (x%10);
1c0031ec:	03078793          	addi	a5,a5,48
1c0031f0:	fef68fab          	p.sb	a5,-1(a3!)
    while (x>0)
1c0031f4:	f865                	bnez	s0,1c0031e4 <WriteImageToFile+0x188>
    Buffer[Ind++] = 0xA;
1c0031f6:	1c0096b7          	lui	a3,0x1c009
1c0031fa:	d306a683          	lw	a3,-720(a3) # 1c008d30 <__clz_tab+0x3d8>
    Buffer[Ind++] = 0xA;
1c0031fe:	00e907b3          	add	a5,s2,a4
    Buffer[Ind++] = 0xA;
1c003202:	00d96723          	p.sw	a3,a4(s2)
    Buffer[Ind++] = 0xA;
1c003206:	46a9                	li	a3,10
1c003208:	00d78223          	sb	a3,4(a5)
    for (unsigned int a=0; a<Ind; a++)
1c00320c:	01b72d63          	p.beqimm	a4,-5,1c003226 <WriteImageToFile+0x1ca>
1c003210:	00590493          	addi	s1,s2,5
1c003214:	844a                	mv	s0,s2
1c003216:	94ba                	add	s1,s1,a4
        __WRITE(FD,&(Buffer[a]), sizeof(unsigned char));
1c003218:	85a2                	mv	a1,s0
1c00321a:	4605                	li	a2,1
1c00321c:	0405                	addi	s0,s0,1
1c00321e:	8556                	mv	a0,s5
1c003220:	2c09                	jal	1c003432 <pi_fs_write>
    for (unsigned int a=0; a<Ind; a++)
1c003222:	fe849be3          	bne	s1,s0,1c003218 <WriteImageToFile+0x1bc>
    __FREE_L2(Buffer, PPM_HEADER * sizeof(unsigned char));
1c003226:	02800593          	li	a1,40
1c00322a:	854a                	mv	a0,s2
1c00322c:	7c0020ef          	jal	ra,1c0059ec <pi_l2_free>
    if(imgFormat == RGB565_IO)
1c003230:	e829b2e3          	p.bneimm	s3,2,1c0030b4 <WriteImageToFile+0x58>
        img_rgb888 = (unsigned char *) __ALLOC_L2(rgb888_size);
1c003234:	650d                	lui	a0,0x3
1c003236:	7aa020ef          	jal	ra,1c0059e0 <pi_l2_malloc>
1c00323a:	1c009db7          	lui	s11,0x1c009
1c00323e:	68ada223          	sw	a0,1668(s11) # 1c009684 <img_rgb888>
1c003242:	87aa                	mv	a5,a0
        for(int i=0;i<steps;i++){
1c003244:	120a0463          	beqz	s4,1c00336c <WriteImageToFile+0x310>
1c003248:	4922                	lw	s2,8(sp)
1c00324a:	00da1793          	slli	a5,s4,0xd
1c00324e:	4d01                	li	s10,0
1c003250:	97ca                	add	a5,a5,s2
1c003252:	c63e                	sw	a5,12(sp)
    int ret = 0;
1c003254:	4981                	li	s3,0
1c003256:	1c009cb7          	lui	s9,0x1c009
1c00325a:	1c009c37          	lui	s8,0x1c009
1c00325e:	1c009bb7          	lui	s7,0x1c009
	for(int i=0;i<tot_chars;i++){
1c003262:	44f9                	li	s1,30
	printf("%s",OutString);
1c003264:	d34c8593          	addi	a1,s9,-716 # 1c008d34 <__clz_tab+0x3dc>
1c003268:	d44c0513          	addi	a0,s8,-700 # 1c008d44 <__clz_tab+0x3ec>
1c00326c:	4e8040ef          	jal	ra,1c007754 <printf>
	printf(" [");
1c003270:	d48b8513          	addi	a0,s7,-696 # 1c008d48 <__clz_tab+0x3f0>
1c003274:	4e0040ef          	jal	ra,1c007754 <printf>
	int chars = (n*tot_chars)/tot;
1c003278:	034d4433          	div	s0,s10,s4
	for(int i=0;i<tot_chars;i++){
1c00327c:	4b01                	li	s6,0
			printf("#");
1c00327e:	02300513          	li	a0,35
		if(i<=chars)
1c003282:	01645463          	ble	s6,s0,1c00328a <WriteImageToFile+0x22e>
		else printf(" ");
1c003286:	02000513          	li	a0,32
	for(int i=0;i<tot_chars;i++){
1c00328a:	0b05                	addi	s6,s6,1
		else printf(" ");
1c00328c:	3a8040ef          	jal	ra,1c007634 <putchar>
	for(int i=0;i<tot_chars;i++){
1c003290:	fe9b17e3          	bne	s6,s1,1c00327e <WriteImageToFile+0x222>
	printf("]");
1c003294:	05d00513          	li	a0,93
1c003298:	39c040ef          	jal	ra,1c007634 <putchar>
	printf("\n");
1c00329c:	4529                	li	a0,10
1c00329e:	396040ef          	jal	ra,1c007634 <putchar>
1c0032a2:	684da703          	lw	a4,1668(s11)
1c0032a6:	6789                	lui	a5,0x2
1c0032a8:	00f90433          	add	s0,s2,a5
1c0032ac:	6585                	lui	a1,0x1
1c0032ae:	0105c0fb          	lp.setup	x1,a1,1c0032ce <WriteImageToFile+0x272>
        pixel = *(unsigned short *) (input + i);
1c0032b2:	0029578b          	p.lhu	a5,2(s2!)
1c0032b6:	070d                	addi	a4,a4,3
        red = (unsigned short)((pixel & 0xF800) >> 11);  // 5
1c0032b8:	00b7d613          	srli	a2,a5,0xb
        green = (unsigned short)((pixel & 0x07E0) >> 5); // 6
1c0032bc:	4057d693          	srai	a3,a5,0x5
        output[ind] = red << 3;  /* red */
1c0032c0:	060e                	slli	a2,a2,0x3
        output[ind+1] = green << 2;  /* green */
1c0032c2:	068a                	slli	a3,a3,0x2
        output[ind+2] = blue << 3;  /* blue */
1c0032c4:	078e                	slli	a5,a5,0x3
        output[ind] = red << 3;  /* red */
1c0032c6:	fec70ea3          	sb	a2,-3(a4)
        output[ind+1] = green << 2;  /* green */
1c0032ca:	fed70f23          	sb	a3,-2(a4)
        output[ind+2] = blue << 3;  /* blue */
1c0032ce:	fef70fa3          	sb	a5,-1(a4)
            ret+=__WRITE(File, img_rgb888, rgb888_size);
1c0032d2:	684da583          	lw	a1,1668(s11)
1c0032d6:	660d                	lui	a2,0x3
1c0032d8:	8556                	mv	a0,s5
1c0032da:	2aa1                	jal	1c003432 <pi_fs_write>
        for(int i=0;i<steps;i++){
1c0032dc:	46b2                	lw	a3,12(sp)
            ret+=__WRITE(File, img_rgb888, rgb888_size);
1c0032de:	99aa                	add	s3,s3,a0
1c0032e0:	0d79                	addi	s10,s10,30
        for(int i=0;i<steps;i++){
1c0032e2:	f88691e3          	bne	a3,s0,1c003264 <WriteImageToFile+0x208>
1c0032e6:	684da783          	lw	a5,1668(s11)
        if(((W*H*PixelSize) % CHUNK_SIZE) != 0)
1c0032ea:	4712                	lw	a4,4(sp)
1c0032ec:	e4d73b33          	p.bclr	s6,a4,18,13
1c0032f0:	000b1e63          	bnez	s6,1c00330c <WriteImageToFile+0x2b0>
        __FREE_L2(img_rgb888, (CHUNK_SIZE/2)*3);
1c0032f4:	658d                	lui	a1,0x3
1c0032f6:	853e                	mv	a0,a5
1c0032f8:	6f4020ef          	jal	ra,1c0059ec <pi_l2_free>
1c0032fc:	b589                	j	1c00313e <WriteImageToFile+0xe2>
    if (imgFormat == GRAY_SCALE_IO) Buffer[Ind++] = 0x35;   // 5
1c0032fe:	03500793          	li	a5,53
1c003302:	00f500a3          	sb	a5,1(a0) # 3001 <__rt_stack_size+0x2801>
1c003306:	bdbd                	j	1c003184 <WriteImageToFile+0x128>
    int ret = 0;
1c003308:	4981                	li	s3,0
1c00330a:	bd39                	j	1c003128 <WriteImageToFile+0xcc>
1c00330c:	46a2                	lw	a3,8(sp)
            rgb565_to_rgb888((OutBuffer+(CHUNK_SIZE*steps)),((W*H*PixelSize) % CHUNK_SIZE) ,img_rgb888);
1c00330e:	00da1813          	slli	a6,s4,0xd
            rgb888_size = ((W*H*PixelSize) % CHUNK_SIZE)/2*3;
1c003312:	001b5713          	srli	a4,s6,0x1
1c003316:	9836                	add	a6,a6,a3
1c003318:	fff84693          	not	a3,a6
1c00331c:	96da                	add	a3,a3,s6
1c00331e:	00171613          	slli	a2,a4,0x1
1c003322:	8306a6db          	p.addun	a3,a3,a6,1
1c003326:	0b05                	addi	s6,s6,1
1c003328:	4589                	li	a1,2
1c00332a:	963a                	add	a2,a2,a4
1c00332c:	0685                	addi	a3,a3,1
1c00332e:	04bb6163          	bltu	s6,a1,1c003370 <WriteImageToFile+0x314>
1c003332:	0106c0fb          	lp.setup	x1,a3,1c003352 <WriteImageToFile+0x2f6>
        pixel = *(unsigned short *) (input + i);
1c003336:	0028570b          	p.lhu	a4,2(a6!)
1c00333a:	078d                	addi	a5,a5,3
        red = (unsigned short)((pixel & 0xF800) >> 11);  // 5
1c00333c:	00b75513          	srli	a0,a4,0xb
        green = (unsigned short)((pixel & 0x07E0) >> 5); // 6
1c003340:	40575593          	srai	a1,a4,0x5
        output[ind] = red << 3;  /* red */
1c003344:	050e                	slli	a0,a0,0x3
        output[ind+1] = green << 2;  /* green */
1c003346:	058a                	slli	a1,a1,0x2
        output[ind+2] = blue << 3;  /* blue */
1c003348:	070e                	slli	a4,a4,0x3
        output[ind] = red << 3;  /* red */
1c00334a:	fea78ea3          	sb	a0,-3(a5) # 1ffd <__rt_stack_size+0x17fd>
        output[ind+1] = green << 2;  /* green */
1c00334e:	feb78f23          	sb	a1,-2(a5)
        output[ind+2] = blue << 3;  /* blue */
1c003352:	fee78fa3          	sb	a4,-1(a5)
            ret+=__WRITE(File, img_rgb888, rgb888_size);
1c003356:	684da583          	lw	a1,1668(s11)
1c00335a:	8556                	mv	a0,s5
1c00335c:	28d9                	jal	1c003432 <pi_fs_write>
1c00335e:	684da783          	lw	a5,1668(s11)
1c003362:	99aa                	add	s3,s3,a0
1c003364:	bf41                	j	1c0032f4 <WriteImageToFile+0x298>
    while (x>0)
1c003366:	4711                	li	a4,4
1c003368:	478d                	li	a5,3
1c00336a:	bda1                	j	1c0031c2 <WriteImageToFile+0x166>
    int ret = 0;
1c00336c:	4981                	li	s3,0
1c00336e:	bfb5                	j	1c0032ea <WriteImageToFile+0x28e>
1c003370:	4685                	li	a3,1
1c003372:	b7c1                	j	1c003332 <WriteImageToFile+0x2d6>

1c003374 <pi_task_wait_on.isra.3>:
}


#endif

static inline void pi_task_wait_on(struct pi_task *task)
1c003374:	1141                	addi	sp,sp,-16
1c003376:	c422                	sw	s0,8(sp)
1c003378:	c226                	sw	s1,4(sp)
1c00337a:	c606                	sw	ra,12(sp)
1c00337c:	c04a                	sw	s2,0(sp)
1c00337e:	842a                	mv	s0,a0
{
  while(!task->done)
1c003380:	00040783          	lb	a5,0(s0)
1c003384:	c799                	beqz	a5,1c003392 <pi_task_wait_on.isra.3+0x1e>
    rt_event_yield(NULL);
}
1c003386:	40b2                	lw	ra,12(sp)
1c003388:	4422                	lw	s0,8(sp)
1c00338a:	4492                	lw	s1,4(sp)
1c00338c:	4902                	lw	s2,0(sp)
1c00338e:	0141                	addi	sp,sp,16
1c003390:	8082                	ret
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c003392:	30047973          	csrrci	s2,mstatus,8
void __rt_event_yield(rt_event_sched_t *sched);

static inline void rt_event_execute(rt_event_sched_t *sched, int wait)
{
  int irq = rt_irq_disable();
  __rt_event_execute(__rt_event_get_current_sched(), wait);
1c003396:	4585                	li	a1,1
1c003398:	01c00513          	li	a0,28
1c00339c:	3f6020ef          	jal	ra,1c005792 <__rt_event_execute>
  __builtin_pulp_spr_write(reg, val);
1c0033a0:	30091073          	csrw	mstatus,s2
1c0033a4:	bff1                	j	1c003380 <pi_task_wait_on.isra.3+0xc>

1c0033a6 <pi_fs_conf_init>:

// Default FS config init
//
void pi_fs_conf_init(struct pi_fs_conf *conf)
{
  conf->type = PI_FS_READ_ONLY;
1c0033a6:	00052023          	sw	zero,0(a0)

  // By default, mount operation uses the first partition compatible with the FS.
  conf->partition_name = NULL;
1c0033aa:	00052423          	sw	zero,8(a0)

  // By default, an error is returned to the user if the file system is not found in the partition.
  conf->auto_format = false;
1c0033ae:	00050623          	sb	zero,12(a0)

  conf->api = NULL;
1c0033b2:	00052823          	sw	zero,16(a0)
}
1c0033b6:	8082                	ret

1c0033b8 <pi_fs_mount>:


int32_t pi_fs_mount(struct pi_device *device)
{
  struct pi_fs_conf *conf = (struct pi_fs_conf *)device->config;
1c0033b8:	4158                	lw	a4,4(a0)
  pi_fs_api_t *api = conf->api;
1c0033ba:	4b1c                	lw	a5,16(a4)

  if (api == NULL)
1c0033bc:	eb89                	bnez	a5,1c0033ce <pi_fs_mount+0x16>
  {
    switch (conf->type)
1c0033be:	431c                	lw	a5,0(a4)
1c0033c0:	cb99                	beqz	a5,1c0033d6 <pi_fs_mount+0x1e>
1c0033c2:	0017bf63          	p.bneimm	a5,1,1c0033e0 <pi_fs_mount+0x28>
      case PI_FS_READ_ONLY:
        api = &__pi_read_fs_api;
        break;

      case PI_FS_HOST:
        api = &__pi_host_fs_api;
1c0033c6:	1c0097b7          	lui	a5,0x1c009
1c0033ca:	11078793          	addi	a5,a5,272 # 1c009110 <__pi_host_fs_api>
    }
  }

  device->api = (struct pi_device_api *)api;

  return api->mount(device);
1c0033ce:	0007a303          	lw	t1,0(a5)
  device->api = (struct pi_device_api *)api;
1c0033d2:	c11c                	sw	a5,0(a0)
  return api->mount(device);
1c0033d4:	8302                	jr	t1
        api = &__pi_read_fs_api;
1c0033d6:	1c0097b7          	lui	a5,0x1c009
1c0033da:	0e878793          	addi	a5,a5,232 # 1c0090e8 <__pi_read_fs_api>
1c0033de:	bfc5                	j	1c0033ce <pi_fs_mount+0x16>
}
1c0033e0:	557d                	li	a0,-1
1c0033e2:	8082                	ret

1c0033e4 <pi_fs_unmount>:


void pi_fs_unmount(struct pi_device *device)
{
  pi_fs_api_t *api = (pi_fs_api_t *)(device->api);
  api->unmount(device);
1c0033e4:	411c                	lw	a5,0(a0)
1c0033e6:	0047a303          	lw	t1,4(a5)
1c0033ea:	8302                	jr	t1

1c0033ec <pi_fs_open>:
}

pi_fs_file_t *pi_fs_open(struct pi_device *device, const char *file_name, int flags)
{
  pi_fs_api_t *api = (pi_fs_api_t *)(device->api);
  return api->open(device, file_name, flags);
1c0033ec:	411c                	lw	a5,0(a0)
1c0033ee:	0087a303          	lw	t1,8(a5)
1c0033f2:	8302                	jr	t1

1c0033f4 <pi_fs_close>:
}

void pi_fs_close(pi_fs_file_t *file)
{
  return file->api->close(file);
1c0033f4:	415c                	lw	a5,4(a0)
1c0033f6:	00c7a303          	lw	t1,12(a5)
1c0033fa:	8302                	jr	t1

1c0033fc <pi_fs_read_async>:
}

int32_t pi_fs_read_async(pi_fs_file_t *file, void *buffer, uint32_t size, pi_task_t *task)
{
  return file->api->read(file, buffer, size, task);
1c0033fc:	415c                	lw	a5,4(a0)
1c0033fe:	0107a303          	lw	t1,16(a5)
1c003402:	8302                	jr	t1

1c003404 <pi_fs_read>:
}

int32_t pi_fs_read(pi_fs_file_t *file, void *buffer, uint32_t size)
{
1c003404:	7175                	addi	sp,sp,-144
  task->id = PI_TASK_NONE_ID;
1c003406:	4785                	li	a5,1
  pi_task_t task;
  int result = pi_fs_read_async(file, buffer, size, pi_task_block(&task));
1c003408:	868a                	mv	a3,sp
{
1c00340a:	c706                	sw	ra,140(sp)
1c00340c:	c522                	sw	s0,136(sp)
1c00340e:	cc3e                	sw	a5,24(sp)
  task->implem.keep = 1;
1c003410:	d43e                	sw	a5,40(sp)
  task->arg[0] = (uint32_t)0;
1c003412:	c202                	sw	zero,4(sp)

void __rt_event_sched_init();

static inline void __rt_task_init(pi_task_t *task)
{
  task->done = 0;
1c003414:	00010a23          	sb	zero,20(sp)
  int result = pi_fs_read_async(file, buffer, size, pi_task_block(&task));
1c003418:	37d5                	jal	1c0033fc <pi_fs_read_async>
1c00341a:	842a                	mv	s0,a0
  pi_task_wait_on(&task);
1c00341c:	0848                	addi	a0,sp,20
1c00341e:	3f99                	jal	1c003374 <pi_task_wait_on.isra.3>
  return result;
}
1c003420:	8522                	mv	a0,s0
1c003422:	40ba                	lw	ra,140(sp)
1c003424:	442a                	lw	s0,136(sp)
1c003426:	6149                	addi	sp,sp,144
1c003428:	8082                	ret

1c00342a <pi_fs_write_async>:

int32_t pi_fs_write_async(pi_fs_file_t *file, void *buffer, uint32_t size, pi_task_t *task)
{
  return file->api->write(file, buffer, size, task);
1c00342a:	415c                	lw	a5,4(a0)
1c00342c:	0187a303          	lw	t1,24(a5)
1c003430:	8302                	jr	t1

1c003432 <pi_fs_write>:
}

int32_t pi_fs_write(pi_fs_file_t *file, void *buffer, uint32_t size)
{
1c003432:	7175                	addi	sp,sp,-144
  task->id = PI_TASK_NONE_ID;
1c003434:	4785                	li	a5,1
  pi_task_t task;
  int result = pi_fs_write_async(file, buffer, size, pi_task_block(&task));
1c003436:	868a                	mv	a3,sp
{
1c003438:	c706                	sw	ra,140(sp)
1c00343a:	c522                	sw	s0,136(sp)
1c00343c:	cc3e                	sw	a5,24(sp)
  task->implem.keep = 1;
1c00343e:	d43e                	sw	a5,40(sp)
  task->arg[0] = (uint32_t)0;
1c003440:	c202                	sw	zero,4(sp)
1c003442:	00010a23          	sb	zero,20(sp)
  int result = pi_fs_write_async(file, buffer, size, pi_task_block(&task));
1c003446:	37d5                	jal	1c00342a <pi_fs_write_async>
1c003448:	842a                	mv	s0,a0
  pi_task_wait_on(&task);
1c00344a:	0848                	addi	a0,sp,20
1c00344c:	3725                	jal	1c003374 <pi_task_wait_on.isra.3>
  return result;
}
1c00344e:	8522                	mv	a0,s0
1c003450:	40ba                	lw	ra,140(sp)
1c003452:	442a                	lw	s0,136(sp)
1c003454:	6149                	addi	sp,sp,144
1c003456:	8082                	ret

1c003458 <pi_flash_read_async>:
}

static inline void pi_flash_read_async(struct pi_device *device, uint32_t pi_flash_addr, void *data, uint32_t size, pi_task_t *task)
{
  pi_flash_api_t *api = (pi_flash_api_t *)device->api;
  api->read_async(device, pi_flash_addr, data, size, task);
1c003458:	411c                	lw	a5,0(a0)
1c00345a:	00c7a303          	lw	t1,12(a5)
1c00345e:	8302                	jr	t1

1c003460 <__pi_read_fs_write>:
    return block_size;
}

static int32_t __pi_read_fs_write(pi_fs_file_t *_file, void *buffer, uint32_t size, pi_task_t *task)
{
    pi_read_fs_t *fs = (pi_read_fs_t *) _file->fs->data;
1c003460:	411c                	lw	a5,0(a0)
    pi_read_fs_file_t *file = (pi_read_fs_file_t *) _file;
    
    int real_size = size;
    unsigned int addr = file->addr + file->offset;
1c003462:	01852803          	lw	a6,24(a0)
{
1c003466:	8736                	mv	a4,a3
    pi_read_fs_t *fs = (pi_read_fs_t *) _file->fs->data;
1c003468:	4794                	lw	a3,8(a5)
    unsigned int addr = file->addr + file->offset;
1c00346a:	495c                	lw	a5,20(a0)
{
1c00346c:	88ae                	mv	a7,a1
1c00346e:	1141                	addi	sp,sp,-16
    unsigned int addr = file->addr + file->offset;
1c003470:	010785b3          	add	a1,a5,a6
    if(file->offset + size > file->fs_file.size)
1c003474:	00c52803          	lw	a6,12(a0)
{
1c003478:	c606                	sw	ra,12(sp)
    if(file->offset + size > file->fs_file.size)
1c00347a:	00c78333          	add	t1,a5,a2
1c00347e:	00687463          	bleu	t1,a6,1c003486 <__pi_read_fs_write+0x26>
    {
        real_size = file->fs_file.size - file->offset;
1c003482:	40f80633          	sub	a2,a6,a5
    }
    file->offset += real_size;
1c003486:	97b2                	add	a5,a5,a2
1c003488:	c95c                	sw	a5,20(a0)
    
    pi_flash_program_async(fs->flash, addr, (void *) buffer, real_size, task);
1c00348a:	4288                	lw	a0,0(a3)
}

static inline void pi_flash_program_async(struct pi_device *device, uint32_t pi_flash_addr, const void *data, uint32_t size, pi_task_t *task)
{
  pi_flash_api_t *api = (pi_flash_api_t *)device->api;
  api->program_async(device, pi_flash_addr, data, size, task);
1c00348c:	86b2                	mv	a3,a2
1c00348e:	8646                	mv	a2,a7
1c003490:	411c                	lw	a5,0(a0)
1c003492:	4b9c                	lw	a5,16(a5)
1c003494:	9782                	jalr	a5
    
    return 0;
}
1c003496:	40b2                	lw	ra,12(sp)
1c003498:	4501                	li	a0,0
1c00349a:	0141                	addi	sp,sp,16
1c00349c:	8082                	ret

1c00349e <__pi_read_fs_seek>:
static int32_t __pi_read_fs_seek(pi_fs_file_t *_file, unsigned int offset)
{
    pi_read_fs_file_t *file = (pi_read_fs_file_t *) _file;
    //printf("[FS] File seek (file: %p, offset: 0x%x)\n", file, offset);
    
    if(offset < file->fs_file.size)
1c00349e:	455c                	lw	a5,12(a0)
1c0034a0:	00f5f563          	bleu	a5,a1,1c0034aa <__pi_read_fs_seek+0xc>
    {
        file->offset = offset;
1c0034a4:	c94c                	sw	a1,20(a0)
        return 0;
1c0034a6:	4501                	li	a0,0
1c0034a8:	8082                	ret
    }
    return -1;
1c0034aa:	557d                	li	a0,-1
}
1c0034ac:	8082                	ret

1c0034ae <__pi_read_fs_direct_read_async>:
}

static int32_t __pi_read_fs_direct_read_async(pi_fs_file_t *_file, void *buffer, uint32_t size, pi_task_t *event)
{
    pi_read_fs_file_t *file = (pi_read_fs_file_t *) _file;
    pi_read_fs_t *fs = (pi_read_fs_t *) file->fs_file.fs->data;
1c0034ae:	411c                	lw	a5,0(a0)
{
1c0034b0:	1141                	addi	sp,sp,-16
1c0034b2:	c422                	sw	s0,8(sp)
    pi_read_fs_t *fs = (pi_read_fs_t *) file->fs_file.fs->data;
1c0034b4:	0087a803          	lw	a6,8(a5)
{
1c0034b8:	8432                	mv	s0,a2
    // Mask interrupt to update file current position and get information
    //int irq = pi_irq_disable();
    
    int real_size = size;
    unsigned int addr = file->addr + file->offset;
1c0034ba:	495c                	lw	a5,20(a0)
1c0034bc:	4d10                	lw	a2,24(a0)
{
1c0034be:	88ae                	mv	a7,a1
1c0034c0:	8736                	mv	a4,a3
    unsigned int addr = file->addr + file->offset;
1c0034c2:	00c785b3          	add	a1,a5,a2
    if(file->offset + size > file->fs_file.size)
1c0034c6:	4550                	lw	a2,12(a0)
{
1c0034c8:	c606                	sw	ra,12(sp)
    if(file->offset + size > file->fs_file.size)
1c0034ca:	008786b3          	add	a3,a5,s0
1c0034ce:	00d67463          	bleu	a3,a2,1c0034d6 <__pi_read_fs_direct_read_async+0x28>
    {
        real_size = file->fs_file.size - file->offset;
1c0034d2:	40f60433          	sub	s0,a2,a5
    }
    file->offset += real_size;
1c0034d6:	97a2                	add	a5,a5,s0
1c0034d8:	c95c                	sw	a5,20(a0)
    
    //pi_irq_restore(irq);
    
    pi_flash_read_async(fs->flash, addr, (void *) buffer, real_size, event);
1c0034da:	00082503          	lw	a0,0(a6)
1c0034de:	86a2                	mv	a3,s0
1c0034e0:	8646                	mv	a2,a7
1c0034e2:	3f9d                	jal	1c003458 <pi_flash_read_async>
    
    return real_size;
}
1c0034e4:	8522                	mv	a0,s0
1c0034e6:	40b2                	lw	ra,12(sp)
1c0034e8:	4422                	lw	s0,8(sp)
1c0034ea:	0141                	addi	sp,sp,16
1c0034ec:	8082                	ret

1c0034ee <__pi_read_fs_copy_async>:


static int32_t
__pi_read_fs_copy_async(pi_fs_file_t *_file, uint32_t index, void *buffer, uint32_t size, int32_t ext2loc,
                        pi_task_t *task)
{
1c0034ee:	882a                	mv	a6,a0
    pi_read_fs_file_t *file = (pi_read_fs_file_t *) _file;
    pi_read_fs_t *fs = (pi_read_fs_t *) file->fs_file.fs->data;
1c0034f0:	4108                	lw	a0,0(a0)
    return pi_flash_copy_async(fs->flash, file->addr + index, buffer, size, ext2loc, task);
1c0034f2:	01882803          	lw	a6,24(a6)
1c0034f6:	4508                	lw	a0,8(a0)
}

static inline int pi_flash_copy_async(struct pi_device *device, uint32_t pi_flash_addr, void *buffer, uint32_t size, int ext2loc, pi_task_t *task)
{
  pi_flash_api_t *api = (pi_flash_api_t *)device->api;
  return api->copy_async(device, pi_flash_addr, buffer, size, ext2loc, task);
1c0034f8:	95c2                	add	a1,a1,a6
1c0034fa:	4108                	lw	a0,0(a0)
1c0034fc:	00052883          	lw	a7,0(a0)
1c003500:	0288a303          	lw	t1,40(a7)
1c003504:	8302                	jr	t1

1c003506 <__pi_read_fs_copy_2d_async>:
}

static int32_t
__pi_read_fs_copy_2d_async(pi_fs_file_t *_file, uint32_t index, void *buffer, uint32_t size, uint32_t stride,
                           uint32_t length, int32_t ext2loc, pi_task_t *task)
{
1c003506:	832a                	mv	t1,a0
    pi_read_fs_file_t *file = (pi_read_fs_file_t *) _file;
    pi_read_fs_t *fs = (pi_read_fs_t *) file->fs_file.fs->data;
1c003508:	4108                	lw	a0,0(a0)
    return pi_flash_copy_2d_async(fs->flash, file->addr + index, buffer, size, stride, length, ext2loc, task);
1c00350a:	01832e03          	lw	t3,24(t1)
1c00350e:	4508                	lw	a0,8(a0)
}

static inline int pi_flash_copy_2d_async(struct pi_device *device, uint32_t pi_flash_addr, void *buffer, uint32_t size, uint32_t stride, uint32_t length, int ext2loc, pi_task_t *task)
{
  pi_flash_api_t *api = (pi_flash_api_t *)device->api;
  return api->copy_2d_async(device, pi_flash_addr, buffer, size, stride, length, ext2loc, task);
1c003510:	95f2                	add	a1,a1,t3
1c003512:	4108                	lw	a0,0(a0)
1c003514:	00052303          	lw	t1,0(a0)
1c003518:	02c32303          	lw	t1,44(t1)
1c00351c:	8302                	jr	t1

1c00351e <rt_event_enqueue>:
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00351e:	300476f3          	csrrci	a3,mstatus,8
  if (sched->first) {
1c003522:	01c02603          	lw	a2,28(zero) # 1c <_l1_preload_size>
  event->next = NULL;
1c003526:	00052023          	sw	zero,0(a0)
1c00352a:	01c00713          	li	a4,28
  if (sched->first) {
1c00352e:	c619                	beqz	a2,1c00353c <rt_event_enqueue+0x1e>
    sched->last->next = event;
1c003530:	435c                	lw	a5,4(a4)
1c003532:	c388                	sw	a0,0(a5)
  sched->last = event;
1c003534:	c348                	sw	a0,4(a4)
  __builtin_pulp_spr_write(reg, val);
1c003536:	30069073          	csrw	mstatus,a3
}
1c00353a:	8082                	ret
    sched->first = event;
1c00353c:	00a02e23          	sw	a0,28(zero) # 1c <_l1_preload_size>
1c003540:	bfd5                	j	1c003534 <rt_event_enqueue+0x16>

1c003542 <__pi_fs_free>:
    if(fs != NULL)
1c003542:	c91d                	beqz	a0,1c003578 <__pi_fs_free+0x36>
{
1c003544:	1141                	addi	sp,sp,-16
1c003546:	c422                	sw	s0,8(sp)
1c003548:	842a                	mv	s0,a0
        if(fs->pi_fs_info) pmsis_l2_malloc_free(fs->pi_fs_info, fs->pi_fs_l2->pi_fs_size);
1c00354a:	09c52503          	lw	a0,156(a0)
{
1c00354e:	c606                	sw	ra,12(sp)
        if(fs->pi_fs_info) pmsis_l2_malloc_free(fs->pi_fs_info, fs->pi_fs_l2->pi_fs_size);
1c003550:	c511                	beqz	a0,1c00355c <__pi_fs_free+0x1a>
1c003552:	09842783          	lw	a5,152(s0)
1c003556:	438c                	lw	a1,0(a5)
1c003558:	494020ef          	jal	ra,1c0059ec <pi_l2_free>
        if(fs->pi_fs_l2) pmsis_l2_malloc_free(fs->pi_fs_l2, sizeof(pi_fs_l2_t));
1c00355c:	09842503          	lw	a0,152(s0)
1c003560:	c501                	beqz	a0,1c003568 <__pi_fs_free+0x26>
1c003562:	45a1                	li	a1,8
1c003564:	488020ef          	jal	ra,1c0059ec <pi_l2_free>
        pmsis_l2_malloc_free(fs, sizeof(pi_read_fs_t));
1c003568:	8522                	mv	a0,s0
}
1c00356a:	4422                	lw	s0,8(sp)
1c00356c:	40b2                	lw	ra,12(sp)
        pmsis_l2_malloc_free(fs, sizeof(pi_read_fs_t));
1c00356e:	1b800593          	li	a1,440
}
1c003572:	0141                	addi	sp,sp,16
        pmsis_l2_malloc_free(fs, sizeof(pi_read_fs_t));
1c003574:	4780206f          	j	1c0059ec <pi_l2_free>
1c003578:	8082                	ret

1c00357a <__pi_read_fs_unmount>:
    __pi_fs_free(fs);
1c00357a:	4508                	lw	a0,8(a0)
1c00357c:	b7d9                	j	1c003542 <__pi_fs_free>

1c00357e <__pi_read_fs_open>:
{
1c00357e:	1101                	addi	sp,sp,-32
1c003580:	ca26                	sw	s1,20(sp)
1c003582:	c452                	sw	s4,8(sp)
1c003584:	c256                	sw	s5,4(sp)
1c003586:	ce06                	sw	ra,28(sp)
1c003588:	cc22                	sw	s0,24(sp)
1c00358a:	c84a                	sw	s2,16(sp)
1c00358c:	c64e                	sw	s3,12(sp)
1c00358e:	c05a                	sw	s6,0(sp)
1c003590:	8a2a                	mv	s4,a0
1c003592:	8aae                	mv	s5,a1
    pi_read_fs_t *fs = (pi_read_fs_t *) device->data;
1c003594:	4504                	lw	s1,8(a0)
    if(flags == PI_FS_FLAGS_WRITE)
1c003596:	08163f63          	p.bneimm	a2,1,1c003634 <__pi_read_fs_open+0xb6>
        if(fs->last_created_file)
1c00359a:	12c4a783          	lw	a5,300(s1)
1c00359e:	c399                	beqz	a5,1c0035a4 <__pi_read_fs_open+0x26>
    return NULL;
1c0035a0:	4501                	li	a0,0
1c0035a2:	a8bd                	j	1c003620 <__pi_read_fs_open+0xa2>
        file = pmsis_l2_malloc(sizeof(pi_read_fs_file_t));
1c0035a4:	0c000513          	li	a0,192
1c0035a8:	438020ef          	jal	ra,1c0059e0 <pi_l2_malloc>
1c0035ac:	842a                	mv	s0,a0
        if(file == NULL) return NULL;
1c0035ae:	d96d                	beqz	a0,1c0035a0 <__pi_read_fs_open+0x22>
        int str_len = strlen(file_name);
1c0035b0:	8556                	mv	a0,s5
1c0035b2:	651030ef          	jal	ra,1c007402 <strlen>
        int header_size = ((str_len + 7) & ~0x7) + 12;
1c0035b6:	00750913          	addi	s2,a0,7
1c0035ba:	c4093933          	p.bclr	s2,s2,2,0
1c0035be:	0931                	addi	s2,s2,12
        int str_len = strlen(file_name);
1c0035c0:	89aa                	mv	s3,a0
        uint8_t *header = pmsis_l2_malloc(header_size);
1c0035c2:	854a                	mv	a0,s2
1c0035c4:	41c020ef          	jal	ra,1c0059e0 <pi_l2_malloc>
        if(header == NULL)
1c0035c8:	e519                	bnez	a0,1c0035d6 <__pi_read_fs_open+0x58>
    pmsis_l2_malloc_free(file, sizeof(pi_read_fs_file_t));
1c0035ca:	0c000593          	li	a1,192
1c0035ce:	8522                	mv	a0,s0
1c0035d0:	41c020ef          	jal	ra,1c0059ec <pi_l2_free>
1c0035d4:	b7f1                	j	1c0035a0 <__pi_read_fs_open+0x22>
        file->header = header;
1c0035d6:	0aa42a23          	sw	a0,180(s0)
        file->header_size = header_size;
1c0035da:	0b242c23          	sw	s2,184(s0)
        memcpy(&file->header[12], file_name, str_len);
1c0035de:	864e                	mv	a2,s3
1c0035e0:	85d6                	mv	a1,s5
1c0035e2:	0531                	addi	a0,a0,12
1c0035e4:	645030ef          	jal	ra,1c007428 <memcpy>
        *(uint32_t *) &file->header[8] = str_len;
1c0035e8:	0b442783          	lw	a5,180(s0)
1c0035ec:	0137a423          	sw	s3,8(a5)
        file->addr = fs->free_flash_area + header_size;
1c0035f0:	1284a783          	lw	a5,296(s1)
        file->fs_file.size = 0;
1c0035f4:	00042623          	sw	zero,12(s0)
        file->offset = 0;
1c0035f8:	00042a23          	sw	zero,20(s0)
        file->addr = fs->free_flash_area + header_size;
1c0035fc:	993e                	add	s2,s2,a5
        file->cache_addr = -1;
1c0035fe:	57fd                	li	a5,-1
        file->addr = fs->free_flash_area + header_size;
1c003600:	01242c23          	sw	s2,24(s0)
        file->cache_addr = -1;
1c003604:	0af42823          	sw	a5,176(s0)
        fs->last_created_file = file;
1c003608:	1284a623          	sw	s0,300(s1)
    file->fs_file.api = (pi_fs_api_t *) device->api;
1c00360c:	000a2783          	lw	a5,0(s4)
    file->fs_file.fs_data = &fs->fs_data;
1c003610:	13048493          	addi	s1,s1,304
    file->fs_file.data = file;
1c003614:	c400                	sw	s0,8(s0)
    file->fs_file.api = (pi_fs_api_t *) device->api;
1c003616:	c05c                	sw	a5,4(s0)
    file->fs_file.fs = device;
1c003618:	01442023          	sw	s4,0(s0)
    file->fs_file.fs_data = &fs->fs_data;
1c00361c:	c804                	sw	s1,16(s0)
    return &file->fs_file;
1c00361e:	8522                	mv	a0,s0
}
1c003620:	40f2                	lw	ra,28(sp)
1c003622:	4462                	lw	s0,24(sp)
1c003624:	44d2                	lw	s1,20(sp)
1c003626:	4942                	lw	s2,16(sp)
1c003628:	49b2                	lw	s3,12(sp)
1c00362a:	4a22                	lw	s4,8(sp)
1c00362c:	4a92                	lw	s5,4(sp)
1c00362e:	4b02                	lw	s6,0(sp)
1c003630:	6105                	addi	sp,sp,32
1c003632:	8082                	ret
        unsigned int *pi_fs_info = fs->pi_fs_info;
1c003634:	09c4a783          	lw	a5,156(s1)
        for (i = 0; i < nb_comps; i++)
1c003638:	4981                	li	s3,0
        pi_fs_desc_t *desc = NULL;
1c00363a:	4901                	li	s2,0
        int nb_comps = *pi_fs_info++;
1c00363c:	0007ab03          	lw	s6,0(a5)
1c003640:	00478413          	addi	s0,a5,4
        for (i = 0; i < nb_comps; i++)
1c003644:	0569c163          	blt	s3,s6,1c003686 <__pi_read_fs_open+0x108>
        if(i == nb_comps) goto error;
1c003648:	f5698ce3          	beq	s3,s6,1c0035a0 <__pi_read_fs_open+0x22>
        file = pmsis_l2_malloc(sizeof(pi_read_fs_file_t));
1c00364c:	0c000513          	li	a0,192
1c003650:	390020ef          	jal	ra,1c0059e0 <pi_l2_malloc>
1c003654:	842a                	mv	s0,a0
        if(file == NULL) goto error;
1c003656:	d529                	beqz	a0,1c0035a0 <__pi_read_fs_open+0x22>
        file->cache = pmsis_l2_malloc(READ_FS_THRESHOLD_BLOCK_FULL);
1c003658:	08800513          	li	a0,136
1c00365c:	384020ef          	jal	ra,1c0059e0 <pi_l2_malloc>
1c003660:	0aa42623          	sw	a0,172(s0)
        if(file->cache == NULL) goto error1;
1c003664:	d13d                	beqz	a0,1c0035ca <__pi_read_fs_open+0x4c>
        file->fs_file.size = desc->size;
1c003666:	00492783          	lw	a5,4(s2)
        file->addr = desc->addr + fs->partition_offset;
1c00366a:	4498                	lw	a4,8(s1)
        file->header = NULL;
1c00366c:	0a042a23          	sw	zero,180(s0)
        file->fs_file.size = desc->size;
1c003670:	c45c                	sw	a5,12(s0)
        file->addr = desc->addr + fs->partition_offset;
1c003672:	00092783          	lw	a5,0(s2)
        file->offset = 0;
1c003676:	00042a23          	sw	zero,20(s0)
        file->addr = desc->addr + fs->partition_offset;
1c00367a:	97ba                	add	a5,a5,a4
1c00367c:	cc1c                	sw	a5,24(s0)
        file->cache_addr = -1;
1c00367e:	57fd                	li	a5,-1
1c003680:	0af42823          	sw	a5,176(s0)
1c003684:	b761                	j	1c00360c <__pi_read_fs_open+0x8e>
            if(strcmp(desc->name, file_name) == 0) break;
1c003686:	85d6                	mv	a1,s5
1c003688:	00c40513          	addi	a0,s0,12
1c00368c:	543030ef          	jal	ra,1c0073ce <strcmp>
1c003690:	c901                	beqz	a0,1c0036a0 <__pi_read_fs_open+0x122>
            pi_fs_info = (unsigned int *) ((unsigned int) pi_fs_info + sizeof(pi_fs_desc_t) + desc->path_size);
1c003692:	441c                	lw	a5,8(s0)
        for (i = 0; i < nb_comps; i++)
1c003694:	8922                	mv	s2,s0
1c003696:	0985                	addi	s3,s3,1
            pi_fs_info = (unsigned int *) ((unsigned int) pi_fs_info + sizeof(pi_fs_desc_t) + desc->path_size);
1c003698:	97a2                	add	a5,a5,s0
1c00369a:	00c78413          	addi	s0,a5,12
1c00369e:	b75d                	j	1c003644 <__pi_read_fs_open+0xc6>
1c0036a0:	8922                	mv	s2,s0
1c0036a2:	b76d                	j	1c00364c <__pi_read_fs_open+0xce>

1c0036a4 <__pi_fs_mount_step>:
{
1c0036a4:	7179                	addi	sp,sp,-48
1c0036a6:	d226                	sw	s1,36(sp)
    switch (fs->mount_step)
1c0036a8:	09052483          	lw	s1,144(a0)
{
1c0036ac:	d422                	sw	s0,40(sp)
1c0036ae:	d606                	sw	ra,44(sp)
1c0036b0:	d04a                	sw	s2,32(sp)
    const pi_partition_table_t partition_table = NULL;
1c0036b2:	ce02                	sw	zero,28(sp)
{
1c0036b4:	842a                	mv	s0,a0
    switch (fs->mount_step)
1c0036b6:	0834a463          	p.beqimm	s1,3,1c00373e <__pi_fs_mount_step+0x9a>
1c0036ba:	0c44a963          	p.beqimm	s1,4,1c00378c <__pi_fs_mount_step+0xe8>
1c0036be:	0614ba63          	p.bneimm	s1,1,1c003732 <__pi_fs_mount_step+0x8e>
            rc = pi_partition_table_load(fs->flash, &partition_table);
1c0036c2:	4108                	lw	a0,0(a0)
1c0036c4:	086c                	addi	a1,sp,28
1c0036c6:	2d3000ef          	jal	ra,1c004198 <pi_partition_table_load>
            if(rc != PI_OK) goto error;
1c0036ca:	ed09                	bnez	a0,1c0036e4 <__pi_fs_mount_step+0x40>
            readfs_partition = pi_partition_find_first(partition_table, PI_PARTITION_TYPE_DATA,
1c0036cc:	4054                	lw	a3,4(s0)
1c0036ce:	4572                	lw	a0,28(sp)
1c0036d0:	08100613          	li	a2,129
1c0036d4:	4585                	li	a1,1
1c0036d6:	2c7000ef          	jal	ra,1c00419c <pi_partition_find_first>
1c0036da:	892a                	mv	s2,a0
            if(readfs_partition == NULL)
1c0036dc:	e901                	bnez	a0,1c0036ec <__pi_fs_mount_step+0x48>
                pi_partition_table_free(partition_table);
1c0036de:	4572                	lw	a0,28(sp)
1c0036e0:	2b7000ef          	jal	ra,1c004196 <pi_partition_table_free>
    fs->error = -1;
1c0036e4:	57fd                	li	a5,-1
1c0036e6:	12f42223          	sw	a5,292(s0)
1c0036ea:	a0c9                	j	1c0037ac <__pi_fs_mount_step+0x108>
            fs->partition_offset = pi_partition_get_flash_offset(readfs_partition);
1c0036ec:	2a1000ef          	jal	ra,1c00418c <pi_partition_get_flash_offset>

/// @cond IMPLEM

static inline pi_err_t pi_partition_close(const pi_partition_t *partition)
{
    pi_l2_free((pi_partition_t *) partition, sizeof(pi_partition_t));
1c0036f0:	02800593          	li	a1,40
1c0036f4:	c408                	sw	a0,8(s0)
1c0036f6:	854a                	mv	a0,s2
1c0036f8:	2f4020ef          	jal	ra,1c0059ec <pi_l2_free>
            pi_partition_table_free(partition_table);
1c0036fc:	4572                	lw	a0,28(sp)
1c0036fe:	299000ef          	jal	ra,1c004196 <pi_partition_table_free>
            fs->mount_step++;
1c003702:	09042783          	lw	a5,144(s0)
            pi_flash_read_async(fs->flash, fs->partition_offset, &fs->pi_fs_l2->pi_fs_size, 8,
1c003706:	4008                	lw	a0,0(s0)
1c003708:	440c                	lw	a1,8(s0)
            fs->mount_step++;
1c00370a:	0789                	addi	a5,a5,2
1c00370c:	08f42823          	sw	a5,144(s0)
            pi_flash_read_async(fs->flash, fs->partition_offset, &fs->pi_fs_l2->pi_fs_size, 8,
1c003710:	09842603          	lw	a2,152(s0)


struct pi_task *pi_task_callback(struct pi_task *task, void (*callback)(void*), void *arg)
{
  task->id = PI_TASK_CALLBACK_ID;
  task->arg[0] = (uint32_t)callback;
1c003714:	1c0037b7          	lui	a5,0x1c003
1c003718:	6a478793          	addi	a5,a5,1700 # 1c0036a4 <__pi_fs_mount_step>
  task->id = PI_TASK_CALLBACK_ID;
1c00371c:	02042223          	sw	zero,36(s0)
  task->arg[0] = (uint32_t)callback;
1c003720:	c81c                	sw	a5,16(s0)
  task->arg[1] = (uint32_t)arg;
1c003722:	c840                	sw	s0,20(s0)
  task->implem.keep = 1;
1c003724:	d844                	sw	s1,52(s0)
  task->done = 0;
1c003726:	02040023          	sb	zero,32(s0)
1c00372a:	00c40713          	addi	a4,s0,12
1c00372e:	46a1                	li	a3,8
            pi_flash_read_async(fs->flash, pi_fs_offset + 8, (void *) fs->pi_fs_info, pi_fs_size,
1c003730:	3325                	jal	1c003458 <pi_flash_read_async>
}
1c003732:	50b2                	lw	ra,44(sp)
1c003734:	5422                	lw	s0,40(sp)
1c003736:	5492                	lw	s1,36(sp)
1c003738:	5902                	lw	s2,32(sp)
1c00373a:	6145                	addi	sp,sp,48
1c00373c:	8082                	ret
            int pi_fs_size = ((fs->pi_fs_l2->pi_fs_size + 7) & ~7);
1c00373e:	09852783          	lw	a5,152(a0)
            int pi_fs_offset = fs->partition_offset;
1c003742:	4504                	lw	s1,8(a0)
            int pi_fs_size = ((fs->pi_fs_l2->pi_fs_size + 7) & ~7);
1c003744:	4394                	lw	a3,0(a5)
1c003746:	069d                	addi	a3,a3,7
1c003748:	c406b6b3          	p.bclr	a3,a3,2,0
            fs->pi_fs_info = pmsis_l2_malloc(pi_fs_size);
1c00374c:	8536                	mv	a0,a3
1c00374e:	c636                	sw	a3,12(sp)
1c003750:	290020ef          	jal	ra,1c0059e0 <pi_l2_malloc>
1c003754:	08a42e23          	sw	a0,156(s0)
1c003758:	862a                	mv	a2,a0
            if(fs->pi_fs_info == NULL)
1c00375a:	46b2                	lw	a3,12(sp)
1c00375c:	d541                	beqz	a0,1c0036e4 <__pi_fs_mount_step+0x40>
            fs->mount_step++;
1c00375e:	09042783          	lw	a5,144(s0)
            pi_flash_read_async(fs->flash, pi_fs_offset + 8, (void *) fs->pi_fs_info, pi_fs_size,
1c003762:	4008                	lw	a0,0(s0)
  task->id = PI_TASK_CALLBACK_ID;
1c003764:	02042223          	sw	zero,36(s0)
            fs->mount_step++;
1c003768:	0785                	addi	a5,a5,1
1c00376a:	08f42823          	sw	a5,144(s0)
  task->arg[0] = (uint32_t)callback;
1c00376e:	1c0037b7          	lui	a5,0x1c003
1c003772:	6a478793          	addi	a5,a5,1700 # 1c0036a4 <__pi_fs_mount_step>
1c003776:	c81c                	sw	a5,16(s0)
  task->implem.keep = 1;
1c003778:	4785                	li	a5,1
  task->arg[1] = (uint32_t)arg;
1c00377a:	c840                	sw	s0,20(s0)
  task->implem.keep = 1;
1c00377c:	d85c                	sw	a5,52(s0)
1c00377e:	02040023          	sb	zero,32(s0)
            pi_flash_read_async(fs->flash, pi_fs_offset + 8, (void *) fs->pi_fs_info, pi_fs_size,
1c003782:	00c40713          	addi	a4,s0,12
1c003786:	00848593          	addi	a1,s1,8
1c00378a:	b75d                	j	1c003730 <__pi_fs_mount_step+0x8c>
            unsigned int *pi_fs_info = fs->pi_fs_info;
1c00378c:	09c52703          	lw	a4,156(a0)
            for (i = 0; i < nb_comps; i++)
1c003790:	4681                	li	a3,0
            int nb_comps = *pi_fs_info++;
1c003792:	00470793          	addi	a5,a4,4
1c003796:	430c                	lw	a1,0(a4)
            pi_fs_desc_t *desc = NULL;
1c003798:	4701                	li	a4,0
            for (i = 0; i < nb_comps; i++)
1c00379a:	00b6cd63          	blt	a3,a1,1c0037b4 <__pi_fs_mount_step+0x110>
            if(desc == NULL)
1c00379e:	e315                	bnez	a4,1c0037c2 <__pi_fs_mount_step+0x11e>
                fs->free_flash_area = desc->addr + desc->size;
1c0037a0:	12f42423          	sw	a5,296(s0)
            fs->last_created_file = NULL;
1c0037a4:	12042623          	sw	zero,300(s0)
            fs->error = 0;
1c0037a8:	12042223          	sw	zero,292(s0)
  rt_event_enqueue(task);
1c0037ac:	08c42503          	lw	a0,140(s0)
1c0037b0:	33bd                	jal	1c00351e <rt_event_enqueue>
1c0037b2:	b741                	j	1c003732 <__pi_fs_mount_step+0x8e>
                pi_fs_info = (unsigned int *) ((unsigned int) pi_fs_info + sizeof(pi_fs_desc_t) + desc->path_size);
1c0037b4:	4790                	lw	a2,8(a5)
            for (i = 0; i < nb_comps; i++)
1c0037b6:	873e                	mv	a4,a5
1c0037b8:	0685                	addi	a3,a3,1
                pi_fs_info = (unsigned int *) ((unsigned int) pi_fs_info + sizeof(pi_fs_desc_t) + desc->path_size);
1c0037ba:	963e                	add	a2,a2,a5
1c0037bc:	00c60793          	addi	a5,a2,12 # 300c <__rt_stack_size+0x280c>
1c0037c0:	bfe9                	j	1c00379a <__pi_fs_mount_step+0xf6>
                fs->free_flash_area = desc->addr + desc->size;
1c0037c2:	431c                	lw	a5,0(a4)
1c0037c4:	4358                	lw	a4,4(a4)
1c0037c6:	97ba                	add	a5,a5,a4
1c0037c8:	bfe1                	j	1c0037a0 <__pi_fs_mount_step+0xfc>

1c0037ca <__pi_read_fs_close>:
    if(file->header == NULL)
1c0037ca:	0b452603          	lw	a2,180(a0)
{
1c0037ce:	1141                	addi	sp,sp,-16
1c0037d0:	c422                	sw	s0,8(sp)
1c0037d2:	c606                	sw	ra,12(sp)
1c0037d4:	842a                	mv	s0,a0
    if(file->header == NULL)
1c0037d6:	ee19                	bnez	a2,1c0037f4 <__pi_read_fs_close+0x2a>
        pmsis_l2_malloc_free(file->cache, READ_FS_THRESHOLD_BLOCK_FULL);
1c0037d8:	0ac52503          	lw	a0,172(a0)
1c0037dc:	08800593          	li	a1,136
        pi_l2_free((void *) file->header, file->header_size);
1c0037e0:	20c020ef          	jal	ra,1c0059ec <pi_l2_free>
        pi_l2_free((void *) file, sizeof(pi_read_fs_file_t));
1c0037e4:	8522                	mv	a0,s0
}
1c0037e6:	4422                	lw	s0,8(sp)
1c0037e8:	40b2                	lw	ra,12(sp)
        pi_l2_free((void *) file, sizeof(pi_read_fs_file_t));
1c0037ea:	0c000593          	li	a1,192
}
1c0037ee:	0141                	addi	sp,sp,16
        pi_l2_free((void *) file, sizeof(pi_read_fs_file_t));
1c0037f0:	1fc0206f          	j	1c0059ec <pi_l2_free>
        pi_read_fs_t *fs = (pi_read_fs_t *) file->fs_file.fs->data;
1c0037f4:	411c                	lw	a5,0(a0)
        *(uint32_t *) &file->header[0] = file->addr;
1c0037f6:	4d0c                	lw	a1,24(a0)
        *(uint32_t *) &file->header[4] = file->fs_file.size;
1c0037f8:	4558                	lw	a4,12(a0)
        pi_read_fs_t *fs = (pi_read_fs_t *) file->fs_file.fs->data;
1c0037fa:	479c                	lw	a5,8(a5)
  api->program(device, pi_flash_addr, data, size);
1c0037fc:	0b842683          	lw	a3,184(s0)
        *(uint32_t *) &file->header[0] = file->addr;
1c003800:	c20c                	sw	a1,0(a2)
        pi_flash_program(fs->flash, file->addr - file->header_size, (void *) file->header, file->header_size);
1c003802:	4388                	lw	a0,0(a5)
1c003804:	8d95                	sub	a1,a1,a3
        *(uint32_t *) &file->header[4] = file->fs_file.size;
1c003806:	c258                	sw	a4,4(a2)
1c003808:	411c                	lw	a5,0(a0)
1c00380a:	5bdc                	lw	a5,52(a5)
1c00380c:	9782                	jalr	a5
        pi_l2_free((void *) file->header, file->header_size);
1c00380e:	0b842583          	lw	a1,184(s0)
1c003812:	0b442503          	lw	a0,180(s0)
1c003816:	b7e9                	j	1c0037e0 <__pi_read_fs_close+0x16>

1c003818 <__pi_read_fs_mount>:
{
1c003818:	7175                	addi	sp,sp,-144
1c00381a:	c326                	sw	s1,132(sp)
1c00381c:	c14a                	sw	s2,128(sp)
1c00381e:	84aa                	mv	s1,a0
    struct pi_fs_conf *conf = (struct pi_fs_conf *) device->config;
1c003820:	00452903          	lw	s2,4(a0)
    pi_read_fs_t *fs = pmsis_l2_malloc(sizeof(pi_read_fs_t));
1c003824:	1b800513          	li	a0,440
{
1c003828:	c522                	sw	s0,136(sp)
1c00382a:	c706                	sw	ra,140(sp)
    pi_read_fs_t *fs = pmsis_l2_malloc(sizeof(pi_read_fs_t));
1c00382c:	1b4020ef          	jal	ra,1c0059e0 <pi_l2_malloc>
1c003830:	842a                	mv	s0,a0
    if(fs == NULL) goto error;
1c003832:	e911                	bnez	a0,1c003846 <__pi_read_fs_mount+0x2e>
    __pi_fs_free(fs);
1c003834:	8522                	mv	a0,s0
1c003836:	3331                	jal	1c003542 <__pi_fs_free>
    return -1;
1c003838:	557d                	li	a0,-1
}
1c00383a:	40ba                	lw	ra,140(sp)
1c00383c:	442a                	lw	s0,136(sp)
1c00383e:	449a                	lw	s1,132(sp)
1c003840:	490a                	lw	s2,128(sp)
1c003842:	6149                	addi	sp,sp,144
1c003844:	8082                	ret
    fs->flash = conf->flash;
1c003846:	00492783          	lw	a5,4(s2)
    fs->pi_fs_l2 = NULL;
1c00384a:	08052c23          	sw	zero,152(a0)
    fs->pi_fs_info = NULL;
1c00384e:	08052e23          	sw	zero,156(a0)
    fs->flash = conf->flash;
1c003852:	c11c                	sw	a5,0(a0)
    fs->fs_data.cluster_reqs_first = NULL;
1c003854:	12052823          	sw	zero,304(a0)
    fs->pi_fs_l2 = pmsis_l2_malloc(sizeof(pi_fs_l2_t));
1c003858:	4521                	li	a0,8
1c00385a:	186020ef          	jal	ra,1c0059e0 <pi_l2_malloc>
1c00385e:	08a42c23          	sw	a0,152(s0)
    if(fs->pi_fs_l2 == NULL) goto error;
1c003862:	d969                	beqz	a0,1c003834 <__pi_read_fs_mount+0x1c>
    fs->mount_step = 1;
1c003864:	4785                	li	a5,1
1c003866:	08f42823          	sw	a5,144(s0)
  task->id = PI_TASK_NONE_ID;
1c00386a:	cc3e                	sw	a5,24(sp)
  task->implem.keep = 1;
1c00386c:	d43e                	sw	a5,40(sp)
1c00386e:	00010a23          	sb	zero,20(sp)
    fs->pending_event = pi_task_block(&task);
1c003872:	00010793          	mv	a5,sp
1c003876:	08f42623          	sw	a5,140(s0)
    fs->partition_name = conf->partition_name;
1c00387a:	00892783          	lw	a5,8(s2)
  task->arg[0] = (uint32_t)0;
1c00387e:	c202                	sw	zero,4(sp)
    fs->pi_fs_info = NULL;
1c003880:	08042e23          	sw	zero,156(s0)
    fs->partition_name = conf->partition_name;
1c003884:	c05c                	sw	a5,4(s0)
    device->data = (void *) fs;
1c003886:	c480                	sw	s0,8(s1)
    __pi_fs_mount_step((void *) fs);
1c003888:	8522                	mv	a0,s0
1c00388a:	3d29                	jal	1c0036a4 <__pi_fs_mount_step>
  while(!task->done)
1c00388c:	01410783          	lb	a5,20(sp)
1c003890:	c791                	beqz	a5,1c00389c <__pi_read_fs_mount+0x84>
    if(fs->error)
1c003892:	12442783          	lw	a5,292(s0)
1c003896:	ffd9                	bnez	a5,1c003834 <__pi_read_fs_mount+0x1c>
    return 0;
1c003898:	4501                	li	a0,0
1c00389a:	b745                	j	1c00383a <__pi_read_fs_mount+0x22>
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00389c:	30047973          	csrrci	s2,mstatus,8
  __rt_event_execute(__rt_event_get_current_sched(), wait);
1c0038a0:	4585                	li	a1,1
1c0038a2:	01c00513          	li	a0,28
1c0038a6:	6ed010ef          	jal	ra,1c005792 <__rt_event_execute>
  __builtin_pulp_spr_write(reg, val);
1c0038aa:	30091073          	csrw	mstatus,s2
1c0038ae:	bff9                	j	1c00388c <__pi_read_fs_mount+0x74>

1c0038b0 <__pi_fs_read_cached>:
{
1c0038b0:	88ae                	mv	a7,a1
    if(addr < file->cache_addr || addr + size > file->cache_addr + READ_FS_THRESHOLD_BLOCK_FULL)
1c0038b2:	0b052583          	lw	a1,176(a0)
{
1c0038b6:	1141                	addi	sp,sp,-16
1c0038b8:	c226                	sw	s1,4(sp)
1c0038ba:	c606                	sw	ra,12(sp)
1c0038bc:	c422                	sw	s0,8(sp)
1c0038be:	84ba                	mv	s1,a4
1c0038c0:	0ac52803          	lw	a6,172(a0)
    if(addr < file->cache_addr || addr + size > file->cache_addr + READ_FS_THRESHOLD_BLOCK_FULL)
1c0038c4:	00b66f63          	bltu	a2,a1,1c0038e2 <__pi_fs_read_cached+0x32>
    if(size > READ_FS_THRESHOLD_BLOCK_FULL - (addr & 0x7)) size = READ_FS_THRESHOLD_BLOCK_FULL - (addr & 0x7);
1c0038c8:	f8363733          	p.bclr	a4,a2,28,3
1c0038cc:	08800413          	li	s0,136
1c0038d0:	8c19                	sub	s0,s0,a4
1c0038d2:	04d45433          	p.minu	s0,s0,a3
    if(addr < file->cache_addr || addr + size > file->cache_addr + READ_FS_THRESHOLD_BLOCK_FULL)
1c0038d6:	008606b3          	add	a3,a2,s0
1c0038da:	08858713          	addi	a4,a1,136 # 3088 <__rt_stack_size+0x2888>
1c0038de:	02d77963          	bleu	a3,a4,1c003910 <__pi_fs_read_cached+0x60>
    pi_read_fs_t *fs = (pi_read_fs_t *) file->fs_file.fs->data;
1c0038e2:	4118                	lw	a4,0(a0)
        file->cache_addr = addr & ~0x7;
1c0038e4:	c40635b3          	p.bclr	a1,a2,2,0
    pi_flash_read_async(fs->flash, addr, (void *) buffer, size, event);
1c0038e8:	08800693          	li	a3,136
    pi_read_fs_t *fs = (pi_read_fs_t *) file->fs_file.fs->data;
1c0038ec:	00872883          	lw	a7,8(a4)
        file->cache_addr = addr & ~0x7;
1c0038f0:	0ab52823          	sw	a1,176(a0)
    pi_flash_read_async(fs->flash, addr, (void *) buffer, size, event);
1c0038f4:	873e                	mv	a4,a5
1c0038f6:	0008a503          	lw	a0,0(a7)
1c0038fa:	8642                	mv	a2,a6
        return 0;
1c0038fc:	4401                	li	s0,0
    pi_flash_read_async(fs->flash, addr, (void *) buffer, size, event);
1c0038fe:	3ea9                	jal	1c003458 <pi_flash_read_async>
        *pending = 1;
1c003900:	4785                	li	a5,1
1c003902:	c09c                	sw	a5,0(s1)
}
1c003904:	8522                	mv	a0,s0
1c003906:	40b2                	lw	ra,12(sp)
1c003908:	4422                	lw	s0,8(sp)
1c00390a:	4492                	lw	s1,4(sp)
1c00390c:	0141                	addi	sp,sp,16
1c00390e:	8082                	ret
    memcpy((void *) buffer, &file->cache[addr - file->cache_addr], size);
1c003910:	40b605b3          	sub	a1,a2,a1
1c003914:	95c2                	add	a1,a1,a6
1c003916:	8622                	mv	a2,s0
1c003918:	8546                	mv	a0,a7
1c00391a:	30f030ef          	jal	ra,1c007428 <memcpy>
    return __pi_fs_read_from_cache(file, buffer, addr, size);
1c00391e:	b7dd                	j	1c003904 <__pi_fs_read_cached+0x54>

1c003920 <__pi_fs_read>:
{
1c003920:	7179                	addi	sp,sp,-48
1c003922:	d422                	sw	s0,40(sp)
1c003924:	d226                	sw	s1,36(sp)
1c003926:	d04a                	sw	s2,32(sp)
1c003928:	ca56                	sw	s5,20(sp)
1c00392a:	c85a                	sw	s6,16(sp)
1c00392c:	d606                	sw	ra,44(sp)
1c00392e:	8b3e                	mv	s6,a5
1c003930:	ce4e                	sw	s3,28(sp)
1c003932:	cc52                	sw	s4,24(sp)
1c003934:	c65e                	sw	s7,12(sp)
    int use_cache = size <= READ_FS_THRESHOLD || (addr & 0x7) != (buffer & 0x7);
1c003936:	47c1                	li	a5,16
{
1c003938:	892e                	mv	s2,a1
1c00393a:	8432                	mv	s0,a2
1c00393c:	84b6                	mv	s1,a3
1c00393e:	8aba                	mv	s5,a4
    int use_cache = size <= READ_FS_THRESHOLD || (addr & 0x7) != (buffer & 0x7);
1c003940:	06d7d063          	ble	a3,a5,1c0039a0 <__pi_fs_read+0x80>
1c003944:	00b647b3          	xor	a5,a2,a1
1c003948:	f837b7b3          	p.bclr	a5,a5,28,3
1c00394c:	ebb1                	bnez	a5,1c0039a0 <__pi_fs_read+0x80>
    if(size <= READ_FS_THRESHOLD_BLOCK_FULL &&
1c00394e:	08800793          	li	a5,136
1c003952:	06d7d763          	ble	a3,a5,1c0039c0 <__pi_fs_read+0xa0>
    pi_read_fs_t *fs = (pi_read_fs_t *) file->fs_file.fs->data;
1c003956:	411c                	lw	a5,0(a0)
1c003958:	0087ab83          	lw	s7,8(a5)
    int prefix_size = addr & 0x7;
1c00395c:	f83437b3          	p.bclr	a5,s0,28,3
    if(prefix_size)
1c003960:	c395                	beqz	a5,1c003984 <__pi_fs_read+0x64>
        prefix_size = 4 - prefix_size;
1c003962:	4991                	li	s3,4
1c003964:	40f989b3          	sub	s3,s3,a5
        int read_size = __pi_fs_read_cached(file, buffer, addr, prefix_size, pending, event);
1c003968:	8756                	mv	a4,s5
1c00396a:	87da                	mv	a5,s6
1c00396c:	86ce                	mv	a3,s3
1c00396e:	8622                	mv	a2,s0
1c003970:	85ca                	mv	a1,s2
1c003972:	3f3d                	jal	1c0038b0 <__pi_fs_read_cached>
        if(*pending) return read_size;
1c003974:	000aa783          	lw	a5,0(s5)
        int read_size = __pi_fs_read_cached(file, buffer, addr, prefix_size, pending, event);
1c003978:	8a2a                	mv	s4,a0
        if(*pending) return read_size;
1c00397a:	e7bd                	bnez	a5,1c0039e8 <__pi_fs_read+0xc8>
        addr += prefix_size;
1c00397c:	944e                	add	s0,s0,s3
        buffer += prefix_size;
1c00397e:	994e                	add	s2,s2,s3
        size -= prefix_size;
1c003980:	413484b3          	sub	s1,s1,s3
    pi_flash_read_async(fs->flash, addr, (void *) buffer, size, event);
1c003984:	000ba503          	lw	a0,0(s7)
    int block_size = size & ~0x7;
1c003988:	c404ba33          	p.bclr	s4,s1,2,0
    pi_flash_read_async(fs->flash, addr, (void *) buffer, size, event);
1c00398c:	875a                	mv	a4,s6
1c00398e:	86d2                	mv	a3,s4
1c003990:	864a                	mv	a2,s2
1c003992:	85a2                	mv	a1,s0
1c003994:	ac5ff0ef          	jal	ra,1c003458 <pi_flash_read_async>
    *pending = 1;
1c003998:	4785                	li	a5,1
1c00399a:	00faa023          	sw	a5,0(s5)
    return block_size;
1c00399e:	a0a9                	j	1c0039e8 <__pi_fs_read+0xc8>
    if(use_cache) return __pi_fs_read_cached(file, buffer, addr, size, pending, event);
1c0039a0:	8622                	mv	a2,s0
}
1c0039a2:	5422                	lw	s0,40(sp)
1c0039a4:	50b2                	lw	ra,44(sp)
1c0039a6:	49f2                	lw	s3,28(sp)
1c0039a8:	4a62                	lw	s4,24(sp)
1c0039aa:	4bb2                	lw	s7,12(sp)
    if(use_cache) return __pi_fs_read_cached(file, buffer, addr, size, pending, event);
1c0039ac:	87da                	mv	a5,s6
1c0039ae:	8756                	mv	a4,s5
}
1c0039b0:	4b42                	lw	s6,16(sp)
1c0039b2:	4ad2                	lw	s5,20(sp)
    if(use_cache) return __pi_fs_read_cached(file, buffer, addr, size, pending, event);
1c0039b4:	86a6                	mv	a3,s1
1c0039b6:	85ca                	mv	a1,s2
}
1c0039b8:	5492                	lw	s1,36(sp)
1c0039ba:	5902                	lw	s2,32(sp)
1c0039bc:	6145                	addi	sp,sp,48
    if(use_cache) return __pi_fs_read_cached(file, buffer, addr, size, pending, event);
1c0039be:	bdcd                	j	1c0038b0 <__pi_fs_read_cached>
       addr >= file->cache_addr &&
1c0039c0:	0b052583          	lw	a1,176(a0)
    if(size <= READ_FS_THRESHOLD_BLOCK_FULL &&
1c0039c4:	f8b669e3          	bltu	a2,a1,1c003956 <__pi_fs_read+0x36>
       addr + size < file->cache_addr + READ_FS_THRESHOLD_BLOCK_FULL)
1c0039c8:	00c687b3          	add	a5,a3,a2
1c0039cc:	08858713          	addi	a4,a1,136
       addr >= file->cache_addr &&
1c0039d0:	f8e7f3e3          	bleu	a4,a5,1c003956 <__pi_fs_read+0x36>
    memcpy((void *) buffer, &file->cache[addr - file->cache_addr], size);
1c0039d4:	40b60433          	sub	s0,a2,a1
1c0039d8:	0ac52583          	lw	a1,172(a0)
1c0039dc:	8636                	mv	a2,a3
1c0039de:	854a                	mv	a0,s2
1c0039e0:	95a2                	add	a1,a1,s0
1c0039e2:	247030ef          	jal	ra,1c007428 <memcpy>
        return __pi_fs_read_from_cache(file, buffer, addr, size);
1c0039e6:	8a26                	mv	s4,s1
}
1c0039e8:	50b2                	lw	ra,44(sp)
1c0039ea:	5422                	lw	s0,40(sp)
1c0039ec:	8552                	mv	a0,s4
1c0039ee:	5492                	lw	s1,36(sp)
1c0039f0:	5902                	lw	s2,32(sp)
1c0039f2:	49f2                	lw	s3,28(sp)
1c0039f4:	4a62                	lw	s4,24(sp)
1c0039f6:	4ad2                	lw	s5,20(sp)
1c0039f8:	4b42                	lw	s6,16(sp)
1c0039fa:	4bb2                	lw	s7,12(sp)
1c0039fc:	6145                	addi	sp,sp,48
1c0039fe:	8082                	ret

1c003a00 <__pi_read_fs_try_read>:
    if(file->pending_size == 0)
1c003a00:	0a852683          	lw	a3,168(a0)
{
1c003a04:	7179                	addi	sp,sp,-48
1c003a06:	d422                	sw	s0,40(sp)
1c003a08:	d606                	sw	ra,44(sp)
1c003a0a:	d226                	sw	s1,36(sp)
1c003a0c:	d04a                	sw	s2,32(sp)
1c003a0e:	ce4e                	sw	s3,28(sp)
    int pending = 0;
1c003a10:	c602                	sw	zero,12(sp)
{
1c003a12:	842a                	mv	s0,a0
    if(file->pending_size == 0)
1c003a14:	ee91                	bnez	a3,1c003a30 <__pi_read_fs_try_read+0x30>
            file->pending_event->implem.data[0] = file->first_read_size;
1c003a16:	501c                	lw	a5,32(s0)
1c003a18:	0bc42703          	lw	a4,188(s0)
1c003a1c:	df98                	sw	a4,56(a5)
  rt_event_enqueue(task);
1c003a1e:	5008                	lw	a0,32(s0)
1c003a20:	3cfd                	jal	1c00351e <rt_event_enqueue>
}
1c003a22:	50b2                	lw	ra,44(sp)
1c003a24:	5422                	lw	s0,40(sp)
1c003a26:	5492                	lw	s1,36(sp)
1c003a28:	5902                	lw	s2,32(sp)
1c003a2a:	49f2                	lw	s3,28(sp)
1c003a2c:	6145                	addi	sp,sp,48
1c003a2e:	8082                	ret
  task->arg[0] = (uint32_t)callback;
1c003a30:	1c0044b7          	lui	s1,0x1c004
1c003a34:	a0048493          	addi	s1,s1,-1536 # 1c003a00 <__pi_read_fs_try_read>
  task->id = PI_TASK_CALLBACK_ID;
1c003a38:	02052e23          	sw	zero,60(a0)
  task->arg[0] = (uint32_t)callback;
1c003a3c:	d504                	sw	s1,40(a0)
    int size = __pi_fs_read(
1c003a3e:	4d50                	lw	a2,28(a0)
1c003a40:	0a452583          	lw	a1,164(a0)
  task->arg[1] = (uint32_t)arg;
1c003a44:	d448                	sw	a0,44(s0)
            pi_task_callback(&file->step_event, __pi_read_fs_try_read, (void *) file)
1c003a46:	02450913          	addi	s2,a0,36
  task->implem.keep = 1;
1c003a4a:	4985                	li	s3,1
    int size = __pi_fs_read(
1c003a4c:	87ca                	mv	a5,s2
1c003a4e:	05352623          	sw	s3,76(a0)
  task->done = 0;
1c003a52:	02050c23          	sb	zero,56(a0)
1c003a56:	0078                	addi	a4,sp,12
1c003a58:	35e1                	jal	1c003920 <__pi_fs_read>
    file->pending_addr += size;
1c003a5a:	4c5c                	lw	a5,28(s0)
1c003a5c:	97aa                	add	a5,a5,a0
1c003a5e:	cc5c                	sw	a5,28(s0)
    file->pending_buffer += size;
1c003a60:	0a442783          	lw	a5,164(s0)
1c003a64:	97aa                	add	a5,a5,a0
1c003a66:	0af42223          	sw	a5,164(s0)
    file->pending_size -= size;
1c003a6a:	0a842783          	lw	a5,168(s0)
1c003a6e:	40a78533          	sub	a0,a5,a0
    if(!pending)
1c003a72:	47b2                	lw	a5,12(sp)
    file->pending_size -= size;
1c003a74:	0aa42423          	sw	a0,168(s0)
    if(!pending)
1c003a78:	f7cd                	bnez	a5,1c003a22 <__pi_read_fs_try_read+0x22>
        if(file->pending_size == 0)
1c003a7a:	dd51                	beqz	a0,1c003a16 <__pi_read_fs_try_read+0x16>
  task->id = PI_TASK_CALLBACK_ID;
1c003a7c:	02042e23          	sw	zero,60(s0)
  task->arg[0] = (uint32_t)callback;
1c003a80:	d404                	sw	s1,40(s0)
  task->arg[1] = (uint32_t)arg;
1c003a82:	d440                	sw	s0,44(s0)
  task->implem.keep = 1;
1c003a84:	05342623          	sw	s3,76(s0)
1c003a88:	02040c23          	sb	zero,56(s0)
  rt_event_enqueue(task);
1c003a8c:	854a                	mv	a0,s2
1c003a8e:	bf49                	j	1c003a20 <__pi_read_fs_try_read+0x20>

1c003a90 <__pi_read_fs_read_async>:
    if(file->offset + size > file->fs_file.size)
1c003a90:	495c                	lw	a5,20(a0)
1c003a92:	4558                	lw	a4,12(a0)
{
1c003a94:	1101                	addi	sp,sp,-32
1c003a96:	ce06                	sw	ra,28(sp)
    if(file->offset + size > file->fs_file.size)
1c003a98:	00c78833          	add	a6,a5,a2
1c003a9c:	01077463          	bleu	a6,a4,1c003aa4 <__pi_read_fs_read_async+0x14>
        real_size = file->fs_file.size - file->offset;
1c003aa0:	40f70633          	sub	a2,a4,a5
    file->first_read_size = real_size;
1c003aa4:	0ac52e23          	sw	a2,188(a0)
1c003aa8:	00068a23          	sb	zero,20(a3)
    file->pending_addr = file->addr + file->offset;
1c003aac:	495c                	lw	a5,20(a0)
1c003aae:	4d18                	lw	a4,24(a0)
    file->pending_size = real_size;
1c003ab0:	0ac52423          	sw	a2,168(a0)
    file->pending_event = event;
1c003ab4:	d114                	sw	a3,32(a0)
    file->pending_addr = file->addr + file->offset;
1c003ab6:	973e                	add	a4,a4,a5
    file->offset += real_size;
1c003ab8:	97b2                	add	a5,a5,a2
    file->pending_buffer = (unsigned int) buffer;
1c003aba:	0ab52223          	sw	a1,164(a0)
    file->pending_addr = file->addr + file->offset;
1c003abe:	cd58                	sw	a4,28(a0)
    file->offset += real_size;
1c003ac0:	c95c                	sw	a5,20(a0)
    __pi_read_fs_try_read((void *) file);
1c003ac2:	c632                	sw	a2,12(sp)
1c003ac4:	3f35                	jal	1c003a00 <__pi_read_fs_try_read>
}
1c003ac6:	4632                	lw	a2,12(sp)
1c003ac8:	40f2                	lw	ra,28(sp)
1c003aca:	8532                	mv	a0,a2
1c003acc:	6105                	addi	sp,sp,32
1c003ace:	8082                	ret

1c003ad0 <__pi_host_fs_mount>:
  int fd;
} pi_host_fs_file_t;

static int32_t __pi_host_fs_mount(struct pi_device *device)
{
  bsp_fs_data.cluster_reqs_first = NULL;
1c003ad0:	1c0097b7          	lui	a5,0x1c009
1c003ad4:	4007a023          	sw	zero,1024(a5) # 1c009400 <bsp_fs_data>
  return 0;
}
1c003ad8:	4501                	li	a0,0
1c003ada:	8082                	ret

1c003adc <__pi_host_fs_unmount>:

static void __pi_host_fs_unmount(struct pi_device *device)
{
}
1c003adc:	8082                	ret

1c003ade <rt_event_enqueue>:
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c003ade:	300476f3          	csrrci	a3,mstatus,8
  if (sched->first) {
1c003ae2:	01c02603          	lw	a2,28(zero) # 1c <_l1_preload_size>
  event->next = NULL;
1c003ae6:	00052023          	sw	zero,0(a0)
1c003aea:	01c00713          	li	a4,28
  if (sched->first) {
1c003aee:	c619                	beqz	a2,1c003afc <rt_event_enqueue+0x1e>
    sched->last->next = event;
1c003af0:	435c                	lw	a5,4(a4)
1c003af2:	c388                	sw	a0,0(a5)
  sched->last = event;
1c003af4:	c348                	sw	a0,4(a4)
  __builtin_pulp_spr_write(reg, val);
1c003af6:	30069073          	csrw	mstatus,a3
}
1c003afa:	8082                	ret
    sched->first = event;
1c003afc:	00a02e23          	sw	a0,28(zero) # 1c <_l1_preload_size>
1c003b00:	bfd5                	j	1c003af4 <rt_event_enqueue+0x16>

1c003b02 <__pi_host_fs_seek>:
}

static int32_t __pi_host_fs_seek(pi_fs_file_t *arg, unsigned int offset)
{
  pi_host_fs_file_t *file = (pi_host_fs_file_t *)arg;
  return semihost_seek(file->fd, offset);
1c003b02:	4948                	lw	a0,20(a0)
1c003b04:	4540106f          	j	1c004f58 <semihost_seek>

1c003b08 <__pi_host_fs_copy_2d_async>:
  else
    return __pi_host_fs_write_async(arg, buffer, size, task);
}

static int32_t __pi_host_fs_copy_2d_async(pi_fs_file_t *file, uint32_t index, void *buffer, uint32_t size, uint32_t stride, uint32_t length, int32_t ext2loc, pi_task_t *task)
{
1c003b08:	7179                	addi	sp,sp,-48
1c003b0a:	d422                	sw	s0,40(sp)
1c003b0c:	d226                	sw	s1,36(sp)
1c003b0e:	d04a                	sw	s2,32(sp)
1c003b10:	ce4e                	sw	s3,28(sp)
1c003b12:	cc52                	sw	s4,24(sp)
1c003b14:	ca56                	sw	s5,20(sp)
1c003b16:	c85a                	sw	s6,16(sp)
1c003b18:	c65e                	sw	s7,12(sp)
1c003b1a:	c462                	sw	s8,8(sp)
1c003b1c:	d606                	sw	ra,44(sp)
1c003b1e:	89aa                	mv	s3,a0
1c003b20:	8a2e                	mv	s4,a1
1c003b22:	84b2                	mv	s1,a2
1c003b24:	8b36                	mv	s6,a3
1c003b26:	8bba                	mv	s7,a4
1c003b28:	843e                	mv	s0,a5
1c003b2a:	8c42                	mv	s8,a6
1c003b2c:	8ac6                	mv	s5,a7
  unsigned int chunk;
  for (chunk=0; chunk<size; chunk+=length)
1c003b2e:	4901                	li	s2,0
1c003b30:	03696163          	bltu	s2,s6,1c003b52 <__pi_host_fs_copy_2d_async+0x4a>
1c003b34:	8556                	mv	a0,s5
1c003b36:	3765                	jal	1c003ade <rt_event_enqueue>

    buffer = ((char *)buffer) + length;
    index += stride;
  }
  pi_task_push(task);
  return 0;
1c003b38:	4501                	li	a0,0

error:
  pi_task_push(task);
  return -1;
}
1c003b3a:	50b2                	lw	ra,44(sp)
1c003b3c:	5422                	lw	s0,40(sp)
1c003b3e:	5492                	lw	s1,36(sp)
1c003b40:	5902                	lw	s2,32(sp)
1c003b42:	49f2                	lw	s3,28(sp)
1c003b44:	4a62                	lw	s4,24(sp)
1c003b46:	4ad2                	lw	s5,20(sp)
1c003b48:	4b42                	lw	s6,16(sp)
1c003b4a:	4bb2                	lw	s7,12(sp)
1c003b4c:	4c22                	lw	s8,8(sp)
1c003b4e:	6145                	addi	sp,sp,48
1c003b50:	8082                	ret
    if (__pi_host_fs_seek(file, index))
1c003b52:	85d2                	mv	a1,s4
1c003b54:	854e                	mv	a0,s3
1c003b56:	05645433          	p.minu	s0,s0,s6
1c003b5a:	3765                	jal	1c003b02 <__pi_host_fs_seek>
1c003b5c:	e10d                	bnez	a0,1c003b7e <__pi_host_fs_copy_2d_async+0x76>
      if (pi_fs_read(file, buffer, length) != (int)length)
1c003b5e:	8622                	mv	a2,s0
1c003b60:	85a6                	mv	a1,s1
1c003b62:	854e                	mv	a0,s3
    if (ext2loc)
1c003b64:	000c0a63          	beqz	s8,1c003b78 <__pi_host_fs_copy_2d_async+0x70>
      if (pi_fs_read(file, buffer, length) != (int)length)
1c003b68:	89dff0ef          	jal	ra,1c003404 <pi_fs_read>
1c003b6c:	00851963          	bne	a0,s0,1c003b7e <__pi_host_fs_copy_2d_async+0x76>
    buffer = ((char *)buffer) + length;
1c003b70:	94a2                	add	s1,s1,s0
    index += stride;
1c003b72:	9a5e                	add	s4,s4,s7
  for (chunk=0; chunk<size; chunk+=length)
1c003b74:	9922                	add	s2,s2,s0
1c003b76:	bf6d                	j	1c003b30 <__pi_host_fs_copy_2d_async+0x28>
      if (pi_fs_write(file, buffer, length) != (int)length)
1c003b78:	8bbff0ef          	jal	ra,1c003432 <pi_fs_write>
1c003b7c:	bfc5                	j	1c003b6c <__pi_host_fs_copy_2d_async+0x64>
1c003b7e:	8556                	mv	a0,s5
1c003b80:	3fb9                	jal	1c003ade <rt_event_enqueue>
  return -1;
1c003b82:	557d                	li	a0,-1
1c003b84:	bf5d                	j	1c003b3a <__pi_host_fs_copy_2d_async+0x32>

1c003b86 <__pi_host_fs_write_async>:
  int result = size - semihost_write(file->fd, buffer, size);
1c003b86:	4948                	lw	a0,20(a0)
{
1c003b88:	1101                	addi	sp,sp,-32
1c003b8a:	ce06                	sw	ra,28(sp)
1c003b8c:	cc22                	sw	s0,24(sp)
1c003b8e:	ca26                	sw	s1,20(sp)
  int result = size - semihost_write(file->fd, buffer, size);
1c003b90:	c636                	sw	a3,12(sp)
{
1c003b92:	84b2                	mv	s1,a2
  int result = size - semihost_write(file->fd, buffer, size);
1c003b94:	3a8010ef          	jal	ra,1c004f3c <semihost_write>
1c003b98:	46b2                	lw	a3,12(sp)
1c003b9a:	842a                	mv	s0,a0
1c003b9c:	8536                	mv	a0,a3
1c003b9e:	3781                	jal	1c003ade <rt_event_enqueue>
}
1c003ba0:	40848533          	sub	a0,s1,s0
1c003ba4:	40f2                	lw	ra,28(sp)
1c003ba6:	4462                	lw	s0,24(sp)
1c003ba8:	44d2                	lw	s1,20(sp)
1c003baa:	6105                	addi	sp,sp,32
1c003bac:	8082                	ret

1c003bae <__pi_host_fs_read_async>:
  int result = size - semihost_read(file->fd, buffer, size);
1c003bae:	4948                	lw	a0,20(a0)
{
1c003bb0:	1101                	addi	sp,sp,-32
1c003bb2:	ce06                	sw	ra,28(sp)
1c003bb4:	cc22                	sw	s0,24(sp)
  int result = size - semihost_read(file->fd, buffer, size);
1c003bb6:	c636                	sw	a3,12(sp)
{
1c003bb8:	8432                	mv	s0,a2
  int result = size - semihost_read(file->fd, buffer, size);
1c003bba:	366010ef          	jal	ra,1c004f20 <semihost_read>
  task->implem.data[0] = result;
1c003bbe:	46b2                	lw	a3,12(sp)
  int result = size - semihost_read(file->fd, buffer, size);
1c003bc0:	8c09                	sub	s0,s0,a0
  task->implem.data[0] = result;
1c003bc2:	de80                	sw	s0,56(a3)
1c003bc4:	8536                	mv	a0,a3
1c003bc6:	3f21                	jal	1c003ade <rt_event_enqueue>
}
1c003bc8:	8522                	mv	a0,s0
1c003bca:	40f2                	lw	ra,28(sp)
1c003bcc:	4462                	lw	s0,24(sp)
1c003bce:	6105                	addi	sp,sp,32
1c003bd0:	8082                	ret

1c003bd2 <__pi_host_fs_copy_async>:
{
1c003bd2:	1101                	addi	sp,sp,-32
1c003bd4:	cc22                	sw	s0,24(sp)
1c003bd6:	ca26                	sw	s1,20(sp)
  if (__pi_host_fs_seek(arg, index))
1c003bd8:	c636                	sw	a3,12(sp)
{
1c003bda:	84b2                	mv	s1,a2
  if (__pi_host_fs_seek(arg, index))
1c003bdc:	c43a                	sw	a4,8(sp)
{
1c003bde:	ce06                	sw	ra,28(sp)
1c003be0:	842a                	mv	s0,a0
  if (__pi_host_fs_seek(arg, index))
1c003be2:	c23e                	sw	a5,4(sp)
1c003be4:	3f39                	jal	1c003b02 <__pi_host_fs_seek>
1c003be6:	4632                	lw	a2,12(sp)
1c003be8:	4692                	lw	a3,4(sp)
1c003bea:	4722                	lw	a4,8(sp)
1c003bec:	ed11                	bnez	a0,1c003c08 <__pi_host_fs_copy_async+0x36>
    return __pi_host_fs_read_async(arg, buffer, size, task);
1c003bee:	85a6                	mv	a1,s1
1c003bf0:	8522                	mv	a0,s0
  if (ext2loc)
1c003bf2:	c711                	beqz	a4,1c003bfe <__pi_host_fs_copy_async+0x2c>
}
1c003bf4:	4462                	lw	s0,24(sp)
1c003bf6:	40f2                	lw	ra,28(sp)
1c003bf8:	44d2                	lw	s1,20(sp)
1c003bfa:	6105                	addi	sp,sp,32
    return __pi_host_fs_read_async(arg, buffer, size, task);
1c003bfc:	bf4d                	j	1c003bae <__pi_host_fs_read_async>
}
1c003bfe:	4462                	lw	s0,24(sp)
1c003c00:	40f2                	lw	ra,28(sp)
1c003c02:	44d2                	lw	s1,20(sp)
1c003c04:	6105                	addi	sp,sp,32
    return __pi_host_fs_write_async(arg, buffer, size, task);
1c003c06:	b741                	j	1c003b86 <__pi_host_fs_write_async>
}
1c003c08:	40f2                	lw	ra,28(sp)
1c003c0a:	4462                	lw	s0,24(sp)
1c003c0c:	44d2                	lw	s1,20(sp)
1c003c0e:	557d                	li	a0,-1
1c003c10:	6105                	addi	sp,sp,32
1c003c12:	8082                	ret

1c003c14 <__pi_host_fs_direct_read_async>:
1c003c14:	bf69                	j	1c003bae <__pi_host_fs_read_async>

1c003c16 <__pi_host_fs_close>:
{
1c003c16:	1141                	addi	sp,sp,-16
1c003c18:	c422                	sw	s0,8(sp)
1c003c1a:	842a                	mv	s0,a0
  semihost_close(file->fd);
1c003c1c:	4948                	lw	a0,20(a0)
{
1c003c1e:	c606                	sw	ra,12(sp)
  semihost_close(file->fd);
1c003c20:	2fa010ef          	jal	ra,1c004f1a <semihost_close>
  pmsis_l2_malloc_free(file, sizeof(pi_host_fs_file_t));
1c003c24:	8522                	mv	a0,s0
}
1c003c26:	4422                	lw	s0,8(sp)
1c003c28:	40b2                	lw	ra,12(sp)
  pmsis_l2_malloc_free(file, sizeof(pi_host_fs_file_t));
1c003c2a:	45e1                	li	a1,24
}
1c003c2c:	0141                	addi	sp,sp,16
  pmsis_l2_malloc_free(file, sizeof(pi_host_fs_file_t));
1c003c2e:	5bf0106f          	j	1c0059ec <pi_l2_free>

1c003c32 <__pi_host_fs_open>:
{
1c003c32:	1101                	addi	sp,sp,-32
1c003c34:	ca26                	sw	s1,20(sp)
1c003c36:	84aa                	mv	s1,a0
  pi_host_fs_file_t *file = pmsis_l2_malloc(sizeof(pi_host_fs_file_t));
1c003c38:	4561                	li	a0,24
{
1c003c3a:	c84a                	sw	s2,16(sp)
  pi_host_fs_file_t *file = pmsis_l2_malloc(sizeof(pi_host_fs_file_t));
1c003c3c:	c632                	sw	a2,12(sp)
{
1c003c3e:	ce06                	sw	ra,28(sp)
1c003c40:	cc22                	sw	s0,24(sp)
1c003c42:	892e                	mv	s2,a1
  pi_host_fs_file_t *file = pmsis_l2_malloc(sizeof(pi_host_fs_file_t));
1c003c44:	59d010ef          	jal	ra,1c0059e0 <pi_l2_malloc>
  if (file == NULL) goto error;
1c003c48:	4632                	lw	a2,12(sp)
1c003c4a:	e909                	bnez	a0,1c003c5c <__pi_host_fs_open+0x2a>
  return NULL;
1c003c4c:	4401                	li	s0,0
}
1c003c4e:	8522                	mv	a0,s0
1c003c50:	40f2                	lw	ra,28(sp)
1c003c52:	4462                	lw	s0,24(sp)
1c003c54:	44d2                	lw	s1,20(sp)
1c003c56:	4942                	lw	s2,16(sp)
1c003c58:	6105                	addi	sp,sp,32
1c003c5a:	8082                	ret
  file->header.fs = device;
1c003c5c:	c104                	sw	s1,0(a0)
1c003c5e:	842a                	mv	s0,a0
  file->fd = semihost_open(file_name, flags == PI_FS_FLAGS_WRITE ? 6 : flags == PI_FS_FLAGS_APPEND ? 8 : 0);
1c003c60:	4599                	li	a1,6
1c003c62:	00162663          	p.beqimm	a2,1,1c003c6e <__pi_host_fs_open+0x3c>
1c003c66:	45a1                	li	a1,8
1c003c68:	00262363          	p.beqimm	a2,2,1c003c6e <__pi_host_fs_open+0x3c>
1c003c6c:	4581                	li	a1,0
1c003c6e:	854a                	mv	a0,s2
1c003c70:	280010ef          	jal	ra,1c004ef0 <semihost_open>
1c003c74:	c848                	sw	a0,20(s0)
  if (file->fd == -1)
1c003c76:	fdf52be3          	p.beqimm	a0,-1,1c003c4c <__pi_host_fs_open+0x1a>
  file->header.api = (pi_fs_api_t *)device->api;
1c003c7a:	409c                	lw	a5,0(s1)
  file->header.data = file;
1c003c7c:	c400                	sw	s0,8(s0)
  file->header.fs = device;
1c003c7e:	c004                	sw	s1,0(s0)
  file->header.api = (pi_fs_api_t *)device->api;
1c003c80:	c05c                	sw	a5,4(s0)
  file->header.fs_data = &bsp_fs_data;
1c003c82:	1c0097b7          	lui	a5,0x1c009
1c003c86:	40078793          	addi	a5,a5,1024 # 1c009400 <bsp_fs_data>
1c003c8a:	c81c                	sw	a5,16(s0)
  return (pi_fs_file_t *)file;
1c003c8c:	b7c9                	j	1c003c4e <__pi_host_fs_open+0x1c>

1c003c8e <pi_camera_open>:
#include "bsp/camera.h"

int32_t pi_camera_open(struct pi_device *device)
{
  struct pi_camera_conf *conf = (struct pi_camera_conf *)device->config;
  pi_camera_api_t *api = (pi_camera_api_t *)conf->api;
1c003c8e:	415c                	lw	a5,4(a0)
1c003c90:	43dc                	lw	a5,4(a5)
  device->api = (struct pi_device_api *)api;
  return api->open(device);
1c003c92:	0007a303          	lw	t1,0(a5)
  device->api = (struct pi_device_api *)api;
1c003c96:	c11c                	sw	a5,0(a0)
  return api->open(device);
1c003c98:	8302                	jr	t1

1c003c9a <pi_camera_capture>:
}



void pi_camera_capture(struct pi_device *device, void *buffer, uint32_t size)
{
1c003c9a:	7175                	addi	sp,sp,-144
  task->id = PI_TASK_NONE_ID;
1c003c9c:	4785                	li	a5,1
1c003c9e:	cc3e                	sw	a5,24(sp)
  task->implem.keep = 1;
1c003ca0:	d43e                	sw	a5,40(sp)
}

static inline void pi_camera_capture_async(struct pi_device *device, void *buffer, uint32_t bufferlen, pi_task_t *task)
{
  pi_camera_api_t *api = (pi_camera_api_t *)device->api;
  api->capture_async(device, buffer, bufferlen, task);
1c003ca2:	411c                	lw	a5,0(a0)
  task->done = 0;
1c003ca4:	00010a23          	sb	zero,20(sp)
1c003ca8:	c522                	sw	s0,136(sp)
1c003caa:	47dc                	lw	a5,12(a5)
1c003cac:	c706                	sw	ra,140(sp)
1c003cae:	c326                	sw	s1,132(sp)
  task->arg[0] = (uint32_t)0;
1c003cb0:	c202                	sw	zero,4(sp)
1c003cb2:	868a                	mv	a3,sp
1c003cb4:	9782                	jalr	a5
  while(!task->done)
1c003cb6:	01410783          	lb	a5,20(sp)
1c003cba:	c791                	beqz	a5,1c003cc6 <pi_camera_capture+0x2c>
  pi_task_t task;
  pi_camera_capture_async(device, buffer, size, pi_task_block(&task));
  pi_task_wait_on(&task);
}
1c003cbc:	40ba                	lw	ra,140(sp)
1c003cbe:	442a                	lw	s0,136(sp)
1c003cc0:	449a                	lw	s1,132(sp)
1c003cc2:	6149                	addi	sp,sp,144
1c003cc4:	8082                	ret
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c003cc6:	300474f3          	csrrci	s1,mstatus,8
  __rt_event_execute(__rt_event_get_current_sched(), wait);
1c003cca:	4585                	li	a1,1
1c003ccc:	01c00513          	li	a0,28
1c003cd0:	2c3010ef          	jal	ra,1c005792 <__rt_event_execute>
  __builtin_pulp_spr_write(reg, val);
1c003cd4:	30049073          	csrw	mstatus,s1
1c003cd8:	bff9                	j	1c003cb6 <pi_camera_capture+0x1c>

1c003cda <__camera_conf_init>:



void __camera_conf_init(struct pi_camera_conf *conf)
{
}
1c003cda:	8082                	ret

1c003cdc <__himax_reg_write>:
static void __himax_reg_write(himax_t *himax, uint16_t addr, uint8_t value)
{
  if (is_i2c_active())
  {
    himax->i2c_req.value = value;
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c003cdc:	00859793          	slli	a5,a1,0x8
1c003ce0:	81a1                	srli	a1,a1,0x8
1c003ce2:	8ddd                	or	a1,a1,a5
    himax->i2c_req.value = value;
1c003ce4:	02c50f23          	sb	a2,62(a0)
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c003ce8:	02b51e23          	sh	a1,60(a0)
    pi_i2c_write(&himax->i2c_device, (uint8_t *)&himax->i2c_req, 3, PI_I2C_XFER_STOP);
1c003cec:	4681                	li	a3,0
1c003cee:	03c50593          	addi	a1,a0,60
1c003cf2:	460d                	li	a2,3
1c003cf4:	03050513          	addi	a0,a0,48
1c003cf8:	6050206f          	j	1c006afc <pi_i2c_write>

1c003cfc <__himax_init_regs>:
}



static void __himax_init_regs(himax_t *himax)
{
1c003cfc:	1101                	addi	sp,sp,-32
1c003cfe:	cc22                	sw	s0,24(sp)
1c003d00:	1c009437          	lui	s0,0x1c009
1c003d04:	ca26                	sw	s1,20(sp)
1c003d06:	c84a                	sw	s2,16(sp)
1c003d08:	c64e                	sw	s3,12(sp)
1c003d0a:	ce06                	sw	ra,28(sp)
1c003d0c:	89aa                	mv	s3,a0
1c003d0e:	d6c40413          	addi	s0,s0,-660 # 1c008d6c <__himax_reg_init>
  int32_t i;
  for(i=0; i<(int32_t)(sizeof(__himax_reg_init)/sizeof(himax_reg_init_t)); i++)
1c003d12:	4481                	li	s1,0
1c003d14:	04700913          	li	s2,71
  {
    __himax_reg_write(himax, __himax_reg_init[i].addr, __himax_reg_init[i].data);
1c003d18:	00244603          	lbu	a2,2(s0)
1c003d1c:	0044558b          	p.lhu	a1,4(s0!)
1c003d20:	854e                	mv	a0,s3
  for(i=0; i<(int32_t)(sizeof(__himax_reg_init)/sizeof(himax_reg_init_t)); i++)
1c003d22:	0485                	addi	s1,s1,1
    __himax_reg_write(himax, __himax_reg_init[i].addr, __himax_reg_init[i].data);
1c003d24:	3f65                	jal	1c003cdc <__himax_reg_write>
  for(i=0; i<(int32_t)(sizeof(__himax_reg_init)/sizeof(himax_reg_init_t)); i++)
1c003d26:	ff2499e3          	bne	s1,s2,1c003d18 <__himax_init_regs+0x1c>
  }
}
1c003d2a:	40f2                	lw	ra,28(sp)
1c003d2c:	4462                	lw	s0,24(sp)
1c003d2e:	44d2                	lw	s1,20(sp)
1c003d30:	4942                	lw	s2,16(sp)
1c003d32:	49b2                	lw	s3,12(sp)
1c003d34:	6105                	addi	sp,sp,32
1c003d36:	8082                	ret

1c003d38 <__himax_set_qqvga>:
    __himax_reg_write(himax, HIMAX_SW_RESET, HIMAX_RESET);
    pi_time_wait_us(50);
  }
}

static void __himax_set_qqvga(himax_t *himax){
1c003d38:	1141                	addi	sp,sp,-16
  __himax_reg_write(himax, HIMAX_BINNING_MODE, 0x03);
1c003d3a:	460d                	li	a2,3
1c003d3c:	39000593          	li	a1,912
static void __himax_set_qqvga(himax_t *himax){
1c003d40:	c606                	sw	ra,12(sp)
1c003d42:	c422                	sw	s0,8(sp)
1c003d44:	842a                	mv	s0,a0
  __himax_reg_write(himax, HIMAX_BINNING_MODE, 0x03);
1c003d46:	3f59                	jal	1c003cdc <__himax_reg_write>
  __himax_reg_write(himax, HIMAX_READOUT_X, 0x03);
1c003d48:	8522                	mv	a0,s0
1c003d4a:	460d                	li	a2,3
1c003d4c:	38300593          	li	a1,899
1c003d50:	3771                	jal	1c003cdc <__himax_reg_write>
  __himax_reg_write(himax, HIMAX_READOUT_Y, 0x03);
1c003d52:	8522                	mv	a0,s0
}
1c003d54:	4422                	lw	s0,8(sp)
1c003d56:	40b2                	lw	ra,12(sp)
  __himax_reg_write(himax, HIMAX_READOUT_Y, 0x03);
1c003d58:	460d                	li	a2,3
1c003d5a:	38700593          	li	a1,903
}
1c003d5e:	0141                	addi	sp,sp,16
  __himax_reg_write(himax, HIMAX_READOUT_Y, 0x03);
1c003d60:	bfb5                	j	1c003cdc <__himax_reg_write>

1c003d62 <__himax_reg_set>:
}



int32_t __himax_reg_set(struct pi_device *device, uint32_t addr, uint8_t *value)
{
1c003d62:	1141                	addi	sp,sp,-16
1c003d64:	c606                	sw	ra,12(sp)
  himax_t *himax = (himax_t *)device->data;
  __himax_reg_write(himax, addr, *value);
1c003d66:	4508                	lw	a0,8(a0)
1c003d68:	00064603          	lbu	a2,0(a2)
1c003d6c:	1005d5b3          	p.exthz	a1,a1
1c003d70:	37b5                	jal	1c003cdc <__himax_reg_write>
  return 0;
}
1c003d72:	40b2                	lw	ra,12(sp)
1c003d74:	4501                	li	a0,0
1c003d76:	0141                	addi	sp,sp,16
1c003d78:	8082                	ret

1c003d7a <__himax_reg_get>:



int32_t __himax_reg_get(struct pi_device *device, uint32_t addr, uint8_t *value)
{
1c003d7a:	1141                	addi	sp,sp,-16
1c003d7c:	c422                	sw	s0,8(sp)
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c003d7e:	01000737          	lui	a4,0x1000
  himax_t *himax = (himax_t *)device->data;
1c003d82:	4500                	lw	s0,8(a0)
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c003d84:	f0070713          	addi	a4,a4,-256 # ffff00 <__L2+0xf7ff00>
1c003d88:	00859793          	slli	a5,a1,0x8
1c003d8c:	8ff9                	and	a5,a5,a4
1c003d8e:	ce8595b3          	p.extractu	a1,a1,7,8
{
1c003d92:	c606                	sw	ra,12(sp)
1c003d94:	c226                	sw	s1,4(sp)
1c003d96:	c04a                	sw	s2,0(sp)
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c003d98:	8ddd                	or	a1,a1,a5
    pi_i2c_write(&himax->i2c_device, (uint8_t *)&himax->i2c_req, 2, PI_I2C_XFER_NO_STOP);
1c003d9a:	03040493          	addi	s1,s0,48
{
1c003d9e:	8932                	mv	s2,a2
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c003da0:	02b41e23          	sh	a1,60(s0)
    pi_i2c_write(&himax->i2c_device, (uint8_t *)&himax->i2c_req, 2, PI_I2C_XFER_NO_STOP);
1c003da4:	4685                	li	a3,1
1c003da6:	03c40593          	addi	a1,s0,60
1c003daa:	4609                	li	a2,2
1c003dac:	8526                	mv	a0,s1
1c003dae:	54f020ef          	jal	ra,1c006afc <pi_i2c_write>
    pi_i2c_read(&himax->i2c_device, (uint8_t *)&himax->i2c_read_value, 1, PI_I2C_XFER_STOP);
1c003db2:	04040593          	addi	a1,s0,64
1c003db6:	8526                	mv	a0,s1
1c003db8:	4681                	li	a3,0
1c003dba:	4605                	li	a2,1
1c003dbc:	621020ef          	jal	ra,1c006bdc <pi_i2c_read>
    return *(volatile uint8_t *)&himax->i2c_read_value;
1c003dc0:	04044783          	lbu	a5,64(s0)
  *value = __himax_reg_read(himax, addr);
  return 0;
}
1c003dc4:	40b2                	lw	ra,12(sp)
1c003dc6:	4422                	lw	s0,8(sp)
  *value = __himax_reg_read(himax, addr);
1c003dc8:	00f90023          	sb	a5,0(s2)
}
1c003dcc:	4492                	lw	s1,4(sp)
1c003dce:	4902                	lw	s2,0(sp)
1c003dd0:	4501                	li	a0,0
1c003dd2:	0141                	addi	sp,sp,16
1c003dd4:	8082                	ret

1c003dd6 <__himax_capture_async>:
  pi_cpi_capture_async(&himax->cpi_device, buffer, bufferlen, task);
1c003dd6:	4508                	lw	a0,8(a0)
1c003dd8:	02450513          	addi	a0,a0,36
1c003ddc:	3af0206f          	j	1c00698a <pi_cpi_capture_async>

1c003de0 <__himax_standby>:
  if (himax->is_awake)
1c003de0:	4178                	lw	a4,68(a0)
1c003de2:	cf19                	beqz	a4,1c003e00 <__himax_standby+0x20>
{
1c003de4:	1141                	addi	sp,sp,-16
  __himax_reg_write(himax, HIMAX_MODE_SELECT, mode);
1c003de6:	4601                	li	a2,0
1c003de8:	10000593          	li	a1,256
{
1c003dec:	c422                	sw	s0,8(sp)
1c003dee:	c606                	sw	ra,12(sp)
1c003df0:	842a                	mv	s0,a0
  __himax_reg_write(himax, HIMAX_MODE_SELECT, mode);
1c003df2:	35ed                	jal	1c003cdc <__himax_reg_write>
}
1c003df4:	40b2                	lw	ra,12(sp)
    himax->is_awake = 0;
1c003df6:	04042223          	sw	zero,68(s0)
}
1c003dfa:	4422                	lw	s0,8(sp)
1c003dfc:	0141                	addi	sp,sp,16
1c003dfe:	8082                	ret
1c003e00:	8082                	ret

1c003e02 <__himax_close>:
{
1c003e02:	1141                	addi	sp,sp,-16
1c003e04:	c422                	sw	s0,8(sp)
  himax_t *himax = (himax_t *)device->data;
1c003e06:	4500                	lw	s0,8(a0)
{
1c003e08:	c606                	sw	ra,12(sp)
  __himax_standby(himax);
1c003e0a:	8522                	mv	a0,s0
1c003e0c:	3fd1                	jal	1c003de0 <__himax_standby>
  pi_cpi_close(&himax->cpi_device);
1c003e0e:	02440513          	addi	a0,s0,36
1c003e12:	331020ef          	jal	ra,1c006942 <pi_cpi_close>
  pmsis_l2_malloc_free(himax, sizeof(himax_t));
1c003e16:	8522                	mv	a0,s0
}
1c003e18:	4422                	lw	s0,8(sp)
1c003e1a:	40b2                	lw	ra,12(sp)
  pmsis_l2_malloc_free(himax, sizeof(himax_t));
1c003e1c:	04800593          	li	a1,72
}
1c003e20:	0141                	addi	sp,sp,16
  pmsis_l2_malloc_free(himax, sizeof(himax_t));
1c003e22:	3cb0106f          	j	1c0059ec <pi_l2_free>

1c003e26 <__himax_reset>:
{
1c003e26:	1101                	addi	sp,sp,-32
1c003e28:	cc22                	sw	s0,24(sp)
  __himax_reg_write(himax, HIMAX_SW_RESET, HIMAX_RESET);
1c003e2a:	4605                	li	a2,1
{
1c003e2c:	842a                	mv	s0,a0
  __himax_reg_write(himax, HIMAX_SW_RESET, HIMAX_RESET);
1c003e2e:	10300593          	li	a1,259
{
1c003e32:	ca26                	sw	s1,20(sp)
1c003e34:	c84a                	sw	s2,16(sp)
1c003e36:	c64e                	sw	s3,12(sp)
1c003e38:	c452                	sw	s4,8(sp)
1c003e3a:	ce06                	sw	ra,28(sp)
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c003e3c:	4a05                	li	s4,1
  __himax_reg_write(himax, HIMAX_SW_RESET, HIMAX_RESET);
1c003e3e:	3d79                	jal	1c003cdc <__himax_reg_write>
    pi_i2c_write(&himax->i2c_device, (uint8_t *)&himax->i2c_req, 2, PI_I2C_XFER_NO_STOP);
1c003e40:	03040493          	addi	s1,s0,48
1c003e44:	03c40993          	addi	s3,s0,60
    pi_i2c_read(&himax->i2c_device, (uint8_t *)&himax->i2c_read_value, 1, PI_I2C_XFER_STOP);
1c003e48:	04040913          	addi	s2,s0,64
    pi_i2c_write(&himax->i2c_device, (uint8_t *)&himax->i2c_req, 2, PI_I2C_XFER_NO_STOP);
1c003e4c:	4685                	li	a3,1
1c003e4e:	4609                	li	a2,2
1c003e50:	85ce                	mv	a1,s3
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c003e52:	03441e23          	sh	s4,60(s0)
    pi_i2c_write(&himax->i2c_device, (uint8_t *)&himax->i2c_req, 2, PI_I2C_XFER_NO_STOP);
1c003e56:	8526                	mv	a0,s1
1c003e58:	4a5020ef          	jal	ra,1c006afc <pi_i2c_write>
    pi_i2c_read(&himax->i2c_device, (uint8_t *)&himax->i2c_read_value, 1, PI_I2C_XFER_STOP);
1c003e5c:	4681                	li	a3,0
1c003e5e:	4605                	li	a2,1
1c003e60:	85ca                	mv	a1,s2
1c003e62:	8526                	mv	a0,s1
1c003e64:	579020ef          	jal	ra,1c006bdc <pi_i2c_read>
    return *(volatile uint8_t *)&himax->i2c_read_value;
1c003e68:	04044783          	lbu	a5,64(s0)
1c003e6c:	0ff7f793          	andi	a5,a5,255
  while (__himax_reg_read(himax, HIMAX_MODE_SELECT) != HIMAX_STANDBY)
1c003e70:	eb89                	bnez	a5,1c003e82 <__himax_reset+0x5c>
}
1c003e72:	40f2                	lw	ra,28(sp)
1c003e74:	4462                	lw	s0,24(sp)
1c003e76:	44d2                	lw	s1,20(sp)
1c003e78:	4942                	lw	s2,16(sp)
1c003e7a:	49b2                	lw	s3,12(sp)
1c003e7c:	4a22                	lw	s4,8(sp)
1c003e7e:	6105                	addi	sp,sp,32
1c003e80:	8082                	ret
    __himax_reg_write(himax, HIMAX_SW_RESET, HIMAX_RESET);
1c003e82:	8522                	mv	a0,s0
1c003e84:	4605                	li	a2,1
1c003e86:	10300593          	li	a1,259
1c003e8a:	3d89                	jal	1c003cdc <__himax_reg_write>
    pi_time_wait_us(50);
1c003e8c:	03200513          	li	a0,50
1c003e90:	437010ef          	jal	ra,1c005ac6 <pi_time_wait_us>
1c003e94:	bf65                	j	1c003e4c <__himax_reset+0x26>

1c003e96 <__himax_open>:
{
1c003e96:	7179                	addi	sp,sp,-48
1c003e98:	d226                	sw	s1,36(sp)
1c003e9a:	d04a                	sw	s2,32(sp)
  struct pi_himax_conf *conf = (struct pi_himax_conf *)device->config;
1c003e9c:	4144                	lw	s1,4(a0)
{
1c003e9e:	892a                	mv	s2,a0
  himax_t *himax = (himax_t *)pmsis_l2_malloc(sizeof(himax_t));
1c003ea0:	04800513          	li	a0,72
{
1c003ea4:	d606                	sw	ra,44(sp)
1c003ea6:	d422                	sw	s0,40(sp)
  himax_t *himax = (himax_t *)pmsis_l2_malloc(sizeof(himax_t));
1c003ea8:	339010ef          	jal	ra,1c0059e0 <pi_l2_malloc>
  if (himax == NULL) return -1;
1c003eac:	12050f63          	beqz	a0,1c003fea <__himax_open+0x154>
  memcpy(&himax->conf, conf, sizeof(*conf));
1c003eb0:	02400613          	li	a2,36
1c003eb4:	85a6                	mv	a1,s1
1c003eb6:	842a                	mv	s0,a0
1c003eb8:	570030ef          	jal	ra,1c007428 <memcpy>
  if (bsp_himax_open(conf))
1c003ebc:	8526                	mv	a0,s1
  device->data = (void *)himax;
1c003ebe:	00892423          	sw	s0,8(s2)
  if (bsp_himax_open(conf))
1c003ec2:	0ba010ef          	jal	ra,1c004f7c <bsp_himax_open>
1c003ec6:	10051d63          	bnez	a0,1c003fe0 <__himax_open+0x14a>
  pi_cpi_conf_init(&cpi_conf);
1c003eca:	0028                	addi	a0,sp,8
1c003ecc:	203020ef          	jal	ra,1c0068ce <pi_cpi_conf_init>
  cpi_conf.itf = conf->cpi_itf;
1c003ed0:	449c                	lw	a5,8(s1)
  pi_open_from_conf(&himax->cpi_device, &cpi_conf);
1c003ed2:	02440913          	addi	s2,s0,36
1c003ed6:	854a                	mv	a0,s2
1c003ed8:	002c                	addi	a1,sp,8
  cpi_conf.itf = conf->cpi_itf;
1c003eda:	00f10623          	sb	a5,12(sp)
  pi_open_from_conf(&himax->cpi_device, &cpi_conf);
1c003ede:	256010ef          	jal	ra,1c005134 <pi_open_from_conf>
  if (pi_cpi_open(&himax->cpi_device))
1c003ee2:	854a                	mv	a0,s2
1c003ee4:	1f5020ef          	jal	ra,1c0068d8 <pi_cpi_open>
1c003ee8:	0e051c63          	bnez	a0,1c003fe0 <__himax_open+0x14a>
  pi_i2c_conf_init(&i2c_conf);
1c003eec:	0808                	addi	a0,sp,16
1c003eee:	62b020ef          	jal	ra,1c006d18 <pi_i2c_conf_init>
  i2c_conf.cs = 0x48;
1c003ef2:	04800793          	li	a5,72
1c003ef6:	00f11b23          	sh	a5,22(sp)
  i2c_conf.itf = conf->i2c_itf;
1c003efa:	44dc                	lw	a5,12(s1)
  pi_open_from_conf(&himax->i2c_device, &i2c_conf);
1c003efc:	03040493          	addi	s1,s0,48
1c003f00:	8526                	mv	a0,s1
1c003f02:	080c                	addi	a1,sp,16
  i2c_conf.itf = conf->i2c_itf;
1c003f04:	00f10a23          	sb	a5,20(sp)
  pi_open_from_conf(&himax->i2c_device, &i2c_conf);
1c003f08:	22c010ef          	jal	ra,1c005134 <pi_open_from_conf>
  if (pi_i2c_open(&himax->i2c_device))
1c003f0c:	8526                	mv	a0,s1
1c003f0e:	4f3020ef          	jal	ra,1c006c00 <pi_i2c_open>
1c003f12:	e561                	bnez	a0,1c003fda <__himax_open+0x144>
1c003f14:	5450                	lw	a2,44(s0)
static inline void udma_cpi_cam_tx_cfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_TX_CFG_OFFSET, value); }

static inline uint32_t udma_cpi_cam_tx_initcfg_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_TX_INITCFG_OFFSET); }
static inline void udma_cpi_cam_tx_initcfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_TX_INITCFG_OFFSET, value); }

static inline uint32_t udma_cpi_cam_cfg_glob_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET); }
1c003f16:	4618                	lw	a4,8(a2)
}

static inline void pi_cpi_set_format(struct pi_device *device, pi_cpi_format_e format)
{
  rt_cpi_t *cpi = (rt_cpi_t *)device->data;
  udma_cpi_cam_cfg_glob_t reg = { .raw =  udma_cpi_cam_cfg_glob_get(cpi->base) };
1c003f18:	02072783          	lw	a5,32(a4)
  reg.format = format;
1c003f1c:	4695                	li	a3,5
1c003f1e:	c486a7b3          	p.insert	a5,a3,2,8
static inline void udma_cpi_cam_cfg_glob_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET, value); }
1c003f22:	02f72023          	sw	a5,32(a4)
  if(himax->conf.format>PI_CAMERA_QQVGA){
1c003f26:	4858                	lw	a4,20(s0)
1c003f28:	4789                	li	a5,2
1c003f2a:	0ae7f163          	bleu	a4,a5,1c003fcc <__himax_open+0x136>
      rowlen = himax->conf.format;
1c003f2e:	100757b3          	p.exthz	a5,a4

static inline void pi_cpi_set_rowlen(struct pi_device *device, uint16_t rowlen)
{
  rt_cpi_t *cpi = (rt_cpi_t *)device->data;
  /* the rowlen should be the weidth of each frame devided by the channel size in byte */
  udma_cpi_cam_cfg_size_set(cpi->base, UDMA_CPI_CAM_CFG_SIZE_ROWLEN(
1c003f32:	01c64703          	lbu	a4,28(a2)
1c003f36:	4614                	lw	a3,8(a2)
1c003f38:	e311                	bnez	a4,1c003f3c <__himax_open+0xa6>
1c003f3a:	4705                	li	a4,1
1c003f3c:	02e7c7b3          	div	a5,a5,a4
1c003f40:	17fd                	addi	a5,a5,-1
1c003f42:	07c2                	slli	a5,a5,0x10

static inline uint32_t udma_cpi_cam_cfg_ur_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_UR_OFFSET); }
static inline void udma_cpi_cam_cfg_ur_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_UR_OFFSET, value); }

static inline uint32_t udma_cpi_cam_cfg_size_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_SIZE_OFFSET); }
static inline void udma_cpi_cam_cfg_size_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_SIZE_OFFSET, value); }
1c003f44:	02f6a623          	sw	a5,44(a3)
  if (himax->conf.roi.slice_en != 0)
1c003f48:	02044783          	lbu	a5,32(s0)
1c003f4c:	cfa9                	beqz	a5,1c003fa6 <__himax_open+0x110>
    pi_cpi_set_slice(&himax->cpi_device, himax->conf.roi.x>>div,
1c003f4e:	01845703          	lhu	a4,24(s0)
            himax->conf.roi.y,
1c003f52:	01a45803          	lhu	a6,26(s0)
    pi_cpi_set_slice(&himax->cpi_device, himax->conf.roi.x>>div,
1c003f56:	01c45683          	lhu	a3,28(s0)
            himax->conf.roi.h);
1c003f5a:	01e45783          	lhu	a5,30(s0)
static inline uint32_t udma_cpi_cam_cfg_glob_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET); }
1c003f5e:	4608                	lw	a0,8(a2)

static inline void pi_cpi_set_slice(struct pi_device *device, uint32_t x, uint32_t y, uint32_t w, uint32_t h)
{
  rt_cpi_t *cpi = (rt_cpi_t *)device->data;

  udma_cpi_cam_cfg_glob_t reg = { .raw =  udma_cpi_cam_cfg_glob_get(cpi->base) };
1c003f60:	02052883          	lw	a7,32(a0)
  reg.frameslice_en = w != 0;
1c003f64:	00d035b3          	snez	a1,a3
1c003f68:	c075a8b3          	p.insert	a7,a1,0,7
static inline void udma_cpi_cam_cfg_glob_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET, value); }
1c003f6c:	03152023          	sw	a7,32(a0)
  udma_cpi_cam_cfg_glob_set(cpi->base, reg.raw);

  if (w)
1c003f70:	ca9d                	beqz	a3,1c003fa6 <__himax_open+0x110>
  {
    udma_cpi_cam_cfg_ll_set(cpi->base,
      UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLX(x/(cpi->datasize ? cpi->datasize : 1)) |
1c003f72:	01c64603          	lbu	a2,28(a2)
1c003f76:	85b2                	mv	a1,a2
1c003f78:	e211                	bnez	a2,1c003f7c <__himax_open+0xe6>
1c003f7a:	4605                	li	a2,1
1c003f7c:	02c75633          	divu	a2,a4,a2
      UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLY(y)
1c003f80:	01081893          	slli	a7,a6,0x10
    udma_cpi_cam_cfg_ll_set(cpi->base,
1c003f84:	01166633          	or	a2,a2,a7
static inline void udma_cpi_cam_cfg_ll_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_LL_OFFSET, value); }
1c003f88:	02c52223          	sw	a2,36(a0)
    );

    udma_cpi_cam_cfg_ur_set(cpi->base,
      UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URX((x + w)/(cpi->datasize ? cpi->datasize : 1) - 1) |
1c003f8c:	96ba                	add	a3,a3,a4
1c003f8e:	872e                	mv	a4,a1
1c003f90:	e191                	bnez	a1,1c003f94 <__himax_open+0xfe>
1c003f92:	4705                	li	a4,1
1c003f94:	02e6d733          	divu	a4,a3,a4
      UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URY(y + h - 1)
1c003f98:	97c2                	add	a5,a5,a6
1c003f9a:	17fd                	addi	a5,a5,-1
1c003f9c:	07c2                	slli	a5,a5,0x10
      UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URX((x + w)/(cpi->datasize ? cpi->datasize : 1) - 1) |
1c003f9e:	177d                	addi	a4,a4,-1
    udma_cpi_cam_cfg_ur_set(cpi->base,
1c003fa0:	8fd9                	or	a5,a5,a4
static inline void udma_cpi_cam_cfg_ur_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_UR_OFFSET, value); }
1c003fa2:	02f52423          	sw	a5,40(a0)
  __himax_reset(himax);
1c003fa6:	8522                	mv	a0,s0
  himax->is_awake = 0;
1c003fa8:	04042223          	sw	zero,68(s0)
  __himax_reset(himax);
1c003fac:	3dad                	jal	1c003e26 <__himax_reset>
  __himax_init_regs(himax);
1c003fae:	8522                	mv	a0,s0
1c003fb0:	33b1                	jal	1c003cfc <__himax_init_regs>
  if(himax->conf.format==PI_CAMERA_QQVGA){
1c003fb2:	485c                	lw	a5,20(s0)
  return 0;
1c003fb4:	4481                	li	s1,0
  if(himax->conf.format==PI_CAMERA_QQVGA){
1c003fb6:	0027b463          	p.bneimm	a5,2,1c003fbe <__himax_open+0x128>
    __himax_set_qqvga(himax);
1c003fba:	8522                	mv	a0,s0
1c003fbc:	3bb5                	jal	1c003d38 <__himax_set_qqvga>
}
1c003fbe:	50b2                	lw	ra,44(sp)
1c003fc0:	5422                	lw	s0,40(sp)
1c003fc2:	8526                	mv	a0,s1
1c003fc4:	5902                	lw	s2,32(sp)
1c003fc6:	5492                	lw	s1,36(sp)
1c003fc8:	6145                	addi	sp,sp,48
1c003fca:	8082                	ret
      rowlen = 160+2;
1c003fcc:	0a200793          	li	a5,162
  }else if(himax->conf.format==PI_CAMERA_QQVGA){
1c003fd0:	f62721e3          	p.beqimm	a4,2,1c003f32 <__himax_open+0x9c>
      rowlen = 320+4;
1c003fd4:	14400793          	li	a5,324
1c003fd8:	bfa9                	j	1c003f32 <__himax_open+0x9c>
  pi_cpi_close(&himax->cpi_device);
1c003fda:	854a                	mv	a0,s2
1c003fdc:	167020ef          	jal	ra,1c006942 <pi_cpi_close>
  pmsis_l2_malloc_free(himax, sizeof(himax_t));
1c003fe0:	04800593          	li	a1,72
1c003fe4:	8522                	mv	a0,s0
1c003fe6:	207010ef          	jal	ra,1c0059ec <pi_l2_free>
  if (himax == NULL) return -1;
1c003fea:	54fd                	li	s1,-1
1c003fec:	bfc9                	j	1c003fbe <__himax_open+0x128>

1c003fee <__himax_reopen>:
{
1c003fee:	7139                	addi	sp,sp,-64
1c003ff0:	da26                	sw	s1,52(sp)
1c003ff2:	d84a                	sw	s2,48(sp)
  struct pi_himax_conf *conf = (struct pi_himax_conf *)device->config;
1c003ff4:	4144                	lw	s1,4(a0)
{
1c003ff6:	892a                	mv	s2,a0
  himax_t *himax = (himax_t *)pmsis_l2_malloc(sizeof(himax_t));
1c003ff8:	04800513          	li	a0,72
{
1c003ffc:	d64e                	sw	s3,44(sp)
1c003ffe:	de06                	sw	ra,60(sp)
1c004000:	dc22                	sw	s0,56(sp)
1c004002:	89ae                	mv	s3,a1
  himax_t *himax = (himax_t *)pmsis_l2_malloc(sizeof(himax_t));
1c004004:	1dd010ef          	jal	ra,1c0059e0 <pi_l2_malloc>
  if (himax == NULL) return -1;
1c004008:	c945                	beqz	a0,1c0040b8 <__himax_reopen+0xca>
  memcpy(&himax->conf, conf, sizeof(*conf));
1c00400a:	02400613          	li	a2,36
1c00400e:	85a6                	mv	a1,s1
1c004010:	842a                	mv	s0,a0
1c004012:	416030ef          	jal	ra,1c007428 <memcpy>
  if (bsp_himax_open(conf))
1c004016:	8526                	mv	a0,s1
  device->data = (void *)himax;
1c004018:	00892423          	sw	s0,8(s2)
  if (bsp_himax_open(conf))
1c00401c:	761000ef          	jal	ra,1c004f7c <bsp_himax_open>
1c004020:	e559                	bnez	a0,1c0040ae <__himax_reopen+0xc0>
  pi_cpi_conf_init(&cpi_conf);
1c004022:	0028                	addi	a0,sp,8
1c004024:	0ab020ef          	jal	ra,1c0068ce <pi_cpi_conf_init>
  cpi_conf.itf = conf->cpi_itf;
1c004028:	449c                	lw	a5,8(s1)
  pi_open_from_conf(&himax->cpi_device, &cpi_conf);
1c00402a:	02440913          	addi	s2,s0,36
1c00402e:	854a                	mv	a0,s2
1c004030:	002c                	addi	a1,sp,8
  cpi_conf.itf = conf->cpi_itf;
1c004032:	00f10623          	sb	a5,12(sp)
  pi_open_from_conf(&himax->cpi_device, &cpi_conf);
1c004036:	0fe010ef          	jal	ra,1c005134 <pi_open_from_conf>
  if (pi_cpi_open(&himax->cpi_device))
1c00403a:	854a                	mv	a0,s2
1c00403c:	09d020ef          	jal	ra,1c0068d8 <pi_cpi_open>
1c004040:	e53d                	bnez	a0,1c0040ae <__himax_reopen+0xc0>
  pi_i2c_conf_init(&i2c_conf);
1c004042:	0808                	addi	a0,sp,16
1c004044:	4d5020ef          	jal	ra,1c006d18 <pi_i2c_conf_init>
  i2c_conf.cs = 0x48;
1c004048:	04800793          	li	a5,72
1c00404c:	00f11b23          	sh	a5,22(sp)
  i2c_conf.itf = conf->i2c_itf;
1c004050:	44dc                	lw	a5,12(s1)
  pi_open_from_conf(&himax->i2c_device, &i2c_conf);
1c004052:	03040493          	addi	s1,s0,48
1c004056:	8526                	mv	a0,s1
1c004058:	080c                	addi	a1,sp,16
  i2c_conf.itf = conf->i2c_itf;
1c00405a:	00f10a23          	sb	a5,20(sp)
  pi_open_from_conf(&himax->i2c_device, &i2c_conf);
1c00405e:	0d6010ef          	jal	ra,1c005134 <pi_open_from_conf>
  if (pi_i2c_open(&himax->i2c_device))
1c004062:	8526                	mv	a0,s1
1c004064:	39d020ef          	jal	ra,1c006c00 <pi_i2c_open>
1c004068:	e121                	bnez	a0,1c0040a8 <__himax_reopen+0xba>
1c00406a:	545c                	lw	a5,44(s0)
static inline uint32_t udma_cpi_cam_cfg_glob_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET); }
1c00406c:	4798                	lw	a4,8(a5)
  udma_cpi_cam_cfg_glob_t reg = { .raw =  udma_cpi_cam_cfg_glob_get(cpi->base) };
1c00406e:	02072783          	lw	a5,32(a4)
  reg.format = format;
1c004072:	4695                	li	a3,5
1c004074:	c486a7b3          	p.insert	a5,a3,2,8
static inline void udma_cpi_cam_cfg_glob_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET, value); }
1c004078:	02f72023          	sw	a5,32(a4)
  himax->is_awake = 0;
1c00407c:	04042223          	sw	zero,68(s0)
  if(opts != PI_CAMERA_OPT_NO_REG_INIT){
1c004080:	0019a663          	p.beqimm	s3,1,1c00408c <__himax_reopen+0x9e>
    __himax_reset(himax);
1c004084:	8522                	mv	a0,s0
1c004086:	3345                	jal	1c003e26 <__himax_reset>
    __himax_init_regs(himax);
1c004088:	8522                	mv	a0,s0
1c00408a:	398d                	jal	1c003cfc <__himax_init_regs>
  if(himax->conf.format==PI_CAMERA_QQVGA){
1c00408c:	485c                	lw	a5,20(s0)
  return 0;
1c00408e:	4481                	li	s1,0
  if(himax->conf.format==PI_CAMERA_QQVGA){
1c004090:	0027b463          	p.bneimm	a5,2,1c004098 <__himax_reopen+0xaa>
    __himax_set_qqvga(himax);
1c004094:	8522                	mv	a0,s0
1c004096:	314d                	jal	1c003d38 <__himax_set_qqvga>
}
1c004098:	50f2                	lw	ra,60(sp)
1c00409a:	5462                	lw	s0,56(sp)
1c00409c:	8526                	mv	a0,s1
1c00409e:	5942                	lw	s2,48(sp)
1c0040a0:	54d2                	lw	s1,52(sp)
1c0040a2:	59b2                	lw	s3,44(sp)
1c0040a4:	6121                	addi	sp,sp,64
1c0040a6:	8082                	ret
  pi_cpi_close(&himax->cpi_device);
1c0040a8:	854a                	mv	a0,s2
1c0040aa:	099020ef          	jal	ra,1c006942 <pi_cpi_close>
  pmsis_l2_malloc_free(himax, sizeof(himax_t));
1c0040ae:	04800593          	li	a1,72
1c0040b2:	8522                	mv	a0,s0
1c0040b4:	139010ef          	jal	ra,1c0059ec <pi_l2_free>
  if (himax == NULL) return -1;
1c0040b8:	54fd                	li	s1,-1
1c0040ba:	bff9                	j	1c004098 <__himax_reopen+0xaa>

1c0040bc <__himax_control>:
{
1c0040bc:	1141                	addi	sp,sp,-16
1c0040be:	c606                	sw	ra,12(sp)
1c0040c0:	c422                	sw	s0,8(sp)
1c0040c2:	c226                	sw	s1,4(sp)
1c0040c4:	c04a                	sw	s2,0(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0040c6:	300474f3          	csrrci	s1,mstatus,8
  switch (cmd)
1c0040ca:	471d                	li	a4,7
  himax_t *himax = (himax_t *)device->data;
1c0040cc:	4500                	lw	s0,8(a0)
  switch (cmd)
1c0040ce:	00b76d63          	bltu	a4,a1,1c0040e8 <__himax_control+0x2c>
1c0040d2:	87ae                	mv	a5,a1
1c0040d4:	1c009737          	lui	a4,0x1c009
1c0040d8:	078a                	slli	a5,a5,0x2
1c0040da:	d4c70713          	addi	a4,a4,-692 # 1c008d4c <__clz_tab+0x3f4>
1c0040de:	20f77783          	p.lw	a5,a5(a4)
1c0040e2:	85b2                	mv	a1,a2
1c0040e4:	8782                	jr	a5
      __himax_reopen(device, open_opt);
1c0040e6:	3721                	jal	1c003fee <__himax_reopen>
  __builtin_pulp_spr_write(reg, val);
1c0040e8:	30049073          	csrw	mstatus,s1
}
1c0040ec:	40b2                	lw	ra,12(sp)
1c0040ee:	4422                	lw	s0,8(sp)
1c0040f0:	4492                	lw	s1,4(sp)
1c0040f2:	4902                	lw	s2,0(sp)
1c0040f4:	4501                	li	a0,0
1c0040f6:	0141                	addi	sp,sp,16
1c0040f8:	8082                	ret
1c0040fa:	545c                	lw	a5,44(s0)
static inline uint32_t udma_cpi_cam_cfg_glob_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET); }
1c0040fc:	4798                	lw	a4,8(a5)
  udma_cpi_cam_cfg_glob_t reg = { .raw =  udma_cpi_cam_cfg_glob_get(cpi->base) };
1c0040fe:	02072783          	lw	a5,32(a4)
  reg.en = 1;
1c004102:	4905                	li	s2,1
1c004104:	c1f927b3          	p.insert	a5,s2,0,31
static inline void udma_cpi_cam_cfg_glob_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET, value); }
1c004108:	02f72023          	sw	a5,32(a4)
  if (!himax->is_awake)
1c00410c:	407c                	lw	a5,68(s0)
1c00410e:	ffe9                	bnez	a5,1c0040e8 <__himax_control+0x2c>
  __himax_reg_write(himax, HIMAX_MODE_SELECT, mode);
1c004110:	4605                	li	a2,1
1c004112:	10000593          	li	a1,256
1c004116:	8522                	mv	a0,s0
1c004118:	bc5ff0ef          	jal	ra,1c003cdc <__himax_reg_write>
    himax->is_awake = 1;
1c00411c:	05242223          	sw	s2,68(s0)
1c004120:	b7e1                	j	1c0040e8 <__himax_control+0x2c>
      __himax_standby(himax);
1c004122:	8522                	mv	a0,s0
1c004124:	3975                	jal	1c003de0 <__himax_standby>
1c004126:	545c                	lw	a5,44(s0)
static inline uint32_t udma_cpi_cam_cfg_glob_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET); }
1c004128:	4798                	lw	a4,8(a5)
  udma_cpi_cam_cfg_glob_t reg = { .raw =  udma_cpi_cam_cfg_glob_get(cpi->base) };
1c00412a:	02072783          	lw	a5,32(a4)
  reg.en = 0;
1c00412e:	c1f027b3          	p.insert	a5,zero,0,31
static inline void udma_cpi_cam_cfg_glob_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET, value); }
1c004132:	02f72023          	sw	a5,32(a4)
1c004136:	bf4d                	j	1c0040e8 <__himax_control+0x2c>
  if (!himax->is_awake)
1c004138:	407c                	lw	a5,68(s0)
1c00413a:	eb89                	bnez	a5,1c00414c <__himax_control+0x90>
  __himax_reg_write(himax, HIMAX_MODE_SELECT, mode);
1c00413c:	4605                	li	a2,1
1c00413e:	10000593          	li	a1,256
1c004142:	8522                	mv	a0,s0
1c004144:	b99ff0ef          	jal	ra,1c003cdc <__himax_reg_write>
    himax->is_awake = 1;
1c004148:	4785                	li	a5,1
1c00414a:	c07c                	sw	a5,68(s0)
    pi_time_wait_us(1000000);
1c00414c:	000f4537          	lui	a0,0xf4
1c004150:	24050513          	addi	a0,a0,576 # f4240 <__L2+0x74240>
1c004154:	173010ef          	jal	ra,1c005ac6 <pi_time_wait_us>
    __himax_standby(himax);
1c004158:	8522                	mv	a0,s0
1c00415a:	3159                	jal	1c003de0 <__himax_standby>
1c00415c:	b771                	j	1c0040e8 <__himax_control+0x2c>

1c00415e <pi_himax_conf_init>:
  .reg_set        = &__himax_reg_set,
  .reg_get        = &__himax_reg_get
};

void pi_himax_conf_init(struct pi_himax_conf *conf)
{
1c00415e:	1141                	addi	sp,sp,-16
  conf->camera.api = &himax_api;
1c004160:	1c0097b7          	lui	a5,0x1c009
{
1c004164:	c422                	sw	s0,8(sp)
1c004166:	c606                	sw	ra,12(sp)
  conf->camera.api = &himax_api;
1c004168:	13878793          	addi	a5,a5,312 # 1c009138 <himax_api>
1c00416c:	c15c                	sw	a5,4(a0)
  conf->skip_pads_config = 0;
  conf->format = PI_CAMERA_QVGA; //By Default QVGA
1c00416e:	4785                	li	a5,1
  conf->skip_pads_config = 0;
1c004170:	00050823          	sb	zero,16(a0)
  conf->format = PI_CAMERA_QVGA; //By Default QVGA
1c004174:	c95c                	sw	a5,20(a0)
  conf->roi.slice_en = 0; //Disable the ROI by default.
1c004176:	02050023          	sb	zero,32(a0)
{
1c00417a:	842a                	mv	s0,a0
  bsp_himax_conf_init(conf);
1c00417c:	5f7000ef          	jal	ra,1c004f72 <bsp_himax_conf_init>
  __camera_conf_init(&conf->camera);
1c004180:	8522                	mv	a0,s0
}
1c004182:	4422                	lw	s0,8(sp)
1c004184:	40b2                	lw	ra,12(sp)
1c004186:	0141                	addi	sp,sp,16
  __camera_conf_init(&conf->camera);
1c004188:	b53ff06f          	j	1c003cda <__camera_conf_init>

1c00418c <pi_partition_get_flash_offset>:
        return 0;
}

uint32_t pi_partition_get_flash_offset(const pi_partition_t *partition)
{
    if(partition)
1c00418c:	c119                	beqz	a0,1c004192 <pi_partition_get_flash_offset+0x6>
        return partition->offset;
1c00418e:	4548                	lw	a0,12(a0)
1c004190:	8082                	ret
    else
        return UINT32_MAX;
1c004192:	557d                	li	a0,-1
}
1c004194:	8082                	ret

1c004196 <pi_partition_table_free>:

void pi_partition_table_free(pi_partition_table_t table)
{
    flash_partition_table_free((flash_partition_table_t *) table);
1c004196:	aae9                	j	1c004370 <flash_partition_table_free>

1c004198 <pi_partition_table_load>:

pi_err_t pi_partition_table_load(pi_device_t *flash, const pi_partition_table_t *table)
{
    pi_err_t rc;
    
    rc = flash_partition_table_load(flash, (const flash_partition_table_t **) table, NULL);
1c004198:	4601                	li	a2,0
1c00419a:	a8d1                	j	1c00426e <flash_partition_table_load>

1c00419c <pi_partition_find_first>:

const pi_partition_t *
pi_partition_find_first(const pi_partition_table_t table, const pi_partition_type_t type,
                        const pi_partition_subtype_t subtype,
                        const char *label)
{
1c00419c:	1141                	addi	sp,sp,-16
1c00419e:	c226                	sw	s1,4(sp)
1c0041a0:	c606                	sw	ra,12(sp)
1c0041a2:	c422                	sw	s0,8(sp)
1c0041a4:	84aa                	mv	s1,a0
    pi_partition_t *partition;
    const flash_partition_info_t *info;
    
    info = flash_partition_find_first((const flash_partition_table_t *) table, type, subtype, label);
1c0041a6:	22fd                	jal	1c004394 <flash_partition_find_first>
    if(info == NULL)
1c0041a8:	c539                	beqz	a0,1c0041f6 <pi_partition_find_first+0x5a>
1c0041aa:	842a                	mv	s0,a0
        return NULL;
    
    partition = pi_l2_malloc(sizeof(pi_partition_t));
1c0041ac:	02800513          	li	a0,40
1c0041b0:	031010ef          	jal	ra,1c0059e0 <pi_l2_malloc>
    partition->type = info->type;
1c0041b4:	00244783          	lbu	a5,2(s0)
    partition->subtype = info->subtype;
    partition->size = info->pos.size;
    partition->offset = info->pos.offset;
    partition->flash = ((const flash_partition_table_t *)table)->flash;
1c0041b8:	4098                	lw	a4,0(s1)
    partition->type = info->type;
1c0041ba:	c15c                	sw	a5,4(a0)
    partition->subtype = info->subtype;
1c0041bc:	00344783          	lbu	a5,3(s0)
1c0041c0:	c51c                	sw	a5,8(a0)
    partition->size = info->pos.size;
1c0041c2:	441c                	lw	a5,8(s0)
1c0041c4:	c91c                	sw	a5,16(a0)
    partition->offset = info->pos.offset;
1c0041c6:	405c                	lw	a5,4(s0)
1c0041c8:	c55c                	sw	a5,12(a0)
    partition->flash = ((const flash_partition_table_t *)table)->flash;
1c0041ca:	87aa                	mv	a5,a0
1c0041cc:	00e7aa2b          	p.sw	a4,20(a5!)
    memcpy(partition->label, info->label, 16);
1c0041d0:	4458                	lw	a4,12(s0)
1c0041d2:	c398                	sw	a4,0(a5)
1c0041d4:	481c                	lw	a5,16(s0)
1c0041d6:	cd1c                	sw	a5,24(a0)
1c0041d8:	485c                	lw	a5,20(s0)
1c0041da:	cd5c                	sw	a5,28(a0)
1c0041dc:	4c1c                	lw	a5,24(s0)
    partition->label[16] = 0;
1c0041de:	02050223          	sb	zero,36(a0)
    partition->encrypted = false;
1c0041e2:	020502a3          	sb	zero,37(a0)
    memcpy(partition->label, info->label, 16);
1c0041e6:	d11c                	sw	a5,32(a0)
    partition->read_only = false;
1c0041e8:	02050323          	sb	zero,38(a0)
    
    return (const pi_partition_t *) partition;
}
1c0041ec:	40b2                	lw	ra,12(sp)
1c0041ee:	4422                	lw	s0,8(sp)
1c0041f0:	4492                	lw	s1,4(sp)
1c0041f2:	0141                	addi	sp,sp,16
1c0041f4:	8082                	ret
        return NULL;
1c0041f6:	4501                	li	a0,0
1c0041f8:	bfd5                	j	1c0041ec <pi_partition_find_first+0x50>

1c0041fa <flash_partition_table_verify>:

pi_err_t flash_partition_table_verify(const flash_partition_table_t *table)
{
    const flash_partition_info_t *part;
    const flash_partition_table_header_t *header = &table->header;
    const flash_partition_info_t *partition_table = table->partitions;
1c0041fa:	514c                	lw	a1,36(a0)
    MD5_CTX context;
    uint8_t digest[16];

    // Check magic number for each partition
    for (uint8_t num_parts = 0; num_parts < header->nbr_of_entries; num_parts++)
1c0041fc:	00754683          	lbu	a3,7(a0)
1c004200:	4781                	li	a5,0
1c004202:	872e                	mv	a4,a1
    {
        part = partition_table + num_parts;
        if (part->magic_bytes != PI_PARTITION_MAGIC)
1c004204:	1ba00613          	li	a2,442
    for (uint8_t num_parts = 0; num_parts < header->nbr_of_entries; num_parts++)
1c004208:	04f69663          	bne	a3,a5,1c004254 <flash_partition_table_verify+0x5a>
        {
            return PI_ERR_INVALID_STATE;
        }
    }

    if (header->crc_flags)
1c00420c:	00854783          	lbu	a5,8(a0)
1c004210:	cfa9                	beqz	a5,1c00426a <flash_partition_table_verify+0x70>
{
1c004212:	7155                	addi	sp,sp,-208
1c004214:	c5a2                	sw	s0,200(sp)
1c004216:	842a                	mv	s0,a0
    {
        MD5_Init(&context);
1c004218:	1028                	addi	a0,sp,40
{
1c00421a:	c786                	sw	ra,204(sp)
        MD5_Init(&context);
1c00421c:	c62e                	sw	a1,12(sp)
1c00421e:	2b9000ef          	jal	ra,1c004cd6 <MD5_Init>
        MD5_Update(&context, (unsigned char *) partition_table,
                   header->nbr_of_entries * sizeof(flash_partition_info_t));
1c004222:	00744603          	lbu	a2,7(s0)
        MD5_Update(&context, (unsigned char *) partition_table,
1c004226:	45b2                	lw	a1,12(sp)
1c004228:	1028                	addi	a0,sp,40
1c00422a:	0616                	slli	a2,a2,0x5
1c00422c:	2dd000ef          	jal	ra,1c004d08 <MD5_Update>
        MD5_Final(digest, &context);
1c004230:	102c                	addi	a1,sp,40
1c004232:	0828                	addi	a0,sp,24
1c004234:	371000ef          	jal	ra,1c004da4 <MD5_Final>

        if (strncmp((const char *) header->md5, (const char *) digest, sizeof(digest)))
1c004238:	4641                	li	a2,16
1c00423a:	082c                	addi	a1,sp,24
1c00423c:	01440513          	addi	a0,s0,20
1c004240:	1a2030ef          	jal	ra,1c0073e2 <strncmp>
        {
            return PI_ERR_INVALID_CRC;
1c004244:	47a1                	li	a5,8
        if (strncmp((const char *) header->md5, (const char *) digest, sizeof(digest)))
1c004246:	e111                	bnez	a0,1c00424a <flash_partition_table_verify+0x50>
        }
    }

    return PI_OK;
1c004248:	4781                	li	a5,0
}
1c00424a:	40be                	lw	ra,204(sp)
1c00424c:	442e                	lw	s0,200(sp)
1c00424e:	853e                	mv	a0,a5
1c004250:	6169                	addi	sp,sp,208
1c004252:	8082                	ret
        if (part->magic_bytes != PI_PARTITION_MAGIC)
1c004254:	0207580b          	p.lhu	a6,32(a4!)
1c004258:	00c81663          	bne	a6,a2,1c004264 <flash_partition_table_verify+0x6a>
    for (uint8_t num_parts = 0; num_parts < header->nbr_of_entries; num_parts++)
1c00425c:	0785                	addi	a5,a5,1
1c00425e:	0ff7f793          	andi	a5,a5,255
1c004262:	b75d                	j	1c004208 <flash_partition_table_verify+0xe>
            return PI_ERR_INVALID_STATE;
1c004264:	478d                	li	a5,3
}
1c004266:	853e                	mv	a0,a5
1c004268:	8082                	ret
    return PI_OK;
1c00426a:	4781                	li	a5,0
1c00426c:	bfed                	j	1c004266 <flash_partition_table_verify+0x6c>

1c00426e <flash_partition_table_load>:

pi_err_t flash_partition_table_load(pi_device_t *flash, const flash_partition_table_t **partition_table,
                                    uint8_t *nbr_of_entries)
{
1c00426e:	1101                	addi	sp,sp,-32
1c004270:	ca26                	sw	s1,20(sp)
1c004272:	ce06                	sw	ra,28(sp)
1c004274:	cc22                	sw	s0,24(sp)
1c004276:	c84a                	sw	s2,16(sp)
1c004278:	c64e                	sw	s3,12(sp)
1c00427a:	c452                	sw	s4,8(sp)
1c00427c:	c256                	sw	s5,4(sp)
    flash_partition_info_t *partitions = NULL;

    if(partition_table == NULL)
    {
        PARTITION_TRACE_ERR("Table argument is NULL");
        return PI_ERR_INVALID_ARG;
1c00427e:	4489                	li	s1,2
    if(partition_table == NULL)
1c004280:	c5f9                	beqz	a1,1c00434e <flash_partition_table_load+0xe0>
1c004282:	892a                	mv	s2,a0
    }

// Alloc table containing header
    table = pi_l2_malloc(sizeof(*table));
1c004284:	02800513          	li	a0,40
1c004288:	89b2                	mv	s3,a2
1c00428a:	8aae                	mv	s5,a1
1c00428c:	754010ef          	jal	ra,1c0059e0 <pi_l2_malloc>
1c004290:	842a                	mv	s0,a0
    if(table == NULL)
    {
        PARTITION_TRACE_ERR("Unable to allocate partition table in L2.");
        rc = PI_ERR_L2_NO_MEM;
1c004292:	20100493          	li	s1,513
    if(table == NULL)
1c004296:	cd45                	beqz	a0,1c00434e <flash_partition_table_load+0xe0>
        goto mount_error;
    }

    table_offset_l2 = pi_l2_malloc(sizeof(*table_offset_l2));
1c004298:	4511                	li	a0,4
1c00429a:	746010ef          	jal	ra,1c0059e0 <pi_l2_malloc>
1c00429e:	84aa                	mv	s1,a0
    if(table_offset_l2 == NULL)
1c0042a0:	c169                	beqz	a0,1c004362 <flash_partition_table_load+0xf4>
  api->read(device, pi_flash_addr, data, size);
1c0042a2:	00092783          	lw	a5,0(s2)
1c0042a6:	862a                	mv	a2,a0
1c0042a8:	4581                	li	a1,0
1c0042aa:	5b9c                	lw	a5,48(a5)
1c0042ac:	4691                	li	a3,4
1c0042ae:	854a                	mv	a0,s2
1c0042b0:	9782                	jalr	a5
        rc = PI_ERR_L2_NO_MEM;
        goto mount_error;
    }

    pi_flash_read(flash, 0, table_offset_l2, 4);
    if(*table_offset_l2 == 0)
1c0042b2:	0004aa03          	lw	s4,0(s1)

    return PI_OK;

    mount_error:
    if(table_offset_l2)
        pi_l2_free(table_offset_l2, sizeof(*table_offset_l2));
1c0042b6:	4591                	li	a1,4
1c0042b8:	8526                	mv	a0,s1
    if(*table_offset_l2 == 0)
1c0042ba:	0a0a0763          	beqz	s4,1c004368 <flash_partition_table_load+0xfa>
    pi_l2_free(table_offset_l2, sizeof(*table_offset_l2));
1c0042be:	72e010ef          	jal	ra,1c0059ec <pi_l2_free>
1c0042c2:	00092783          	lw	a5,0(s2)
1c0042c6:	02000693          	li	a3,32
1c0042ca:	00440613          	addi	a2,s0,4
1c0042ce:	5b9c                	lw	a5,48(a5)
1c0042d0:	85d2                	mv	a1,s4
1c0042d2:	854a                	mv	a0,s2
1c0042d4:	9782                	jalr	a5
    if(table->header.magic_bytes != PI_PARTITION_TABLE_HEADER_MAGIC)
1c0042d6:	00445703          	lhu	a4,4(s0)
1c0042da:	2ba00793          	li	a5,698
        rc = PI_ERR_NOT_FOUND;
1c0042de:	4495                	li	s1,5
    if(table->header.magic_bytes != PI_PARTITION_TABLE_HEADER_MAGIC)
1c0042e0:	04f71663          	bne	a4,a5,1c00432c <flash_partition_table_load+0xbe>
    if(table->header.format_version != PI_PARTITION_TABLE_FORMAT_VERSION)
1c0042e4:	00644783          	lbu	a5,6(s0)
        rc = PI_ERR_INVALID_VERSION;
1c0042e8:	44a5                	li	s1,9
    if(table->header.format_version != PI_PARTITION_TABLE_FORMAT_VERSION)
1c0042ea:	0417b163          	p.bneimm	a5,1,1c00432c <flash_partition_table_load+0xbe>
    table->partitions = pi_l2_malloc(sizeof(flash_partition_info_t) * table->header.nbr_of_entries);
1c0042ee:	00744503          	lbu	a0,7(s0)
1c0042f2:	0516                	slli	a0,a0,0x5
1c0042f4:	6ec010ef          	jal	ra,1c0059e0 <pi_l2_malloc>
1c0042f8:	d048                	sw	a0,36(s0)
1c0042fa:	862a                	mv	a2,a0
    if(table->partitions == NULL)
1c0042fc:	c13d                	beqz	a0,1c004362 <flash_partition_table_load+0xf4>
1c0042fe:	00092783          	lw	a5,0(s2)
                  sizeof(flash_partition_info_t) * table->header.nbr_of_entries);
1c004302:	00744683          	lbu	a3,7(s0)
1c004306:	020a0593          	addi	a1,s4,32
1c00430a:	5b9c                	lw	a5,48(a5)
1c00430c:	0696                	slli	a3,a3,0x5
1c00430e:	854a                	mv	a0,s2
1c004310:	9782                	jalr	a5
    if(table->header.crc_flags)
1c004312:	00844783          	lbu	a5,8(s0)
1c004316:	c38d                	beqz	a5,1c004338 <flash_partition_table_load+0xca>
        rc = flash_partition_table_verify(table);
1c004318:	8522                	mv	a0,s0
1c00431a:	35c5                	jal	1c0041fa <flash_partition_table_verify>
1c00431c:	84aa                	mv	s1,a0
        if(rc != PI_OK)
1c00431e:	cd09                	beqz	a0,1c004338 <flash_partition_table_load+0xca>
            pi_l2_free(table->partitions, sizeof(flash_partition_info_t) * table->header.nbr_of_entries);
1c004320:	00744583          	lbu	a1,7(s0)
1c004324:	5048                	lw	a0,36(s0)
1c004326:	0596                	slli	a1,a1,0x5
1c004328:	6c4010ef          	jal	ra,1c0059ec <pi_l2_free>
    if(table)
        pi_l2_free(table, sizeof(*table));
1c00432c:	02800593          	li	a1,40
1c004330:	8522                	mv	a0,s0
1c004332:	6ba010ef          	jal	ra,1c0059ec <pi_l2_free>
1c004336:	a821                	j	1c00434e <flash_partition_table_load+0xe0>
    table->flash = flash;
1c004338:	01242023          	sw	s2,0(s0)
    *partition_table = table;
1c00433c:	008aa023          	sw	s0,0(s5)
    return PI_OK;
1c004340:	4481                	li	s1,0
    if(nbr_of_entries)
1c004342:	00098663          	beqz	s3,1c00434e <flash_partition_table_load+0xe0>
        *nbr_of_entries = table->header.nbr_of_entries;
1c004346:	00744783          	lbu	a5,7(s0)
1c00434a:	00f98023          	sb	a5,0(s3)
    return rc;
}
1c00434e:	40f2                	lw	ra,28(sp)
1c004350:	4462                	lw	s0,24(sp)
1c004352:	8526                	mv	a0,s1
1c004354:	4942                	lw	s2,16(sp)
1c004356:	44d2                	lw	s1,20(sp)
1c004358:	49b2                	lw	s3,12(sp)
1c00435a:	4a22                	lw	s4,8(sp)
1c00435c:	4a92                	lw	s5,4(sp)
1c00435e:	6105                	addi	sp,sp,32
1c004360:	8082                	ret
        rc = PI_ERR_L2_NO_MEM;
1c004362:	20100493          	li	s1,513
1c004366:	b7d9                	j	1c00432c <flash_partition_table_load+0xbe>
        pi_l2_free(table_offset_l2, sizeof(*table_offset_l2));
1c004368:	684010ef          	jal	ra,1c0059ec <pi_l2_free>
        rc = PI_ERR_NOT_FOUND;
1c00436c:	4495                	li	s1,5
1c00436e:	bf7d                	j	1c00432c <flash_partition_table_load+0xbe>

1c004370 <flash_partition_table_free>:

void flash_partition_table_free(const flash_partition_table_t *table)
{
1c004370:	1141                	addi	sp,sp,-16
1c004372:	c422                	sw	s0,8(sp)
1c004374:	c606                	sw	ra,12(sp)
    pi_l2_free((void *) table->partitions, sizeof(flash_partition_info_t) * table->header.nbr_of_entries);
1c004376:	00754583          	lbu	a1,7(a0)
{
1c00437a:	842a                	mv	s0,a0
    pi_l2_free((void *) table->partitions, sizeof(flash_partition_info_t) * table->header.nbr_of_entries);
1c00437c:	5148                	lw	a0,36(a0)
1c00437e:	0596                	slli	a1,a1,0x5
1c004380:	66c010ef          	jal	ra,1c0059ec <pi_l2_free>
    pi_l2_free((void *) table, sizeof(flash_partition_table_t));
1c004384:	8522                	mv	a0,s0
}
1c004386:	4422                	lw	s0,8(sp)
1c004388:	40b2                	lw	ra,12(sp)
    pi_l2_free((void *) table, sizeof(flash_partition_table_t));
1c00438a:	02800593          	li	a1,40
}
1c00438e:	0141                	addi	sp,sp,16
    pi_l2_free((void *) table, sizeof(flash_partition_table_t));
1c004390:	65c0106f          	j	1c0059ec <pi_l2_free>

1c004394 <flash_partition_find_first>:


const flash_partition_info_t *flash_partition_find_first(const flash_partition_table_t *table, pi_partition_type_t type,
                                                         pi_partition_subtype_t subtype, const char *label)
{
1c004394:	7179                	addi	sp,sp,-48
1c004396:	d226                	sw	s1,36(sp)
1c004398:	d04a                	sw	s2,32(sp)
1c00439a:	cc52                	sw	s4,24(sp)
1c00439c:	ca56                	sw	s5,20(sp)
1c00439e:	d606                	sw	ra,44(sp)
1c0043a0:	d422                	sw	s0,40(sp)
1c0043a2:	ce4e                	sw	s3,28(sp)
    const flash_partition_info_t *part = NULL;

    for (uint8_t i = 0; i < table->header.nbr_of_entries; i++)
1c0043a4:	00754983          	lbu	s3,7(a0)
{
1c0043a8:	892a                	mv	s2,a0
1c0043aa:	8a2e                	mv	s4,a1
1c0043ac:	8ab2                	mv	s5,a2
    for (uint8_t i = 0; i < table->header.nbr_of_entries; i++)
1c0043ae:	4481                	li	s1,0
1c0043b0:	0ff4f793          	andi	a5,s1,255
1c0043b4:	0137ed63          	bltu	a5,s3,1c0043ce <flash_partition_find_first+0x3a>
        if(label == NULL)
            return part;
        if(strncmp(label, (char *) &part->label, PI_PARTITION_LABEL_LENGTH) == 0)
            return part;
    }
    return NULL;
1c0043b8:	4401                	li	s0,0
}
1c0043ba:	8522                	mv	a0,s0
1c0043bc:	50b2                	lw	ra,44(sp)
1c0043be:	5422                	lw	s0,40(sp)
1c0043c0:	5492                	lw	s1,36(sp)
1c0043c2:	5902                	lw	s2,32(sp)
1c0043c4:	49f2                	lw	s3,28(sp)
1c0043c6:	4a62                	lw	s4,24(sp)
1c0043c8:	4ad2                	lw	s5,20(sp)
1c0043ca:	6145                	addi	sp,sp,48
1c0043cc:	8082                	ret
        part = table->partitions + i;
1c0043ce:	02492783          	lw	a5,36(s2)
1c0043d2:	00549413          	slli	s0,s1,0x5
1c0043d6:	943e                	add	s0,s0,a5
        if(part->type != type || part->subtype != subtype)
1c0043d8:	00244783          	lbu	a5,2(s0)
1c0043dc:	03479063          	bne	a5,s4,1c0043fc <flash_partition_find_first+0x68>
1c0043e0:	00344783          	lbu	a5,3(s0)
1c0043e4:	01579c63          	bne	a5,s5,1c0043fc <flash_partition_find_first+0x68>
        if(label == NULL)
1c0043e8:	dae9                	beqz	a3,1c0043ba <flash_partition_find_first+0x26>
        if(strncmp(label, (char *) &part->label, PI_PARTITION_LABEL_LENGTH) == 0)
1c0043ea:	8536                	mv	a0,a3
1c0043ec:	4641                	li	a2,16
1c0043ee:	00c40593          	addi	a1,s0,12
1c0043f2:	c636                	sw	a3,12(sp)
1c0043f4:	7ef020ef          	jal	ra,1c0073e2 <strncmp>
1c0043f8:	46b2                	lw	a3,12(sp)
1c0043fa:	d161                	beqz	a0,1c0043ba <flash_partition_find_first+0x26>
1c0043fc:	0485                	addi	s1,s1,1
1c0043fe:	bf4d                	j	1c0043b0 <flash_partition_find_first+0x1c>

1c004400 <body>:
/*
 * This processes one or more 64-byte data blocks, but does NOT update the bit
 * counters.  There are no alignment requirements.
 */
static const void *body(MD5_CTX *ctx, const void *data, unsigned long size)
{
1c004400:	715d                	addi	sp,sp,-80
	MD5_u32plus a, b, c, d;
	MD5_u32plus saved_a, saved_b, saved_c, saved_d;

	ptr = (const unsigned char *)data;

	a = ctx->a;
1c004402:	00852283          	lw	t0,8(a0)
1c004406:	fc060613          	addi	a2,a2,-64
{
1c00440a:	de52                	sw	s4,60(sp)
1c00440c:	dc56                	sw	s5,56(sp)
1c00440e:	8219                	srli	a2,a2,0x6
	b = ctx->b;
1c004410:	00c52803          	lw	a6,12(a0)
	c = ctx->c;
1c004414:	01052a03          	lw	s4,16(a0)
	d = ctx->d;
1c004418:	01452a83          	lw	s5,20(a0)
1c00441c:	0605                	addi	a2,a2,1
{
1c00441e:	c6a2                	sw	s0,76(sp)
1c004420:	c4a6                	sw	s1,72(sp)
1c004422:	c2ca                	sw	s2,68(sp)
1c004424:	c0ce                	sw	s3,64(sp)
1c004426:	da5a                	sw	s6,52(sp)
1c004428:	d85e                	sw	s7,48(sp)
1c00442a:	d662                	sw	s8,44(sp)
1c00442c:	d466                	sw	s9,40(sp)
1c00442e:	d26a                	sw	s10,36(sp)
1c004430:	d06e                	sw	s11,32(sp)
1c004432:	87aa                	mv	a5,a0
	a = ctx->a;
1c004434:	cc16                	sw	t0,24(sp)
1c004436:	ce32                	sw	a2,28(sp)
1c004438:	4362                	lw	t1,24(sp)
		saved_b = b;
		saved_c = c;
		saved_d = d;

/* Round 1 */
		STEP(F, a, b, c, d, SET(0), 0xd76aa478, 7)
1c00443a:	0005a983          	lw	s3,0(a1)
1c00443e:	d76aa537          	lui	a0,0xd76aa
1c004442:	47850513          	addi	a0,a0,1144 # d76aa478 <pulp__FC+0xd76aa479>
1c004446:	00a30733          	add	a4,t1,a0
1c00444a:	013706b3          	add	a3,a4,s3
1c00444e:	015a4733          	xor	a4,s4,s5
1c004452:	01077733          	and	a4,a4,a6
1c004456:	0537ac23          	sw	s3,88(a5)
1c00445a:	01574733          	xor	a4,a4,s5
		STEP(F, d, a, b, c, SET(1), 0xe8c7b756, 12)
1c00445e:	41d0                	lw	a2,4(a1)
		STEP(F, a, b, c, d, SET(0), 0xd76aa478, 7)
1c004460:	9736                	add	a4,a4,a3
1c004462:	e8c7b6b7          	lui	a3,0xe8c7b
1c004466:	4365                	li	t1,25
1c004468:	75668693          	addi	a3,a3,1878 # e8c7b756 <pulp__FC+0xe8c7b757>
1c00446c:	00da8e33          	add	t3,s5,a3
1c004470:	08675733          	p.ror	a4,a4,t1
1c004474:	9742                	add	a4,a4,a6
1c004476:	00ce06b3          	add	a3,t3,a2
		STEP(F, d, a, b, c, SET(1), 0xe8c7b756, 12)
1c00447a:	01484e33          	xor	t3,a6,s4
1c00447e:	cff0                	sw	a2,92(a5)
1c004480:	00ee7e33          	and	t3,t3,a4
		STEP(F, c, d, a, b, SET(2), 0x242070db, 17)
1c004484:	0085a883          	lw	a7,8(a1)
		STEP(F, d, a, b, c, SET(1), 0xe8c7b756, 12)
1c004488:	014e4e33          	xor	t3,t3,s4
1c00448c:	24207bb7          	lui	s7,0x24207
1c004490:	4d51                	li	s10,20
1c004492:	9e36                	add	t3,t3,a3
1c004494:	0dbb8b93          	addi	s7,s7,219 # 242070db <__l2_end+0x81fd9ef>
1c004498:	017a0533          	add	a0,s4,s7
1c00449c:	09ae5e33          	p.ror	t3,t3,s10
1c0044a0:	9e3a                	add	t3,t3,a4
1c0044a2:	011506b3          	add	a3,a0,a7
		STEP(F, c, d, a, b, SET(2), 0x242070db, 17)
1c0044a6:	00e84533          	xor	a0,a6,a4
1c0044aa:	0717a023          	sw	a7,96(a5)
1c0044ae:	01c57533          	and	a0,a0,t3
		STEP(F, b, c, d, a, SET(3), 0xc1bdceee, 22)
1c0044b2:	00c5a283          	lw	t0,12(a1)
		STEP(F, c, d, a, b, SET(2), 0x242070db, 17)
1c0044b6:	01054533          	xor	a0,a0,a6
1c0044ba:	c1bddc37          	lui	s8,0xc1bdd
1c0044be:	4cbd                	li	s9,15
1c0044c0:	9536                	add	a0,a0,a3
1c0044c2:	eeec0c13          	addi	s8,s8,-274 # c1bdceee <pulp__FC+0xc1bdceef>
		STEP(F, d, a, b, c, SET(1), 0xe8c7b756, 12)
1c0044c6:	c432                	sw	a2,8(sp)
		STEP(F, c, d, a, b, SET(2), 0x242070db, 17)
1c0044c8:	09955533          	p.ror	a0,a0,s9
1c0044cc:	01880633          	add	a2,a6,s8
		STEP(F, b, c, d, a, SET(3), 0xc1bdceee, 22)
1c0044d0:	0657a223          	sw	t0,100(a5)
		STEP(F, c, d, a, b, SET(2), 0x242070db, 17)
1c0044d4:	9572                	add	a0,a0,t3
1c0044d6:	005606b3          	add	a3,a2,t0
		STEP(F, b, c, d, a, SET(3), 0xc1bdceee, 22)
1c0044da:	01c74633          	xor	a2,a4,t3
		STEP(F, a, b, c, d, SET(4), 0xf57c0faf, 7)
1c0044de:	0105ad83          	lw	s11,16(a1)
		STEP(F, b, c, d, a, SET(3), 0xc1bdceee, 22)
1c0044e2:	8e69                	and	a2,a2,a0
1c0044e4:	8e39                	xor	a2,a2,a4
1c0044e6:	f57c1eb7          	lui	t4,0xf57c1
1c0044ea:	4c29                	li	s8,10
1c0044ec:	9636                	add	a2,a2,a3
1c0044ee:	fafe8e93          	addi	t4,t4,-81 # f57c0faf <pulp__FC+0xf57c0fb0>
1c0044f2:	01dd86b3          	add	a3,s11,t4
1c0044f6:	09865633          	p.ror	a2,a2,s8
1c0044fa:	962a                	add	a2,a2,a0
1c0044fc:	9736                	add	a4,a4,a3
		STEP(F, a, b, c, d, SET(4), 0xf57c0faf, 7)
1c0044fe:	00ae46b3          	xor	a3,t3,a0
1c004502:	07b7a423          	sw	s11,104(a5)
1c004506:	8ef1                	and	a3,a3,a2
		STEP(F, d, a, b, c, SET(5), 0x4787c62a, 12)
1c004508:	49c0                	lw	s0,20(a1)
		STEP(F, a, b, c, d, SET(4), 0xf57c0faf, 7)
1c00450a:	01c6c6b3          	xor	a3,a3,t3
1c00450e:	9736                	add	a4,a4,a3
1c004510:	4787c6b7          	lui	a3,0x4787c
1c004514:	62a68693          	addi	a3,a3,1578 # 4787c62a <__l2_end+0x2b872f3e>
1c004518:	00d40fb3          	add	t6,s0,a3
1c00451c:	08675733          	p.ror	a4,a4,t1
1c004520:	9732                	add	a4,a4,a2
1c004522:	9e7e                	add	t3,t3,t6
		STEP(F, d, a, b, c, SET(5), 0x4787c62a, 12)
1c004524:	00c54fb3          	xor	t6,a0,a2
1c004528:	00efffb3          	and	t6,t6,a4
1c00452c:	d7e0                	sw	s0,108(a5)
1c00452e:	00afcfb3          	xor	t6,t6,a0
1c004532:	9ff2                	add	t6,t6,t3
		STEP(F, c, d, a, b, SET(6), 0xa8304613, 17)
1c004534:	0185ae03          	lw	t3,24(a1)
1c004538:	a8304bb7          	lui	s7,0xa8304
1c00453c:	613b8b93          	addi	s7,s7,1555 # a8304613 <pulp__FC+0xa8304614>
		STEP(F, c, d, a, b, SET(2), 0x242070db, 17)
1c004540:	c646                	sw	a7,12(sp)
		STEP(F, d, a, b, c, SET(5), 0x4787c62a, 12)
1c004542:	09afdfb3          	p.ror	t6,t6,s10
1c004546:	017e08b3          	add	a7,t3,s7
		STEP(F, c, d, a, b, SET(6), 0xa8304613, 17)
1c00454a:	07c7a823          	sw	t3,112(a5)
		STEP(F, d, a, b, c, SET(5), 0x4787c62a, 12)
1c00454e:	9fba                	add	t6,t6,a4
1c004550:	9546                	add	a0,a0,a7
		STEP(F, c, d, a, b, SET(6), 0xa8304613, 17)
1c004552:	00e648b3          	xor	a7,a2,a4
		STEP(F, b, c, d, a, SET(7), 0xfd469501, 22)
1c004556:	01c5a903          	lw	s2,28(a1)
		STEP(F, c, d, a, b, SET(6), 0xa8304613, 17)
1c00455a:	01f8f8b3          	and	a7,a7,t6
		STEP(F, a, b, c, d, SET(4), 0xf57c0faf, 7)
1c00455e:	c86e                	sw	s11,16(sp)
		STEP(F, c, d, a, b, SET(6), 0xa8304613, 17)
1c004560:	00c8c8b3          	xor	a7,a7,a2
1c004564:	fd469db7          	lui	s11,0xfd469
1c004568:	98aa                	add	a7,a7,a0
1c00456a:	501d8d93          	addi	s11,s11,1281 # fd469501 <pulp__FC+0xfd469502>
1c00456e:	01b906b3          	add	a3,s2,s11
1c004572:	0998d8b3          	p.ror	a7,a7,s9
		STEP(F, b, c, d, a, SET(7), 0xfd469501, 22)
1c004576:	0727aa23          	sw	s2,116(a5)
		STEP(F, c, d, a, b, SET(6), 0xa8304613, 17)
1c00457a:	98fe                	add	a7,a7,t6
1c00457c:	9636                	add	a2,a2,a3
		STEP(F, b, c, d, a, SET(7), 0xfd469501, 22)
1c00457e:	01f746b3          	xor	a3,a4,t6
		STEP(F, a, b, c, d, SET(8), 0x698098d8, 7)
1c004582:	0205af03          	lw	t5,32(a1)
		STEP(F, b, c, d, a, SET(7), 0xfd469501, 22)
1c004586:	0116f6b3          	and	a3,a3,a7
1c00458a:	8eb9                	xor	a3,a3,a4
1c00458c:	6980aeb7          	lui	t4,0x6980a
1c004590:	9636                	add	a2,a2,a3
1c004592:	8d8e8e93          	addi	t4,t4,-1832 # 698098d8 <__l2_end+0x4d8001ec>
1c004596:	01df06b3          	add	a3,t5,t4
1c00459a:	09865633          	p.ror	a2,a2,s8
1c00459e:	9646                	add	a2,a2,a7
1c0045a0:	9736                	add	a4,a4,a3
		STEP(F, a, b, c, d, SET(8), 0x698098d8, 7)
1c0045a2:	011fc6b3          	xor	a3,t6,a7
1c0045a6:	07e7ac23          	sw	t5,120(a5)
1c0045aa:	8ef1                	and	a3,a3,a2
		STEP(F, d, a, b, c, SET(9), 0x8b44f7af, 12)
1c0045ac:	51c8                	lw	a0,36(a1)
		STEP(F, a, b, c, d, SET(8), 0x698098d8, 7)
1c0045ae:	01f6c6b3          	xor	a3,a3,t6
1c0045b2:	96ba                	add	a3,a3,a4
1c0045b4:	8b44f737          	lui	a4,0x8b44f
1c0045b8:	7af70713          	addi	a4,a4,1967 # 8b44f7af <pulp__FC+0x8b44f7b0>
1c0045bc:	00e504b3          	add	s1,a0,a4
1c0045c0:	0866d6b3          	p.ror	a3,a3,t1
1c0045c4:	96b2                	add	a3,a3,a2
1c0045c6:	9fa6                	add	t6,t6,s1
		STEP(F, d, a, b, c, SET(9), 0x8b44f7af, 12)
1c0045c8:	00c8c4b3          	xor	s1,a7,a2
1c0045cc:	8cf5                	and	s1,s1,a3
1c0045ce:	dfe8                	sw	a0,124(a5)
1c0045d0:	0114c4b3          	xor	s1,s1,a7
1c0045d4:	94fe                	add	s1,s1,t6
		STEP(F, c, d, a, b, SET(10), 0xffff5bb1, 17)
1c0045d6:	0285af83          	lw	t6,40(a1)
1c0045da:	7bd9                	lui	s7,0xffff6
1c0045dc:	bb1b8b93          	addi	s7,s7,-1103 # ffff5bb1 <pulp__FC+0xffff5bb2>
1c0045e0:	017f8eb3          	add	t4,t6,s7
		STEP(F, d, a, b, c, SET(9), 0x8b44f7af, 12)
1c0045e4:	09a4d4b3          	p.ror	s1,s1,s10
1c0045e8:	94b6                	add	s1,s1,a3
1c0045ea:	98f6                	add	a7,a7,t4
		STEP(F, c, d, a, b, SET(10), 0xffff5bb1, 17)
1c0045ec:	00d64eb3          	xor	t4,a2,a3
1c0045f0:	009efeb3          	and	t4,t4,s1
1c0045f4:	09f7a023          	sw	t6,128(a5)
1c0045f8:	00ceceb3          	xor	t4,t4,a2
1c0045fc:	9ec6                	add	t4,t4,a7
		STEP(F, b, c, d, a, SET(11), 0x895cd7be, 22)
1c0045fe:	02c5a883          	lw	a7,44(a1)
1c004602:	895cddb7          	lui	s11,0x895cd
1c004606:	7bed8d93          	addi	s11,s11,1982 # 895cd7be <pulp__FC+0x895cd7bf>
		STEP(F, d, a, b, c, SET(9), 0x8b44f7af, 12)
1c00460a:	ca2a                	sw	a0,20(sp)
		STEP(F, c, d, a, b, SET(10), 0xffff5bb1, 17)
1c00460c:	099edeb3          	p.ror	t4,t4,s9
1c004610:	01b88533          	add	a0,a7,s11
1c004614:	9ea6                	add	t4,t4,s1
		STEP(F, b, c, d, a, SET(11), 0x895cd7be, 22)
1c004616:	0917a223          	sw	a7,132(a5)
1c00461a:	962a                	add	a2,a2,a0
1c00461c:	0096c533          	xor	a0,a3,s1
		STEP(F, a, b, c, d, SET(12), 0x6b901122, 7)
1c004620:	0305a383          	lw	t2,48(a1)
		STEP(F, b, c, d, a, SET(11), 0x895cd7be, 22)
1c004624:	01d57533          	and	a0,a0,t4
1c004628:	8d35                	xor	a0,a0,a3
1c00462a:	6b901737          	lui	a4,0x6b901
1c00462e:	9532                	add	a0,a0,a2
1c004630:	12270713          	addi	a4,a4,290 # 6b901122 <__l2_end+0x4f8f7a36>
1c004634:	00e38633          	add	a2,t2,a4
1c004638:	09855533          	p.ror	a0,a0,s8
1c00463c:	9576                	add	a0,a0,t4
1c00463e:	96b2                	add	a3,a3,a2
		STEP(F, a, b, c, d, SET(12), 0x6b901122, 7)
1c004640:	01d4c633          	xor	a2,s1,t4
1c004644:	8e69                	and	a2,a2,a0
1c004646:	8e25                	xor	a2,a2,s1
1c004648:	0877a423          	sw	t2,136(a5)
1c00464c:	96b2                	add	a3,a3,a2
1c00464e:	0866d6b3          	p.ror	a3,a3,t1
		STEP(F, d, a, b, c, SET(13), 0xfd987193, 12)
1c004652:	0345a303          	lw	t1,52(a1)
1c004656:	fd987db7          	lui	s11,0xfd987
1c00465a:	193d8d93          	addi	s11,s11,403 # fd987193 <pulp__FC+0xfd987194>
1c00465e:	01b30bb3          	add	s7,t1,s11
		STEP(F, a, b, c, d, SET(12), 0x6b901122, 7)
1c004662:	00d50733          	add	a4,a0,a3
1c004666:	94de                	add	s1,s1,s7
		STEP(F, d, a, b, c, SET(13), 0xfd987193, 12)
1c004668:	00aecbb3          	xor	s7,t4,a0
1c00466c:	00ebfbb3          	and	s7,s7,a4
1c004670:	01dbcbb3          	xor	s7,s7,t4
1c004674:	94de                	add	s1,s1,s7
1c004676:	0867a623          	sw	t1,140(a5)
1c00467a:	09a4dbb3          	p.ror	s7,s1,s10
		STEP(F, c, d, a, b, SET(14), 0xa679438e, 17)
1c00467e:	5d84                	lw	s1,56(a1)
1c004680:	a6794637          	lui	a2,0xa6794
1c004684:	38e60613          	addi	a2,a2,910 # a679438e <pulp__FC+0xa679438f>
1c004688:	00c48b33          	add	s6,s1,a2
		STEP(F, d, a, b, c, SET(13), 0xfd987193, 12)
1c00468c:	9bba                	add	s7,s7,a4
1c00468e:	9eda                	add	t4,t4,s6
		STEP(F, c, d, a, b, SET(14), 0xa679438e, 17)
1c004690:	00e54b33          	xor	s6,a0,a4
1c004694:	017b7b33          	and	s6,s6,s7
1c004698:	00ab4b33          	xor	s6,s6,a0
1c00469c:	0897a823          	sw	s1,144(a5)
1c0046a0:	9eda                	add	t4,t4,s6
1c0046a2:	099edb33          	p.ror	s6,t4,s9
		STEP(F, b, c, d, a, SET(15), 0x49b40821, 22)
1c0046a6:	03c5ae83          	lw	t4,60(a1)
1c0046aa:	49b416b7          	lui	a3,0x49b41
1c0046ae:	82168693          	addi	a3,a3,-2015 # 49b40821 <__l2_end+0x2db37135>
1c0046b2:	00de8633          	add	a2,t4,a3
		STEP(F, c, d, a, b, SET(14), 0xa679438e, 17)
1c0046b6:	9b5e                	add	s6,s6,s7
1c0046b8:	9532                	add	a0,a0,a2
		STEP(F, b, c, d, a, SET(15), 0x49b40821, 22)
1c0046ba:	01774633          	xor	a2,a4,s7
1c0046be:	01667633          	and	a2,a2,s6
1c0046c2:	8e39                	xor	a2,a2,a4
1c0046c4:	9532                	add	a0,a0,a2
1c0046c6:	09855633          	p.ror	a2,a0,s8
1c0046ca:	4c22                	lw	s8,8(sp)
1c0046cc:	f61e2d37          	lui	s10,0xf61e2
1c0046d0:	562d0d13          	addi	s10,s10,1378 # f61e2562 <pulp__FC+0xf61e2563>
1c0046d4:	965a                	add	a2,a2,s6
1c0046d6:	01ac06b3          	add	a3,s8,s10
1c0046da:	9736                	add	a4,a4,a3

/* Round 2 */
		STEP(G, a, b, c, d, GET(1), 0xf61e2562, 5)
1c0046dc:	00cb46b3          	xor	a3,s6,a2
1c0046e0:	0176f6b3          	and	a3,a3,s7
1c0046e4:	0166c6b3          	xor	a3,a3,s6
1c0046e8:	4ded                	li	s11,27
1c0046ea:	96ba                	add	a3,a3,a4
1c0046ec:	c040b537          	lui	a0,0xc040b
1c0046f0:	09b6d6b3          	p.ror	a3,a3,s11
1c0046f4:	34050513          	addi	a0,a0,832 # c040b340 <pulp__FC+0xc040b341>
1c0046f8:	96b2                	add	a3,a3,a2
1c0046fa:	00ae0733          	add	a4,t3,a0
1c0046fe:	9bba                	add	s7,s7,a4
		STEP(G, d, a, b, c, GET(6), 0xc040b340, 9)
1c004700:	00d64733          	xor	a4,a2,a3
1c004704:	01677733          	and	a4,a4,s6
1c004708:	8f31                	xor	a4,a4,a2
1c00470a:	4d5d                	li	s10,23
1c00470c:	975e                	add	a4,a4,s7
1c00470e:	265e6bb7          	lui	s7,0x265e6
1c004712:	09a75733          	p.ror	a4,a4,s10
1c004716:	a51b8b93          	addi	s7,s7,-1455 # 265e5a51 <__l2_end+0xa5dc365>
1c00471a:	9736                	add	a4,a4,a3
1c00471c:	01788533          	add	a0,a7,s7
1c004720:	955a                	add	a0,a0,s6
		STEP(G, c, d, a, b, GET(11), 0x265e5a51, 14)
1c004722:	00e6cb33          	xor	s6,a3,a4
1c004726:	00cb7b33          	and	s6,s6,a2
1c00472a:	00db4b33          	xor	s6,s6,a3
1c00472e:	4cc9                	li	s9,18
1c004730:	9b2a                	add	s6,s6,a0
1c004732:	e9b6cc37          	lui	s8,0xe9b6c
1c004736:	099b5b33          	p.ror	s6,s6,s9
1c00473a:	7aac0c13          	addi	s8,s8,1962 # e9b6c7aa <pulp__FC+0xe9b6c7ab>
1c00473e:	9b3a                	add	s6,s6,a4
1c004740:	01898533          	add	a0,s3,s8
1c004744:	962a                	add	a2,a2,a0
		STEP(G, b, c, d, a, GET(0), 0xe9b6c7aa, 20)
1c004746:	01674533          	xor	a0,a4,s6
1c00474a:	8d75                	and	a0,a0,a3
1c00474c:	8d39                	xor	a0,a0,a4
1c00474e:	4c31                	li	s8,12
1c004750:	9532                	add	a0,a0,a2
1c004752:	d62f1bb7          	lui	s7,0xd62f1
1c004756:	09855533          	p.ror	a0,a0,s8
1c00475a:	05db8b93          	addi	s7,s7,93 # d62f105d <pulp__FC+0xd62f105e>
1c00475e:	955a                	add	a0,a0,s6
1c004760:	01740633          	add	a2,s0,s7
1c004764:	96b2                	add	a3,a3,a2
		STEP(G, a, b, c, d, GET(5), 0xd62f105d, 5)
1c004766:	00ab4633          	xor	a2,s6,a0
1c00476a:	8e79                	and	a2,a2,a4
1c00476c:	01664633          	xor	a2,a2,s6
1c004770:	96b2                	add	a3,a3,a2
1c004772:	02441bb7          	lui	s7,0x2441
1c004776:	09b6d6b3          	p.ror	a3,a3,s11
1c00477a:	453b8b93          	addi	s7,s7,1107 # 2441453 <__L2+0x23c1453>
1c00477e:	96aa                	add	a3,a3,a0
1c004780:	017f8633          	add	a2,t6,s7
1c004784:	9732                	add	a4,a4,a2
		STEP(G, d, a, b, c, GET(10), 0x02441453, 9)
1c004786:	00d54633          	xor	a2,a0,a3
1c00478a:	01667633          	and	a2,a2,s6
1c00478e:	8e29                	xor	a2,a2,a0
1c004790:	9732                	add	a4,a4,a2
1c004792:	d8a1ebb7          	lui	s7,0xd8a1e
1c004796:	09a75733          	p.ror	a4,a4,s10
1c00479a:	681b8b93          	addi	s7,s7,1665 # d8a1e681 <pulp__FC+0xd8a1e682>
1c00479e:	9736                	add	a4,a4,a3
1c0047a0:	017e8633          	add	a2,t4,s7
1c0047a4:	9b32                	add	s6,s6,a2
		STEP(G, c, d, a, b, GET(15), 0xd8a1e681, 14)
1c0047a6:	00e6c633          	xor	a2,a3,a4
1c0047aa:	8e69                	and	a2,a2,a0
1c0047ac:	8e35                	xor	a2,a2,a3
1c0047ae:	4bc2                	lw	s7,16(sp)
1c0047b0:	9b32                	add	s6,s6,a2
1c0047b2:	e7d40637          	lui	a2,0xe7d40
1c0047b6:	099b5b33          	p.ror	s6,s6,s9
1c0047ba:	bc860613          	addi	a2,a2,-1080 # e7d3fbc8 <pulp__FC+0xe7d3fbc9>
1c0047be:	9b3a                	add	s6,s6,a4
1c0047c0:	965e                	add	a2,a2,s7
1c0047c2:	9532                	add	a0,a0,a2
		STEP(G, b, c, d, a, GET(4), 0xe7d3fbc8, 20)
1c0047c4:	01674633          	xor	a2,a4,s6
1c0047c8:	8e75                	and	a2,a2,a3
1c0047ca:	8e39                	xor	a2,a2,a4
1c0047cc:	9532                	add	a0,a0,a2
1c0047ce:	4652                	lw	a2,20(sp)
1c0047d0:	21e1dbb7          	lui	s7,0x21e1d
1c0047d4:	09855533          	p.ror	a0,a0,s8
1c0047d8:	de6b8b93          	addi	s7,s7,-538 # 21e1cde6 <__l2_end+0x5e136fa>
1c0047dc:	955a                	add	a0,a0,s6
1c0047de:	9bb2                	add	s7,s7,a2
1c0047e0:	96de                	add	a3,a3,s7
		STEP(G, a, b, c, d, GET(9), 0x21e1cde6, 5)
1c0047e2:	00ab4bb3          	xor	s7,s6,a0
1c0047e6:	00ebfbb3          	and	s7,s7,a4
1c0047ea:	016bcbb3          	xor	s7,s7,s6
1c0047ee:	9bb6                	add	s7,s7,a3
1c0047f0:	c3370637          	lui	a2,0xc3370
1c0047f4:	09bbdbb3          	p.ror	s7,s7,s11
1c0047f8:	7d660613          	addi	a2,a2,2006 # c33707d6 <pulp__FC+0xc33707d7>
1c0047fc:	9baa                	add	s7,s7,a0
1c0047fe:	9626                	add	a2,a2,s1
1c004800:	9732                	add	a4,a4,a2
		STEP(G, d, a, b, c, GET(14), 0xc33707d6, 9)
1c004802:	01754633          	xor	a2,a0,s7
1c004806:	01667633          	and	a2,a2,s6
1c00480a:	8e29                	xor	a2,a2,a0
1c00480c:	963a                	add	a2,a2,a4
1c00480e:	f4d51737          	lui	a4,0xf4d51
1c004812:	09a65633          	p.ror	a2,a2,s10
1c004816:	d8770713          	addi	a4,a4,-633 # f4d50d87 <pulp__FC+0xf4d50d88>
1c00481a:	965e                	add	a2,a2,s7
1c00481c:	9716                	add	a4,a4,t0
1c00481e:	9b3a                	add	s6,s6,a4
		STEP(G, c, d, a, b, GET(3), 0xf4d50d87, 14)
1c004820:	00cbc733          	xor	a4,s7,a2
1c004824:	8f69                	and	a4,a4,a0
1c004826:	01774733          	xor	a4,a4,s7
1c00482a:	9b3a                	add	s6,s6,a4
1c00482c:	455a1737          	lui	a4,0x455a1
1c004830:	099b5b33          	p.ror	s6,s6,s9
1c004834:	4ed70713          	addi	a4,a4,1261 # 455a14ed <__l2_end+0x29597e01>
1c004838:	9b32                	add	s6,s6,a2
1c00483a:	977a                	add	a4,a4,t5
1c00483c:	953a                	add	a0,a0,a4
		STEP(G, b, c, d, a, GET(8), 0x455a14ed, 20)
1c00483e:	01664733          	xor	a4,a2,s6
1c004842:	01777733          	and	a4,a4,s7
1c004846:	8f31                	xor	a4,a4,a2
1c004848:	953a                	add	a0,a0,a4
1c00484a:	a9e3f6b7          	lui	a3,0xa9e3f
1c00484e:	09855533          	p.ror	a0,a0,s8
1c004852:	90568693          	addi	a3,a3,-1787 # a9e3e905 <pulp__FC+0xa9e3e906>
1c004856:	955a                	add	a0,a0,s6
1c004858:	969a                	add	a3,a3,t1
1c00485a:	9bb6                	add	s7,s7,a3
		STEP(G, a, b, c, d, GET(13), 0xa9e3e905, 5)
1c00485c:	00ab46b3          	xor	a3,s6,a0
1c004860:	8ef1                	and	a3,a3,a2
1c004862:	0166c6b3          	xor	a3,a3,s6
1c004866:	9bb6                	add	s7,s7,a3
1c004868:	09bbd6b3          	p.ror	a3,s7,s11
1c00486c:	4bb2                	lw	s7,12(sp)
1c00486e:	fcefa737          	lui	a4,0xfcefa
1c004872:	3f870713          	addi	a4,a4,1016 # fcefa3f8 <pulp__FC+0xfcefa3f9>
1c004876:	96aa                	add	a3,a3,a0
1c004878:	975e                	add	a4,a4,s7
1c00487a:	963a                	add	a2,a2,a4
		STEP(G, d, a, b, c, GET(2), 0xfcefa3f8, 9)
1c00487c:	00d54733          	xor	a4,a0,a3
1c004880:	01677733          	and	a4,a4,s6
1c004884:	8f29                	xor	a4,a4,a0
1c004886:	963a                	add	a2,a2,a4
1c004888:	09a65733          	p.ror	a4,a2,s10
1c00488c:	676f0637          	lui	a2,0x676f0
1c004890:	2d960613          	addi	a2,a2,729 # 676f02d9 <__l2_end+0x4b6e6bed>
1c004894:	9736                	add	a4,a4,a3
1c004896:	964a                	add	a2,a2,s2
1c004898:	9b32                	add	s6,s6,a2
		STEP(G, c, d, a, b, GET(7), 0x676f02d9, 14)
1c00489a:	00e6c633          	xor	a2,a3,a4
1c00489e:	8e69                	and	a2,a2,a0
1c0048a0:	8e35                	xor	a2,a2,a3
1c0048a2:	9b32                	add	s6,s6,a2
1c0048a4:	8d2a5637          	lui	a2,0x8d2a5
1c0048a8:	099b5b33          	p.ror	s6,s6,s9
1c0048ac:	c8a60613          	addi	a2,a2,-886 # 8d2a4c8a <pulp__FC+0x8d2a4c8b>
1c0048b0:	9b3a                	add	s6,s6,a4
1c0048b2:	961e                	add	a2,a2,t2
1c0048b4:	9532                	add	a0,a0,a2
		STEP(G, b, c, d, a, GET(12), 0x8d2a4c8a, 20)
1c0048b6:	01674633          	xor	a2,a4,s6
1c0048ba:	8e75                	and	a2,a2,a3
1c0048bc:	8e39                	xor	a2,a2,a4
1c0048be:	9532                	add	a0,a0,a2
1c0048c0:	09855533          	p.ror	a0,a0,s8
1c0048c4:	fffa4637          	lui	a2,0xfffa4
1c0048c8:	955a                	add	a0,a0,s6
1c0048ca:	94260613          	addi	a2,a2,-1726 # fffa3942 <pulp__FC+0xfffa3943>

/* Round 3 */
		STEP(H, a, b, c, d, GET(5), 0xfffa3942, 4)
1c0048ce:	00ab4bb3          	xor	s7,s6,a0
1c0048d2:	9622                	add	a2,a2,s0
1c0048d4:	96b2                	add	a3,a3,a2
1c0048d6:	00ebc633          	xor	a2,s7,a4
1c0048da:	4cf1                	li	s9,28
1c0048dc:	96b2                	add	a3,a3,a2
1c0048de:	8771f637          	lui	a2,0x8771f
1c0048e2:	0996d6b3          	p.ror	a3,a3,s9
1c0048e6:	68160613          	addi	a2,a2,1665 # 8771f681 <pulp__FC+0x8771f682>
1c0048ea:	96aa                	add	a3,a3,a0
1c0048ec:	967a                	add	a2,a2,t5
1c0048ee:	9732                	add	a4,a4,a2
		STEP(H2, d, a, b, c, GET(8), 0x8771f681, 11)
1c0048f0:	00dbc633          	xor	a2,s7,a3
1c0048f4:	4c55                	li	s8,21
1c0048f6:	963a                	add	a2,a2,a4
1c0048f8:	09865633          	p.ror	a2,a2,s8
1c0048fc:	6d9d6737          	lui	a4,0x6d9d6
1c004900:	9636                	add	a2,a2,a3
1c004902:	12270713          	addi	a4,a4,290 # 6d9d6122 <__l2_end+0x519cca36>
		STEP(H, c, d, a, b, GET(11), 0x6d9d6122, 16)
1c004906:	00c6cd33          	xor	s10,a3,a2
1c00490a:	9746                	add	a4,a4,a7
1c00490c:	975a                	add	a4,a4,s6
1c00490e:	00ad4b33          	xor	s6,s10,a0
1c004912:	4bc1                	li	s7,16
1c004914:	975a                	add	a4,a4,s6
1c004916:	fde54b37          	lui	s6,0xfde54
1c00491a:	09775733          	p.ror	a4,a4,s7
1c00491e:	80cb0b13          	addi	s6,s6,-2036 # fde5380c <pulp__FC+0xfde5380d>
1c004922:	9732                	add	a4,a4,a2
1c004924:	9b26                	add	s6,s6,s1
		STEP(H2, b, c, d, a, GET(14), 0xfde5380c, 23)
1c004926:	00ed4d33          	xor	s10,s10,a4
1c00492a:	955a                	add	a0,a0,s6
1c00492c:	956a                	add	a0,a0,s10
1c00492e:	4b25                	li	s6,9
1c004930:	09655533          	p.ror	a0,a0,s6
1c004934:	953a                	add	a0,a0,a4
		STEP(H, a, b, c, d, GET(1), 0xa4beea44, 4)
1c004936:	00a74d33          	xor	s10,a4,a0
1c00493a:	4da2                	lw	s11,8(sp)
1c00493c:	c06a                	sw	s10,0(sp)
1c00493e:	a4befd37          	lui	s10,0xa4bef
1c004942:	a44d0d13          	addi	s10,s10,-1468 # a4beea44 <pulp__FC+0xa4beea45>
1c004946:	9dea                	add	s11,s11,s10
1c004948:	96ee                	add	a3,a3,s11
1c00494a:	4d82                	lw	s11,0(sp)
		STEP(F, b, c, d, a, SET(15), 0x49b40821, 22)
1c00494c:	09d7aa23          	sw	t4,148(a5)
		a += saved_a;
		b += saved_b;
		c += saved_c;
		d += saved_d;

		ptr += 64;
1c004950:	04058593          	addi	a1,a1,64
		STEP(H, a, b, c, d, GET(1), 0xa4beea44, 4)
1c004954:	00cdcd33          	xor	s10,s11,a2
1c004958:	96ea                	add	a3,a3,s10
1c00495a:	4d42                	lw	s10,16(sp)
1c00495c:	4bdeddb7          	lui	s11,0x4bded
1c004960:	fa9d8d93          	addi	s11,s11,-87 # 4bdecfa9 <__l2_end+0x2fde38bd>
1c004964:	9d6e                	add	s10,s10,s11
1c004966:	966a                	add	a2,a2,s10
		STEP(H2, d, a, b, c, GET(4), 0x4bdecfa9, 11)
1c004968:	4d02                	lw	s10,0(sp)
		STEP(H, a, b, c, d, GET(1), 0xa4beea44, 4)
1c00496a:	0996d6b3          	p.ror	a3,a3,s9
1c00496e:	96aa                	add	a3,a3,a0
		STEP(H2, d, a, b, c, GET(4), 0x4bdecfa9, 11)
1c004970:	00dd4db3          	xor	s11,s10,a3
1c004974:	966e                	add	a2,a2,s11
1c004976:	09865633          	p.ror	a2,a2,s8
1c00497a:	f6bb5db7          	lui	s11,0xf6bb5
1c00497e:	9636                	add	a2,a2,a3
1c004980:	b60d8d93          	addi	s11,s11,-1184 # f6bb4b60 <pulp__FC+0xf6bb4b61>
		STEP(H, c, d, a, b, GET(7), 0xf6bb4b60, 16)
1c004984:	00c6cd33          	xor	s10,a3,a2
1c004988:	9dca                	add	s11,s11,s2
1c00498a:	976e                	add	a4,a4,s11
1c00498c:	00ad4db3          	xor	s11,s10,a0
1c004990:	976e                	add	a4,a4,s11
1c004992:	bebfcdb7          	lui	s11,0xbebfc
1c004996:	09775733          	p.ror	a4,a4,s7
1c00499a:	c70d8d93          	addi	s11,s11,-912 # bebfbc70 <pulp__FC+0xbebfbc71>
1c00499e:	9732                	add	a4,a4,a2
1c0049a0:	9dfe                	add	s11,s11,t6
		STEP(H2, b, c, d, a, GET(10), 0xbebfbc70, 23)
1c0049a2:	00ed4d33          	xor	s10,s10,a4
1c0049a6:	956e                	add	a0,a0,s11
1c0049a8:	956a                	add	a0,a0,s10
1c0049aa:	09655533          	p.ror	a0,a0,s6
1c0049ae:	289b8d37          	lui	s10,0x289b8
1c0049b2:	953a                	add	a0,a0,a4
1c0049b4:	ec6d0d13          	addi	s10,s10,-314 # 289b7ec6 <__l2_end+0xc9ae7da>
		STEP(H, a, b, c, d, GET(13), 0x289b7ec6, 4)
1c0049b8:	00a74db3          	xor	s11,a4,a0
1c0049bc:	9d1a                	add	s10,s10,t1
1c0049be:	96ea                	add	a3,a3,s10
1c0049c0:	00cdcd33          	xor	s10,s11,a2
1c0049c4:	9d36                	add	s10,s10,a3
1c0049c6:	eaa126b7          	lui	a3,0xeaa12
1c0049ca:	099d5d33          	p.ror	s10,s10,s9
1c0049ce:	7fa68693          	addi	a3,a3,2042 # eaa127fa <pulp__FC+0xeaa127fb>
1c0049d2:	9d2a                	add	s10,s10,a0
1c0049d4:	96ce                	add	a3,a3,s3
		STEP(H2, d, a, b, c, GET(0), 0xeaa127fa, 11)
1c0049d6:	01adcdb3          	xor	s11,s11,s10
1c0049da:	9636                	add	a2,a2,a3
1c0049dc:	966e                	add	a2,a2,s11
1c0049de:	09865633          	p.ror	a2,a2,s8
1c0049e2:	d4ef3db7          	lui	s11,0xd4ef3
1c0049e6:	966a                	add	a2,a2,s10
1c0049e8:	085d8d93          	addi	s11,s11,133 # d4ef3085 <pulp__FC+0xd4ef3086>
		STEP(H, c, d, a, b, GET(3), 0xd4ef3085, 16)
1c0049ec:	00cd46b3          	xor	a3,s10,a2
1c0049f0:	9d96                	add	s11,s11,t0
1c0049f2:	976e                	add	a4,a4,s11
1c0049f4:	00a6cdb3          	xor	s11,a3,a0
1c0049f8:	9dba                	add	s11,s11,a4
1c0049fa:	04882737          	lui	a4,0x4882
1c0049fe:	097dddb3          	p.ror	s11,s11,s7
1c004a02:	d0570713          	addi	a4,a4,-763 # 4881d05 <__L2+0x4801d05>
1c004a06:	9db2                	add	s11,s11,a2
1c004a08:	9772                	add	a4,a4,t3
1c004a0a:	953a                	add	a0,a0,a4
		STEP(H2, b, c, d, a, GET(6), 0x04881d05, 23)
1c004a0c:	01b6c6b3          	xor	a3,a3,s11
1c004a10:	96aa                	add	a3,a3,a0
1c004a12:	0966d6b3          	p.ror	a3,a3,s6
1c004a16:	96ee                	add	a3,a3,s11
		STEP(H, a, b, c, d, GET(9), 0xd9d4d039, 4)
1c004a18:	00ddc533          	xor	a0,s11,a3
1c004a1c:	4752                	lw	a4,20(sp)
1c004a1e:	c02a                	sw	a0,0(sp)
1c004a20:	d9d4d537          	lui	a0,0xd9d4d
1c004a24:	03950513          	addi	a0,a0,57 # d9d4d039 <pulp__FC+0xd9d4d03a>
1c004a28:	972a                	add	a4,a4,a0
1c004a2a:	9d3a                	add	s10,s10,a4
1c004a2c:	4702                	lw	a4,0(sp)
1c004a2e:	00c74533          	xor	a0,a4,a2
1c004a32:	9d2a                	add	s10,s10,a0
1c004a34:	e6dba537          	lui	a0,0xe6dba
1c004a38:	099d5cb3          	p.ror	s9,s10,s9
1c004a3c:	9e550513          	addi	a0,a0,-1563 # e6db99e5 <pulp__FC+0xe6db99e6>
1c004a40:	9cb6                	add	s9,s9,a3
1c004a42:	951e                	add	a0,a0,t2
		STEP(H2, d, a, b, c, GET(12), 0xe6db99e5, 11)
1c004a44:	01974733          	xor	a4,a4,s9
1c004a48:	962a                	add	a2,a2,a0
1c004a4a:	963a                	add	a2,a2,a4
1c004a4c:	09865c33          	p.ror	s8,a2,s8
1c004a50:	1fa28737          	lui	a4,0x1fa28
1c004a54:	9c66                	add	s8,s8,s9
1c004a56:	cf870713          	addi	a4,a4,-776 # 1fa27cf8 <__l2_end+0x3a1e60c>
		STEP(H, c, d, a, b, GET(15), 0x1fa27cf8, 16)
1c004a5a:	018ccd33          	xor	s10,s9,s8
1c004a5e:	9776                	add	a4,a4,t4
1c004a60:	9dba                	add	s11,s11,a4
1c004a62:	00dd4733          	xor	a4,s10,a3
1c004a66:	9dba                	add	s11,s11,a4
1c004a68:	097ddbb3          	p.ror	s7,s11,s7
1c004a6c:	4db2                	lw	s11,12(sp)
1c004a6e:	c4ac5737          	lui	a4,0xc4ac5
1c004a72:	66570713          	addi	a4,a4,1637 # c4ac5665 <pulp__FC+0xc4ac5666>
1c004a76:	9be2                	add	s7,s7,s8
1c004a78:	976e                	add	a4,a4,s11
		STEP(H2, b, c, d, a, GET(2), 0xc4ac5665, 23)
1c004a7a:	017d4d33          	xor	s10,s10,s7
1c004a7e:	96ba                	add	a3,a3,a4
1c004a80:	f4292737          	lui	a4,0xf4292
1c004a84:	96ea                	add	a3,a3,s10
1c004a86:	24470713          	addi	a4,a4,580 # f4292244 <pulp__FC+0xf4292245>
1c004a8a:	0966db33          	p.ror	s6,a3,s6
1c004a8e:	99ba                	add	s3,s3,a4
1c004a90:	9b5e                	add	s6,s6,s7
1c004a92:	99e6                	add	s3,s3,s9
		STEP(I, a, b, c, d, GET(0), 0xf4292244, 6)
1c004a94:	fffc4c93          	not	s9,s8
1c004a98:	016cecb3          	or	s9,s9,s6
1c004a9c:	017cccb3          	xor	s9,s9,s7
1c004aa0:	432b0737          	lui	a4,0x432b0
1c004aa4:	4669                	li	a2,26
1c004aa6:	f9770713          	addi	a4,a4,-105 # 432aff97 <__l2_end+0x272a68ab>
1c004aaa:	9cce                	add	s9,s9,s3
1c004aac:	08ccdcb3          	p.ror	s9,s9,a2
1c004ab0:	993a                	add	s2,s2,a4
1c004ab2:	9cda                	add	s9,s9,s6
1c004ab4:	9962                	add	s2,s2,s8
		STEP(I, d, a, b, c, GET(7), 0x432aff97, 10)
1c004ab6:	fffbcc13          	not	s8,s7
1c004aba:	019c6c33          	or	s8,s8,s9
1c004abe:	016c4c33          	xor	s8,s8,s6
1c004ac2:	ab942737          	lui	a4,0xab942
1c004ac6:	4559                	li	a0,22
1c004ac8:	9c4a                	add	s8,s8,s2
1c004aca:	3a770713          	addi	a4,a4,935 # ab9423a7 <pulp__FC+0xab9423a8>
1c004ace:	08ac5c33          	p.ror	s8,s8,a0
1c004ad2:	94ba                	add	s1,s1,a4
1c004ad4:	9c66                	add	s8,s8,s9
1c004ad6:	94de                	add	s1,s1,s7
		STEP(I, c, d, a, b, GET(14), 0xab9423a7, 15)
1c004ad8:	fffb4b93          	not	s7,s6
1c004adc:	018bebb3          	or	s7,s7,s8
1c004ae0:	019bcbb3          	xor	s7,s7,s9
1c004ae4:	fc93a737          	lui	a4,0xfc93a
1c004ae8:	4945                	li	s2,17
1c004aea:	9ba6                	add	s7,s7,s1
1c004aec:	03970713          	addi	a4,a4,57 # fc93a039 <pulp__FC+0xfc93a03a>
1c004af0:	9722                	add	a4,a4,s0
1c004af2:	092bdbb3          	p.ror	s7,s7,s2
1c004af6:	9be2                	add	s7,s7,s8
1c004af8:	9b3a                	add	s6,s6,a4
		STEP(I, b, c, d, a, GET(5), 0xfc93a039, 21)
1c004afa:	fffcc713          	not	a4,s9
1c004afe:	01776733          	or	a4,a4,s7
1c004b02:	01874733          	xor	a4,a4,s8
1c004b06:	46ad                	li	a3,11
1c004b08:	975a                	add	a4,a4,s6
1c004b0a:	08d75733          	p.ror	a4,a4,a3
1c004b0e:	655b6437          	lui	s0,0x655b6
1c004b12:	975e                	add	a4,a4,s7
1c004b14:	9c340413          	addi	s0,s0,-1597 # 655b59c3 <__l2_end+0x495ac2d7>
		STEP(I, a, b, c, d, GET(12), 0x655b59c3, 6)
1c004b18:	fffc4493          	not	s1,s8
1c004b1c:	93a2                	add	t2,t2,s0
1c004b1e:	8cd9                	or	s1,s1,a4
1c004b20:	9c9e                	add	s9,s9,t2
1c004b22:	0174c4b3          	xor	s1,s1,s7
1c004b26:	9ca6                	add	s9,s9,s1
1c004b28:	08ccdcb3          	p.ror	s9,s9,a2
1c004b2c:	8f0cd3b7          	lui	t2,0x8f0cd
1c004b30:	9cba                	add	s9,s9,a4
1c004b32:	c9238393          	addi	t2,t2,-878 # 8f0ccc92 <pulp__FC+0x8f0ccc93>
		STEP(I, d, a, b, c, GET(3), 0x8f0ccc92, 10)
1c004b36:	fffbc413          	not	s0,s7
1c004b3a:	929e                	add	t0,t0,t2
1c004b3c:	01946433          	or	s0,s0,s9
1c004b40:	9c16                	add	s8,s8,t0
1c004b42:	8c39                	xor	s0,s0,a4
1c004b44:	9c22                	add	s8,s8,s0
1c004b46:	08ac5c33          	p.ror	s8,s8,a0
1c004b4a:	ffeff2b7          	lui	t0,0xffeff
1c004b4e:	9c66                	add	s8,s8,s9
1c004b50:	47d28293          	addi	t0,t0,1149 # ffeff47d <pulp__FC+0xffeff47e>
		STEP(I, c, d, a, b, GET(10), 0xffeff47d, 15)
1c004b54:	fff74393          	not	t2,a4
1c004b58:	9f96                	add	t6,t6,t0
1c004b5a:	0183e3b3          	or	t2,t2,s8
1c004b5e:	9bfe                	add	s7,s7,t6
1c004b60:	0193c3b3          	xor	t2,t2,s9
1c004b64:	42a2                	lw	t0,8(sp)
1c004b66:	9b9e                	add	s7,s7,t2
1c004b68:	85846fb7          	lui	t6,0x85846
1c004b6c:	092bdbb3          	p.ror	s7,s7,s2
1c004b70:	dd1f8f93          	addi	t6,t6,-559 # 85845dd1 <pulp__FC+0x85845dd2>
1c004b74:	9be2                	add	s7,s7,s8
1c004b76:	9f96                	add	t6,t6,t0
		STEP(I, b, c, d, a, GET(1), 0x85845dd1, 21)
1c004b78:	fffcc293          	not	t0,s9
1c004b7c:	0172e2b3          	or	t0,t0,s7
1c004b80:	0182c2b3          	xor	t0,t0,s8
1c004b84:	977e                	add	a4,a4,t6
1c004b86:	9716                	add	a4,a4,t0
1c004b88:	08d75733          	p.ror	a4,a4,a3
1c004b8c:	6fa88fb7          	lui	t6,0x6fa88
1c004b90:	975e                	add	a4,a4,s7
1c004b92:	e4ff8f93          	addi	t6,t6,-433 # 6fa87e4f <__l2_end+0x53a7e763>
		STEP(I, a, b, c, d, GET(8), 0x6fa87e4f, 6)
1c004b96:	fffc4293          	not	t0,s8
1c004b9a:	9f7e                	add	t5,t5,t6
1c004b9c:	00e2e2b3          	or	t0,t0,a4
1c004ba0:	9cfa                	add	s9,s9,t5
1c004ba2:	0172c2b3          	xor	t0,t0,s7
1c004ba6:	9c96                	add	s9,s9,t0
1c004ba8:	08ccdcb3          	p.ror	s9,s9,a2
1c004bac:	fe2cef37          	lui	t5,0xfe2ce
1c004bb0:	9cba                	add	s9,s9,a4
1c004bb2:	6e0f0f13          	addi	t5,t5,1760 # fe2ce6e0 <pulp__FC+0xfe2ce6e1>
		STEP(I, d, a, b, c, GET(15), 0xfe2ce6e0, 10)
1c004bb6:	fffbcf93          	not	t6,s7
1c004bba:	9efa                	add	t4,t4,t5
1c004bbc:	019fefb3          	or	t6,t6,s9
1c004bc0:	9c76                	add	s8,s8,t4
1c004bc2:	00efcfb3          	xor	t6,t6,a4
1c004bc6:	9c7e                	add	s8,s8,t6
1c004bc8:	08ac5c33          	p.ror	s8,s8,a0
1c004bcc:	a3014eb7          	lui	t4,0xa3014
1c004bd0:	9c66                	add	s8,s8,s9
1c004bd2:	314e8e93          	addi	t4,t4,788 # a3014314 <pulp__FC+0xa3014315>
		STEP(I, c, d, a, b, GET(6), 0xa3014314, 15)
1c004bd6:	fff74f13          	not	t5,a4
1c004bda:	9e76                	add	t3,t3,t4
1c004bdc:	018f6f33          	or	t5,t5,s8
1c004be0:	9bf2                	add	s7,s7,t3
1c004be2:	019f4f33          	xor	t5,t5,s9
1c004be6:	9bfa                	add	s7,s7,t5
1c004be8:	092bdbb3          	p.ror	s7,s7,s2
1c004bec:	4e081e37          	lui	t3,0x4e081
1c004bf0:	9be2                	add	s7,s7,s8
1c004bf2:	1a1e0e13          	addi	t3,t3,417 # 4e0811a1 <__l2_end+0x32077ab5>
		STEP(I, b, c, d, a, GET(13), 0x4e0811a1, 21)
1c004bf6:	fffcce93          	not	t4,s9
1c004bfa:	9372                	add	t1,t1,t3
1c004bfc:	017eeeb3          	or	t4,t4,s7
1c004c00:	018eceb3          	xor	t4,t4,s8
1c004c04:	971a                	add	a4,a4,t1
1c004c06:	9776                	add	a4,a4,t4
1c004c08:	4d42                	lw	s10,16(sp)
1c004c0a:	08d75733          	p.ror	a4,a4,a3
1c004c0e:	f7538337          	lui	t1,0xf7538
1c004c12:	975e                	add	a4,a4,s7
		STEP(I, a, b, c, d, GET(4), 0xf7537e82, 6)
1c004c14:	fffc4e13          	not	t3,s8
1c004c18:	e8230313          	addi	t1,t1,-382 # f7537e82 <pulp__FC+0xf7537e83>
1c004c1c:	936a                	add	t1,t1,s10
1c004c1e:	00ee6e33          	or	t3,t3,a4
1c004c22:	017e4e33          	xor	t3,t3,s7
1c004c26:	9c9a                	add	s9,s9,t1
1c004c28:	9cf2                	add	s9,s9,t3
1c004c2a:	08ccd633          	p.ror	a2,s9,a2
1c004c2e:	bd3af337          	lui	t1,0xbd3af
1c004c32:	963a                	add	a2,a2,a4
1c004c34:	23530313          	addi	t1,t1,565 # bd3af235 <pulp__FC+0xbd3af236>
		STEP(I, d, a, b, c, GET(11), 0xbd3af235, 10)
1c004c38:	fffbce13          	not	t3,s7
1c004c3c:	989a                	add	a7,a7,t1
1c004c3e:	00ce6e33          	or	t3,t3,a2
1c004c42:	00ee4e33          	xor	t3,t3,a4
1c004c46:	9c46                	add	s8,s8,a7
1c004c48:	9c72                	add	s8,s8,t3
1c004c4a:	08ac5533          	p.ror	a0,s8,a0
1c004c4e:	2ad7d8b7          	lui	a7,0x2ad7d
1c004c52:	9532                	add	a0,a0,a2
		STEP(I, c, d, a, b, GET(2), 0x2ad7d2bb, 15)
1c004c54:	fff74313          	not	t1,a4
1c004c58:	2bb88893          	addi	a7,a7,699 # 2ad7d2bb <__l2_end+0xed73bcf>
1c004c5c:	98ee                	add	a7,a7,s11
1c004c5e:	00a36333          	or	t1,t1,a0
1c004c62:	9bc6                	add	s7,s7,a7
1c004c64:	00c34333          	xor	t1,t1,a2
1c004c68:	9b9a                	add	s7,s7,t1
1c004c6a:	4dd2                	lw	s11,20(sp)
1c004c6c:	092bd933          	p.ror	s2,s7,s2
1c004c70:	eb86d8b7          	lui	a7,0xeb86d
1c004c74:	992a                	add	s2,s2,a0
1c004c76:	39188893          	addi	a7,a7,913 # eb86d391 <pulp__FC+0xeb86d392>
		STEP(I, b, c, d, a, GET(9), 0xeb86d391, 21)
1c004c7a:	fff64313          	not	t1,a2
		a += saved_a;
1c004c7e:	4e62                	lw	t3,24(sp)
	} while (size -= 64);
1c004c80:	4ef2                	lw	t4,28(sp)
1c004c82:	98ee                	add	a7,a7,s11
		STEP(I, b, c, d, a, GET(9), 0xeb86d391, 21)
1c004c84:	01236333          	or	t1,t1,s2
1c004c88:	9746                	add	a4,a4,a7
1c004c8a:	00a34333          	xor	t1,t1,a0
1c004c8e:	971a                	add	a4,a4,t1
1c004c90:	08d75733          	p.ror	a4,a4,a3
		a += saved_a;
1c004c94:	9e32                	add	t3,t3,a2
	} while (size -= 64);
1c004c96:	1efd                	addi	t4,t4,-1
		STEP(I, b, c, d, a, GET(9), 0xeb86d391, 21)
1c004c98:	974a                	add	a4,a4,s2
		a += saved_a;
1c004c9a:	cc72                	sw	t3,24(sp)
	} while (size -= 64);
1c004c9c:	ce76                	sw	t4,28(sp)
		b += saved_b;
1c004c9e:	983a                	add	a6,a6,a4
		c += saved_c;
1c004ca0:	9a4a                	add	s4,s4,s2
		d += saved_d;
1c004ca2:	9aaa                	add	s5,s5,a0
	} while (size -= 64);
1c004ca4:	f80e9a63          	bnez	t4,1c004438 <body+0x38>
	ctx->b = b;
	ctx->c = c;
	ctx->d = d;

	return ptr;
}
1c004ca8:	4436                	lw	s0,76(sp)
	ctx->c = c;
1c004caa:	0147a823          	sw	s4,16(a5)
	ctx->d = d;
1c004cae:	0157aa23          	sw	s5,20(a5)
	ctx->a = a;
1c004cb2:	01c7a423          	sw	t3,8(a5)
	ctx->b = b;
1c004cb6:	0107a623          	sw	a6,12(a5)
}
1c004cba:	44a6                	lw	s1,72(sp)
1c004cbc:	4916                	lw	s2,68(sp)
1c004cbe:	4986                	lw	s3,64(sp)
1c004cc0:	5a72                	lw	s4,60(sp)
1c004cc2:	5ae2                	lw	s5,56(sp)
1c004cc4:	5b52                	lw	s6,52(sp)
1c004cc6:	5bc2                	lw	s7,48(sp)
1c004cc8:	5c32                	lw	s8,44(sp)
1c004cca:	5ca2                	lw	s9,40(sp)
1c004ccc:	5d12                	lw	s10,36(sp)
1c004cce:	5d82                	lw	s11,32(sp)
1c004cd0:	852e                	mv	a0,a1
1c004cd2:	6161                	addi	sp,sp,80
1c004cd4:	8082                	ret

1c004cd6 <MD5_Init>:

void MD5_Init(MD5_CTX *ctx)
{
	ctx->a = 0x67452301;
1c004cd6:	674527b7          	lui	a5,0x67452
1c004cda:	30178793          	addi	a5,a5,769 # 67452301 <__l2_end+0x4b448c15>
1c004cde:	c51c                	sw	a5,8(a0)
	ctx->b = 0xefcdab89;
1c004ce0:	efcdb7b7          	lui	a5,0xefcdb
1c004ce4:	b8978793          	addi	a5,a5,-1143 # efcdab89 <pulp__FC+0xefcdab8a>
1c004ce8:	c55c                	sw	a5,12(a0)
	ctx->c = 0x98badcfe;
1c004cea:	98bae7b7          	lui	a5,0x98bae
1c004cee:	cfe78793          	addi	a5,a5,-770 # 98badcfe <pulp__FC+0x98badcff>
1c004cf2:	c91c                	sw	a5,16(a0)
	ctx->d = 0x10325476;
1c004cf4:	103257b7          	lui	a5,0x10325
1c004cf8:	47678793          	addi	a5,a5,1142 # 10325476 <__l1_end+0x325456>
1c004cfc:	c95c                	sw	a5,20(a0)

	ctx->lo = 0;
1c004cfe:	00052023          	sw	zero,0(a0)
	ctx->hi = 0;
1c004d02:	00052223          	sw	zero,4(a0)
}
1c004d06:	8082                	ret

1c004d08 <MD5_Update>:

void MD5_Update(MD5_CTX *ctx, const void *data, unsigned long size)
{
1c004d08:	1101                	addi	sp,sp,-32
1c004d0a:	cc22                	sw	s0,24(sp)
1c004d0c:	842a                	mv	s0,a0
	MD5_u32plus saved_lo;
	unsigned long used, available;

	saved_lo = ctx->lo;
1c004d0e:	4108                	lw	a0,0(a0)
{
1c004d10:	ca26                	sw	s1,20(sp)
1c004d12:	c84a                	sw	s2,16(sp)
	if ((ctx->lo = (saved_lo + size) & 0x1fffffff) < saved_lo)
1c004d14:	00c507b3          	add	a5,a0,a2
{
1c004d18:	ce06                	sw	ra,28(sp)
1c004d1a:	c64e                	sw	s3,12(sp)
	if ((ctx->lo = (saved_lo + size) & 0x1fffffff) < saved_lo)
1c004d1c:	c5d7b7b3          	p.bclr	a5,a5,2,29
1c004d20:	c01c                	sw	a5,0(s0)
{
1c004d22:	892e                	mv	s2,a1
1c004d24:	84b2                	mv	s1,a2
	if ((ctx->lo = (saved_lo + size) & 0x1fffffff) < saved_lo)
1c004d26:	00a7f563          	bleu	a0,a5,1c004d30 <MD5_Update+0x28>
		ctx->hi++;
1c004d2a:	405c                	lw	a5,4(s0)
1c004d2c:	0785                	addi	a5,a5,1
1c004d2e:	c05c                	sw	a5,4(s0)
	ctx->hi += size >> 29;
1c004d30:	4058                	lw	a4,4(s0)
1c004d32:	01d4d793          	srli	a5,s1,0x1d

	used = saved_lo & 0x3f;
1c004d36:	f2653533          	p.bclr	a0,a0,25,6
	ctx->hi += size >> 29;
1c004d3a:	97ba                	add	a5,a5,a4
1c004d3c:	c05c                	sw	a5,4(s0)

	if (used) {
1c004d3e:	c129                	beqz	a0,1c004d80 <MD5_Update+0x78>
		available = 64 - used;
1c004d40:	04000993          	li	s3,64
1c004d44:	40a989b3          	sub	s3,s3,a0
1c004d48:	0561                	addi	a0,a0,24
1c004d4a:	9522                	add	a0,a0,s0

		if (size < available) {
1c004d4c:	0134fc63          	bleu	s3,s1,1c004d64 <MD5_Update+0x5c>
			memcpy(&ctx->buffer[used], data, size);
1c004d50:	8626                	mv	a2,s1
1c004d52:	85ca                	mv	a1,s2
		data = body(ctx, data, size & ~(unsigned long)0x3f);
		size &= 0x3f;
	}

	memcpy(ctx->buffer, data, size);
}
1c004d54:	4462                	lw	s0,24(sp)
1c004d56:	40f2                	lw	ra,28(sp)
1c004d58:	44d2                	lw	s1,20(sp)
1c004d5a:	4942                	lw	s2,16(sp)
1c004d5c:	49b2                	lw	s3,12(sp)
1c004d5e:	6105                	addi	sp,sp,32
	memcpy(ctx->buffer, data, size);
1c004d60:	6c80206f          	j	1c007428 <memcpy>
		memcpy(&ctx->buffer[used], data, available);
1c004d64:	85ca                	mv	a1,s2
1c004d66:	864e                	mv	a2,s3
1c004d68:	6c0020ef          	jal	ra,1c007428 <memcpy>
		body(ctx, ctx->buffer, 64);
1c004d6c:	04000613          	li	a2,64
1c004d70:	01840593          	addi	a1,s0,24
1c004d74:	8522                	mv	a0,s0
		data = (const unsigned char *)data + available;
1c004d76:	994e                	add	s2,s2,s3
		size -= available;
1c004d78:	413484b3          	sub	s1,s1,s3
		body(ctx, ctx->buffer, 64);
1c004d7c:	e84ff0ef          	jal	ra,1c004400 <body>
	if (size >= 64) {
1c004d80:	03f00793          	li	a5,63
1c004d84:	0097fb63          	bleu	s1,a5,1c004d9a <MD5_Update+0x92>
		data = body(ctx, data, size & ~(unsigned long)0x3f);
1c004d88:	ca04b633          	p.bclr	a2,s1,5,0
1c004d8c:	85ca                	mv	a1,s2
1c004d8e:	8522                	mv	a0,s0
1c004d90:	e70ff0ef          	jal	ra,1c004400 <body>
1c004d94:	892a                	mv	s2,a0
		size &= 0x3f;
1c004d96:	f264b4b3          	p.bclr	s1,s1,25,6
	memcpy(ctx->buffer, data, size);
1c004d9a:	8626                	mv	a2,s1
1c004d9c:	85ca                	mv	a1,s2
1c004d9e:	01840513          	addi	a0,s0,24
1c004da2:	bf4d                	j	1c004d54 <MD5_Update+0x4c>

1c004da4 <MD5_Final>:
	(dst)[1] = (unsigned char)((src) >> 8); \
	(dst)[2] = (unsigned char)((src) >> 16); \
	(dst)[3] = (unsigned char)((src) >> 24);

void MD5_Final(unsigned char *result, MD5_CTX *ctx)
{
1c004da4:	1141                	addi	sp,sp,-16
1c004da6:	c226                	sw	s1,4(sp)
1c004da8:	84aa                	mv	s1,a0
	unsigned long used, available;

	used = ctx->lo & 0x3f;
1c004daa:	4188                	lw	a0,0(a1)
{
1c004dac:	c422                	sw	s0,8(sp)
1c004dae:	c04a                	sw	s2,0(sp)
	used = ctx->lo & 0x3f;
1c004db0:	f2653533          	p.bclr	a0,a0,25,6

	ctx->buffer[used++] = 0x80;
1c004db4:	00a58733          	add	a4,a1,a0
{
1c004db8:	c606                	sw	ra,12(sp)
	ctx->buffer[used++] = 0x80;
1c004dba:	00150793          	addi	a5,a0,1
1c004dbe:	f8000693          	li	a3,-128

	available = 64 - used;
1c004dc2:	04000613          	li	a2,64
	ctx->buffer[used++] = 0x80;
1c004dc6:	00d70c23          	sb	a3,24(a4)
	available = 64 - used;
1c004dca:	8e1d                	sub	a2,a2,a5

	if (available < 8) {
1c004dcc:	471d                	li	a4,7
{
1c004dce:	842e                	mv	s0,a1
1c004dd0:	01858913          	addi	s2,a1,24
	if (available < 8) {
1c004dd4:	02c76063          	bltu	a4,a2,1c004df4 <MD5_Final+0x50>
		memset(&ctx->buffer[used], 0, available);
1c004dd8:	0565                	addi	a0,a0,25
1c004dda:	4581                	li	a1,0
1c004ddc:	9522                	add	a0,a0,s0
1c004dde:	63a020ef          	jal	ra,1c007418 <memset>
		body(ctx, ctx->buffer, 64);
1c004de2:	04000613          	li	a2,64
1c004de6:	85ca                	mv	a1,s2
1c004de8:	8522                	mv	a0,s0
1c004dea:	e16ff0ef          	jal	ra,1c004400 <body>
		used = 0;
		available = 64;
1c004dee:	04000613          	li	a2,64
		used = 0;
1c004df2:	4781                	li	a5,0
	}

	memset(&ctx->buffer[used], 0, available - 8);
1c004df4:	01878513          	addi	a0,a5,24
1c004df8:	1661                	addi	a2,a2,-8
1c004dfa:	4581                	li	a1,0
1c004dfc:	9522                	add	a0,a0,s0
1c004dfe:	61a020ef          	jal	ra,1c007418 <memset>

	ctx->lo <<= 3;
1c004e02:	401c                	lw	a5,0(s0)
	OUT(&ctx->buffer[56], ctx->lo)
	OUT(&ctx->buffer[60], ctx->hi)

	body(ctx, ctx->buffer, 64);
1c004e04:	85ca                	mv	a1,s2
1c004e06:	04000613          	li	a2,64
	ctx->lo <<= 3;
1c004e0a:	078e                	slli	a5,a5,0x3
	OUT(&ctx->buffer[56], ctx->lo)
1c004e0c:	873e                	mv	a4,a5
1c004e0e:	04e40823          	sb	a4,80(s0)
1c004e12:	0087d713          	srli	a4,a5,0x8
	ctx->lo <<= 3;
1c004e16:	c01c                	sw	a5,0(s0)
	OUT(&ctx->buffer[56], ctx->lo)
1c004e18:	04e408a3          	sb	a4,81(s0)
1c004e1c:	0107d713          	srli	a4,a5,0x10
1c004e20:	83e1                	srli	a5,a5,0x18
1c004e22:	04f409a3          	sb	a5,83(s0)
	OUT(&ctx->buffer[60], ctx->hi)
1c004e26:	405c                	lw	a5,4(s0)
	OUT(&ctx->buffer[56], ctx->lo)
1c004e28:	04e40923          	sb	a4,82(s0)
	OUT(&ctx->buffer[60], ctx->hi)
1c004e2c:	873e                	mv	a4,a5
1c004e2e:	04e40a23          	sb	a4,84(s0)
1c004e32:	0087d713          	srli	a4,a5,0x8
1c004e36:	04e40aa3          	sb	a4,85(s0)
1c004e3a:	0107d713          	srli	a4,a5,0x10
1c004e3e:	83e1                	srli	a5,a5,0x18
1c004e40:	04f40ba3          	sb	a5,87(s0)
1c004e44:	04e40b23          	sb	a4,86(s0)
	body(ctx, ctx->buffer, 64);
1c004e48:	8522                	mv	a0,s0
1c004e4a:	db6ff0ef          	jal	ra,1c004400 <body>

	OUT(&result[0], ctx->a)
1c004e4e:	441c                	lw	a5,8(s0)
	OUT(&result[4], ctx->b)
	OUT(&result[8], ctx->c)
	OUT(&result[12], ctx->d)

	memset(ctx, 0, sizeof(*ctx));
1c004e50:	8522                	mv	a0,s0
1c004e52:	09800613          	li	a2,152
	OUT(&result[0], ctx->a)
1c004e56:	00f48023          	sb	a5,0(s1)
1c004e5a:	441c                	lw	a5,8(s0)
	memset(ctx, 0, sizeof(*ctx));
1c004e5c:	4581                	li	a1,0
	OUT(&result[0], ctx->a)
1c004e5e:	83a1                	srli	a5,a5,0x8
1c004e60:	00f480a3          	sb	a5,1(s1)
1c004e64:	00a45783          	lhu	a5,10(s0)
1c004e68:	00f48123          	sb	a5,2(s1)
1c004e6c:	00b44783          	lbu	a5,11(s0)
1c004e70:	00f481a3          	sb	a5,3(s1)
	OUT(&result[4], ctx->b)
1c004e74:	445c                	lw	a5,12(s0)
1c004e76:	00f48223          	sb	a5,4(s1)
1c004e7a:	445c                	lw	a5,12(s0)
1c004e7c:	83a1                	srli	a5,a5,0x8
1c004e7e:	00f482a3          	sb	a5,5(s1)
1c004e82:	00e45783          	lhu	a5,14(s0)
1c004e86:	00f48323          	sb	a5,6(s1)
1c004e8a:	00f44783          	lbu	a5,15(s0)
1c004e8e:	00f483a3          	sb	a5,7(s1)
	OUT(&result[8], ctx->c)
1c004e92:	481c                	lw	a5,16(s0)
1c004e94:	00f48423          	sb	a5,8(s1)
1c004e98:	481c                	lw	a5,16(s0)
1c004e9a:	83a1                	srli	a5,a5,0x8
1c004e9c:	00f484a3          	sb	a5,9(s1)
1c004ea0:	01245783          	lhu	a5,18(s0)
1c004ea4:	00f48523          	sb	a5,10(s1)
1c004ea8:	01344783          	lbu	a5,19(s0)
1c004eac:	00f485a3          	sb	a5,11(s1)
	OUT(&result[12], ctx->d)
1c004eb0:	485c                	lw	a5,20(s0)
1c004eb2:	00f48623          	sb	a5,12(s1)
1c004eb6:	485c                	lw	a5,20(s0)
1c004eb8:	83a1                	srli	a5,a5,0x8
1c004eba:	00f486a3          	sb	a5,13(s1)
1c004ebe:	01645783          	lhu	a5,22(s0)
1c004ec2:	00f48723          	sb	a5,14(s1)
1c004ec6:	01744783          	lbu	a5,23(s0)
1c004eca:	00f487a3          	sb	a5,15(s1)
}
1c004ece:	40b2                	lw	ra,12(sp)
1c004ed0:	4422                	lw	s0,8(sp)
1c004ed2:	4492                	lw	s1,4(sp)
1c004ed4:	4902                	lw	s2,0(sp)
1c004ed6:	0141                	addi	sp,sp,16
	memset(ctx, 0, sizeof(*ctx));
1c004ed8:	5400206f          	j	1c007418 <memset>

1c004edc <__internal_semihost>:
    return __internal_semihost(SEMIHOSTING_SYS_SEEK, (long) args);
}

int semihost_flen(int fd)
{
    return __internal_semihost(SEMIHOSTING_SYS_FLEN, (long) fd);
1c004edc:	01f01013          	slli	zero,zero,0x1f
1c004ee0:	00100073          	ebreak
1c004ee4:	40705013          	srai	zero,zero,0x7
1c004ee8:	8082                	ret

1c004eea <semihost_write0>:
1c004eea:	85aa                	mv	a1,a0
1c004eec:	4511                	li	a0,4
1c004eee:	b7fd                	j	1c004edc <__internal_semihost>

1c004ef0 <semihost_open>:
1c004ef0:	7139                	addi	sp,sp,-64
1c004ef2:	de06                	sw	ra,60(sp)
1c004ef4:	dc22                	sw	s0,56(sp)
1c004ef6:	c62e                	sw	a1,12(sp)
1c004ef8:	842a                	mv	s0,a0
1c004efa:	508020ef          	jal	ra,1c007402 <strlen>
1c004efe:	45b2                	lw	a1,12(sp)
1c004f00:	083c                	addi	a5,sp,24
1c004f02:	c380                	sw	s0,0(a5)
1c004f04:	087c                	addi	a5,sp,28
1c004f06:	c38c                	sw	a1,0(a5)
1c004f08:	101c                	addi	a5,sp,32
1c004f0a:	c388                	sw	a0,0(a5)
1c004f0c:	082c                	addi	a1,sp,24
1c004f0e:	4505                	li	a0,1
1c004f10:	37f1                	jal	1c004edc <__internal_semihost>
1c004f12:	50f2                	lw	ra,60(sp)
1c004f14:	5462                	lw	s0,56(sp)
1c004f16:	6121                	addi	sp,sp,64
1c004f18:	8082                	ret

1c004f1a <semihost_close>:
1c004f1a:	85aa                	mv	a1,a0
1c004f1c:	4509                	li	a0,2
1c004f1e:	bf7d                	j	1c004edc <__internal_semihost>

1c004f20 <semihost_read>:
1c004f20:	7179                	addi	sp,sp,-48
1c004f22:	d606                	sw	ra,44(sp)
1c004f24:	003c                	addi	a5,sp,8
1c004f26:	c388                	sw	a0,0(a5)
1c004f28:	007c                	addi	a5,sp,12
1c004f2a:	c38c                	sw	a1,0(a5)
1c004f2c:	4519                	li	a0,6
1c004f2e:	081c                	addi	a5,sp,16
1c004f30:	002c                	addi	a1,sp,8
1c004f32:	c390                	sw	a2,0(a5)
1c004f34:	3765                	jal	1c004edc <__internal_semihost>
1c004f36:	50b2                	lw	ra,44(sp)
1c004f38:	6145                	addi	sp,sp,48
1c004f3a:	8082                	ret

1c004f3c <semihost_write>:
1c004f3c:	7179                	addi	sp,sp,-48
1c004f3e:	d606                	sw	ra,44(sp)
1c004f40:	003c                	addi	a5,sp,8
1c004f42:	c388                	sw	a0,0(a5)
1c004f44:	007c                	addi	a5,sp,12
1c004f46:	c38c                	sw	a1,0(a5)
1c004f48:	4515                	li	a0,5
1c004f4a:	081c                	addi	a5,sp,16
1c004f4c:	002c                	addi	a1,sp,8
1c004f4e:	c390                	sw	a2,0(a5)
1c004f50:	3771                	jal	1c004edc <__internal_semihost>
1c004f52:	50b2                	lw	ra,44(sp)
1c004f54:	6145                	addi	sp,sp,48
1c004f56:	8082                	ret

1c004f58 <semihost_seek>:
1c004f58:	1101                	addi	sp,sp,-32
1c004f5a:	c42a                	sw	a0,8(sp)
1c004f5c:	c62e                	sw	a1,12(sp)
1c004f5e:	4529                	li	a0,10
1c004f60:	002c                	addi	a1,sp,8
1c004f62:	ce06                	sw	ra,28(sp)
1c004f64:	3fa5                	jal	1c004edc <__internal_semihost>
1c004f66:	40f2                	lw	ra,28(sp)
1c004f68:	6105                	addi	sp,sp,32
1c004f6a:	8082                	ret

1c004f6c <semihost_exit>:
}

int semihost_exit(int code)
{
    return __internal_semihost(SEMIHOSTING_SYS_EXIT, (long) code);
1c004f6c:	85aa                	mv	a1,a0
1c004f6e:	4561                	li	a0,24
1c004f70:	b7b5                	j	1c004edc <__internal_semihost>

1c004f72 <bsp_himax_conf_init>:


void bsp_himax_conf_init(struct pi_himax_conf *conf)
{
    //__bsp_init_pads();
    conf->i2c_itf = CONFIG_HIMAX_I2C_ITF;
1c004f72:	4785                	li	a5,1
1c004f74:	c55c                	sw	a5,12(a0)
    conf->cpi_itf = CONFIG_HIMAX_CPI_ITF;
1c004f76:	00052423          	sw	zero,8(a0)
}
1c004f7a:	8082                	ret

1c004f7c <bsp_himax_open>:

int bsp_himax_open(struct pi_himax_conf *conf)
{
    //__bsp_init_pads();
    return 0;
}
1c004f7c:	4501                	li	a0,0
1c004f7e:	8082                	ret

1c004f80 <cluster_start>:
  This is useful when the mask must be updated before waiting for a specific event without modifying the other events (this saves a few instructions)
  \param evtMask Bit mask used to update the event mask. There is 1 bit per event, 1 means the corresponding bit is set in the event mask.
  */
static inline void eu_evt_maskSet(unsigned int evtMask)
{
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c004f80:	002047b7          	lui	a5,0x204
1c004f84:	00070737          	lui	a4,0x70
1c004f88:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
  IP_WRITE_PTR(base, EU_DISPATCH_FIFO_ACCESS, value);
}

static inline void eu_dispatch_team_config(unsigned value)
{
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG, value);
1c004f8c:	0ff00713          	li	a4,255
1c004f90:	002046b7          	lui	a3,0x204
1c004f94:	08e6a223          	sw	a4,132(a3) # 204084 <__L2+0x184084>
  IP_WRITE(barAddr, EU_HW_BARR_TRIGGER_MASK, coreMask);
1c004f98:	20078793          	addi	a5,a5,512
1c004f9c:	00e7a023          	sw	a4,0(a5)
  IP_WRITE(barAddr, EU_HW_BARR_TARGET_MASK, targetMask);
1c004fa0:	00e7a623          	sw	a4,12(a5)
    __rt_team_config(rt_nb_active_pe());
  }

#endif

}
1c004fa4:	8082                	ret

1c004fa6 <__rt_init>:
{
1c004fa6:	1101                	addi	sp,sp,-32
static inline void hal_pmu_bypass_set(unsigned int Value) {
  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET, Value);
}

static inline unsigned int hal_pmu_bypass_get() {
  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET);
1c004fa8:	1a104737          	lui	a4,0x1a104
1c004fac:	ce06                	sw	ra,28(sp)
1c004fae:	cc22                	sw	s0,24(sp)
1c004fb0:	ca26                	sw	s1,20(sp)
1c004fb2:	07072783          	lw	a5,112(a4) # 1a104070 <__l1_end+0xa104050>
  hal_pmu_bypass_set (ARCHI_REG_FIELD_SET (hal_pmu_bypass_get (), 1, 11, 1) );
1c004fb6:	c0b7c7b3          	p.bset	a5,a5,0,11
  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET, Value);
1c004fba:	06f72823          	sw	a5,112(a4)
  __rt_bridge_set_available();
1c004fbe:	2361                	jal	1c005546 <__rt_bridge_set_available>
  cpu_stack_check_enable((int)__rt_fc_stack, (int)__rt_fc_stack + __rt_fc_stack_size);
1c004fc0:	1b0007b7          	lui	a5,0x1b000
1c004fc4:	3e878793          	addi	a5,a5,1000 # 1b0003e8 <__rt_fc_stack>
 * Stack checking
 */

static inline void cpu_stack_check_enable(unsigned int base, unsigned int end)
{
  asm volatile ("csrwi 0x7D0, 0" :: );
1c004fc8:	7d005073          	csrwi	0x7d0,0
  asm volatile ("csrw  0x7D1, %0" :: "r" (base));
1c004fcc:	7d179073          	csrw	0x7d1,a5
1c004fd0:	1c009737          	lui	a4,0x1c009
1c004fd4:	25c72703          	lw	a4,604(a4) # 1c00925c <__rt_fc_stack_size>
1c004fd8:	97ba                	add	a5,a5,a4
  asm volatile ("csrw  0x7D2, %0" :: "r" (end));
1c004fda:	7d279073          	csrw	0x7d2,a5
  asm volatile ("csrwi 0x7D0, 1" :: );
1c004fde:	7d00d073          	csrwi	0x7d0,1
  __rt_irq_init();
1c004fe2:	2ad5                	jal	1c0051d6 <__rt_irq_init>

#include "archi/pulp.h"
#include "archi/soc_eu/soc_eu_v1.h"

static inline void soc_eu_eventMask_set(unsigned int reg, unsigned int value) {
  ARCHI_WRITE(ARCHI_SOC_EU_ADDR, reg, value);
1c004fe4:	54fd                	li	s1,-1
1c004fe6:	1a1067b7          	lui	a5,0x1a106
1c004fea:	0097a223          	sw	s1,4(a5) # 1a106004 <__l1_end+0xa105fe4>
1c004fee:	0097a423          	sw	s1,8(a5)
  rt_irq_set_handler(ARCHI_FC_EVT_SOC_EVT, __rt_fc_socevents_handler);
1c004ff2:	1c0005b7          	lui	a1,0x1c000
1c004ff6:	6c658593          	addi	a1,a1,1734 # 1c0006c6 <__rt_fc_socevents_handler>
1c004ffa:	456d                	li	a0,27
1c004ffc:	2a35                	jal	1c005138 <rt_irq_set_handler>
  ARCHI_WRITE(base, EU_CORE_MASK_IRQ_OR, irqMask);
1c004ffe:	080007b7          	lui	a5,0x8000
1c005002:	00204737          	lui	a4,0x204
1c005006:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c00500a:	00f72423          	sw	a5,8(a4)
  __rt_pmu_init();
1c00500e:	21c010ef          	jal	ra,1c00622a <__rt_pmu_init>
  __rt_freq_init();
1c005012:	667000ef          	jal	ra,1c005e78 <__rt_freq_init>
1c005016:	002017b7          	lui	a5,0x201
1c00501a:	40078793          	addi	a5,a5,1024 # 201400 <__L2+0x181400>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_ICACHE_CTRL_OFFSET, 0xFFFFFFFF);
}

static inline void icache_enable(unsigned int base)
{
  pulp_write32(base, 0xFFFFFFFF);
1c00501e:	c384                	sw	s1,0(a5)
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c005020:	01402473          	csrr	s0,uhartid
1c005024:	1c0094b7          	lui	s1,0x1c009
  return (hart_id >> 5) & 0x3f;
1c005028:	8415                	srai	s0,s0,0x5
  __rt_utils_init();
1c00502a:	24e5                	jal	1c005312 <__rt_utils_init>
1c00502c:	f2643433          	p.bclr	s0,s0,25,6
  __rt_allocs_init();
1c005030:	147000ef          	jal	ra,1c005976 <__rt_allocs_init>
1c005034:	88c48493          	addi	s1,s1,-1908 # 1c00888c <ctor_list+0x4>
  __rt_event_sched_init();
1c005038:	001000ef          	jal	ra,1c005838 <__rt_event_sched_init>
  __rt_padframe_init();
1c00503c:	57b010ef          	jal	ra,1c006db6 <__rt_padframe_init>
  for(fpp = ctor_list+1;  *fpp != 0;  ++fpp) {
1c005040:	0044a78b          	p.lw	a5,4(s1!)
1c005044:	ebad                	bnez	a5,1c0050b6 <__rt_init+0x110>
  return __builtin_pulp_read_then_spr_bit_set(reg, val);
1c005046:	300467f3          	csrrsi	a5,mstatus,8
  if (__rt_cbsys_exec(RT_CBSYS_START)) goto error;
1c00504a:	4501                	li	a0,0
1c00504c:	2c59                	jal	1c0052e2 <__rt_cbsys_exec>
1c00504e:	e539                	bnez	a0,1c00509c <__rt_init+0xf6>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c005050:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c005054:	8795                	srai	a5,a5,0x5
1c005056:	f267b7b3          	p.bclr	a5,a5,25,6
        exit(retval);
      }
    }
    else
      return cluster_master_start(NULL);
  } else if (!rt_is_fc()) {
1c00505a:	02000713          	li	a4,32
1c00505e:	0ae78263          	beq	a5,a4,1c005102 <__rt_init+0x15c>
    rt_cluster_mount(1, cid, 0, NULL);
1c005062:	4681                	li	a3,0
1c005064:	4601                	li	a2,0
1c005066:	4581                	li	a1,0
1c005068:	4505                	li	a0,1
  if (rt_cluster_id() != cid)
1c00506a:	cba1                	beqz	a5,1c0050ba <__rt_init+0x114>
    rt_cluster_mount(1, cid, 0, NULL);
1c00506c:	70c010ef          	jal	ra,1c006778 <rt_cluster_mount>
    void *stacks = rt_alloc(RT_ALLOC_CL_DATA+cid, 0x800*rt_nb_active_pe());
1c005070:	6591                	lui	a1,0x4
1c005072:	4509                	li	a0,2
1c005074:	08b000ef          	jal	ra,1c0058fe <rt_alloc>
1c005078:	872a                	mv	a4,a0
    if (stacks == NULL) return -1;
1c00507a:	c10d                	beqz	a0,1c00509c <__rt_init+0xf6>
    if (rt_cluster_call(NULL, cid, cluster_start, NULL, stacks, 0x800, 0x800, rt_nb_active_pe(), event)) return -1;
1c00507c:	6805                	lui	a6,0x1
1c00507e:	80080813          	addi	a6,a6,-2048 # 800 <__rt_stack_size>
1c005082:	1c005637          	lui	a2,0x1c005
1c005086:	c002                	sw	zero,0(sp)
1c005088:	48a1                	li	a7,8
1c00508a:	87c2                	mv	a5,a6
1c00508c:	4681                	li	a3,0
1c00508e:	f8060613          	addi	a2,a2,-128 # 1c004f80 <cluster_start>
1c005092:	4581                	li	a1,0
1c005094:	4501                	li	a0,0
1c005096:	652010ef          	jal	ra,1c0066e8 <rt_cluster_call>
1c00509a:	c525                	beqz	a0,1c005102 <__rt_init+0x15c>
  rt_fatal("There was an error during runtime initialization\n");
1c00509c:	1c009537          	lui	a0,0x1c009
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0050a0:	01402673          	csrr	a2,uhartid
1c0050a4:	85a2                	mv	a1,s0
1c0050a6:	f4563633          	p.bclr	a2,a2,26,5
1c0050aa:	e8850513          	addi	a0,a0,-376 # 1c008e88 <__himax_reg_init+0x11c>
1c0050ae:	6a6020ef          	jal	ra,1c007754 <printf>
1c0050b2:	626020ef          	jal	ra,1c0076d8 <abort>
    (**fpp)();
1c0050b6:	9782                	jalr	a5
1c0050b8:	b761                	j	1c005040 <__rt_init+0x9a>
    rt_cluster_mount(1, cid, 0, NULL);
1c0050ba:	6be010ef          	jal	ra,1c006778 <rt_cluster_mount>
    void *stacks = rt_alloc(RT_ALLOC_CL_DATA+cid, 0x800*(rt_nb_active_pe()-1));
1c0050be:	6591                	lui	a1,0x4
1c0050c0:	80058593          	addi	a1,a1,-2048 # 3800 <__rt_stack_size+0x3000>
1c0050c4:	4509                	li	a0,2
1c0050c6:	039000ef          	jal	ra,1c0058fe <rt_alloc>
    if (stacks == NULL) return -1;
1c0050ca:	d969                	beqz	a0,1c00509c <__rt_init+0xf6>
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG, value);
1c0050cc:	00204737          	lui	a4,0x204
1c0050d0:	0ff00793          	li	a5,255
1c0050d4:	08f72223          	sw	a5,132(a4) # 204084 <__L2+0x184084>
    eu_dispatch_push((unsigned int)__rt_set_slave_stack | 1);
1c0050d8:	1c0087b7          	lui	a5,0x1c008
1c0050dc:	7d078793          	addi	a5,a5,2000 # 1c0087d0 <__rt_set_slave_stack>
1c0050e0:	c007c7b3          	p.bset	a5,a5,0,0
  IP_WRITE_PTR(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS, value);
1c0050e4:	08f72023          	sw	a5,128(a4)
1c0050e8:	6785                	lui	a5,0x1
1c0050ea:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c0050ee:	08f72023          	sw	a5,128(a4)
1c0050f2:	08a72023          	sw	a0,128(a4)
}
1c0050f6:	4462                	lw	s0,24(sp)
1c0050f8:	40f2                	lw	ra,28(sp)
1c0050fa:	44d2                	lw	s1,20(sp)
    cluster_start(NULL);
1c0050fc:	4501                	li	a0,0
}
1c0050fe:	6105                	addi	sp,sp,32
    cluster_start(NULL);
1c005100:	b541                	j	1c004f80 <cluster_start>
}
1c005102:	40f2                	lw	ra,28(sp)
1c005104:	4462                	lw	s0,24(sp)
1c005106:	44d2                	lw	s1,20(sp)
1c005108:	6105                	addi	sp,sp,32
1c00510a:	8082                	ret

1c00510c <__rt_deinit>:
{
1c00510c:	1141                	addi	sp,sp,-16
1c00510e:	c606                	sw	ra,12(sp)
1c005110:	c422                	sw	s0,8(sp)
}

static inline void cpu_stack_check_disable()
{
  asm volatile ("csrwi 0x7D0, 0" :: );
1c005112:	7d005073          	csrwi	0x7d0,0
  __rt_cbsys_exec(RT_CBSYS_STOP);
1c005116:	4505                	li	a0,1
1c005118:	1c009437          	lui	s0,0x1c009
1c00511c:	22d9                	jal	1c0052e2 <__rt_cbsys_exec>
1c00511e:	8d840413          	addi	s0,s0,-1832 # 1c0088d8 <dtor_list+0x4>
  for(fpp = dtor_list + 1;  *fpp != 0;  ++fpp) (**fpp)();
1c005122:	0044278b          	p.lw	a5,4(s0!)
1c005126:	e789                	bnez	a5,1c005130 <__rt_deinit+0x24>
}
1c005128:	40b2                	lw	ra,12(sp)
1c00512a:	4422                	lw	s0,8(sp)
1c00512c:	0141                	addi	sp,sp,16
1c00512e:	8082                	ret
  for(fpp = dtor_list + 1;  *fpp != 0;  ++fpp) (**fpp)();
1c005130:	9782                	jalr	a5
1c005132:	bfc5                	j	1c005122 <__rt_deinit+0x16>

1c005134 <pi_open_from_conf>:
#endif


void pi_open_from_conf(struct pi_device *device, void *conf)
{
  device->config = conf;
1c005134:	c14c                	sw	a1,4(a0)
}
1c005136:	8082                	ret

1c005138 <rt_irq_set_handler>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c005138:	014027f3          	csrr	a5,uhartid
  return hal_spr_read(0x305) & ~1;
#else
#if defined(APB_SOC_VERSION) && APB_SOC_VERSION == 1
  return ARCHI_L2_ADDR;
#else
  if (rt_is_fc()) {
1c00513c:	02000713          	li	a4,32
  return (hart_id >> 5) & 0x3f;
1c005140:	ca5797b3          	p.extractu	a5,a5,5,5
1c005144:	02e79c63          	bne	a5,a4,1c00517c <rt_irq_set_handler+0x44>
#if defined(ARCHI_CORE_HAS_SECURITY) && !defined(ARCHI_CORE_HAS_1_10)
    return __builtin_pulp_spr_read(SR_MTVEC);
1c005148:	30502773          	csrr	a4,mtvec
  irq -= 16;
#endif

  unsigned int base = __rt_get_fc_vector_base();

  unsigned int jmpAddr = base + 0x4 * irq;
1c00514c:	050a                	slli	a0,a0,0x2
  unsigned int S = ((unsigned int) ItHandler - (ItBaseAddr+ItIndex*4));
1c00514e:	8d89                	sub	a1,a1,a0
1c005150:	8d99                	sub	a1,a1,a4
  R = __BITINSERT(R, __BITEXTRACT(S,  1, 20),  1, 31);
1c005152:	c14586b3          	p.extract	a3,a1,0,20
1c005156:	06f00793          	li	a5,111
1c00515a:	c1f6a7b3          	p.insert	a5,a3,0,31
  R = __BITINSERT(R, __BITEXTRACT(S, 10,  1), 10, 21);
1c00515e:	d21586b3          	p.extract	a3,a1,9,1
1c005162:	d356a7b3          	p.insert	a5,a3,9,21
  R = __BITINSERT(R, __BITEXTRACT(S,  1, 11),  1, 20);
1c005166:	c0b586b3          	p.extract	a3,a1,0,11
1c00516a:	c146a7b3          	p.insert	a5,a3,0,20
  R = __BITINSERT(R, __BITEXTRACT(S,  8, 12),  8, 12);
1c00516e:	cec585b3          	p.extract	a1,a1,7,12
1c005172:	cec5a7b3          	p.insert	a5,a1,7,12

  *(volatile unsigned int *)jmpAddr = __rt_get_itvec(base, irq, (unsigned int)handler);
1c005176:	00f56723          	p.sw	a5,a4(a0)

#if defined(PLP_FC_HAS_ICACHE)
  flush_all_icache_banks_common(plp_icache_fc_base());
#endif

}
1c00517a:	8082                	ret
static inline void plp_ctrl_core_bootaddr_set_remote(int cid, int core, unsigned int bootAddr) {
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + 0x40 + core*4, bootAddr);
}

static inline unsigned int plp_ctrl_bootaddr_get() {
  return pulp_read32(ARCHI_CLUSTER_CTRL_ADDR + 0x40);
1c00517c:	002007b7          	lui	a5,0x200
1c005180:	43b8                	lw	a4,64(a5)
1c005182:	b7e9                	j	1c00514c <rt_irq_set_handler+0x14>

1c005184 <illegal_insn_handler_c>:
#include <stdlib.h>

void __attribute__((weak)) illegal_insn_handler_c()
{

}
1c005184:	8082                	ret

1c005186 <__rt_handle_illegal_instr>:


extern RT_FC_GLOBAL_DATA unsigned int __rt_debug_config;
extern RT_FC_GLOBAL_DATA unsigned int __rt_debug_config_trace;

static inline unsigned int rt_debug_config() { return __rt_debug_config; }
1c005186:	1b0017b7          	lui	a5,0x1b001

static inline unsigned int rt_debug_config_trace() { return __rt_debug_config_trace; }

static inline int rt_debug_config_warnings() {
  return ARCHI_REG_FIELD_GET(rt_debug_config(), RT_DEBUG_WARNING_BIT, 1);
1c00518a:	bec7a703          	lw	a4,-1044(a5) # 1b000bec <__rt_debug_config>

void __rt_handle_illegal_instr()
{
1c00518e:	1141                	addi	sp,sp,-16
1c005190:	c422                	sw	s0,8(sp)
1c005192:	c606                	sw	ra,12(sp)
1c005194:	fc173733          	p.bclr	a4,a4,30,1
1c005198:	843e                	mv	s0,a5
#ifdef __riscv__
  unsigned int mepc = hal_mepc_read();
  rt_warning("Reached illegal instruction (PC: 0x%x, opcode: 0x%x\n", mepc, *(int *)mepc);
1c00519a:	c315                	beqz	a4,1c0051be <__rt_handle_illegal_instr+0x38>
1c00519c:	341026f3          	csrr	a3,mepc
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0051a0:	01402673          	csrr	a2,uhartid
1c0051a4:	1c009537          	lui	a0,0x1c009
1c0051a8:	4298                	lw	a4,0(a3)
  return (hart_id >> 5) & 0x3f;
1c0051aa:	40565593          	srai	a1,a2,0x5
1c0051ae:	f265b5b3          	p.bclr	a1,a1,25,6
1c0051b2:	f4563633          	p.bclr	a2,a2,26,5
1c0051b6:	ee050513          	addi	a0,a0,-288 # 1c008ee0 <__himax_reg_init+0x174>
1c0051ba:	59a020ef          	jal	ra,1c007754 <printf>
}

static inline int rt_debug_config_werror() {
  return ARCHI_REG_FIELD_GET(rt_debug_config(), RT_DEBUG_WERROR_BIT, 1);
1c0051be:	bec42783          	lw	a5,-1044(s0)
1c0051c2:	c01797b3          	p.extractu	a5,a5,0,1
1c0051c6:	c399                	beqz	a5,1c0051cc <__rt_handle_illegal_instr+0x46>
1c0051c8:	510020ef          	jal	ra,1c0076d8 <abort>
  illegal_insn_handler_c();
#endif
}
1c0051cc:	4422                	lw	s0,8(sp)
1c0051ce:	40b2                	lw	ra,12(sp)
1c0051d0:	0141                	addi	sp,sp,16
  illegal_insn_handler_c();
1c0051d2:	fb3ff06f          	j	1c005184 <illegal_insn_handler_c>

1c0051d6 <__rt_irq_init>:
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_IRQ_AND, irqMask);
1c0051d6:	57fd                	li	a5,-1
1c0051d8:	00204737          	lui	a4,0x204
1c0051dc:	00f72823          	sw	a5,16(a4) # 204010 <__L2+0x184010>
  else eu_irq_maskClr(mask);
#elif defined(ITC_VERSION)
  hal_itc_enable_clr(mask);
#elif defined(EU_VERSION)
  eu_irq_maskClr(mask);
  if (hal_is_fc()) eu_evt_maskClr(mask);
1c0051e0:	02000713          	li	a4,32
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0051e4:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c0051e8:	ca5797b3          	p.extractu	a5,a5,5,5
1c0051ec:	00e79763          	bne	a5,a4,1c0051fa <__rt_irq_init+0x24>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c0051f0:	57fd                	li	a5,-1
1c0051f2:	00204737          	lui	a4,0x204
1c0051f6:	00f72223          	sw	a5,4(a4) # 204004 <__L2+0x184004>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0051fa:	014027f3          	csrr	a5,uhartid
#if defined(ARCHI_CORE_RISCV_ITC)
  hal_spr_write(0x305, base);
#else
#if defined(APB_SOC_VERSION) && APB_SOC_VERSION == 1
#else
  if (rt_is_fc()) {
1c0051fe:	02000713          	li	a4,32
  return (hart_id >> 5) & 0x3f;
1c005202:	ca5797b3          	p.extractu	a5,a5,5,5
1c005206:	00e79963          	bne	a5,a4,1c005218 <__rt_irq_init+0x42>
#if defined(ARCHI_CORE_HAS_SECURITY)
    __builtin_pulp_spr_write(SR_MTVEC, base);
1c00520a:	1c0007b7          	lui	a5,0x1c000
1c00520e:	00078793          	mv	a5,a5
1c005212:	30579073          	csrw	mtvec,a5
1c005216:	8082                	ret
  pulp_write32(ARCHI_CLUSTER_CTRL_ADDR + 0x40, bootAddr);
1c005218:	1c0007b7          	lui	a5,0x1c000
1c00521c:	00200737          	lui	a4,0x200
1c005220:	00078793          	mv	a5,a5
1c005224:	c33c                	sw	a5,64(a4)
  rt_irq_mask_clr(-1);

  // As the FC code may not be at the beginning of the L2, set the
  // vector base to get proper interrupt handlers
  __rt_set_fc_vector_base((int)rt_irq_vector_base());
}
1c005226:	8082                	ret

1c005228 <__rt_fc_cluster_lock_req>:
      rt_free(RT_ALLOC_FC_RET_DATA, (void *)cbsys, sizeof(rt_cbsys_t));     
      return;
    }

    prev = cbsys;
    cbsys = cbsys->next;
1c005228:	300476f3          	csrrci	a3,mstatus,8
1c00522c:	08a54703          	lbu	a4,138(a0)
1c005230:	411c                	lw	a5,0(a0)
1c005232:	c321                	beqz	a4,1c005272 <__rt_fc_cluster_lock_req+0x4a>
1c005234:	4398                	lw	a4,0(a5)
1c005236:	cf09                	beqz	a4,1c005250 <__rt_fc_cluster_lock_req+0x28>
1c005238:	43d8                	lw	a4,4(a5)
1c00523a:	cb09                	beqz	a4,1c00524c <__rt_fc_cluster_lock_req+0x24>
1c00523c:	4798                	lw	a4,8(a5)
1c00523e:	c348                	sw	a0,4(a4)
1c005240:	c788                	sw	a0,8(a5)
1c005242:	00052223          	sw	zero,4(a0)
1c005246:	30069073          	csrw	mstatus,a3
1c00524a:	8082                	ret
1c00524c:	c3c8                	sw	a0,4(a5)
1c00524e:	bfcd                	j	1c005240 <__rt_fc_cluster_lock_req+0x18>
1c005250:	4705                	li	a4,1
1c005252:	08e50423          	sb	a4,136(a0)
1c005256:	4705                	li	a4,1
1c005258:	c398                	sw	a4,0(a5)
1c00525a:	08954783          	lbu	a5,137(a0)
1c00525e:	00201737          	lui	a4,0x201
1c005262:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c005266:	04078793          	addi	a5,a5,64 # 1c000040 <__irq_vector_base+0x40>
1c00526a:	07da                	slli	a5,a5,0x16
1c00526c:	0007e723          	p.sw	zero,a4(a5)
1c005270:	bfd9                	j	1c005246 <__rt_fc_cluster_lock_req+0x1e>
1c005272:	43d8                	lw	a4,4(a5)
1c005274:	e719                	bnez	a4,1c005282 <__rt_fc_cluster_lock_req+0x5a>
1c005276:	0007a023          	sw	zero,0(a5)
1c00527a:	4785                	li	a5,1
1c00527c:	08f50423          	sb	a5,136(a0)
1c005280:	bfe9                	j	1c00525a <__rt_fc_cluster_lock_req+0x32>
1c005282:	4350                	lw	a2,4(a4)
1c005284:	c3d0                	sw	a2,4(a5)
1c005286:	4785                	li	a5,1
1c005288:	08f70423          	sb	a5,136(a4)
1c00528c:	08974783          	lbu	a5,137(a4)
1c005290:	00201737          	lui	a4,0x201
1c005294:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c005298:	04078793          	addi	a5,a5,64
1c00529c:	07da                	slli	a5,a5,0x16
1c00529e:	0007e723          	p.sw	zero,a4(a5)
1c0052a2:	bfe1                	j	1c00527a <__rt_fc_cluster_lock_req+0x52>

1c0052a4 <__rt_cbsys_add>:
  }
}

int __rt_cbsys_add(__rt_cbsys_e cbsys_id, int (*cb)(void *), void *cb_arg)
{
1c0052a4:	1101                	addi	sp,sp,-32
1c0052a6:	cc22                	sw	s0,24(sp)
1c0052a8:	ca26                	sw	s1,20(sp)
1c0052aa:	842a                	mv	s0,a0
1c0052ac:	84ae                	mv	s1,a1
  rt_cbsys_t *cbsys = (rt_cbsys_t *)rt_alloc(RT_ALLOC_FC_RET_DATA, sizeof(rt_cbsys_t));
1c0052ae:	4501                	li	a0,0
1c0052b0:	45b1                	li	a1,12
1c0052b2:	c632                	sw	a2,12(sp)
{
1c0052b4:	ce06                	sw	ra,28(sp)
  rt_cbsys_t *cbsys = (rt_cbsys_t *)rt_alloc(RT_ALLOC_FC_RET_DATA, sizeof(rt_cbsys_t));
1c0052b6:	25a1                	jal	1c0058fe <rt_alloc>
  if (cbsys == NULL) return -1;
1c0052b8:	4632                	lw	a2,12(sp)
1c0052ba:	c115                	beqz	a0,1c0052de <__rt_cbsys_add+0x3a>

  cbsys->callback = cb;
  cbsys->arg = cb_arg;
  cbsys->next = cbsys_first[cbsys_id];
1c0052bc:	1b0017b7          	lui	a5,0x1b001
1c0052c0:	040a                	slli	s0,s0,0x2
1c0052c2:	bf078793          	addi	a5,a5,-1040 # 1b000bf0 <cbsys_first>
1c0052c6:	97a2                	add	a5,a5,s0
1c0052c8:	4398                	lw	a4,0(a5)
  cbsys->callback = cb;
1c0052ca:	c104                	sw	s1,0(a0)
  cbsys->arg = cb_arg;
1c0052cc:	c150                	sw	a2,4(a0)
  cbsys->next = cbsys_first[cbsys_id];
1c0052ce:	c518                	sw	a4,8(a0)
  cbsys_first[cbsys_id] = cbsys;
1c0052d0:	c388                	sw	a0,0(a5)

  return 0;
1c0052d2:	4501                	li	a0,0
}
1c0052d4:	40f2                	lw	ra,28(sp)
1c0052d6:	4462                	lw	s0,24(sp)
1c0052d8:	44d2                	lw	s1,20(sp)
1c0052da:	6105                	addi	sp,sp,32
1c0052dc:	8082                	ret
  if (cbsys == NULL) return -1;
1c0052de:	557d                	li	a0,-1
1c0052e0:	bfd5                	j	1c0052d4 <__rt_cbsys_add+0x30>

1c0052e2 <__rt_cbsys_exec>:


int __rt_cbsys_exec(__rt_cbsys_e cbsys_id)
{
1c0052e2:	1141                	addi	sp,sp,-16
1c0052e4:	c422                	sw	s0,8(sp)
  rt_cbsys_t *cbsys = cbsys_first[cbsys_id];
1c0052e6:	1b001437          	lui	s0,0x1b001
1c0052ea:	050a                	slli	a0,a0,0x2
1c0052ec:	bf040413          	addi	s0,s0,-1040 # 1b000bf0 <cbsys_first>
1c0052f0:	20a47403          	p.lw	s0,a0(s0)
{
1c0052f4:	c606                	sw	ra,12(sp)
  while (cbsys)
1c0052f6:	e411                	bnez	s0,1c005302 <__rt_cbsys_exec+0x20>
  {
    if (cbsys->callback(cbsys->arg)) return -1;
    cbsys = cbsys->next;
  }

  return 0;
1c0052f8:	4501                	li	a0,0
}
1c0052fa:	40b2                	lw	ra,12(sp)
1c0052fc:	4422                	lw	s0,8(sp)
1c0052fe:	0141                	addi	sp,sp,16
1c005300:	8082                	ret
    if (cbsys->callback(cbsys->arg)) return -1;
1c005302:	401c                	lw	a5,0(s0)
1c005304:	4048                	lw	a0,4(s0)
1c005306:	9782                	jalr	a5
1c005308:	e119                	bnez	a0,1c00530e <__rt_cbsys_exec+0x2c>
    cbsys = cbsys->next;
1c00530a:	4400                	lw	s0,8(s0)
1c00530c:	b7ed                	j	1c0052f6 <__rt_cbsys_exec+0x14>
    if (cbsys->callback(cbsys->arg)) return -1;
1c00530e:	557d                	li	a0,-1
1c005310:	b7ed                	j	1c0052fa <__rt_cbsys_exec+0x18>

1c005312 <__rt_utils_init>:

RT_FC_BOOT_CODE void __rt_utils_init()
{
  for (int i=0; i<RT_CBSYS_NB; i++)
  {
    cbsys_first[i] = NULL;
1c005312:	1b0017b7          	lui	a5,0x1b001
1c005316:	bf078793          	addi	a5,a5,-1040 # 1b000bf0 <cbsys_first>
1c00531a:	0007a023          	sw	zero,0(a5)
1c00531e:	0007a223          	sw	zero,4(a5)
1c005322:	0007a423          	sw	zero,8(a5)
1c005326:	0007a623          	sw	zero,12(a5)
1c00532a:	0007a823          	sw	zero,16(a5)
1c00532e:	0007aa23          	sw	zero,20(a5)
  }
}
1c005332:	8082                	ret

1c005334 <__rt_fc_lock>:

void __rt_fc_lock(rt_fc_lock_t *lock)
{
1c005334:	1141                	addi	sp,sp,-16
1c005336:	c422                	sw	s0,8(sp)
1c005338:	842a                	mv	s0,a0
1c00533a:	c606                	sw	ra,12(sp)
1c00533c:	c226                	sw	s1,4(sp)
1c00533e:	c04a                	sw	s2,0(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c005340:	300474f3          	csrrci	s1,mstatus,8
#if defined(ARCHI_HAS_FC)
  int irq = rt_irq_disable();
  while(lock->locked)
1c005344:	401c                	lw	a5,0(s0)
1c005346:	eb99                	bnez	a5,1c00535c <__rt_fc_lock+0x28>
  {
    //lock->fc_wait = __rt_thread_current;
    __rt_event_execute(rt_event_internal_sched(), 1);
  }
  lock->locked = 1;
1c005348:	4785                	li	a5,1
1c00534a:	c01c                	sw	a5,0(s0)
  __builtin_pulp_spr_write(reg, val);
1c00534c:	30049073          	csrw	mstatus,s1
  while (rt_tas_lock_32((uint32_t)&lock->lock) == -1)
  {

  }
#endif
}
1c005350:	40b2                	lw	ra,12(sp)
1c005352:	4422                	lw	s0,8(sp)
1c005354:	4492                	lw	s1,4(sp)
1c005356:	4902                	lw	s2,0(sp)
1c005358:	0141                	addi	sp,sp,16
1c00535a:	8082                	ret
    __rt_event_execute(rt_event_internal_sched(), 1);
1c00535c:	4585                	li	a1,1
1c00535e:	01c00513          	li	a0,28
1c005362:	2905                	jal	1c005792 <__rt_event_execute>
1c005364:	b7c5                	j	1c005344 <__rt_fc_lock+0x10>

1c005366 <__rt_fc_unlock>:
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c005366:	300476f3          	csrrci	a3,mstatus,8

static int __rt_fc_unlock_to_cluster(rt_fc_lock_t *lock)
{
#if defined(ARCHI_HAS_CLUSTER)
  if (lock->waiting) {
1c00536a:	415c                	lw	a5,4(a0)
1c00536c:	e791                	bnez	a5,1c005378 <__rt_fc_unlock+0x12>
{
#if defined(ARCHI_HAS_FC)
  int irq = rt_irq_disable();
  if (!__rt_fc_unlock_to_cluster(lock))
  {
    lock->locked = 0;    
1c00536e:	00052023          	sw	zero,0(a0)
  __builtin_pulp_spr_write(reg, val);
1c005372:	30069073          	csrw	mstatus,a3
  }
  rt_irq_restore(irq);
#else
  rt_tas_unlock_32((uint32_t)&lock->lock, 0);
#endif
}
1c005376:	8082                	ret
    lock->waiting = req->next;
1c005378:	43d8                	lw	a4,4(a5)
1c00537a:	c158                	sw	a4,4(a0)
    req->done = 1;
1c00537c:	4705                	li	a4,1
1c00537e:	08e78423          	sb	a4,136(a5)
    __rt_cluster_notif_req_done(req->cid);
1c005382:	0897c783          	lbu	a5,137(a5)
  pulp_write32(evtAddr, coreSet);
1c005386:	00201737          	lui	a4,0x201
1c00538a:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
  return ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cluster) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
1c00538e:	04078793          	addi	a5,a5,64
1c005392:	07da                	slli	a5,a5,0x16
  pulp_write32(evtAddr, coreSet);
1c005394:	0007e723          	p.sw	zero,a4(a5)
1c005398:	bfe9                	j	1c005372 <__rt_fc_unlock+0xc>

1c00539a <__rt_fc_cluster_lock>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00539a:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c00539e:	8795                	srai	a5,a5,0x5
1c0053a0:	f267b7b3          	p.bclr	a5,a5,25,6
#if defined(ARCHI_HAS_FC)

void __rt_fc_cluster_lock(rt_fc_lock_t *lock, rt_fc_lock_req_t *req)
{
  req->lock = lock;
  req->cid = rt_cluster_id();
1c0053a4:	08f584a3          	sb	a5,137(a1)
  req->done = 0;
  req->req_lock = 1;
1c0053a8:	4785                	li	a5,1
1c0053aa:	08f58523          	sb	a5,138(a1)
  event->arg[0] = (uintptr_t)callback;
1c0053ae:	1c0057b7          	lui	a5,0x1c005
1c0053b2:	22878793          	addi	a5,a5,552 # 1c005228 <__rt_fc_cluster_lock_req>
  req->lock = lock;
1c0053b6:	c188                	sw	a0,0(a1)
  req->done = 0;
1c0053b8:	08058423          	sb	zero,136(a1)
  event->implem.pending = 0;
1c0053bc:	0205a623          	sw	zero,44(a1)
  event->implem.keep = 0;
1c0053c0:	0205a823          	sw	zero,48(a1)
  event->arg[0] = (uintptr_t)callback;
1c0053c4:	c5dc                	sw	a5,12(a1)
  event->arg[1] = (uintptr_t)arg;
1c0053c6:	c98c                	sw	a1,16(a1)
  __rt_init_event(&req->event, __rt_cluster_sched_get(), __rt_fc_cluster_lock_req, (void *)req);
1c0053c8:	05a1                	addi	a1,a1,8

// This function will push an event from cluster to FC and the event callback
// will be executed directly from within the interrupt handler
static inline void __rt_cluster_push_fc_irq_event(rt_event_t *event)
{
  __rt_cluster_push_fc_event((rt_event_t *)(((unsigned int)event) | 0x1));
1c0053ca:	c005c533          	p.bset	a0,a1,0,0
1c0053ce:	2320106f          	j	1c006600 <__rt_cluster_push_fc_event>

1c0053d2 <__rt_fc_cluster_unlock>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0053d2:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c0053d6:	8795                	srai	a5,a5,0x5
1c0053d8:	f267b7b3          	p.bclr	a5,a5,25,6
}

void __rt_fc_cluster_unlock(rt_fc_lock_t *lock, rt_fc_lock_req_t *req)
{
  req->lock = lock;
  req->cid = rt_cluster_id();
1c0053dc:	08f584a3          	sb	a5,137(a1)
  event->arg[0] = (uintptr_t)callback;
1c0053e0:	1c0057b7          	lui	a5,0x1c005
1c0053e4:	22878793          	addi	a5,a5,552 # 1c005228 <__rt_fc_cluster_lock_req>
  req->lock = lock;
1c0053e8:	c188                	sw	a0,0(a1)
  req->done = 0;
1c0053ea:	08058423          	sb	zero,136(a1)
  req->req_lock = 0;
1c0053ee:	08058523          	sb	zero,138(a1)
  event->implem.pending = 0;
1c0053f2:	0205a623          	sw	zero,44(a1)
  event->implem.keep = 0;
1c0053f6:	0205a823          	sw	zero,48(a1)
  event->arg[0] = (uintptr_t)callback;
1c0053fa:	c5dc                	sw	a5,12(a1)
  event->arg[1] = (uintptr_t)arg;
1c0053fc:	c98c                	sw	a1,16(a1)
  __rt_init_event(&req->event, __rt_cluster_sched_get(), __rt_fc_cluster_lock_req, (void *)req);
1c0053fe:	05a1                	addi	a1,a1,8
1c005400:	c005c533          	p.bset	a0,a1,0,0
1c005404:	1fc0106f          	j	1c006600 <__rt_cluster_push_fc_event>

1c005408 <__rt_event_enqueue>:

    __rt_wait_event_check(event, call_event);
  }

  rt_irq_restore(irq);
}
1c005408:	01c02683          	lw	a3,28(zero) # 1c <_l1_preload_size>
1c00540c:	00052023          	sw	zero,0(a0)
1c005410:	01c00713          	li	a4,28
1c005414:	c689                	beqz	a3,1c00541e <__rt_event_enqueue+0x16>
1c005416:	435c                	lw	a5,4(a4)
1c005418:	c388                	sw	a0,0(a5)
1c00541a:	c348                	sw	a0,4(a4)
1c00541c:	8082                	ret
1c00541e:	00a02e23          	sw	a0,28(zero) # 1c <_l1_preload_size>
1c005422:	bfe5                	j	1c00541a <__rt_event_enqueue+0x12>

1c005424 <__rt_bridge_check_bridge_req.part.5>:
1c005424:	1c009737          	lui	a4,0x1c009
1c005428:	19c70793          	addi	a5,a4,412 # 1c00919c <__hal_debug_struct>
1c00542c:	0a47a783          	lw	a5,164(a5)
1c005430:	19c70713          	addi	a4,a4,412
1c005434:	c789                	beqz	a5,1c00543e <__rt_bridge_check_bridge_req.part.5+0x1a>
1c005436:	4f94                	lw	a3,24(a5)
1c005438:	e681                	bnez	a3,1c005440 <__rt_bridge_check_bridge_req.part.5+0x1c>
1c00543a:	0af72623          	sw	a5,172(a4)
1c00543e:	8082                	ret
1c005440:	479c                	lw	a5,8(a5)
1c005442:	bfcd                	j	1c005434 <__rt_bridge_check_bridge_req.part.5+0x10>

1c005444 <__rt_bridge_wait>:
1c005444:	014027f3          	csrr	a5,uhartid
1c005448:	02000713          	li	a4,32
1c00544c:	ca5797b3          	p.extractu	a5,a5,5,5
1c005450:	02e79c63          	bne	a5,a4,1c005488 <__rt_bridge_wait+0x44>
1c005454:	1141                	addi	sp,sp,-16
1c005456:	c422                	sw	s0,8(sp)
1c005458:	1a106437          	lui	s0,0x1a106
1c00545c:	c606                	sw	ra,12(sp)
1c00545e:	00442783          	lw	a5,4(s0) # 1a106004 <__l1_end+0xa105fe4>
1c005462:	c187b7b3          	p.bclr	a5,a5,0,24
1c005466:	00f42223          	sw	a5,4(s0)
1c00546a:	4585                	li	a1,1
1c00546c:	03800513          	li	a0,56
1c005470:	10b000ef          	jal	ra,1c005d7a <__rt_periph_wait_event>
1c005474:	00442783          	lw	a5,4(s0)
1c005478:	c187c7b3          	p.bset	a5,a5,0,24
1c00547c:	00f42223          	sw	a5,4(s0)
1c005480:	40b2                	lw	ra,12(sp)
1c005482:	4422                	lw	s0,8(sp)
1c005484:	0141                	addi	sp,sp,16
1c005486:	8082                	ret
1c005488:	8082                	ret

1c00548a <__rt_bridge_handle_notif>:
1c00548a:	1141                	addi	sp,sp,-16
1c00548c:	c422                	sw	s0,8(sp)
1c00548e:	1c009437          	lui	s0,0x1c009
1c005492:	19c40793          	addi	a5,s0,412 # 1c00919c <__hal_debug_struct>
1c005496:	0a47a783          	lw	a5,164(a5)
1c00549a:	c606                	sw	ra,12(sp)
1c00549c:	c226                	sw	s1,4(sp)
1c00549e:	c04a                	sw	s2,0(sp)
1c0054a0:	19c40413          	addi	s0,s0,412
1c0054a4:	c399                	beqz	a5,1c0054aa <__rt_bridge_handle_notif+0x20>
1c0054a6:	4bd8                	lw	a4,20(a5)
1c0054a8:	e30d                	bnez	a4,1c0054ca <__rt_bridge_handle_notif+0x40>
1c0054aa:	0b442783          	lw	a5,180(s0)
1c0054ae:	c789                	beqz	a5,1c0054b8 <__rt_bridge_handle_notif+0x2e>
1c0054b0:	43a8                	lw	a0,64(a5)
1c0054b2:	0a042a23          	sw	zero,180(s0)
1c0054b6:	3f89                	jal	1c005408 <__rt_event_enqueue>
1c0054b8:	0ac42783          	lw	a5,172(s0)
1c0054bc:	eb95                	bnez	a5,1c0054f0 <__rt_bridge_handle_notif+0x66>
1c0054be:	4422                	lw	s0,8(sp)
1c0054c0:	40b2                	lw	ra,12(sp)
1c0054c2:	4492                	lw	s1,4(sp)
1c0054c4:	4902                	lw	s2,0(sp)
1c0054c6:	0141                	addi	sp,sp,16
1c0054c8:	bfb1                	j	1c005424 <__rt_bridge_check_bridge_req.part.5>
1c0054ca:	4784                	lw	s1,8(a5)
1c0054cc:	4fd8                	lw	a4,28(a5)
1c0054ce:	0a942223          	sw	s1,164(s0)
1c0054d2:	cb01                	beqz	a4,1c0054e2 <__rt_bridge_handle_notif+0x58>
1c0054d4:	0b042703          	lw	a4,176(s0)
1c0054d8:	c798                	sw	a4,8(a5)
1c0054da:	0af42823          	sw	a5,176(s0)
1c0054de:	87a6                	mv	a5,s1
1c0054e0:	b7d1                	j	1c0054a4 <__rt_bridge_handle_notif+0x1a>
1c0054e2:	43a8                	lw	a0,64(a5)
1c0054e4:	30047973          	csrrci	s2,mstatus,8
1c0054e8:	3705                	jal	1c005408 <__rt_event_enqueue>
1c0054ea:	30091073          	csrw	mstatus,s2
1c0054ee:	bfc5                	j	1c0054de <__rt_bridge_handle_notif+0x54>
1c0054f0:	40b2                	lw	ra,12(sp)
1c0054f2:	4422                	lw	s0,8(sp)
1c0054f4:	4492                	lw	s1,4(sp)
1c0054f6:	4902                	lw	s2,0(sp)
1c0054f8:	0141                	addi	sp,sp,16
1c0054fa:	8082                	ret

1c0054fc <__rt_bridge_check_connection>:
1c0054fc:	1c0096b7          	lui	a3,0x1c009
1c005500:	19c68693          	addi	a3,a3,412 # 1c00919c <__hal_debug_struct>
1c005504:	469c                	lw	a5,8(a3)
1c005506:	ef9d                	bnez	a5,1c005544 <__rt_bridge_check_connection+0x48>
1c005508:	1a1047b7          	lui	a5,0x1a104
1c00550c:	07478793          	addi	a5,a5,116 # 1a104074 <__l1_end+0xa104054>
1c005510:	4398                	lw	a4,0(a5)
1c005512:	8325                	srli	a4,a4,0x9
1c005514:	f8373733          	p.bclr	a4,a4,28,3
1c005518:	02773663          	p.bneimm	a4,7,1c005544 <__rt_bridge_check_connection+0x48>
1c00551c:	1141                	addi	sp,sp,-16
1c00551e:	c422                	sw	s0,8(sp)
1c005520:	c606                	sw	ra,12(sp)
1c005522:	4705                	li	a4,1
1c005524:	c698                	sw	a4,8(a3)
1c005526:	4709                	li	a4,2
1c005528:	c398                	sw	a4,0(a5)
1c00552a:	843e                	mv	s0,a5
1c00552c:	401c                	lw	a5,0(s0)
1c00552e:	83a5                	srli	a5,a5,0x9
1c005530:	f837b7b3          	p.bclr	a5,a5,28,3
1c005534:	0077a663          	p.beqimm	a5,7,1c005540 <__rt_bridge_check_connection+0x44>
1c005538:	40b2                	lw	ra,12(sp)
1c00553a:	4422                	lw	s0,8(sp)
1c00553c:	0141                	addi	sp,sp,16
1c00553e:	8082                	ret
1c005540:	3711                	jal	1c005444 <__rt_bridge_wait>
1c005542:	b7ed                	j	1c00552c <__rt_bridge_check_connection+0x30>
1c005544:	8082                	ret

1c005546 <__rt_bridge_set_available>:
1c005546:	1c0097b7          	lui	a5,0x1c009
1c00554a:	19c78793          	addi	a5,a5,412 # 1c00919c <__hal_debug_struct>
1c00554e:	4798                	lw	a4,8(a5)
1c005550:	1a1047b7          	lui	a5,0x1a104
1c005554:	07478793          	addi	a5,a5,116 # 1a104074 <__l1_end+0xa104054>
1c005558:	e701                	bnez	a4,1c005560 <__rt_bridge_set_available+0x1a>
1c00555a:	4721                	li	a4,8
1c00555c:	c398                	sw	a4,0(a5)
1c00555e:	8082                	ret
1c005560:	4709                	li	a4,2
1c005562:	bfed                	j	1c00555c <__rt_bridge_set_available+0x16>

1c005564 <__rt_bridge_send_notif>:
1c005564:	1141                	addi	sp,sp,-16
1c005566:	c606                	sw	ra,12(sp)
1c005568:	3f51                	jal	1c0054fc <__rt_bridge_check_connection>
1c00556a:	1c0097b7          	lui	a5,0x1c009
1c00556e:	19c78793          	addi	a5,a5,412 # 1c00919c <__hal_debug_struct>
1c005572:	479c                	lw	a5,8(a5)
1c005574:	c789                	beqz	a5,1c00557e <__rt_bridge_send_notif+0x1a>
1c005576:	1a1047b7          	lui	a5,0x1a104
1c00557a:	4719                	li	a4,6
1c00557c:	dbf8                	sw	a4,116(a5)
1c00557e:	40b2                	lw	ra,12(sp)
1c005580:	0141                	addi	sp,sp,16
1c005582:	8082                	ret

1c005584 <__rt_bridge_clear_notif>:
  #endif
  }
}

void __rt_bridge_clear_notif()
{
1c005584:	1141                	addi	sp,sp,-16
1c005586:	c606                	sw	ra,12(sp)
  hal_debug_struct_t *debug_struct = hal_debug_struct_get();

  __rt_bridge_check_connection();
1c005588:	3f95                	jal	1c0054fc <__rt_bridge_check_connection>

  if (debug_struct->bridge.connected)
1c00558a:	1c0097b7          	lui	a5,0x1c009
1c00558e:	19c78793          	addi	a5,a5,412 # 1c00919c <__hal_debug_struct>
1c005592:	479c                	lw	a5,8(a5)
1c005594:	c781                	beqz	a5,1c00559c <__rt_bridge_clear_notif+0x18>
  {
    __rt_bridge_set_available();
  }
}
1c005596:	40b2                	lw	ra,12(sp)
1c005598:	0141                	addi	sp,sp,16
    __rt_bridge_set_available();
1c00559a:	b775                	j	1c005546 <__rt_bridge_set_available>
}
1c00559c:	40b2                	lw	ra,12(sp)
1c00559e:	0141                	addi	sp,sp,16
1c0055a0:	8082                	ret

1c0055a2 <__rt_bridge_printf_flush>:
{
1c0055a2:	1141                	addi	sp,sp,-16
1c0055a4:	c422                	sw	s0,8(sp)
1c0055a6:	c606                	sw	ra,12(sp)
  if (debug_struct->bridge.connected)
1c0055a8:	1c009437          	lui	s0,0x1c009
  __rt_bridge_check_connection();
1c0055ac:	3f81                	jal	1c0054fc <__rt_bridge_check_connection>
  if (debug_struct->bridge.connected)
1c0055ae:	19c40793          	addi	a5,s0,412 # 1c00919c <__hal_debug_struct>
1c0055b2:	479c                	lw	a5,8(a5)
1c0055b4:	c385                	beqz	a5,1c0055d4 <__rt_bridge_printf_flush+0x32>
1c0055b6:	19c40413          	addi	s0,s0,412
  return *(volatile uint32_t *)&debug_struct->putc_current == 0;
}

static inline int hal_debug_is_busy(hal_debug_struct_t *debug_struct)
{
  return *(volatile uint32_t *)&debug_struct->pending_putchar;
1c0055ba:	485c                	lw	a5,20(s0)
    if (hal_debug_is_busy(hal_debug_struct_get()) || !hal_debug_is_empty(hal_debug_struct_get()))
1c0055bc:	e399                	bnez	a5,1c0055c2 <__rt_bridge_printf_flush+0x20>
  return *(volatile uint32_t *)&debug_struct->putc_current == 0;
1c0055be:	4c1c                	lw	a5,24(s0)
1c0055c0:	cb91                	beqz	a5,1c0055d4 <__rt_bridge_printf_flush+0x32>
      __rt_bridge_send_notif();
1c0055c2:	374d                	jal	1c005564 <__rt_bridge_send_notif>
  return *(volatile uint32_t *)&debug_struct->pending_putchar;
1c0055c4:	485c                	lw	a5,20(s0)
      while(hal_debug_is_busy(hal_debug_struct_get()))
1c0055c6:	e789                	bnez	a5,1c0055d0 <__rt_bridge_printf_flush+0x2e>
}
1c0055c8:	4422                	lw	s0,8(sp)
1c0055ca:	40b2                	lw	ra,12(sp)
1c0055cc:	0141                	addi	sp,sp,16
      __rt_bridge_clear_notif();
1c0055ce:	bf5d                	j	1c005584 <__rt_bridge_clear_notif>
        __rt_bridge_wait();
1c0055d0:	3d95                	jal	1c005444 <__rt_bridge_wait>
1c0055d2:	bfcd                	j	1c0055c4 <__rt_bridge_printf_flush+0x22>
}
1c0055d4:	40b2                	lw	ra,12(sp)
1c0055d6:	4422                	lw	s0,8(sp)
1c0055d8:	0141                	addi	sp,sp,16
1c0055da:	8082                	ret

1c0055dc <__rt_bridge_req_shutdown>:
{
1c0055dc:	1141                	addi	sp,sp,-16
1c0055de:	c606                	sw	ra,12(sp)
1c0055e0:	c422                	sw	s0,8(sp)
  __rt_bridge_check_connection();
1c0055e2:	3f29                	jal	1c0054fc <__rt_bridge_check_connection>
  if (debug_struct->bridge.connected)
1c0055e4:	1c0097b7          	lui	a5,0x1c009
1c0055e8:	19c78793          	addi	a5,a5,412 # 1c00919c <__hal_debug_struct>
1c0055ec:	479c                	lw	a5,8(a5)
1c0055ee:	c7a1                	beqz	a5,1c005636 <__rt_bridge_req_shutdown+0x5a>




static inline unsigned int apb_soc_jtag_reg_read() {
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET);
1c0055f0:	1a104437          	lui	s0,0x1a104
    __rt_bridge_printf_flush();
1c0055f4:	377d                	jal	1c0055a2 <__rt_bridge_printf_flush>
1c0055f6:	07440413          	addi	s0,s0,116 # 1a104074 <__l1_end+0xa104054>
1c0055fa:	401c                	lw	a5,0(s0)
    while((apb_soc_jtag_reg_ext(apb_soc_jtag_reg_read()) >> 1) == 7)
1c0055fc:	83a5                	srli	a5,a5,0x9
1c0055fe:	f837b7b3          	p.bclr	a5,a5,28,3
1c005602:	0277ae63          	p.beqimm	a5,7,1c00563e <__rt_bridge_req_shutdown+0x62>
}

static inline void apb_soc_jtag_reg_write(unsigned int value) {
  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET, value);
1c005606:	4791                	li	a5,4
1c005608:	c01c                	sw	a5,0(s0)
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET);
1c00560a:	1a104437          	lui	s0,0x1a104
1c00560e:	07440413          	addi	s0,s0,116 # 1a104074 <__l1_end+0xa104054>
1c005612:	401c                	lw	a5,0(s0)
    while((apb_soc_jtag_reg_ext(apb_soc_jtag_reg_read()) >> 1) != 7)
1c005614:	83a5                	srli	a5,a5,0x9
1c005616:	f837b7b3          	p.bclr	a5,a5,28,3
1c00561a:	0277b463          	p.bneimm	a5,7,1c005642 <__rt_bridge_req_shutdown+0x66>
  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET, value);
1c00561e:	00042023          	sw	zero,0(s0)
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET);
1c005622:	1a104437          	lui	s0,0x1a104
1c005626:	07440413          	addi	s0,s0,116 # 1a104074 <__l1_end+0xa104054>
1c00562a:	401c                	lw	a5,0(s0)
    while((apb_soc_jtag_reg_ext(apb_soc_jtag_reg_read()) >> 1) == 7)
1c00562c:	83a5                	srli	a5,a5,0x9
1c00562e:	f837b7b3          	p.bclr	a5,a5,28,3
1c005632:	0077aa63          	p.beqimm	a5,7,1c005646 <__rt_bridge_req_shutdown+0x6a>
}
1c005636:	40b2                	lw	ra,12(sp)
1c005638:	4422                	lw	s0,8(sp)
1c00563a:	0141                	addi	sp,sp,16
1c00563c:	8082                	ret
      __rt_bridge_wait();
1c00563e:	3519                	jal	1c005444 <__rt_bridge_wait>
1c005640:	bf6d                	j	1c0055fa <__rt_bridge_req_shutdown+0x1e>
      __rt_bridge_wait();
1c005642:	3509                	jal	1c005444 <__rt_bridge_wait>
1c005644:	b7f9                	j	1c005612 <__rt_bridge_req_shutdown+0x36>
      __rt_bridge_wait();
1c005646:	3bfd                	jal	1c005444 <__rt_bridge_wait>
1c005648:	b7cd                	j	1c00562a <__rt_bridge_req_shutdown+0x4e>

1c00564a <__rt_bridge_init>:

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_bridge_init()
{
  hal_bridge_t *bridge = hal_bridge_get();
  
  bridge->first_req = 0;
1c00564a:	1c0097b7          	lui	a5,0x1c009
  bridge->notif_req_addr = ARCHI_FC_ITC_ADDR + ITC_STATUS_SET_OFFSET;
  bridge->notif_req_value = 1<<RT_BRIDGE_ENQUEUE_EVENT;
#else
#if defined(EU_VERSION) && EU_VERSION >= 3
#if defined(ARCHI_HAS_FC)
  bridge->notif_req_addr = ARCHI_FC_GLOBAL_ADDR + ARCHI_FC_PERIPHERALS_OFFSET + ARCHI_FC_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_BRIDGE_ENQUEUE_EVENT << 2);
1c00564e:	1b201737          	lui	a4,0x1b201
  bridge->first_req = 0;
1c005652:	19c78793          	addi	a5,a5,412 # 1c00919c <__hal_debug_struct>
  bridge->notif_req_addr = ARCHI_FC_GLOBAL_ADDR + ARCHI_FC_PERIPHERALS_OFFSET + ARCHI_FC_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_BRIDGE_ENQUEUE_EVENT << 2);
1c005656:	e1070713          	addi	a4,a4,-496 # 1b200e10 <__fc_tcdm_end+0x1ff9f0>
1c00565a:	0ae7ac23          	sw	a4,184(a5)
  bridge->notif_req_value = 1;
1c00565e:	4705                	li	a4,1
  bridge->first_req = 0;
1c005660:	0a07a223          	sw	zero,164(a5)
  bridge->first_bridge_req = 0;
1c005664:	0a07a623          	sw	zero,172(a5)
  bridge->target_req = 0;
1c005668:	0a07aa23          	sw	zero,180(a5)
  bridge->notif_req_value = 1;
1c00566c:	0ae7ae23          	sw	a4,188(a5)
#endif
#endif
#endif

  __rt_bridge_eeprom_handle = NULL;
1c005670:	00400793          	li	a5,4
1c005674:	0007a823          	sw	zero,16(a5)
  __rt_bridge_flash_handle = NULL;
1c005678:	0007a023          	sw	zero,0(a5)
}
1c00567c:	8082                	ret

1c00567e <__rt_event_init>:
{
  __rt_event_execute(sched, 0);
  rt_wait_for_interrupt();
  rt_irq_enable();
  rt_irq_disable();
}
1c00567e:	1141                	addi	sp,sp,-16
1c005680:	c422                	sw	s0,8(sp)
1c005682:	c606                	sw	ra,12(sp)
1c005684:	842a                	mv	s0,a0
1c005686:	02052223          	sw	zero,36(a0)
1c00568a:	02052423          	sw	zero,40(a0)
1c00568e:	45c1                	li	a1,16
1c005690:	4501                	li	a0,0
1c005692:	24b5                	jal	1c0058fe <rt_alloc>
1c005694:	dc68                	sw	a0,124(s0)
1c005696:	02042a23          	sw	zero,52(s0)
1c00569a:	00042223          	sw	zero,4(s0)
1c00569e:	40b2                	lw	ra,12(sp)
1c0056a0:	4422                	lw	s0,8(sp)
1c0056a2:	0141                	addi	sp,sp,16
1c0056a4:	8082                	ret

1c0056a6 <__rt_wait_event_prepare_blocking>:
1c0056a6:	01800793          	li	a5,24
1c0056aa:	4388                	lw	a0,0(a5)
1c0056ac:	4118                	lw	a4,0(a0)
1c0056ae:	02052423          	sw	zero,40(a0)
1c0056b2:	00052223          	sw	zero,4(a0)
1c0056b6:	c398                	sw	a4,0(a5)
1c0056b8:	4785                	li	a5,1
1c0056ba:	d15c                	sw	a5,36(a0)
1c0056bc:	8082                	ret

1c0056be <rt_event_alloc>:
1c0056be:	1101                	addi	sp,sp,-32
1c0056c0:	c64e                	sw	s3,12(sp)
1c0056c2:	89ae                	mv	s3,a1
1c0056c4:	ce06                	sw	ra,28(sp)
1c0056c6:	cc22                	sw	s0,24(sp)
1c0056c8:	ca26                	sw	s1,20(sp)
1c0056ca:	c84a                	sw	s2,16(sp)
1c0056cc:	c452                	sw	s4,8(sp)
1c0056ce:	c256                	sw	s5,4(sp)
1c0056d0:	30047a73          	csrrci	s4,mstatus,8
1c0056d4:	014027f3          	csrr	a5,uhartid
1c0056d8:	8795                	srai	a5,a5,0x5
1c0056da:	f267b7b3          	p.bclr	a5,a5,25,6
1c0056de:	02000713          	li	a4,32
1c0056e2:	00278513          	addi	a0,a5,2
1c0056e6:	00e79363          	bne	a5,a4,1c0056ec <rt_event_alloc+0x2e>
1c0056ea:	4505                	li	a0,1
1c0056ec:	00799593          	slli	a1,s3,0x7
1c0056f0:	2439                	jal	1c0058fe <rt_alloc>
1c0056f2:	842a                	mv	s0,a0
1c0056f4:	557d                	li	a0,-1
1c0056f6:	c819                	beqz	s0,1c00570c <rt_event_alloc+0x4e>
1c0056f8:	01800493          	li	s1,24
1c0056fc:	4901                	li	s2,0
1c0056fe:	00448a93          	addi	s5,s1,4
1c005702:	01394e63          	blt	s2,s3,1c00571e <rt_event_alloc+0x60>
1c005706:	300a1073          	csrw	mstatus,s4
1c00570a:	4501                	li	a0,0
1c00570c:	40f2                	lw	ra,28(sp)
1c00570e:	4462                	lw	s0,24(sp)
1c005710:	44d2                	lw	s1,20(sp)
1c005712:	4942                	lw	s2,16(sp)
1c005714:	49b2                	lw	s3,12(sp)
1c005716:	4a22                	lw	s4,8(sp)
1c005718:	4a92                	lw	s5,4(sp)
1c00571a:	6105                	addi	sp,sp,32
1c00571c:	8082                	ret
1c00571e:	8522                	mv	a0,s0
1c005720:	85d6                	mv	a1,s5
1c005722:	3fb1                	jal	1c00567e <__rt_event_init>
1c005724:	409c                	lw	a5,0(s1)
1c005726:	0905                	addi	s2,s2,1
1c005728:	c01c                	sw	a5,0(s0)
1c00572a:	c080                	sw	s0,0(s1)
1c00572c:	08040413          	addi	s0,s0,128
1c005730:	bfc9                	j	1c005702 <rt_event_alloc+0x44>

1c005732 <rt_event_get>:
1c005732:	30047773          	csrrci	a4,mstatus,8
1c005736:	01800793          	li	a5,24
1c00573a:	4388                	lw	a0,0(a5)
1c00573c:	c509                	beqz	a0,1c005746 <rt_event_get+0x14>
1c00573e:	4114                	lw	a3,0(a0)
1c005740:	c14c                	sw	a1,4(a0)
1c005742:	c510                	sw	a2,8(a0)
1c005744:	c394                	sw	a3,0(a5)
1c005746:	30071073          	csrw	mstatus,a4
1c00574a:	8082                	ret

1c00574c <rt_event_get_blocking>:
1c00574c:	30047773          	csrrci	a4,mstatus,8
1c005750:	01800793          	li	a5,24
1c005754:	4388                	lw	a0,0(a5)
1c005756:	c909                	beqz	a0,1c005768 <rt_event_get_blocking+0x1c>
1c005758:	4114                	lw	a3,0(a0)
1c00575a:	00052223          	sw	zero,4(a0)
1c00575e:	00052423          	sw	zero,8(a0)
1c005762:	c394                	sw	a3,0(a5)
1c005764:	4785                	li	a5,1
1c005766:	d15c                	sw	a5,36(a0)
1c005768:	30071073          	csrw	mstatus,a4
1c00576c:	8082                	ret

1c00576e <rt_event_push>:
1c00576e:	30047773          	csrrci	a4,mstatus,8
1c005772:	01800693          	li	a3,24
1c005776:	42d4                	lw	a3,4(a3)
1c005778:	00052023          	sw	zero,0(a0)
1c00577c:	01800793          	li	a5,24
1c005780:	e691                	bnez	a3,1c00578c <rt_event_push+0x1e>
1c005782:	c3c8                	sw	a0,4(a5)
1c005784:	c788                	sw	a0,8(a5)
1c005786:	30071073          	csrw	mstatus,a4
1c00578a:	8082                	ret
1c00578c:	4794                	lw	a3,8(a5)
1c00578e:	c288                	sw	a0,0(a3)
1c005790:	bfd5                	j	1c005784 <rt_event_push+0x16>

1c005792 <__rt_event_execute>:
1c005792:	1141                	addi	sp,sp,-16
1c005794:	c422                	sw	s0,8(sp)
1c005796:	01800793          	li	a5,24
1c00579a:	43dc                	lw	a5,4(a5)
1c00579c:	c606                	sw	ra,12(sp)
1c00579e:	c226                	sw	s1,4(sp)
1c0057a0:	01800413          	li	s0,24
1c0057a4:	ef81                	bnez	a5,1c0057bc <__rt_event_execute+0x2a>
1c0057a6:	c1b9                	beqz	a1,1c0057ec <__rt_event_execute+0x5a>
1c0057a8:	002047b7          	lui	a5,0x204
1c0057ac:	0387e703          	p.elw	a4,56(a5) # 204038 <__L2+0x184038>
1c0057b0:	300467f3          	csrrsi	a5,mstatus,8
1c0057b4:	300477f3          	csrrci	a5,mstatus,8
1c0057b8:	405c                	lw	a5,4(s0)
1c0057ba:	cb8d                	beqz	a5,1c0057ec <__rt_event_execute+0x5a>
1c0057bc:	4485                	li	s1,1
1c0057be:	4398                	lw	a4,0(a5)
1c0057c0:	5794                	lw	a3,40(a5)
1c0057c2:	00978a23          	sb	s1,20(a5)
1c0057c6:	c058                	sw	a4,4(s0)
1c0057c8:	4788                	lw	a0,8(a5)
1c0057ca:	43d8                	lw	a4,4(a5)
1c0057cc:	e691                	bnez	a3,1c0057d8 <__rt_event_execute+0x46>
1c0057ce:	53d4                	lw	a3,36(a5)
1c0057d0:	e681                	bnez	a3,1c0057d8 <__rt_event_execute+0x46>
1c0057d2:	4014                	lw	a3,0(s0)
1c0057d4:	c394                	sw	a3,0(a5)
1c0057d6:	c01c                	sw	a5,0(s0)
1c0057d8:	0207a223          	sw	zero,36(a5)
1c0057dc:	c711                	beqz	a4,1c0057e8 <__rt_event_execute+0x56>
1c0057de:	300467f3          	csrrsi	a5,mstatus,8
1c0057e2:	9702                	jalr	a4
1c0057e4:	300477f3          	csrrci	a5,mstatus,8
1c0057e8:	405c                	lw	a5,4(s0)
1c0057ea:	fbf1                	bnez	a5,1c0057be <__rt_event_execute+0x2c>
1c0057ec:	40b2                	lw	ra,12(sp)
1c0057ee:	4422                	lw	s0,8(sp)
1c0057f0:	4492                	lw	s1,4(sp)
1c0057f2:	0141                	addi	sp,sp,16
1c0057f4:	8082                	ret

1c0057f6 <__rt_wait_event>:
  } while(event);

}

void __rt_wait_event(rt_event_t *event)
{
1c0057f6:	1141                	addi	sp,sp,-16
1c0057f8:	c422                	sw	s0,8(sp)
1c0057fa:	c606                	sw	ra,12(sp)
1c0057fc:	842a                	mv	s0,a0
  while (event->implem.pending || event->implem.saved_pending) {
1c0057fe:	505c                	lw	a5,36(s0)
1c005800:	ef81                	bnez	a5,1c005818 <__rt_wait_event+0x22>
1c005802:	585c                	lw	a5,52(s0)
1c005804:	eb91                	bnez	a5,1c005818 <__rt_wait_event+0x22>
    __rt_event_execute(NULL, 1);
  }

  event->next = __rt_first_free;
1c005806:	01800793          	li	a5,24
1c00580a:	4398                	lw	a4,0(a5)
  __rt_first_free = event;
}
1c00580c:	40b2                	lw	ra,12(sp)
  event->next = __rt_first_free;
1c00580e:	c018                	sw	a4,0(s0)
  __rt_first_free = event;
1c005810:	c380                	sw	s0,0(a5)
}
1c005812:	4422                	lw	s0,8(sp)
1c005814:	0141                	addi	sp,sp,16
1c005816:	8082                	ret
    __rt_event_execute(NULL, 1);
1c005818:	4585                	li	a1,1
1c00581a:	4501                	li	a0,0
1c00581c:	3f9d                	jal	1c005792 <__rt_event_execute>
1c00581e:	b7c5                	j	1c0057fe <__rt_wait_event+0x8>

1c005820 <rt_event_wait>:

void rt_event_wait(rt_event_t *event)
{
1c005820:	1141                	addi	sp,sp,-16
1c005822:	c606                	sw	ra,12(sp)
1c005824:	c422                	sw	s0,8(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c005826:	30047473          	csrrci	s0,mstatus,8
  int irq = rt_irq_disable();
__rt_wait_event(event);
1c00582a:	37f1                	jal	1c0057f6 <__rt_wait_event>
  __builtin_pulp_spr_write(reg, val);
1c00582c:	30041073          	csrw	mstatus,s0
  rt_irq_restore(irq);
}
1c005830:	40b2                	lw	ra,12(sp)
1c005832:	4422                	lw	s0,8(sp)
1c005834:	0141                	addi	sp,sp,16
1c005836:	8082                	ret

1c005838 <__rt_event_sched_init>:

void __rt_event_sched_init()
{
  __rt_first_free = NULL;
1c005838:	01800513          	li	a0,24
1c00583c:	00052023          	sw	zero,0(a0)
  sched->first = NULL;
1c005840:	00052223          	sw	zero,4(a0)
  rt_event_sched_init(&__rt_sched);
  // Push one event ot the runtime scheduler as some runtime services need
  // one event.
  rt_event_alloc(&__rt_sched, 1);
1c005844:	4585                	li	a1,1
1c005846:	0511                	addi	a0,a0,4
1c005848:	bd9d                	j	1c0056be <rt_event_alloc>

1c00584a <rt_user_alloc_init>:


void rt_free(rt_alloc_e flags, void *_chunk, int size)
{
#if defined(ARCHI_HAS_L1)
  if (flags >= RT_ALLOC_CL_DATA) return rt_user_free(rt_alloc_l1(flags - RT_ALLOC_CL_DATA), _chunk, size);
1c00584a:	00758793          	addi	a5,a1,7
1c00584e:	c407b7b3          	p.bclr	a5,a5,2,0
1c005852:	40b785b3          	sub	a1,a5,a1
1c005856:	c11c                	sw	a5,0(a0)
1c005858:	8e0d                	sub	a2,a2,a1
1c00585a:	00c05763          	blez	a2,1c005868 <rt_user_alloc_init+0x1e>
1c00585e:	c4063633          	p.bclr	a2,a2,2,0
1c005862:	c390                	sw	a2,0(a5)
1c005864:	0007a223          	sw	zero,4(a5)
1c005868:	8082                	ret

1c00586a <rt_user_alloc>:
1c00586a:	411c                	lw	a5,0(a0)
1c00586c:	059d                	addi	a1,a1,7
1c00586e:	c405b5b3          	p.bclr	a1,a1,2,0
1c005872:	4701                	li	a4,0
1c005874:	cb89                	beqz	a5,1c005886 <rt_user_alloc+0x1c>
1c005876:	4394                	lw	a3,0(a5)
1c005878:	43d0                	lw	a2,4(a5)
1c00587a:	00b6c863          	blt	a3,a1,1c00588a <rt_user_alloc+0x20>
1c00587e:	00b69b63          	bne	a3,a1,1c005894 <rt_user_alloc+0x2a>
1c005882:	c719                	beqz	a4,1c005890 <rt_user_alloc+0x26>
1c005884:	c350                	sw	a2,4(a4)
1c005886:	853e                	mv	a0,a5
1c005888:	8082                	ret
1c00588a:	873e                	mv	a4,a5
1c00588c:	87b2                	mv	a5,a2
1c00588e:	b7dd                	j	1c005874 <rt_user_alloc+0xa>
1c005890:	c110                	sw	a2,0(a0)
1c005892:	bfd5                	j	1c005886 <rt_user_alloc+0x1c>
1c005894:	00b78833          	add	a6,a5,a1
1c005898:	40b685b3          	sub	a1,a3,a1
1c00589c:	00b82023          	sw	a1,0(a6)
1c0058a0:	00c82223          	sw	a2,4(a6)
1c0058a4:	c701                	beqz	a4,1c0058ac <rt_user_alloc+0x42>
1c0058a6:	01072223          	sw	a6,4(a4)
1c0058aa:	bff1                	j	1c005886 <rt_user_alloc+0x1c>
1c0058ac:	01052023          	sw	a6,0(a0)
1c0058b0:	bfd9                	j	1c005886 <rt_user_alloc+0x1c>

1c0058b2 <rt_user_free>:
1c0058b2:	411c                	lw	a5,0(a0)
1c0058b4:	061d                	addi	a2,a2,7
1c0058b6:	c4063633          	p.bclr	a2,a2,2,0
1c0058ba:	4701                	li	a4,0
1c0058bc:	c399                	beqz	a5,1c0058c2 <rt_user_free+0x10>
1c0058be:	02b7e763          	bltu	a5,a1,1c0058ec <rt_user_free+0x3a>
1c0058c2:	00c586b3          	add	a3,a1,a2
1c0058c6:	02d79663          	bne	a5,a3,1c0058f2 <rt_user_free+0x40>
1c0058ca:	4394                	lw	a3,0(a5)
1c0058cc:	43dc                	lw	a5,4(a5)
1c0058ce:	9636                	add	a2,a2,a3
1c0058d0:	c190                	sw	a2,0(a1)
1c0058d2:	c1dc                	sw	a5,4(a1)
1c0058d4:	c31d                	beqz	a4,1c0058fa <rt_user_free+0x48>
1c0058d6:	4314                	lw	a3,0(a4)
1c0058d8:	00d707b3          	add	a5,a4,a3
1c0058dc:	00f59d63          	bne	a1,a5,1c0058f6 <rt_user_free+0x44>
1c0058e0:	419c                	lw	a5,0(a1)
1c0058e2:	97b6                	add	a5,a5,a3
1c0058e4:	c31c                	sw	a5,0(a4)
1c0058e6:	41dc                	lw	a5,4(a1)
1c0058e8:	c35c                	sw	a5,4(a4)
1c0058ea:	8082                	ret
1c0058ec:	873e                	mv	a4,a5
1c0058ee:	43dc                	lw	a5,4(a5)
1c0058f0:	b7f1                	j	1c0058bc <rt_user_free+0xa>
1c0058f2:	c190                	sw	a2,0(a1)
1c0058f4:	bff9                	j	1c0058d2 <rt_user_free+0x20>
1c0058f6:	c34c                	sw	a1,4(a4)
1c0058f8:	8082                	ret
1c0058fa:	c10c                	sw	a1,0(a0)
1c0058fc:	8082                	ret

1c0058fe <rt_alloc>:
1c0058fe:	4785                	li	a5,1
1c005900:	00a7fa63          	bleu	a0,a5,1c005914 <rt_alloc+0x16>
1c005904:	1c0097b7          	lui	a5,0x1c009
1c005908:	6887a783          	lw	a5,1672(a5) # 1c009688 <__rt_alloc_l1>
1c00590c:	1579                	addi	a0,a0,-2
1c00590e:	050a                	slli	a0,a0,0x2
1c005910:	953e                	add	a0,a0,a5
1c005912:	bfa1                	j	1c00586a <rt_user_alloc>
1c005914:	00153763          	p.bneimm	a0,1,1c005922 <rt_alloc+0x24>
1c005918:	1c009537          	lui	a0,0x1c009
1c00591c:	69050513          	addi	a0,a0,1680 # 1c009690 <__rt_alloc_fc_tcdm>
1c005920:	bfcd                	j	1c005912 <rt_alloc+0x14>
1c005922:	1c009537          	lui	a0,0x1c009
1c005926:	68c50513          	addi	a0,a0,1676 # 1c00968c <__rt_alloc_l2>
1c00592a:	b7e5                	j	1c005912 <rt_alloc+0x14>

1c00592c <__rt_alloc_init_l1>:
1c00592c:	1c0097b7          	lui	a5,0x1c009
1c005930:	6887a703          	lw	a4,1672(a5) # 1c009688 <__rt_alloc_l1>
1c005934:	100007b7          	lui	a5,0x10000
1c005938:	01651593          	slli	a1,a0,0x16
1c00593c:	6641                	lui	a2,0x10
1c00593e:	050a                	slli	a0,a0,0x2
1c005940:	02078793          	addi	a5,a5,32 # 10000020 <__l1_end>
1c005944:	fe060613          	addi	a2,a2,-32 # ffe0 <__l1_heap_size>
1c005948:	95be                	add	a1,a1,a5
1c00594a:	953a                	add	a0,a0,a4
1c00594c:	bdfd                	j	1c00584a <rt_user_alloc_init>

1c00594e <__rt_alloc_init_l1_for_fc>:
1c00594e:	100005b7          	lui	a1,0x10000
1c005952:	01651793          	slli	a5,a0,0x16
1c005956:	02058593          	addi	a1,a1,32 # 10000020 <__l1_end>
1c00595a:	00b78733          	add	a4,a5,a1
1c00595e:	050a                	slli	a0,a0,0x2
1c005960:	0791                	addi	a5,a5,4
1c005962:	6641                	lui	a2,0x10
1c005964:	1c0096b7          	lui	a3,0x1c009
1c005968:	fdc60613          	addi	a2,a2,-36 # ffdc <__rt_stack_size+0xf7dc>
1c00596c:	95be                	add	a1,a1,a5
1c00596e:	953a                	add	a0,a0,a4
1c005970:	68e6a423          	sw	a4,1672(a3) # 1c009688 <__rt_alloc_l1>
1c005974:	bdd9                	j	1c00584a <rt_user_alloc_init>

1c005976 <__rt_allocs_init>:
1c005976:	1c0095b7          	lui	a1,0x1c009
1c00597a:	6ec58793          	addi	a5,a1,1772 # 1c0096ec <__l2_end>
1c00597e:	1c080637          	lui	a2,0x1c080
1c005982:	1c009537          	lui	a0,0x1c009
1c005986:	1141                	addi	sp,sp,-16
1c005988:	8e1d                	sub	a2,a2,a5
1c00598a:	6ec58593          	addi	a1,a1,1772
1c00598e:	68c50513          	addi	a0,a0,1676 # 1c00968c <__rt_alloc_l2>
1c005992:	c606                	sw	ra,12(sp)
1c005994:	c422                	sw	s0,8(sp)
1c005996:	3d55                	jal	1c00584a <rt_user_alloc_init>
1c005998:	1b0015b7          	lui	a1,0x1b001
1c00599c:	42058793          	addi	a5,a1,1056 # 1b001420 <__fc_tcdm_end>
1c0059a0:	1b004637          	lui	a2,0x1b004
1c0059a4:	1c009437          	lui	s0,0x1c009
1c0059a8:	8e1d                	sub	a2,a2,a5
1c0059aa:	42058593          	addi	a1,a1,1056
1c0059ae:	69040513          	addi	a0,s0,1680 # 1c009690 <__rt_alloc_fc_tcdm>
1c0059b2:	3d61                	jal	1c00584a <rt_user_alloc_init>
1c0059b4:	014027f3          	csrr	a5,uhartid
1c0059b8:	ca5797b3          	p.extractu	a5,a5,5,5
1c0059bc:	e791                	bnez	a5,1c0059c8 <__rt_allocs_init+0x52>
1c0059be:	4422                	lw	s0,8(sp)
1c0059c0:	40b2                	lw	ra,12(sp)
1c0059c2:	4501                	li	a0,0
1c0059c4:	0141                	addi	sp,sp,16
1c0059c6:	b761                	j	1c00594e <__rt_alloc_init_l1_for_fc>
1c0059c8:	69040513          	addi	a0,s0,1680
1c0059cc:	4591                	li	a1,4
1c0059ce:	3d71                	jal	1c00586a <rt_user_alloc>
1c0059d0:	40b2                	lw	ra,12(sp)
1c0059d2:	4422                	lw	s0,8(sp)
1c0059d4:	1c0097b7          	lui	a5,0x1c009
1c0059d8:	68a7a423          	sw	a0,1672(a5) # 1c009688 <__rt_alloc_l1>
1c0059dc:	0141                	addi	sp,sp,16
1c0059de:	8082                	ret

1c0059e0 <pi_l2_malloc>:
    return rt_user_alloc(rt_alloc_l2(), size);
1c0059e0:	85aa                	mv	a1,a0
1c0059e2:	1c009537          	lui	a0,0x1c009
1c0059e6:	68c50513          	addi	a0,a0,1676 # 1c00968c <__rt_alloc_l2>
1c0059ea:	b541                	j	1c00586a <rt_user_alloc>

1c0059ec <pi_l2_free>:
    if (base < (unsigned int)rt_l2_priv0_base() + rt_l2_priv0_size()) a = &__rt_alloc_l2[0];
    else if (base < (unsigned int)rt_l2_priv1_base() + rt_l2_priv1_size()) a = &__rt_alloc_l2[1];
    else a = &__rt_alloc_l2[2];
    rt_user_free(a, _chunk, size);
#else
    rt_user_free(rt_alloc_l2(), _chunk, size);
1c0059ec:	862e                	mv	a2,a1
1c0059ee:	85aa                	mv	a1,a0
1c0059f0:	1c009537          	lui	a0,0x1c009
1c0059f4:	68c50513          	addi	a0,a0,1676 # 1c00968c <__rt_alloc_l2>
1c0059f8:	bd6d                	j	1c0058b2 <rt_user_free>

1c0059fa <__rt_time_poweroff>:
  {
    timer->current_time += timer->period;
    __rt_event_set_pending(timer->event);
    rt_event_push_delayed(timer->event, timer->current_time - rt_time_get_us());
  }
}
1c0059fa:	002007b7          	lui	a5,0x200
1c0059fe:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c005a02:	0087a783          	lw	a5,8(a5)
1c005a06:	1c009737          	lui	a4,0x1c009
1c005a0a:	64f72a23          	sw	a5,1620(a4) # 1c009654 <timer_count>
1c005a0e:	4501                	li	a0,0
1c005a10:	8082                	ret

1c005a12 <__rt_time_poweron>:
1c005a12:	1c0097b7          	lui	a5,0x1c009
1c005a16:	6547a703          	lw	a4,1620(a5) # 1c009654 <timer_count>
1c005a1a:	002007b7          	lui	a5,0x200
1c005a1e:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c005a22:	00e7a423          	sw	a4,8(a5)
1c005a26:	4501                	li	a0,0
1c005a28:	8082                	ret

1c005a2a <rt_event_push_delayed>:
1c005a2a:	30047373          	csrrci	t1,mstatus,8
1c005a2e:	1c009637          	lui	a2,0x1c009
1c005a32:	69462703          	lw	a4,1684(a2) # 1c009694 <first_delayed>
1c005a36:	002007b7          	lui	a5,0x200
1c005a3a:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c005a3e:	0087a783          	lw	a5,8(a5)
1c005a42:	46f9                	li	a3,30
1c005a44:	0405e5b3          	p.max	a1,a1,zero
1c005a48:	02d5c5b3          	div	a1,a1,a3
1c005a4c:	800006b7          	lui	a3,0x80000
1c005a50:	fff6c693          	not	a3,a3
1c005a54:	00d7f833          	and	a6,a5,a3
1c005a58:	0585                	addi	a1,a1,1
1c005a5a:	97ae                	add	a5,a5,a1
1c005a5c:	dd1c                	sw	a5,56(a0)
1c005a5e:	982e                	add	a6,a6,a1
1c005a60:	4781                	li	a5,0
1c005a62:	c719                	beqz	a4,1c005a70 <rt_event_push_delayed+0x46>
1c005a64:	03872883          	lw	a7,56(a4)
1c005a68:	00d8f8b3          	and	a7,a7,a3
1c005a6c:	0108e863          	bltu	a7,a6,1c005a7c <rt_event_push_delayed+0x52>
1c005a70:	cb89                	beqz	a5,1c005a82 <rt_event_push_delayed+0x58>
1c005a72:	cfc8                	sw	a0,28(a5)
1c005a74:	cd58                	sw	a4,28(a0)
1c005a76:	30031073          	csrw	mstatus,t1
1c005a7a:	8082                	ret
1c005a7c:	87ba                	mv	a5,a4
1c005a7e:	4f58                	lw	a4,28(a4)
1c005a80:	b7cd                	j	1c005a62 <rt_event_push_delayed+0x38>
1c005a82:	002007b7          	lui	a5,0x200
1c005a86:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c005a8a:	68a62a23          	sw	a0,1684(a2)
1c005a8e:	cd58                	sw	a4,28(a0)
1c005a90:	0087a703          	lw	a4,8(a5)
1c005a94:	95ba                	add	a1,a1,a4
1c005a96:	00b7a823          	sw	a1,16(a5)
1c005a9a:	08500713          	li	a4,133
1c005a9e:	00e7a023          	sw	a4,0(a5)
1c005aa2:	bfd1                	j	1c005a76 <rt_event_push_delayed+0x4c>

1c005aa4 <rt_time_wait_us>:
{
1c005aa4:	1101                	addi	sp,sp,-32
1c005aa6:	85aa                	mv	a1,a0
  rt_event_t *event = rt_event_get_blocking(NULL);
1c005aa8:	4501                	li	a0,0
{
1c005aaa:	ce06                	sw	ra,28(sp)
1c005aac:	cc22                	sw	s0,24(sp)
  rt_event_t *event = rt_event_get_blocking(NULL);
1c005aae:	c62e                	sw	a1,12(sp)
1c005ab0:	c9dff0ef          	jal	ra,1c00574c <rt_event_get_blocking>
  rt_event_push_delayed(event, time_us);
1c005ab4:	45b2                	lw	a1,12(sp)
  rt_event_t *event = rt_event_get_blocking(NULL);
1c005ab6:	842a                	mv	s0,a0
  rt_event_push_delayed(event, time_us);
1c005ab8:	3f8d                	jal	1c005a2a <rt_event_push_delayed>
  rt_event_wait(event);
1c005aba:	8522                	mv	a0,s0
}
1c005abc:	4462                	lw	s0,24(sp)
1c005abe:	40f2                	lw	ra,28(sp)
1c005ac0:	6105                	addi	sp,sp,32
  rt_event_wait(event);
1c005ac2:	d5fff06f          	j	1c005820 <rt_event_wait>

1c005ac6 <pi_time_wait_us>:
  rt_time_wait_us(time_us);
1c005ac6:	bff9                	j	1c005aa4 <rt_time_wait_us>

1c005ac8 <__rt_time_init>:
  first_delayed = NULL;
1c005ac8:	1c0097b7          	lui	a5,0x1c009
1c005acc:	6807aa23          	sw	zero,1684(a5) # 1c009694 <first_delayed>
static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }
1c005ad0:	002007b7          	lui	a5,0x200
{
1c005ad4:	1141                	addi	sp,sp,-16
1c005ad6:	08300713          	li	a4,131
1c005ada:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c005ade:	c606                	sw	ra,12(sp)
1c005ae0:	c422                	sw	s0,8(sp)
1c005ae2:	00e7a023          	sw	a4,0(a5)
  rt_irq_set_handler(ARCHI_FC_EVT_TIMER0_HI, __rt_timer_handler);
1c005ae6:	1c0065b7          	lui	a1,0x1c006
1c005aea:	b5458593          	addi	a1,a1,-1196 # 1c005b54 <__rt_timer_handler>
1c005aee:	452d                	li	a0,11
1c005af0:	e48ff0ef          	jal	ra,1c005138 <rt_irq_set_handler>
  ARCHI_WRITE(base, EU_CORE_MASK_IRQ_OR, irqMask);
1c005af4:	6785                	lui	a5,0x1
1c005af6:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c005afa:	00204737          	lui	a4,0x204
1c005afe:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c005b02:	00f72423          	sw	a5,8(a4)
  err |= __rt_cbsys_add(RT_CBSYS_POWEROFF, __rt_time_poweroff, NULL);
1c005b06:	1c0065b7          	lui	a1,0x1c006
1c005b0a:	4601                	li	a2,0
1c005b0c:	9fa58593          	addi	a1,a1,-1542 # 1c0059fa <__rt_time_poweroff>
1c005b10:	4509                	li	a0,2
1c005b12:	f92ff0ef          	jal	ra,1c0052a4 <__rt_cbsys_add>
  err |= __rt_cbsys_add(RT_CBSYS_POWERON, __rt_time_poweron, NULL);
1c005b16:	1c0065b7          	lui	a1,0x1c006
  err |= __rt_cbsys_add(RT_CBSYS_POWEROFF, __rt_time_poweroff, NULL);
1c005b1a:	842a                	mv	s0,a0
  err |= __rt_cbsys_add(RT_CBSYS_POWERON, __rt_time_poweron, NULL);
1c005b1c:	4601                	li	a2,0
1c005b1e:	a1258593          	addi	a1,a1,-1518 # 1c005a12 <__rt_time_poweron>
1c005b22:	450d                	li	a0,3
1c005b24:	f80ff0ef          	jal	ra,1c0052a4 <__rt_cbsys_add>
1c005b28:	8d41                	or	a0,a0,s0
  if (err) rt_fatal("Unable to initialize time driver\n");
1c005b2a:	c10d                	beqz	a0,1c005b4c <__rt_time_init+0x84>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c005b2c:	01402673          	csrr	a2,uhartid
1c005b30:	1c009537          	lui	a0,0x1c009
  return (hart_id >> 5) & 0x3f;
1c005b34:	40565593          	srai	a1,a2,0x5
1c005b38:	f265b5b3          	p.bclr	a1,a1,25,6
1c005b3c:	f4563633          	p.bclr	a2,a2,26,5
1c005b40:	f3c50513          	addi	a0,a0,-196 # 1c008f3c <__himax_reg_init+0x1d0>
1c005b44:	411010ef          	jal	ra,1c007754 <printf>
1c005b48:	391010ef          	jal	ra,1c0076d8 <abort>
}
1c005b4c:	40b2                	lw	ra,12(sp)
1c005b4e:	4422                	lw	s0,8(sp)
1c005b50:	0141                	addi	sp,sp,16
1c005b52:	8082                	ret

1c005b54 <__rt_timer_handler>:
#if defined(__LLVM__)
void __rt_timer_handler()
#else
void __attribute__((interrupt)) __rt_timer_handler()
#endif
{
1c005b54:	7179                	addi	sp,sp,-48
1c005b56:	d032                	sw	a2,32(sp)
  rt_event_t *event = first_delayed;
1c005b58:	1c009637          	lui	a2,0x1c009
{
1c005b5c:	ca3e                	sw	a5,20(sp)
  rt_event_t *event = first_delayed;
1c005b5e:	69462783          	lw	a5,1684(a2) # 1c009694 <first_delayed>
{
1c005b62:	ce36                	sw	a3,28(sp)
static inline uint32_t timer_cnt_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CNT_LO_OFFSET); }
1c005b64:	002006b7          	lui	a3,0x200
1c005b68:	40468693          	addi	a3,a3,1028 # 200404 <__L2+0x180404>
1c005b6c:	d61a                	sw	t1,44(sp)
1c005b6e:	d42a                	sw	a0,40(sp)
1c005b70:	d22e                	sw	a1,36(sp)
1c005b72:	cc3a                	sw	a4,24(sp)
1c005b74:	c842                	sw	a6,16(sp)
1c005b76:	c646                	sw	a7,12(sp)
1c005b78:	c472                	sw	t3,8(sp)
1c005b7a:	c276                	sw	t4,4(sp)
1c005b7c:	0086a683          	lw	a3,8(a3)
1c005b80:	01c00593          	li	a1,28
1c005b84:	01c02503          	lw	a0,28(zero) # 1c <_l1_preload_size>
1c005b88:	41cc                	lw	a1,4(a1)

  uint32_t current_time = timer_count_get(timer_base_fc(0, 1));

  // First dequeue and push to their scheduler all events with the same number of
  // ticks as they were waiting for the same time.
  while (event && (current_time - event->implem.time) < 0x7fffffff)
1c005b8a:	80000337          	lui	t1,0x80000
1c005b8e:	4801                	li	a6,0
1c005b90:	4881                	li	a7,0
1c005b92:	01c00e93          	li	t4,28
1c005b96:	ffe34313          	xori	t1,t1,-2
1c005b9a:	e7ad                	bnez	a5,1c005c04 <__rt_timer_handler+0xb0>
1c005b9c:	00088463          	beqz	a7,1c005ba4 <__rt_timer_handler+0x50>
1c005ba0:	00a02e23          	sw	a0,28(zero) # 1c <_l1_preload_size>
1c005ba4:	00080463          	beqz	a6,1c005bac <__rt_timer_handler+0x58>
1c005ba8:	00bea223          	sw	a1,4(t4)
static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }
1c005bac:	002007b7          	lui	a5,0x200
1c005bb0:	08100713          	li	a4,129
1c005bb4:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
    event = next;
  }

  // Update the wait list with the next waiting event which has a different number
  // of ticks
  first_delayed = event;
1c005bb8:	68062a23          	sw	zero,1684(a2)
1c005bbc:	00e7a023          	sw	a4,0(a5)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_BUFFER_CLEAR, evtMask);
1c005bc0:	6785                	lui	a5,0x1
1c005bc2:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c005bc6:	00204737          	lui	a4,0x204
1c005bca:	02f72423          	sw	a5,40(a4) # 204028 <__L2+0x184028>
    rt_irq_clr(1 << ARCHI_FC_EVT_TIMER0_HI);
#else
    rt_irq_clr(1 << ARCHI_EVT_TIMER0_HI);
#endif
  }
}
1c005bce:	5332                	lw	t1,44(sp)
1c005bd0:	5522                	lw	a0,40(sp)
1c005bd2:	5592                	lw	a1,36(sp)
1c005bd4:	5602                	lw	a2,32(sp)
1c005bd6:	46f2                	lw	a3,28(sp)
1c005bd8:	4762                	lw	a4,24(sp)
1c005bda:	47d2                	lw	a5,20(sp)
1c005bdc:	4842                	lw	a6,16(sp)
1c005bde:	48b2                	lw	a7,12(sp)
1c005be0:	4e22                	lw	t3,8(sp)
1c005be2:	4e92                	lw	t4,4(sp)
1c005be4:	6145                	addi	sp,sp,48
1c005be6:	30200073          	mret
  event->next = NULL;
1c005bea:	0007a023          	sw	zero,0(a5)
    rt_event_t *next = event->implem.next;
1c005bee:	01c7ae03          	lw	t3,28(a5)
  if (sched->first == NULL) {
1c005bf2:	c511                	beqz	a0,1c005bfe <__rt_timer_handler+0xaa>
    sched->last->next = event;
1c005bf4:	c19c                	sw	a5,0(a1)
    event = next;
1c005bf6:	85be                	mv	a1,a5
1c005bf8:	4805                	li	a6,1
1c005bfa:	87f2                	mv	a5,t3
1c005bfc:	bf79                	j	1c005b9a <__rt_timer_handler+0x46>
  if (sched->first == NULL) {
1c005bfe:	853e                	mv	a0,a5
1c005c00:	4885                	li	a7,1
1c005c02:	bfd5                	j	1c005bf6 <__rt_timer_handler+0xa2>
  while (event && (current_time - event->implem.time) < 0x7fffffff)
1c005c04:	0387ae03          	lw	t3,56(a5)
1c005c08:	41c68e33          	sub	t3,a3,t3
1c005c0c:	fdc37fe3          	bleu	t3,t1,1c005bea <__rt_timer_handler+0x96>
1c005c10:	00088463          	beqz	a7,1c005c18 <__rt_timer_handler+0xc4>
1c005c14:	00a02e23          	sw	a0,28(zero) # 1c <_l1_preload_size>
1c005c18:	00080463          	beqz	a6,1c005c20 <__rt_timer_handler+0xcc>
1c005c1c:	00bea223          	sw	a1,4(t4)
static inline uint32_t timer_cnt_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CNT_LO_OFFSET); }
1c005c20:	00200737          	lui	a4,0x200
1c005c24:	40470713          	addi	a4,a4,1028 # 200404 <__L2+0x180404>
  first_delayed = event;
1c005c28:	68f62a23          	sw	a5,1684(a2)
1c005c2c:	00872603          	lw	a2,8(a4)
      first_delayed->implem.time - current_time
1c005c30:	5f9c                	lw	a5,56(a5)
1c005c32:	40d786b3          	sub	a3,a5,a3
1c005c36:	96b2                	add	a3,a3,a2
static inline void timer_cmp_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CMP_LO_OFFSET, value); }
1c005c38:	00d72823          	sw	a3,16(a4)
static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }
1c005c3c:	08500793          	li	a5,133
1c005c40:	00f72023          	sw	a5,0(a4)
}
1c005c44:	b769                	j	1c005bce <__rt_timer_handler+0x7a>

1c005c46 <rt_periph_copy>:
  }

  __rt_socevents_status[index] &= ~(1<<event);

  rt_irq_restore(irq);
}
1c005c46:	7179                	addi	sp,sp,-48
1c005c48:	d422                	sw	s0,40(sp)
1c005c4a:	842a                	mv	s0,a0
1c005c4c:	d606                	sw	ra,44(sp)
1c005c4e:	d226                	sw	s1,36(sp)
1c005c50:	d04a                	sw	s2,32(sp)
1c005c52:	30047973          	csrrci	s2,mstatus,8
1c005c56:	4015d493          	srai	s1,a1,0x1
1c005c5a:	1a102537          	lui	a0,0x1a102
1c005c5e:	049e                	slli	s1,s1,0x7
1c005c60:	94aa                	add	s1,s1,a0
1c005c62:	00459513          	slli	a0,a1,0x4
1c005c66:	8941                	andi	a0,a0,16
1c005c68:	94aa                	add	s1,s1,a0
1c005c6a:	853e                	mv	a0,a5
1c005c6c:	ef89                	bnez	a5,1c005c86 <rt_periph_copy+0x40>
1c005c6e:	ce2e                	sw	a1,28(sp)
1c005c70:	cc32                	sw	a2,24(sp)
1c005c72:	ca36                	sw	a3,20(sp)
1c005c74:	c83a                	sw	a4,16(sp)
1c005c76:	c63e                	sw	a5,12(sp)
1c005c78:	a2fff0ef          	jal	ra,1c0056a6 <__rt_wait_event_prepare_blocking>
1c005c7c:	47b2                	lw	a5,12(sp)
1c005c7e:	4742                	lw	a4,16(sp)
1c005c80:	46d2                	lw	a3,20(sp)
1c005c82:	4662                	lw	a2,24(sp)
1c005c84:	45f2                	lw	a1,28(sp)
1c005c86:	e419                	bnez	s0,1c005c94 <rt_periph_copy+0x4e>
1c005c88:	03850413          	addi	s0,a0,56 # 1a102038 <__l1_end+0xa102018>
1c005c8c:	04052223          	sw	zero,68(a0)
1c005c90:	04052a23          	sw	zero,84(a0)
1c005c94:	00c42803          	lw	a6,12(s0)
1c005c98:	c054                	sw	a3,4(s0)
1c005c9a:	cc08                	sw	a0,24(s0)
1c005c9c:	f6483833          	p.bclr	a6,a6,27,4
1c005ca0:	4891                	li	a7,4
1c005ca2:	c0474733          	p.bset	a4,a4,0,4
1c005ca6:	0908e163          	bltu	a7,a6,1c005d28 <rt_periph_copy+0xe2>
1c005caa:	03000893          	li	a7,48
1c005cae:	0596                	slli	a1,a1,0x5
1c005cb0:	98ae                	add	a7,a7,a1
1c005cb2:	0008a303          	lw	t1,0(a7)
1c005cb6:	00042a23          	sw	zero,20(s0)
1c005cba:	03000813          	li	a6,48
1c005cbe:	02031b63          	bnez	t1,1c005cf4 <rt_periph_copy+0xae>
1c005cc2:	0088a023          	sw	s0,0(a7)
1c005cc6:	00b808b3          	add	a7,a6,a1
1c005cca:	0088a303          	lw	t1,8(a7)
1c005cce:	0088a223          	sw	s0,4(a7)
1c005cd2:	02031663          	bnez	t1,1c005cfe <rt_periph_copy+0xb8>
1c005cd6:	00848893          	addi	a7,s1,8
1c005cda:	0008a883          	lw	a7,0(a7)
1c005cde:	0208f893          	andi	a7,a7,32
1c005ce2:	00089e63          	bnez	a7,1c005cfe <rt_periph_copy+0xb8>
1c005ce6:	00c4a023          	sw	a2,0(s1)
1c005cea:	00d4a223          	sw	a3,4(s1)
1c005cee:	00e4a423          	sw	a4,8(s1)
1c005cf2:	a005                	j	1c005d12 <rt_periph_copy+0xcc>
1c005cf4:	0048a883          	lw	a7,4(a7)
1c005cf8:	0088aa23          	sw	s0,20(a7)
1c005cfc:	b7e9                	j	1c005cc6 <rt_periph_copy+0x80>
1c005cfe:	00042823          	sw	zero,16(s0)
1c005d02:	c010                	sw	a2,0(s0)
1c005d04:	c054                	sw	a3,4(s0)
1c005d06:	c418                	sw	a4,8(s0)
1c005d08:	00031563          	bnez	t1,1c005d12 <rt_periph_copy+0xcc>
1c005d0c:	982e                	add	a6,a6,a1
1c005d0e:	00882423          	sw	s0,8(a6)
1c005d12:	e399                	bnez	a5,1c005d18 <rt_periph_copy+0xd2>
1c005d14:	ae3ff0ef          	jal	ra,1c0057f6 <__rt_wait_event>
1c005d18:	30091073          	csrw	mstatus,s2
1c005d1c:	50b2                	lw	ra,44(sp)
1c005d1e:	5422                	lw	s0,40(sp)
1c005d20:	5492                	lw	s1,36(sp)
1c005d22:	5902                	lw	s2,32(sp)
1c005d24:	6145                	addi	sp,sp,48
1c005d26:	8082                	ret
1c005d28:	fe6835e3          	p.bneimm	a6,6,1c005d12 <rt_periph_copy+0xcc>
1c005d2c:	03000893          	li	a7,48
1c005d30:	0596                	slli	a1,a1,0x5
1c005d32:	98ae                	add	a7,a7,a1
1c005d34:	0008a303          	lw	t1,0(a7)
1c005d38:	00042a23          	sw	zero,20(s0)
1c005d3c:	03000813          	li	a6,48
1c005d40:	00031f63          	bnez	t1,1c005d5e <rt_periph_copy+0x118>
1c005d44:	0088a023          	sw	s0,0(a7)
1c005d48:	95c2                	add	a1,a1,a6
1c005d4a:	c1c0                	sw	s0,4(a1)
1c005d4c:	00031e63          	bnez	t1,1c005d68 <rt_periph_copy+0x122>
1c005d50:	02442803          	lw	a6,36(s0)
1c005d54:	1a1025b7          	lui	a1,0x1a102
1c005d58:	1b05a023          	sw	a6,416(a1) # 1a1021a0 <__l1_end+0xa102180>
1c005d5c:	b769                	j	1c005ce6 <rt_periph_copy+0xa0>
1c005d5e:	0048a883          	lw	a7,4(a7)
1c005d62:	0088aa23          	sw	s0,20(a7)
1c005d66:	b7cd                	j	1c005d48 <rt_periph_copy+0x102>
1c005d68:	c418                	sw	a4,8(s0)
1c005d6a:	4598                	lw	a4,8(a1)
1c005d6c:	c010                	sw	a2,0(s0)
1c005d6e:	c054                	sw	a3,4(s0)
1c005d70:	00042823          	sw	zero,16(s0)
1c005d74:	ff59                	bnez	a4,1c005d12 <rt_periph_copy+0xcc>
1c005d76:	c580                	sw	s0,8(a1)
1c005d78:	bf69                	j	1c005d12 <rt_periph_copy+0xcc>

1c005d7a <__rt_periph_wait_event>:
1c005d7a:	30047673          	csrrci	a2,mstatus,8
1c005d7e:	477d                	li	a4,31
1c005d80:	4781                	li	a5,0
1c005d82:	00a75463          	ble	a0,a4,1c005d8a <__rt_periph_wait_event+0x10>
1c005d86:	1501                	addi	a0,a0,-32
1c005d88:	4785                	li	a5,1
1c005d8a:	00279713          	slli	a4,a5,0x2
1c005d8e:	4685                	li	a3,1
1c005d90:	03000793          	li	a5,48
1c005d94:	00a696b3          	sll	a3,a3,a0
1c005d98:	97ba                	add	a5,a5,a4
1c005d9a:	00204837          	lui	a6,0x204
1c005d9e:	2807a703          	lw	a4,640(a5)
1c005da2:	8f75                	and	a4,a4,a3
1c005da4:	cf19                	beqz	a4,1c005dc2 <__rt_periph_wait_event+0x48>
1c005da6:	c999                	beqz	a1,1c005dbc <__rt_periph_wait_event+0x42>
1c005da8:	2807a683          	lw	a3,640(a5)
1c005dac:	4705                	li	a4,1
1c005dae:	00a71533          	sll	a0,a4,a0
1c005db2:	fff54513          	not	a0,a0
1c005db6:	8d75                	and	a0,a0,a3
1c005db8:	28a7a023          	sw	a0,640(a5)
1c005dbc:	30061073          	csrw	mstatus,a2
1c005dc0:	8082                	ret
1c005dc2:	03886703          	p.elw	a4,56(a6) # 204038 <__L2+0x184038>
1c005dc6:	30046773          	csrrsi	a4,mstatus,8
1c005dca:	30047773          	csrrci	a4,mstatus,8
1c005dce:	bfc1                	j	1c005d9e <__rt_periph_wait_event+0x24>

1c005dd0 <__rt_periph_init>:
  for (unsigned int i=0; i<ARCHI_NB_PERIPH*2; i++) {
    rt_periph_channel_t *channel = &periph_channels[i];
    channel->first = NULL;
    channel->firstToEnqueue = NULL;
    channel->base = hal_udma_channel_base(i);
    channel->callback = udma_event_handler;
1c005dd0:	1c000537          	lui	a0,0x1c000
1c005dd4:	03000693          	li	a3,48
  for (unsigned int i=0; i<ARCHI_NB_PERIPH*2; i++) {
1c005dd8:	4601                	li	a2,0
1c005dda:	03000713          	li	a4,48
static inline unsigned int hal_udma_periph_base(int id) {
  return ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_PERIPH_OFFSET(id);
}

static inline __attribute__((always_inline)) unsigned int hal_udma_channel_base(int id) {
  return ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_PERIPH_OFFSET(id>>1) + UDMA_CHANNEL_OFFSET(id&1);
1c005dde:	1a1028b7          	lui	a7,0x1a102
    channel->callback = udma_event_handler;
1c005de2:	58650513          	addi	a0,a0,1414 # 1c000586 <udma_event_handler>
1c005de6:	014950fb          	lp.setupi	x1,20,1c005e0a <__rt_periph_init+0x3a>
1c005dea:	40165793          	srai	a5,a2,0x1
1c005dee:	00461813          	slli	a6,a2,0x4
1c005df2:	079e                	slli	a5,a5,0x7
1c005df4:	97c6                	add	a5,a5,a7
1c005df6:	01087813          	andi	a6,a6,16
1c005dfa:	97c2                	add	a5,a5,a6
    channel->first = NULL;
1c005dfc:	0006a023          	sw	zero,0(a3)
    channel->firstToEnqueue = NULL;
1c005e00:	0006a423          	sw	zero,8(a3)
    channel->base = hal_udma_channel_base(i);
1c005e04:	c6dc                	sw	a5,12(a3)
    channel->callback = udma_event_handler;
1c005e06:	cec8                	sw	a0,28(a3)
  for (unsigned int i=0; i<ARCHI_NB_PERIPH*2; i++) {
1c005e08:	0605                	addi	a2,a2,1
1c005e0a:	02068693          	addi	a3,a3,32
  }
  
  for (int i=0; i<ARCHI_SOC_EVENT_UDMA_NB_EXTRA_EVT; i++)
  {
    __rt_udma_extra_callback[i] = __rt_soc_evt_no_udma;
1c005e0e:	1c0006b7          	lui	a3,0x1c000
1c005e12:	28870613          	addi	a2,a4,648
1c005e16:	73068693          	addi	a3,a3,1840 # 1c000730 <__rt_soc_evt_no_udma>
1c005e1a:	00a250fb          	lp.setupi	x1,10,1c005e22 <__rt_periph_init+0x52>
1c005e1e:	00d6222b          	p.sw	a3,4(a2!)
1c005e22:	0001                	nop
  }

  __rt_socevents_status[0] = 0;
1c005e24:	28072023          	sw	zero,640(a4)
  __rt_socevents_status[1] = 0;
1c005e28:	28072223          	sw	zero,644(a4)
}
1c005e2c:	8082                	ret

1c005e2e <rt_freq_set_and_get>:
void rt_freq_wait_convergence(int fll)
{
}

int rt_freq_set_and_get(rt_freq_domain_e domain, unsigned int freq, unsigned int *out_freq)
{
1c005e2e:	1141                	addi	sp,sp,-16
1c005e30:	c226                	sw	s1,4(sp)
1c005e32:	84ae                	mv	s1,a1
1c005e34:	c606                	sw	ra,12(sp)
1c005e36:	c422                	sw	s0,8(sp)
1c005e38:	c04a                	sw	s2,0(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c005e3a:	30047973          	csrrci	s2,mstatus,8
  __asm__ __volatile__ ("" : : : "memory");
1c005e3e:	1c009437          	lui	s0,0x1c009
  int irq = rt_irq_disable();
  int err = 0;

  rt_trace(RT_TRACE_FREQ, "Setting domain frequency (domain: %d, freq: %d)\n", domain, freq);

  if (domain == RT_FREQ_DOMAIN_CL)
1c005e42:	00153f63          	p.bneimm	a0,1,1c005e60 <rt_freq_set_and_get+0x32>
  {
    // On cluster side, this is straight forward as the fll is not shared
    __rt_fll_set_freq(__RT_FLL_CL, freq);
    __rt_freq_domains[RT_FREQ_DOMAIN_CL] = freq;
1c005e46:	69840413          	addi	s0,s0,1688 # 1c009698 <__rt_freq_domains>
    __rt_fll_set_freq(__RT_FLL_CL, freq);
1c005e4a:	2945                	jal	1c0062fa <__rt_fll_set_freq>
    __rt_freq_domains[RT_FREQ_DOMAIN_CL] = freq;
1c005e4c:	c044                	sw	s1,4(s0)
  __builtin_pulp_spr_write(reg, val);
1c005e4e:	30091073          	csrw	mstatus,s2
  }

  rt_irq_restore(irq);

  return err;
}
1c005e52:	40b2                	lw	ra,12(sp)
1c005e54:	4422                	lw	s0,8(sp)
1c005e56:	4492                	lw	s1,4(sp)
1c005e58:	4902                	lw	s2,0(sp)
1c005e5a:	4501                	li	a0,0
1c005e5c:	0141                	addi	sp,sp,16
1c005e5e:	8082                	ret
    __rt_cbsys_exec(RT_CBSYS_PERIPH_SETFREQ_BEFORE);
1c005e60:	4511                	li	a0,4
1c005e62:	c80ff0ef          	jal	ra,1c0052e2 <__rt_cbsys_exec>
    __rt_fll_set_freq(0, freq);
1c005e66:	85a6                	mv	a1,s1
1c005e68:	4501                	li	a0,0
1c005e6a:	2941                	jal	1c0062fa <__rt_fll_set_freq>
    __rt_cbsys_exec(RT_CBSYS_PERIPH_SETFREQ_AFTER);
1c005e6c:	4515                	li	a0,5
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = freq;
1c005e6e:	68942c23          	sw	s1,1688(s0)
    __rt_cbsys_exec(RT_CBSYS_PERIPH_SETFREQ_AFTER);
1c005e72:	c70ff0ef          	jal	ra,1c0052e2 <__rt_cbsys_exec>
1c005e76:	bfe1                	j	1c005e4e <rt_freq_set_and_get+0x20>

1c005e78 <__rt_freq_init>:

void __rt_freq_init()
{
1c005e78:	1141                	addi	sp,sp,-16
1c005e7a:	c422                	sw	s0,8(sp)
1c005e7c:	c606                	sw	ra,12(sp)

  __rt_flls_constructor();
1c005e7e:	29ad                	jal	1c0062f8 <__rt_flls_constructor>
  return __rt_platform;
1c005e80:	1c0097b7          	lui	a5,0x1c009

  // On all chips only FLL 0 is initialized here as it is shared between periph and soc
  // while FLL 1 is used for cluster only and thus is initialized when the cluster is set on.
  if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c005e84:	2687a783          	lw	a5,616(a5) # 1c009268 <__rt_platform>
1c005e88:	1c009437          	lui	s0,0x1c009
1c005e8c:	0017ae63          	p.beqimm	a5,1,1c005ea8 <__rt_freq_init+0x30>
  {
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = __rt_fll_init(__RT_FLL_FC);
1c005e90:	4501                	li	a0,0
1c005e92:	2989                	jal	1c0062e4 <__rt_fll_init>
1c005e94:	68a42c23          	sw	a0,1688(s0) # 1c009698 <__rt_freq_domains>
  }
  else
  {
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = 40000000;
  }
  __rt_freq_domains[RT_FREQ_DOMAIN_CL] = 0;
1c005e98:	69840413          	addi	s0,s0,1688
1c005e9c:	00042223          	sw	zero,4(s0)

}
1c005ea0:	40b2                	lw	ra,12(sp)
1c005ea2:	4422                	lw	s0,8(sp)
1c005ea4:	0141                	addi	sp,sp,16
1c005ea6:	8082                	ret
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = 40000000;
1c005ea8:	026267b7          	lui	a5,0x2626
1c005eac:	a0078793          	addi	a5,a5,-1536 # 2625a00 <__L2+0x25a5a00>
1c005eb0:	68f42c23          	sw	a5,1688(s0)
1c005eb4:	b7d5                	j	1c005e98 <__rt_freq_init+0x20>

1c005eb6 <SetFllMultDivFactors>:
  if (PMURetentionState.Fields.BootType != COLD_BOOT && PMURetentionState.Fields.ClusterWakeUpState) {
          // ChangePowerSystemState(POWER_SYSTEM_STATE(PMURetentionState.Fields.WakeupState, PMURetentionState.Fields.ClusterWakeUpState), 0);
    __rt_pmu_cluster_power_up(NULL, NULL);
    if (PMU_ClusterIsRunning() && PMURetentionState.Fields.FllClusterRetention) InitOneFll(FLL_CLUSTER, 1);
  }
}
1c005eb6:	100517b3          	p.fl1	a5,a0
1c005eba:	4769                	li	a4,26
1c005ebc:	8f1d                	sub	a4,a4,a5
1c005ebe:	4785                	li	a5,1
1c005ec0:	04f76733          	p.max	a4,a4,a5
1c005ec4:	47a1                	li	a5,8
1c005ec6:	04f74733          	p.min	a4,a4,a5
1c005eca:	fff70693          	addi	a3,a4,-1
1c005ece:	00f55793          	srli	a5,a0,0xf
1c005ed2:	00d797b3          	sll	a5,a5,a3
1c005ed6:	c19c                	sw	a5,0(a1)
1c005ed8:	07be                	slli	a5,a5,0xf
1c005eda:	c218                	sw	a4,0(a2)
1c005edc:	00d7d533          	srl	a0,a5,a3
1c005ee0:	8082                	ret

1c005ee2 <soc_eu_fcEventMask_setEvent>:
1c005ee2:	47fd                	li	a5,31
1c005ee4:	4721                	li	a4,8
1c005ee6:	00f50463          	beq	a0,a5,1c005eee <soc_eu_fcEventMask_setEvent+0xc>
1c005eea:	1501                	addi	a0,a0,-32
1c005eec:	4711                	li	a4,4
1c005eee:	1a1066b7          	lui	a3,0x1a106
1c005ef2:	20e6f603          	p.lw	a2,a4(a3)
1c005ef6:	4785                	li	a5,1
1c005ef8:	00a79533          	sll	a0,a5,a0
1c005efc:	fff54513          	not	a0,a0
1c005f00:	8d71                	and	a0,a0,a2
1c005f02:	00a6e723          	p.sw	a0,a4(a3)
1c005f06:	8082                	ret

1c005f08 <__rt_pmu_cluster_power_down>:
1c005f08:	1c0097b7          	lui	a5,0x1c009
1c005f0c:	2687a783          	lw	a5,616(a5) # 1c009268 <__rt_platform>
1c005f10:	0817a363          	p.beqimm	a5,1,1c005f96 <__rt_pmu_cluster_power_down+0x8e>
1c005f14:	1141                	addi	sp,sp,-16
1c005f16:	1a1046b7          	lui	a3,0x1a104
1c005f1a:	c606                	sw	ra,12(sp)
1c005f1c:	c422                	sw	s0,8(sp)
1c005f1e:	c226                	sw	s1,4(sp)
1c005f20:	c04a                	sw	s2,0(sp)
1c005f22:	0706a683          	lw	a3,112(a3) # 1a104070 <__l1_end+0xa104050>
1c005f26:	1c009737          	lui	a4,0x1c009
1c005f2a:	26c70713          	addi	a4,a4,620 # 1c00926c <SystemStateToSCUFastSeq>
1c005f2e:	00874783          	lbu	a5,8(a4)
1c005f32:	8436                	mv	s0,a3
1c005f34:	c0079933          	p.extractu	s2,a5,0,0
1c005f38:	04193963          	p.bneimm	s2,1,1c005f8a <__rt_pmu_cluster_power_down+0x82>
1c005f3c:	01069613          	slli	a2,a3,0x10
1c005f40:	04064563          	bltz	a2,1c005f8a <__rt_pmu_cluster_power_down+0x82>
1c005f44:	c007b7b3          	p.bclr	a5,a5,0,0
1c005f48:	c0a92433          	p.insert	s0,s2,0,10
1c005f4c:	1a1044b7          	lui	s1,0x1a104
1c005f50:	00f70423          	sb	a5,8(a4)
1c005f54:	0684a823          	sw	s0,112(s1) # 1a104070 <__l1_end+0xa104050>
1c005f58:	4585                	li	a1,1
1c005f5a:	02300513          	li	a0,35
1c005f5e:	e1dff0ef          	jal	ra,1c005d7a <__rt_periph_wait_event>
1c005f62:	4785                	li	a5,1
1c005f64:	00f4a623          	sw	a5,12(s1)
1c005f68:	c0302433          	p.insert	s0,zero,0,3
1c005f6c:	0684a823          	sw	s0,112(s1)
1c005f70:	c0d92433          	p.insert	s0,s2,0,13
1c005f74:	0684a823          	sw	s0,112(s1)
1c005f78:	4422                	lw	s0,8(sp)
1c005f7a:	40b2                	lw	ra,12(sp)
1c005f7c:	4492                	lw	s1,4(sp)
1c005f7e:	4902                	lw	s2,0(sp)
1c005f80:	4585                	li	a1,1
1c005f82:	457d                	li	a0,31
1c005f84:	0141                	addi	sp,sp,16
1c005f86:	df5ff06f          	j	1c005d7a <__rt_periph_wait_event>
1c005f8a:	40b2                	lw	ra,12(sp)
1c005f8c:	4422                	lw	s0,8(sp)
1c005f8e:	4492                	lw	s1,4(sp)
1c005f90:	4902                	lw	s2,0(sp)
1c005f92:	0141                	addi	sp,sp,16
1c005f94:	8082                	ret
1c005f96:	8082                	ret

1c005f98 <SetFllFrequency>:
1c005f98:	7179                	addi	sp,sp,-48
1c005f9a:	d422                	sw	s0,40(sp)
1c005f9c:	d226                	sw	s1,36(sp)
1c005f9e:	1c009437          	lui	s0,0x1c009
1c005fa2:	84aa                	mv	s1,a0
1c005fa4:	d606                	sw	ra,44(sp)
1c005fa6:	852e                	mv	a0,a1
1c005fa8:	26c40413          	addi	s0,s0,620 # 1c00926c <SystemStateToSCUFastSeq>
1c005fac:	0014be63          	p.bneimm	s1,1,1c005fc8 <SetFllFrequency+0x30>
1c005fb0:	00844783          	lbu	a5,8(s0)
1c005fb4:	c0079733          	p.extractu	a4,a5,0,0
1c005fb8:	08172763          	p.beqimm	a4,1,1c006046 <SetFllFrequency+0xae>
1c005fbc:	4501                	li	a0,0
1c005fbe:	50b2                	lw	ra,44(sp)
1c005fc0:	5422                	lw	s0,40(sp)
1c005fc2:	5492                	lw	s1,36(sp)
1c005fc4:	6145                	addi	sp,sp,48
1c005fc6:	8082                	ret
1c005fc8:	ce2d                	beqz	a2,1c006042 <SetFllFrequency+0xaa>
1c005fca:	00844783          	lbu	a5,8(s0)
1c005fce:	03200713          	li	a4,50
1c005fd2:	c21797b3          	p.extractu	a5,a5,1,1
1c005fd6:	97a2                	add	a5,a5,s0
1c005fd8:	00a7c783          	lbu	a5,10(a5)
1c005fdc:	00e787db          	p.mac	a5,a5,a4,zero
1c005fe0:	22678793          	addi	a5,a5,550
1c005fe4:	ecad                	bnez	s1,1c00605e <SetFllFrequency+0xc6>
1c005fe6:	0007a6b7          	lui	a3,0x7a
1c005fea:	eb237737          	lui	a4,0xeb237
1c005fee:	12068693          	addi	a3,a3,288 # 7a120 <__L1Cl+0x6a120>
1c005ff2:	c8070713          	addi	a4,a4,-896 # eb236c80 <pulp__FC+0xeb236c81>
1c005ff6:	42d78733          	p.mac	a4,a5,a3
1c005ffa:	fcb761e3          	bltu	a4,a1,1c005fbc <SetFllFrequency+0x24>
1c005ffe:	c62a                	sw	a0,12(sp)
1c006000:	ddcff0ef          	jal	ra,1c0055dc <__rt_bridge_req_shutdown>
1c006004:	4532                	lw	a0,12(sp)
1c006006:	0870                	addi	a2,sp,28
1c006008:	082c                	addi	a1,sp,24
1c00600a:	eadff0ef          	jal	ra,1c005eb6 <SetFllMultDivFactors>
1c00600e:	4762                	lw	a4,24(sp)
1c006010:	800007b7          	lui	a5,0x80000
1c006014:	1a1006b7          	lui	a3,0x1a100
1c006018:	de0727b3          	p.insert	a5,a4,15,0
1c00601c:	4772                	lw	a4,28(sp)
1c00601e:	c7a727b3          	p.insert	a5,a4,3,26
1c006022:	00449713          	slli	a4,s1,0x4
1c006026:	0711                	addi	a4,a4,4
1c006028:	00f6e723          	p.sw	a5,a4(a3)
1c00602c:	00249793          	slli	a5,s1,0x2
1c006030:	943e                	add	s0,s0,a5
1c006032:	d008                	sw	a0,32(s0)
1c006034:	c808                	sw	a0,16(s0)
1c006036:	f4c1                	bnez	s1,1c005fbe <SetFllFrequency+0x26>
1c006038:	c62a                	sw	a0,12(sp)
1c00603a:	d0cff0ef          	jal	ra,1c005546 <__rt_bridge_set_available>
1c00603e:	4532                	lw	a0,12(sp)
1c006040:	bfbd                	j	1c005fbe <SetFllFrequency+0x26>
1c006042:	f0f1                	bnez	s1,1c006006 <SetFllFrequency+0x6e>
1c006044:	bf6d                	j	1c005ffe <SetFllFrequency+0x66>
1c006046:	d261                	beqz	a2,1c006006 <SetFllFrequency+0x6e>
1c006048:	c21797b3          	p.extractu	a5,a5,1,1
1c00604c:	97a2                	add	a5,a5,s0
1c00604e:	00a7c783          	lbu	a5,10(a5) # 8000000a <pulp__FC+0x8000000b>
1c006052:	03200713          	li	a4,50
1c006056:	00e787db          	p.mac	a5,a5,a4,zero
1c00605a:	22678793          	addi	a5,a5,550
1c00605e:	0006b6b7          	lui	a3,0x6b
1c006062:	eaf5a737          	lui	a4,0xeaf5a
1c006066:	6c068693          	addi	a3,a3,1728 # 6b6c0 <__L1Cl+0x5b6c0>
1c00606a:	5c070713          	addi	a4,a4,1472 # eaf5a5c0 <pulp__FC+0xeaf5a5c1>
1c00606e:	42d78733          	p.mac	a4,a5,a3
1c006072:	f8a77ae3          	bleu	a0,a4,1c006006 <SetFllFrequency+0x6e>
1c006076:	b799                	j	1c005fbc <SetFllFrequency+0x24>

1c006078 <InitOneFll>:
1c006078:	7179                	addi	sp,sp,-48
1c00607a:	00451713          	slli	a4,a0,0x4
1c00607e:	ce4e                	sw	s3,28(sp)
1c006080:	1a1007b7          	lui	a5,0x1a100
1c006084:	00470993          	addi	s3,a4,4
1c006088:	d606                	sw	ra,44(sp)
1c00608a:	d422                	sw	s0,40(sp)
1c00608c:	d226                	sw	s1,36(sp)
1c00608e:	d04a                	sw	s2,32(sp)
1c006090:	2137f783          	p.lw	a5,s3(a5)
1c006094:	1c009437          	lui	s0,0x1c009
1c006098:	26c40413          	addi	s0,s0,620 # 1c00926c <SystemStateToSCUFastSeq>
1c00609c:	00251913          	slli	s2,a0,0x2
1c0060a0:	c585                	beqz	a1,1c0060c8 <InitOneFll+0x50>
1c0060a2:	c7a79733          	p.extractu	a4,a5,3,26
1c0060a6:	1007d7b3          	p.exthz	a5,a5
1c0060aa:	07be                	slli	a5,a5,0xf
1c0060ac:	c701                	beqz	a4,1c0060b4 <InitOneFll+0x3c>
1c0060ae:	177d                	addi	a4,a4,-1
1c0060b0:	00e7d7b3          	srl	a5,a5,a4
1c0060b4:	944a                	add	s0,s0,s2
1c0060b6:	d01c                	sw	a5,32(s0)
1c0060b8:	c81c                	sw	a5,16(s0)
1c0060ba:	50b2                	lw	ra,44(sp)
1c0060bc:	5422                	lw	s0,40(sp)
1c0060be:	5492                	lw	s1,36(sp)
1c0060c0:	5902                	lw	s2,32(sp)
1c0060c2:	49f2                	lw	s3,28(sp)
1c0060c4:	6145                	addi	sp,sp,48
1c0060c6:	8082                	ret
1c0060c8:	0007d363          	bgez	a5,1c0060ce <InitOneFll+0x56>
1c0060cc:	c105                	beqz	a0,1c0060ec <InitOneFll+0x74>
1c0060ce:	810047b7          	lui	a5,0x81004
1c0060d2:	1a1006b7          	lui	a3,0x1a100
1c0060d6:	00870613          	addi	a2,a4,8
1c0060da:	10778793          	addi	a5,a5,263 # 81004107 <pulp__FC+0x81004108>
1c0060de:	00f6e623          	p.sw	a5,a2(a3)
1c0060e2:	014c04b7          	lui	s1,0x14c0
1c0060e6:	0731                	addi	a4,a4,12
1c0060e8:	0096e723          	p.sw	s1,a4(a3)
1c0060ec:	02faf537          	lui	a0,0x2faf
1c0060f0:	0070                	addi	a2,sp,12
1c0060f2:	002c                	addi	a1,sp,8
1c0060f4:	08050513          	addi	a0,a0,128 # 2faf080 <__L2+0x2f2f080>
1c0060f8:	dbfff0ef          	jal	ra,1c005eb6 <SetFllMultDivFactors>
1c0060fc:	47a2                	lw	a5,8(sp)
1c0060fe:	c00004b7          	lui	s1,0xc0000
1c006102:	de07a4b3          	p.insert	s1,a5,15,0
1c006106:	47b2                	lw	a5,12(sp)
1c006108:	c7a7a4b3          	p.insert	s1,a5,3,26
1c00610c:	1a1007b7          	lui	a5,0x1a100
1c006110:	0097e9a3          	p.sw	s1,s3(a5)
1c006114:	944a                	add	s0,s0,s2
1c006116:	d008                	sw	a0,32(s0)
1c006118:	c808                	sw	a0,16(s0)
1c00611a:	b745                	j	1c0060ba <InitOneFll+0x42>

1c00611c <__rt_pmu_cluster_power_up>:
1c00611c:	1141                	addi	sp,sp,-16
1c00611e:	c226                	sw	s1,4(sp)
1c006120:	1c0094b7          	lui	s1,0x1c009
1c006124:	c606                	sw	ra,12(sp)
1c006126:	c422                	sw	s0,8(sp)
1c006128:	c04a                	sw	s2,0(sp)
1c00612a:	26c48793          	addi	a5,s1,620 # 1c00926c <SystemStateToSCUFastSeq>
1c00612e:	0087c783          	lbu	a5,8(a5) # 1a100008 <__l1_end+0xa0fffe8>
1c006132:	4501                	li	a0,0
1c006134:	c00797b3          	p.extractu	a5,a5,0,0
1c006138:	e785                	bnez	a5,1c006160 <__rt_pmu_cluster_power_up+0x44>
1c00613a:	1c0097b7          	lui	a5,0x1c009
1c00613e:	2687a783          	lw	a5,616(a5) # 1c009268 <__rt_platform>
1c006142:	26c48493          	addi	s1,s1,620
1c006146:	0217b363          	p.bneimm	a5,1,1c00616c <__rt_pmu_cluster_power_up+0x50>
1c00614a:	1a1047b7          	lui	a5,0x1a104
1c00614e:	0007a623          	sw	zero,12(a5) # 1a10400c <__l1_end+0xa103fec>
1c006152:	0084c783          	lbu	a5,8(s1)
1c006156:	4505                	li	a0,1
1c006158:	c007c7b3          	p.bset	a5,a5,0,0
1c00615c:	00f48423          	sb	a5,8(s1)
1c006160:	40b2                	lw	ra,12(sp)
1c006162:	4422                	lw	s0,8(sp)
1c006164:	4492                	lw	s1,4(sp)
1c006166:	4902                	lw	s2,0(sp)
1c006168:	0141                	addi	sp,sp,16
1c00616a:	8082                	ret
1c00616c:	1a104437          	lui	s0,0x1a104
1c006170:	07042403          	lw	s0,112(s0) # 1a104070 <__l1_end+0xa104050>
1c006174:	c0a417b3          	p.extractu	a5,s0,0,10
1c006178:	ef89                	bnez	a5,1c006192 <__rt_pmu_cluster_power_up+0x76>
1c00617a:	4785                	li	a5,1
1c00617c:	c0a7a433          	p.insert	s0,a5,0,10
1c006180:	1a1047b7          	lui	a5,0x1a104
1c006184:	0687a823          	sw	s0,112(a5) # 1a104070 <__l1_end+0xa104050>
1c006188:	4585                	li	a1,1
1c00618a:	02300513          	li	a0,35
1c00618e:	bedff0ef          	jal	ra,1c005d7a <__rt_periph_wait_event>
1c006192:	4785                	li	a5,1
1c006194:	c037a433          	p.insert	s0,a5,0,3
1c006198:	1a104937          	lui	s2,0x1a104
1c00619c:	06892823          	sw	s0,112(s2) # 1a104070 <__l1_end+0xa104050>
1c0061a0:	4585                	li	a1,1
1c0061a2:	457d                	li	a0,31
1c0061a4:	bd7ff0ef          	jal	ra,1c005d7a <__rt_periph_wait_event>
1c0061a8:	00092623          	sw	zero,12(s2)
1c0061ac:	c0d02433          	p.insert	s0,zero,0,13
1c0061b0:	06892823          	sw	s0,112(s2)
1c0061b4:	c0a02433          	p.insert	s0,zero,0,10
1c0061b8:	06892823          	sw	s0,112(s2)
1c0061bc:	4585                	li	a1,1
1c0061be:	02300513          	li	a0,35
1c0061c2:	bb9ff0ef          	jal	ra,1c005d7a <__rt_periph_wait_event>
1c0061c6:	01c4c783          	lbu	a5,28(s1)
1c0061ca:	0207f793          	andi	a5,a5,32
1c0061ce:	e789                	bnez	a5,1c0061d8 <__rt_pmu_cluster_power_up+0xbc>
1c0061d0:	4581                	li	a1,0
1c0061d2:	4505                	li	a0,1
1c0061d4:	ea5ff0ef          	jal	ra,1c006078 <InitOneFll>
1c0061d8:	c0e44433          	p.bset	s0,s0,0,14
1c0061dc:	1a1047b7          	lui	a5,0x1a104
1c0061e0:	0687a823          	sw	s0,112(a5) # 1a104070 <__l1_end+0xa104050>
1c0061e4:	b7bd                	j	1c006152 <__rt_pmu_cluster_power_up+0x36>

1c0061e6 <InitFlls>:

  }
}

void  __attribute__ ((noinline)) InitFlls()
{
1c0061e6:	1141                	addi	sp,sp,-16
1c0061e8:	c422                	sw	s0,8(sp)
  __rt_bridge_req_shutdown();

  InitOneFll(FLL_SOC, PMURetentionState.Fields.FllSoCRetention);
1c0061ea:	1c009437          	lui	s0,0x1c009
{
1c0061ee:	c606                	sw	ra,12(sp)
  InitOneFll(FLL_SOC, PMURetentionState.Fields.FllSoCRetention);
1c0061f0:	26c40413          	addi	s0,s0,620 # 1c00926c <SystemStateToSCUFastSeq>
  __rt_bridge_req_shutdown();
1c0061f4:	be8ff0ef          	jal	ra,1c0055dc <__rt_bridge_req_shutdown>
  InitOneFll(FLL_SOC, PMURetentionState.Fields.FllSoCRetention);
1c0061f8:	01c44583          	lbu	a1,28(s0)
1c0061fc:	4501                	li	a0,0
1c0061fe:	c04595b3          	p.extractu	a1,a1,0,4
1c006202:	e77ff0ef          	jal	ra,1c006078 <InitOneFll>
#define PMU_ERROR_CLUSTER_STATE_CHANGE_FAILED   (0x1<<4)

extern void 		   InitPMUDriver();

static inline int 	   PMU_ClusterIsDown()    { return (CLUSTER_STATE(PMUState.State)==CLUSTER_OFF);}
static inline int 	   PMU_ClusterIsRunning() { return (CLUSTER_STATE(PMUState.State)==CLUSTER_ON);}
1c006206:	00844783          	lbu	a5,8(s0)
1c00620a:	c00797b3          	p.extractu	a5,a5,0,0
  if (PMU_ClusterIsRunning()) InitOneFll(FLL_CLUSTER, PMURetentionState.Fields.FllClusterRetention);
1c00620e:	0017b963          	p.bneimm	a5,1,1c006220 <InitFlls+0x3a>
1c006212:	01c44583          	lbu	a1,28(s0)
1c006216:	4505                	li	a0,1
1c006218:	c05595b3          	p.extractu	a1,a1,0,5
1c00621c:	e5dff0ef          	jal	ra,1c006078 <InitOneFll>

#ifdef __RT_USE_BRIDGE
  __rt_bridge_set_available();
#endif
}
1c006220:	4422                	lw	s0,8(sp)
1c006222:	40b2                	lw	ra,12(sp)
1c006224:	0141                	addi	sp,sp,16
  __rt_bridge_set_available();
1c006226:	b20ff06f          	j	1c005546 <__rt_bridge_set_available>

1c00622a <__rt_pmu_init>:
1c00622a:	1c0097b7          	lui	a5,0x1c009
  if (rt_platform() == ARCHI_PLATFORM_FPGA) {
1c00622e:	2687a783          	lw	a5,616(a5) # 1c009268 <__rt_platform>
1c006232:	0a17a863          	p.beqimm	a5,1,1c0062e2 <__rt_pmu_init+0xb8>
{
1c006236:	1141                	addi	sp,sp,-16
  __rt_wakeup_use_fast = 0;
1c006238:	1c0097b7          	lui	a5,0x1c009
  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, PMU_DCDC_CONFIG_OFFSET);
1c00623c:	1a104637          	lui	a2,0x1a104
{
1c006240:	c606                	sw	ra,12(sp)
  __rt_wakeup_use_fast = 0;
1c006242:	6a07a023          	sw	zero,1696(a5) # 1c0096a0 <__rt_wakeup_use_fast>
1c006246:	10062703          	lw	a4,256(a2) # 1a104100 <__l1_end+0xa1040e0>
  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, PMU_RETENTION_CONFIG_OFFSET);
1c00624a:	10462683          	lw	a3,260(a2)
  PMURetentionState.Raw = GetRetentiveState();
1c00624e:	1c0097b7          	lui	a5,0x1c009
1c006252:	26c78793          	addi	a5,a5,620 # 1c00926c <SystemStateToSCUFastSeq>
1c006256:	cfd4                	sw	a3,28(a5)
  PMUState.State = RetPMUStateToPMUState[PMURetentionState.Fields.WakeupState];
1c006258:	c2e696b3          	p.extractu	a3,a3,1,14
1c00625c:	96be                	add	a3,a3,a5
1c00625e:	0286c683          	lbu	a3,40(a3) # 1a100028 <__l1_end+0xa100008>
  PMUState.DCDC_Settings[REGU_OFF] = 0;
1c006262:	000786a3          	sb	zero,13(a5)
  PMUState.State = RetPMUStateToPMUState[PMURetentionState.Fields.WakeupState];
1c006266:	00d78423          	sb	a3,8(a5)
  PMUState.DCDC_Settings[REGU_NV]  = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Nominal*8);
1c00626a:	c80716b3          	p.extractu	a3,a4,4,0
1c00626e:	00d78523          	sb	a3,10(a5)
  PMUState.DCDC_Settings[REGU_LV]  = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Low*8);
1c006272:	c90716b3          	p.extractu	a3,a4,4,16
  PMUState.DCDC_Settings[REGU_RET] = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Retentive*8);
1c006276:	c9871733          	p.extractu	a4,a4,4,24
  PMUState.DCDC_Settings[REGU_LV]  = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Low*8);
1c00627a:	00d785a3          	sb	a3,11(a5)
  PMUState.DCDC_Settings[REGU_RET] = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Retentive*8);
1c00627e:	00e78623          	sb	a4,12(a5)
  Bypass.Raw = GetPMUBypass();
1c006282:	07062783          	lw	a5,112(a2)
  Bypass.Fields.Bypass = 1;
1c006286:	4705                	li	a4,1
1c006288:	c00727b3          	p.insert	a5,a4,0,0
  Bypass.Fields.BypassClock = 1;
1c00628c:	c09727b3          	p.insert	a5,a4,0,9
  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET, Value);
1c006290:	06f62823          	sw	a5,112(a2)
  InitFlls();
1c006294:	3f89                	jal	1c0061e6 <InitFlls>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_CLUSTER_ON_OFF);
1c006296:	457d                	li	a0,31
1c006298:	c4bff0ef          	jal	ra,1c005ee2 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_MSP);
1c00629c:	02000513          	li	a0,32
1c0062a0:	c43ff0ef          	jal	ra,1c005ee2 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_ICU_MODE_CHANGED);
1c0062a4:	02100513          	li	a0,33
1c0062a8:	c3bff0ef          	jal	ra,1c005ee2 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_ICU_OK);
1c0062ac:	02200513          	li	a0,34
1c0062b0:	c33ff0ef          	jal	ra,1c005ee2 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_ICU_DELAYED);
1c0062b4:	02300513          	li	a0,35
1c0062b8:	c2bff0ef          	jal	ra,1c005ee2 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_PICL_OK);
1c0062bc:	02400513          	li	a0,36
1c0062c0:	c23ff0ef          	jal	ra,1c005ee2 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_SCU_OK);
1c0062c4:	02500513          	li	a0,37
1c0062c8:	c1bff0ef          	jal	ra,1c005ee2 <soc_eu_fcEventMask_setEvent>
  PMU_Write(DLC_IMR, 0x7);
1c0062cc:	1a1077b7          	lui	a5,0x1a107
1c0062d0:	471d                	li	a4,7
1c0062d2:	00e7a623          	sw	a4,12(a5) # 1a10700c <__l1_end+0xa106fec>
  PMU_Write(DLC_IFR, (MAESTRO_EVENT_PICL_OK|MAESTRO_EVENT_SCU_OK));
1c0062d6:	4761                	li	a4,24
1c0062d8:	00e7a823          	sw	a4,16(a5)
}
1c0062dc:	40b2                	lw	ra,12(sp)
1c0062de:	0141                	addi	sp,sp,16
1c0062e0:	8082                	ret
1c0062e2:	8082                	ret

1c0062e4 <__rt_fll_init>:


unsigned int __rt_fll_init(int fll)
{
  return FllsFrequency[fll];
1c0062e4:	00251793          	slli	a5,a0,0x2
1c0062e8:	1c009537          	lui	a0,0x1c009
1c0062ec:	26c50513          	addi	a0,a0,620 # 1c00926c <SystemStateToSCUFastSeq>
1c0062f0:	953e                	add	a0,a0,a5
}
1c0062f2:	5108                	lw	a0,32(a0)
1c0062f4:	8082                	ret

1c0062f6 <__rt_fll_deinit>:

void __rt_fll_deinit(int fll)
{
}
1c0062f6:	8082                	ret

1c0062f8 <__rt_flls_constructor>:

void __rt_flls_constructor()
{
}
1c0062f8:	8082                	ret

1c0062fa <__rt_fll_set_freq>:

unsigned int __rt_fll_set_freq(int fll, unsigned int frequency)
{
  return SetFllFrequency(fll, frequency, 0);
1c0062fa:	4601                	li	a2,0
1c0062fc:	c9dff06f          	j	1c005f98 <SetFllFrequency>

1c006300 <__rt_init_cluster_data>:
{
#if defined(EU_VERSION) && EU_VERSION >= 3
  eu_evt_maskSet((1<<PULP_DISPATCH_EVENT) | (1<<PULP_HW_BAR_EVENT) | (1<<PULP_MUTEX_EVENT));
  rt_team_fork(rt_nb_pe(), cluster_pe_start, NULL);
#endif
}
1c006300:	04050713          	addi	a4,a0,64
1c006304:	00400793          	li	a5,4
1c006308:	01671613          	slli	a2,a4,0x16
1c00630c:	e6c7b7b3          	p.bclr	a5,a5,19,12
1c006310:	1c0096b7          	lui	a3,0x1c009
1c006314:	97b2                	add	a5,a5,a2
1c006316:	6d068693          	addi	a3,a3,1744 # 1c0096d0 <_bss_end>
1c00631a:	01c00713          	li	a4,28
1c00631e:	8f95                	sub	a5,a5,a3
1c006320:	00f685b3          	add	a1,a3,a5
1c006324:	02e04963          	bgtz	a4,1c006356 <__rt_init_cluster_data+0x56>
1c006328:	1c0097b7          	lui	a5,0x1c009
1c00632c:	02800713          	li	a4,40
1c006330:	6a878793          	addi	a5,a5,1704 # 1c0096a8 <__rt_fc_cluster_data>
1c006334:	42e507b3          	p.mac	a5,a0,a4
1c006338:	00201737          	lui	a4,0x201
1c00633c:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c006340:	9732                	add	a4,a4,a2
1c006342:	cb98                	sw	a4,16(a5)
1c006344:	00400713          	li	a4,4
1c006348:	e6c73733          	p.bclr	a4,a4,19,12
1c00634c:	9732                	add	a4,a4,a2
1c00634e:	0007a423          	sw	zero,8(a5)
1c006352:	cbd8                	sw	a4,20(a5)
1c006354:	8082                	ret
1c006356:	0046a80b          	p.lw	a6,4(a3!)
1c00635a:	1771                	addi	a4,a4,-4
1c00635c:	0105a023          	sw	a6,0(a1)
1c006360:	b7c1                	j	1c006320 <__rt_init_cluster_data+0x20>

1c006362 <__rt_cluster_init>:
1c006362:	1c009537          	lui	a0,0x1c009
1c006366:	1141                	addi	sp,sp,-16
1c006368:	02800613          	li	a2,40
1c00636c:	4581                	li	a1,0
1c00636e:	6a850513          	addi	a0,a0,1704 # 1c0096a8 <__rt_fc_cluster_data>
1c006372:	c606                	sw	ra,12(sp)
1c006374:	0a4010ef          	jal	ra,1c007418 <memset>
1c006378:	1c0085b7          	lui	a1,0x1c008
1c00637c:	7f458593          	addi	a1,a1,2036 # 1c0087f4 <__rt_dma_2d>
1c006380:	4525                	li	a0,9
1c006382:	db7fe0ef          	jal	ra,1c005138 <rt_irq_set_handler>
1c006386:	1c0005b7          	lui	a1,0x1c000
1c00638a:	44658593          	addi	a1,a1,1094 # 1c000446 <__rt_remote_enqueue_event>
1c00638e:	4505                	li	a0,1
1c006390:	da9fe0ef          	jal	ra,1c005138 <rt_irq_set_handler>
1c006394:	4789                	li	a5,2
1c006396:	00204737          	lui	a4,0x204
1c00639a:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
1c00639e:	00f72423          	sw	a5,8(a4)
1c0063a2:	1c0005b7          	lui	a1,0x1c000
1c0063a6:	40e58593          	addi	a1,a1,1038 # 1c00040e <__rt_bridge_enqueue_event>
1c0063aa:	4511                	li	a0,4
1c0063ac:	d8dfe0ef          	jal	ra,1c005138 <rt_irq_set_handler>
1c0063b0:	47c1                	li	a5,16
1c0063b2:	00204737          	lui	a4,0x204
1c0063b6:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
1c0063ba:	00f72423          	sw	a5,8(a4)
1c0063be:	40b2                	lw	ra,12(sp)
1c0063c0:	4501                	li	a0,0
1c0063c2:	0141                	addi	sp,sp,16
1c0063c4:	8082                	ret

1c0063c6 <__rt_cluster_mount_step>:
{
1c0063c6:	7179                	addi	sp,sp,-48
1c0063c8:	ce4e                	sw	s3,28(sp)
1c0063ca:	cc52                	sw	s4,24(sp)
      plp_ctrl_core_bootaddr_set_remote(cid, i, ((int)_start) & 0xffffff00);
1c0063cc:	1c000a37          	lui	s4,0x1c000
  return (void *)(ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ((int)data & 0xFFF));
1c0063d0:	00400993          	li	s3,4
1c0063d4:	080a0a13          	addi	s4,s4,128 # 1c000080 <_start>
{
1c0063d8:	d422                	sw	s0,40(sp)
1c0063da:	d606                	sw	ra,44(sp)
1c0063dc:	d226                	sw	s1,36(sp)
1c0063de:	d04a                	sw	s2,32(sp)
1c0063e0:	ca56                	sw	s5,20(sp)
1c0063e2:	842a                	mv	s0,a0
1c0063e4:	e6c9b9b3          	p.bclr	s3,s3,19,12
      plp_ctrl_core_bootaddr_set_remote(cid, i, ((int)_start) & 0xffffff00);
1c0063e8:	ce0a3a33          	p.bclr	s4,s4,7,0
    switch (cluster->state)
1c0063ec:	4c5c                	lw	a5,28(s0)
1c0063ee:	0217ad63          	p.beqimm	a5,1,1c006428 <__rt_cluster_mount_step+0x62>
1c0063f2:	0c27a663          	p.beqimm	a5,2,1c0064be <__rt_cluster_mount_step+0xf8>
1c0063f6:	e3e1                	bnez	a5,1c0064b6 <__rt_cluster_mount_step+0xf0>
  int cid = cluster->cid;
1c0063f8:	5018                	lw	a4,32(s0)
  cluster->powered_up = 0;
1c0063fa:	00042c23          	sw	zero,24(s0)
  if (cid == 0)
1c0063fe:	eb01                	bnez	a4,1c00640e <__rt_cluster_mount_step+0x48>
    cluster->powered_up = __rt_pmu_cluster_power_up(cluster->mount_event, &pending);
1c006400:	5048                	lw	a0,36(s0)
1c006402:	006c                	addi	a1,sp,12
    int pending = 0;
1c006404:	c602                	sw	zero,12(sp)
    cluster->powered_up = __rt_pmu_cluster_power_up(cluster->mount_event, &pending);
1c006406:	d17ff0ef          	jal	ra,1c00611c <__rt_pmu_cluster_power_up>
    return pending;
1c00640a:	47b2                	lw	a5,12(sp)
    cluster->powered_up = __rt_pmu_cluster_power_up(cluster->mount_event, &pending);
1c00640c:	cc08                	sw	a0,24(s0)
    cluster->state++;
1c00640e:	4c58                	lw	a4,28(s0)
1c006410:	0705                	addi	a4,a4,1
1c006412:	cc58                	sw	a4,28(s0)
  while(!end)
1c006414:	dfe1                	beqz	a5,1c0063ec <__rt_cluster_mount_step+0x26>
}
1c006416:	50b2                	lw	ra,44(sp)
1c006418:	5422                	lw	s0,40(sp)
1c00641a:	5492                	lw	s1,36(sp)
1c00641c:	5902                	lw	s2,32(sp)
1c00641e:	49f2                	lw	s3,28(sp)
1c006420:	4a62                	lw	s4,24(sp)
1c006422:	4ad2                	lw	s5,20(sp)
1c006424:	6145                	addi	sp,sp,48
1c006426:	8082                	ret
1c006428:	02042a83          	lw	s5,32(s0)
1c00642c:	040a8493          	addi	s1,s5,64
1c006430:	04da                	slli	s1,s1,0x16
1c006432:	009987b3          	add	a5,s3,s1
  pool->first_call_fc_for_cl = NULL;
1c006436:	0007a023          	sw	zero,0(a5)
  pool->first_call_fc = NULL;
1c00643a:	0007a223          	sw	zero,4(a5)
  pool->last_call_fc = NULL;
1c00643e:	0007a423          	sw	zero,8(a5)
  __rt_cluster_fc_task_lock = 0;
1c006442:	100007b7          	lui	a5,0x10000
1c006446:	0007ae23          	sw	zero,28(a5) # 1000001c <__rt_cluster_fc_task_lock>
  return __rt_platform;
1c00644a:	1c0097b7          	lui	a5,0x1c009
    if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c00644e:	2687a783          	lw	a5,616(a5) # 1c009268 <__rt_platform>
1c006452:	0017af63          	p.beqimm	a5,1,1c006470 <__rt_cluster_mount_step+0xaa>
      int init_freq = __rt_fll_init(__RT_FLL_CL);
1c006456:	4505                	li	a0,1
1c006458:	e8dff0ef          	jal	ra,1c0062e4 <__rt_fll_init>

  #if defined(FLL_VERSION)

  static inline int rt_freq_get(rt_freq_domain_e domain)
  {
    return __rt_freq_domains[domain];
1c00645c:	1c0097b7          	lui	a5,0x1c009
1c006460:	69878793          	addi	a5,a5,1688 # 1c009698 <__rt_freq_domains>
1c006464:	43cc                	lw	a1,4(a5)
      if (freq)
1c006466:	c9b1                	beqz	a1,1c0064ba <__rt_cluster_mount_step+0xf4>
    return rt_freq_set_and_get(domain, freq, NULL);
1c006468:	4601                	li	a2,0
1c00646a:	4505                	li	a0,1
1c00646c:	9c3ff0ef          	jal	ra,1c005e2e <rt_freq_set_and_get>
    IP_WRITE(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid), ARCHI_CLUSTER_CTRL_CLUSTER_CLK_GATE, 1);
1c006470:	00200937          	lui	s2,0x200
1c006474:	01248733          	add	a4,s1,s2
1c006478:	4785                	li	a5,1
1c00647a:	02f72023          	sw	a5,32(a4)
    __rt_init_cluster_data(cid);
1c00647e:	8556                	mv	a0,s5
1c006480:	e81ff0ef          	jal	ra,1c006300 <__rt_init_cluster_data>
    __rt_alloc_init_l1(cid);
1c006484:	8556                	mv	a0,s5
1c006486:	ca6ff0ef          	jal	ra,1c00592c <__rt_alloc_init_l1>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_ICACHE_CTRL_OFFSET, 0xFFFFFFFF);
1c00648a:	002017b7          	lui	a5,0x201
1c00648e:	40078793          	addi	a5,a5,1024 # 201400 <__L2+0x181400>
1c006492:	577d                	li	a4,-1
1c006494:	04090913          	addi	s2,s2,64 # 200040 <__L2+0x180040>
1c006498:	00e4e7a3          	p.sw	a4,a5(s1)
1c00649c:	9926                	add	s2,s2,s1
1c00649e:	008250fb          	lp.setupi	x1,8,1c0064a6 <__rt_cluster_mount_step+0xe0>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + 0x40 + core*4, bootAddr);
1c0064a2:	0149222b          	p.sw	s4,4(s2!)
1c0064a6:	0001                	nop
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + EOC_FETCH_OFFSET, mask);
1c0064a8:	002007b7          	lui	a5,0x200
1c0064ac:	07a1                	addi	a5,a5,8
1c0064ae:	0ff00713          	li	a4,255
1c0064b2:	00e4e7a3          	p.sw	a4,a5(s1)
    switch (cluster->state)
1c0064b6:	4781                	li	a5,0
1c0064b8:	bf99                	j	1c00640e <__rt_cluster_mount_step+0x48>
    __rt_freq_domains[domain] = freq;
1c0064ba:	c3c8                	sw	a0,4(a5)
1c0064bc:	bf55                	j	1c006470 <__rt_cluster_mount_step+0xaa>
        __rt_event_restore(cluster->mount_event);
1c0064be:	505c                	lw	a5,36(s0)
  event->implem.pending = event->implem.saved_pending;
1c0064c0:	5bd8                	lw	a4,52(a5)
1c0064c2:	d3d8                	sw	a4,36(a5)
  event->arg[0] = (uintptr_t)event->implem.saved_callback;
1c0064c4:	57d8                	lw	a4,44(a5)
1c0064c6:	c3d8                	sw	a4,4(a5)
  event->arg[1] = (uintptr_t)event->implem.saved_arg;
1c0064c8:	5b98                	lw	a4,48(a5)
1c0064ca:	c798                	sw	a4,8(a5)
  event->implem.saved_pending = 0;
1c0064cc:	0207aa23          	sw	zero,52(a5) # 200034 <__L2+0x180034>
        __rt_event_enqueue(cluster->mount_event);
1c0064d0:	505c                	lw	a5,36(s0)
  if (sched->first) {
1c0064d2:	01c02603          	lw	a2,28(zero) # 1c <_l1_preload_size>
1c0064d6:	01c00693          	li	a3,28
  event->next = NULL;
1c0064da:	0007a023          	sw	zero,0(a5)
  if (sched->first) {
1c0064de:	c611                	beqz	a2,1c0064ea <__rt_cluster_mount_step+0x124>
    sched->last->next = event;
1c0064e0:	42d8                	lw	a4,4(a3)
1c0064e2:	c31c                	sw	a5,0(a4)
  sched->last = event;
1c0064e4:	c2dc                	sw	a5,4(a3)
        end = 1;
1c0064e6:	4785                	li	a5,1
1c0064e8:	b71d                	j	1c00640e <__rt_cluster_mount_step+0x48>
    sched->first = event;
1c0064ea:	00f02e23          	sw	a5,28(zero) # 1c <_l1_preload_size>
1c0064ee:	bfdd                	j	1c0064e4 <__rt_cluster_mount_step+0x11e>

1c0064f0 <pi_cluster_conf_init>:
  conf->id = 0;
1c0064f0:	00052223          	sw	zero,4(a0)
}
1c0064f4:	8082                	ret

1c0064f6 <pi_cluster_open>:
{
1c0064f6:	1101                	addi	sp,sp,-32
1c0064f8:	ce06                	sw	ra,28(sp)
1c0064fa:	cc22                	sw	s0,24(sp)
1c0064fc:	ca26                	sw	s1,20(sp)
1c0064fe:	c84a                	sw	s2,16(sp)
1c006500:	c64e                	sw	s3,12(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c006502:	30047973          	csrrci	s2,mstatus,8
  struct pi_cluster_conf *conf = (struct pi_cluster_conf *)cluster_dev->config;
1c006506:	00452983          	lw	s3,4(a0)
  cluster_dev->data = (void *)&__rt_fc_cluster_data[cid];
1c00650a:	1c0094b7          	lui	s1,0x1c009
1c00650e:	02800793          	li	a5,40
  int cid = conf->id;
1c006512:	0049a703          	lw	a4,4(s3)
  cluster_dev->data = (void *)&__rt_fc_cluster_data[cid];
1c006516:	6a848493          	addi	s1,s1,1704 # 1c0096a8 <__rt_fc_cluster_data>
1c00651a:	42f704b3          	p.mac	s1,a4,a5
1c00651e:	c504                	sw	s1,8(a0)
  rt_event_t *event = __rt_wait_event_prepare_blocking();
1c006520:	986ff0ef          	jal	ra,1c0056a6 <__rt_wait_event_prepare_blocking>
  if (rt_is_fc() || (cid && !rt_has_fc()))
1c006524:	02000713          	li	a4,32
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c006528:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c00652c:	ca5797b3          	p.extractu	a5,a5,5,5
  rt_event_t *event = __rt_wait_event_prepare_blocking();
1c006530:	842a                	mv	s0,a0
  if (rt_is_fc() || (cid && !rt_has_fc()))
1c006532:	04e79563          	bne	a5,a4,1c00657c <pi_cluster_open+0x86>
  event->implem.saved_pending = event->implem.pending;
1c006536:	515c                	lw	a5,36(a0)
    cluster->state = RT_CLUSTER_MOUNT_START;
1c006538:	0004ae23          	sw	zero,28(s1)
    cluster->mount_event = event;
1c00653c:	d0c8                	sw	a0,36(s1)
1c00653e:	d95c                	sw	a5,52(a0)
  event->implem.saved_callback = (void (*)(void *))event->arg[0];
1c006540:	415c                	lw	a5,4(a0)
  event->implem.keep = 0;
1c006542:	02052423          	sw	zero,40(a0)
  event->implem.saved_callback = (void (*)(void *))event->arg[0];
1c006546:	d55c                	sw	a5,44(a0)
  event->implem.saved_arg = (void *)event->arg[1];
1c006548:	451c                	lw	a5,8(a0)
  event->arg[1] = (uintptr_t)arg;
1c00654a:	c504                	sw	s1,8(a0)
  event->implem.saved_arg = (void *)event->arg[1];
1c00654c:	d91c                	sw	a5,48(a0)
  event->arg[0] = (uintptr_t)callback;
1c00654e:	1c0067b7          	lui	a5,0x1c006
1c006552:	3c678793          	addi	a5,a5,966 # 1c0063c6 <__rt_cluster_mount_step>
1c006556:	c15c                	sw	a5,4(a0)
  event->implem.pending = 1;  
1c006558:	4785                	li	a5,1
1c00655a:	d15c                	sw	a5,36(a0)
    __rt_cluster_mount_step((void *)cluster);
1c00655c:	8526                	mv	a0,s1
1c00655e:	e69ff0ef          	jal	ra,1c0063c6 <__rt_cluster_mount_step>
  __rt_wait_event(event);
1c006562:	8522                	mv	a0,s0
1c006564:	a92ff0ef          	jal	ra,1c0057f6 <__rt_wait_event>
  __builtin_pulp_spr_write(reg, val);
1c006568:	30091073          	csrw	mstatus,s2
}
1c00656c:	40f2                	lw	ra,28(sp)
1c00656e:	4462                	lw	s0,24(sp)
1c006570:	44d2                	lw	s1,20(sp)
1c006572:	4942                	lw	s2,16(sp)
1c006574:	49b2                	lw	s3,12(sp)
1c006576:	4501                	li	a0,0
1c006578:	6105                	addi	sp,sp,32
1c00657a:	8082                	ret
  if (__rt_cluster_mount(&__rt_fc_cluster_data[cid], conf->id, 0, event))
1c00657c:	0049a483          	lw	s1,4(s3)
    __rt_init_cluster_data(cid);
1c006580:	8526                	mv	a0,s1
1c006582:	d7fff0ef          	jal	ra,1c006300 <__rt_init_cluster_data>
1c006586:	04048513          	addi	a0,s1,64
1c00658a:	002017b7          	lui	a5,0x201
1c00658e:	055a                	slli	a0,a0,0x16
1c006590:	40078793          	addi	a5,a5,1024 # 201400 <__L2+0x181400>
1c006594:	577d                	li	a4,-1
1c006596:	00e567a3          	p.sw	a4,a5(a0)
1c00659a:	002007b7          	lui	a5,0x200
      plp_ctrl_core_bootaddr_set_remote(cid, i, ((int)_start) & 0xffffff00);
1c00659e:	1c000737          	lui	a4,0x1c000
1c0065a2:	04478793          	addi	a5,a5,68 # 200044 <__L2+0x180044>
1c0065a6:	08070713          	addi	a4,a4,128 # 1c000080 <_start>
1c0065aa:	97aa                	add	a5,a5,a0
1c0065ac:	ce073733          	p.bclr	a4,a4,7,0
1c0065b0:	007250fb          	lp.setupi	x1,7,1c0065b8 <pi_cluster_open+0xc2>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + 0x40 + core*4, bootAddr);
1c0065b4:	00e7a22b          	p.sw	a4,4(a5!)
1c0065b8:	0001                	nop
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + EOC_FETCH_OFFSET, mask);
1c0065ba:	002007b7          	lui	a5,0x200
1c0065be:	07a1                	addi	a5,a5,8
1c0065c0:	577d                	li	a4,-1
1c0065c2:	00e567a3          	p.sw	a4,a5(a0)
    rt_event_push(event);
1c0065c6:	8522                	mv	a0,s0
1c0065c8:	9a6ff0ef          	jal	ra,1c00576e <rt_event_push>
1c0065cc:	bf59                	j	1c006562 <pi_cluster_open+0x6c>

1c0065ce <pi_cluster_close>:
  __rt_cluster_unmount(data->cid, 0, NULL);
1c0065ce:	451c                	lw	a5,8(a0)
{
1c0065d0:	1101                	addi	sp,sp,-32
1c0065d2:	cc22                	sw	s0,24(sp)
  __rt_cluster_unmount(data->cid, 0, NULL);
1c0065d4:	5380                	lw	s0,32(a5)
1c0065d6:	1c0097b7          	lui	a5,0x1c009
    if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c0065da:	2687a783          	lw	a5,616(a5) # 1c009268 <__rt_platform>
{
1c0065de:	ce06                	sw	ra,28(sp)
    if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c0065e0:	0017a563          	p.beqimm	a5,1,1c0065ea <pi_cluster_close+0x1c>
      __rt_fll_deinit(__RT_FLL_CL);
1c0065e4:	4505                	li	a0,1
1c0065e6:	d11ff0ef          	jal	ra,1c0062f6 <__rt_fll_deinit>
    int pending = 0;
1c0065ea:	c602                	sw	zero,12(sp)
  if (cid == 0) __rt_pmu_cluster_power_down(event, &pending);
1c0065ec:	e409                	bnez	s0,1c0065f6 <pi_cluster_close+0x28>
1c0065ee:	006c                	addi	a1,sp,12
1c0065f0:	4501                	li	a0,0
1c0065f2:	917ff0ef          	jal	ra,1c005f08 <__rt_pmu_cluster_power_down>
}
1c0065f6:	40f2                	lw	ra,28(sp)
1c0065f8:	4462                	lw	s0,24(sp)
1c0065fa:	4501                	li	a0,0
1c0065fc:	6105                	addi	sp,sp,32
1c0065fe:	8082                	ret

1c006600 <__rt_cluster_push_fc_event>:
  while (rt_tas_lock_32((int)&__rt_cluster_fc_task_lock) == -1)
1c006600:	100006b7          	lui	a3,0x10000
1c006604:	01c68693          	addi	a3,a3,28 # 1000001c <__rt_cluster_fc_task_lock>
  return addr | (1<<ARCHI_L1_TAS_BIT);
1c006608:	c146c5b3          	p.bset	a1,a3,0,20
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c00660c:	4709                	li	a4,2
1c00660e:	002047b7          	lui	a5,0x204
  signed int result = *(volatile signed int *)__rt_tas_addr(addr);
1c006612:	4190                	lw	a2,0(a1)
1c006614:	05f62063          	p.beqimm	a2,-1,1c006654 <__rt_cluster_push_fc_event+0x54>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c006618:	01402773          	csrr	a4,uhartid
  while(data->events != NULL)
1c00661c:	1c0097b7          	lui	a5,0x1c009
  return (hart_id >> 5) & 0x3f;
1c006620:	8715                	srai	a4,a4,0x5
1c006622:	f2673733          	p.bclr	a4,a4,25,6
1c006626:	02800613          	li	a2,40
1c00662a:	6a878793          	addi	a5,a5,1704 # 1c0096a8 <__rt_fc_cluster_data>
1c00662e:	42c707b3          	p.mac	a5,a4,a2
1c006632:	4609                	li	a2,2
1c006634:	00204737          	lui	a4,0x204
1c006638:	43cc                	lw	a1,4(a5)
1c00663a:	e585                	bnez	a1,1c006662 <__rt_cluster_push_fc_event+0x62>
  data->events = event;
1c00663c:	c3c8                	sw	a0,4(a5)
  pulp_write32(evtAddr, coreSet);
1c00663e:	1b2017b7          	lui	a5,0x1b201
1c006642:	e007a223          	sw	zero,-508(a5) # 1b200e04 <__fc_tcdm_end+0x1ff9e4>
  *(volatile signed int *)addr = value;
1c006646:	0006a023          	sw	zero,0(a3)
1c00664a:	002047b7          	lui	a5,0x204
1c00664e:	1007a223          	sw	zero,260(a5) # 204104 <__L2+0x184104>
}
1c006652:	8082                	ret
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c006654:	00e7a423          	sw	a4,8(a5)
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c006658:	03c7e603          	p.elw	a2,60(a5)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c00665c:	00e7a223          	sw	a4,4(a5)
1c006660:	bf4d                	j	1c006612 <__rt_cluster_push_fc_event+0x12>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c006662:	00c72423          	sw	a2,8(a4) # 204008 <__L2+0x184008>
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c006666:	03c76583          	p.elw	a1,60(a4)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c00666a:	00c72223          	sw	a2,4(a4)
1c00666e:	b7e9                	j	1c006638 <__rt_cluster_push_fc_event+0x38>

1c006670 <__rt_cluster_new>:
  err |= __rt_cbsys_add(RT_CBSYS_START, __rt_cluster_init, NULL);
1c006670:	1c0065b7          	lui	a1,0x1c006
{
1c006674:	1141                	addi	sp,sp,-16
  err |= __rt_cbsys_add(RT_CBSYS_START, __rt_cluster_init, NULL);
1c006676:	4601                	li	a2,0
1c006678:	36258593          	addi	a1,a1,866 # 1c006362 <__rt_cluster_init>
1c00667c:	4501                	li	a0,0
{
1c00667e:	c606                	sw	ra,12(sp)
  err |= __rt_cbsys_add(RT_CBSYS_START, __rt_cluster_init, NULL);
1c006680:	c25fe0ef          	jal	ra,1c0052a4 <__rt_cbsys_add>
  if (err) rt_fatal("Unable to initialize time driver\n");
1c006684:	c10d                	beqz	a0,1c0066a6 <__rt_cluster_new+0x36>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c006686:	01402673          	csrr	a2,uhartid
1c00668a:	1c009537          	lui	a0,0x1c009
  return (hart_id >> 5) & 0x3f;
1c00668e:	40565593          	srai	a1,a2,0x5
1c006692:	f265b5b3          	p.bclr	a1,a1,25,6
1c006696:	f4563633          	p.bclr	a2,a2,26,5
1c00669a:	f3c50513          	addi	a0,a0,-196 # 1c008f3c <__himax_reg_init+0x1d0>
1c00669e:	0b6010ef          	jal	ra,1c007754 <printf>
1c0066a2:	036010ef          	jal	ra,1c0076d8 <abort>
}
1c0066a6:	40b2                	lw	ra,12(sp)
1c0066a8:	0141                	addi	sp,sp,16
1c0066aa:	8082                	ret

1c0066ac <__rt_cluster_pulpos_emu_init>:
static struct pi_device *__rt_fc_cluster_device;
static struct pi_cluster_task __rt_pulpos_emu_global_cluster_task;


static void __attribute__((constructor)) __rt_cluster_pulpos_emu_init()
{
1c0066ac:	1141                	addi	sp,sp,-16
  int nb_cluster = rt_nb_cluster();

  __rt_fc_cluster_device = rt_alloc(RT_ALLOC_FC_DATA, sizeof(struct pi_device)*nb_cluster);
1c0066ae:	45b1                	li	a1,12
1c0066b0:	4505                	li	a0,1
{
1c0066b2:	c606                	sw	ra,12(sp)
  __rt_fc_cluster_device = rt_alloc(RT_ALLOC_FC_DATA, sizeof(struct pi_device)*nb_cluster);
1c0066b4:	a4aff0ef          	jal	ra,1c0058fe <rt_alloc>
1c0066b8:	1c0097b7          	lui	a5,0x1c009
1c0066bc:	64a7ac23          	sw	a0,1624(a5) # 1c009658 <__rt_fc_cluster_device>
  if (__rt_fc_cluster_device == NULL) {
1c0066c0:	e10d                	bnez	a0,1c0066e2 <__rt_cluster_pulpos_emu_init+0x36>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0066c2:	01402673          	csrr	a2,uhartid
    rt_fatal("Unable to allocate cluster control structure\n");
1c0066c6:	1c009537          	lui	a0,0x1c009
  return (hart_id >> 5) & 0x3f;
1c0066ca:	40565593          	srai	a1,a2,0x5
1c0066ce:	f265b5b3          	p.bclr	a1,a1,25,6
1c0066d2:	f4563633          	p.bclr	a2,a2,26,5
1c0066d6:	f8450513          	addi	a0,a0,-124 # 1c008f84 <__himax_reg_init+0x218>
1c0066da:	07a010ef          	jal	ra,1c007754 <printf>
1c0066de:	7fb000ef          	jal	ra,1c0076d8 <abort>
    return;
  }
}
1c0066e2:	40b2                	lw	ra,12(sp)
1c0066e4:	0141                	addi	sp,sp,16
1c0066e6:	8082                	ret

1c0066e8 <rt_cluster_call>:

int rt_cluster_call(rt_cluster_call_t *_call, int cid, void (*entry)(void *arg), void *arg, void *stacks, int master_stack_size, int slave_stack_size, int nb_pe, rt_event_t *event)
{
1c0066e8:	7139                	addi	sp,sp,-64
1c0066ea:	d84a                	sw	s2,48(sp)
1c0066ec:	4906                	lw	s2,64(sp)
1c0066ee:	dc22                	sw	s0,56(sp)
1c0066f0:	842e                	mv	s0,a1
1c0066f2:	de06                	sw	ra,60(sp)
1c0066f4:	da26                	sw	s1,52(sp)
1c0066f6:	d64e                	sw	s3,44(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0066f8:	300479f3          	csrrci	s3,mstatus,8
  __asm__ __volatile__ ("" : : : "memory");
1c0066fc:	84ca                	mv	s1,s2
  if (likely(event != NULL)) return event;
1c0066fe:	02091163          	bnez	s2,1c006720 <rt_cluster_call+0x38>
  return __rt_wait_event_prepare_blocking();
1c006702:	ce32                	sw	a2,28(sp)
1c006704:	cc36                	sw	a3,24(sp)
1c006706:	ca3a                	sw	a4,20(sp)
1c006708:	c83e                	sw	a5,16(sp)
1c00670a:	c642                	sw	a6,12(sp)
1c00670c:	c446                	sw	a7,8(sp)
1c00670e:	f99fe0ef          	jal	ra,1c0056a6 <__rt_wait_event_prepare_blocking>
1c006712:	48a2                	lw	a7,8(sp)
1c006714:	4832                	lw	a6,12(sp)
1c006716:	47c2                	lw	a5,16(sp)
1c006718:	4752                	lw	a4,20(sp)
1c00671a:	46e2                	lw	a3,24(sp)
1c00671c:	4672                	lw	a2,28(sp)
1c00671e:	84aa                	mv	s1,a0
static inline struct pi_cluster_task *pi_cluster_task(struct pi_cluster_task *task, void (*entry)(void*), void *arg)
{
    #if defined(PMSIS_DRIVERS)
    memset(task, 0, sizeof(struct pi_cluster_task));
    #endif  /* PMSIS_DRIVERS */
    task->entry = entry;
1c006720:	1c0095b7          	lui	a1,0x1c009
1c006724:	48858513          	addi	a0,a1,1160 # 1c009488 <__rt_pulpos_emu_global_cluster_task>
  struct pi_cluster_task *task = &__rt_pulpos_emu_global_cluster_task;

  pi_cluster_task(task, entry, arg);

  task->stacks = stacks;
  task->stack_size = master_stack_size;
1c006728:	c55c                	sw	a5,12(a0)
  task->slave_stack_size = slave_stack_size;
  task->nb_cores = nb_pe;

  if (pi_cluster_send_task_to_cl_async(&__rt_fc_cluster_device[cid], task, call_event))
1c00672a:	1c0097b7          	lui	a5,0x1c009
1c00672e:	c110                	sw	a2,0(a0)
    task->arg = arg;
1c006730:	c154                	sw	a3,4(a0)
  task->stacks = stacks;
1c006732:	c518                	sw	a4,8(a0)
  task->slave_stack_size = slave_stack_size;
1c006734:	01052823          	sw	a6,16(a0)
  task->nb_cores = nb_pe;
1c006738:	01152a23          	sw	a7,20(a0)
  if (pi_cluster_send_task_to_cl_async(&__rt_fc_cluster_device[cid], task, call_event))
1c00673c:	6587a503          	lw	a0,1624(a5) # 1c009658 <__rt_fc_cluster_device>
1c006740:	47b1                	li	a5,12
1c006742:	8626                	mv	a2,s1
1c006744:	42f40533          	p.mac	a0,s0,a5
1c006748:	48858593          	addi	a1,a1,1160
1c00674c:	2061                	jal	1c0067d4 <pi_cluster_send_task_to_cl_async>
1c00674e:	842a                	mv	s0,a0
1c006750:	cd01                	beqz	a0,1c006768 <rt_cluster_call+0x80>
  __builtin_pulp_spr_write(reg, val);
1c006752:	30099073          	csrw	mstatus,s3
  {
  	rt_irq_restore(irq);
  	return -1;
1c006756:	547d                	li	s0,-1
  __rt_wait_event_check(event, call_event);

  rt_irq_restore(irq);

  return 0;
}
1c006758:	8522                	mv	a0,s0
1c00675a:	50f2                	lw	ra,60(sp)
1c00675c:	5462                	lw	s0,56(sp)
1c00675e:	54d2                	lw	s1,52(sp)
1c006760:	5942                	lw	s2,48(sp)
1c006762:	59b2                	lw	s3,44(sp)
1c006764:	6121                	addi	sp,sp,64
1c006766:	8082                	ret
  if (event == NULL) __rt_wait_event(call_event);
1c006768:	00091563          	bnez	s2,1c006772 <rt_cluster_call+0x8a>
1c00676c:	8526                	mv	a0,s1
1c00676e:	888ff0ef          	jal	ra,1c0057f6 <__rt_wait_event>
1c006772:	30099073          	csrw	mstatus,s3
  return 0;
1c006776:	b7cd                	j	1c006758 <rt_cluster_call+0x70>

1c006778 <rt_cluster_mount>:

void rt_cluster_mount(int mount, int cid, int flags, rt_event_t *event)
{
1c006778:	7139                	addi	sp,sp,-64
1c00677a:	dc22                	sw	s0,56(sp)
1c00677c:	da26                	sw	s1,52(sp)
1c00677e:	d84a                	sw	s2,48(sp)
1c006780:	4431                	li	s0,12
1c006782:	1c0094b7          	lui	s1,0x1c009
1c006786:	de06                	sw	ra,60(sp)
1c006788:	d64e                	sw	s3,44(sp)
1c00678a:	8936                	mv	s2,a3
1c00678c:	02858433          	mul	s0,a1,s0
1c006790:	65848493          	addi	s1,s1,1624 # 1c009658 <__rt_fc_cluster_device>
  if (mount)
1c006794:	c91d                	beqz	a0,1c0067ca <rt_cluster_mount+0x52>
  {
    struct pi_cluster_conf conf;
    pi_cluster_conf_init(&conf);
1c006796:	0028                	addi	a0,sp,8
1c006798:	89ae                	mv	s3,a1
1c00679a:	d57ff0ef          	jal	ra,1c0064f0 <pi_cluster_conf_init>
    pi_open_from_conf(&__rt_fc_cluster_device[cid], &conf);
1c00679e:	4088                	lw	a0,0(s1)
1c0067a0:	002c                	addi	a1,sp,8
1c0067a2:	9522                	add	a0,a0,s0
1c0067a4:	991fe0ef          	jal	ra,1c005134 <pi_open_from_conf>
    conf.id = cid;
    pi_cluster_open(&__rt_fc_cluster_device[cid]);
1c0067a8:	4088                	lw	a0,0(s1)
    conf.id = cid;
1c0067aa:	c64e                	sw	s3,12(sp)
    pi_cluster_open(&__rt_fc_cluster_device[cid]);
1c0067ac:	9522                	add	a0,a0,s0
1c0067ae:	d49ff0ef          	jal	ra,1c0064f6 <pi_cluster_open>
  else
  {
    pi_cluster_close(&__rt_fc_cluster_device[cid]);
  }

  if (event)
1c0067b2:	00090563          	beqz	s2,1c0067bc <rt_cluster_mount+0x44>
    rt_event_push(event);
1c0067b6:	854a                	mv	a0,s2
1c0067b8:	fb7fe0ef          	jal	ra,1c00576e <rt_event_push>
}
1c0067bc:	50f2                	lw	ra,60(sp)
1c0067be:	5462                	lw	s0,56(sp)
1c0067c0:	54d2                	lw	s1,52(sp)
1c0067c2:	5942                	lw	s2,48(sp)
1c0067c4:	59b2                	lw	s3,44(sp)
1c0067c6:	6121                	addi	sp,sp,64
1c0067c8:	8082                	ret
    pi_cluster_close(&__rt_fc_cluster_device[cid]);
1c0067ca:	4088                	lw	a0,0(s1)
1c0067cc:	9522                	add	a0,a0,s0
1c0067ce:	e01ff0ef          	jal	ra,1c0065ce <pi_cluster_close>
1c0067d2:	b7c5                	j	1c0067b2 <rt_cluster_mount+0x3a>

1c0067d4 <pi_cluster_send_task_to_cl_async>:
  }
}
#endif

int pi_cluster_send_task_to_cl_async(struct pi_device *device, struct pi_cluster_task *task, pi_task_t *async_task)
{
1c0067d4:	1101                	addi	sp,sp,-32
1c0067d6:	ca26                	sw	s1,20(sp)
  rt_fc_cluster_data_t *data = (rt_fc_cluster_data_t *)device->data;
1c0067d8:	4504                	lw	s1,8(a0)
{
1c0067da:	cc22                	sw	s0,24(sp)
1c0067dc:	c256                	sw	s5,4(sp)
1c0067de:	842e                	mv	s0,a1
1c0067e0:	8ab2                	mv	s5,a2
1c0067e2:	ce06                	sw	ra,28(sp)
1c0067e4:	c84a                	sw	s2,16(sp)
1c0067e6:	c64e                	sw	s3,12(sp)
1c0067e8:	c452                	sw	s4,8(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0067ea:	30047a73          	csrrci	s4,mstatus,8

  int lock = __rt_cluster_lock(data);

  __rt_task_init(async_task);
  
  task->implem.pending = 1;
1c0067ee:	4785                	li	a5,1
  task->done = 0;
1c0067f0:	00060a23          	sb	zero,20(a2)
1c0067f4:	d1dc                	sw	a5,36(a1)

  rt_cluster_call_pool_t *cl_data = data->pool;

  if (task->nb_cores == 0)
1c0067f6:	49dc                	lw	a5,20(a1)
  rt_cluster_call_pool_t *cl_data = data->pool;
1c0067f8:	0144a983          	lw	s3,20(s1)
  if (task->nb_cores == 0)
1c0067fc:	e399                	bnez	a5,1c006802 <pi_cluster_send_task_to_cl_async+0x2e>
    task->nb_cores = pi_cl_cluster_nb_cores();
1c0067fe:	47a1                	li	a5,8
1c006800:	c9dc                	sw	a5,20(a1)

  if (task->stacks == NULL)
1c006802:	441c                	lw	a5,8(s0)
1c006804:	ef85                	bnez	a5,1c00683c <pi_cluster_send_task_to_cl_async+0x68>
  {
    if (task->stack_size == 0)
1c006806:	445c                	lw	a5,12(s0)
1c006808:	eb81                	bnez	a5,1c006818 <pi_cluster_send_task_to_cl_async+0x44>
    {
      task->stack_size = 0x800;
1c00680a:	6785                	lui	a5,0x1
1c00680c:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c006810:	c45c                	sw	a5,12(s0)
      task->slave_stack_size = 0x400;
1c006812:	40000793          	li	a5,1024
1c006816:	c81c                	sw	a5,16(s0)
    }

    if (task->slave_stack_size == 0)
1c006818:	481c                	lw	a5,16(s0)
1c00681a:	00c42903          	lw	s2,12(s0)
1c00681e:	e399                	bnez	a5,1c006824 <pi_cluster_send_task_to_cl_async+0x50>
      task->slave_stack_size = task->stack_size;
1c006820:	01242823          	sw	s2,16(s0)

    int stacks_size = task->stack_size + task->slave_stack_size * (task->nb_cores - 1);
1c006824:	485c                	lw	a5,20(s0)
1c006826:	4818                	lw	a4,16(s0)

    if (data->stacks == NULL || stacks_size != data->stacks_size)
1c006828:	448c                	lw	a1,8(s1)
    int stacks_size = task->stack_size + task->slave_stack_size * (task->nb_cores - 1);
1c00682a:	17fd                	addi	a5,a5,-1
1c00682c:	42e78933          	p.mac	s2,a5,a4
    if (data->stacks == NULL || stacks_size != data->stacks_size)
1c006830:	c9b5                	beqz	a1,1c0068a4 <pi_cluster_send_task_to_cl_async+0xd0>
1c006832:	44d0                	lw	a2,12(s1)
1c006834:	05261f63          	bne	a2,s2,1c006892 <pi_cluster_send_task_to_cl_async+0xbe>

      if (data->stacks == NULL)
        goto error;
    }

    task->stacks = data->stacks;
1c006838:	449c                	lw	a5,8(s1)
1c00683a:	c41c                	sw	a5,8(s0)

  task->completion_callback = async_task;
#ifdef ARCHI_HAS_CC
  task->implem.core_mask = (1<<(task->nb_cores-1)) - 1;
#else
  task->implem.core_mask = (1<<task->nb_cores) - 1;
1c00683c:	4858                	lw	a4,20(s0)
1c00683e:	4785                	li	a5,1
  task->completion_callback = async_task;
1c006840:	01542c23          	sw	s5,24(s0)
  task->implem.core_mask = (1<<task->nb_cores) - 1;
1c006844:	00e797b3          	sll	a5,a5,a4
1c006848:	17fd                	addi	a5,a5,-1
1c00684a:	d41c                	sw	a5,40(s0)
#endif

  task->next = NULL;
1c00684c:	02042023          	sw	zero,32(s0)

  rt_compiler_barrier();

  if (cl_data->last_call_fc)
1c006850:	0089a783          	lw	a5,8(s3)
1c006854:	cbb5                	beqz	a5,1c0068c8 <pi_cluster_send_task_to_cl_async+0xf4>
  {
    cl_data->last_call_fc->next = task;
1c006856:	d380                	sw	s0,32(a5)
  else
  {
    cl_data->first_call_fc = task;
  }

  cl_data->last_call_fc = task;
1c006858:	0089a423          	sw	s0,8(s3)

  rt_compiler_barrier();
  
  if (cl_data->first_call_fc_for_cl == NULL)
1c00685c:	0009a783          	lw	a5,0(s3)
1c006860:	e399                	bnez	a5,1c006866 <pi_cluster_send_task_to_cl_async+0x92>
    cl_data->first_call_fc_for_cl = task;
1c006862:	0089a023          	sw	s0,0(s3)
  return ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cluster) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
1c006866:	509c                	lw	a5,32(s1)
  pulp_write32(evtAddr, coreSet);
1c006868:	00201737          	lui	a4,0x201
1c00686c:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
  return ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cluster) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
1c006870:	04078793          	addi	a5,a5,64
1c006874:	07da                	slli	a5,a5,0x16
  pulp_write32(evtAddr, coreSet);
1c006876:	0007e723          	p.sw	zero,a4(a5)
  __builtin_pulp_spr_write(reg, val);
1c00687a:	300a1073          	csrw	mstatus,s4
  rt_compiler_barrier();
  eu_evt_trig(eu_evt_trig_cluster_addr(data->cid, RT_CLUSTER_CALL_EVT), 0);

  __rt_cluster_unlock(data, lock);

  return 0;
1c00687e:	4501                	li	a0,0

error:
  __rt_cluster_unlock(data, lock);
  return -1;
}
1c006880:	40f2                	lw	ra,28(sp)
1c006882:	4462                	lw	s0,24(sp)
1c006884:	44d2                	lw	s1,20(sp)
1c006886:	4942                	lw	s2,16(sp)
1c006888:	49b2                	lw	s3,12(sp)
1c00688a:	4a22                	lw	s4,8(sp)
1c00688c:	4a92                	lw	s5,4(sp)
1c00688e:	6105                	addi	sp,sp,32
1c006890:	8082                	ret

#if defined(ARCHI_HAS_L1)

extern rt_alloc_t *__rt_alloc_l1;

static inline rt_alloc_t *rt_alloc_l1(int cid) { return &__rt_alloc_l1[cid]; }
1c006892:	509c                	lw	a5,32(s1)
1c006894:	1c009737          	lui	a4,0x1c009
1c006898:	68872503          	lw	a0,1672(a4) # 1c009688 <__rt_alloc_l1>
1c00689c:	078a                	slli	a5,a5,0x2
        rt_user_free(rt_alloc_l1(data->cid), data->stacks, data->stacks_size);
1c00689e:	953e                	add	a0,a0,a5
1c0068a0:	812ff0ef          	jal	ra,1c0058b2 <rt_user_free>
1c0068a4:	509c                	lw	a5,32(s1)
1c0068a6:	1c009737          	lui	a4,0x1c009
1c0068aa:	68872503          	lw	a0,1672(a4) # 1c009688 <__rt_alloc_l1>
1c0068ae:	078a                	slli	a5,a5,0x2
      data->stacks_size = stacks_size;
1c0068b0:	0124a623          	sw	s2,12(s1)
      data->stacks = rt_user_alloc(rt_alloc_l1(data->cid), stacks_size);
1c0068b4:	85ca                	mv	a1,s2
1c0068b6:	953e                	add	a0,a0,a5
1c0068b8:	fb3fe0ef          	jal	ra,1c00586a <rt_user_alloc>
1c0068bc:	c488                	sw	a0,8(s1)
      if (data->stacks == NULL)
1c0068be:	fd2d                	bnez	a0,1c006838 <pi_cluster_send_task_to_cl_async+0x64>
1c0068c0:	300a1073          	csrw	mstatus,s4
  return -1;
1c0068c4:	557d                	li	a0,-1
1c0068c6:	bf6d                	j	1c006880 <pi_cluster_send_task_to_cl_async+0xac>
    cl_data->first_call_fc = task;
1c0068c8:	0089a223          	sw	s0,4(s3)
1c0068cc:	b771                	j	1c006858 <pi_cluster_send_task_to_cl_async+0x84>

1c0068ce <pi_cpi_conf_init>:
1c0068ce:	20000793          	li	a5,512
1c0068d2:	00f51223          	sh	a5,4(a0)
1c0068d6:	8082                	ret

1c0068d8 <pi_cpi_open>:
1c0068d8:	414c                	lw	a1,4(a0)
1c0068da:	1c009737          	lui	a4,0x1c009
1c0068de:	4b470713          	addi	a4,a4,1204 # 1c0094b4 <__rt_cpi>
1c0068e2:	0045c783          	lbu	a5,4(a1)
1c0068e6:	00579693          	slli	a3,a5,0x5
1c0068ea:	96ba                	add	a3,a3,a4
1c0068ec:	c514                	sw	a3,8(a0)
1c0068ee:	0796                	slli	a5,a5,0x5
1c0068f0:	4525                	li	a0,9
1c0068f2:	00a767a3          	p.sw	a0,a5(a4)
1c0068f6:	42d8                	lw	a4,4(a3)
1c0068f8:	00170793          	addi	a5,a4,1
1c0068fc:	c2dc                	sw	a5,4(a3)
1c0068fe:	1a1027b7          	lui	a5,0x1a102
1c006902:	48078513          	addi	a0,a5,1152 # 1a102480 <__l1_end+0xa102460>
1c006906:	c688                	sw	a0,8(a3)
1c006908:	0055c583          	lbu	a1,5(a1)
1c00690c:	00b68e23          	sb	a1,28(a3)
1c006910:	e71d                	bnez	a4,1c00693e <pi_cpi_open+0x66>
1c006912:	1a106637          	lui	a2,0x1a106
1c006916:	00862703          	lw	a4,8(a2) # 1a106008 <__l1_end+0xa105fe8>
1c00691a:	c1273733          	p.bclr	a4,a4,0,18
1c00691e:	00e62423          	sw	a4,8(a2)
1c006922:	78078793          	addi	a5,a5,1920
1c006926:	4398                	lw	a4,0(a5)
1c006928:	c0974733          	p.bset	a4,a4,0,9
1c00692c:	c398                	sw	a4,0(a5)
1c00692e:	1c0007b7          	lui	a5,0x1c000
1c006932:	79a78793          	addi	a5,a5,1946 # 1c00079a <__rt_udma_handle_copy>
1c006936:	28f02623          	sw	a5,652(zero) # 28c <__cluster_text_size+0x80>
1c00693a:	26d02823          	sw	a3,624(zero) # 270 <__cluster_text_size+0x64>
1c00693e:	4501                	li	a0,0
1c006940:	8082                	ret

1c006942 <pi_cpi_close>:
1c006942:	4514                	lw	a3,8(a0)
1c006944:	42d8                	lw	a4,4(a3)
1c006946:	4290                	lw	a2,0(a3)
1c006948:	177d                	addi	a4,a4,-1
1c00694a:	c2d8                	sw	a4,4(a3)
1c00694c:	ef15                	bnez	a4,1c006988 <pi_cpi_close+0x46>
1c00694e:	00161713          	slli	a4,a2,0x1
1c006952:	47fd                	li	a5,31
1c006954:	46a1                	li	a3,8
1c006956:	00e7d463          	ble	a4,a5,1c00695e <pi_cpi_close+0x1c>
1c00695a:	1701                	addi	a4,a4,-32
1c00695c:	4691                	li	a3,4
1c00695e:	1a1065b7          	lui	a1,0x1a106
1c006962:	20d5f503          	p.lw	a0,a3(a1)
1c006966:	4785                	li	a5,1
1c006968:	00e79733          	sll	a4,a5,a4
1c00696c:	8f49                	or	a4,a4,a0
1c00696e:	00e5e6a3          	p.sw	a4,a3(a1)
1c006972:	1a102737          	lui	a4,0x1a102
1c006976:	78070713          	addi	a4,a4,1920 # 1a102780 <__l1_end+0xa102760>
1c00697a:	4314                	lw	a3,0(a4)
1c00697c:	00c797b3          	sll	a5,a5,a2
1c006980:	fff7c793          	not	a5,a5
1c006984:	8ff5                	and	a5,a5,a3
1c006986:	c31c                	sw	a5,0(a4)
1c006988:	8082                	ret

1c00698a <pi_cpi_capture_async>:
1c00698a:	8732                	mv	a4,a2
1c00698c:	4510                	lw	a2,8(a0)
1c00698e:	1141                	addi	sp,sp,-16
1c006990:	8836                	mv	a6,a3
1c006992:	c606                	sw	ra,12(sp)
1c006994:	c422                	sw	s0,8(sp)
1c006996:	30047473          	csrrci	s0,mstatus,8
1c00699a:	00068a23          	sb	zero,20(a3)
1c00699e:	00062883          	lw	a7,0(a2)
1c0069a2:	01c64783          	lbu	a5,28(a2)
1c0069a6:	86ae                	mv	a3,a1
1c0069a8:	0631                	addi	a2,a2,12
1c0069aa:	00189593          	slli	a1,a7,0x1
1c0069ae:	8542                	mv	a0,a6
1c0069b0:	2909                	jal	1c006dc2 <__rt_udma_copy_enqueue>
1c0069b2:	30041073          	csrw	mstatus,s0
1c0069b6:	40b2                	lw	ra,12(sp)
1c0069b8:	4422                	lw	s0,8(sp)
1c0069ba:	0141                	addi	sp,sp,16
1c0069bc:	8082                	ret

1c0069be <__rt_cpi_init>:

static void __attribute__((constructor)) __rt_cpi_init()
{
  for (int i=0; i<ARCHI_UDMA_NB_CAM; i++)
  {
    __rt_cpi[i].open_count = 0;
1c0069be:	1c0095b7          	lui	a1,0x1c009
1c0069c2:	4b458593          	addi	a1,a1,1204 # 1c0094b4 <__rt_cpi>
1c0069c6:	0005a223          	sw	zero,4(a1)
    __rt_udma_channel_init(UDMA_EVENT_ID(ARCHI_UDMA_CAM_ID(0) + i), &__rt_cpi[i].channel);
1c0069ca:	4549                	li	a0,18
1c0069cc:	05b1                	addi	a1,a1,12
1c0069ce:	a1a1                	j	1c006e16 <__rt_udma_channel_init>

1c0069d0 <soc_eu_fcEventMask_setEvent>:
  unsigned int reg;
  if (evt >= 32) {
    reg = msbReg;
    evt -= 32;
  } else {
    reg = lsbReg;
1c0069d0:	47fd                	li	a5,31
1c0069d2:	4721                	li	a4,8
1c0069d4:	00a7d463          	ble	a0,a5,1c0069dc <soc_eu_fcEventMask_setEvent+0xc>
1c0069d8:	1501                	addi	a0,a0,-32
1c0069da:	4711                	li	a4,4
1c0069dc:	1a1066b7          	lui	a3,0x1a106
1c0069e0:	20e6f603          	p.lw	a2,a4(a3)
1c0069e4:	4785                	li	a5,1
1c0069e6:	00a79533          	sll	a0,a5,a0
1c0069ea:	fff54513          	not	a0,a0
1c0069ee:	8d71                	and	a0,a0,a2
1c0069f0:	00a6e723          	p.sw	a0,a4(a3)
1c0069f4:	8082                	ret

1c0069f6 <pi_task_wait_on.isra.3>:
1c0069f6:	1141                	addi	sp,sp,-16
1c0069f8:	c422                	sw	s0,8(sp)
1c0069fa:	c226                	sw	s1,4(sp)
1c0069fc:	c606                	sw	ra,12(sp)
1c0069fe:	c04a                	sw	s2,0(sp)
1c006a00:	842a                	mv	s0,a0
1c006a02:	00040783          	lb	a5,0(s0)
1c006a06:	c799                	beqz	a5,1c006a14 <pi_task_wait_on.isra.3+0x1e>
1c006a08:	40b2                	lw	ra,12(sp)
1c006a0a:	4422                	lw	s0,8(sp)
1c006a0c:	4492                	lw	s1,4(sp)
1c006a0e:	4902                	lw	s2,0(sp)
1c006a10:	0141                	addi	sp,sp,16
1c006a12:	8082                	ret
1c006a14:	30047973          	csrrci	s2,mstatus,8
1c006a18:	4585                	li	a1,1
1c006a1a:	01c00513          	li	a0,28
1c006a1e:	d75fe0ef          	jal	ra,1c005792 <__rt_event_execute>
1c006a22:	30091073          	csrw	mstatus,s2
1c006a26:	bff1                	j	1c006a02 <pi_task_wait_on.isra.3+0xc>

1c006a28 <pi_i2c_write_async>:
1c006a28:	30047873          	csrrci	a6,mstatus,8
1c006a2c:	00070a23          	sb	zero,20(a4)
1c006a30:	451c                	lw	a5,8(a0)
1c006a32:	4388                	lw	a0,0(a5)
1c006a34:	c105                	beqz	a0,1c006a54 <pi_i2c_write_async+0x2c>
1c006a36:	c334                	sw	a3,64(a4)
1c006a38:	43d4                	lw	a3,4(a5)
1c006a3a:	df0c                	sw	a1,56(a4)
1c006a3c:	df50                	sw	a2,60(a4)
1c006a3e:	ca89                	beqz	a3,1c006a50 <pi_i2c_write_async+0x28>
1c006a40:	4794                	lw	a3,8(a5)
1c006a42:	ced8                	sw	a4,28(a3)
1c006a44:	c798                	sw	a4,8(a5)
1c006a46:	00072e23          	sw	zero,28(a4)
1c006a4a:	30081073          	csrw	mstatus,a6
1c006a4e:	8082                	ret
1c006a50:	c3d8                	sw	a4,4(a5)
1c006a52:	bfcd                	j	1c006a44 <pi_i2c_write_async+0x1c>
1c006a54:	c398                	sw	a4,0(a5)
1c006a56:	1c000737          	lui	a4,0x1c000
1c006a5a:	32670713          	addi	a4,a4,806 # 1c000326 <__rt_i2c_step1>
1c006a5e:	cf98                	sw	a4,24(a5)
1c006a60:	fc16b733          	p.bclr	a4,a3,30,1
1c006a64:	c759                	beqz	a4,1c006af2 <pi_i2c_write_async+0xca>
1c006a66:	1c000737          	lui	a4,0x1c000
1c006a6a:	35a70713          	addi	a4,a4,858 # 1c00035a <__rt_i2c_step3>
1c006a6e:	cfd8                	sw	a4,28(a5)
1c006a70:	5701                	li	a4,-32
1c006a72:	02e78223          	sb	a4,36(a5)
1c006a76:	43b8                	lw	a4,64(a5)
1c006a78:	8a89                	andi	a3,a3,2
1c006a7a:	00875513          	srli	a0,a4,0x8
1c006a7e:	02a782a3          	sb	a0,37(a5)
1c006a82:	02e78323          	sb	a4,38(a5)
1c006a86:	450d                	li	a0,3
1c006a88:	ea89                	bnez	a3,1c006a9a <pi_i2c_write_async+0x72>
1c006a8a:	7761                	lui	a4,0xffff8
1c006a8c:	02e793a3          	sh	a4,39(a5)
1c006a90:	0397c703          	lbu	a4,57(a5)
1c006a94:	4519                	li	a0,6
1c006a96:	02e784a3          	sb	a4,41(a5)
1c006a9a:	4705                	li	a4,1
1c006a9c:	00c75c63          	ble	a2,a4,1c006ab4 <pi_i2c_write_async+0x8c>
1c006aa0:	00a78733          	add	a4,a5,a0
1c006aa4:	fc000693          	li	a3,-64
1c006aa8:	02d70223          	sb	a3,36(a4) # ffff8024 <pulp__FC+0xffff8025>
1c006aac:	86b2                	mv	a3,a2
1c006aae:	02d702a3          	sb	a3,37(a4)
1c006ab2:	0509                	addi	a0,a0,2
1c006ab4:	00a78733          	add	a4,a5,a0
1c006ab8:	f8000693          	li	a3,-128
1c006abc:	02d70223          	sb	a3,36(a4)
1c006ac0:	5bd4                	lw	a3,52(a5)
1c006ac2:	1a1028b7          	lui	a7,0x1a102
1c006ac6:	cb8c                	sw	a1,16(a5)
1c006ac8:	0685                	addi	a3,a3,1
1c006aca:	4016d713          	srai	a4,a3,0x1
1c006ace:	071e                	slli	a4,a4,0x7
1c006ad0:	0692                	slli	a3,a3,0x4
1c006ad2:	9746                	add	a4,a4,a7
1c006ad4:	8ac1                	andi	a3,a3,16
1c006ad6:	9736                	add	a4,a4,a3
1c006ad8:	c7d8                	sw	a4,12(a5)
1c006ada:	cbd0                	sw	a2,20(a5)
1c006adc:	02478793          	addi	a5,a5,36
1c006ae0:	00f72023          	sw	a5,0(a4)
1c006ae4:	0505                	addi	a0,a0,1
1c006ae6:	00a72223          	sw	a0,4(a4)
1c006aea:	47c1                	li	a5,16
1c006aec:	00f72423          	sw	a5,8(a4)
1c006af0:	bfa9                	j	1c006a4a <pi_i2c_write_async+0x22>
1c006af2:	1c000737          	lui	a4,0x1c000
1c006af6:	33c70713          	addi	a4,a4,828 # 1c00033c <__rt_i2c_step2>
1c006afa:	bf95                	j	1c006a6e <pi_i2c_write_async+0x46>

1c006afc <pi_i2c_write>:
1c006afc:	7175                	addi	sp,sp,-144
1c006afe:	4785                	li	a5,1
1c006b00:	870a                	mv	a4,sp
1c006b02:	c706                	sw	ra,140(sp)
1c006b04:	cc3e                	sw	a5,24(sp)
1c006b06:	d43e                	sw	a5,40(sp)
1c006b08:	c202                	sw	zero,4(sp)
1c006b0a:	00010a23          	sb	zero,20(sp)
1c006b0e:	f1bff0ef          	jal	ra,1c006a28 <pi_i2c_write_async>
1c006b12:	0848                	addi	a0,sp,20
1c006b14:	ee3ff0ef          	jal	ra,1c0069f6 <pi_task_wait_on.isra.3>
1c006b18:	40ba                	lw	ra,140(sp)
1c006b1a:	4501                	li	a0,0
1c006b1c:	6149                	addi	sp,sp,144
1c006b1e:	8082                	ret

1c006b20 <pi_i2c_read_async>:
1c006b20:	300478f3          	csrrci	a7,mstatus,8
1c006b24:	00070a23          	sb	zero,20(a4)
1c006b28:	451c                	lw	a5,8(a0)
1c006b2a:	fc16b6b3          	p.bclr	a3,a3,30,1
1c006b2e:	c398                	sw	a4,0(a5)
1c006b30:	1c000737          	lui	a4,0x1c000
1c006b34:	77670713          	addi	a4,a4,1910 # 1c000776 <udma_event_handler_end>
1c006b38:	cf98                	sw	a4,24(a5)
1c006b3a:	5701                	li	a4,-32
1c006b3c:	02e78223          	sb	a4,36(a5)
1c006b40:	43b8                	lw	a4,64(a5)
1c006b42:	00875513          	srli	a0,a4,0x8
1c006b46:	02e78323          	sb	a4,38(a5)
1c006b4a:	7761                	lui	a4,0xffff8
1c006b4c:	02e793a3          	sh	a4,39(a5)
1c006b50:	0397c703          	lbu	a4,57(a5)
1c006b54:	02a782a3          	sb	a0,37(a5)
1c006b58:	c0074733          	p.bset	a4,a4,0,0
1c006b5c:	02e784a3          	sb	a4,41(a5)
1c006b60:	4505                	li	a0,1
1c006b62:	4719                	li	a4,6
1c006b64:	00c55f63          	ble	a2,a0,1c006b82 <pi_i2c_read_async+0x62>
1c006b68:	fc000713          	li	a4,-64
1c006b6c:	02e78523          	sb	a4,42(a5)
1c006b70:	fff60713          	addi	a4,a2,-1
1c006b74:	02e785a3          	sb	a4,43(a5)
1c006b78:	04000713          	li	a4,64
1c006b7c:	02e78623          	sb	a4,44(a5)
1c006b80:	4725                	li	a4,9
1c006b82:	00e78833          	add	a6,a5,a4
1c006b86:	06000313          	li	t1,96
1c006b8a:	02680223          	sb	t1,36(a6)
1c006b8e:	00170513          	addi	a0,a4,1 # ffff8001 <pulp__FC+0xffff8002>
1c006b92:	ea81                	bnez	a3,1c006ba2 <pi_i2c_read_async+0x82>
1c006b94:	953e                	add	a0,a0,a5
1c006b96:	02000693          	li	a3,32
1c006b9a:	02d50223          	sb	a3,36(a0)
1c006b9e:	00270513          	addi	a0,a4,2
1c006ba2:	5bd4                	lw	a3,52(a5)
1c006ba4:	1a102837          	lui	a6,0x1a102
1c006ba8:	4016d713          	srai	a4,a3,0x1
1c006bac:	071e                	slli	a4,a4,0x7
1c006bae:	0692                	slli	a3,a3,0x4
1c006bb0:	9742                	add	a4,a4,a6
1c006bb2:	8ac1                	andi	a3,a3,16
1c006bb4:	9736                	add	a4,a4,a3
1c006bb6:	00b72023          	sw	a1,0(a4)
1c006bba:	00c72223          	sw	a2,4(a4)
1c006bbe:	46c1                	li	a3,16
1c006bc0:	00d72423          	sw	a3,8(a4)
1c006bc4:	0741                	addi	a4,a4,16
1c006bc6:	02478793          	addi	a5,a5,36
1c006bca:	00f72023          	sw	a5,0(a4)
1c006bce:	00a72223          	sw	a0,4(a4)
1c006bd2:	00d72423          	sw	a3,8(a4)
1c006bd6:	30089073          	csrw	mstatus,a7
1c006bda:	8082                	ret

1c006bdc <pi_i2c_read>:
1c006bdc:	7175                	addi	sp,sp,-144
1c006bde:	4785                	li	a5,1
1c006be0:	870a                	mv	a4,sp
1c006be2:	c706                	sw	ra,140(sp)
1c006be4:	cc3e                	sw	a5,24(sp)
1c006be6:	d43e                	sw	a5,40(sp)
1c006be8:	c202                	sw	zero,4(sp)
1c006bea:	00010a23          	sb	zero,20(sp)
1c006bee:	f33ff0ef          	jal	ra,1c006b20 <pi_i2c_read_async>
1c006bf2:	0848                	addi	a0,sp,20
1c006bf4:	e03ff0ef          	jal	ra,1c0069f6 <pi_task_wait_on.isra.3>
1c006bf8:	40ba                	lw	ra,140(sp)
1c006bfa:	4501                	li	a0,0
1c006bfc:	6149                	addi	sp,sp,144
1c006bfe:	8082                	ret

1c006c00 <pi_i2c_open>:
1c006c00:	7179                	addi	sp,sp,-48
1c006c02:	d606                	sw	ra,44(sp)
1c006c04:	d422                	sw	s0,40(sp)
1c006c06:	d226                	sw	s1,36(sp)
1c006c08:	d04a                	sw	s2,32(sp)
1c006c0a:	ce4e                	sw	s3,28(sp)
1c006c0c:	cc52                	sw	s4,24(sp)
1c006c0e:	ca56                	sw	s5,20(sp)
1c006c10:	c85a                	sw	s6,16(sp)
1c006c12:	c65e                	sw	s7,12(sp)
1c006c14:	c462                	sw	s8,8(sp)
1c006c16:	30047b73          	csrrci	s6,mstatus,8
1c006c1a:	00452b83          	lw	s7,4(a0)
1c006c1e:	1c0099b7          	lui	s3,0x1c009
1c006c22:	29898913          	addi	s2,s3,664 # 1c009298 <__rt_i2c>
1c006c26:	004bca03          	lbu	s4,4(s7)
1c006c2a:	29898993          	addi	s3,s3,664
1c006c2e:	100a57b3          	p.exthz	a5,s4
1c006c32:	00479413          	slli	s0,a5,0x4
1c006c36:	943e                	add	s0,s0,a5
1c006c38:	040a                	slli	s0,s0,0x2
1c006c3a:	04400793          	li	a5,68
1c006c3e:	944a                	add	s0,s0,s2
1c006c40:	42fa0933          	p.mac	s2,s4,a5
1c006c44:	c500                	sw	s0,8(a0)
1c006c46:	005a0493          	addi	s1,s4,5
1c006c4a:	00149c13          	slli	s8,s1,0x1
1c006c4e:	03894783          	lbu	a5,56(s2)
1c006c52:	0785                	addi	a5,a5,1
1c006c54:	0ff7f793          	andi	a5,a5,255
1c006c58:	02f90c23          	sb	a5,56(s2)
1c006c5c:	0417bb63          	p.bneimm	a5,1,1c006cb2 <pi_i2c_open+0xb2>
1c006c60:	1a102737          	lui	a4,0x1a102
1c006c64:	78070713          	addi	a4,a4,1920 # 1a102780 <__l1_end+0xa102760>
1c006c68:	4314                	lw	a3,0(a4)
1c006c6a:	009797b3          	sll	a5,a5,s1
1c006c6e:	8562                	mv	a0,s8
1c006c70:	8fd5                	or	a5,a5,a3
1c006c72:	c31c                	sw	a5,0(a4)
1c006c74:	d5dff0ef          	jal	ra,1c0069d0 <soc_eu_fcEventMask_setEvent>
1c006c78:	001c0a93          	addi	s5,s8,1
1c006c7c:	8556                	mv	a0,s5
1c006c7e:	d53ff0ef          	jal	ra,1c0069d0 <soc_eu_fcEventMask_setEvent>
1c006c82:	e3ff9517          	auipc	a0,0xe3ff9
1c006c86:	3ae50513          	addi	a0,a0,942 # 30 <periph_channels>
1c006c8a:	049a                	slli	s1,s1,0x6
1c006c8c:	1c0007b7          	lui	a5,0x1c000
1c006c90:	94aa                	add	s1,s1,a0
1c006c92:	36878793          	addi	a5,a5,872 # 1c000368 <__rt_i2c_handle_rx_copy>
1c006c96:	ccdc                	sw	a5,28(s1)
1c006c98:	0a96                	slli	s5,s5,0x5
1c006c9a:	1c0007b7          	lui	a5,0x1c000
1c006c9e:	c080                	sw	s0,0(s1)
1c006ca0:	9556                	add	a0,a0,s5
1c006ca2:	31a78793          	addi	a5,a5,794 # 1c00031a <__rt_i2c_handle_tx_copy>
1c006ca6:	cd5c                	sw	a5,28(a0)
1c006ca8:	c100                	sw	s0,0(a0)
1c006caa:	00092023          	sw	zero,0(s2)
1c006cae:	00092223          	sw	zero,4(s2)
1c006cb2:	04400793          	li	a5,68
1c006cb6:	874e                	mv	a4,s3
1c006cb8:	42fa0733          	p.mac	a4,s4,a5
1c006cbc:	4685                	li	a3,1
1c006cbe:	87ba                	mv	a5,a4
1c006cc0:	03872a23          	sw	s8,52(a4)
1c006cc4:	006bd703          	lhu	a4,6(s7)
1c006cc8:	02e78ca3          	sb	a4,57(a5)
1c006ccc:	00cba703          	lw	a4,12(s7)
1c006cd0:	dfd8                	sw	a4,60(a5)
1c006cd2:	1c0097b7          	lui	a5,0x1c009
1c006cd6:	6987a783          	lw	a5,1688(a5) # 1c009698 <__rt_freq_domains>
1c006cda:	17fd                	addi	a5,a5,-1
1c006cdc:	97ba                	add	a5,a5,a4
1c006cde:	070a                	slli	a4,a4,0x2
1c006ce0:	02e7d7b3          	divu	a5,a5,a4
1c006ce4:	4701                	li	a4,0
1c006ce6:	00f6d463          	ble	a5,a3,1c006cee <pi_i2c_open+0xee>
1c006cea:	fff78713          	addi	a4,a5,-1
1c006cee:	04400793          	li	a5,68
1c006cf2:	42fa09b3          	p.mac	s3,s4,a5
1c006cf6:	04e9a023          	sw	a4,64(s3)
1c006cfa:	300b1073          	csrw	mstatus,s6
1c006cfe:	50b2                	lw	ra,44(sp)
1c006d00:	5422                	lw	s0,40(sp)
1c006d02:	5492                	lw	s1,36(sp)
1c006d04:	5902                	lw	s2,32(sp)
1c006d06:	49f2                	lw	s3,28(sp)
1c006d08:	4a62                	lw	s4,24(sp)
1c006d0a:	4ad2                	lw	s5,20(sp)
1c006d0c:	4b42                	lw	s6,16(sp)
1c006d0e:	4bb2                	lw	s7,12(sp)
1c006d10:	4c22                	lw	s8,8(sp)
1c006d12:	4501                	li	a0,0
1c006d14:	6145                	addi	sp,sp,48
1c006d16:	8082                	ret

1c006d18 <pi_i2c_conf_init>:


void pi_i2c_conf_init(pi_i2c_conf_t *conf)
{
  conf->cs = 0;
  conf->max_baudrate = 200000;
1c006d18:	000317b7          	lui	a5,0x31
1c006d1c:	d4078793          	addi	a5,a5,-704 # 30d40 <__L1Cl+0x20d40>
  conf->cs = 0;
1c006d20:	00051323          	sh	zero,6(a0)
  conf->max_baudrate = 200000;
1c006d24:	c55c                	sw	a5,12(a0)
  conf->itf = 0;
1c006d26:	00050223          	sb	zero,4(a0)
}
1c006d2a:	8082                	ret

1c006d2c <__rt_i2c_init>:

static void __attribute__((constructor)) __rt_i2c_init()
{
1c006d2c:	1141                	addi	sp,sp,-16
1c006d2e:	c226                	sw	s1,4(sp)
  for (int i=0; i<ARCHI_UDMA_NB_I2C; i++)
  {
    __rt_i2c[i].open_count = 0;
1c006d30:	1c0094b7          	lui	s1,0x1c009
{
1c006d34:	c606                	sw	ra,12(sp)
1c006d36:	c422                	sw	s0,8(sp)
1c006d38:	c04a                	sw	s2,0(sp)
    __rt_i2c[i].open_count = 0;
1c006d3a:	29848413          	addi	s0,s1,664 # 1c009298 <__rt_i2c>
    __rt_i2c[i].udma_stop_cmd = I2C_CMD_STOP;
1c006d3e:	02000913          	li	s2,32
1c006d42:	03242023          	sw	s2,32(s0)
    __rt_i2c[i].open_count = 0;
1c006d46:	02040c23          	sb	zero,56(s0)
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i), &__rt_i2c[i]);
1c006d4a:	29848593          	addi	a1,s1,664
1c006d4e:	4529                	li	a0,10
1c006d50:	28f9                	jal	1c006e2e <__rt_udma_channel_reg_data>
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i)+1, &__rt_i2c[i]);
1c006d52:	29848593          	addi	a1,s1,664
1c006d56:	452d                	li	a0,11
1c006d58:	28d9                	jal	1c006e2e <__rt_udma_channel_reg_data>
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i), &__rt_i2c[i]);
1c006d5a:	04440413          	addi	s0,s0,68
    __rt_i2c[i].udma_stop_cmd = I2C_CMD_STOP;
1c006d5e:	03242023          	sw	s2,32(s0)
    __rt_i2c[i].open_count = 0;
1c006d62:	02040c23          	sb	zero,56(s0)
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i), &__rt_i2c[i]);
1c006d66:	4531                	li	a0,12
1c006d68:	85a2                	mv	a1,s0
1c006d6a:	20d1                	jal	1c006e2e <__rt_udma_channel_reg_data>
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i)+1, &__rt_i2c[i]);
1c006d6c:	85a2                	mv	a1,s0
  }
}
1c006d6e:	4422                	lw	s0,8(sp)
1c006d70:	40b2                	lw	ra,12(sp)
1c006d72:	4492                	lw	s1,4(sp)
1c006d74:	4902                	lw	s2,0(sp)
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i)+1, &__rt_i2c[i]);
1c006d76:	4535                	li	a0,13
}
1c006d78:	0141                	addi	sp,sp,16
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i)+1, &__rt_i2c[i]);
1c006d7a:	a855                	j	1c006e2e <__rt_udma_channel_reg_data>

1c006d7c <__pos_i2s_init>:
    return 0;
}

static void __attribute__((constructor)) __pos_i2s_init()
{
    __pos_i2s_global_open_count = 0;
1c006d7c:	1c0097b7          	lui	a5,0x1c009
1c006d80:	6407ae23          	sw	zero,1628(a5) # 1c00965c <__pos_i2s_global_open_count>

    for (int i=0; i<ARCHI_UDMA_NB_I2S; i++)
    {
        __pos_i2s[i].open_count = 0;
1c006d84:	1c0097b7          	lui	a5,0x1c009
1c006d88:	4c078f23          	sb	zero,1246(a5) # 1c0094de <__pos_i2s+0xa>
    }
1c006d8c:	8082                	ret

1c006d8e <rt_padframe_set>:
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c006d8e:	300476f3          	csrrci	a3,mstatus,8

void rt_padframe_set(rt_padframe_profile_t *profile)
{
  int irq = rt_irq_disable();

  unsigned int *config = profile->config;
1c006d92:	4158                	lw	a4,4(a0)
  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id), value);
1c006d94:	1a1047b7          	lui	a5,0x1a104
1c006d98:	14078613          	addi	a2,a5,320 # 1a104140 <__l1_end+0xa104120>

  for (int i=0; i<ARCHI_APB_SOC_PADFUN_NB; i++)
  {
    hal_apb_soc_padfun_set(i, config[i]);
1c006d9c:	430c                	lw	a1,0(a4)
1c006d9e:	c20c                	sw	a1,0(a2)
1c006da0:	434c                	lw	a1,4(a4)
1c006da2:	14478613          	addi	a2,a5,324
1c006da6:	14878793          	addi	a5,a5,328
1c006daa:	c20c                	sw	a1,0(a2)
1c006dac:	4718                	lw	a4,8(a4)
1c006dae:	c398                	sw	a4,0(a5)
  __builtin_pulp_spr_write(reg, val);
1c006db0:	30069073          	csrw	mstatus,a3
  }

  rt_irq_restore(irq);
}
1c006db4:	8082                	ret

1c006db6 <__rt_padframe_init>:
  rt_padframe_set(&__rt_padframe_profiles[0]);
1c006db6:	1c009537          	lui	a0,0x1c009
1c006dba:	18450513          	addi	a0,a0,388 # 1c009184 <__rt_padframe_profiles>
1c006dbe:	fd1ff06f          	j	1c006d8e <rt_padframe_set>

1c006dc2 <__rt_udma_copy_enqueue>:
1c006dc2:	4015d813          	srai	a6,a1,0x1
1c006dc6:	081e                	slli	a6,a6,0x7
1c006dc8:	1a1028b7          	lui	a7,0x1a102
1c006dcc:	0592                	slli	a1,a1,0x4
1c006dce:	9846                	add	a6,a6,a7
1c006dd0:	89c1                	andi	a1,a1,16
1c006dd2:	95c2                	add	a1,a1,a6
{
  unsigned int base = hal_udma_channel_base(channel_id);

  // A UDMA channel has 2 slots, enqueue the copy to the UDMA if one of them is available, otherwise
  // put the transfer on hold.
  if (channel->pendings[0] == NULL)
1c006dd4:	00062803          	lw	a6,0(a2)
1c006dd8:	00081c63          	bnez	a6,1c006df0 <__rt_udma_copy_enqueue+0x2e>
  {
    channel->pendings[0] = task;
1c006ddc:	c208                	sw	a0,0(a2)
  ARCHI_WRITE(channelBase, UDMA_CHANNEL_SADDR_OFFSET, l2Addr);
1c006dde:	00d5a023          	sw	a3,0(a1)
  ARCHI_WRITE(channelBase, UDMA_CHANNEL_SIZE_OFFSET, size);
1c006de2:	00e5a223          	sw	a4,4(a1)
    plp_udma_enqueue(base, buffer, size, UDMA_CHANNEL_CFG_EN | cfg);
  }
  else if (channel->pendings[1] == NULL)
  {
    channel->pendings[1] = task;
    plp_udma_enqueue(base, buffer, size, UDMA_CHANNEL_CFG_EN | cfg);
1c006de6:	c047c7b3          	p.bset	a5,a5,0,4
  ARCHI_WRITE(channelBase, UDMA_CHANNEL_CFG_OFFSET, cfg | UDMA_CHANNEL_CFG_EN);
1c006dea:	00f5a423          	sw	a5,8(a1)
1c006dee:	8082                	ret
  else if (channel->pendings[1] == NULL)
1c006df0:	00462803          	lw	a6,4(a2)
1c006df4:	00081463          	bnez	a6,1c006dfc <__rt_udma_copy_enqueue+0x3a>
    channel->pendings[1] = task;
1c006df8:	c248                	sw	a0,4(a2)
1c006dfa:	b7d5                	j	1c006dde <__rt_udma_copy_enqueue+0x1c>
  }
  else
  {
    task->implem.data[0] = buffer;
    task->implem.data[1] = size;
    task->implem.data[2] = cfg;
1c006dfc:	c13c                	sw	a5,64(a0)

    if (channel->waitings_first == NULL)
1c006dfe:	461c                	lw	a5,8(a2)
    task->implem.data[0] = buffer;
1c006e00:	dd14                	sw	a3,56(a0)
    task->implem.data[1] = size;
1c006e02:	dd58                	sw	a4,60(a0)
    if (channel->waitings_first == NULL)
1c006e04:	e791                	bnez	a5,1c006e10 <__rt_udma_copy_enqueue+0x4e>
      channel->waitings_first = task;
1c006e06:	c608                	sw	a0,8(a2)
    else
      channel->waitings_last->implem.next = task;

    channel->waitings_last = task;
1c006e08:	c648                	sw	a0,12(a2)
    task->implem.next = NULL;
1c006e0a:	00052e23          	sw	zero,28(a0)
  }
}
1c006e0e:	8082                	ret
      channel->waitings_last->implem.next = task;
1c006e10:	465c                	lw	a5,12(a2)
1c006e12:	cfc8                	sw	a0,28(a5)
1c006e14:	bfd5                	j	1c006e08 <__rt_udma_copy_enqueue+0x46>

1c006e16 <__rt_udma_channel_init>:



void __rt_udma_channel_init(int channel_id, rt_udma_channel_t *channel)
{
  channel->pendings[0] = NULL;
1c006e16:	0005a023          	sw	zero,0(a1)
  channel->pendings[1] = NULL;
1c006e1a:	0005a223          	sw	zero,4(a1)
  channel->waitings_first = NULL;
1c006e1e:	0005a423          	sw	zero,8(a1)
  __rt_udma_channels[channel_id] = channel;
1c006e22:	050a                	slli	a0,a0,0x2
1c006e24:	30800793          	li	a5,776
1c006e28:	00b7e523          	p.sw	a1,a0(a5)
}
1c006e2c:	8082                	ret

1c006e2e <__rt_udma_channel_reg_data>:

#ifndef __ZEPHYR__

void __rt_udma_channel_reg_data(int channel_id, void *data)
{
  __rt_udma_channels[channel_id] = data;
1c006e2e:	050a                	slli	a0,a0,0x2
1c006e30:	30800793          	li	a5,776
1c006e34:	00b7e523          	p.sw	a1,a0(a5)
}
1c006e38:	8082                	ret

1c006e3a <__rt_hyper_init>:
static void __attribute__((constructor)) __rt_hyper_init()
{
  __rt_hyper_end_task = NULL;
  __rt_hyper_current_task = NULL;
  __rt_hyper_pending_tasks = NULL;
  __pi_hyper_cluster_reqs_first = NULL;
1c006e3a:	1c009737          	lui	a4,0x1c009
  __rt_hyper_end_task = NULL;
1c006e3e:	35800793          	li	a5,856
  __pi_hyper_cluster_reqs_first = NULL;
1c006e42:	66072023          	sw	zero,1632(a4) # 1c009660 <__pi_hyper_cluster_reqs_first>
  __rt_hyper_pending_emu_channel = -1;
1c006e46:	577d                	li	a4,-1
1c006e48:	d398                	sw	a4,32(a5)
  __rt_hyper_open_count = 0;
1c006e4a:	1c009737          	lui	a4,0x1c009
  __rt_hyper_end_task = NULL;
1c006e4e:	0007ac23          	sw	zero,24(a5)
  __rt_hyper_current_task = NULL;
1c006e52:	0007ae23          	sw	zero,28(a5)
  __rt_hyper_pending_tasks = NULL;
1c006e56:	0207ac23          	sw	zero,56(a5)
  __rt_hyper_open_count = 0;
1c006e5a:	66072223          	sw	zero,1636(a4) # 1c009664 <__rt_hyper_open_count>
  __rt_hyper_pending_emu_size = 0;
1c006e5e:	0207a623          	sw	zero,44(a5)
  __rt_hyper_pending_emu_size_2d = 0;
1c006e62:	0407a023          	sw	zero,64(a5)
#if PULP_CHIP == CHIP_GAP8_REVC
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_RX, __rt_hyper_handler);
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_TX, __rt_hyper_handler);
#endif
}
1c006e66:	8082                	ret

1c006e68 <__pi_gpio_handler>:
  }
}


void __pi_gpio_handler(void *arg)
{
1c006e68:	1141                	addi	sp,sp,-16
  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_INTTYPE(id));
}

static inline unsigned int hal_gpio_intstatus_get()
{
  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_INTSTATUS);
1c006e6a:	1a1017b7          	lui	a5,0x1a101
  (void) arg;

  /* Retrieve IRQ status from GPIO. Handle task if needed. */
  pi_gpio_t *gpio = &__rt_gpio[0];
  gpio->irq_status = hal_gpio_intstatus_get();
1c006e6e:	1c0096b7          	lui	a3,0x1c009
{
1c006e72:	c422                	sw	s0,8(sp)
1c006e74:	4f80                	lw	s0,24(a5)
  gpio->irq_status = hal_gpio_intstatus_get();
1c006e76:	52868793          	addi	a5,a3,1320 # 1c009528 <__rt_gpio>
{
1c006e7a:	c226                	sw	s1,4(sp)

  if (gpio->cb != NULL)
1c006e7c:	4bc4                	lw	s1,20(a5)
{
1c006e7e:	c606                	sw	ra,12(sp)
  gpio->irq_status = hal_gpio_intstatus_get();
1c006e80:	c780                	sw	s0,8(a5)
  if (gpio->cb != NULL)
1c006e82:	cc91                	beqz	s1,1c006e9e <__pi_gpio_handler+0x36>
    if (irq_mask & tmp_cb->pin_mask)
1c006e84:	409c                	lw	a5,0(s1)
1c006e86:	8fe1                	and	a5,a5,s0
1c006e88:	c781                	beqz	a5,1c006e90 <__pi_gpio_handler+0x28>
      tmp_cb->handler(tmp_cb->args);
1c006e8a:	40dc                	lw	a5,4(s1)
1c006e8c:	4488                	lw	a0,8(s1)
1c006e8e:	9782                	jalr	a5
    tmp_cb = tmp_cb->next;
1c006e90:	44c4                	lw	s1,12(s1)
  while (tmp_cb != NULL)
1c006e92:	f8ed                	bnez	s1,1c006e84 <__pi_gpio_handler+0x1c>
      }
      irq_mask = irq_mask >> 1;
      pin++;
    }
  }
}
1c006e94:	40b2                	lw	ra,12(sp)
1c006e96:	4422                	lw	s0,8(sp)
1c006e98:	4492                	lw	s1,4(sp)
1c006e9a:	0141                	addi	sp,sp,16
1c006e9c:	8082                	ret
1c006e9e:	52868693          	addi	a3,a3,1320
    irq_mask = (gpio->irq_status & gpio->input_mask);
1c006ea2:	46dc                	lw	a5,12(a3)
    uint8_t pin = 0;
1c006ea4:	4701                	li	a4,0
    irq_mask = (gpio->irq_status & gpio->input_mask);
1c006ea6:	8fe1                	and	a5,a5,s0
1c006ea8:	01c00513          	li	a0,28
    while (irq_mask)
1c006eac:	d7e5                	beqz	a5,1c006e94 <__pi_gpio_handler+0x2c>
      if (irq_mask & 0x1)
1c006eae:	fc17b633          	p.bclr	a2,a5,30,1
1c006eb2:	c615                	beqz	a2,1c006ede <__pi_gpio_handler+0x76>
        task = gpio->event_task[pin];
1c006eb4:	00470613          	addi	a2,a4,4
1c006eb8:	060a                	slli	a2,a2,0x2
1c006eba:	9636                	add	a2,a2,a3
1c006ebc:	4610                	lw	a2,8(a2)
        if (task != NULL)
1c006ebe:	c205                	beqz	a2,1c006ede <__pi_gpio_handler+0x76>
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c006ec0:	30047873          	csrrci	a6,mstatus,8
  if (sched->first) {
1c006ec4:	01c02883          	lw	a7,28(zero) # 1c <_l1_preload_size>
  event->next = NULL;
1c006ec8:	00062023          	sw	zero,0(a2)
  if (sched->first) {
1c006ecc:	00088e63          	beqz	a7,1c006ee8 <__pi_gpio_handler+0x80>
    sched->last->next = event;
1c006ed0:	00452883          	lw	a7,4(a0)
1c006ed4:	00c8a023          	sw	a2,0(a7) # 1a102000 <__l1_end+0xa101fe0>
  sched->last = event;
1c006ed8:	c150                	sw	a2,4(a0)
  __builtin_pulp_spr_write(reg, val);
1c006eda:	30081073          	csrw	mstatus,a6
      pin++;
1c006ede:	0705                	addi	a4,a4,1
      irq_mask = irq_mask >> 1;
1c006ee0:	8385                	srli	a5,a5,0x1
      pin++;
1c006ee2:	0ff77713          	andi	a4,a4,255
1c006ee6:	b7d9                	j	1c006eac <__pi_gpio_handler+0x44>
    sched->first = event;
1c006ee8:	00c02e23          	sw	a2,28(zero) # 1c <_l1_preload_size>
1c006eec:	b7f5                	j	1c006ed8 <__pi_gpio_handler+0x70>

1c006eee <__rt_i2s_resume>:
  conf->pdm = 1;
  conf->dual = 0;
  conf->width = 16;
  conf->id = -1;
  conf->flags = 0;
}
1c006eee:	1c0097b7          	lui	a5,0x1c009
1c006ef2:	4d18                	lw	a4,24(a0)
1c006ef4:	6987a783          	lw	a5,1688(a5) # 1c009698 <__rt_freq_domains>
1c006ef8:	068416b7          	lui	a3,0x6841
1c006efc:	90968693          	addi	a3,a3,-1783 # 6840909 <__L2+0x67c0909>
1c006f00:	02e7c7b3          	div	a5,a5,a4
1c006f04:	02954703          	lbu	a4,41(a0)
1c006f08:	177d                	addi	a4,a4,-1
1c006f0a:	c0874733          	p.bset	a4,a4,0,8
1c006f0e:	17fd                	addi	a5,a5,-1
1c006f10:	8785                	srai	a5,a5,0x1
1c006f12:	07c2                	slli	a5,a5,0x10
1c006f14:	8fd9                	or	a5,a5,a4
1c006f16:	02554703          	lbu	a4,37(a0)
1c006f1a:	9736                	add	a4,a4,a3
1c006f1c:	070a                	slli	a4,a4,0x2
1c006f1e:	c31c                	sw	a5,0(a4)
1c006f20:	8082                	ret

1c006f22 <__rt_i2s_setfreq_after>:
1c006f22:	1141                	addi	sp,sp,-16
1c006f24:	1c0097b7          	lui	a5,0x1c009
1c006f28:	c422                	sw	s0,8(sp)
1c006f2a:	6687a403          	lw	s0,1640(a5) # 1c009668 <__rt_i2s_first>
1c006f2e:	c606                	sw	ra,12(sp)
1c006f30:	e411                	bnez	s0,1c006f3c <__rt_i2s_setfreq_after+0x1a>
1c006f32:	40b2                	lw	ra,12(sp)
1c006f34:	4422                	lw	s0,8(sp)
1c006f36:	4501                	li	a0,0
1c006f38:	0141                	addi	sp,sp,16
1c006f3a:	8082                	ret
1c006f3c:	02844783          	lbu	a5,40(s0)
1c006f40:	c781                	beqz	a5,1c006f48 <__rt_i2s_setfreq_after+0x26>
1c006f42:	8522                	mv	a0,s0
1c006f44:	fabff0ef          	jal	ra,1c006eee <__rt_i2s_resume>
1c006f48:	4c40                	lw	s0,28(s0)
1c006f4a:	b7dd                	j	1c006f30 <__rt_i2s_setfreq_after+0xe>

1c006f4c <__rt_i2s_setfreq_before>:
1c006f4c:	1c0097b7          	lui	a5,0x1c009
1c006f50:	6687a783          	lw	a5,1640(a5) # 1c009668 <__rt_i2s_first>
1c006f54:	068416b7          	lui	a3,0x6841
1c006f58:	90968693          	addi	a3,a3,-1783 # 6840909 <__L2+0x67c0909>
1c006f5c:	e399                	bnez	a5,1c006f62 <__rt_i2s_setfreq_before+0x16>
1c006f5e:	4501                	li	a0,0
1c006f60:	8082                	ret
1c006f62:	0287c703          	lbu	a4,40(a5)
1c006f66:	c719                	beqz	a4,1c006f74 <__rt_i2s_setfreq_before+0x28>
1c006f68:	0257c703          	lbu	a4,37(a5)
1c006f6c:	9736                	add	a4,a4,a3
1c006f6e:	070a                	slli	a4,a4,0x2
1c006f70:	00072023          	sw	zero,0(a4)
1c006f74:	4fdc                	lw	a5,28(a5)
1c006f76:	b7dd                	j	1c006f5c <__rt_i2s_setfreq_before+0x10>

1c006f78 <__rt_i2s_init>:
{
  // In case the peripheral clock can dynamically change, we need to be notified
  // when this happens so that the I2S channels are stopped and resumed
  int err = 0;

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c006f78:	1c0075b7          	lui	a1,0x1c007
{
1c006f7c:	1141                	addi	sp,sp,-16
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c006f7e:	4601                	li	a2,0
1c006f80:	f4c58593          	addi	a1,a1,-180 # 1c006f4c <__rt_i2s_setfreq_before>
1c006f84:	4511                	li	a0,4
{
1c006f86:	c606                	sw	ra,12(sp)
1c006f88:	c422                	sw	s0,8(sp)
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c006f8a:	b1afe0ef          	jal	ra,1c0052a4 <__rt_cbsys_add>

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_i2s_setfreq_after, NULL);
1c006f8e:	1c0075b7          	lui	a1,0x1c007
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c006f92:	842a                	mv	s0,a0
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_i2s_setfreq_after, NULL);
1c006f94:	4601                	li	a2,0
1c006f96:	f2258593          	addi	a1,a1,-222 # 1c006f22 <__rt_i2s_setfreq_after>
1c006f9a:	4515                	li	a0,5
1c006f9c:	b08fe0ef          	jal	ra,1c0052a4 <__rt_cbsys_add>
1c006fa0:	8d41                	or	a0,a0,s0

  if (err) rt_fatal("Unable to initialize i2s driver\n");
1c006fa2:	c10d                	beqz	a0,1c006fc4 <__rt_i2s_init+0x4c>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c006fa4:	01402673          	csrr	a2,uhartid
1c006fa8:	1c009537          	lui	a0,0x1c009
  return (hart_id >> 5) & 0x3f;
1c006fac:	40565593          	srai	a1,a2,0x5
1c006fb0:	f265b5b3          	p.bclr	a1,a1,25,6
1c006fb4:	f4563633          	p.bclr	a2,a2,26,5
1c006fb8:	ff450513          	addi	a0,a0,-12 # 1c008ff4 <__himax_reg_init+0x288>
1c006fbc:	798000ef          	jal	ra,1c007754 <printf>
1c006fc0:	718000ef          	jal	ra,1c0076d8 <abort>
}
1c006fc4:	40b2                	lw	ra,12(sp)
1c006fc6:	4422                	lw	s0,8(sp)
1c006fc8:	0141                	addi	sp,sp,16
1c006fca:	8082                	ret

1c006fcc <__rt_himax_init>:
    .capture   = &__rt_himax_capture
};

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_himax_init()
{
  camera_isAwaked = 0;
1c006fcc:	1b0017b7          	lui	a5,0x1b001
1c006fd0:	c0078423          	sb	zero,-1016(a5) # 1b000c08 <camera_isAwaked>
}
1c006fd4:	8082                	ret

1c006fd6 <__rt_i2c_init>:

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_i2c_init()
{
  for (int i=0; i<ARCHI_UDMA_NB_I2C; i++)
  {
    __rt_i2c[i].open_count = 0;
1c006fd6:	1c0097b7          	lui	a5,0x1c009
1c006fda:	32078793          	addi	a5,a5,800 # 1c009320 <__rt_i2c>
1c006fde:	00078223          	sb	zero,4(a5)
1c006fe2:	00078a23          	sb	zero,20(a5)
  }
}
1c006fe6:	8082                	ret

1c006fe8 <__rt_rtc_init>:
}


RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_rtc_init()
{
  __rtc_handler = NULL;
1c006fe8:	3a800793          	li	a5,936
1c006fec:	0207ac23          	sw	zero,56(a5)
  dev_rtc.open_count = 0;
1c006ff0:	02078823          	sb	zero,48(a5)
  __rt_rtc_init_done = 0;
1c006ff4:	0207aa23          	sw	zero,52(a5)
}
1c006ff8:	8082                	ret

1c006ffa <__rt_spim_init>:

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_spim_init()
{
  for (int i=0; i<ARCHI_UDMA_NB_SPIM; i++)
  {
    __rt_spim_open_count[i] = 0;
1c006ffa:	1c0097b7          	lui	a5,0x1c009
1c006ffe:	66c78793          	addi	a5,a5,1644 # 1c00966c <__rt_spim_open_count>
1c007002:	0007a023          	sw	zero,0(a5)
1c007006:	0007a223          	sw	zero,4(a5)
  }
}
1c00700a:	8082                	ret

1c00700c <__rt_io_end_of_flush>:
  if (rt_iodev() == RT_IODEV_UART)
  {
    __rt_io_start(NULL);
    __rt_cbsys_add(RT_CBSYS_STOP, __rt_io_stop, NULL);
    __rt_io_pending_flush = 0;
    rt_event_alloc(NULL, 1);
1c00700c:	1c0097b7          	lui	a5,0x1c009
1c007010:	6607ac23          	sw	zero,1656(a5) # 1c009678 <__rt_io_pending_flush>
1c007014:	00052c23          	sw	zero,24(a0)
1c007018:	8082                	ret

1c00701a <__rt_io_uart_wait_req>:
1c00701a:	1141                	addi	sp,sp,-16
1c00701c:	c226                	sw	s1,4(sp)
1c00701e:	84aa                	mv	s1,a0
1c007020:	c606                	sw	ra,12(sp)
1c007022:	c422                	sw	s0,8(sp)
1c007024:	c04a                	sw	s2,0(sp)
1c007026:	30047973          	csrrci	s2,mstatus,8
1c00702a:	1c009437          	lui	s0,0x1c009
1c00702e:	67440413          	addi	s0,s0,1652 # 1c009674 <__rt_io_event_current>
1c007032:	4008                	lw	a0,0(s0)
1c007034:	c509                	beqz	a0,1c00703e <__rt_io_uart_wait_req+0x24>
1c007036:	feafe0ef          	jal	ra,1c005820 <rt_event_wait>
1c00703a:	00042023          	sw	zero,0(s0)
1c00703e:	4785                	li	a5,1
1c007040:	08f48023          	sb	a5,128(s1)
1c007044:	0814c783          	lbu	a5,129(s1)
1c007048:	00201737          	lui	a4,0x201
1c00704c:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c007050:	04078793          	addi	a5,a5,64
1c007054:	07da                	slli	a5,a5,0x16
1c007056:	0007e723          	p.sw	zero,a4(a5)
1c00705a:	30091073          	csrw	mstatus,s2
1c00705e:	40b2                	lw	ra,12(sp)
1c007060:	4422                	lw	s0,8(sp)
1c007062:	4492                	lw	s1,4(sp)
1c007064:	4902                	lw	s2,0(sp)
1c007066:	0141                	addi	sp,sp,16
1c007068:	8082                	ret

1c00706a <__rt_do_putc_host>:
1c00706a:	1c009737          	lui	a4,0x1c009
1c00706e:	67c70793          	addi	a5,a4,1660 # 1c00967c <__rt_putc_host_buffer_index>
1c007072:	4390                	lw	a2,0(a5)
1c007074:	67c70713          	addi	a4,a4,1660
1c007078:	00160693          	addi	a3,a2,1
1c00707c:	c394                	sw	a3,0(a5)
1c00707e:	1c0097b7          	lui	a5,0x1c009
1c007082:	34078593          	addi	a1,a5,832 # 1c009340 <__rt_putc_host_buffer>
1c007086:	00a5c623          	p.sb	a0,a2(a1)
1c00708a:	07f00593          	li	a1,127
1c00708e:	34078613          	addi	a2,a5,832
1c007092:	00b68463          	beq	a3,a1,1c00709a <__rt_do_putc_host+0x30>
1c007096:	00a53a63          	p.bneimm	a0,10,1c0070aa <__rt_do_putc_host+0x40>
1c00709a:	34078513          	addi	a0,a5,832
1c00709e:	000646a3          	p.sb	zero,a3(a2)
1c0070a2:	00072023          	sw	zero,0(a4)
1c0070a6:	e45fd06f          	j	1c004eea <semihost_write0>
1c0070aa:	8082                	ret

1c0070ac <__rt_io_start>:
1c0070ac:	1101                	addi	sp,sp,-32
1c0070ae:	0028                	addi	a0,sp,8
1c0070b0:	ce06                	sw	ra,28(sp)
1c0070b2:	cc22                	sw	s0,24(sp)
1c0070b4:	448010ef          	jal	ra,1c0084fc <rt_uart_conf_init>
1c0070b8:	4585                	li	a1,1
1c0070ba:	4501                	li	a0,0
1c0070bc:	e02fe0ef          	jal	ra,1c0056be <rt_event_alloc>
1c0070c0:	547d                	li	s0,-1
1c0070c2:	ed0d                	bnez	a0,1c0070fc <__rt_io_start+0x50>
1c0070c4:	1c0097b7          	lui	a5,0x1c009
1c0070c8:	2647a783          	lw	a5,612(a5) # 1c009264 <__rt_iodev_uart_baudrate>
1c0070cc:	842a                	mv	s0,a0
1c0070ce:	1c009537          	lui	a0,0x1c009
1c0070d2:	01c00593          	li	a1,28
1c0070d6:	5c050513          	addi	a0,a0,1472 # 1c0095c0 <__rt_io_event>
1c0070da:	c43e                	sw	a5,8(sp)
1c0070dc:	da2fe0ef          	jal	ra,1c00567e <__rt_event_init>
1c0070e0:	1c0097b7          	lui	a5,0x1c009
1c0070e4:	6507a503          	lw	a0,1616(a5) # 1c009650 <__rt_iodev_uart_channel>
1c0070e8:	4681                	li	a3,0
1c0070ea:	4601                	li	a2,0
1c0070ec:	002c                	addi	a1,sp,8
1c0070ee:	0511                	addi	a0,a0,4
1c0070f0:	41c010ef          	jal	ra,1c00850c <__rt_uart_open>
1c0070f4:	1c0097b7          	lui	a5,0x1c009
1c0070f8:	68a7a023          	sw	a0,1664(a5) # 1c009680 <_rt_io_uart>
1c0070fc:	8522                	mv	a0,s0
1c0070fe:	40f2                	lw	ra,28(sp)
1c007100:	4462                	lw	s0,24(sp)
1c007102:	6105                	addi	sp,sp,32
1c007104:	8082                	ret

1c007106 <rt_event_execute.isra.4.constprop.12>:
1c007106:	1141                	addi	sp,sp,-16
1c007108:	c606                	sw	ra,12(sp)
1c00710a:	c422                	sw	s0,8(sp)
1c00710c:	30047473          	csrrci	s0,mstatus,8
1c007110:	4585                	li	a1,1
1c007112:	01c00513          	li	a0,28
1c007116:	e7cfe0ef          	jal	ra,1c005792 <__rt_event_execute>
1c00711a:	30041073          	csrw	mstatus,s0
1c00711e:	40b2                	lw	ra,12(sp)
1c007120:	4422                	lw	s0,8(sp)
1c007122:	0141                	addi	sp,sp,16
1c007124:	8082                	ret

1c007126 <__rt_io_lock>:
1c007126:	1c0097b7          	lui	a5,0x1c009
1c00712a:	1ac7a783          	lw	a5,428(a5) # 1c0091ac <__hal_debug_struct+0x10>
1c00712e:	cf81                	beqz	a5,1c007146 <__rt_io_lock+0x20>
1c007130:	1c0097b7          	lui	a5,0x1c009
1c007134:	6807a783          	lw	a5,1664(a5) # 1c009680 <_rt_io_uart>
1c007138:	e799                	bnez	a5,1c007146 <__rt_io_lock+0x20>
1c00713a:	1c0097b7          	lui	a5,0x1c009
1c00713e:	2607a783          	lw	a5,608(a5) # 1c009260 <__rt_iodev>
1c007142:	0427b963          	p.bneimm	a5,2,1c007194 <__rt_io_lock+0x6e>
1c007146:	7135                	addi	sp,sp,-160
1c007148:	014027f3          	csrr	a5,uhartid
1c00714c:	cf06                	sw	ra,156(sp)
1c00714e:	ca5797b3          	p.extractu	a5,a5,5,5
1c007152:	02000713          	li	a4,32
1c007156:	1b001537          	lui	a0,0x1b001
1c00715a:	00e79963          	bne	a5,a4,1c00716c <__rt_io_lock+0x46>
1c00715e:	c0c50513          	addi	a0,a0,-1012 # 1b000c0c <__rt_io_fc_lock>
1c007162:	9d2fe0ef          	jal	ra,1c005334 <__rt_fc_lock>
1c007166:	40fa                	lw	ra,156(sp)
1c007168:	610d                	addi	sp,sp,160
1c00716a:	8082                	ret
1c00716c:	004c                	addi	a1,sp,4
1c00716e:	c0c50513          	addi	a0,a0,-1012
1c007172:	a28fe0ef          	jal	ra,1c00539a <__rt_fc_cluster_lock>
1c007176:	4689                	li	a3,2
1c007178:	00204737          	lui	a4,0x204
1c00717c:	08c14783          	lbu	a5,140(sp)
1c007180:	0ff7f793          	andi	a5,a5,255
1c007184:	f3ed                	bnez	a5,1c007166 <__rt_io_lock+0x40>
1c007186:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c00718a:	03c76783          	p.elw	a5,60(a4)
1c00718e:	00d72223          	sw	a3,4(a4)
1c007192:	b7ed                	j	1c00717c <__rt_io_lock+0x56>
1c007194:	8082                	ret

1c007196 <__rt_putc_host_cluster_req>:
1c007196:	1141                	addi	sp,sp,-16
1c007198:	c422                	sw	s0,8(sp)
1c00719a:	c606                	sw	ra,12(sp)
1c00719c:	842a                	mv	s0,a0
1c00719e:	08954503          	lbu	a0,137(a0)
1c0071a2:	ec9ff0ef          	jal	ra,1c00706a <__rt_do_putc_host>
1c0071a6:	08844783          	lbu	a5,136(s0)
1c0071aa:	4705                	li	a4,1
1c0071ac:	08e42223          	sw	a4,132(s0)
1c0071b0:	00201737          	lui	a4,0x201
1c0071b4:	40b2                	lw	ra,12(sp)
1c0071b6:	4422                	lw	s0,8(sp)
1c0071b8:	04078793          	addi	a5,a5,64
1c0071bc:	07da                	slli	a5,a5,0x16
1c0071be:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c0071c2:	0007e723          	p.sw	zero,a4(a5)
1c0071c6:	0141                	addi	sp,sp,16
1c0071c8:	8082                	ret

1c0071ca <__rt_io_unlock>:
1c0071ca:	1c0097b7          	lui	a5,0x1c009
1c0071ce:	1ac7a783          	lw	a5,428(a5) # 1c0091ac <__hal_debug_struct+0x10>
1c0071d2:	cf81                	beqz	a5,1c0071ea <__rt_io_unlock+0x20>
1c0071d4:	1c0097b7          	lui	a5,0x1c009
1c0071d8:	6807a783          	lw	a5,1664(a5) # 1c009680 <_rt_io_uart>
1c0071dc:	e799                	bnez	a5,1c0071ea <__rt_io_unlock+0x20>
1c0071de:	1c0097b7          	lui	a5,0x1c009
1c0071e2:	2607a783          	lw	a5,608(a5) # 1c009260 <__rt_iodev>
1c0071e6:	0427b963          	p.bneimm	a5,2,1c007238 <__rt_io_unlock+0x6e>
1c0071ea:	7135                	addi	sp,sp,-160
1c0071ec:	014027f3          	csrr	a5,uhartid
1c0071f0:	cf06                	sw	ra,156(sp)
1c0071f2:	ca5797b3          	p.extractu	a5,a5,5,5
1c0071f6:	02000713          	li	a4,32
1c0071fa:	1b001537          	lui	a0,0x1b001
1c0071fe:	00e79963          	bne	a5,a4,1c007210 <__rt_io_unlock+0x46>
1c007202:	c0c50513          	addi	a0,a0,-1012 # 1b000c0c <__rt_io_fc_lock>
1c007206:	960fe0ef          	jal	ra,1c005366 <__rt_fc_unlock>
1c00720a:	40fa                	lw	ra,156(sp)
1c00720c:	610d                	addi	sp,sp,160
1c00720e:	8082                	ret
1c007210:	004c                	addi	a1,sp,4
1c007212:	c0c50513          	addi	a0,a0,-1012
1c007216:	9bcfe0ef          	jal	ra,1c0053d2 <__rt_fc_cluster_unlock>
1c00721a:	4689                	li	a3,2
1c00721c:	00204737          	lui	a4,0x204
1c007220:	08c14783          	lbu	a5,140(sp)
1c007224:	0ff7f793          	andi	a5,a5,255
1c007228:	f3ed                	bnez	a5,1c00720a <__rt_io_unlock+0x40>
1c00722a:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c00722e:	03c76783          	p.elw	a5,60(a4)
1c007232:	00d72223          	sw	a3,4(a4)
1c007236:	b7ed                	j	1c007220 <__rt_io_unlock+0x56>
1c007238:	8082                	ret

1c00723a <__rt_io_uart_flush.constprop.11>:
1c00723a:	7171                	addi	sp,sp,-176
1c00723c:	d522                	sw	s0,168(sp)
1c00723e:	d706                	sw	ra,172(sp)
1c007240:	d326                	sw	s1,164(sp)
1c007242:	d14a                	sw	s2,160(sp)
1c007244:	cf4e                	sw	s3,156(sp)
1c007246:	cd52                	sw	s4,152(sp)
1c007248:	1c009437          	lui	s0,0x1c009
1c00724c:	67842783          	lw	a5,1656(s0) # 1c009678 <__rt_io_pending_flush>
1c007250:	67840993          	addi	s3,s0,1656
1c007254:	efad                	bnez	a5,1c0072ce <__rt_io_uart_flush.constprop.11+0x94>
1c007256:	1c009637          	lui	a2,0x1c009
1c00725a:	19c60793          	addi	a5,a2,412 # 1c00919c <__hal_debug_struct>
1c00725e:	4f80                	lw	s0,24(a5)
1c007260:	19c60a13          	addi	s4,a2,412
1c007264:	cc29                	beqz	s0,1c0072be <__rt_io_uart_flush.constprop.11+0x84>
1c007266:	1c009737          	lui	a4,0x1c009
1c00726a:	014027f3          	csrr	a5,uhartid
1c00726e:	68072483          	lw	s1,1664(a4) # 1c009680 <_rt_io_uart>
1c007272:	ca5797b3          	p.extractu	a5,a5,5,5
1c007276:	02000713          	li	a4,32
1c00727a:	1c009937          	lui	s2,0x1c009
1c00727e:	06e79263          	bne	a5,a4,1c0072e2 <__rt_io_uart_flush.constprop.11+0xa8>
1c007282:	1c0075b7          	lui	a1,0x1c007
1c007286:	4785                	li	a5,1
1c007288:	19c60613          	addi	a2,a2,412
1c00728c:	00c58593          	addi	a1,a1,12 # 1c00700c <__rt_io_end_of_flush>
1c007290:	4501                	li	a0,0
1c007292:	00f9a023          	sw	a5,0(s3)
1c007296:	c9cfe0ef          	jal	ra,1c005732 <rt_event_get>
1c00729a:	40cc                	lw	a1,4(s1)
1c00729c:	87aa                	mv	a5,a0
1c00729e:	4701                	li	a4,0
1c0072a0:	0586                	slli	a1,a1,0x1
1c0072a2:	86a2                	mv	a3,s0
1c0072a4:	1b890613          	addi	a2,s2,440 # 1c0091b8 <__hal_debug_struct+0x1c>
1c0072a8:	0585                	addi	a1,a1,1
1c0072aa:	4501                	li	a0,0
1c0072ac:	99bfe0ef          	jal	ra,1c005c46 <rt_periph_copy>
1c0072b0:	f1bff0ef          	jal	ra,1c0071ca <__rt_io_unlock>
1c0072b4:	0009a783          	lw	a5,0(s3)
1c0072b8:	e395                	bnez	a5,1c0072dc <__rt_io_uart_flush.constprop.11+0xa2>
1c0072ba:	e6dff0ef          	jal	ra,1c007126 <__rt_io_lock>
1c0072be:	50ba                	lw	ra,172(sp)
1c0072c0:	542a                	lw	s0,168(sp)
1c0072c2:	549a                	lw	s1,164(sp)
1c0072c4:	590a                	lw	s2,160(sp)
1c0072c6:	49fa                	lw	s3,156(sp)
1c0072c8:	4a6a                	lw	s4,152(sp)
1c0072ca:	614d                	addi	sp,sp,176
1c0072cc:	8082                	ret
1c0072ce:	efdff0ef          	jal	ra,1c0071ca <__rt_io_unlock>
1c0072d2:	e35ff0ef          	jal	ra,1c007106 <rt_event_execute.isra.4.constprop.12>
1c0072d6:	e51ff0ef          	jal	ra,1c007126 <__rt_io_lock>
1c0072da:	bf8d                	j	1c00724c <__rt_io_uart_flush.constprop.11+0x12>
1c0072dc:	e2bff0ef          	jal	ra,1c007106 <rt_event_execute.isra.4.constprop.12>
1c0072e0:	bfd1                	j	1c0072b4 <__rt_io_uart_flush.constprop.11+0x7a>
1c0072e2:	868a                	mv	a3,sp
1c0072e4:	8622                	mv	a2,s0
1c0072e6:	1b890593          	addi	a1,s2,440
1c0072ea:	8526                	mv	a0,s1
1c0072ec:	2fc010ef          	jal	ra,1c0085e8 <rt_uart_cluster_write>
1c0072f0:	4689                	li	a3,2
1c0072f2:	00204737          	lui	a4,0x204
1c0072f6:	08c14783          	lbu	a5,140(sp)
1c0072fa:	0ff7f793          	andi	a5,a5,255
1c0072fe:	c781                	beqz	a5,1c007306 <__rt_io_uart_flush.constprop.11+0xcc>
1c007300:	000a2c23          	sw	zero,24(s4)
1c007304:	bf6d                	j	1c0072be <__rt_io_uart_flush.constprop.11+0x84>
1c007306:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c00730a:	03c76783          	p.elw	a5,60(a4)
1c00730e:	00d72223          	sw	a3,4(a4)
1c007312:	b7d5                	j	1c0072f6 <__rt_io_uart_flush.constprop.11+0xbc>

1c007314 <__rt_io_uart_wait_pending>:
1c007314:	7135                	addi	sp,sp,-160
1c007316:	cd22                	sw	s0,152(sp)
1c007318:	cf06                	sw	ra,156(sp)
1c00731a:	1c009437          	lui	s0,0x1c009
1c00731e:	67842783          	lw	a5,1656(s0) # 1c009678 <__rt_io_pending_flush>
1c007322:	eb85                	bnez	a5,1c007352 <__rt_io_uart_wait_pending+0x3e>
1c007324:	1c009437          	lui	s0,0x1c009
1c007328:	67440413          	addi	s0,s0,1652 # 1c009674 <__rt_io_event_current>
1c00732c:	4008                	lw	a0,0(s0)
1c00732e:	cd11                	beqz	a0,1c00734a <__rt_io_uart_wait_pending+0x36>
1c007330:	014027f3          	csrr	a5,uhartid
1c007334:	8795                	srai	a5,a5,0x5
1c007336:	f267b7b3          	p.bclr	a5,a5,25,6
1c00733a:	02000713          	li	a4,32
1c00733e:	02e79163          	bne	a5,a4,1c007360 <__rt_io_uart_wait_pending+0x4c>
1c007342:	cdefe0ef          	jal	ra,1c005820 <rt_event_wait>
1c007346:	00042023          	sw	zero,0(s0)
1c00734a:	40fa                	lw	ra,156(sp)
1c00734c:	446a                	lw	s0,152(sp)
1c00734e:	610d                	addi	sp,sp,160
1c007350:	8082                	ret
1c007352:	e79ff0ef          	jal	ra,1c0071ca <__rt_io_unlock>
1c007356:	db1ff0ef          	jal	ra,1c007106 <rt_event_execute.isra.4.constprop.12>
1c00735a:	dcdff0ef          	jal	ra,1c007126 <__rt_io_lock>
1c00735e:	b7c1                	j	1c00731e <__rt_io_uart_wait_pending+0xa>
1c007360:	08f106a3          	sb	a5,141(sp)
1c007364:	1c0077b7          	lui	a5,0x1c007
1c007368:	01a78793          	addi	a5,a5,26 # 1c00701a <__rt_io_uart_wait_req>
1c00736c:	4705                	li	a4,1
1c00736e:	c83e                	sw	a5,16(sp)
1c007370:	0068                	addi	a0,sp,12
1c007372:	1c0097b7          	lui	a5,0x1c009
1c007376:	5ee7a223          	sw	a4,1508(a5) # 1c0095e4 <__rt_io_event+0x24>
1c00737a:	08010623          	sb	zero,140(sp)
1c00737e:	d802                	sw	zero,48(sp)
1c007380:	da02                	sw	zero,52(sp)
1c007382:	ca2a                	sw	a0,20(sp)
1c007384:	a7cff0ef          	jal	ra,1c006600 <__rt_cluster_push_fc_event>
1c007388:	4689                	li	a3,2
1c00738a:	00204737          	lui	a4,0x204
1c00738e:	08c14783          	lbu	a5,140(sp)
1c007392:	0ff7f793          	andi	a5,a5,255
1c007396:	fbd5                	bnez	a5,1c00734a <__rt_io_uart_wait_pending+0x36>
1c007398:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c00739c:	03c76783          	p.elw	a5,60(a4)
1c0073a0:	00d72223          	sw	a3,4(a4)
1c0073a4:	b7ed                	j	1c00738e <__rt_io_uart_wait_pending+0x7a>

1c0073a6 <__rt_io_stop>:
1c0073a6:	1141                	addi	sp,sp,-16
1c0073a8:	c422                	sw	s0,8(sp)
1c0073aa:	1c009437          	lui	s0,0x1c009
1c0073ae:	c606                	sw	ra,12(sp)
1c0073b0:	68040413          	addi	s0,s0,1664 # 1c009680 <_rt_io_uart>
1c0073b4:	f61ff0ef          	jal	ra,1c007314 <__rt_io_uart_wait_pending>
1c0073b8:	4008                	lw	a0,0(s0)
1c0073ba:	4581                	li	a1,0
1c0073bc:	1de010ef          	jal	ra,1c00859a <rt_uart_close>
1c0073c0:	40b2                	lw	ra,12(sp)
1c0073c2:	00042023          	sw	zero,0(s0)
1c0073c6:	4422                	lw	s0,8(sp)
1c0073c8:	4501                	li	a0,0
1c0073ca:	0141                	addi	sp,sp,16
1c0073cc:	8082                	ret

1c0073ce <strcmp>:
1c0073ce:	0015478b          	p.lbu	a5,1(a0!)
1c0073d2:	0015c70b          	p.lbu	a4,1(a1!)
1c0073d6:	c399                	beqz	a5,1c0073dc <strcmp+0xe>
1c0073d8:	fee78be3          	beq	a5,a4,1c0073ce <strcmp>
1c0073dc:	40e78533          	sub	a0,a5,a4
1c0073e0:	8082                	ret

1c0073e2 <strncmp>:
1c0073e2:	ce11                	beqz	a2,1c0073fe <strncmp+0x1c>
1c0073e4:	962a                	add	a2,a2,a0
1c0073e6:	0015478b          	p.lbu	a5,1(a0!)
1c0073ea:	0015c70b          	p.lbu	a4,1(a1!)
1c0073ee:	00e79563          	bne	a5,a4,1c0073f8 <strncmp+0x16>
1c0073f2:	00c50363          	beq	a0,a2,1c0073f8 <strncmp+0x16>
1c0073f6:	fbe5                	bnez	a5,1c0073e6 <strncmp+0x4>
1c0073f8:	40e78533          	sub	a0,a5,a4
1c0073fc:	8082                	ret
1c0073fe:	4501                	li	a0,0
1c007400:	8082                	ret

1c007402 <strlen>:
1c007402:	87aa                	mv	a5,a0
1c007404:	0007c703          	lbu	a4,0(a5)
1c007408:	00178693          	addi	a3,a5,1
1c00740c:	e701                	bnez	a4,1c007414 <strlen+0x12>
1c00740e:	40a78533          	sub	a0,a5,a0
1c007412:	8082                	ret
1c007414:	87b6                	mv	a5,a3
1c007416:	b7fd                	j	1c007404 <strlen+0x2>

1c007418 <memset>:
1c007418:	962a                	add	a2,a2,a0
1c00741a:	87aa                	mv	a5,a0
1c00741c:	00c79363          	bne	a5,a2,1c007422 <memset+0xa>
1c007420:	8082                	ret
1c007422:	00b780ab          	p.sb	a1,1(a5!)
1c007426:	bfdd                	j	1c00741c <memset+0x4>

1c007428 <memcpy>:
1c007428:	00a5e733          	or	a4,a1,a0
1c00742c:	fa273733          	p.bclr	a4,a4,29,2
1c007430:	87aa                	mv	a5,a0
1c007432:	c709                	beqz	a4,1c00743c <memcpy+0x14>
1c007434:	962e                	add	a2,a2,a1
1c007436:	00c59f63          	bne	a1,a2,1c007454 <memcpy+0x2c>
1c00743a:	8082                	ret
1c00743c:	fa263733          	p.bclr	a4,a2,29,2
1c007440:	fb75                	bnez	a4,1c007434 <memcpy+0xc>
1c007442:	962e                	add	a2,a2,a1
1c007444:	00c59363          	bne	a1,a2,1c00744a <memcpy+0x22>
1c007448:	8082                	ret
1c00744a:	0045a70b          	p.lw	a4,4(a1!)
1c00744e:	00e7a22b          	p.sw	a4,4(a5!)
1c007452:	bfcd                	j	1c007444 <memcpy+0x1c>
1c007454:	0015c70b          	p.lbu	a4,1(a1!)
1c007458:	00e780ab          	p.sb	a4,1(a5!)
1c00745c:	bfe9                	j	1c007436 <memcpy+0xe>

1c00745e <strchr>:
1c00745e:	0ff5f593          	andi	a1,a1,255
1c007462:	00054703          	lbu	a4,0(a0)
1c007466:	87aa                	mv	a5,a0
1c007468:	0505                	addi	a0,a0,1
1c00746a:	00b70563          	beq	a4,a1,1c007474 <strchr+0x16>
1c00746e:	fb75                	bnez	a4,1c007462 <strchr+0x4>
1c007470:	c191                	beqz	a1,1c007474 <strchr+0x16>
1c007472:	4781                	li	a5,0
1c007474:	853e                	mv	a0,a5
1c007476:	8082                	ret

1c007478 <__rt_putc_debug_bridge>:
1c007478:	1141                	addi	sp,sp,-16
1c00747a:	c422                	sw	s0,8(sp)
1c00747c:	1c009437          	lui	s0,0x1c009
1c007480:	c226                	sw	s1,4(sp)
1c007482:	c606                	sw	ra,12(sp)
1c007484:	84aa                	mv	s1,a0
1c007486:	19c40413          	addi	s0,s0,412 # 1c00919c <__hal_debug_struct>
1c00748a:	485c                	lw	a5,20(s0)
1c00748c:	c791                	beqz	a5,1c007498 <__rt_putc_debug_bridge+0x20>
1c00748e:	06400513          	li	a0,100
1c007492:	e12fe0ef          	jal	ra,1c005aa4 <rt_time_wait_us>
1c007496:	bfd5                	j	1c00748a <__rt_putc_debug_bridge+0x12>
1c007498:	4c1c                	lw	a5,24(s0)
1c00749a:	00178713          	addi	a4,a5,1
1c00749e:	97a2                	add	a5,a5,s0
1c0074a0:	00978e23          	sb	s1,28(a5)
1c0074a4:	cc18                	sw	a4,24(s0)
1c0074a6:	4c14                	lw	a3,24(s0)
1c0074a8:	08000793          	li	a5,128
1c0074ac:	00f68463          	beq	a3,a5,1c0074b4 <__rt_putc_debug_bridge+0x3c>
1c0074b0:	00a4b663          	p.bneimm	s1,10,1c0074bc <__rt_putc_debug_bridge+0x44>
1c0074b4:	c701                	beqz	a4,1c0074bc <__rt_putc_debug_bridge+0x44>
1c0074b6:	c858                	sw	a4,20(s0)
1c0074b8:	00042c23          	sw	zero,24(s0)
1c0074bc:	4c1c                	lw	a5,24(s0)
1c0074be:	e799                	bnez	a5,1c0074cc <__rt_putc_debug_bridge+0x54>
1c0074c0:	4422                	lw	s0,8(sp)
1c0074c2:	40b2                	lw	ra,12(sp)
1c0074c4:	4492                	lw	s1,4(sp)
1c0074c6:	0141                	addi	sp,sp,16
1c0074c8:	8dafe06f          	j	1c0055a2 <__rt_bridge_printf_flush>
1c0074cc:	40b2                	lw	ra,12(sp)
1c0074ce:	4422                	lw	s0,8(sp)
1c0074d0:	4492                	lw	s1,4(sp)
1c0074d2:	0141                	addi	sp,sp,16
1c0074d4:	8082                	ret

1c0074d6 <__rt_putc_uart>:
1c0074d6:	1101                	addi	sp,sp,-32
1c0074d8:	c62a                	sw	a0,12(sp)
1c0074da:	ce06                	sw	ra,28(sp)
1c0074dc:	e39ff0ef          	jal	ra,1c007314 <__rt_io_uart_wait_pending>
1c0074e0:	1c0097b7          	lui	a5,0x1c009
1c0074e4:	19c78793          	addi	a5,a5,412 # 1c00919c <__hal_debug_struct>
1c0074e8:	4f94                	lw	a3,24(a5)
1c0074ea:	4532                	lw	a0,12(sp)
1c0074ec:	00168713          	addi	a4,a3,1
1c0074f0:	cf98                	sw	a4,24(a5)
1c0074f2:	97b6                	add	a5,a5,a3
1c0074f4:	00a78e23          	sb	a0,28(a5)
1c0074f8:	08000793          	li	a5,128
1c0074fc:	00f70463          	beq	a4,a5,1c007504 <__rt_putc_uart+0x2e>
1c007500:	00a53663          	p.bneimm	a0,10,1c00750c <__rt_putc_uart+0x36>
1c007504:	40f2                	lw	ra,28(sp)
1c007506:	6105                	addi	sp,sp,32
1c007508:	d33ff06f          	j	1c00723a <__rt_io_uart_flush.constprop.11>
1c00750c:	40f2                	lw	ra,28(sp)
1c00750e:	6105                	addi	sp,sp,32
1c007510:	8082                	ret

1c007512 <tfp_putc.isra.9>:
1c007512:	1c0097b7          	lui	a5,0x1c009
1c007516:	2607a783          	lw	a5,608(a5) # 1c009260 <__rt_iodev>
1c00751a:	7135                	addi	sp,sp,-160
1c00751c:	cf06                	sw	ra,156(sp)
1c00751e:	0427bf63          	p.bneimm	a5,2,1c00757c <tfp_putc.isra.9+0x6a>
1c007522:	014027f3          	csrr	a5,uhartid
1c007526:	8795                	srai	a5,a5,0x5
1c007528:	f267b7b3          	p.bclr	a5,a5,25,6
1c00752c:	02000713          	li	a4,32
1c007530:	00e79763          	bne	a5,a4,1c00753e <tfp_putc.isra.9+0x2c>
1c007534:	b37ff0ef          	jal	ra,1c00706a <__rt_do_putc_host>
1c007538:	40fa                	lw	ra,156(sp)
1c00753a:	610d                	addi	sp,sp,160
1c00753c:	8082                	ret
1c00753e:	08f10623          	sb	a5,140(sp)
1c007542:	1c0077b7          	lui	a5,0x1c007
1c007546:	4705                	li	a4,1
1c007548:	19678793          	addi	a5,a5,406 # 1c007196 <__rt_putc_host_cluster_req>
1c00754c:	08a106a3          	sb	a0,141(sp)
1c007550:	0048                	addi	a0,sp,4
1c007552:	d63a                	sw	a4,44(sp)
1c007554:	c43e                	sw	a5,8(sp)
1c007556:	c502                	sw	zero,136(sp)
1c007558:	ce02                	sw	zero,28(sp)
1c00755a:	c62a                	sw	a0,12(sp)
1c00755c:	00010c23          	sb	zero,24(sp)
1c007560:	8a0ff0ef          	jal	ra,1c006600 <__rt_cluster_push_fc_event>
1c007564:	4709                	li	a4,2
1c007566:	002047b7          	lui	a5,0x204
1c00756a:	46aa                	lw	a3,136(sp)
1c00756c:	f6f1                	bnez	a3,1c007538 <tfp_putc.isra.9+0x26>
1c00756e:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
1c007572:	03c7e683          	p.elw	a3,60(a5)
1c007576:	00e7a223          	sw	a4,4(a5)
1c00757a:	bfc5                	j	1c00756a <tfp_putc.isra.9+0x58>
1c00757c:	1c0097b7          	lui	a5,0x1c009
1c007580:	6807a783          	lw	a5,1664(a5) # 1c009680 <_rt_io_uart>
1c007584:	c781                	beqz	a5,1c00758c <tfp_putc.isra.9+0x7a>
1c007586:	f51ff0ef          	jal	ra,1c0074d6 <__rt_putc_uart>
1c00758a:	b77d                	j	1c007538 <tfp_putc.isra.9+0x26>
1c00758c:	1c0097b7          	lui	a5,0x1c009
1c007590:	1ac7a783          	lw	a5,428(a5) # 1c0091ac <__hal_debug_struct+0x10>
1c007594:	c395                	beqz	a5,1c0075b8 <tfp_putc.isra.9+0xa6>
1c007596:	014027f3          	csrr	a5,uhartid
1c00759a:	00379713          	slli	a4,a5,0x3
1c00759e:	1a1106b7          	lui	a3,0x1a110
1c0075a2:	ee873733          	p.bclr	a4,a4,23,8
1c0075a6:	9736                	add	a4,a4,a3
1c0075a8:	6689                	lui	a3,0x2
1c0075aa:	078a                	slli	a5,a5,0x2
1c0075ac:	f8068693          	addi	a3,a3,-128 # 1f80 <__rt_stack_size+0x1780>
1c0075b0:	8ff5                	and	a5,a5,a3
1c0075b2:	00a767a3          	p.sw	a0,a5(a4)
1c0075b6:	b749                	j	1c007538 <tfp_putc.isra.9+0x26>
1c0075b8:	ec1ff0ef          	jal	ra,1c007478 <__rt_putc_debug_bridge>
1c0075bc:	bfb5                	j	1c007538 <tfp_putc.isra.9+0x26>

1c0075be <puts>:
1c0075be:	1141                	addi	sp,sp,-16
1c0075c0:	c422                	sw	s0,8(sp)
1c0075c2:	c606                	sw	ra,12(sp)
1c0075c4:	842a                	mv	s0,a0
1c0075c6:	b61ff0ef          	jal	ra,1c007126 <__rt_io_lock>
1c0075ca:	0014450b          	p.lbu	a0,1(s0!)
1c0075ce:	c501                	beqz	a0,1c0075d6 <puts+0x18>
1c0075d0:	f43ff0ef          	jal	ra,1c007512 <tfp_putc.isra.9>
1c0075d4:	bfdd                	j	1c0075ca <puts+0xc>
1c0075d6:	4529                	li	a0,10
1c0075d8:	f3bff0ef          	jal	ra,1c007512 <tfp_putc.isra.9>
1c0075dc:	befff0ef          	jal	ra,1c0071ca <__rt_io_unlock>
1c0075e0:	40b2                	lw	ra,12(sp)
1c0075e2:	4422                	lw	s0,8(sp)
1c0075e4:	4501                	li	a0,0
1c0075e6:	0141                	addi	sp,sp,16
1c0075e8:	8082                	ret

1c0075ea <fputc_locked>:
1c0075ea:	1141                	addi	sp,sp,-16
1c0075ec:	c422                	sw	s0,8(sp)
1c0075ee:	842a                	mv	s0,a0
1c0075f0:	0ff57513          	andi	a0,a0,255
1c0075f4:	c606                	sw	ra,12(sp)
1c0075f6:	f1dff0ef          	jal	ra,1c007512 <tfp_putc.isra.9>
1c0075fa:	8522                	mv	a0,s0
1c0075fc:	40b2                	lw	ra,12(sp)
1c0075fe:	4422                	lw	s0,8(sp)
1c007600:	0141                	addi	sp,sp,16
1c007602:	8082                	ret

1c007604 <fputc>:
1c007604:	1141                	addi	sp,sp,-16
1c007606:	c606                	sw	ra,12(sp)
1c007608:	c422                	sw	s0,8(sp)
1c00760a:	842a                	mv	s0,a0
1c00760c:	b1bff0ef          	jal	ra,1c007126 <__rt_io_lock>
1c007610:	0ff47513          	andi	a0,s0,255
1c007614:	effff0ef          	jal	ra,1c007512 <tfp_putc.isra.9>
1c007618:	1c0097b7          	lui	a5,0x1c009
1c00761c:	1ac7a783          	lw	a5,428(a5) # 1c0091ac <__hal_debug_struct+0x10>
1c007620:	e399                	bnez	a5,1c007626 <fputc+0x22>
1c007622:	f81fd0ef          	jal	ra,1c0055a2 <__rt_bridge_printf_flush>
1c007626:	ba5ff0ef          	jal	ra,1c0071ca <__rt_io_unlock>
1c00762a:	8522                	mv	a0,s0
1c00762c:	40b2                	lw	ra,12(sp)
1c00762e:	4422                	lw	s0,8(sp)
1c007630:	0141                	addi	sp,sp,16
1c007632:	8082                	ret

1c007634 <putchar>:
1c007634:	4589                	li	a1,2
1c007636:	fcfff06f          	j	1c007604 <fputc>

1c00763a <_prf_locked>:
1c00763a:	1101                	addi	sp,sp,-32
1c00763c:	ce06                	sw	ra,28(sp)
1c00763e:	c02a                	sw	a0,0(sp)
1c007640:	c62e                	sw	a1,12(sp)
1c007642:	c432                	sw	a2,8(sp)
1c007644:	c236                	sw	a3,4(sp)
1c007646:	ae1ff0ef          	jal	ra,1c007126 <__rt_io_lock>
1c00764a:	4692                	lw	a3,4(sp)
1c00764c:	4622                	lw	a2,8(sp)
1c00764e:	45b2                	lw	a1,12(sp)
1c007650:	4502                	lw	a0,0(sp)
1c007652:	2ca1                	jal	1c0078aa <_prf>
1c007654:	c02a                	sw	a0,0(sp)
1c007656:	b75ff0ef          	jal	ra,1c0071ca <__rt_io_unlock>
1c00765a:	40f2                	lw	ra,28(sp)
1c00765c:	4502                	lw	a0,0(sp)
1c00765e:	6105                	addi	sp,sp,32
1c007660:	8082                	ret

1c007662 <exit>:
1c007662:	1101                	addi	sp,sp,-32
1c007664:	cc22                	sw	s0,24(sp)
1c007666:	c84a                	sw	s2,16(sp)
1c007668:	c62a                	sw	a0,12(sp)
1c00766a:	ce06                	sw	ra,28(sp)
1c00766c:	ca26                	sw	s1,20(sp)
1c00766e:	a9ffd0ef          	jal	ra,1c00510c <__rt_deinit>
1c007672:	4532                	lw	a0,12(sp)
1c007674:	1a104437          	lui	s0,0x1a104
1c007678:	0a040793          	addi	a5,s0,160 # 1a1040a0 <__l1_end+0xa104080>
1c00767c:	c1f54933          	p.bset	s2,a0,0,31
1c007680:	0127a023          	sw	s2,0(a5)
1c007684:	1c0097b7          	lui	a5,0x1c009
1c007688:	2607a783          	lw	a5,608(a5) # 1c009260 <__rt_iodev>
1c00768c:	0027bf63          	p.bneimm	a5,2,1c0076aa <exit+0x48>
1c007690:	c901                	beqz	a0,1c0076a0 <exit+0x3e>
1c007692:	00020537          	lui	a0,0x20
1c007696:	02350513          	addi	a0,a0,35 # 20023 <__L1Cl+0x10023>
1c00769a:	8d3fd0ef          	jal	ra,1c004f6c <semihost_exit>
1c00769e:	a001                	j	1c00769e <exit+0x3c>
1c0076a0:	00020537          	lui	a0,0x20
1c0076a4:	02650513          	addi	a0,a0,38 # 20026 <__L1Cl+0x10026>
1c0076a8:	bfcd                	j	1c00769a <exit+0x38>
1c0076aa:	1c0094b7          	lui	s1,0x1c009
1c0076ae:	19c48493          	addi	s1,s1,412 # 1c00919c <__hal_debug_struct>
1c0076b2:	ef1fd0ef          	jal	ra,1c0055a2 <__rt_bridge_printf_flush>
1c0076b6:	0124a623          	sw	s2,12(s1)
1c0076ba:	eabfd0ef          	jal	ra,1c005564 <__rt_bridge_send_notif>
1c0076be:	449c                	lw	a5,8(s1)
1c0076c0:	dff9                	beqz	a5,1c00769e <exit+0x3c>
1c0076c2:	07440413          	addi	s0,s0,116
1c0076c6:	401c                	lw	a5,0(s0)
1c0076c8:	83a5                	srli	a5,a5,0x9
1c0076ca:	f837b7b3          	p.bclr	a5,a5,28,3
1c0076ce:	fe77bce3          	p.bneimm	a5,7,1c0076c6 <exit+0x64>
1c0076d2:	eb3fd0ef          	jal	ra,1c005584 <__rt_bridge_clear_notif>
1c0076d6:	b7e1                	j	1c00769e <exit+0x3c>

1c0076d8 <abort>:
1c0076d8:	1141                	addi	sp,sp,-16
1c0076da:	557d                	li	a0,-1
1c0076dc:	c606                	sw	ra,12(sp)
1c0076de:	f85ff0ef          	jal	ra,1c007662 <exit>

1c0076e2 <__rt_io_init>:
#endif
}

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_io_init()
{
  __rt_putc_host_buffer_index = 0;
1c0076e2:	1c0097b7          	lui	a5,0x1c009
1c0076e6:	6607ae23          	sw	zero,1660(a5) # 1c00967c <__rt_putc_host_buffer_index>
void __rt_fc_cluster_unlock(rt_fc_lock_t *lock, rt_fc_lock_req_t *req);

static inline void __rt_fc_lock_init(rt_fc_lock_t *lock)
{
#if defined(ARCHI_HAS_FC)
  lock->waiting = NULL;
1c0076ea:	1b0017b7          	lui	a5,0x1b001
1c0076ee:	c0c78793          	addi	a5,a5,-1012 # 1b000c0c <__rt_io_fc_lock>
1c0076f2:	0007a223          	sw	zero,4(a5)
  lock->locked = 0;
1c0076f6:	0007a023          	sw	zero,0(a5)
  lock->fc_wait = NULL;
1c0076fa:	0007a623          	sw	zero,12(a5)
  __rt_fc_lock_init(&__rt_io_fc_lock);

#if defined(__RT_USE_UART)
  _rt_io_uart = NULL;
1c0076fe:	1c0097b7          	lui	a5,0x1c009
1c007702:	6807a023          	sw	zero,1664(a5) # 1c009680 <_rt_io_uart>
  __rt_io_event_current = NULL;
1c007706:	1c0097b7          	lui	a5,0x1c009
1c00770a:	6607aa23          	sw	zero,1652(a5) # 1c009674 <__rt_io_event_current>
  return __rt_iodev;
1c00770e:	1c0097b7          	lui	a5,0x1c009

  if (rt_iodev() == RT_IODEV_UART)
1c007712:	2607a783          	lw	a5,608(a5) # 1c009260 <__rt_iodev>
1c007716:	0217be63          	p.bneimm	a5,1,1c007752 <__rt_io_init+0x70>
  {
    __rt_cbsys_add(RT_CBSYS_START, __rt_io_start, NULL);
1c00771a:	1c0075b7          	lui	a1,0x1c007
{
1c00771e:	1141                	addi	sp,sp,-16
    __rt_cbsys_add(RT_CBSYS_START, __rt_io_start, NULL);
1c007720:	4601                	li	a2,0
1c007722:	0ac58593          	addi	a1,a1,172 # 1c0070ac <__rt_io_start>
1c007726:	4501                	li	a0,0
{
1c007728:	c606                	sw	ra,12(sp)
    __rt_cbsys_add(RT_CBSYS_START, __rt_io_start, NULL);
1c00772a:	b7bfd0ef          	jal	ra,1c0052a4 <__rt_cbsys_add>
    __rt_cbsys_add(RT_CBSYS_STOP, __rt_io_stop, NULL);
1c00772e:	1c0075b7          	lui	a1,0x1c007
1c007732:	3a658593          	addi	a1,a1,934 # 1c0073a6 <__rt_io_stop>
1c007736:	4601                	li	a2,0
1c007738:	4505                	li	a0,1
1c00773a:	b6bfd0ef          	jal	ra,1c0052a4 <__rt_cbsys_add>
    __rt_io_pending_flush = 0;
    rt_event_alloc(NULL, 1);
  }
#endif

}
1c00773e:	40b2                	lw	ra,12(sp)
    __rt_io_pending_flush = 0;
1c007740:	1c0097b7          	lui	a5,0x1c009
1c007744:	6607ac23          	sw	zero,1656(a5) # 1c009678 <__rt_io_pending_flush>
    rt_event_alloc(NULL, 1);
1c007748:	4585                	li	a1,1
1c00774a:	4501                	li	a0,0
}
1c00774c:	0141                	addi	sp,sp,16
    rt_event_alloc(NULL, 1);
1c00774e:	f71fd06f          	j	1c0056be <rt_event_alloc>
1c007752:	8082                	ret

1c007754 <printf>:

	return r;
}

int printf(const char *format, ...)
{
1c007754:	7139                	addi	sp,sp,-64
1c007756:	d432                	sw	a2,40(sp)
	va_list vargs;
	int     r;

	va_start(vargs, format);
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c007758:	862a                	mv	a2,a0
1c00775a:	1c007537          	lui	a0,0x1c007
{
1c00775e:	d22e                	sw	a1,36(sp)
1c007760:	d636                	sw	a3,44(sp)
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c007762:	4589                	li	a1,2
	va_start(vargs, format);
1c007764:	1054                	addi	a3,sp,36
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c007766:	5ea50513          	addi	a0,a0,1514 # 1c0075ea <fputc_locked>
{
1c00776a:	ce06                	sw	ra,28(sp)
1c00776c:	d83a                	sw	a4,48(sp)
1c00776e:	da3e                	sw	a5,52(sp)
1c007770:	dc42                	sw	a6,56(sp)
1c007772:	de46                	sw	a7,60(sp)
	va_start(vargs, format);
1c007774:	c636                	sw	a3,12(sp)
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c007776:	ec5ff0ef          	jal	ra,1c00763a <_prf_locked>
	va_end(vargs);

	return r;
}
1c00777a:	40f2                	lw	ra,28(sp)
1c00777c:	6121                	addi	sp,sp,64
1c00777e:	8082                	ret

1c007780 <_to_x>:
 * Writes the specified number into the buffer in the given base,
 * using the digit characters 0-9a-z (i.e. base>36 will start writing
 * odd bytes).
 */
static int _to_x(char *buf, unsigned VALTYPE n, unsigned int base)
{
1c007780:	7179                	addi	sp,sp,-48
1c007782:	d422                	sw	s0,40(sp)
1c007784:	d226                	sw	s1,36(sp)
1c007786:	ce4e                	sw	s3,28(sp)
1c007788:	cc52                	sw	s4,24(sp)
1c00778a:	ca56                	sw	s5,20(sp)
1c00778c:	c85a                	sw	s6,16(sp)
1c00778e:	d606                	sw	ra,44(sp)
1c007790:	d04a                	sw	s2,32(sp)
1c007792:	c65e                	sw	s7,12(sp)
1c007794:	84aa                	mv	s1,a0
1c007796:	89ae                	mv	s3,a1
1c007798:	8a32                	mv	s4,a2
1c00779a:	8ab6                	mv	s5,a3
1c00779c:	842a                	mv	s0,a0

	do {
		unsigned int d = n % base;

		n /= base;
		*buf++ = '0' + d + (d > 9 ? ('a' - '0' - 10) : 0);
1c00779e:	4b25                	li	s6,9
		unsigned int d = n % base;
1c0077a0:	8656                	mv	a2,s5
1c0077a2:	4681                	li	a3,0
1c0077a4:	854e                	mv	a0,s3
1c0077a6:	85d2                	mv	a1,s4
1c0077a8:	b94f90ef          	jal	ra,1c000b3c <__umoddi3>
		n /= base;
1c0077ac:	85d2                	mv	a1,s4
		unsigned int d = n % base;
1c0077ae:	892a                	mv	s2,a0
		n /= base;
1c0077b0:	8656                	mv	a2,s5
1c0077b2:	854e                	mv	a0,s3
1c0077b4:	4681                	li	a3,0
1c0077b6:	84af90ef          	jal	ra,1c000800 <__udivdi3>
1c0077ba:	89aa                	mv	s3,a0
1c0077bc:	8a2e                	mv	s4,a1
		*buf++ = '0' + d + (d > 9 ? ('a' - '0' - 10) : 0);
1c0077be:	02700713          	li	a4,39
1c0077c2:	012b6363          	bltu	s6,s2,1c0077c8 <_to_x+0x48>
1c0077c6:	4701                	li	a4,0
1c0077c8:	03090913          	addi	s2,s2,48
1c0077cc:	974a                	add	a4,a4,s2
1c0077ce:	00e40023          	sb	a4,0(s0)
	} while (n);
1c0077d2:	8dc9                	or	a1,a1,a0
		*buf++ = '0' + d + (d > 9 ? ('a' - '0' - 10) : 0);
1c0077d4:	00140793          	addi	a5,s0,1
	} while (n);
1c0077d8:	e195                	bnez	a1,1c0077fc <_to_x+0x7c>

	*buf = 0;
1c0077da:	00078023          	sb	zero,0(a5)
	len = buf - start;
1c0077de:	40978533          	sub	a0,a5,s1

	for (buf--; buf > start; buf--, start++) {
1c0077e2:	0084ef63          	bltu	s1,s0,1c007800 <_to_x+0x80>
		*buf = *start;
		*start = tmp;
	}

	return len;
}
1c0077e6:	50b2                	lw	ra,44(sp)
1c0077e8:	5422                	lw	s0,40(sp)
1c0077ea:	5492                	lw	s1,36(sp)
1c0077ec:	5902                	lw	s2,32(sp)
1c0077ee:	49f2                	lw	s3,28(sp)
1c0077f0:	4a62                	lw	s4,24(sp)
1c0077f2:	4ad2                	lw	s5,20(sp)
1c0077f4:	4b42                	lw	s6,16(sp)
1c0077f6:	4bb2                	lw	s7,12(sp)
1c0077f8:	6145                	addi	sp,sp,48
1c0077fa:	8082                	ret
1c0077fc:	843e                	mv	s0,a5
1c0077fe:	b74d                	j	1c0077a0 <_to_x+0x20>
		*buf = *start;
1c007800:	0004c703          	lbu	a4,0(s1)
		char tmp = *buf;
1c007804:	00044783          	lbu	a5,0(s0)
		*buf = *start;
1c007808:	fee40fab          	p.sb	a4,-1(s0!)
		*start = tmp;
1c00780c:	00f480ab          	p.sb	a5,1(s1!)
1c007810:	bfc9                	j	1c0077e2 <_to_x+0x62>

1c007812 <_rlrshift>:
	return (buf + _to_udec(buf, value)) - start;
}

static	void _rlrshift(uint64_t *v)
{
	*v = (*v & 1) + (*v >> 1);
1c007812:	411c                	lw	a5,0(a0)
1c007814:	4154                	lw	a3,4(a0)
1c007816:	fc17b733          	p.bclr	a4,a5,30,1
1c00781a:	01f69613          	slli	a2,a3,0x1f
1c00781e:	8385                	srli	a5,a5,0x1
1c007820:	8fd1                	or	a5,a5,a2
1c007822:	97ba                	add	a5,a5,a4
1c007824:	8285                	srli	a3,a3,0x1
1c007826:	00e7b733          	sltu	a4,a5,a4
1c00782a:	9736                	add	a4,a4,a3
1c00782c:	c11c                	sw	a5,0(a0)
1c00782e:	c158                	sw	a4,4(a0)
}
1c007830:	8082                	ret

1c007832 <_ldiv5>:
 * taken from the full 64 bit space.
 */
static void _ldiv5(uint64_t *v)
{
	uint32_t hi;
	uint64_t rem = *v, quot = 0U, q;
1c007832:	4118                	lw	a4,0(a0)
1c007834:	4154                	lw	a3,4(a0)
	 */
	rem += 2U;

	for (i = 0; i < 3; i++) {
		hi = rem >> shifts[i];
		q = (uint64_t)(hi / 5U) << shifts[i];
1c007836:	4615                	li	a2,5
	rem += 2U;
1c007838:	00270793          	addi	a5,a4,2
1c00783c:	00e7b733          	sltu	a4,a5,a4
1c007840:	9736                	add	a4,a4,a3
		q = (uint64_t)(hi / 5U) << shifts[i];
1c007842:	02c755b3          	divu	a1,a4,a2
		rem -= q * 5U;
1c007846:	42b61733          	p.msu	a4,a2,a1
		hi = rem >> shifts[i];
1c00784a:	01d71693          	slli	a3,a4,0x1d
1c00784e:	0037d713          	srli	a4,a5,0x3
1c007852:	8f55                	or	a4,a4,a3
		q = (uint64_t)(hi / 5U) << shifts[i];
1c007854:	02c75733          	divu	a4,a4,a2
1c007858:	01d75693          	srli	a3,a4,0x1d
1c00785c:	070e                	slli	a4,a4,0x3
		rem -= q * 5U;
1c00785e:	42e617b3          	p.msu	a5,a2,a4
		quot += q;
1c007862:	95b6                	add	a1,a1,a3
		q = (uint64_t)(hi / 5U) << shifts[i];
1c007864:	02c7d7b3          	divu	a5,a5,a2
		quot += q;
1c007868:	973e                	add	a4,a4,a5
1c00786a:	00f737b3          	sltu	a5,a4,a5
1c00786e:	97ae                	add	a5,a5,a1
	}

	*v = quot;
1c007870:	c118                	sw	a4,0(a0)
1c007872:	c15c                	sw	a5,4(a0)
}
1c007874:	8082                	ret

1c007876 <_get_digit>:

static	char _get_digit(uint64_t *fr, int *digit_count)
{
	char rval;

	if (*digit_count > 0) {
1c007876:	419c                	lw	a5,0(a1)
		*digit_count -= 1;
		*fr = *fr * 10U;
		rval = ((*fr >> 60) & 0xF) + '0';
		*fr &= 0x0FFFFFFFFFFFFFFFull;
	} else {
		rval = '0';
1c007878:	03000713          	li	a4,48
	if (*digit_count > 0) {
1c00787c:	02f05563          	blez	a5,1c0078a6 <_get_digit+0x30>
		*digit_count -= 1;
1c007880:	17fd                	addi	a5,a5,-1
1c007882:	c19c                	sw	a5,0(a1)
		*fr = *fr * 10U;
1c007884:	411c                	lw	a5,0(a0)
1c007886:	4729                	li	a4,10
1c007888:	4150                	lw	a2,4(a0)
1c00788a:	02f706b3          	mul	a3,a4,a5
1c00788e:	02f737b3          	mulhu	a5,a4,a5
		*fr &= 0x0FFFFFFFFFFFFFFFull;
1c007892:	c114                	sw	a3,0(a0)
		*fr = *fr * 10U;
1c007894:	42c707b3          	p.mac	a5,a4,a2
		rval = ((*fr >> 60) & 0xF) + '0';
1c007898:	01c7d713          	srli	a4,a5,0x1c
		*fr &= 0x0FFFFFFFFFFFFFFFull;
1c00789c:	c7c7b7b3          	p.bclr	a5,a5,3,28
		rval = ((*fr >> 60) & 0xF) + '0';
1c0078a0:	03070713          	addi	a4,a4,48
		*fr &= 0x0FFFFFFFFFFFFFFFull;
1c0078a4:	c15c                	sw	a5,4(a0)
	}

	return rval;
}
1c0078a6:	853a                	mv	a0,a4
1c0078a8:	8082                	ret

1c0078aa <_prf>:
	*sptr = p;
	return i;
}

int _prf(int (*func)(), void *dest, const char *format, va_list vargs)
{
1c0078aa:	7135                	addi	sp,sp,-160
1c0078ac:	c94a                	sw	s2,144(sp)
1c0078ae:	c74e                	sw	s3,140(sp)
1c0078b0:	c15a                	sw	s6,128(sp)
1c0078b2:	dede                	sw	s7,124(sp)
1c0078b4:	cf06                	sw	ra,156(sp)
1c0078b6:	cd22                	sw	s0,152(sp)
1c0078b8:	cb26                	sw	s1,148(sp)
1c0078ba:	c552                	sw	s4,136(sp)
1c0078bc:	c356                	sw	s5,132(sp)
1c0078be:	dce2                	sw	s8,120(sp)
1c0078c0:	dae6                	sw	s9,116(sp)
1c0078c2:	d8ea                	sw	s10,112(sp)
1c0078c4:	d6ee                	sw	s11,108(sp)
1c0078c6:	8b2a                	mv	s6,a0
1c0078c8:	8bae                	mv	s7,a1
1c0078ca:	8936                	mv	s2,a3
	struct zero_padding zero;
	VALTYPE val;

#define PUTC(c)	do { if ((*func)(c, dest) == EOF) return EOF; } while (false)

	count = 0;
1c0078cc:	4981                	li	s3,0

	while ((c = *format++)) {
1c0078ce:	00064503          	lbu	a0,0(a2)
1c0078d2:	00160c13          	addi	s8,a2,1
1c0078d6:	c911                	beqz	a0,1c0078ea <_prf+0x40>
		if (c != '%') {
1c0078d8:	02500793          	li	a5,37
1c0078dc:	14f50563          	beq	a0,a5,1c007a26 <_prf+0x17c>
			PUTC(c);
1c0078e0:	85de                	mv	a1,s7
1c0078e2:	9b02                	jalr	s6
1c0078e4:	13f53fe3          	p.bneimm	a0,-1,1c008222 <_prf+0x978>
1c0078e8:	59fd                	li	s3,-1
		}
	}
	return count;

#undef PUTC
}
1c0078ea:	40fa                	lw	ra,156(sp)
1c0078ec:	446a                	lw	s0,152(sp)
1c0078ee:	854e                	mv	a0,s3
1c0078f0:	44da                	lw	s1,148(sp)
1c0078f2:	494a                	lw	s2,144(sp)
1c0078f4:	49ba                	lw	s3,140(sp)
1c0078f6:	4a2a                	lw	s4,136(sp)
1c0078f8:	4a9a                	lw	s5,132(sp)
1c0078fa:	4b0a                	lw	s6,128(sp)
1c0078fc:	5bf6                	lw	s7,124(sp)
1c0078fe:	5c66                	lw	s8,120(sp)
1c007900:	5cd6                	lw	s9,116(sp)
1c007902:	5d46                	lw	s10,112(sp)
1c007904:	5db6                	lw	s11,108(sp)
1c007906:	610d                	addi	sp,sp,160
1c007908:	8082                	ret
				switch (c) {
1c00790a:	108d8663          	beq	s11,s0,1c007a16 <_prf+0x16c>
1c00790e:	0fb46863          	bltu	s0,s11,1c0079fe <_prf+0x154>
1c007912:	fc0d8ce3          	beqz	s11,1c0078ea <_prf+0x40>
1c007916:	0ecd8d63          	beq	s11,a2,1c007a10 <_prf+0x166>
					fplus = true;
1c00791a:	8c52                	mv	s8,s4
			while (strchr("-+ #0", (c = *format++)) != NULL) {
1c00791c:	000c4d83          	lbu	s11,0(s8)
1c007920:	1c009737          	lui	a4,0x1c009
1c007924:	03c70513          	addi	a0,a4,60 # 1c00903c <__himax_reg_init+0x2d0>
1c007928:	85ee                	mv	a1,s11
1c00792a:	c232                	sw	a2,4(sp)
1c00792c:	b33ff0ef          	jal	ra,1c00745e <strchr>
1c007930:	001c0a13          	addi	s4,s8,1
1c007934:	4612                	lw	a2,4(sp)
1c007936:	f971                	bnez	a0,1c00790a <_prf+0x60>
			if (c == '*') {
1c007938:	02a00713          	li	a4,42
1c00793c:	10ed9563          	bne	s11,a4,1c007a46 <_prf+0x19c>
				width = va_arg(vargs, int);
1c007940:	00092c83          	lw	s9,0(s2)
1c007944:	00490713          	addi	a4,s2,4
				if (width < 0) {
1c007948:	000cd663          	bgez	s9,1c007954 <_prf+0xaa>
					fminus = true;
1c00794c:	4785                	li	a5,1
					width = -width;
1c00794e:	41900cb3          	neg	s9,s9
					fminus = true;
1c007952:	cc3e                	sw	a5,24(sp)
				c = *format++;
1c007954:	000a4d83          	lbu	s11,0(s4)
				width = va_arg(vargs, int);
1c007958:	893a                	mv	s2,a4
				c = *format++;
1c00795a:	002c0a13          	addi	s4,s8,2
			if (c == '.') {
1c00795e:	02e00713          	li	a4,46
			precision = -1;
1c007962:	547d                	li	s0,-1
			if (c == '.') {
1c007964:	00ed9f63          	bne	s11,a4,1c007982 <_prf+0xd8>
				if (c == '*') {
1c007968:	000a4703          	lbu	a4,0(s4)
1c00796c:	02a00793          	li	a5,42
1c007970:	10f71e63          	bne	a4,a5,1c007a8c <_prf+0x1e2>
					precision = va_arg(vargs, int);
1c007974:	00092403          	lw	s0,0(s2)
				c = *format++;
1c007978:	0a05                	addi	s4,s4,1
					precision = va_arg(vargs, int);
1c00797a:	0911                	addi	s2,s2,4
				c = *format++;
1c00797c:	000a4d83          	lbu	s11,0(s4)
1c007980:	0a05                	addi	s4,s4,1
			if (strchr("hlz", c) != NULL) {
1c007982:	1c009737          	lui	a4,0x1c009
1c007986:	85ee                	mv	a1,s11
1c007988:	04470513          	addi	a0,a4,68 # 1c009044 <__himax_reg_init+0x2d8>
1c00798c:	84ee                	mv	s1,s11
1c00798e:	ad1ff0ef          	jal	ra,1c00745e <strchr>
1c007992:	10050e63          	beqz	a0,1c007aae <_prf+0x204>
				if (i == 'l' && c == 'l') {
1c007996:	06c00693          	li	a3,108
				c = *format++;
1c00799a:	001a0c13          	addi	s8,s4,1
1c00799e:	000a4d83          	lbu	s11,0(s4)
				if (i == 'l' && c == 'l') {
1c0079a2:	0ed49963          	bne	s1,a3,1c007a94 <_prf+0x1ea>
1c0079a6:	009d9863          	bne	s11,s1,1c0079b6 <_prf+0x10c>
					c = *format++;
1c0079aa:	001a4d83          	lbu	s11,1(s4)
1c0079ae:	002a0c13          	addi	s8,s4,2
					i = 'L';
1c0079b2:	04c00493          	li	s1,76
			switch (c) {
1c0079b6:	06700693          	li	a3,103
1c0079ba:	17b6e263          	bltu	a3,s11,1c007b1e <_prf+0x274>
1c0079be:	06500693          	li	a3,101
1c0079c2:	32ddfc63          	bleu	a3,s11,1c007cfa <_prf+0x450>
1c0079c6:	04700693          	li	a3,71
1c0079ca:	0fb6e563          	bltu	a3,s11,1c007ab4 <_prf+0x20a>
1c0079ce:	04500713          	li	a4,69
1c0079d2:	32edf463          	bleu	a4,s11,1c007cfa <_prf+0x450>
1c0079d6:	f00d8ae3          	beqz	s11,1c0078ea <_prf+0x40>
1c0079da:	02500713          	li	a4,37
1c0079de:	02ed8de3          	beq	s11,a4,1c008218 <_prf+0x96e>
				PUTC('%');
1c0079e2:	85de                	mv	a1,s7
1c0079e4:	02500513          	li	a0,37
1c0079e8:	9b02                	jalr	s6
1c0079ea:	eff52fe3          	p.beqimm	a0,-1,1c0078e8 <_prf+0x3e>
				PUTC(c);
1c0079ee:	85de                	mv	a1,s7
1c0079f0:	856e                	mv	a0,s11
1c0079f2:	9b02                	jalr	s6
1c0079f4:	eff52ae3          	p.beqimm	a0,-1,1c0078e8 <_prf+0x3e>
				count += 2;
1c0079f8:	0989                	addi	s3,s3,2
1c0079fa:	02b0006f          	j	1c008224 <_prf+0x97a>
				switch (c) {
1c0079fe:	039d8163          	beq	s11,s9,1c007a20 <_prf+0x176>
1c007a02:	009d8c63          	beq	s11,s1,1c007a1a <_prf+0x170>
1c007a06:	f1ad9ae3          	bne	s11,s10,1c00791a <_prf+0x70>
					fplus = true;
1c007a0a:	4705                	li	a4,1
1c007a0c:	c63a                	sw	a4,12(sp)
					break;
1c007a0e:	b731                	j	1c00791a <_prf+0x70>
					fspace = true;
1c007a10:	4785                	li	a5,1
1c007a12:	c83e                	sw	a5,16(sp)
					break;
1c007a14:	b719                	j	1c00791a <_prf+0x70>
					falt = true;
1c007a16:	4a85                	li	s5,1
					break;
1c007a18:	b709                	j	1c00791a <_prf+0x70>
					fzero = true;
1c007a1a:	4705                	li	a4,1
1c007a1c:	ce3a                	sw	a4,28(sp)
					break;
1c007a1e:	bdf5                	j	1c00791a <_prf+0x70>
					fminus = true;
1c007a20:	4785                	li	a5,1
1c007a22:	cc3e                	sw	a5,24(sp)
1c007a24:	bddd                	j	1c00791a <_prf+0x70>
			fminus = fplus = fspace = falt = fzero = false;
1c007a26:	ce02                	sw	zero,28(sp)
1c007a28:	c802                	sw	zero,16(sp)
1c007a2a:	c602                	sw	zero,12(sp)
1c007a2c:	cc02                	sw	zero,24(sp)
1c007a2e:	4a81                	li	s5,0
				switch (c) {
1c007a30:	02300413          	li	s0,35
1c007a34:	02d00c93          	li	s9,45
1c007a38:	03000493          	li	s1,48
1c007a3c:	02b00d13          	li	s10,43
1c007a40:	02000613          	li	a2,32
1c007a44:	bde1                	j	1c00791c <_prf+0x72>
	return ((((unsigned)c) >= ' ') && (((unsigned)c) <= '~'));
}

static inline int isdigit(int a)
{
	return (((unsigned)(a)-'0') < 10);
1c007a46:	fd0d8713          	addi	a4,s11,-48
			} else if (!isdigit(c)) {
1c007a4a:	46a5                	li	a3,9
				width = 0;
1c007a4c:	4c81                	li	s9,0
			} else if (!isdigit(c)) {
1c007a4e:	f0e6e8e3          	bltu	a3,a4,1c00795e <_prf+0xb4>
	while (isdigit(*p)) {
1c007a52:	4725                	li	a4,9
		i = 10 * i + *p++ - '0';
1c007a54:	4629                	li	a2,10
	while (isdigit(*p)) {
1c007a56:	8a62                	mv	s4,s8
1c007a58:	001a4d8b          	p.lbu	s11,1(s4!)
1c007a5c:	fd0d8693          	addi	a3,s11,-48
1c007a60:	eed76fe3          	bltu	a4,a3,1c00795e <_prf+0xb4>
		i = 10 * i + *p++ - '0';
1c007a64:	87ee                	mv	a5,s11
1c007a66:	42cc87b3          	p.mac	a5,s9,a2
1c007a6a:	8c52                	mv	s8,s4
1c007a6c:	fd078c93          	addi	s9,a5,-48
1c007a70:	b7dd                	j	1c007a56 <_prf+0x1ac>
1c007a72:	42b407b3          	p.mac	a5,s0,a1
1c007a76:	8a3a                	mv	s4,a4
1c007a78:	fd078413          	addi	s0,a5,-48
	while (isdigit(*p)) {
1c007a7c:	8752                	mv	a4,s4
1c007a7e:	0017478b          	p.lbu	a5,1(a4!)
1c007a82:	fd078613          	addi	a2,a5,-48
1c007a86:	fec6f6e3          	bleu	a2,a3,1c007a72 <_prf+0x1c8>
1c007a8a:	bdcd                	j	1c00797c <_prf+0xd2>
	int i = 0;
1c007a8c:	4401                	li	s0,0
	while (isdigit(*p)) {
1c007a8e:	46a5                	li	a3,9
		i = 10 * i + *p++ - '0';
1c007a90:	45a9                	li	a1,10
1c007a92:	b7ed                	j	1c007a7c <_prf+0x1d2>
				} else if (i == 'h' && c == 'h') {
1c007a94:	06800693          	li	a3,104
1c007a98:	f0d49fe3          	bne	s1,a3,1c0079b6 <_prf+0x10c>
1c007a9c:	f09d9de3          	bne	s11,s1,1c0079b6 <_prf+0x10c>
					c = *format++;
1c007aa0:	002a0c13          	addi	s8,s4,2
1c007aa4:	001a4d83          	lbu	s11,1(s4)
					i = 'H';
1c007aa8:	04800493          	li	s1,72
1c007aac:	b729                	j	1c0079b6 <_prf+0x10c>
1c007aae:	8c52                	mv	s8,s4
			i = 0;
1c007ab0:	4481                	li	s1,0
1c007ab2:	b711                	j	1c0079b6 <_prf+0x10c>
			switch (c) {
1c007ab4:	06300693          	li	a3,99
1c007ab8:	12dd8a63          	beq	s11,a3,1c007bec <_prf+0x342>
1c007abc:	09b6e163          	bltu	a3,s11,1c007b3e <_prf+0x294>
1c007ac0:	05800693          	li	a3,88
1c007ac4:	f0dd9fe3          	bne	s11,a3,1c0079e2 <_prf+0x138>
				switch (i) {
1c007ac8:	06c00693          	li	a3,108
1c007acc:	6cd48363          	beq	s1,a3,1c008192 <_prf+0x8e8>
1c007ad0:	07a00693          	li	a3,122
1c007ad4:	6ad48f63          	beq	s1,a3,1c008192 <_prf+0x8e8>
1c007ad8:	04c00693          	li	a3,76
1c007adc:	6ad49b63          	bne	s1,a3,1c008192 <_prf+0x8e8>
					val = va_arg(vargs, unsigned long long);
1c007ae0:	091d                	addi	s2,s2,7
1c007ae2:	c4093933          	p.bclr	s2,s2,2,0
1c007ae6:	00092583          	lw	a1,0(s2)
1c007aea:	00492603          	lw	a2,4(s2)
1c007aee:	00890a13          	addi	s4,s2,8
				if (c == 'o') {
1c007af2:	06f00713          	li	a4,111
1c007af6:	00c4                	addi	s1,sp,68
1c007af8:	6aed9d63          	bne	s11,a4,1c0081b2 <_prf+0x908>
	if (alt_form) {
1c007afc:	6a0a8163          	beqz	s5,1c00819e <_prf+0x8f4>
		*buf++ = '0';
1c007b00:	03000793          	li	a5,48
1c007b04:	04f10223          	sb	a5,68(sp)
		if (!value) {
1c007b08:	00c5e7b3          	or	a5,a1,a2
		*buf++ = '0';
1c007b0c:	04510513          	addi	a0,sp,69
		if (!value) {
1c007b10:	68079863          	bnez	a5,1c0081a0 <_prf+0x8f6>
			*buf++ = 0;
1c007b14:	040102a3          	sb	zero,69(sp)
			prefix = 0;
1c007b18:	4901                	li	s2,0
			return 1;
1c007b1a:	4d85                	li	s11,1
1c007b1c:	a069                	j	1c007ba6 <_prf+0x2fc>
			switch (c) {
1c007b1e:	07000693          	li	a3,112
1c007b22:	62dd8f63          	beq	s11,a3,1c008160 <_prf+0x8b6>
1c007b26:	09b6e663          	bltu	a3,s11,1c007bb2 <_prf+0x308>
1c007b2a:	06e00693          	li	a3,110
1c007b2e:	5edd8463          	beq	s11,a3,1c008116 <_prf+0x86c>
1c007b32:	f9b6ebe3          	bltu	a3,s11,1c007ac8 <_prf+0x21e>
1c007b36:	06900693          	li	a3,105
1c007b3a:	eadd94e3          	bne	s11,a3,1c0079e2 <_prf+0x138>
				switch (i) {
1c007b3e:	06c00793          	li	a5,108
1c007b42:	18f48563          	beq	s1,a5,1c007ccc <_prf+0x422>
1c007b46:	07a00793          	li	a5,122
1c007b4a:	18f48163          	beq	s1,a5,1c007ccc <_prf+0x422>
1c007b4e:	04c00793          	li	a5,76
1c007b52:	16f49d63          	bne	s1,a5,1c007ccc <_prf+0x422>
					val = va_arg(vargs, long long);
1c007b56:	091d                	addi	s2,s2,7
1c007b58:	c4093933          	p.bclr	s2,s2,2,0
1c007b5c:	00092583          	lw	a1,0(s2)
1c007b60:	00492a83          	lw	s5,4(s2)
1c007b64:	00890a13          	addi	s4,s2,8
1c007b68:	04410d93          	addi	s11,sp,68
	if (value < 0) {
1c007b6c:	160ad763          	bgez	s5,1c007cda <_prf+0x430>
		*buf++ = '-';
1c007b70:	02d00793          	li	a5,45
		value = -value;
1c007b74:	40b005b3          	neg	a1,a1
		*buf++ = '-';
1c007b78:	04f10223          	sb	a5,68(sp)
		value = -value;
1c007b7c:	41500633          	neg	a2,s5
1c007b80:	00b037b3          	snez	a5,a1
1c007b84:	8e1d                	sub	a2,a2,a5
		*buf++ = ' ';
1c007b86:	04510913          	addi	s2,sp,69
	return _to_x(buf, value, 10);
1c007b8a:	854a                	mv	a0,s2
1c007b8c:	46a9                	li	a3,10
1c007b8e:	bf3ff0ef          	jal	ra,1c007780 <_to_x>
				if (fplus || fspace || val < 0) {
1c007b92:	47b2                	lw	a5,12(sp)
	return (buf + _to_udec(buf, value)) - start;
1c007b94:	954a                	add	a0,a0,s2
1c007b96:	41b50db3          	sub	s11,a0,s11
					prefix = 1;
1c007b9a:	4905                	li	s2,1
				if (fplus || fspace || val < 0) {
1c007b9c:	e789                	bnez	a5,1c007ba6 <_prf+0x2fc>
1c007b9e:	4742                	lw	a4,16(sp)
1c007ba0:	e319                	bnez	a4,1c007ba6 <_prf+0x2fc>
1c007ba2:	01fad913          	srli	s2,s5,0x1f
			if (precision >= 0) {
1c007ba6:	04045c63          	bgez	s0,1c007bfe <_prf+0x354>
			zero.predot = zero.postdot = zero.trail = 0;
1c007baa:	4401                	li	s0,0
1c007bac:	4a81                	li	s5,0
1c007bae:	4681                	li	a3,0
1c007bb0:	a401                	j	1c007db0 <_prf+0x506>
			switch (c) {
1c007bb2:	07500693          	li	a3,117
1c007bb6:	f0dd89e3          	beq	s11,a3,1c007ac8 <_prf+0x21e>
1c007bba:	07800693          	li	a3,120
1c007bbe:	f0dd85e3          	beq	s11,a3,1c007ac8 <_prf+0x21e>
1c007bc2:	07300713          	li	a4,115
1c007bc6:	e0ed9ee3          	bne	s11,a4,1c0079e2 <_prf+0x138>
				cptr = va_arg(vargs, char *);
1c007bca:	00490a13          	addi	s4,s2,4
1c007bce:	00092783          	lw	a5,0(s2)
				if (precision < 0) {
1c007bd2:	00045663          	bgez	s0,1c007bde <_prf+0x334>
					precision = INT_MAX;
1c007bd6:	80000737          	lui	a4,0x80000
1c007bda:	fff74413          	not	s0,a4
1c007bde:	86be                	mv	a3,a5
				for (clen = 0; clen < precision; clen++) {
1c007be0:	4d81                	li	s11,0
1c007be2:	5bb41263          	bne	s0,s11,1c008186 <_prf+0x8dc>
1c007be6:	4901                	li	s2,0
1c007be8:	4401                	li	s0,0
1c007bea:	a819                	j	1c007c00 <_prf+0x356>
				buf[0] = va_arg(vargs, int);
1c007bec:	00092783          	lw	a5,0(s2)
1c007bf0:	00490a13          	addi	s4,s2,4
				clen = 1;
1c007bf4:	4d85                	li	s11,1
				buf[0] = va_arg(vargs, int);
1c007bf6:	04f10223          	sb	a5,68(sp)
				break;
1c007bfa:	4901                	li	s2,0
1c007bfc:	4401                	li	s0,0
1c007bfe:	00dc                	addi	a5,sp,68
				zero_head = precision - clen + prefix;
1c007c00:	41b40d33          	sub	s10,s0,s11
1c007c04:	9d4a                	add	s10,s10,s2
			zero.predot = zero.postdot = zero.trail = 0;
1c007c06:	4401                	li	s0,0
1c007c08:	4a81                	li	s5,0
1c007c0a:	4681                	li	a3,0
1c007c0c:	040d6d33          	p.max	s10,s10,zero
			if (!fminus && width > 0) {
1c007c10:	4762                	lw	a4,24(sp)
			width -= clen + zero_head;
1c007c12:	01bd0633          	add	a2,s10,s11
1c007c16:	40cc8cb3          	sub	s9,s9,a2
			if (!fminus && width > 0) {
1c007c1a:	e701                	bnez	a4,1c007c22 <_prf+0x378>
1c007c1c:	84e6                	mv	s1,s9
1c007c1e:	63904263          	bgtz	s9,1c008242 <_prf+0x998>
1c007c22:	012784b3          	add	s1,a5,s2
			while (prefix-- > 0) {
1c007c26:	62979463          	bne	a5,s1,1c00824e <_prf+0x9a4>
1c007c2a:	84ea                	mv	s1,s10
			while (zero_head-- > 0) {
1c007c2c:	14fd                	addi	s1,s1,-1
1c007c2e:	63f4bc63          	p.bneimm	s1,-1,1c008266 <_prf+0x9bc>
			clen -= prefix;
1c007c32:	412d84b3          	sub	s1,s11,s2
1c007c36:	8726                	mv	a4,s1
			if (zero.predot) {
1c007c38:	c295                	beqz	a3,1c007c5c <_prf+0x3b2>
				c = *cptr;
1c007c3a:	0007c503          	lbu	a0,0(a5)
				while (isdigit(c)) {
1c007c3e:	8dbe                	mv	s11,a5
1c007c40:	00978833          	add	a6,a5,s1
1c007c44:	4625                	li	a2,9
1c007c46:	fd050593          	addi	a1,a0,-48
1c007c4a:	41b80733          	sub	a4,a6,s11
1c007c4e:	62b67863          	bleu	a1,a2,1c00827e <_prf+0x9d4>
1c007c52:	8636                	mv	a2,a3
				while (zero.predot-- > 0) {
1c007c54:	64061363          	bnez	a2,1c00829a <_prf+0x9f0>
				clen -= zero.predot;
1c007c58:	8f15                	sub	a4,a4,a3
1c007c5a:	87ee                	mv	a5,s11
			if (zero.postdot) {
1c007c5c:	020a8e63          	beqz	s5,1c007c98 <_prf+0x3ee>
1c007c60:	8dbe                	mv	s11,a5
1c007c62:	00e78833          	add	a6,a5,a4
				} while (c != '.');
1c007c66:	02e00613          	li	a2,46
					c = *cptr++;
1c007c6a:	001dc68b          	p.lbu	a3,1(s11!)
					PUTC(c);
1c007c6e:	85de                	mv	a1,s7
1c007c70:	c232                	sw	a2,4(sp)
1c007c72:	8536                	mv	a0,a3
1c007c74:	c036                	sw	a3,0(sp)
1c007c76:	c442                	sw	a6,8(sp)
1c007c78:	9b02                	jalr	s6
1c007c7a:	4612                	lw	a2,4(sp)
1c007c7c:	4682                	lw	a3,0(sp)
1c007c7e:	4822                	lw	a6,8(sp)
1c007c80:	c7f524e3          	p.beqimm	a0,-1,1c0078e8 <_prf+0x3e>
1c007c84:	41b80733          	sub	a4,a6,s11
				} while (c != '.');
1c007c88:	fec691e3          	bne	a3,a2,1c007c6a <_prf+0x3c0>
1c007c8c:	86d6                	mv	a3,s5
				while (zero.postdot-- > 0) {
1c007c8e:	62d04563          	bgtz	a3,1c0082b8 <_prf+0xa0e>
				clen -= zero.postdot;
1c007c92:	41570733          	sub	a4,a4,s5
					c = *cptr++;
1c007c96:	87ee                	mv	a5,s11
			if (zero.trail) {
1c007c98:	c415                	beqz	s0,1c007cc4 <_prf+0x41a>
				c = *cptr;
1c007c9a:	0007c503          	lbu	a0,0(a5)
				while (isdigit(c) || c == '.') {
1c007c9e:	8dbe                	mv	s11,a5
1c007ca0:	973e                	add	a4,a4,a5
1c007ca2:	4625                	li	a2,9
1c007ca4:	02e00693          	li	a3,46
1c007ca8:	fd050593          	addi	a1,a0,-48
1c007cac:	41b70ab3          	sub	s5,a4,s11
1c007cb0:	62b67163          	bleu	a1,a2,1c0082d2 <_prf+0xa28>
1c007cb4:	60d50f63          	beq	a0,a3,1c0082d2 <_prf+0xa28>
1c007cb8:	8722                	mv	a4,s0
				while (zero.trail-- > 0) {
1c007cba:	62e04a63          	bgtz	a4,1c0082ee <_prf+0xa44>
				clen -= zero.trail;
1c007cbe:	408a8733          	sub	a4,s5,s0
1c007cc2:	87ee                	mv	a5,s11
1c007cc4:	843e                	mv	s0,a5
1c007cc6:	00e78ab3          	add	s5,a5,a4
1c007cca:	a599                	j	1c008310 <_prf+0xa66>
					val = va_arg(vargs, int);
1c007ccc:	00092583          	lw	a1,0(s2)
1c007cd0:	00490a13          	addi	s4,s2,4
1c007cd4:	41f5da93          	srai	s5,a1,0x1f
					break;
1c007cd8:	bd41                	j	1c007b68 <_prf+0x2be>
	} else if (fplus) {
1c007cda:	47b2                	lw	a5,12(sp)
1c007cdc:	c799                	beqz	a5,1c007cea <_prf+0x440>
		*buf++ = '+';
1c007cde:	02b00793          	li	a5,43
		*buf++ = ' ';
1c007ce2:	04f10223          	sb	a5,68(sp)
1c007ce6:	8656                	mv	a2,s5
1c007ce8:	bd79                	j	1c007b86 <_prf+0x2dc>
	} else if (fspace) {
1c007cea:	4742                	lw	a4,16(sp)
1c007cec:	c701                	beqz	a4,1c007cf4 <_prf+0x44a>
		*buf++ = ' ';
1c007cee:	02000793          	li	a5,32
1c007cf2:	bfc5                	j	1c007ce2 <_prf+0x438>
	} else if (fspace) {
1c007cf4:	8656                	mv	a2,s5
1c007cf6:	896e                	mv	s2,s11
1c007cf8:	bd49                	j	1c007b8a <_prf+0x2e0>
				u.d = va_arg(vargs, double);
1c007cfa:	091d                	addi	s2,s2,7
1c007cfc:	c4093933          	p.bclr	s2,s2,2,0
				double_val = u.i;
1c007d00:	00092583          	lw	a1,0(s2)
1c007d04:	00492683          	lw	a3,4(s2)
	fract = (double_temp << 11) & ~HIGHBIT64;
1c007d08:	800007b7          	lui	a5,0x80000
1c007d0c:	0155d613          	srli	a2,a1,0x15
1c007d10:	00b69713          	slli	a4,a3,0xb
1c007d14:	8f51                	or	a4,a4,a2
1c007d16:	fff7c793          	not	a5,a5
1c007d1a:	05ae                	slli	a1,a1,0xb
1c007d1c:	8f7d                	and	a4,a4,a5
				u.d = va_arg(vargs, double);
1c007d1e:	00890a13          	addi	s4,s2,8
	fract = (double_temp << 11) & ~HIGHBIT64;
1c007d22:	d82e                	sw	a1,48(sp)
	exp = double_temp >> 52 & 0x7ff;
1c007d24:	0146d913          	srli	s2,a3,0x14
	fract = (double_temp << 11) & ~HIGHBIT64;
1c007d28:	da3a                	sw	a4,52(sp)
	exp = double_temp >> 52 & 0x7ff;
1c007d2a:	e8b93933          	p.bclr	s2,s2,20,11
	if (sign) {
1c007d2e:	0806d863          	bgez	a3,1c007dbe <_prf+0x514>
		*buf++ = '-';
1c007d32:	02d00693          	li	a3,45
		*buf++ = ' ';
1c007d36:	04d10223          	sb	a3,68(sp)
1c007d3a:	04510493          	addi	s1,sp,69
	if (exp == 0x7ff) {
1c007d3e:	7ff00693          	li	a3,2047
1c007d42:	0cd91363          	bne	s2,a3,1c007e08 <_prf+0x55e>
		if (!fract) {
1c007d46:	8f4d                	or	a4,a4,a1
1c007d48:	fbfd8793          	addi	a5,s11,-65
1c007d4c:	00348513          	addi	a0,s1,3
1c007d50:	eb49                	bnez	a4,1c007de2 <_prf+0x538>
			if (isupper(c)) {
1c007d52:	4765                	li	a4,25
1c007d54:	06f76f63          	bltu	a4,a5,1c007dd2 <_prf+0x528>
				*buf++ = 'I';
1c007d58:	6795                	lui	a5,0x5
1c007d5a:	e4978793          	addi	a5,a5,-439 # 4e49 <__rt_stack_size+0x4649>
1c007d5e:	00f49023          	sh	a5,0(s1)
				*buf++ = 'N';
1c007d62:	04600793          	li	a5,70
		return buf - start;
1c007d66:	04410913          	addi	s2,sp,68
				*buf++ = 'a';
1c007d6a:	00f48123          	sb	a5,2(s1)
		*buf = 0;
1c007d6e:	000481a3          	sb	zero,3(s1)
		return buf - start;
1c007d72:	41250533          	sub	a0,a0,s2
			zero.predot = zero.postdot = zero.trail = 0;
1c007d76:	4401                	li	s0,0
1c007d78:	4a81                	li	s5,0
1c007d7a:	4681                	li	a3,0
				if (fplus || fspace || (buf[0] == '-')) {
1c007d7c:	4732                	lw	a4,12(sp)
					prefix = 1;
1c007d7e:	4905                	li	s2,1
				if (fplus || fspace || (buf[0] == '-')) {
1c007d80:	eb09                	bnez	a4,1c007d92 <_prf+0x4e8>
1c007d82:	47c2                	lw	a5,16(sp)
1c007d84:	e799                	bnez	a5,1c007d92 <_prf+0x4e8>
1c007d86:	04414903          	lbu	s2,68(sp)
1c007d8a:	fd390913          	addi	s2,s2,-45
1c007d8e:	00193913          	seqz	s2,s2
				if (!isdigit(buf[prefix])) {
1c007d92:	1098                	addi	a4,sp,96
1c007d94:	012707b3          	add	a5,a4,s2
1c007d98:	fe47c783          	lbu	a5,-28(a5)
				clen += zero.predot + zero.postdot + zero.trail;
1c007d9c:	015684b3          	add	s1,a3,s5
1c007da0:	94a2                	add	s1,s1,s0
1c007da2:	fd078793          	addi	a5,a5,-48
				if (!isdigit(buf[prefix])) {
1c007da6:	4625                	li	a2,9
				clen += zero.predot + zero.postdot + zero.trail;
1c007da8:	00a48db3          	add	s11,s1,a0
				if (!isdigit(buf[prefix])) {
1c007dac:	46f66e63          	bltu	a2,a5,1c008228 <_prf+0x97e>
			} else if (fzero) {
1c007db0:	47f2                	lw	a5,28(sp)
1c007db2:	46078b63          	beqz	a5,1c008228 <_prf+0x97e>
				zero_head = width - clen;
1c007db6:	41bc8d33          	sub	s10,s9,s11
1c007dba:	00dc                	addi	a5,sp,68
1c007dbc:	bd81                	j	1c007c0c <_prf+0x362>
	} else if (fplus) {
1c007dbe:	47b2                	lw	a5,12(sp)
		*buf++ = '+';
1c007dc0:	02b00693          	li	a3,43
	} else if (fplus) {
1c007dc4:	fbad                	bnez	a5,1c007d36 <_prf+0x48c>
	} else if (fspace) {
1c007dc6:	47c2                	lw	a5,16(sp)
1c007dc8:	00c4                	addi	s1,sp,68
1c007dca:	dbb5                	beqz	a5,1c007d3e <_prf+0x494>
		*buf++ = ' ';
1c007dcc:	02000693          	li	a3,32
1c007dd0:	b79d                	j	1c007d36 <_prf+0x48c>
				*buf++ = 'i';
1c007dd2:	679d                	lui	a5,0x7
1c007dd4:	e6978793          	addi	a5,a5,-407 # 6e69 <__rt_stack_size+0x6669>
1c007dd8:	00f49023          	sh	a5,0(s1)
				*buf++ = 'n';
1c007ddc:	06600793          	li	a5,102
1c007de0:	b759                	j	1c007d66 <_prf+0x4bc>
			if (isupper(c)) {
1c007de2:	4765                	li	a4,25
1c007de4:	00f76a63          	bltu	a4,a5,1c007df8 <_prf+0x54e>
				*buf++ = 'N';
1c007de8:	6791                	lui	a5,0x4
1c007dea:	14e78793          	addi	a5,a5,334 # 414e <__rt_stack_size+0x394e>
1c007dee:	00f49023          	sh	a5,0(s1)
				*buf++ = 'A';
1c007df2:	04e00793          	li	a5,78
1c007df6:	bf85                	j	1c007d66 <_prf+0x4bc>
				*buf++ = 'n';
1c007df8:	6799                	lui	a5,0x6
1c007dfa:	16e78793          	addi	a5,a5,366 # 616e <__rt_stack_size+0x596e>
1c007dfe:	00f49023          	sh	a5,0(s1)
				*buf++ = 'a';
1c007e02:	06e00793          	li	a5,110
1c007e06:	b785                	j	1c007d66 <_prf+0x4bc>
	if (c == 'F') {
1c007e08:	04600693          	li	a3,70
1c007e0c:	00dd9463          	bne	s11,a3,1c007e14 <_prf+0x56a>
		c = 'f';
1c007e10:	06600d93          	li	s11,102
	if ((exp | fract) != 0) {
1c007e14:	41f95613          	srai	a2,s2,0x1f
1c007e18:	00b966b3          	or	a3,s2,a1
1c007e1c:	8e59                	or	a2,a2,a4
1c007e1e:	8ed1                	or	a3,a3,a2
1c007e20:	1c068263          	beqz	a3,1c007fe4 <_prf+0x73a>
		if (exp == 0) {
1c007e24:	10090d63          	beqz	s2,1c007f3e <_prf+0x694>
		fract |= HIGHBIT64;
1c007e28:	5752                	lw	a4,52(sp)
1c007e2a:	800007b7          	lui	a5,0x80000
		exp -= (1023 - 1);	/* +1 since .1 vs 1. */
1c007e2e:	c0290913          	addi	s2,s2,-1022
		fract |= HIGHBIT64;
1c007e32:	8f5d                	or	a4,a4,a5
1c007e34:	da3a                	sw	a4,52(sp)
1c007e36:	4d01                	li	s10,0
	while (exp <= -3) {
1c007e38:	5779                	li	a4,-2
1c007e3a:	10e94f63          	blt	s2,a4,1c007f58 <_prf+0x6ae>
	while (exp > 0) {
1c007e3e:	17204663          	bgtz	s2,1c007faa <_prf+0x700>
		_rlrshift(&fract);
1c007e42:	1808                	addi	a0,sp,48
		exp++;
1c007e44:	0905                	addi	s2,s2,1
		_rlrshift(&fract);
1c007e46:	9cdff0ef          	jal	ra,1c007812 <_rlrshift>
	while (exp < (0 + 4)) {
1c007e4a:	fe493ce3          	p.bneimm	s2,4,1c007e42 <_prf+0x598>
	if (precision < 0) {
1c007e4e:	00045363          	bgez	s0,1c007e54 <_prf+0x5aa>
		precision = 6;		/* Default precision if none given */
1c007e52:	4419                	li	s0,6
	if ((c == 'g') || (c == 'G')) {
1c007e54:	0dfdf713          	andi	a4,s11,223
1c007e58:	04700693          	li	a3,71
	prune_zero = false;		/* Assume trailing 0's allowed     */
1c007e5c:	ca02                	sw	zero,20(sp)
	if ((c == 'g') || (c == 'G')) {
1c007e5e:	02d71563          	bne	a4,a3,1c007e88 <_prf+0x5de>
		if (decexp < (-4 + 1) || decexp > precision) {
1c007e62:	5775                	li	a4,-3
1c007e64:	00ed4463          	blt	s10,a4,1c007e6c <_prf+0x5c2>
1c007e68:	19a45163          	ble	s10,s0,1c007fea <_prf+0x740>
			c += 'e' - 'g';
1c007e6c:	ffed8793          	addi	a5,s11,-2
1c007e70:	0ff7fd93          	andi	s11,a5,255
			if (precision > 0) {
1c007e74:	4c040e63          	beqz	s0,1c008350 <_prf+0xaa6>
				precision--;
1c007e78:	147d                	addi	s0,s0,-1
		if (!falt && (precision > 0)) {
1c007e7a:	4c0a9b63          	bnez	s5,1c008350 <_prf+0xaa6>
1c007e7e:	00802933          	sgtz	s2,s0
1c007e82:	0ff97913          	andi	s2,s2,255
1c007e86:	ca4a                	sw	s2,20(sp)
	if (c == 'f') {
1c007e88:	06600713          	li	a4,102
1c007e8c:	4ced9363          	bne	s11,a4,1c008352 <_prf+0xaa8>
		exp = precision + decexp;
1c007e90:	008d0733          	add	a4,s10,s0
		if (exp < 0) {
1c007e94:	06600d93          	li	s11,102
1c007e98:	4a075f63          	bgez	a4,1c008356 <_prf+0xaac>
	digit_count = 16;
1c007e9c:	4741                	li	a4,16
1c007e9e:	d63a                	sw	a4,44(sp)
			exp = 0;
1c007ea0:	4901                	li	s2,0
	ltemp = 0x0800000000000000;
1c007ea2:	4601                	li	a2,0
1c007ea4:	080006b7          	lui	a3,0x8000
1c007ea8:	dc32                	sw	a2,56(sp)
1c007eaa:	de36                	sw	a3,60(sp)
	while (exp--) {
1c007eac:	197d                	addi	s2,s2,-1
1c007eae:	15f93563          	p.bneimm	s2,-1,1c007ff8 <_prf+0x74e>
	fract += ltemp;
1c007eb2:	5742                	lw	a4,48(sp)
1c007eb4:	56e2                	lw	a3,56(sp)
1c007eb6:	5652                	lw	a2,52(sp)
1c007eb8:	55f2                	lw	a1,60(sp)
1c007eba:	96ba                	add	a3,a3,a4
1c007ebc:	00e6b733          	sltu	a4,a3,a4
1c007ec0:	962e                	add	a2,a2,a1
1c007ec2:	9732                	add	a4,a4,a2
1c007ec4:	da3a                	sw	a4,52(sp)
1c007ec6:	d836                	sw	a3,48(sp)
	if ((fract >> 32) & 0xF0000000) {
1c007ec8:	f6073733          	p.bclr	a4,a4,27,0
1c007ecc:	cb01                	beqz	a4,1c007edc <_prf+0x632>
		_ldiv5(&fract);
1c007ece:	1808                	addi	a0,sp,48
1c007ed0:	963ff0ef          	jal	ra,1c007832 <_ldiv5>
		_rlrshift(&fract);
1c007ed4:	1808                	addi	a0,sp,48
1c007ed6:	93dff0ef          	jal	ra,1c007812 <_rlrshift>
		decexp++;
1c007eda:	0d05                	addi	s10,s10,1
	if (c == 'f') {
1c007edc:	06600713          	li	a4,102
1c007ee0:	16ed9163          	bne	s11,a4,1c008042 <_prf+0x798>
		if (decexp > 0) {
1c007ee4:	8926                	mv	s2,s1
1c007ee6:	13a04963          	bgtz	s10,1c008018 <_prf+0x76e>
			*buf++ = '0';
1c007eea:	03000713          	li	a4,48
1c007eee:	00e48023          	sb	a4,0(s1)
1c007ef2:	00148913          	addi	s2,s1,1
			zero.predot = zero.postdot = zero.trail = 0;
1c007ef6:	4681                	li	a3,0
		if (falt || (precision > 0)) {
1c007ef8:	120a8763          	beqz	s5,1c008026 <_prf+0x77c>
			*buf++ = '.';
1c007efc:	02e00593          	li	a1,46
1c007f00:	00b90023          	sb	a1,0(s2)
1c007f04:	00190713          	addi	a4,s2,1
		if (decexp < 0 && precision > 0) {
1c007f08:	440d0263          	beqz	s10,1c00834c <_prf+0xaa2>
1c007f0c:	12805863          	blez	s0,1c00803c <_prf+0x792>
			zp->postdot = -decexp;
1c007f10:	41a00ab3          	neg	s5,s10
1c007f14:	048acab3          	p.min	s5,s5,s0
			precision -= zp->postdot;
1c007f18:	41540433          	sub	s0,s0,s5
			zero.predot = zero.postdot = zero.trail = 0;
1c007f1c:	893a                	mv	s2,a4
		while (precision > 0 && digit_count > 0) {
1c007f1e:	10805763          	blez	s0,1c00802c <_prf+0x782>
1c007f22:	5732                	lw	a4,44(sp)
1c007f24:	10e05463          	blez	a4,1c00802c <_prf+0x782>
			*buf++ = _get_digit(&fract, &digit_count);
1c007f28:	106c                	addi	a1,sp,44
1c007f2a:	1808                	addi	a0,sp,48
1c007f2c:	c036                	sw	a3,0(sp)
1c007f2e:	949ff0ef          	jal	ra,1c007876 <_get_digit>
1c007f32:	00a900ab          	p.sb	a0,1(s2!)
			precision--;
1c007f36:	147d                	addi	s0,s0,-1
1c007f38:	4682                	lw	a3,0(sp)
1c007f3a:	b7d5                	j	1c007f1e <_prf+0x674>
				exp--;
1c007f3c:	197d                	addi	s2,s2,-1
			while (((fract <<= 1) & HIGHBIT64) == 0) {
1c007f3e:	01f5d693          	srli	a3,a1,0x1f
1c007f42:	0706                	slli	a4,a4,0x1
1c007f44:	8f55                	or	a4,a4,a3
1c007f46:	0586                	slli	a1,a1,0x1
1c007f48:	fe075ae3          	bgez	a4,1c007f3c <_prf+0x692>
1c007f4c:	d82e                	sw	a1,48(sp)
1c007f4e:	da3a                	sw	a4,52(sp)
1c007f50:	bde1                	j	1c007e28 <_prf+0x57e>
			_rlrshift(&fract);
1c007f52:	1808                	addi	a0,sp,48
1c007f54:	8bfff0ef          	jal	ra,1c007812 <_rlrshift>
		while ((fract >> 32) >= (MAXFP1 / 5)) {
1c007f58:	55d2                	lw	a1,52(sp)
1c007f5a:	33333737          	lui	a4,0x33333
1c007f5e:	33270713          	addi	a4,a4,818 # 33333332 <__l2_end+0x17329c46>
1c007f62:	5642                	lw	a2,48(sp)
1c007f64:	0905                	addi	s2,s2,1
1c007f66:	feb766e3          	bltu	a4,a1,1c007f52 <_prf+0x6a8>
		fract *= 5U;
1c007f6a:	4695                	li	a3,5
1c007f6c:	02c6b733          	mulhu	a4,a3,a2
		decexp--;
1c007f70:	1d7d                	addi	s10,s10,-1
		fract *= 5U;
1c007f72:	02c68633          	mul	a2,a3,a2
1c007f76:	42b68733          	p.mac	a4,a3,a1
1c007f7a:	d832                	sw	a2,48(sp)
		decexp--;
1c007f7c:	4681                	li	a3,0
		fract *= 5U;
1c007f7e:	da3a                	sw	a4,52(sp)
		while ((fract >> 32) <= (MAXFP1 / 2)) {
1c007f80:	800007b7          	lui	a5,0x80000
1c007f84:	fff7c793          	not	a5,a5
1c007f88:	00e7f763          	bleu	a4,a5,1c007f96 <_prf+0x6ec>
1c007f8c:	ea0686e3          	beqz	a3,1c007e38 <_prf+0x58e>
1c007f90:	d832                	sw	a2,48(sp)
1c007f92:	da3a                	sw	a4,52(sp)
1c007f94:	b555                	j	1c007e38 <_prf+0x58e>
			fract <<= 1;
1c007f96:	01f65593          	srli	a1,a2,0x1f
1c007f9a:	00171693          	slli	a3,a4,0x1
1c007f9e:	00d5e733          	or	a4,a1,a3
1c007fa2:	0606                	slli	a2,a2,0x1
			exp--;
1c007fa4:	197d                	addi	s2,s2,-1
1c007fa6:	4685                	li	a3,1
1c007fa8:	bfe1                	j	1c007f80 <_prf+0x6d6>
		_ldiv5(&fract);
1c007faa:	1808                	addi	a0,sp,48
1c007fac:	887ff0ef          	jal	ra,1c007832 <_ldiv5>
1c007fb0:	5642                	lw	a2,48(sp)
1c007fb2:	5752                	lw	a4,52(sp)
		exp--;
1c007fb4:	197d                	addi	s2,s2,-1
		decexp++;
1c007fb6:	0d05                	addi	s10,s10,1
1c007fb8:	4681                	li	a3,0
		while ((fract >> 32) <= (MAXFP1 / 2)) {
1c007fba:	800007b7          	lui	a5,0x80000
1c007fbe:	fff7c793          	not	a5,a5
1c007fc2:	00e7f763          	bleu	a4,a5,1c007fd0 <_prf+0x726>
1c007fc6:	e6068ce3          	beqz	a3,1c007e3e <_prf+0x594>
1c007fca:	d832                	sw	a2,48(sp)
1c007fcc:	da3a                	sw	a4,52(sp)
1c007fce:	bd85                	j	1c007e3e <_prf+0x594>
			fract <<= 1;
1c007fd0:	01f65593          	srli	a1,a2,0x1f
1c007fd4:	00171693          	slli	a3,a4,0x1
1c007fd8:	00d5e733          	or	a4,a1,a3
1c007fdc:	0606                	slli	a2,a2,0x1
			exp--;
1c007fde:	197d                	addi	s2,s2,-1
1c007fe0:	4685                	li	a3,1
1c007fe2:	bfe1                	j	1c007fba <_prf+0x710>
	if ((exp | fract) != 0) {
1c007fe4:	4d01                	li	s10,0
1c007fe6:	4901                	li	s2,0
1c007fe8:	bda9                	j	1c007e42 <_prf+0x598>
			precision -= decexp;
1c007fea:	41a40433          	sub	s0,s0,s10
		if (!falt && (precision > 0)) {
1c007fee:	ea0a91e3          	bnez	s5,1c007e90 <_prf+0x5e6>
			c = 'f';
1c007ff2:	06600d93          	li	s11,102
1c007ff6:	b561                	j	1c007e7e <_prf+0x5d4>
		_ldiv5(&ltemp);
1c007ff8:	1828                	addi	a0,sp,56
1c007ffa:	839ff0ef          	jal	ra,1c007832 <_ldiv5>
		_rlrshift(&ltemp);
1c007ffe:	1828                	addi	a0,sp,56
1c008000:	813ff0ef          	jal	ra,1c007812 <_rlrshift>
1c008004:	b565                	j	1c007eac <_prf+0x602>
				*buf++ = _get_digit(&fract, &digit_count);
1c008006:	106c                	addi	a1,sp,44
1c008008:	1808                	addi	a0,sp,48
1c00800a:	86dff0ef          	jal	ra,1c007876 <_get_digit>
1c00800e:	00a900ab          	p.sb	a0,1(s2!)
				decexp--;
1c008012:	1d7d                	addi	s10,s10,-1
			while (decexp > 0 && digit_count > 0) {
1c008014:	000d0563          	beqz	s10,1c00801e <_prf+0x774>
1c008018:	5732                	lw	a4,44(sp)
1c00801a:	fee046e3          	bgtz	a4,1c008006 <_prf+0x75c>
		if (falt || (precision > 0)) {
1c00801e:	300a9f63          	bnez	s5,1c00833c <_prf+0xa92>
			zp->predot = decexp;
1c008022:	86ea                	mv	a3,s10
			decexp = 0;
1c008024:	4d01                	li	s10,0
			zero.predot = zero.postdot = zero.trail = 0;
1c008026:	4a81                	li	s5,0
		if (falt || (precision > 0)) {
1c008028:	ec804ae3          	bgtz	s0,1c007efc <_prf+0x652>
	if (prune_zero) {
1c00802c:	4752                	lw	a4,20(sp)
1c00802e:	eb31                	bnez	a4,1c008082 <_prf+0x7d8>
	return buf - start;
1c008030:	00c8                	addi	a0,sp,68
	*buf = 0;
1c008032:	00090023          	sb	zero,0(s2)
	return buf - start;
1c008036:	40a90533          	sub	a0,s2,a0
1c00803a:	b389                	j	1c007d7c <_prf+0x4d2>
			*buf++ = '.';
1c00803c:	893a                	mv	s2,a4
			zero.predot = zero.postdot = zero.trail = 0;
1c00803e:	4a81                	li	s5,0
1c008040:	b7f5                	j	1c00802c <_prf+0x782>
		*buf = _get_digit(&fract, &digit_count);
1c008042:	106c                	addi	a1,sp,44
1c008044:	1808                	addi	a0,sp,48
1c008046:	831ff0ef          	jal	ra,1c007876 <_get_digit>
1c00804a:	00a48023          	sb	a0,0(s1)
		if (*buf++ != '0') {
1c00804e:	03000713          	li	a4,48
1c008052:	00e50363          	beq	a0,a4,1c008058 <_prf+0x7ae>
			decexp--;
1c008056:	1d7d                	addi	s10,s10,-1
		if (falt || (precision > 0)) {
1c008058:	000a9663          	bnez	s5,1c008064 <_prf+0x7ba>
		if (*buf++ != '0') {
1c00805c:	00148913          	addi	s2,s1,1
		if (falt || (precision > 0)) {
1c008060:	00805d63          	blez	s0,1c00807a <_prf+0x7d0>
			*buf++ = '.';
1c008064:	02e00713          	li	a4,46
1c008068:	00248913          	addi	s2,s1,2
1c00806c:	00e480a3          	sb	a4,1(s1)
		while (precision > 0 && digit_count > 0) {
1c008070:	00805563          	blez	s0,1c00807a <_prf+0x7d0>
1c008074:	5732                	lw	a4,44(sp)
1c008076:	08e04663          	bgtz	a4,1c008102 <_prf+0x858>
	if (prune_zero) {
1c00807a:	47d2                	lw	a5,20(sp)
			zero.predot = zero.postdot = zero.trail = 0;
1c00807c:	4a81                	li	s5,0
1c00807e:	4681                	li	a3,0
	if (prune_zero) {
1c008080:	cf99                	beqz	a5,1c00809e <_prf+0x7f4>
		while (*--buf == '0')
1c008082:	03000513          	li	a0,48
1c008086:	fff90713          	addi	a4,s2,-1
1c00808a:	00074583          	lbu	a1,0(a4)
1c00808e:	08a58263          	beq	a1,a0,1c008112 <_prf+0x868>
		if (*buf != '.') {
1c008092:	02e00513          	li	a0,46
		zp->trail = 0;
1c008096:	4401                	li	s0,0
		if (*buf != '.') {
1c008098:	00a59363          	bne	a1,a0,1c00809e <_prf+0x7f4>
		while (*--buf == '0')
1c00809c:	893a                	mv	s2,a4
	if ((c == 'e') || (c == 'E')) {
1c00809e:	0dfdf713          	andi	a4,s11,223
1c0080a2:	04500593          	li	a1,69
1c0080a6:	f8b715e3          	bne	a4,a1,1c008030 <_prf+0x786>
		*buf++ = c;
1c0080aa:	85ca                	mv	a1,s2
1c0080ac:	01b5812b          	p.sb	s11,2(a1!)
			*buf++ = '+';
1c0080b0:	02b00793          	li	a5,43
		if (decexp < 0) {
1c0080b4:	000d5663          	bgez	s10,1c0080c0 <_prf+0x816>
			decexp = -decexp;
1c0080b8:	41a00d33          	neg	s10,s10
			*buf++ = '-';
1c0080bc:	02d00793          	li	a5,45
			*buf++ = '+';
1c0080c0:	00f900a3          	sb	a5,1(s2)
		if (decexp >= 100) {
1c0080c4:	06300793          	li	a5,99
1c0080c8:	01a7de63          	ble	s10,a5,1c0080e4 <_prf+0x83a>
			*buf++ = (decexp / 100) + '0';
1c0080cc:	06400713          	li	a4,100
1c0080d0:	02ed47b3          	div	a5,s10,a4
1c0080d4:	00390593          	addi	a1,s2,3
			decexp %= 100;
1c0080d8:	02ed6d33          	rem	s10,s10,a4
			*buf++ = (decexp / 100) + '0';
1c0080dc:	03078793          	addi	a5,a5,48 # 80000030 <pulp__FC+0x80000031>
1c0080e0:	00f90123          	sb	a5,2(s2)
		*buf++ = (decexp / 10) + '0';
1c0080e4:	47a9                	li	a5,10
1c0080e6:	892e                	mv	s2,a1
1c0080e8:	02fd4733          	div	a4,s10,a5
		decexp %= 10;
1c0080ec:	02fd68b3          	rem	a7,s10,a5
		*buf++ = (decexp / 10) + '0';
1c0080f0:	03070713          	addi	a4,a4,48
1c0080f4:	00e9012b          	p.sb	a4,2(s2!)
		*buf++ = decexp + '0';
1c0080f8:	03088893          	addi	a7,a7,48
1c0080fc:	011580a3          	sb	a7,1(a1)
1c008100:	bf05                	j	1c008030 <_prf+0x786>
			*buf++ = _get_digit(&fract, &digit_count);
1c008102:	106c                	addi	a1,sp,44
1c008104:	1808                	addi	a0,sp,48
1c008106:	f70ff0ef          	jal	ra,1c007876 <_get_digit>
1c00810a:	00a900ab          	p.sb	a0,1(s2!)
			precision--;
1c00810e:	147d                	addi	s0,s0,-1
1c008110:	b785                	j	1c008070 <_prf+0x7c6>
		while (*--buf == '0')
1c008112:	893a                	mv	s2,a4
1c008114:	bf8d                	j	1c008086 <_prf+0x7dc>
1c008116:	8a4a                	mv	s4,s2
				switch (i) {
1c008118:	04c00693          	li	a3,76
1c00811c:	004a278b          	p.lw	a5,4(s4!)
1c008120:	02d48a63          	beq	s1,a3,1c008154 <_prf+0x8aa>
1c008124:	0096c963          	blt	a3,s1,1c008136 <_prf+0x88c>
1c008128:	04800693          	li	a3,72
1c00812c:	02d48063          	beq	s1,a3,1c00814c <_prf+0x8a2>
					*va_arg(vargs, int *) = count;
1c008130:	0137a023          	sw	s3,0(a5)
					break;
1c008134:	a801                	j	1c008144 <_prf+0x89a>
				switch (i) {
1c008136:	06800693          	li	a3,104
1c00813a:	fed49be3          	bne	s1,a3,1c008130 <_prf+0x886>
					*va_arg(vargs, short *) = count;
1c00813e:	874e                	mv	a4,s3
1c008140:	00e79023          	sh	a4,0(a5)
				continue;
1c008144:	8952                	mv	s2,s4
1c008146:	8662                	mv	a2,s8
1c008148:	f86ff06f          	j	1c0078ce <_prf+0x24>
					*va_arg(vargs, char *) = count;
1c00814c:	874e                	mv	a4,s3
1c00814e:	00e78023          	sb	a4,0(a5)
					break;
1c008152:	bfcd                	j	1c008144 <_prf+0x89a>
					*va_arg(vargs, long long *) = count;
1c008154:	41f9d713          	srai	a4,s3,0x1f
1c008158:	0137a023          	sw	s3,0(a5)
1c00815c:	c3d8                	sw	a4,4(a5)
					break;
1c00815e:	b7dd                	j	1c008144 <_prf+0x89a>
				clen = _to_hex(buf, val, true, 'x');
1c008160:	00092583          	lw	a1,0(s2)
		*buf++ = '0';
1c008164:	77e1                	lui	a5,0xffff8
1c008166:	8307c793          	xori	a5,a5,-2000
	len = _to_x(buf, value, 16);
1c00816a:	46c1                	li	a3,16
1c00816c:	4601                	li	a2,0
1c00816e:	04610513          	addi	a0,sp,70
		*buf++ = '0';
1c008172:	04f11223          	sh	a5,68(sp)
	len = _to_x(buf, value, 16);
1c008176:	e0aff0ef          	jal	ra,1c007780 <_to_x>
				val = (uintptr_t) va_arg(vargs, void *);
1c00817a:	00490a13          	addi	s4,s2,4
	return len + (buf - buf0);
1c00817e:	00250d93          	addi	s11,a0,2
				prefix = 2;
1c008182:	4909                	li	s2,2
				break;
1c008184:	b40d                	j	1c007ba6 <_prf+0x2fc>
					if (cptr[clen] == '\0') {
1c008186:	0016c60b          	p.lbu	a2,1(a3!) # 8000001 <__L2+0x7f80001>
1c00818a:	a4060ee3          	beqz	a2,1c007be6 <_prf+0x33c>
				for (clen = 0; clen < precision; clen++) {
1c00818e:	0d85                	addi	s11,s11,1
1c008190:	bc89                	j	1c007be2 <_prf+0x338>
					val = va_arg(vargs, unsigned int);
1c008192:	00490a13          	addi	s4,s2,4
1c008196:	00092583          	lw	a1,0(s2)
1c00819a:	4601                	li	a2,0
					break;
1c00819c:	ba99                	j	1c007af2 <_prf+0x248>
	if (alt_form) {
1c00819e:	8526                	mv	a0,s1
	return (buf - buf0) + _to_x(buf, value, 8);
1c0081a0:	46a1                	li	a3,8
1c0081a2:	409504b3          	sub	s1,a0,s1
1c0081a6:	ddaff0ef          	jal	ra,1c007780 <_to_x>
1c0081aa:	00a48db3          	add	s11,s1,a0
			prefix = 0;
1c0081ae:	4901                	li	s2,0
1c0081b0:	badd                	j	1c007ba6 <_prf+0x2fc>
				} else if (c == 'u') {
1c0081b2:	07500713          	li	a4,117
1c0081b6:	00ed9863          	bne	s11,a4,1c0081c6 <_prf+0x91c>
	return _to_x(buf, value, 10);
1c0081ba:	46a9                	li	a3,10
1c0081bc:	8526                	mv	a0,s1
1c0081be:	dc2ff0ef          	jal	ra,1c007780 <_to_x>
1c0081c2:	8daa                	mv	s11,a0
1c0081c4:	b7ed                	j	1c0081ae <_prf+0x904>
	if (alt_form) {
1c0081c6:	8d26                	mv	s10,s1
1c0081c8:	000a8963          	beqz	s5,1c0081da <_prf+0x930>
		*buf++ = '0';
1c0081cc:	7761                	lui	a4,0xffff8
1c0081ce:	83074713          	xori	a4,a4,-2000
1c0081d2:	04e11223          	sh	a4,68(sp)
		*buf++ = 'x';
1c0081d6:	04610d13          	addi	s10,sp,70
	len = _to_x(buf, value, 16);
1c0081da:	46c1                	li	a3,16
1c0081dc:	856a                	mv	a0,s10
1c0081de:	da2ff0ef          	jal	ra,1c007780 <_to_x>
	if (prefix == 'X') {
1c0081e2:	05800713          	li	a4,88
1c0081e6:	02ed9263          	bne	s11,a4,1c00820a <_prf+0x960>
1c0081ea:	87a6                	mv	a5,s1
		if (*buf >= 'a' && *buf <= 'z') {
1c0081ec:	45e5                	li	a1,25
1c0081ee:	0017c68b          	p.lbu	a3,1(a5!) # ffff8001 <pulp__FC+0xffff8002>
1c0081f2:	f9f68613          	addi	a2,a3,-97
1c0081f6:	0ff67613          	andi	a2,a2,255
1c0081fa:	00c5e563          	bltu	a1,a2,1c008204 <_prf+0x95a>
			*buf += 'A' - 'a';
1c0081fe:	1681                	addi	a3,a3,-32
1c008200:	fed78fa3          	sb	a3,-1(a5)
	} while (*buf++);
1c008204:	fff7c703          	lbu	a4,-1(a5)
1c008208:	f37d                	bnez	a4,1c0081ee <_prf+0x944>
	return len + (buf - buf0);
1c00820a:	409d0733          	sub	a4,s10,s1
1c00820e:	00a70db3          	add	s11,a4,a0
			prefix = 0;
1c008212:	001a9913          	slli	s2,s5,0x1
1c008216:	ba41                	j	1c007ba6 <_prf+0x2fc>
				PUTC('%');
1c008218:	85de                	mv	a1,s7
1c00821a:	02500513          	li	a0,37
1c00821e:	ec4ff06f          	j	1c0078e2 <_prf+0x38>
				count++;
1c008222:	0985                	addi	s3,s3,1
				continue;
1c008224:	8a4a                	mv	s4,s2
1c008226:	bf39                	j	1c008144 <_prf+0x89a>
1c008228:	00dc                	addi	a5,sp,68
				zero_head = 0;
1c00822a:	4d01                	li	s10,0
1c00822c:	b2d5                	j	1c007c10 <_prf+0x366>
					PUTC(' ');
1c00822e:	85de                	mv	a1,s7
1c008230:	02000513          	li	a0,32
1c008234:	c036                	sw	a3,0(sp)
1c008236:	c43e                	sw	a5,8(sp)
1c008238:	9b02                	jalr	s6
1c00823a:	4682                	lw	a3,0(sp)
1c00823c:	47a2                	lw	a5,8(sp)
1c00823e:	ebf52563          	p.beqimm	a0,-1,1c0078e8 <_prf+0x3e>
				while (width-- > 0) {
1c008242:	14fd                	addi	s1,s1,-1
1c008244:	fff4b5e3          	p.bneimm	s1,-1,1c00822e <_prf+0x984>
				count += width;
1c008248:	99e6                	add	s3,s3,s9
				while (width-- > 0) {
1c00824a:	5cfd                	li	s9,-1
1c00824c:	bad9                	j	1c007c22 <_prf+0x378>
				PUTC(*cptr++);
1c00824e:	0017c50b          	p.lbu	a0,1(a5!)
1c008252:	85de                	mv	a1,s7
1c008254:	c036                	sw	a3,0(sp)
1c008256:	c43e                	sw	a5,8(sp)
1c008258:	9b02                	jalr	s6
1c00825a:	4682                	lw	a3,0(sp)
1c00825c:	47a2                	lw	a5,8(sp)
1c00825e:	9df534e3          	p.bneimm	a0,-1,1c007c26 <_prf+0x37c>
1c008262:	e86ff06f          	j	1c0078e8 <_prf+0x3e>
				PUTC('0');
1c008266:	85de                	mv	a1,s7
1c008268:	03000513          	li	a0,48
1c00826c:	c036                	sw	a3,0(sp)
1c00826e:	c43e                	sw	a5,8(sp)
1c008270:	9b02                	jalr	s6
1c008272:	4682                	lw	a3,0(sp)
1c008274:	47a2                	lw	a5,8(sp)
1c008276:	9bf53be3          	p.bneimm	a0,-1,1c007c2c <_prf+0x382>
1c00827a:	e6eff06f          	j	1c0078e8 <_prf+0x3e>
					PUTC(c);
1c00827e:	85de                	mv	a1,s7
1c008280:	c232                	sw	a2,4(sp)
1c008282:	c036                	sw	a3,0(sp)
1c008284:	c442                	sw	a6,8(sp)
1c008286:	9b02                	jalr	s6
1c008288:	4612                	lw	a2,4(sp)
1c00828a:	4682                	lw	a3,0(sp)
1c00828c:	4822                	lw	a6,8(sp)
1c00828e:	e5f52d63          	p.beqimm	a0,-1,1c0078e8 <_prf+0x3e>
					c = *++cptr;
1c008292:	0d85                	addi	s11,s11,1
1c008294:	000dc503          	lbu	a0,0(s11)
1c008298:	b27d                	j	1c007c46 <_prf+0x39c>
					PUTC('0');
1c00829a:	85de                	mv	a1,s7
1c00829c:	03000513          	li	a0,48
1c0082a0:	c232                	sw	a2,4(sp)
1c0082a2:	c036                	sw	a3,0(sp)
1c0082a4:	c43a                	sw	a4,8(sp)
1c0082a6:	9b02                	jalr	s6
1c0082a8:	4612                	lw	a2,4(sp)
1c0082aa:	4682                	lw	a3,0(sp)
1c0082ac:	4722                	lw	a4,8(sp)
1c0082ae:	167d                	addi	a2,a2,-1
1c0082b0:	9bf532e3          	p.bneimm	a0,-1,1c007c54 <_prf+0x3aa>
1c0082b4:	e34ff06f          	j	1c0078e8 <_prf+0x3e>
					PUTC('0');
1c0082b8:	85de                	mv	a1,s7
1c0082ba:	03000513          	li	a0,48
1c0082be:	c036                	sw	a3,0(sp)
1c0082c0:	c43a                	sw	a4,8(sp)
1c0082c2:	9b02                	jalr	s6
1c0082c4:	4682                	lw	a3,0(sp)
1c0082c6:	4722                	lw	a4,8(sp)
1c0082c8:	16fd                	addi	a3,a3,-1
1c0082ca:	9df532e3          	p.bneimm	a0,-1,1c007c8e <_prf+0x3e4>
1c0082ce:	e1aff06f          	j	1c0078e8 <_prf+0x3e>
					PUTC(c);
1c0082d2:	85de                	mv	a1,s7
1c0082d4:	c232                	sw	a2,4(sp)
1c0082d6:	c036                	sw	a3,0(sp)
1c0082d8:	c43a                	sw	a4,8(sp)
1c0082da:	9b02                	jalr	s6
1c0082dc:	4612                	lw	a2,4(sp)
1c0082de:	4682                	lw	a3,0(sp)
1c0082e0:	4722                	lw	a4,8(sp)
1c0082e2:	e1f52363          	p.beqimm	a0,-1,1c0078e8 <_prf+0x3e>
					c = *++cptr;
1c0082e6:	0d85                	addi	s11,s11,1
1c0082e8:	000dc503          	lbu	a0,0(s11)
1c0082ec:	ba75                	j	1c007ca8 <_prf+0x3fe>
					PUTC('0');
1c0082ee:	85de                	mv	a1,s7
1c0082f0:	03000513          	li	a0,48
1c0082f4:	c43a                	sw	a4,8(sp)
1c0082f6:	9b02                	jalr	s6
1c0082f8:	4722                	lw	a4,8(sp)
1c0082fa:	177d                	addi	a4,a4,-1
1c0082fc:	9bf53fe3          	p.bneimm	a0,-1,1c007cba <_prf+0x410>
1c008300:	de8ff06f          	j	1c0078e8 <_prf+0x3e>
				PUTC(*cptr++);
1c008304:	0014450b          	p.lbu	a0,1(s0!)
1c008308:	85de                	mv	a1,s7
1c00830a:	9b02                	jalr	s6
1c00830c:	ddf52e63          	p.beqimm	a0,-1,1c0078e8 <_prf+0x3e>
1c008310:	408a87b3          	sub	a5,s5,s0
			while (clen-- > 0) {
1c008314:	fef048e3          	bgtz	a5,1c008304 <_prf+0xa5a>
			count += prefix;
1c008318:	994e                	add	s2,s2,s3
			count += zero_head;
1c00831a:	012d09b3          	add	s3,s10,s2
			count += clen;
1c00831e:	99a6                	add	s3,s3,s1
			if (width > 0) {
1c008320:	e39052e3          	blez	s9,1c008144 <_prf+0x89a>
				count += width;
1c008324:	99e6                	add	s3,s3,s9
				while (width-- > 0) {
1c008326:	1cfd                	addi	s9,s9,-1
1c008328:	e1fcaee3          	p.beqimm	s9,-1,1c008144 <_prf+0x89a>
					PUTC(' ');
1c00832c:	85de                	mv	a1,s7
1c00832e:	02000513          	li	a0,32
1c008332:	9b02                	jalr	s6
1c008334:	fff539e3          	p.bneimm	a0,-1,1c008326 <_prf+0xa7c>
1c008338:	db0ff06f          	j	1c0078e8 <_prf+0x3e>
			*buf++ = '.';
1c00833c:	02e00693          	li	a3,46
1c008340:	00d90023          	sb	a3,0(s2)
1c008344:	00190713          	addi	a4,s2,1
			zp->predot = decexp;
1c008348:	86ea                	mv	a3,s10
			decexp = 0;
1c00834a:	4d01                	li	s10,0
			zero.predot = zero.postdot = zero.trail = 0;
1c00834c:	4a81                	li	s5,0
1c00834e:	b6f9                	j	1c007f1c <_prf+0x672>
	prune_zero = false;		/* Assume trailing 0's allowed     */
1c008350:	ca02                	sw	zero,20(sp)
		exp = precision + 1;
1c008352:	00140713          	addi	a4,s0,1
	digit_count = 16;
1c008356:	46c1                	li	a3,16
1c008358:	d636                	sw	a3,44(sp)
1c00835a:	04d74933          	p.min	s2,a4,a3
1c00835e:	b691                	j	1c007ea2 <_prf+0x5f8>

1c008360 <sprintf_out>:
	r = _prf_locked(sprintf_out, (void *) (&p), format, vargs);
	va_end(vargs);

	*(p.ptr) = 0;
	return r;
}
1c008360:	41d8                	lw	a4,4(a1)
1c008362:	4785                	li	a5,1
1c008364:	00e7db63          	ble	a4,a5,1c00837a <sprintf_out+0x1a>
1c008368:	419c                	lw	a5,0(a1)
1c00836a:	00a78023          	sb	a0,0(a5)
1c00836e:	419c                	lw	a5,0(a1)
1c008370:	0785                	addi	a5,a5,1
1c008372:	c19c                	sw	a5,0(a1)
1c008374:	41dc                	lw	a5,4(a1)
1c008376:	17fd                	addi	a5,a5,-1
1c008378:	c1dc                	sw	a5,4(a1)
1c00837a:	4501                	li	a0,0
1c00837c:	8082                	ret

1c00837e <sprintf>:

int sprintf(char *s, const char *format, ...)
{
1c00837e:	7139                	addi	sp,sp,-64
1c008380:	da3e                	sw	a5,52(sp)
	va_list vargs;

	struct emitter p;
	int     r;

	p.ptr = s;
1c008382:	c42a                	sw	a0,8(sp)
	p.len = (int) 0x7fffffff; /* allow up to "maxint" characters */
1c008384:	800007b7          	lui	a5,0x80000

	va_start(vargs, format);
	r = _prf_locked(sprintf_out, (void *) (&p), format, vargs);
1c008388:	1c008537          	lui	a0,0x1c008
{
1c00838c:	d432                	sw	a2,40(sp)
1c00838e:	d636                	sw	a3,44(sp)
	p.len = (int) 0x7fffffff; /* allow up to "maxint" characters */
1c008390:	fff7c793          	not	a5,a5
	va_start(vargs, format);
1c008394:	1034                	addi	a3,sp,40
	r = _prf_locked(sprintf_out, (void *) (&p), format, vargs);
1c008396:	862e                	mv	a2,a1
1c008398:	36050513          	addi	a0,a0,864 # 1c008360 <sprintf_out>
1c00839c:	002c                	addi	a1,sp,8
{
1c00839e:	ce06                	sw	ra,28(sp)
	p.len = (int) 0x7fffffff; /* allow up to "maxint" characters */
1c0083a0:	c63e                	sw	a5,12(sp)
{
1c0083a2:	d83a                	sw	a4,48(sp)
1c0083a4:	dc42                	sw	a6,56(sp)
1c0083a6:	de46                	sw	a7,60(sp)
	va_start(vargs, format);
1c0083a8:	c236                	sw	a3,4(sp)
	r = _prf_locked(sprintf_out, (void *) (&p), format, vargs);
1c0083aa:	a90ff0ef          	jal	ra,1c00763a <_prf_locked>
	va_end(vargs);

	*(p.ptr) = 0;
1c0083ae:	47a2                	lw	a5,8(sp)
1c0083b0:	00078023          	sb	zero,0(a5) # 80000000 <pulp__FC+0x80000001>
	return r;
}
1c0083b4:	40f2                	lw	ra,28(sp)
1c0083b6:	6121                	addi	sp,sp,64
1c0083b8:	8082                	ret

1c0083ba <__rt_uart_cluster_req_done>:
  }

  return __rt_uart_open(channel, conf, event, dev_name);
  
error:
  rt_warning("[UART] Failed to open uart device\n");
1c0083ba:	300476f3          	csrrci	a3,mstatus,8
1c0083be:	4785                	li	a5,1
1c0083c0:	08f50623          	sb	a5,140(a0)
1c0083c4:	08d54783          	lbu	a5,141(a0)
1c0083c8:	00201737          	lui	a4,0x201
1c0083cc:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c0083d0:	04078793          	addi	a5,a5,64
1c0083d4:	07da                	slli	a5,a5,0x16
1c0083d6:	0007e723          	p.sw	zero,a4(a5)
1c0083da:	30069073          	csrw	mstatus,a3
1c0083de:	8082                	ret

1c0083e0 <__rt_uart_setup.isra.5>:
1c0083e0:	1c009737          	lui	a4,0x1c009
1c0083e4:	69872703          	lw	a4,1688(a4) # 1c009698 <__rt_freq_domains>
1c0083e8:	00155793          	srli	a5,a0,0x1
1c0083ec:	97ba                	add	a5,a5,a4
1c0083ee:	02a7d7b3          	divu	a5,a5,a0
1c0083f2:	1a102737          	lui	a4,0x1a102
1c0083f6:	17fd                	addi	a5,a5,-1
1c0083f8:	07c2                	slli	a5,a5,0x10
1c0083fa:	3067e793          	ori	a5,a5,774
1c0083fe:	22f72223          	sw	a5,548(a4) # 1a102224 <__l1_end+0xa102204>
1c008402:	8082                	ret

1c008404 <__rt_uart_setfreq_after>:
1c008404:	1c0097b7          	lui	a5,0x1c009
1c008408:	64078793          	addi	a5,a5,1600 # 1c009640 <__rt_uart>
1c00840c:	4398                	lw	a4,0(a5)
1c00840e:	cb11                	beqz	a4,1c008422 <__rt_uart_setfreq_after+0x1e>
1c008410:	4788                	lw	a0,8(a5)
1c008412:	1141                	addi	sp,sp,-16
1c008414:	c606                	sw	ra,12(sp)
1c008416:	fcbff0ef          	jal	ra,1c0083e0 <__rt_uart_setup.isra.5>
1c00841a:	40b2                	lw	ra,12(sp)
1c00841c:	4501                	li	a0,0
1c00841e:	0141                	addi	sp,sp,16
1c008420:	8082                	ret
1c008422:	4501                	li	a0,0
1c008424:	8082                	ret

1c008426 <__rt_uart_wait_tx_done.isra.6>:
1c008426:	1a102737          	lui	a4,0x1a102
1c00842a:	1141                	addi	sp,sp,-16
1c00842c:	21870713          	addi	a4,a4,536 # 1a102218 <__l1_end+0xa1021f8>
1c008430:	002046b7          	lui	a3,0x204
1c008434:	431c                	lw	a5,0(a4)
1c008436:	8bc1                	andi	a5,a5,16
1c008438:	e38d                	bnez	a5,1c00845a <__rt_uart_wait_tx_done.isra.6+0x34>
1c00843a:	1a102737          	lui	a4,0x1a102
1c00843e:	22070713          	addi	a4,a4,544 # 1a102220 <__l1_end+0xa102200>
1c008442:	431c                	lw	a5,0(a4)
1c008444:	fc17b7b3          	p.bclr	a5,a5,30,1
1c008448:	ffed                	bnez	a5,1c008442 <__rt_uart_wait_tx_done.isra.6+0x1c>
1c00844a:	c602                	sw	zero,12(sp)
1c00844c:	7cf00713          	li	a4,1999
1c008450:	47b2                	lw	a5,12(sp)
1c008452:	00f75763          	ble	a5,a4,1c008460 <__rt_uart_wait_tx_done.isra.6+0x3a>
1c008456:	0141                	addi	sp,sp,16
1c008458:	8082                	ret
1c00845a:	0386e783          	p.elw	a5,56(a3) # 204038 <__L2+0x184038>
1c00845e:	bfd9                	j	1c008434 <__rt_uart_wait_tx_done.isra.6+0xe>
1c008460:	47b2                	lw	a5,12(sp)
1c008462:	0785                	addi	a5,a5,1
1c008464:	c63e                	sw	a5,12(sp)
1c008466:	b7ed                	j	1c008450 <__rt_uart_wait_tx_done.isra.6+0x2a>

1c008468 <__rt_uart_setfreq_before>:
1c008468:	1c0097b7          	lui	a5,0x1c009
1c00846c:	6407a783          	lw	a5,1600(a5) # 1c009640 <__rt_uart>
1c008470:	c385                	beqz	a5,1c008490 <__rt_uart_setfreq_before+0x28>
1c008472:	1141                	addi	sp,sp,-16
1c008474:	c606                	sw	ra,12(sp)
1c008476:	fb1ff0ef          	jal	ra,1c008426 <__rt_uart_wait_tx_done.isra.6>
1c00847a:	40b2                	lw	ra,12(sp)
1c00847c:	005007b7          	lui	a5,0x500
1c008480:	1a102737          	lui	a4,0x1a102
1c008484:	0799                	addi	a5,a5,6
1c008486:	22f72223          	sw	a5,548(a4) # 1a102224 <__l1_end+0xa102204>
1c00848a:	4501                	li	a0,0
1c00848c:	0141                	addi	sp,sp,16
1c00848e:	8082                	ret
1c008490:	4501                	li	a0,0
1c008492:	8082                	ret

1c008494 <__rt_uart_cluster_req>:
1c008494:	1141                	addi	sp,sp,-16
1c008496:	c606                	sw	ra,12(sp)
1c008498:	c422                	sw	s0,8(sp)
1c00849a:	30047473          	csrrci	s0,mstatus,8
1c00849e:	1c0087b7          	lui	a5,0x1c008
1c0084a2:	3ba78793          	addi	a5,a5,954 # 1c0083ba <__rt_uart_cluster_req_done>
1c0084a6:	c91c                	sw	a5,16(a0)
1c0084a8:	4785                	li	a5,1
1c0084aa:	d91c                	sw	a5,48(a0)
1c0084ac:	411c                	lw	a5,0(a0)
1c0084ae:	02052a23          	sw	zero,52(a0)
1c0084b2:	c948                	sw	a0,20(a0)
1c0084b4:	43cc                	lw	a1,4(a5)
1c0084b6:	4514                	lw	a3,8(a0)
1c0084b8:	4150                	lw	a2,4(a0)
1c0084ba:	0586                	slli	a1,a1,0x1
1c0084bc:	00c50793          	addi	a5,a0,12
1c0084c0:	4701                	li	a4,0
1c0084c2:	0585                	addi	a1,a1,1
1c0084c4:	4501                	li	a0,0
1c0084c6:	f80fd0ef          	jal	ra,1c005c46 <rt_periph_copy>
1c0084ca:	30041073          	csrw	mstatus,s0
1c0084ce:	40b2                	lw	ra,12(sp)
1c0084d0:	4422                	lw	s0,8(sp)
1c0084d2:	0141                	addi	sp,sp,16
1c0084d4:	8082                	ret

1c0084d6 <soc_eu_fcEventMask_setEvent>:
1c0084d6:	47fd                	li	a5,31
1c0084d8:	4721                	li	a4,8
1c0084da:	00a7d463          	ble	a0,a5,1c0084e2 <soc_eu_fcEventMask_setEvent+0xc>
1c0084de:	1501                	addi	a0,a0,-32
1c0084e0:	4711                	li	a4,4
1c0084e2:	1a1066b7          	lui	a3,0x1a106
1c0084e6:	20e6f603          	p.lw	a2,a4(a3)
1c0084ea:	4785                	li	a5,1
1c0084ec:	00a79533          	sll	a0,a5,a0
1c0084f0:	fff54513          	not	a0,a0
1c0084f4:	8d71                	and	a0,a0,a2
1c0084f6:	00a6e723          	p.sw	a0,a4(a3)
1c0084fa:	8082                	ret

1c0084fc <rt_uart_conf_init>:
1c0084fc:	000997b7          	lui	a5,0x99
1c008500:	96878793          	addi	a5,a5,-1688 # 98968 <__L2+0x18968>
1c008504:	c11c                	sw	a5,0(a0)
1c008506:	57fd                	li	a5,-1
1c008508:	c15c                	sw	a5,4(a0)
1c00850a:	8082                	ret

1c00850c <__rt_uart_open>:
1c00850c:	1141                	addi	sp,sp,-16
1c00850e:	c606                	sw	ra,12(sp)
1c008510:	c422                	sw	s0,8(sp)
1c008512:	c226                	sw	s1,4(sp)
1c008514:	c04a                	sw	s2,0(sp)
1c008516:	30047973          	csrrci	s2,mstatus,8
1c00851a:	cd8d                	beqz	a1,1c008554 <__rt_uart_open+0x48>
1c00851c:	4198                	lw	a4,0(a1)
1c00851e:	1c0096b7          	lui	a3,0x1c009
1c008522:	ffc50793          	addi	a5,a0,-4
1c008526:	64068413          	addi	s0,a3,1600 # 1c009640 <__rt_uart>
1c00852a:	0792                	slli	a5,a5,0x4
1c00852c:	943e                	add	s0,s0,a5
1c00852e:	4010                	lw	a2,0(s0)
1c008530:	64068693          	addi	a3,a3,1600
1c008534:	c60d                	beqz	a2,1c00855e <__rt_uart_open+0x52>
1c008536:	c589                	beqz	a1,1c008540 <__rt_uart_open+0x34>
1c008538:	418c                	lw	a1,0(a1)
1c00853a:	4418                	lw	a4,8(s0)
1c00853c:	04e59d63          	bne	a1,a4,1c008596 <__rt_uart_open+0x8a>
1c008540:	0605                	addi	a2,a2,1
1c008542:	00c6e7a3          	p.sw	a2,a5(a3)
1c008546:	8522                	mv	a0,s0
1c008548:	40b2                	lw	ra,12(sp)
1c00854a:	4422                	lw	s0,8(sp)
1c00854c:	4492                	lw	s1,4(sp)
1c00854e:	4902                	lw	s2,0(sp)
1c008550:	0141                	addi	sp,sp,16
1c008552:	8082                	ret
1c008554:	00099737          	lui	a4,0x99
1c008558:	96870713          	addi	a4,a4,-1688 # 98968 <__L2+0x18968>
1c00855c:	b7c9                	j	1c00851e <__rt_uart_open+0x12>
1c00855e:	c418                	sw	a4,8(s0)
1c008560:	4785                	li	a5,1
1c008562:	1a102737          	lui	a4,0x1a102
1c008566:	78070713          	addi	a4,a4,1920 # 1a102780 <__l1_end+0xa102760>
1c00856a:	c01c                	sw	a5,0(s0)
1c00856c:	c048                	sw	a0,4(s0)
1c00856e:	4314                	lw	a3,0(a4)
1c008570:	00a797b3          	sll	a5,a5,a0
1c008574:	00151493          	slli	s1,a0,0x1
1c008578:	8fd5                	or	a5,a5,a3
1c00857a:	c31c                	sw	a5,0(a4)
1c00857c:	8526                	mv	a0,s1
1c00857e:	f59ff0ef          	jal	ra,1c0084d6 <soc_eu_fcEventMask_setEvent>
1c008582:	00148513          	addi	a0,s1,1
1c008586:	f51ff0ef          	jal	ra,1c0084d6 <soc_eu_fcEventMask_setEvent>
1c00858a:	4408                	lw	a0,8(s0)
1c00858c:	e55ff0ef          	jal	ra,1c0083e0 <__rt_uart_setup.isra.5>
1c008590:	30091073          	csrw	mstatus,s2
1c008594:	bf4d                	j	1c008546 <__rt_uart_open+0x3a>
1c008596:	4401                	li	s0,0
1c008598:	b77d                	j	1c008546 <__rt_uart_open+0x3a>

1c00859a <rt_uart_close>:
}



void rt_uart_close(rt_uart_t *uart, rt_event_t *event)
{
1c00859a:	1141                	addi	sp,sp,-16
1c00859c:	c606                	sw	ra,12(sp)
1c00859e:	c422                	sw	s0,8(sp)
1c0085a0:	c226                	sw	s1,4(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0085a2:	300474f3          	csrrci	s1,mstatus,8
  int irq = rt_irq_disable();

  rt_trace(RT_TRACE_DEV_CTRL, "[UART] Closing uart device (handle: %p)\n", uart);

  uart->open_count--;
1c0085a6:	411c                	lw	a5,0(a0)
1c0085a8:	17fd                	addi	a5,a5,-1
1c0085aa:	c11c                	sw	a5,0(a0)

  if (uart->open_count == 0)
1c0085ac:	e79d                	bnez	a5,1c0085da <rt_uart_close+0x40>
1c0085ae:	842a                	mv	s0,a0
  {
      // First wait for pending transfers to finish before stoppping uart in case
      // some printf are still pending
      __rt_uart_wait_tx_done(uart);
1c0085b0:	e77ff0ef          	jal	ra,1c008426 <__rt_uart_wait_tx_done.isra.6>

  pulp_write32(ARCHI_UDMA_ADDR + UDMA_UART_OFFSET(channel) + UDMA_CHANNEL_CUSTOM_OFFSET + UART_SETUP_OFFSET, val);
}

static inline void plp_uart_disable(int channel) {
  pulp_write32(ARCHI_UDMA_ADDR + UDMA_UART_OFFSET(channel) + UDMA_CHANNEL_CUSTOM_OFFSET + UART_SETUP_OFFSET, 0x00500006);
1c0085b4:	1a102737          	lui	a4,0x1a102
1c0085b8:	005007b7          	lui	a5,0x500
1c0085bc:	22470693          	addi	a3,a4,548 # 1a102224 <__l1_end+0xa102204>
1c0085c0:	0799                	addi	a5,a5,6
1c0085c2:	c29c                	sw	a5,0(a3)
      // Set enable bits for uart channel back to 0 
      // This is needed to be able to propagate new configs when re-opening
      plp_uart_disable(uart->channel - ARCHI_UDMA_UART_ID(0));      

      // Then stop the uart
      plp_udma_cg_set(plp_udma_cg_get() & ~(1<<uart->channel));
1c0085c4:	4050                	lw	a2,4(s0)
  return pulp_read32(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_CONF_OFFSET + UDMA_CONF_CG_OFFSET);
1c0085c6:	78070713          	addi	a4,a4,1920
1c0085ca:	4314                	lw	a3,0(a4)
1c0085cc:	4785                	li	a5,1
1c0085ce:	00c797b3          	sll	a5,a5,a2
1c0085d2:	fff7c793          	not	a5,a5
1c0085d6:	8ff5                	and	a5,a5,a3
  pulp_write32(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_CONF_OFFSET + UDMA_CONF_CG_OFFSET, value);
1c0085d8:	c31c                	sw	a5,0(a4)
  __builtin_pulp_spr_write(reg, val);
1c0085da:	30049073          	csrw	mstatus,s1
  }

  rt_irq_restore(irq);
}
1c0085de:	40b2                	lw	ra,12(sp)
1c0085e0:	4422                	lw	s0,8(sp)
1c0085e2:	4492                	lw	s1,4(sp)
1c0085e4:	0141                	addi	sp,sp,16
1c0085e6:	8082                	ret

1c0085e8 <rt_uart_cluster_write>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0085e8:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c0085ec:	8795                	srai	a5,a5,0x5
1c0085ee:	f267b7b3          	p.bclr	a5,a5,25,6
void rt_uart_cluster_write(rt_uart_t *handle, void *buffer, size_t size, rt_uart_req_t *req)
{
  req->uart = handle;
  req->buffer = buffer;
  req->size = size;
  req->cid = rt_cluster_id();
1c0085f2:	08f686a3          	sb	a5,141(a3)
  event->arg[0] = (uintptr_t)callback;
1c0085f6:	1c0087b7          	lui	a5,0x1c008
1c0085fa:	49478793          	addi	a5,a5,1172 # 1c008494 <__rt_uart_cluster_req>
1c0085fe:	ca9c                	sw	a5,16(a3)
  event->implem.pending = 1;  
1c008600:	4785                	li	a5,1
  req->uart = handle;
1c008602:	c288                	sw	a0,0(a3)
  req->buffer = buffer;
1c008604:	c2cc                	sw	a1,4(a3)
  req->size = size;
1c008606:	c690                	sw	a2,8(a3)
  req->done = 0;
1c008608:	08068623          	sb	zero,140(a3)
  event->implem.keep = 0;
1c00860c:	0206aa23          	sw	zero,52(a3)
  event->arg[1] = (uintptr_t)arg;
1c008610:	cad4                	sw	a3,20(a3)
  event->implem.pending = 1;  
1c008612:	da9c                	sw	a5,48(a3)
  __rt_init_event(&req->event, __rt_cluster_sched_get(), __rt_uart_cluster_req, (void *)req);
  __rt_event_set_pending(&req->event);
  __rt_cluster_push_fc_event(&req->event);
1c008614:	00c68513          	addi	a0,a3,12
1c008618:	fe9fd06f          	j	1c006600 <__rt_cluster_push_fc_event>

1c00861c <__rt_uart_init>:
{
  // In case the peripheral clock can dynamically change, we need to be notified
  // when this happens so that we flush pending transfers before updating the frequency
  int err = 0;

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c00861c:	1c0085b7          	lui	a1,0x1c008
{
1c008620:	1141                	addi	sp,sp,-16
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c008622:	4601                	li	a2,0
1c008624:	46858593          	addi	a1,a1,1128 # 1c008468 <__rt_uart_setfreq_before>
1c008628:	4511                	li	a0,4
{
1c00862a:	c606                	sw	ra,12(sp)
1c00862c:	c422                	sw	s0,8(sp)
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c00862e:	c77fc0ef          	jal	ra,1c0052a4 <__rt_cbsys_add>

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c008632:	1c0085b7          	lui	a1,0x1c008
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c008636:	842a                	mv	s0,a0
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c008638:	4601                	li	a2,0
1c00863a:	40458593          	addi	a1,a1,1028 # 1c008404 <__rt_uart_setfreq_after>
1c00863e:	4515                	li	a0,5
1c008640:	c65fc0ef          	jal	ra,1c0052a4 <__rt_cbsys_add>


  for (int i=0; i<ARCHI_UDMA_NB_UART; i++)
  {
    __rt_uart[i].open_count = 0;
1c008644:	1c0097b7          	lui	a5,0x1c009
1c008648:	6407a023          	sw	zero,1600(a5) # 1c009640 <__rt_uart>
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c00864c:	8d41                	or	a0,a0,s0
  }

  if (err) rt_fatal("Unable to initialize uart driver\n");
1c00864e:	c10d                	beqz	a0,1c008670 <__rt_uart_init+0x54>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c008650:	01402673          	csrr	a2,uhartid
1c008654:	1c009537          	lui	a0,0x1c009
  return (hart_id >> 5) & 0x3f;
1c008658:	40565593          	srai	a1,a2,0x5
1c00865c:	f265b5b3          	p.bclr	a1,a1,25,6
1c008660:	f4563633          	p.bclr	a2,a2,26,5
1c008664:	04850513          	addi	a0,a0,72 # 1c009048 <__himax_reg_init+0x2dc>
1c008668:	8ecff0ef          	jal	ra,1c007754 <printf>
1c00866c:	86cff0ef          	jal	ra,1c0076d8 <abort>
}
1c008670:	40b2                	lw	ra,12(sp)
1c008672:	4422                	lw	s0,8(sp)
1c008674:	0141                	addi	sp,sp,16
1c008676:	8082                	ret

1c008678 <__cluster_text_start>:
  .global __rt_pe_start
__rt_pe_start:

#endif

    csrr    a0, 0xF14
1c008678:	f1402573          	csrr	a0,mhartid
    andi    a1, a0, 0x1f
1c00867c:	01f57593          	andi	a1,a0,31
    srli    a0, a0, 5
1c008680:	8115                	srli	a0,a0,0x5
    
    // Activate a few events
    li      t0, (1<<PULP_DISPATCH_EVENT) | (1<<PULP_HW_BAR_EVENT) | (1<<PULP_MUTEX_EVENT)
1c008682:	000702b7          	lui	t0,0x70
    li      t1, ARCHI_EU_DEMUX_ADDR
1c008686:	00204337          	lui	t1,0x204
    sw      t0, EU_CORE_MASK(t1)
1c00868a:	00532023          	sw	t0,0(t1) # 204000 <__L2+0x184000>

#ifndef ARCHI_NO_L1_TINY
    sw      x0, %tiny(__rt_dma_first_pending)(x0)
1c00868e:	00002a23          	sw	zero,20(zero) # 14 <__rt_bridge_eeprom_handle>

#ifdef ARCHI_HAS_CC
    li      t2, ARCHI_CC_CORE_ID
    bne     a1, t2, __rt_slave_start
#else
    bne     a1, x0, __rt_slave_start
1c008692:	10059063          	bnez	a1,1c008792 <__rt_slave_start>
#endif

    li      t0, (1<<ARCHI_CL_EVT_DMA1)
1c008696:	20000293          	li	t0,512
    li      t1, ARCHI_EU_DEMUX_ADDR
1c00869a:	00204337          	lui	t1,0x204
    sw      t0, EU_CORE_MASK_IRQ_OR(t1)
1c00869e:	00532a23          	sw	t0,20(t1) # 204014 <__L2+0x184014>



    // Prepare few values that will be kept in saved registers to optimize the loop
    la      s0, __rt_cluster_pool
1c0086a2:	e3ff8417          	auipc	s0,0xe3ff8
1c0086a6:	96240413          	addi	s0,s0,-1694 # 4 <__rt_bridge_flash_handle>
    li      s3, ARCHI_EU_DEMUX_ADDR
1c0086aa:	002049b7          	lui	s3,0x204
    li      s4, 1<<RT_CLUSTER_CALL_EVT
1c0086ae:	4a09                	li	s4,2
    la      s5, __rt_master_event
1c0086b0:	00000a97          	auipc	s5,0x0
1c0086b4:	038a8a93          	addi	s5,s5,56 # 1c0086e8 <__rt_master_event>
    la      s7, __rt_fc_cluster_data
1c0086b8:	00001b97          	auipc	s7,0x1
1c0086bc:	ff0b8b93          	addi	s7,s7,-16 # 1c0096a8 <__rt_fc_cluster_data>
    li      t2, RT_FC_CLUSTER_DATA_T_SIZEOF
1c0086c0:	02800393          	li	t2,40
    mul     t2, t2, a0
1c0086c4:	02a383b3          	mul	t2,t2,a0
    add     s7, s7, t2
1c0086c8:	9b9e                	add	s7,s7,t2
    addi    s7, s7, RT_FC_CLUSTER_DATA_T_EVENTS
1c0086ca:	0b91                	addi	s7,s7,4
#if defined(ARCHI_HAS_FC)
#if defined(ITC_VERSION)
    li      s9, ARCHI_FC_ITC_ADDR + ITC_STATUS_SET_OFFSET
    li      s8, 1<<RT_FC_ENQUEUE_EVENT
#else
    li      s9, ARCHI_FC_GLOBAL_ADDR + ARCHI_FC_PERIPHERALS_OFFSET + ARCHI_FC_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_FC_ENQUEUE_EVENT << 2)
1c0086cc:	1b201cb7          	lui	s9,0x1b201
1c0086d0:	e04c8c93          	addi	s9,s9,-508 # 1b200e04 <__fc_tcdm_end+0x1ff9e4>
    li      s8, 1
1c0086d4:	4c05                	li	s8,1
    // In case there is no FC, the event must be sent to cluster 0 event unit
    li      s9, ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(0) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_FC_ENQUEUE_EVENT << 2)
    li      s8, 1    
#endif
#ifndef ARCHI_HAS_NO_DISPATCH
    la      s10, __rt_set_slave_stack
1c0086d6:	00000d17          	auipc	s10,0x0
1c0086da:	0fad0d13          	addi	s10,s10,250 # 1c0087d0 <__rt_set_slave_stack>
    ori     s10, s10, 1
1c0086de:	001d6d13          	ori	s10,s10,1
#endif

    csrwi   0x300, 0x8
1c0086e2:	30045073          	csrwi	mstatus,8

    j       __rt_master_loop
1c0086e6:	a819                	j	1c0086fc <__rt_master_loop>

1c0086e8 <__rt_master_event>:



__rt_master_event:
    beq     s6, x0, __rt_master_loop
1c0086e8:	000b0a63          	beqz	s6,1c0086fc <__rt_master_loop>

1c0086ec <__rt_push_event_to_fc_retry>:

__rt_push_event_to_fc_retry:
    // Now we have to push the termination event to FC side
    // First wait until the slot for posting events is free
    lw      t0, 0(s7)
1c0086ec:	000ba283          	lw	t0,0(s7)
    bne     t0, x0, __rt_push_event_to_fc_wait
1c0086f0:	08029a63          	bnez	t0,1c008784 <__rt_push_event_to_fc_wait>

    // Push it
    sw      s6, 0(s7)
1c0086f4:	016ba023          	sw	s6,0(s7)

    // And notify the FC side with a HW event in case it is sleeping
    sw      s8, 0(s9)
1c0086f8:	018ca023          	sw	s8,0(s9)

1c0086fc <__rt_master_loop>:


__rt_master_loop:
    // Check if a task is ready in the pool
    lw      t3, 0(s0)
1c0086fc:	00042e03          	lw	t3,0(s0)
    // Check if a call is ready, e.g. if nb_pe is not zero
    // otherwise go to sleep
    beq     t3, x0, __rt_master_sleep
1c008700:	060e0b63          	beqz	t3,1c008776 <__rt_master_sleep>

1c008704 <__rt_master_loop_update_next>:

__rt_master_loop_update_next:
    lw      t4, RT_CLUSTER_TASK_NEXT(t3)
1c008704:	020e2e83          	lw	t4,32(t3)
    sw      x0, RT_CLUSTER_TASK_PENDING(t3)
1c008708:	020e2223          	sw	zero,36(t3)
    sw      t4, 0(s0)
1c00870c:	01d42023          	sw	t4,0(s0)

    // Check again next pointer in case it was updated by the FC.
    // If so, do it it again as this will ensure that either we see the new
    // value or the FC sees our write
    lw      t5, RT_CLUSTER_TASK_NEXT(t3)
1c008710:	020e2f03          	lw	t5,32(t3)
    bne     t4, t5, __rt_master_loop_update_next
1c008714:	ffee98e3          	bne	t4,t5,1c008704 <__rt_master_loop_update_next>
    li      a4, 0
    ebreak
#endif

#ifdef __RT_USE_ASSERT
    csrwi   0x7D0, 0
1c008718:	7d005073          	csrwi	0x7d0,0
#endif

    // Reads entry point information
    lw      a0, RT_CLUSTER_TASK_ARG(t3)
1c00871c:	004e2503          	lw	a0,4(t3)
    lw      t0, RT_CLUSTER_TASK_ENTRY(t3)
1c008720:	000e2283          	lw	t0,0(t3)
    lw      sp, RT_CLUSTER_TASK_STACKS(t3)
1c008724:	008e2103          	lw	sp,8(t3)
    lw      t1, RT_CLUSTER_TASK_STACK_SIZE(t3)
1c008728:	00ce2303          	lw	t1,12(t3)
    lw      t2, RT_CLUSTER_TASK_SLAVE_STACK_SIZE(t3)
1c00872c:	010e2383          	lw	t2,16(t3)
    lw      t5, RT_CLUSTER_TASK_CORE_MASK(t3)
1c008730:	028e2f03          	lw	t5,40(t3)
    lw      s6, RT_CLUSTER_TASK_COMPLETION_CALLBACK(t3)
1c008734:	018e2b03          	lw	s6,24(t3)
    lw      t6, RT_CLUSTER_TASK_NB_CORES(t3)
1c008738:	014e2f83          	lw	t6,20(t3)
    mv      ra, s5
1c00873c:	80d6                	mv	ra,s5

    add     sp, sp, t1
1c00873e:	911a                	add	sp,sp,t1

#ifdef ARCHI_NO_L1_TINY
    la      t4, __rt_cluster_nb_active_pe
    sw      t6, 0(t4)
#else
    sw      t6, %tiny(__rt_cluster_nb_active_pe)(x0)
1c008740:	01f02c23          	sw	t6,24(zero) # 18 <__rt_first_free>
#endif

#ifdef __RT_USE_ASSERT
    // Update stack checking information
    beqz    t1, __rt_no_stack_check
1c008744:	00030a63          	beqz	t1,1c008758 <__rt_no_stack_check>
    sub     t4, sp, t1
1c008748:	40610eb3          	sub	t4,sp,t1
    csrw    0x7D1, t4
1c00874c:	7d1e9073          	csrw	0x7d1,t4
    csrw    0x7D2, sp
1c008750:	7d211073          	csrw	0x7d2,sp
    csrwi   0x7D0, 1
1c008754:	7d00d073          	csrwi	0x7d0,1

1c008758 <__rt_no_stack_check>:
#endif

__rt_no_stack_check:
    // Whatever the number of cores, we need to setup the barrier as the master code is compiled to use it
    sw      t5, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG(s3)
1c008758:	09e9a223          	sw	t5,132(s3) # 204084 <__L2+0x184084>
#ifdef ARCHI_HAS_CC
    // When we have a cluster controller, don't configure the slave barrier
    // if we don't have have any slave
    beqz    t5, __rt_master_no_slave_barrier
#endif
    sw      t5, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TRIGGER_MASK(s3)
1c00875c:	21e9a023          	sw	t5,512(s3)
    sw      t5, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TARGET_MASK(s3)
1c008760:	21e9a623          	sw	t5,524(s3)

1c008764 <__rt_master_no_slave_barrier>:
    sw      t6, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TARGET_MASK + EU_BARRIER_SIZE(s3)
#endif

    // Set stack on slaves
    // For that we push first the function for setting stack, then the stack size and the base
    p.beqimm t5, 0, __rt_master_loop_no_slave
1c008764:	000f2863          	p.beqimm	t5,0,1c008774 <__rt_master_loop_no_slave>
    sw      s10, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s3)
1c008768:	09a9a023          	sw	s10,128(s3)
    sw      t2, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s3)
1c00876c:	0879a023          	sw	t2,128(s3)
    sw      sp, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s3)
1c008770:	0829a023          	sw	sp,128(s3)

1c008774 <__rt_master_loop_no_slave>:

__rt_master_loop_no_slave:

    // Call the entry point, this will directly come back to the master loop
    jr      t0
1c008774:	8282                	jr	t0

1c008776 <__rt_master_sleep>:
    lw      a1, %tiny(__rt_pe_trace)(x0)
    li      a2, 1
    ebreak
#endif

    sw      s4, EU_CORE_MASK_OR(s3)
1c008776:	0149a423          	sw	s4,8(s3)
    p.elw   x0, EU_CORE_EVENT_WAIT_CLEAR(s3)
1c00877a:	03c9e003          	p.elw	zero,60(s3)
    sw      s4, EU_CORE_MASK_AND(s3)
1c00877e:	0149a223          	sw	s4,4(s3)
    j       __rt_master_loop
1c008782:	bfad                	j	1c0086fc <__rt_master_loop>

1c008784 <__rt_push_event_to_fc_wait>:




__rt_push_event_to_fc_wait:
    sw      s4, EU_CORE_MASK_OR(s3)
1c008784:	0149a423          	sw	s4,8(s3)
    p.elw   x0, EU_CORE_EVENT_WAIT_CLEAR(s3)
1c008788:	03c9e003          	p.elw	zero,60(s3)
    sw      s4, EU_CORE_MASK_AND(s3)
1c00878c:	0149a223          	sw	s4,4(s3)
    j       __rt_push_event_to_fc_retry
1c008790:	bfb1                	j	1c0086ec <__rt_push_event_to_fc_retry>

1c008792 <__rt_slave_start>:
__rt_slave_start:


#ifndef ARCHI_HAS_NO_DISPATCH

    li      s2, ARCHI_EU_DEMUX_ADDR
1c008792:	00204937          	lui	s2,0x204
    csrr    s3, 0xF14
1c008796:	f14029f3          	csrr	s3,mhartid
    and     s3, s3, 0x1f
1c00879a:	01f9f993          	andi	s3,s3,31
    la      s4, __rt_fork_return
1c00879e:	00000a17          	auipc	s4,0x0
1c0087a2:	012a0a13          	addi	s4,s4,18 # 1c0087b0 <__rt_fork_return>
    la      s5, __rt_wait_for_dispatch
1c0087a6:	00000a97          	auipc	s5,0x0
1c0087aa:	00ea8a93          	addi	s5,s5,14 # 1c0087b4 <__rt_wait_for_dispatch>
    j       __rt_wait_for_dispatch
1c0087ae:	a019                	j	1c0087b4 <__rt_wait_for_dispatch>

1c0087b0 <__rt_fork_return>:
    // When the cluster has a controller barrier 0 is used for normal team barrier
    // and barrier 1 is used for end of offload
    p.elw   t0, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TRIGGER_WAIT_CLEAR + EU_BARRIER_SIZE(s2)
#else
#ifndef ARCHI_HAS_NO_BARRIER
    p.elw   t0, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TRIGGER_WAIT_CLEAR(s2)
1c0087b0:	21c96283          	p.elw	t0,540(s2) # 20421c <__L2+0x18421c>

1c0087b4 <__rt_wait_for_dispatch>:
    li      a2, 1
    ebreak
#endif

    // Wait for PC + arg information from dispatcher
    p.elw   t0, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s2)
1c0087b4:	08096283          	p.elw	t0,128(s2)
    p.elw   a0, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s2)
1c0087b8:	08096503          	p.elw	a0,128(s2)
    ebreak
    mv      a0, t1
#endif

    // Check if this is an entry with a barrier at the end (fork entry)
    andi    t1, t0, 1
1c0087bc:	0012f313          	andi	t1,t0,1
    bne     t1, zero, __rt_other_entry
1c0087c0:	00031563          	bnez	t1,1c0087ca <__rt_other_entry>

1c0087c4 <__rt_fork_entry>:

__rt_fork_entry:

    // Jump to the handler and prepare r9 to jump back just before the main loop
    add     ra, s4, x0
1c0087c4:	000a00b3          	add	ra,s4,zero
    jr      t0
1c0087c8:	8282                	jr	t0

1c0087ca <__rt_other_entry>:

__rt_other_entry:

  // Jump to the handler and prepare r9 to jump back directly to the main loop
    add     ra, s5, x0
1c0087ca:	000a80b3          	add	ra,s5,zero
    jr      t0
1c0087ce:	8282                	jr	t0

1c0087d0 <__rt_set_slave_stack>:

  .global __rt_set_slave_stack
__rt_set_slave_stack:

#ifdef __RT_USE_ASSERT
    csrwi   0x7D0, 0
1c0087d0:	7d005073          	csrwi	0x7d0,0
#endif

    // Multiply the stack size by the core ID and add the stack base to get our stack
    p.elw   t0, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s2)
1c0087d4:	08096283          	p.elw	t0,128(s2)
    // If the cluster has a cluster controller, the first slave has core ID 0
    // and thus we need to take the next stack
    addi     t5, s3, 1
    p.mul   t4, t5, a0
#else
    p.mul   t4, s3, a0
1c0087d8:	02a98eb3          	mul	t4,s3,a0
#endif
    add     sp, t4, t0
1c0087dc:	005e8133          	add	sp,t4,t0

#ifdef __RT_USE_ASSERT
    beqz    a0, __rt_no_stack_check_end
1c0087e0:	c909                	beqz	a0,1c0087f2 <__rt_no_stack_check_end>
    sub     t4, sp, a0
1c0087e2:	40a10eb3          	sub	t4,sp,a0
    csrw    0x7D1, t4
1c0087e6:	7d1e9073          	csrw	0x7d1,t4
    csrw    0x7D2, sp
1c0087ea:	7d211073          	csrw	0x7d2,sp
    csrwi   0x7D0, 1
1c0087ee:	7d00d073          	csrwi	0x7d0,1

1c0087f2 <__rt_no_stack_check_end>:
#endif
__rt_no_stack_check_end:
    ret
1c0087f2:	8082                	ret

1c0087f4 <__rt_dma_2d>:
#if defined(ARCHI_HAS_CLUSTER)
#ifndef ARCHI_NO_L1_TINY
    .global __rt_dma_2d
__rt_dma_2d:

    sw  x8, -4(sp)
1c0087f4:	fe812e23          	sw	s0,-4(sp)
    sw  x9, -8(sp)
1c0087f8:	fe912c23          	sw	s1,-8(sp)
    sw  a0, -12(sp)
1c0087fc:	fea12a23          	sw	a0,-12(sp)
    sw  a1, -16(sp)
1c008800:	feb12823          	sw	a1,-16(sp)
    sw  a2, -20(sp)
1c008804:	fec12623          	sw	a2,-20(sp)

    li  a2, ARCHI_MCHAN_DEMUX_ADDR
1c008808:	00204637          	lui	a2,0x204
1c00880c:	40060613          	addi	a2,a2,1024 # 204400 <__L2+0x184400>

    lw  x8, %tiny(__rt_dma_first_pending)(x0)
1c008810:	01402403          	lw	s0,20(zero) # 14 <__rt_bridge_eeprom_handle>

    lw  a1, CL_DMA_CMD_T_ID(x8)
1c008814:	400c                	lw	a1,0(s0)
    lw  a0, CL_DMA_CMD_T_SIZE(x8)
1c008816:	4408                	lw	a0,8(s0)
    p.bsetr a1, x0, a1
1c008818:	80b045b3          	p.bsetr	a1,zero,a1
    sw  a1, MCHAN_STATUS_OFFSET(a2)
1c00881c:	c24c                	sw	a1,4(a2)
    lw  a1, CL_DMA_CMD_T_LENGTH(x8)
1c00881e:	480c                	lw	a1,16(s0)

    beqz a0, __rt_dma_2d_done
1c008820:	c131                	beqz	a0,1c008864 <__rt_dma_2d_done>

1c008822 <__rt_dma_2d_redo>:

__rt_dma_2d_redo:
    lw  x9, CL_DMA_CMD_T_CMD(x8)
1c008822:	4044                	lw	s1,4(s0)
    
    bgt a0, a1, __rt_dma_2d_not_last
1c008824:	00a5c363          	blt	a1,a0,1c00882a <__rt_dma_2d_not_last>
    mv  a1, a0
1c008828:	85aa                	mv	a1,a0

1c00882a <__rt_dma_2d_not_last>:

__rt_dma_2d_not_last:
    lw  a0, MCHAN_CMD_OFFSET(a2)
1c00882a:	4208                	lw	a0,0(a2)
    sw  a0, CL_DMA_CMD_T_ID(x8)
1c00882c:	c008                	sw	a0,0(s0)

    lw  a0, CL_DMA_CMD_T_SIZE(x8)
1c00882e:	4408                	lw	a0,8(s0)

    p.inserti x9, a1, MCHAN_CMD_CMD_LEN_WIDTH-1, MCHAN_CMD_CMD_LEN_BIT
1c008830:	de05a4b3          	p.insert	s1,a1,15,0

    sw  x9, MCHAN_CMD_OFFSET(a2)   // cmd
1c008834:	c204                	sw	s1,0(a2)

    sub a0, a0, a1
1c008836:	8d0d                	sub	a0,a0,a1
    sw  a0, CL_DMA_CMD_T_SIZE(x8)
1c008838:	c408                	sw	a0,8(s0)

    lw  a0, CL_DMA_CMD_T_LOC_ADDR(x8)
1c00883a:	4848                	lw	a0,20(s0)

    sw  a0, MCHAN_CMD_OFFSET(a2)   // local address
1c00883c:	c208                	sw	a0,0(a2)
    add a0, a0, a1
1c00883e:	952e                	add	a0,a0,a1
    sw  a0, CL_DMA_CMD_T_LOC_ADDR(x8)
1c008840:	c848                	sw	a0,20(s0)


    lw  a0, CL_DMA_CMD_T_EXT_ADDR(x8)
1c008842:	4c08                	lw	a0,24(s0)
    lw  a1, CL_DMA_CMD_T_STRIDE(x8)
1c008844:	444c                	lw	a1,12(s0)

    sw  a0, MCHAN_CMD_OFFSET(a2)   // external address
1c008846:	c208                	sw	a0,0(a2)
    add a0, a0, a1
1c008848:	952e                	add	a0,a0,a1
    sw  a0, CL_DMA_CMD_T_EXT_ADDR(x8)
1c00884a:	cc08                	sw	a0,24(s0)

1c00884c <__rt_dma_2d_exit>:

__rt_dma_2d_exit:
    lw  x8, -4(sp)
1c00884c:	ffc12403          	lw	s0,-4(sp)
    lw  x9, -8(sp)
1c008850:	ff812483          	lw	s1,-8(sp)
    lw  a0, -12(sp)
1c008854:	ff412503          	lw	a0,-12(sp)
    lw  a1, -16(sp)
1c008858:	ff012583          	lw	a1,-16(sp)
    lw  a2, -20(sp)
1c00885c:	fec12603          	lw	a2,-20(sp)

    mret
1c008860:	30200073          	mret

1c008864 <__rt_dma_2d_done>:

__rt_dma_2d_done:
    sw  x0, CL_DMA_CMD_T_EXT_ADDR(x8)
1c008864:	00042c23          	sw	zero,24(s0)

    lw  x9, CL_DMA_CMD_T_NEXT(x8)
1c008868:	4c44                	lw	s1,28(s0)
    sw  x9, %tiny(__rt_dma_first_pending)(x0)
1c00886a:	00902a23          	sw	s1,20(zero) # 14 <__rt_bridge_eeprom_handle>

    li  x8, ARCHI_EU_DEMUX_ADDR + EU_SW_EVENTS_DEMUX_OFFSET + (RT_DMA_EVENT<<2)
1c00886e:	00204437          	lui	s0,0x204
1c008872:	11440413          	addi	s0,s0,276 # 204114 <__L2+0x184114>
    sw  x0, EU_CORE_TRIGG_SW_EVENT(x8)
1c008876:	00042023          	sw	zero,0(s0)

    beqz x9, __rt_dma_2d_exit
1c00887a:	d8e9                	beqz	s1,1c00884c <__rt_dma_2d_exit>

    mv  x8, x9
1c00887c:	8426                	mv	s0,s1

    lw  a0, CL_DMA_CMD_T_SIZE(x8)
1c00887e:	4408                	lw	a0,8(s0)
    lw  a1, CL_DMA_CMD_T_LENGTH(x8)
1c008880:	480c                	lw	a1,16(s0)

    j   __rt_dma_2d_redo
1c008882:	b745                	j	1c008822 <__rt_dma_2d_redo>
