<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.5 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -v 12 -fastpaths -o
design_timing_report glib_gbt_example_design.ncd glib_gbt_example_design.pcf

</twCmdLine><twDesign>glib_gbt_example_design.ncd</twDesign><twDesignPath>glib_gbt_example_design.ncd</twDesignPath><twPCF>glib_gbt_example_design.pcf</twPCF><twPcfPath>glib_gbt_example_design.pcf</twPcfPath><twDevInfo arch="virtex6" pkg="ff1156"><twDevName>xc6vlx130t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.17 2013-03-26</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twItemLimit>12</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_XPOINT1_CLK1_P = PERIOD TIMEGRP &quot;XPOINT1_CLK1_P&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.700</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_XPOINT1_CLK1_P = PERIOD TIMEGRP &quot;XPOINT1_CLK1_P&quot; 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tmpw" slack="23.300" period="25.000" constraintValue="12.500" deviceLimit="0.850" physResource="system/rst/rst_powerup_b/CLK" logResource="system/rst/rstGenSlr/SRL16E/CLK" locationPin="SLICE_X14Y113.CLK" clockNet="system/pri_clk_BUFG"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tmpw" slack="23.300" period="25.000" constraintValue="12.500" deviceLimit="0.850" physResource="system/rst/rst_powerup_b/CLK" logResource="system/rst/rstGenSlr/SRL16E/CLK" locationPin="SLICE_X14Y113.CLK" clockNet="system/pri_clk_BUFG"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tbcper_I" slack="23.571" period="25.000" constraintValue="25.000" deviceLimit="1.429" freqLimit="699.790" physResource="system/pri_clk_BUFG/I0" logResource="system/pri_clk_BUFG/I0" locationPin="BUFGCTRL_X0Y31.I0" clockNet="system/pri_clk"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tbcper_I" slack="23.571" period="25.000" constraintValue="25.000" deviceLimit="1.429" freqLimit="699.790" physResource="system/cdceSync/bufg_mux/I0" logResource="system/cdceSync/bufg_mux/I0" locationPin="BUFGCTRL_X0Y30.I0" clockNet="system/pri_clk"/><twPinLimit anchorID="12" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="system/rst/dlyRstCtrl.timer_4/SR" logResource="system/rst/dlyRstCtrl.timer_18/SR" locationPin="SLICE_X15Y136.SR" clockNet="system/rst/rst_from_orGate"/><twPinLimit anchorID="13" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="system/rst/dlyRstCtrl.timer_4/SR" logResource="system/rst/dlyRstCtrl.timer_0/SR" locationPin="SLICE_X15Y136.SR" clockNet="system/rst/rst_from_orGate"/><twPinLimit anchorID="14" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="system/rst/dlyRstCtrl.timer_4/SR" logResource="system/rst/dlyRstCtrl.timer_3/SR" locationPin="SLICE_X15Y136.SR" clockNet="system/rst/rst_from_orGate"/><twPinLimit anchorID="15" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="system/rst/dlyRstCtrl.timer_4/SR" logResource="system/rst/dlyRstCtrl.timer_2/SR" locationPin="SLICE_X15Y136.SR" clockNet="system/rst/rst_from_orGate"/><twPinLimit anchorID="16" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="system/rst/dlyRstCtrl.timer_4/SR" logResource="system/rst/dlyRstCtrl.timer_5/SR" locationPin="SLICE_X15Y136.SR" clockNet="system/rst/rst_from_orGate"/><twPinLimit anchorID="17" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="system/rst/dlyRstCtrl.timer_4/SR" logResource="system/rst/dlyRstCtrl.timer_4/SR" locationPin="SLICE_X15Y136.SR" clockNet="system/rst/rst_from_orGate"/><twPinLimit anchorID="18" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="system/rst/dlyRstCtrl.timer_12/SR" logResource="system/rst/dlyRstCtrl.timer_7/SR" locationPin="SLICE_X15Y137.SR" clockNet="system/rst/rst_from_orGate"/><twPinLimit anchorID="19" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="system/rst/dlyRstCtrl.timer_12/SR" logResource="system/rst/dlyRstCtrl.timer_6/SR" locationPin="SLICE_X15Y137.SR" clockNet="system/rst/rst_from_orGate"/></twPinLimitRpt></twConst><twConst anchorID="20" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_XPOINT1_CLK1_N = PERIOD TIMEGRP &quot;XPOINT1_CLK1_N&quot; TS_XPOINT1_CLK1_P PHASE         12.5 ns HIGH 50%;</twConstName><twItemCnt>2334</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>225</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.212</twMinPer></twConstHead><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.788</twSlack><twSrc BELType="FF">system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_25</twDest><twTotPathDel>4.076</twTotPathDel><twClkSkew dest = "1.349" src = "1.450">0.101</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X14Y113.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>system/rst/rst_powerup_b</twComp><twBEL>system/rst/rstGenSlr/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>system/rst/rst_powerup_b</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/rst/rst_from_orGate</twComp><twBEL>system/rst/rst_from_orGate1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y141.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>system/rst/rst_from_orGate</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y141.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_25</twComp><twBEL>system/rst/dlyRstCtrl.timer_25</twBEL></twPathDel><twLogDel>2.066</twLogDel><twRouteDel>2.010</twRouteDel><twTotDel>4.076</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.788</twSlack><twSrc BELType="FF">system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_26</twDest><twTotPathDel>4.076</twTotPathDel><twClkSkew dest = "1.349" src = "1.450">0.101</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X14Y113.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>system/rst/rst_powerup_b</twComp><twBEL>system/rst/rstGenSlr/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>system/rst/rst_powerup_b</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/rst/rst_from_orGate</twComp><twBEL>system/rst/rst_from_orGate1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y141.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>system/rst/rst_from_orGate</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y141.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_25</twComp><twBEL>system/rst/dlyRstCtrl.timer_26</twBEL></twPathDel><twLogDel>2.066</twLogDel><twRouteDel>2.010</twRouteDel><twTotDel>4.076</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.788</twSlack><twSrc BELType="FF">system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_24</twDest><twTotPathDel>4.076</twTotPathDel><twClkSkew dest = "1.349" src = "1.450">0.101</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X14Y113.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>system/rst/rst_powerup_b</twComp><twBEL>system/rst/rstGenSlr/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>system/rst/rst_powerup_b</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/rst/rst_from_orGate</twComp><twBEL>system/rst/rst_from_orGate1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y141.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>system/rst/rst_from_orGate</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y141.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_25</twComp><twBEL>system/rst/dlyRstCtrl.timer_24</twBEL></twPathDel><twLogDel>2.066</twLogDel><twRouteDel>2.010</twRouteDel><twTotDel>4.076</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.788</twSlack><twSrc BELType="FF">system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_22</twDest><twTotPathDel>4.076</twTotPathDel><twClkSkew dest = "1.349" src = "1.450">0.101</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_22</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X14Y113.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>system/rst/rst_powerup_b</twComp><twBEL>system/rst/rstGenSlr/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>system/rst/rst_powerup_b</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/rst/rst_from_orGate</twComp><twBEL>system/rst/rst_from_orGate1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y141.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>system/rst/rst_from_orGate</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y141.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_25</twComp><twBEL>system/rst/dlyRstCtrl.timer_22</twBEL></twPathDel><twLogDel>2.066</twLogDel><twRouteDel>2.010</twRouteDel><twTotDel>4.076</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.904</twSlack><twSrc BELType="FF">system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_14</twDest><twTotPathDel>3.958</twTotPathDel><twClkSkew dest = "1.347" src = "1.450">0.103</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X14Y113.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>system/rst/rst_powerup_b</twComp><twBEL>system/rst/rstGenSlr/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>system/rst/rst_powerup_b</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/rst/rst_from_orGate</twComp><twBEL>system/rst/rst_from_orGate1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y140.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>system/rst/rst_from_orGate</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y140.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_20</twComp><twBEL>system/rst/dlyRstCtrl.timer_14</twBEL></twPathDel><twLogDel>2.066</twLogDel><twRouteDel>1.892</twRouteDel><twTotDel>3.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.904</twSlack><twSrc BELType="FF">system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_17</twDest><twTotPathDel>3.958</twTotPathDel><twClkSkew dest = "1.347" src = "1.450">0.103</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X14Y113.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>system/rst/rst_powerup_b</twComp><twBEL>system/rst/rstGenSlr/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>system/rst/rst_powerup_b</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/rst/rst_from_orGate</twComp><twBEL>system/rst/rst_from_orGate1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y140.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>system/rst/rst_from_orGate</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y140.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_20</twComp><twBEL>system/rst/dlyRstCtrl.timer_17</twBEL></twPathDel><twLogDel>2.066</twLogDel><twRouteDel>1.892</twRouteDel><twTotDel>3.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.904</twSlack><twSrc BELType="FF">system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_16</twDest><twTotPathDel>3.958</twTotPathDel><twClkSkew dest = "1.347" src = "1.450">0.103</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X14Y113.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>system/rst/rst_powerup_b</twComp><twBEL>system/rst/rstGenSlr/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>system/rst/rst_powerup_b</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/rst/rst_from_orGate</twComp><twBEL>system/rst/rst_from_orGate1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y140.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>system/rst/rst_from_orGate</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y140.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_20</twComp><twBEL>system/rst/dlyRstCtrl.timer_16</twBEL></twPathDel><twLogDel>2.066</twLogDel><twRouteDel>1.892</twRouteDel><twTotDel>3.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.904</twSlack><twSrc BELType="FF">system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_21</twDest><twTotPathDel>3.958</twTotPathDel><twClkSkew dest = "1.347" src = "1.450">0.103</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_21</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X14Y113.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>system/rst/rst_powerup_b</twComp><twBEL>system/rst/rstGenSlr/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>system/rst/rst_powerup_b</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/rst/rst_from_orGate</twComp><twBEL>system/rst/rst_from_orGate1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y140.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>system/rst/rst_from_orGate</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y140.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_20</twComp><twBEL>system/rst/dlyRstCtrl.timer_21</twBEL></twPathDel><twLogDel>2.066</twLogDel><twRouteDel>1.892</twRouteDel><twTotDel>3.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.904</twSlack><twSrc BELType="FF">system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_20</twDest><twTotPathDel>3.958</twTotPathDel><twClkSkew dest = "1.347" src = "1.450">0.103</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_20</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X14Y113.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>system/rst/rst_powerup_b</twComp><twBEL>system/rst/rstGenSlr/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>system/rst/rst_powerup_b</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/rst/rst_from_orGate</twComp><twBEL>system/rst/rst_from_orGate1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y140.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>system/rst/rst_from_orGate</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y140.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_20</twComp><twBEL>system/rst/dlyRstCtrl.timer_20</twBEL></twPathDel><twLogDel>2.066</twLogDel><twRouteDel>1.892</twRouteDel><twTotDel>3.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.914</twSlack><twSrc BELType="FF">system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_23</twDest><twTotPathDel>3.950</twTotPathDel><twClkSkew dest = "1.349" src = "1.450">0.101</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_23</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X14Y113.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>system/rst/rst_powerup_b</twComp><twBEL>system/rst/rstGenSlr/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>system/rst/rst_powerup_b</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/rst/rst_from_orGate</twComp><twBEL>system/rst/rst_from_orGate1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y141.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>system/rst/rst_from_orGate</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y141.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_25</twComp><twBEL>system/rst/dlyRstCtrl.timer_23</twBEL></twPathDel><twLogDel>1.940</twLogDel><twRouteDel>2.010</twRouteDel><twTotDel>3.950</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.942</twSlack><twSrc BELType="FF">system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType="FF">system/rst/RESET_O</twDest><twTotPathDel>3.916</twTotPathDel><twClkSkew dest = "1.343" src = "1.450">0.107</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType='FF'>system/rst/RESET_O</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X14Y113.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>system/rst/rst_powerup_b</twComp><twBEL>system/rst/rstGenSlr/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>system/rst/rst_powerup_b</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/rst/rst_from_orGate</twComp><twBEL>system/rst/rst_from_orGate1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y139.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>system/rst/rst_from_orGate</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y139.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>system/rst/RESET_O</twComp><twBEL>system/rst/RESET_O</twBEL></twPathDel><twLogDel>2.066</twLogDel><twRouteDel>1.850</twRouteDel><twTotDel>3.916</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.976</twSlack><twSrc BELType="FF">system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_6</twDest><twTotPathDel>3.889</twTotPathDel><twClkSkew dest = "1.350" src = "1.450">0.100</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system/rst/rstGenSlr/SRL16E</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X14Y113.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>system/rst/rst_powerup_b</twComp><twBEL>system/rst/rstGenSlr/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>system/rst/rst_powerup_b</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/rst/rst_from_orGate</twComp><twBEL>system/rst/rst_from_orGate1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y137.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>system/rst/rst_from_orGate</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y137.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_12</twComp><twBEL>system/rst/dlyRstCtrl.timer_6</twBEL></twPathDel><twLogDel>2.066</twLogDel><twRouteDel>1.823</twRouteDel><twTotDel>3.889</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP &quot;XPOINT1_CLK1_N&quot; TS_XPOINT1_CLK1_P PHASE
        12.5 ns HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.113</twSlack><twSrc BELType="FF">system/rst/dlyRstCtrl.timer_19</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_19</twDest><twTotPathDel>0.113</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>system/rst/dlyRstCtrl.timer_19</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X15Y140.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_20</twComp><twBEL>system/rst/dlyRstCtrl.timer_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y140.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_19</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y140.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.056</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_20</twComp><twBEL>system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT111</twBEL><twBEL>system/rst/dlyRstCtrl.timer_19</twBEL></twPathDel><twLogDel>0.042</twLogDel><twRouteDel>0.071</twRouteDel><twTotDel>0.113</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.113</twSlack><twSrc BELType="FF">system/rst/dlyRstCtrl.timer_10</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_10</twDest><twTotPathDel>0.113</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>system/rst/dlyRstCtrl.timer_10</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X15Y137.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_12</twComp><twBEL>system/rst/dlyRstCtrl.timer_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y137.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_10</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y137.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.056</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_12</twComp><twBEL>system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT28</twBEL><twBEL>system/rst/dlyRstCtrl.timer_10</twBEL></twPathDel><twLogDel>0.042</twLogDel><twRouteDel>0.071</twRouteDel><twTotDel>0.113</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.113</twSlack><twSrc BELType="FF">system/rst/dlyRstCtrl.timer_2</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_2</twDest><twTotPathDel>0.113</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>system/rst/dlyRstCtrl.timer_2</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X15Y136.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_4</twComp><twBEL>system/rst/dlyRstCtrl.timer_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y136.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y136.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.056</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_4</twComp><twBEL>system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT201</twBEL><twBEL>system/rst/dlyRstCtrl.timer_2</twBEL></twPathDel><twLogDel>0.042</twLogDel><twRouteDel>0.071</twRouteDel><twTotDel>0.113</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.114</twSlack><twSrc BELType="FF">system/rst/dlyRstCtrl.timer_6</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_6</twDest><twTotPathDel>0.114</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>system/rst/dlyRstCtrl.timer_6</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X15Y137.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_12</twComp><twBEL>system/rst/dlyRstCtrl.timer_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y137.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_6</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y137.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.055</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_12</twComp><twBEL>system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT241</twBEL><twBEL>system/rst/dlyRstCtrl.timer_6</twBEL></twPathDel><twLogDel>0.043</twLogDel><twRouteDel>0.071</twRouteDel><twTotDel>0.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.118</twSlack><twSrc BELType="FF">system/rst/dlyRstCtrl.timer_25</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_25</twDest><twTotPathDel>0.118</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>system/rst/dlyRstCtrl.timer_25</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X15Y141.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_25</twComp><twBEL>system/rst/dlyRstCtrl.timer_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y141.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.076</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_25</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y141.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.056</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_25</twComp><twBEL>system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT181</twBEL><twBEL>system/rst/dlyRstCtrl.timer_25</twBEL></twPathDel><twLogDel>0.042</twLogDel><twRouteDel>0.076</twRouteDel><twTotDel>0.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.121</twSlack><twSrc BELType="FF">system/cdceSync/cdce_control.state_FSM_FFd1</twSrc><twDest BELType="FF">system/cdceSync/cdce_control.state_FSM_FFd2</twDest><twTotPathDel>0.121</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>system/cdceSync/cdce_control.state_FSM_FFd1</twSrc><twDest BELType='FF'>system/cdceSync/cdce_control.state_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">system/cdceSync/clk_from_bufg_mux</twSrcClk><twPathDel><twSite>SLICE_X36Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>system/cdceSync/cdce_control.state_FSM_FFd1</twComp><twBEL>system/cdceSync/cdce_control.state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y113.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.107</twDelInfo><twComp>system/cdceSync/cdce_control.state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y113.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.101</twDelInfo><twComp>system/cdceSync/cdce_control.state_FSM_FFd1</twComp><twBEL>system/cdceSync/cdce_control.state_FSM_FFd2-In1</twBEL><twBEL>system/cdceSync/cdce_control.state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.014</twLogDel><twRouteDel>0.107</twRouteDel><twTotDel>0.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/cdceSync/clk_from_bufg_mux</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.142</twSlack><twSrc BELType="FF">system/rst/dlyRstCtrl.timer_24</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_24</twDest><twTotPathDel>0.142</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>system/rst/dlyRstCtrl.timer_24</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X15Y141.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_25</twComp><twBEL>system/rst/dlyRstCtrl.timer_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y141.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.101</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_24</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y141.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.057</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_25</twComp><twBEL>system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT171</twBEL><twBEL>system/rst/dlyRstCtrl.timer_24</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.101</twRouteDel><twTotDel>0.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.142</twSlack><twSrc BELType="FF">system/rst/dlyRstCtrl.timer_16</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_16</twDest><twTotPathDel>0.142</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>system/rst/dlyRstCtrl.timer_16</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X15Y140.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_20</twComp><twBEL>system/rst/dlyRstCtrl.timer_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y140.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.101</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_16</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y140.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.057</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_20</twComp><twBEL>system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT81</twBEL><twBEL>system/rst/dlyRstCtrl.timer_16</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.101</twRouteDel><twTotDel>0.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.142</twSlack><twSrc BELType="FF">system/rst/dlyRstCtrl.timer_0</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_0</twDest><twTotPathDel>0.142</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>system/rst/dlyRstCtrl.timer_0</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X15Y136.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_4</twComp><twBEL>system/rst/dlyRstCtrl.timer_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y136.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.101</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y136.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.057</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_4</twComp><twBEL>system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT110</twBEL><twBEL>system/rst/dlyRstCtrl.timer_0</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.101</twRouteDel><twTotDel>0.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.145</twSlack><twSrc BELType="FF">system/cdceSync/cdce_control.state_FSM_FFd1</twSrc><twDest BELType="FF">system/cdceSync/cdce_control.state_FSM_FFd1</twDest><twTotPathDel>0.145</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>system/cdceSync/cdce_control.state_FSM_FFd1</twSrc><twDest BELType='FF'>system/cdceSync/cdce_control.state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">system/cdceSync/clk_from_bufg_mux</twSrcClk><twPathDel><twSite>SLICE_X36Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>system/cdceSync/cdce_control.state_FSM_FFd1</twComp><twBEL>system/cdceSync/cdce_control.state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y113.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.107</twDelInfo><twComp>system/cdceSync/cdce_control.state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y113.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.077</twDelInfo><twComp>system/cdceSync/cdce_control.state_FSM_FFd1</twComp><twBEL>system/cdceSync/cdce_control.state_FSM_FFd1-In1</twBEL><twBEL>system/cdceSync/cdce_control.state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.038</twLogDel><twRouteDel>0.107</twRouteDel><twTotDel>0.145</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/cdceSync/clk_from_bufg_mux</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.146</twSlack><twSrc BELType="FF">system/rst/dlyRstCtrl.timer_8</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_8</twDest><twTotPathDel>0.146</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>system/rst/dlyRstCtrl.timer_8</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X15Y137.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_12</twComp><twBEL>system/rst/dlyRstCtrl.timer_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y137.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.105</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_8</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y137.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.057</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_12</twComp><twBEL>system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT261</twBEL><twBEL>system/rst/dlyRstCtrl.timer_8</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.105</twRouteDel><twTotDel>0.146</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.171</twSlack><twSrc BELType="FF">system/rst/dlyRstCtrl.timer_3</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_3</twDest><twTotPathDel>0.171</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>system/rst/dlyRstCtrl.timer_3</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X15Y136.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.128</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_4</twComp><twBEL>system/rst/dlyRstCtrl.timer_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y136.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y136.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.081</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_4</twComp><twBEL>system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT211</twBEL><twBEL>system/rst/dlyRstCtrl.timer_3</twBEL></twPathDel><twLogDel>0.047</twLogDel><twRouteDel>0.124</twRouteDel><twTotDel>0.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="69"><twPinLimitBanner>Component Switching Limit Checks: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP &quot;XPOINT1_CLK1_N&quot; TS_XPOINT1_CLK1_P PHASE
        12.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="70" type="MINLOWPULSE" name="Tmpw" slack="23.300" period="25.000" constraintValue="12.500" deviceLimit="0.850" physResource="system/rst/rst_powerup_b/CLK" logResource="system/rst/rstGenSlr/SRL16E/CLK" locationPin="SLICE_X14Y113.CLK" clockNet="system/pri_clk_BUFG"/><twPinLimit anchorID="71" type="MINHIGHPULSE" name="Tmpw" slack="23.300" period="25.000" constraintValue="12.500" deviceLimit="0.850" physResource="system/rst/rst_powerup_b/CLK" logResource="system/rst/rstGenSlr/SRL16E/CLK" locationPin="SLICE_X14Y113.CLK" clockNet="system/pri_clk_BUFG"/><twPinLimit anchorID="72" type="MINPERIOD" name="Tbcper_I" slack="23.571" period="25.000" constraintValue="25.000" deviceLimit="1.429" freqLimit="699.790" physResource="system/pri_clk_BUFG/I0" logResource="system/pri_clk_BUFG/I0" locationPin="BUFGCTRL_X0Y31.I0" clockNet="system/pri_clk"/><twPinLimit anchorID="73" type="MINPERIOD" name="Tbcper_I" slack="23.571" period="25.000" constraintValue="25.000" deviceLimit="1.429" freqLimit="699.790" physResource="system/cdceSync/bufg_mux/I0" logResource="system/cdceSync/bufg_mux/I0" locationPin="BUFGCTRL_X0Y30.I0" clockNet="system/pri_clk"/><twPinLimit anchorID="74" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="system/rst/dlyRstCtrl.timer_4/SR" logResource="system/rst/dlyRstCtrl.timer_18/SR" locationPin="SLICE_X15Y136.SR" clockNet="system/rst/rst_from_orGate"/><twPinLimit anchorID="75" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="system/rst/dlyRstCtrl.timer_4/SR" logResource="system/rst/dlyRstCtrl.timer_0/SR" locationPin="SLICE_X15Y136.SR" clockNet="system/rst/rst_from_orGate"/><twPinLimit anchorID="76" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="system/rst/dlyRstCtrl.timer_4/SR" logResource="system/rst/dlyRstCtrl.timer_3/SR" locationPin="SLICE_X15Y136.SR" clockNet="system/rst/rst_from_orGate"/><twPinLimit anchorID="77" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="system/rst/dlyRstCtrl.timer_4/SR" logResource="system/rst/dlyRstCtrl.timer_2/SR" locationPin="SLICE_X15Y136.SR" clockNet="system/rst/rst_from_orGate"/><twPinLimit anchorID="78" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="system/rst/dlyRstCtrl.timer_4/SR" logResource="system/rst/dlyRstCtrl.timer_5/SR" locationPin="SLICE_X15Y136.SR" clockNet="system/rst/rst_from_orGate"/><twPinLimit anchorID="79" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="system/rst/dlyRstCtrl.timer_4/SR" logResource="system/rst/dlyRstCtrl.timer_4/SR" locationPin="SLICE_X15Y136.SR" clockNet="system/rst/rst_from_orGate"/><twPinLimit anchorID="80" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="system/rst/dlyRstCtrl.timer_12/SR" logResource="system/rst/dlyRstCtrl.timer_7/SR" locationPin="SLICE_X15Y137.SR" clockNet="system/rst/rst_from_orGate"/><twPinLimit anchorID="81" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="system/rst/dlyRstCtrl.timer_12/SR" logResource="system/rst/dlyRstCtrl.timer_6/SR" locationPin="SLICE_X15Y137.SR" clockNet="system/rst/rst_from_orGate"/></twPinLimitRpt></twConst><twConst anchorID="82" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_XPOINT1_CLK3_P = PERIOD TIMEGRP &quot;XPOINT1_CLK3_P&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="83"><twPinLimitBanner>Component Switching Limit Checks: TS_XPOINT1_CLK3_P = PERIOD TIMEGRP &quot;XPOINT1_CLK3_P&quot; 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="84" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="1.697" period="3.125" constraintValue="3.125" deviceLimit="1.428" freqLimit="700.280" physResource="usr/clkDiv/mmcm_adv_inst/CLKOUT1" logResource="usr/clkDiv/mmcm_adv_inst/CLKOUT1" locationPin="MMCM_ADV_X0Y0.CLKOUT1" clockNet="usr/clkDiv/clkout1"/><twPinLimit anchorID="85" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="15.000" period="25.000" constraintValue="12.500" deviceLimit="5.000" physResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" logResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="usr/clkDiv/clkin1"/><twPinLimit anchorID="86" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="15.000" period="25.000" constraintValue="12.500" deviceLimit="5.000" physResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" logResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="usr/clkDiv/clkin1"/><twPinLimit anchorID="87" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="23.572" period="25.000" constraintValue="25.000" deviceLimit="1.428" freqLimit="700.280" physResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" logResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="usr/clkDiv/clkin1"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tmmcmper_CLKFBOUT(Foutmax)" slack="23.572" period="25.000" constraintValue="25.000" deviceLimit="1.428" freqLimit="700.280" physResource="usr/clkDiv/mmcm_adv_inst/CLKFBOUT" logResource="usr/clkDiv/mmcm_adv_inst/CLKFBOUT" locationPin="MMCM_ADV_X0Y0.CLKFBOUT" clockNet="usr/clkDiv/clkfbout"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="23.572" period="25.000" constraintValue="25.000" deviceLimit="1.428" freqLimit="700.280" physResource="usr/clkDiv/mmcm_adv_inst/CLKOUT0" logResource="usr/clkDiv/mmcm_adv_inst/CLKOUT0" locationPin="MMCM_ADV_X0Y0.CLKOUT0" clockNet="usr/clkDiv/clkout0"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="23.572" period="25.000" constraintValue="25.000" deviceLimit="1.428" freqLimit="700.280" physResource="usr/clkDiv/mmcm_adv_inst/CLKOUT2" logResource="usr/clkDiv/mmcm_adv_inst/CLKOUT2" locationPin="MMCM_ADV_X0Y0.CLKOUT2" clockNet="usr/clkDiv/clkout2"/><twPinLimit anchorID="91" type="MAXPERIOD" name="Tmmcmper_CLKIN" slack="75.000" period="25.000" constraintValue="25.000" deviceLimit="100.000" freqLimit="10.000" physResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" logResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="usr/clkDiv/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="92" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_XPOINT1_CLK3_N = PERIOD TIMEGRP &quot;XPOINT1_CLK3_N&quot; TS_XPOINT1_CLK3_P PHASE         12.5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="93"><twPinLimitBanner>Component Switching Limit Checks: TS_XPOINT1_CLK3_N = PERIOD TIMEGRP &quot;XPOINT1_CLK3_N&quot; TS_XPOINT1_CLK3_P PHASE
        12.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="94" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="1.697" period="3.125" constraintValue="3.125" deviceLimit="1.428" freqLimit="700.280" physResource="usr/clkDiv/mmcm_adv_inst/CLKOUT1" logResource="usr/clkDiv/mmcm_adv_inst/CLKOUT1" locationPin="MMCM_ADV_X0Y0.CLKOUT1" clockNet="usr/clkDiv/clkout1"/><twPinLimit anchorID="95" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="15.000" period="25.000" constraintValue="12.500" deviceLimit="5.000" physResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" logResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="usr/clkDiv/clkin1"/><twPinLimit anchorID="96" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="15.000" period="25.000" constraintValue="12.500" deviceLimit="5.000" physResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" logResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="usr/clkDiv/clkin1"/><twPinLimit anchorID="97" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="23.572" period="25.000" constraintValue="25.000" deviceLimit="1.428" freqLimit="700.280" physResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" logResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="usr/clkDiv/clkin1"/><twPinLimit anchorID="98" type="MINPERIOD" name="Tmmcmper_CLKFBOUT(Foutmax)" slack="23.572" period="25.000" constraintValue="25.000" deviceLimit="1.428" freqLimit="700.280" physResource="usr/clkDiv/mmcm_adv_inst/CLKFBOUT" logResource="usr/clkDiv/mmcm_adv_inst/CLKFBOUT" locationPin="MMCM_ADV_X0Y0.CLKFBOUT" clockNet="usr/clkDiv/clkfbout"/><twPinLimit anchorID="99" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="23.572" period="25.000" constraintValue="25.000" deviceLimit="1.428" freqLimit="700.280" physResource="usr/clkDiv/mmcm_adv_inst/CLKOUT0" logResource="usr/clkDiv/mmcm_adv_inst/CLKOUT0" locationPin="MMCM_ADV_X0Y0.CLKOUT0" clockNet="usr/clkDiv/clkout0"/><twPinLimit anchorID="100" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="23.572" period="25.000" constraintValue="25.000" deviceLimit="1.428" freqLimit="700.280" physResource="usr/clkDiv/mmcm_adv_inst/CLKOUT2" logResource="usr/clkDiv/mmcm_adv_inst/CLKOUT2" locationPin="MMCM_ADV_X0Y0.CLKOUT2" clockNet="usr/clkDiv/clkout2"/><twPinLimit anchorID="101" type="MAXPERIOD" name="Tmmcmper_CLKIN" slack="75.000" period="25.000" constraintValue="25.000" deviceLimit="100.000" freqLimit="10.000" physResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" logResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="usr/clkDiv/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="102" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_cdce_out0_p = PERIOD TIMEGRP &quot;CDCE_OUT0_P&quot; 4.1667 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="103"><twPinLimitBanner>Component Switching Limit Checks: TS_cdce_out0_p = PERIOD TIMEGRP &quot;CDCE_OUT0_P&quot; 4.1667 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="104" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="1.366" period="4.166" constraintValue="2.083" deviceLimit="1.400" physResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" logResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y1.CLKIN1" clockNet="usr/txPllRefClk_from_mgtRefClkBufg"/><twPinLimit anchorID="105" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_200_250" slack="1.366" period="4.166" constraintValue="2.083" deviceLimit="1.400" physResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" logResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y1.CLKIN1" clockNet="usr/txPllRefClk_from_mgtRefClkBufg"/><twPinLimit anchorID="106" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="2.628" period="4.166" constraintValue="4.166" deviceLimit="1.538" freqLimit="650.195" physResource="usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0" logResource="usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0" locationPin="GTXE1_X0Y2.MGTREFCLKRX0" clockNet="usr/mgtRefClk_from_cdceOut0IbufdsGtxe1"/><twPinLimit anchorID="107" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="2.628" period="4.166" constraintValue="4.166" deviceLimit="1.538" freqLimit="650.195" physResource="usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKTX0" logResource="usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKTX0" locationPin="GTXE1_X0Y2.MGTREFCLKTX0" clockNet="usr/mgtRefClk_from_cdceOut0IbufdsGtxe1"/><twPinLimit anchorID="108" type="MINPERIOD" name="Tbcper_I" slack="2.737" period="4.166" constraintValue="4.166" deviceLimit="1.429" freqLimit="699.790" physResource="usr/mgtRefClkBufg/I0" logResource="usr/mgtRefClkBufg/I0" locationPin="BUFGCTRL_X0Y4.I0" clockNet="usr/mgtRefClk_from_cdceOut0IbufdsGtxe1"/><twPinLimit anchorID="109" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="2.738" period="4.166" constraintValue="4.166" deviceLimit="1.428" freqLimit="700.280" physResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" logResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y1.CLKIN1" clockNet="usr/txPllRefClk_from_mgtRefClkBufg"/><twPinLimit anchorID="110" type="MINLOWPULSE" name="Tcl" slack="3.438" period="4.166" constraintValue="2.083" deviceLimit="0.364" physResource="usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;3&gt;/CLK" logResource="usr/txpll/mmc_ctrl_inst/phaseShiftCnter_0/CK" locationPin="SLICE_X72Y111.CLK" clockNet="usr/txPllRefClk_from_mgtRefClkBufg"/><twPinLimit anchorID="111" type="MINHIGHPULSE" name="Tch" slack="3.438" period="4.166" constraintValue="2.083" deviceLimit="0.364" physResource="usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;3&gt;/CLK" logResource="usr/txpll/mmc_ctrl_inst/phaseShiftCnter_0/CK" locationPin="SLICE_X72Y111.CLK" clockNet="usr/txPllRefClk_from_mgtRefClkBufg"/><twPinLimit anchorID="112" type="MINPERIOD" name="Tcp" slack="3.438" period="4.166" constraintValue="4.166" deviceLimit="0.728" freqLimit="1373.626" physResource="usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;3&gt;/CLK" logResource="usr/txpll/mmc_ctrl_inst/phaseShiftCnter_0/CK" locationPin="SLICE_X72Y111.CLK" clockNet="usr/txPllRefClk_from_mgtRefClkBufg"/><twPinLimit anchorID="113" type="MINLOWPULSE" name="Tcl" slack="3.438" period="4.166" constraintValue="2.083" deviceLimit="0.364" physResource="usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;3&gt;/CLK" logResource="usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1/CK" locationPin="SLICE_X72Y111.CLK" clockNet="usr/txPllRefClk_from_mgtRefClkBufg"/><twPinLimit anchorID="114" type="MINHIGHPULSE" name="Tch" slack="3.438" period="4.166" constraintValue="2.083" deviceLimit="0.364" physResource="usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;3&gt;/CLK" logResource="usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1/CK" locationPin="SLICE_X72Y111.CLK" clockNet="usr/txPllRefClk_from_mgtRefClkBufg"/><twPinLimit anchorID="115" type="MINPERIOD" name="Tcp" slack="3.438" period="4.166" constraintValue="4.166" deviceLimit="0.728" freqLimit="1373.626" physResource="usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;3&gt;/CLK" logResource="usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1/CK" locationPin="SLICE_X72Y111.CLK" clockNet="usr/txPllRefClk_from_mgtRefClkBufg"/></twPinLimitRpt></twConst><twConst anchorID="116" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_cdce_out0_n = PERIOD TIMEGRP &quot;CDCE_OUT0_N&quot; TS_cdce_out0_p PHASE 2.0833 ns         HIGH 50%;</twConstName><twItemCnt>1194</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>239</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.657</twMinPer></twConstHead><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.509</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_3</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twDest><twTotPathDel>3.596</twTotPathDel><twClkSkew dest = "0.909" src = "0.935">0.026</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_3</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X72Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X72Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;3&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y114.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;3&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lut&lt;0&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y115.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;6&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y86.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.634</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y86.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twBEL></twPathDel><twLogDel>1.117</twLogDel><twRouteDel>2.479</twRouteDel><twTotDel>3.596</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.537</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_3</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twDest><twTotPathDel>3.568</twTotPathDel><twClkSkew dest = "0.909" src = "0.935">0.026</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_3</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X72Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X72Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;3&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y114.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;3&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lutdi</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y115.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;6&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y86.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.634</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y86.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>2.479</twRouteDel><twTotDel>3.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.566</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31</twDest><twTotPathDel>3.473</twTotPathDel><twClkSkew dest = "0.877" src = "0.969">0.092</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X62Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y118.A5</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">2.698</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y118.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;31&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut&lt;28&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor&lt;31&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31</twBEL></twPathDel><twLogDel>0.775</twLogDel><twRouteDel>2.698</twRouteDel><twTotDel>3.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.570</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31</twDest><twTotPathDel>3.469</twTotPathDel><twClkSkew dest = "0.877" src = "0.969">0.092</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X62Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X62Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y117.A5</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">2.582</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y117.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;27&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut&lt;24&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y118.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;31&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor&lt;31&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31</twBEL></twPathDel><twLogDel>0.887</twLogDel><twRouteDel>2.582</twRouteDel><twTotDel>3.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.578</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31</twDest><twTotPathDel>3.461</twTotPathDel><twClkSkew dest = "0.877" src = "0.969">0.092</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X62Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X62Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y112.B4</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">2.188</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y112.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;7&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut&lt;5&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y113.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y113.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;11&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y114.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y114.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;15&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y115.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;19&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y116.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y116.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;23&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y117.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;27&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y118.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;31&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor&lt;31&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31</twBEL></twPathDel><twLogDel>1.273</twLogDel><twRouteDel>2.188</twRouteDel><twTotDel>3.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.580</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31</twDest><twTotPathDel>3.459</twTotPathDel><twClkSkew dest = "0.877" src = "0.969">0.092</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X62Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y118.B4</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">2.692</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y118.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;31&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut&lt;29&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor&lt;31&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>2.692</twRouteDel><twTotDel>3.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.590</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31</twDest><twTotPathDel>3.449</twTotPathDel><twClkSkew dest = "0.877" src = "0.969">0.092</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X62Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X62Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y117.B4</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">2.566</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y117.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;27&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut&lt;25&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y118.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;31&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor&lt;31&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31</twBEL></twPathDel><twLogDel>0.883</twLogDel><twRouteDel>2.566</twRouteDel><twTotDel>3.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.597</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31</twDest><twTotPathDel>3.442</twTotPathDel><twClkSkew dest = "0.877" src = "0.969">0.092</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X62Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X62Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y114.B4</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">2.325</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y114.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;15&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut&lt;13&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y115.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;19&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y116.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y116.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;23&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y117.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;27&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y118.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;31&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor&lt;31&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31</twBEL></twPathDel><twLogDel>1.117</twLogDel><twRouteDel>2.325</twRouteDel><twTotDel>3.442</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.610</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_29</twDest><twTotPathDel>3.429</twTotPathDel><twClkSkew dest = "0.877" src = "0.969">0.092</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_29</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X62Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X62Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y117.A5</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">2.582</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y117.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;27&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut&lt;24&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y118.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;31&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor&lt;31&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_29</twBEL></twPathDel><twLogDel>0.847</twLogDel><twRouteDel>2.582</twRouteDel><twTotDel>3.429</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.612</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31</twDest><twTotPathDel>3.427</twTotPathDel><twClkSkew dest = "0.877" src = "0.969">0.092</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X62Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X62Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">2.462</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y116.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;23&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut&lt;20&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y117.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;27&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y118.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;31&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor&lt;31&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31</twBEL></twPathDel><twLogDel>0.965</twLogDel><twRouteDel>2.462</twRouteDel><twTotDel>3.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.617</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31</twDest><twTotPathDel>3.422</twTotPathDel><twClkSkew dest = "0.877" src = "0.969">0.092</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X62Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X62Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">2.461</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y116.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;23&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut&lt;21&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y117.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;27&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y118.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;31&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor&lt;31&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>2.461</twRouteDel><twTotDel>3.422</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.618</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_29</twDest><twTotPathDel>3.421</twTotPathDel><twClkSkew dest = "0.877" src = "0.969">0.092</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_29</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X62Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X62Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y112.B4</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">2.188</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y112.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;7&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut&lt;5&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y113.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y113.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;11&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y114.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y114.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;15&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y115.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;19&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y116.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y116.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;23&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y117.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;27&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y118.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;31&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor&lt;31&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_29</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>2.188</twRouteDel><twTotDel>3.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_cdce_out0_n = PERIOD TIMEGRP &quot;CDCE_OUT0_N&quot; TS_cdce_out0_p PHASE 2.0833 ns
        HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.149</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twDest><twTotPathDel>0.149</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X62Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y86.B4</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twFalling">0.108</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y86.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.057</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.108</twRouteDel><twTotDel>0.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.154</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_30</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_30</twDest><twTotPathDel>0.154</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_30</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_30</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X72Y118.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;31&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y118.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.072</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;30&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y118.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;31&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut&lt;30&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor&lt;31&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_30</twBEL></twPathDel><twLogDel>0.082</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.154</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_26</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_26</twDest><twTotPathDel>0.154</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_26</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X72Y117.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;27&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y117.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.072</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y117.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;27&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut&lt;26&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;27&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_26</twBEL></twPathDel><twLogDel>0.082</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.154</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_22</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_22</twDest><twTotPathDel>0.154</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_22</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_22</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X72Y116.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;23&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y116.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.072</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y116.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;23&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut&lt;22&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;23&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_22</twBEL></twPathDel><twLogDel>0.082</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.154</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_14</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_14</twDest><twTotPathDel>0.154</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_14</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X72Y114.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;15&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y114.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.072</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y114.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;15&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut&lt;14&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;15&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_14</twBEL></twPathDel><twLogDel>0.082</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.154</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_6</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_6</twDest><twTotPathDel>0.154</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_6</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X72Y112.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;7&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y112.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.072</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y112.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;7&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut&lt;6&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;7&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_6</twBEL></twPathDel><twLogDel>0.082</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.170</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_22</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_23</twDest><twTotPathDel>0.170</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_22</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_23</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X72Y116.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;23&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y116.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.072</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y116.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.017</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;23&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut&lt;22&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;23&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_23</twBEL></twPathDel><twLogDel>0.098</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.170</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.170</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_26</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_27</twDest><twTotPathDel>0.170</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_26</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_27</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X72Y117.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;27&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y117.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.072</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y117.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.017</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;27&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut&lt;26&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;27&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_27</twBEL></twPathDel><twLogDel>0.098</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.170</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.170</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_6</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_7</twDest><twTotPathDel>0.170</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_6</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X72Y112.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;7&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y112.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.072</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y112.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.017</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;7&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut&lt;6&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;7&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_7</twBEL></twPathDel><twLogDel>0.098</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.170</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.170</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_14</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_15</twDest><twTotPathDel>0.170</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_14</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X72Y114.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;15&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y114.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.072</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y114.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.017</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;15&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut&lt;14&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;15&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_15</twBEL></twPathDel><twLogDel>0.098</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.170</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.170</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_30</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31</twDest><twTotPathDel>0.170</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_30</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X72Y118.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;31&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y118.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.072</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;30&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y118.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.017</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;31&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut&lt;30&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_xor&lt;31&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_31</twBEL></twPathDel><twLogDel>0.098</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.170</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.178</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1</twDest><twTotPathDel>0.178</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X72Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;3&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y111.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.101</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y111.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.038</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;3&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_lut&lt;1&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcount_phaseShiftCnter_cy&lt;3&gt;</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1</twBEL></twPathDel><twLogDel>0.077</twLogDel><twRouteDel>0.101</twRouteDel><twTotDel>0.178</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="165"><twPinLimitBanner>Component Switching Limit Checks: TS_cdce_out0_n = PERIOD TIMEGRP &quot;CDCE_OUT0_N&quot; TS_cdce_out0_p PHASE 2.0833 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="166" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="1.366" period="4.166" constraintValue="2.083" deviceLimit="1.400" physResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" logResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y1.CLKIN1" clockNet="usr/txPllRefClk_from_mgtRefClkBufg"/><twPinLimit anchorID="167" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_200_250" slack="1.366" period="4.166" constraintValue="2.083" deviceLimit="1.400" physResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" logResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y1.CLKIN1" clockNet="usr/txPllRefClk_from_mgtRefClkBufg"/><twPinLimit anchorID="168" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="2.628" period="4.166" constraintValue="4.166" deviceLimit="1.538" freqLimit="650.195" physResource="usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0" logResource="usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0" locationPin="GTXE1_X0Y2.MGTREFCLKRX0" clockNet="usr/mgtRefClk_from_cdceOut0IbufdsGtxe1"/><twPinLimit anchorID="169" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="2.628" period="4.166" constraintValue="4.166" deviceLimit="1.538" freqLimit="650.195" physResource="usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKTX0" logResource="usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKTX0" locationPin="GTXE1_X0Y2.MGTREFCLKTX0" clockNet="usr/mgtRefClk_from_cdceOut0IbufdsGtxe1"/><twPinLimit anchorID="170" type="MINPERIOD" name="Tbcper_I" slack="2.737" period="4.166" constraintValue="4.166" deviceLimit="1.429" freqLimit="699.790" physResource="usr/mgtRefClkBufg/I0" logResource="usr/mgtRefClkBufg/I0" locationPin="BUFGCTRL_X0Y4.I0" clockNet="usr/mgtRefClk_from_cdceOut0IbufdsGtxe1"/><twPinLimit anchorID="171" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="2.738" period="4.166" constraintValue="4.166" deviceLimit="1.428" freqLimit="700.280" physResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" logResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y1.CLKIN1" clockNet="usr/txPllRefClk_from_mgtRefClkBufg"/><twPinLimit anchorID="172" type="MINLOWPULSE" name="Tcl" slack="3.438" period="4.166" constraintValue="2.083" deviceLimit="0.364" physResource="usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;3&gt;/CLK" logResource="usr/txpll/mmc_ctrl_inst/phaseShiftCnter_0/CK" locationPin="SLICE_X72Y111.CLK" clockNet="usr/txPllRefClk_from_mgtRefClkBufg"/><twPinLimit anchorID="173" type="MINHIGHPULSE" name="Tch" slack="3.438" period="4.166" constraintValue="2.083" deviceLimit="0.364" physResource="usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;3&gt;/CLK" logResource="usr/txpll/mmc_ctrl_inst/phaseShiftCnter_0/CK" locationPin="SLICE_X72Y111.CLK" clockNet="usr/txPllRefClk_from_mgtRefClkBufg"/><twPinLimit anchorID="174" type="MINPERIOD" name="Tcp" slack="3.438" period="4.166" constraintValue="4.166" deviceLimit="0.728" freqLimit="1373.626" physResource="usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;3&gt;/CLK" logResource="usr/txpll/mmc_ctrl_inst/phaseShiftCnter_0/CK" locationPin="SLICE_X72Y111.CLK" clockNet="usr/txPllRefClk_from_mgtRefClkBufg"/><twPinLimit anchorID="175" type="MINLOWPULSE" name="Tcl" slack="3.438" period="4.166" constraintValue="2.083" deviceLimit="0.364" physResource="usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;3&gt;/CLK" logResource="usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1/CK" locationPin="SLICE_X72Y111.CLK" clockNet="usr/txPllRefClk_from_mgtRefClkBufg"/><twPinLimit anchorID="176" type="MINHIGHPULSE" name="Tch" slack="3.438" period="4.166" constraintValue="2.083" deviceLimit="0.364" physResource="usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;3&gt;/CLK" logResource="usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1/CK" locationPin="SLICE_X72Y111.CLK" clockNet="usr/txPllRefClk_from_mgtRefClkBufg"/><twPinLimit anchorID="177" type="MINPERIOD" name="Tcp" slack="3.438" period="4.166" constraintValue="4.166" deviceLimit="0.728" freqLimit="1373.626" physResource="usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;3&gt;/CLK" logResource="usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1/CK" locationPin="SLICE_X72Y111.CLK" clockNet="usr/txPllRefClk_from_mgtRefClkBufg"/></twPinLimitRpt></twConst><twConst anchorID="178" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig         = PERIOD TIMEGRP         &quot;usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/rx_wordclk_nobuff_sig&quot;         4.1667 ns HIGH 50%;</twConstName><twItemCnt>4177</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1602</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.011</twMinPer></twConstHead><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.155</twSlack><twSrc BELType="OTHER">usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst</twSrc><twDest BELType="FF">usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twDest><twTotPathDel>3.724</twTotPathDel><twClkSkew dest = "1.380" src = "1.632">0.252</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst</twSrc><twDest BELType='FF'>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>MMCM_ADV_X0Y9.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twSrcClk><twPathDel><twSite>MMCM_ADV_X0Y9.PSDONE</twSite><twDelType>Tmmcmcko_PSDONE</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst</twComp><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y136.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.280</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/shiftDone_from_pll</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y136.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1</twBEL><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twBEL></twPathDel><twLogDel>0.444</twLogDel><twRouteDel>3.280</twRouteDel><twTotDel>3.724</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">FMC1_LA_P_3_OBUF</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.186</twSlack><twSrc BELType="FF">usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twSrc><twDest BELType="FF">usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM</twDest><twTotPathDel>1.830</twTotPathDel><twClkSkew dest = "0.885" src = "0.917">0.032</twClkSkew><twDelConst>2.083</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twSrc><twDest BELType='FF'>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X77Y130.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="2.083">FMC1_LA_P_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X77Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twComp><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y154.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y154.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM</twComp><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM_rstpot</twBEL><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM</twBEL></twPathDel><twLogDel>0.364</twLogDel><twRouteDel>1.466</twRouteDel><twTotDel>1.830</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">FMC1_LA_P_3_OBUF</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.233</twSlack><twSrc BELType="OTHER">usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst</twSrc><twDest BELType="FF">usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1</twDest><twTotPathDel>3.647</twTotPathDel><twClkSkew dest = "1.381" src = "1.632">0.251</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst</twSrc><twDest BELType='FF'>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>MMCM_ADV_X0Y9.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twSrcClk><twPathDel><twSite>MMCM_ADV_X0Y9.PSDONE</twSite><twDelType>Tmmcmcko_PSDONE</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst</twComp><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.200</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/shiftDone_from_pll</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1</twComp><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1-In1</twBEL><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1</twBEL></twPathDel><twLogDel>0.447</twLogDel><twRouteDel>3.200</twRouteDel><twTotDel>3.647</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">FMC1_LA_P_3_OBUF</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.262</twSlack><twSrc BELType="OTHER">usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst</twSrc><twDest BELType="FF">usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/SHIFT_DONE</twDest><twTotPathDel>3.618</twTotPathDel><twClkSkew dest = "1.381" src = "1.632">0.251</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst</twSrc><twDest BELType='FF'>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/SHIFT_DONE</twDest><twLogLvls>1</twLogLvls><twSrcSite>MMCM_ADV_X0Y9.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twSrcClk><twPathDel><twSite>MMCM_ADV_X0Y9.PSDONE</twSite><twDelType>Tmmcmcko_PSDONE</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst</twComp><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.200</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/shiftDone_from_pll</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1</twComp><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/SHIFT_DONE_rstpot</twBEL><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/SHIFT_DONE</twBEL></twPathDel><twLogDel>0.418</twLogDel><twRouteDel>3.200</twRouteDel><twTotDel>3.618</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">FMC1_LA_P_3_OBUF</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.308</twSlack><twSrc BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O</twSrc><twDest BELType="FF">usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_5</twDest><twTotPathDel>3.611</twTotPathDel><twClkSkew dest = "1.374" src = "1.586">0.212</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O</twSrc><twDest BELType='FF'>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X94Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X94Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y126.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.639</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y126.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/PHASE_SHIFT</twComp><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/_n0021_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y125.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.249</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/_n0021_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y125.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O&lt;5&gt;</twComp><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_5</twBEL></twPathDel><twLogDel>0.723</twLogDel><twRouteDel>2.888</twRouteDel><twTotDel>3.611</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">FMC1_LA_P_3_OBUF</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.308</twSlack><twSrc BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O</twSrc><twDest BELType="FF">usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_4</twDest><twTotPathDel>3.611</twTotPathDel><twClkSkew dest = "1.374" src = "1.586">0.212</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O</twSrc><twDest BELType='FF'>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X94Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X94Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y126.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.639</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_HEADER_FLAG_O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y126.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/PHASE_SHIFT</twComp><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/_n0021_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y125.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.249</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/_n0021_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y125.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O&lt;5&gt;</twComp><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_4</twBEL></twPathDel><twLogDel>0.723</twLogDel><twRouteDel>2.888</twRouteDel><twTotDel>3.611</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">FMC1_LA_P_3_OBUF</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.329</twSlack><twSrc BELType="FF">usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twSrc><twDest BELType="FF">usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_24</twDest><twTotPathDel>1.648</twTotPathDel><twClkSkew dest = "0.846" src = "0.917">0.071</twClkSkew><twDelConst>2.083</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twSrc><twDest BELType='FF'>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_24</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y130.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="2.083">FMC1_LA_P_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X77Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twComp><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y140.SR</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y140.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter&lt;30&gt;</twComp><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_24</twBEL></twPathDel><twLogDel>0.629</twLogDel><twRouteDel>1.019</twRouteDel><twTotDel>1.648</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">FMC1_LA_P_3_OBUF</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.329</twSlack><twSrc BELType="FF">usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twSrc><twDest BELType="FF">usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_28</twDest><twTotPathDel>1.648</twTotPathDel><twClkSkew dest = "0.846" src = "0.917">0.071</twClkSkew><twDelConst>2.083</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twSrc><twDest BELType='FF'>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_28</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y130.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="2.083">FMC1_LA_P_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X77Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twComp><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y140.SR</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y140.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter&lt;30&gt;</twComp><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_28</twBEL></twPathDel><twLogDel>0.629</twLogDel><twRouteDel>1.019</twRouteDel><twTotDel>1.648</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">FMC1_LA_P_3_OBUF</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.329</twSlack><twSrc BELType="FF">usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twSrc><twDest BELType="FF">usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_29</twDest><twTotPathDel>1.648</twTotPathDel><twClkSkew dest = "0.846" src = "0.917">0.071</twClkSkew><twDelConst>2.083</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twSrc><twDest BELType='FF'>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_29</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y130.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="2.083">FMC1_LA_P_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X77Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twComp><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y140.SR</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y140.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter&lt;30&gt;</twComp><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_29</twBEL></twPathDel><twLogDel>0.629</twLogDel><twRouteDel>1.019</twRouteDel><twTotDel>1.648</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">FMC1_LA_P_3_OBUF</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.329</twSlack><twSrc BELType="FF">usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twSrc><twDest BELType="FF">usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_26</twDest><twTotPathDel>1.648</twTotPathDel><twClkSkew dest = "0.846" src = "0.917">0.071</twClkSkew><twDelConst>2.083</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twSrc><twDest BELType='FF'>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_26</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y130.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="2.083">FMC1_LA_P_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X77Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twComp><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y140.SR</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y140.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter&lt;30&gt;</twComp><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_26</twBEL></twPathDel><twLogDel>0.629</twLogDel><twRouteDel>1.019</twRouteDel><twTotDel>1.648</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">FMC1_LA_P_3_OBUF</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.329</twSlack><twSrc BELType="FF">usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twSrc><twDest BELType="FF">usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_27</twDest><twTotPathDel>1.648</twTotPathDel><twClkSkew dest = "0.846" src = "0.917">0.071</twClkSkew><twDelConst>2.083</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twSrc><twDest BELType='FF'>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_27</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y130.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="2.083">FMC1_LA_P_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X77Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twComp><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y140.SR</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y140.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter&lt;30&gt;</twComp><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_27</twBEL></twPathDel><twLogDel>0.629</twLogDel><twRouteDel>1.019</twRouteDel><twTotDel>1.648</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">FMC1_LA_P_3_OBUF</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.329</twSlack><twSrc BELType="FF">usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twSrc><twDest BELType="FF">usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_23</twDest><twTotPathDel>1.648</twTotPathDel><twClkSkew dest = "0.846" src = "0.917">0.071</twClkSkew><twDelConst>2.083</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twSrc><twDest BELType='FF'>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_23</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y130.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="2.083">FMC1_LA_P_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X77Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twComp><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y140.SR</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y140.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter&lt;30&gt;</twComp><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_23</twBEL></twPathDel><twLogDel>0.629</twLogDel><twRouteDel>1.019</twRouteDel><twTotDel>1.648</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">FMC1_LA_P_3_OBUF</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig
        = PERIOD TIMEGRP
        &quot;usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/rx_wordclk_nobuff_sig&quot;
        4.1667 ns HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.077</twSlack><twSrc BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_6</twSrc><twDest BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_3</twDest><twTotPathDel>0.089</twTotPathDel><twClkSkew dest = "0.066" src = "0.054">-0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_6</twSrc><twDest BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X97Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X97Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader&lt;6&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y40.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.067</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X96Y40.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader&lt;4&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/Mmux_checkedHeader[6]_GND_215_o_mux_23_OUT41</twBEL><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_3</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.067</twRouteDel><twTotDel>0.089</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.086</twSlack><twSrc BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_60</twSrc><twDest BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_60</twDest><twTotPathDel>0.115</twTotPathDel><twClkSkew dest = "0.407" src = "0.378">-0.029</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_60</twSrc><twDest BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_60</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X85Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X85Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1&lt;63&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_60</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y17.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.106</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1&lt;60&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y17.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2&lt;63&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_60</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.106</twRouteDel><twTotDel>0.115</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twDestClk><twPctLog>7.8</twPctLog><twPctRoute>92.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.092</twSlack><twSrc BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/gbWriteAddress_2</twSrc><twDest BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/gbWriteAddress_1</twDest><twTotPathDel>0.092</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/gbWriteAddress_2</twSrc><twDest BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/gbWriteAddress_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X86Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/gbWriteAddress&lt;2&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/gbWriteAddress_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y37.C5</twSite><twDelType>net</twDelType><twFanCnt>91</twFanCnt><twDelInfo twEdge="twFalling">0.078</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/gbWriteAddress&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X86Y37.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.101</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/gbWriteAddress&lt;2&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/Mmux_gbWriteAddress[5]_GND_213_o_mux_7_OUT21</twBEL><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/gbWriteAddress_1</twBEL></twPathDel><twLogDel>0.014</twLogDel><twRouteDel>0.078</twRouteDel><twTotDel>0.092</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.093</twSlack><twSrc BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_90</twSrc><twDest BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_90</twDest><twTotPathDel>0.123</twTotPathDel><twClkSkew dest = "0.407" src = "0.377">-0.030</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_90</twSrc><twDest BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_90</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X87Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X87Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1&lt;94&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y19.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.101</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1&lt;90&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X85Y19.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2&lt;91&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_90</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.101</twRouteDel><twTotDel>0.123</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.094</twSlack><twSrc BELType="FF">usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_done_count_r_3</twSrc><twDest BELType="FF">usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_done_count_r_4</twDest><twTotPathDel>0.094</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_done_count_r_3</twSrc><twDest BELType='FF'>usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_done_count_r_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X104Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_done_count_r&lt;5&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_done_count_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.078</twDelInfo><twComp>usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_done_count_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y34.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_done_count_r&lt;5&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/Result&lt;4&gt;31</twBEL><twBEL>usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_done_count_r_4</twBEL></twPathDel><twLogDel>0.016</twLogDel><twRouteDel>0.078</twRouteDel><twTotDel>0.094</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.094</twSlack><twSrc BELType="FF">usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_counter_r_3</twSrc><twDest BELType="FF">usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_counter_r_4</twDest><twTotPathDel>0.094</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_counter_r_3</twSrc><twDest BELType='FF'>usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_counter_r_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X104Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_counter_r&lt;5&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_counter_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.078</twDelInfo><twComp>usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_counter_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y32.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_counter_r&lt;5&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/Result&lt;4&gt;11</twBEL><twBEL>usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/sync_counter_r_4</twBEL></twPathDel><twLogDel>0.016</twLogDel><twRouteDel>0.078</twRouteDel><twTotDel>0.094</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.094</twSlack><twSrc BELType="FF">usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/wait_before_setphase_counter_r_3</twSrc><twDest BELType="FF">usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/wait_before_setphase_counter_r_4</twDest><twTotPathDel>0.094</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/wait_before_setphase_counter_r_3</twSrc><twDest BELType='FF'>usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/wait_before_setphase_counter_r_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X104Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/wait_before_setphase_counter_r&lt;5&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/wait_before_setphase_counter_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y35.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.078</twDelInfo><twComp>usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/wait_before_setphase_counter_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y35.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/wait_before_setphase_counter_r&lt;5&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/Result&lt;4&gt;21</twBEL><twBEL>usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/wait_before_setphase_counter_r_4</twBEL></twPathDel><twLogDel>0.016</twLogDel><twRouteDel>0.078</twRouteDel><twTotDel>0.094</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.095</twSlack><twSrc BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_6</twSrc><twDest BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_6</twDest><twTotPathDel>0.105</twTotPathDel><twClkSkew dest = "0.056" src = "0.046">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_6</twSrc><twDest BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X85Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X85Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1&lt;7&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y15.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.096</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X84Y15.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2&lt;7&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_6</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.096</twRouteDel><twTotDel>0.105</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twDestClk><twPctLog>8.6</twPctLog><twPctRoute>91.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.095</twSlack><twSrc BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_20</twSrc><twDest BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_20</twDest><twTotPathDel>0.126</twTotPathDel><twClkSkew dest = "0.408" src = "0.377">-0.031</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_20</twSrc><twDest BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_20</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X84Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1&lt;23&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y21.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X82Y21.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2&lt;23&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_20</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.126</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="221"><twConstPath anchorID="222" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.095</twSlack><twSrc BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_44</twSrc><twDest BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_44</twDest><twTotPathDel>0.126</twTotPathDel><twClkSkew dest = "0.411" src = "0.380">-0.031</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_44</twSrc><twDest BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_44</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X84Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1&lt;47&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_44</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y16.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1&lt;44&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X82Y16.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2&lt;47&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_44</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.126</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.096</twSlack><twSrc BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_22</twSrc><twDest BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_22</twDest><twTotPathDel>0.127</twTotPathDel><twClkSkew dest = "0.408" src = "0.377">-0.031</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_22</twSrc><twDest BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_22</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X84Y21.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1&lt;23&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y21.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.101</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X82Y21.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2&lt;23&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_22</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.101</twRouteDel><twTotDel>0.127</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.096</twSlack><twSrc BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_46</twSrc><twDest BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_46</twDest><twTotPathDel>0.127</twTotPathDel><twClkSkew dest = "0.411" src = "0.380">-0.031</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_46</twSrc><twDest BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_46</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X84Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1&lt;47&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1_46</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y16.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.101</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.reg1&lt;46&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X82Y16.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2&lt;47&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_46</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.101</twRouteDel><twTotDel>0.127</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_3_OBUF</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="227"><twPinLimitBanner>Component Switching Limit Checks: TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig
        = PERIOD TIMEGRP
        &quot;usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/rx_wordclk_nobuff_sig&quot;
        4.1667 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="228" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.166" period="4.166" constraintValue="4.166" deviceLimit="4.000" freqLimit="250.000" physResource="usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/RXUSRCLK2" logResource="usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/RXUSRCLK2" locationPin="GTXE1_X0Y2.RXUSRCLK2" clockNet="FMC1_LA_P_3_OBUF"/><twPinLimit anchorID="229" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="1.366" period="4.166" constraintValue="2.083" deviceLimit="1.400" physResource="usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst/CLKIN1" logResource="usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y9.CLKIN1" clockNet="FMC1_LA_P_3_OBUF"/><twPinLimit anchorID="230" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_200_250" slack="1.366" period="4.166" constraintValue="2.083" deviceLimit="1.400" physResource="usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst/CLKIN1" logResource="usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y9.CLKIN1" clockNet="FMC1_LA_P_3_OBUF"/><twPinLimit anchorID="231" type="MINPERIOD" name="Tbcper_I" slack="2.737" period="4.166" constraintValue="4.166" deviceLimit="1.429" freqLimit="699.790" physResource="usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/I0" logResource="usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/I0" locationPin="BUFGCTRL_X0Y5.I0" clockNet="usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/rx_wordclk_nobuff_sig"/><twPinLimit anchorID="232" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="2.738" period="4.166" constraintValue="4.166" deviceLimit="1.428" freqLimit="700.280" physResource="usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst/CLKIN1" logResource="usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y9.CLKIN1" clockNet="FMC1_LA_P_3_OBUF"/><twPinLimit anchorID="233" type="MINHIGHPULSE" name="Trpw" slack="3.334" period="4.166" constraintValue="2.083" deviceLimit="0.416" physResource="usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseshift_r1/SR" logResource="usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseshift_r0/SR" locationPin="SLICE_X72Y136.SR" clockNet="usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL"/><twPinLimit anchorID="234" type="MINHIGHPULSE" name="Trpw" slack="3.334" period="4.166" constraintValue="2.083" deviceLimit="0.416" physResource="usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseshift_r1/SR" logResource="usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseshift_r1/SR" locationPin="SLICE_X72Y136.SR" clockNet="usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL"/><twPinLimit anchorID="235" type="MINHIGHPULSE" name="Trpw" slack="3.334" period="4.166" constraintValue="2.083" deviceLimit="0.416" physResource="usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1/SR" logResource="usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/SHIFT_DONE/SR" locationPin="SLICE_X73Y135.SR" clockNet="usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL"/><twPinLimit anchorID="236" type="MINHIGHPULSE" name="Trpw" slack="3.334" period="4.166" constraintValue="2.083" deviceLimit="0.416" physResource="usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1/SR" logResource="usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1/SR" locationPin="SLICE_X73Y135.SR" clockNet="usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL"/><twPinLimit anchorID="237" type="MINHIGHPULSE" name="Trpw" slack="3.334" period="4.166" constraintValue="2.083" deviceLimit="0.416" physResource="usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2/SR" logResource="usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2/SR" locationPin="SLICE_X73Y136.SR" clockNet="usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL"/><twPinLimit anchorID="238" type="MINHIGHPULSE" name="Trpw" slack="3.334" period="4.166" constraintValue="2.083" deviceLimit="0.416" physResource="usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/phalgnr_FSM_FSM_FFd2/SR" logResource="usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/phalgnr_FSM_FSM_FFd1/SR" locationPin="SLICE_X76Y125.SR" clockNet="usr/dtc_top/rxFrmClkPhAlgnr/RESET_I_pllLocked_from_pll_OR_84_o"/><twPinLimit anchorID="239" type="MINHIGHPULSE" name="Trpw" slack="3.334" period="4.166" constraintValue="2.083" deviceLimit="0.416" physResource="usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/phalgnr_FSM_FSM_FFd2/SR" logResource="usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/phalgnr_FSM_FSM_FFd2/SR" locationPin="SLICE_X76Y125.SR" clockNet="usr/dtc_top/rxFrmClkPhAlgnr/RESET_I_pllLocked_from_pll_OR_84_o"/></twPinLimitRpt></twConst><twConst anchorID="240" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_usr_clkDiv_clkout1 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout1&quot; TS_XPOINT1_CLK3_P         / 8 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.500</twMinPer></twConstHead><twPinLimitRpt anchorID="241"><twPinLimitBanner>Component Switching Limit Checks: TS_usr_clkDiv_clkout1 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout1&quot; TS_XPOINT1_CLK3_P
        / 8 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="242" type="MINPERIOD" name="Trper_CLKA" slack="0.625" period="3.125" constraintValue="3.125" deviceLimit="2.500" freqLimit="400.000" physResource="usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" logResource="usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X2Y39.CLKARDCLK" clockNet="usr/clk_320"/><twPinLimit anchorID="243" type="MINPERIOD" name="Trper_CLKB" slack="0.625" period="3.125" constraintValue="3.125" deviceLimit="2.500" freqLimit="400.000" physResource="usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" logResource="usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X2Y39.CLKBWRCLK" clockNet="usr/clk_320"/><twPinLimit anchorID="244" type="MINPERIOD" name="Trper_CLKA" slack="0.625" period="3.125" constraintValue="3.125" deviceLimit="2.500" freqLimit="400.000" physResource="usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" logResource="usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X2Y38.RDCLK" clockNet="usr/clk_320"/><twPinLimit anchorID="245" type="MINPERIOD" name="Trper_CLKB" slack="0.625" period="3.125" constraintValue="3.125" deviceLimit="2.500" freqLimit="400.000" physResource="usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" logResource="usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X2Y38.WRCLK" clockNet="usr/clk_320"/><twPinLimit anchorID="246" type="MINPERIOD" name="Trper_CLKB" slack="0.903" period="3.125" constraintValue="3.125" deviceLimit="2.222" freqLimit="450.045" physResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X3Y16.CLKBWRCLKL" clockNet="usr/clk_320"/><twPinLimit anchorID="247" type="MINPERIOD" name="Trper_CLKB" slack="0.903" period="3.125" constraintValue="3.125" deviceLimit="2.222" freqLimit="450.045" physResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X3Y8.CLKBWRCLKL" clockNet="usr/clk_320"/><twPinLimit anchorID="248" type="MINPERIOD" name="Trper_CLKA" slack="0.903" period="3.125" constraintValue="3.125" deviceLimit="2.222" freqLimit="450.045" physResource="usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X2Y37.CLKARDCLK" clockNet="usr/clk_320"/><twPinLimit anchorID="249" type="MINPERIOD" name="Trper_CLKA" slack="0.903" period="3.125" constraintValue="3.125" deviceLimit="2.222" freqLimit="450.045" physResource="usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X2Y37.CLKBWRCLK" clockNet="usr/clk_320"/><twPinLimit anchorID="250" type="MINPERIOD" name="Trper_CLKB" slack="0.903" period="3.125" constraintValue="3.125" deviceLimit="2.222" freqLimit="450.045" physResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X2Y10.CLKBWRCLKL" clockNet="usr/clk_320"/><twPinLimit anchorID="251" type="MINPERIOD" name="Trper_CLKB" slack="0.903" period="3.125" constraintValue="3.125" deviceLimit="2.222" freqLimit="450.045" physResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X1Y11.CLKBWRCLKL" clockNet="usr/clk_320"/><twPinLimit anchorID="252" type="MINPERIOD" name="Trper_CLKB" slack="0.903" period="3.125" constraintValue="3.125" deviceLimit="2.222" freqLimit="450.045" physResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X4Y12.CLKBWRCLKL" clockNet="usr/clk_320"/><twPinLimit anchorID="253" type="MINPERIOD" name="Trper_CLKB" slack="0.903" period="3.125" constraintValue="3.125" deviceLimit="2.222" freqLimit="450.045" physResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X3Y9.CLKBWRCLKL" clockNet="usr/clk_320"/></twPinLimitRpt></twConst><twConst anchorID="254" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_usr_clkDiv_clkout0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout0&quot; TS_XPOINT1_CLK3_P         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.429</twMinPer></twConstHead><twPinLimitRpt anchorID="255"><twPinLimitBanner>Component Switching Limit Checks: TS_usr_clkDiv_clkout0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout0&quot; TS_XPOINT1_CLK3_P
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="256" type="MINPERIOD" name="Tbcper_I" slack="23.571" period="25.000" constraintValue="25.000" deviceLimit="1.429" freqLimit="699.790" physResource="usr/clkDiv/clkout1_buf/I0" logResource="usr/clkDiv/clkout1_buf/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="usr/clkDiv/clkout0"/><twPinLimit anchorID="257" type="MINPERIOD" name="Tickper" slack="23.592" period="25.000" constraintValue="25.000" deviceLimit="1.408" freqLimit="710.227" physResource="usr/userCdceLocked_r/CLK" logResource="usr/userCdceLocked_r/CK" locationPin="ILOGIC_X1Y38.CLK" clockNet="usr/clk_40"/><twPinLimit anchorID="258" type="MINHIGHPULSE" name="Tispwh" slack="23.592" period="25.000" constraintValue="12.500" deviceLimit="0.704" physResource="usr/userCdceLocked_r/SR" logResource="usr/userCdceLocked_r/SR" locationPin="ILOGIC_X1Y38.SR" clockNet="usr/generalReset_from_orGate"/><twPinLimit anchorID="259" type="MAXPERIOD" name="Tbcper_I" slack="975.000" period="25.000" constraintValue="25.000" deviceLimit="1000.000" freqLimit="1.000" physResource="usr/clkDiv/clkout1_buf/I0" logResource="usr/clkDiv/clkout1_buf/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="usr/clkDiv/clkout0"/></twPinLimitRpt></twConst><twConst anchorID="260" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_usr_clkDiv_clkout2 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout2&quot; TS_XPOINT1_CLK3_P         PHASE 18.75 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.429</twMinPer></twConstHead><twPinLimitRpt anchorID="261"><twPinLimitBanner>Component Switching Limit Checks: TS_usr_clkDiv_clkout2 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout2&quot; TS_XPOINT1_CLK3_P
        PHASE 18.75 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="262" type="MINPERIOD" name="Tbcper_I" slack="23.571" period="25.000" constraintValue="25.000" deviceLimit="1.429" freqLimit="699.790" physResource="usr/clkDiv/clkout3_buf/I0" logResource="usr/clkDiv/clkout3_buf/I0" locationPin="BUFGCTRL_X0Y2.I0" clockNet="usr/clkDiv/clkout2"/><twPinLimit anchorID="263" type="MINLOWPULSE" name="Tcl" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/dtc_top/dtc/DTC_FE_OUT_63/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_60/CK" locationPin="SLICE_X28Y98.CLK" clockNet="usr/clk_40sh"/><twPinLimit anchorID="264" type="MINHIGHPULSE" name="Tch" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/dtc_top/dtc/DTC_FE_OUT_63/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_60/CK" locationPin="SLICE_X28Y98.CLK" clockNet="usr/clk_40sh"/><twPinLimit anchorID="265" type="MINPERIOD" name="Tcp" slack="24.272" period="25.000" constraintValue="25.000" deviceLimit="0.728" freqLimit="1373.626" physResource="usr/dtc_top/dtc/DTC_FE_OUT_63/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_60/CK" locationPin="SLICE_X28Y98.CLK" clockNet="usr/clk_40sh"/><twPinLimit anchorID="266" type="MINLOWPULSE" name="Tcl" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/dtc_top/dtc/DTC_FE_OUT_63/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_61/CK" locationPin="SLICE_X28Y98.CLK" clockNet="usr/clk_40sh"/><twPinLimit anchorID="267" type="MINHIGHPULSE" name="Tch" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/dtc_top/dtc/DTC_FE_OUT_63/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_61/CK" locationPin="SLICE_X28Y98.CLK" clockNet="usr/clk_40sh"/><twPinLimit anchorID="268" type="MINPERIOD" name="Tcp" slack="24.272" period="25.000" constraintValue="25.000" deviceLimit="0.728" freqLimit="1373.626" physResource="usr/dtc_top/dtc/DTC_FE_OUT_63/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_61/CK" locationPin="SLICE_X28Y98.CLK" clockNet="usr/clk_40sh"/><twPinLimit anchorID="269" type="MINLOWPULSE" name="Tcl" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/dtc_top/dtc/DTC_FE_OUT_63/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_62/CK" locationPin="SLICE_X28Y98.CLK" clockNet="usr/clk_40sh"/><twPinLimit anchorID="270" type="MINHIGHPULSE" name="Tch" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/dtc_top/dtc/DTC_FE_OUT_63/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_62/CK" locationPin="SLICE_X28Y98.CLK" clockNet="usr/clk_40sh"/><twPinLimit anchorID="271" type="MINPERIOD" name="Tcp" slack="24.272" period="25.000" constraintValue="25.000" deviceLimit="0.728" freqLimit="1373.626" physResource="usr/dtc_top/dtc/DTC_FE_OUT_63/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_62/CK" locationPin="SLICE_X28Y98.CLK" clockNet="usr/clk_40sh"/><twPinLimit anchorID="272" type="MINLOWPULSE" name="Tcl" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/dtc_top/dtc/DTC_FE_OUT_63/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_63/CK" locationPin="SLICE_X28Y98.CLK" clockNet="usr/clk_40sh"/><twPinLimit anchorID="273" type="MINHIGHPULSE" name="Tch" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/dtc_top/dtc/DTC_FE_OUT_63/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_63/CK" locationPin="SLICE_X28Y98.CLK" clockNet="usr/clk_40sh"/></twPinLimitRpt></twConst><twConst anchorID="274" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout1_0&quot;         TS_XPOINT1_CLK3_N / 8 HIGH 50%;</twConstName><twItemCnt>9105</twItemCnt><twErrCntSetup>45</twErrCntSetup><twErrCntEndPt>45</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6097</twEndPtCnt><twPathErrCnt>95</twPathErrCnt><twMinPer>3.831</twMinPer></twConstHead><twPathRpt anchorID="275"><twConstPath anchorID="276" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.706</twSlack><twSrc BELType="RAM">usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_13</twDest><twTotPathDel>3.583</twTotPathDel><twClkSkew dest = "0.891" src = "1.059">0.168</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usr/clk_320</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO8</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y97.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>usr/dtc_top/dtc/dout_buff_0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y97.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_7</twComp><twBEL>usr/dtc_top/dtc/Mmux_cic_out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y95.BX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>usr/dtc_top/dtc/cic_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_13</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_13</twBEL></twPathDel><twLogDel>2.298</twLogDel><twRouteDel>1.285</twRouteDel><twTotDel>3.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>64.1</twPctLog><twPctRoute>35.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="277"><twConstPath anchorID="278" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.691</twSlack><twSrc BELType="RAM">usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_15</twDest><twTotPathDel>3.562</twTotPathDel><twClkSkew dest = "0.885" src = "1.059">0.174</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y39.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usr/clk_320</twSrcClk><twPathDel><twSite>RAMB18_X2Y39.DOBDO8</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y97.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>usr/dtc_top/dtc/dout_buff_1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y97.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_7</twComp><twBEL>usr/dtc_top/dtc/Mmux_cic_out41</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.DX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>usr/dtc_top/dtc/cic_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_15</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_15</twBEL></twPathDel><twLogDel>2.298</twLogDel><twRouteDel>1.264</twRouteDel><twTotDel>3.562</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>64.5</twPctLog><twPctRoute>35.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="279"><twConstPath anchorID="280" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.662</twSlack><twSrc BELType="RAM">usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_25</twDest><twTotPathDel>3.532</twTotPathDel><twClkSkew dest = "0.884" src = "1.059">0.175</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_25</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usr/clk_320</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO8</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y97.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>usr/dtc_top/dtc/dout_buff_0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y97.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_7</twComp><twBEL>usr/dtc_top/dtc/Mmux_cic_out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y97.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>usr/dtc_top/dtc/cic_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y97.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_24</twComp><twBEL>usr/dtc_top/dtc/cic_out&lt;1&gt;_rt</twBEL><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_25</twBEL></twPathDel><twLogDel>2.309</twLogDel><twRouteDel>1.223</twRouteDel><twTotDel>3.532</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="281"><twConstPath anchorID="282" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.617</twSlack><twSrc BELType="RAM">usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_15</twDest><twTotPathDel>3.488</twTotPathDel><twClkSkew dest = "0.885" src = "1.059">0.174</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usr/clk_320</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO24</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y97.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>usr/dtc_top/dtc/dout_buff_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y97.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_7</twComp><twBEL>usr/dtc_top/dtc/Mmux_cic_out41</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.DX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>usr/dtc_top/dtc/cic_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_15</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_15</twBEL></twPathDel><twLogDel>2.293</twLogDel><twRouteDel>1.195</twRouteDel><twTotDel>3.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>65.7</twPctLog><twPctRoute>34.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="283"><twConstPath anchorID="284" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.615</twSlack><twSrc BELType="RAM">usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_8</twDest><twTotPathDel>3.486</twTotPathDel><twClkSkew dest = "0.885" src = "1.059">0.174</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usr/clk_320</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y97.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>usr/dtc_top/dtc/dout_buff_0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_7</twComp><twBEL>usr/dtc_top/dtc/Mmux_cic_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y100.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>usr/dtc_top/dtc/cic_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_8</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_8</twBEL></twPathDel><twLogDel>2.175</twLogDel><twRouteDel>1.311</twRouteDel><twTotDel>3.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>62.4</twPctLog><twPctRoute>37.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="285"><twConstPath anchorID="286" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.605</twSlack><twSrc BELType="RAM">usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_5</twDest><twTotPathDel>3.479</twTotPathDel><twClkSkew dest = "0.888" src = "1.059">0.171</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usr/clk_320</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO8</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y97.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>usr/dtc_top/dtc/dout_buff_0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y97.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_7</twComp><twBEL>usr/dtc_top/dtc/Mmux_cic_out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y97.BX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>usr/dtc_top/dtc/cic_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y97.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_7</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_5</twBEL></twPathDel><twLogDel>2.298</twLogDel><twRouteDel>1.181</twRouteDel><twTotDel>3.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>66.1</twPctLog><twPctRoute>33.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="287"><twConstPath anchorID="288" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.600</twSlack><twSrc BELType="RAM">usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_29</twDest><twTotPathDel>3.473</twTotPathDel><twClkSkew dest = "0.887" src = "1.059">0.172</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_29</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usr/clk_320</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO8</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y97.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>usr/dtc_top/dtc/dout_buff_0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y97.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_7</twComp><twBEL>usr/dtc_top/dtc/Mmux_cic_out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y98.BX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>usr/dtc_top/dtc/cic_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_31</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_29</twBEL></twPathDel><twLogDel>2.298</twLogDel><twRouteDel>1.175</twRouteDel><twTotDel>3.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>66.2</twPctLog><twPctRoute>33.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="289"><twConstPath anchorID="290" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.592</twSlack><twSrc BELType="RAM">usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_9</twDest><twTotPathDel>3.468</twTotPathDel><twClkSkew dest = "0.890" src = "1.059">0.169</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usr/clk_320</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO8</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y97.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>usr/dtc_top/dtc/dout_buff_0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y97.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_7</twComp><twBEL>usr/dtc_top/dtc/Mmux_cic_out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y96.BX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>usr/dtc_top/dtc/cic_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y96.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_11</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_9</twBEL></twPathDel><twLogDel>2.298</twLogDel><twRouteDel>1.170</twRouteDel><twTotDel>3.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>66.3</twPctLog><twPctRoute>33.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="291"><twConstPath anchorID="292" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.581</twSlack><twSrc BELType="RAM">usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_1</twDest><twTotPathDel>3.454</twTotPathDel><twClkSkew dest = "0.887" src = "1.059">0.172</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usr/clk_320</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO8</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y97.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>usr/dtc_top/dtc/dout_buff_0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y97.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_7</twComp><twBEL>usr/dtc_top/dtc/Mmux_cic_out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y98.BX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>usr/dtc_top/dtc/cic_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_3</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_1</twBEL></twPathDel><twLogDel>2.279</twLogDel><twRouteDel>1.175</twRouteDel><twTotDel>3.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>66.0</twPctLog><twPctRoute>34.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="293"><twConstPath anchorID="294" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.580</twSlack><twSrc BELType="RAM">usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_7</twDest><twTotPathDel>3.454</twTotPathDel><twClkSkew dest = "0.888" src = "1.059">0.171</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y39.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usr/clk_320</twSrcClk><twPathDel><twSite>RAMB18_X2Y39.DOBDO8</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y97.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>usr/dtc_top/dtc/dout_buff_1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y97.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_7</twComp><twBEL>usr/dtc_top/dtc/Mmux_cic_out41</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y97.DX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>usr/dtc_top/dtc/cic_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y97.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_7</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_7</twBEL></twPathDel><twLogDel>2.298</twLogDel><twRouteDel>1.156</twRouteDel><twTotDel>3.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>66.5</twPctLog><twPctRoute>33.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.580</twSlack><twSrc BELType="RAM">usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_12</twDest><twTotPathDel>3.447</twTotPathDel><twClkSkew dest = "0.881" src = "1.059">0.178</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usr/clk_320</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y97.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>usr/dtc_top/dtc/dout_buff_0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_7</twComp><twBEL>usr/dtc_top/dtc/Mmux_cic_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y99.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>usr/dtc_top/dtc/cic_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_12</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_12</twBEL></twPathDel><twLogDel>2.175</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>3.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>63.1</twPctLog><twPctRoute>36.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="297"><twConstPath anchorID="298" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.572</twSlack><twSrc BELType="RAM">usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_16</twDest><twTotPathDel>3.448</twTotPathDel><twClkSkew dest = "0.890" src = "1.059">0.169</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_16</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usr/clk_320</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y97.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>usr/dtc_top/dtc/dout_buff_0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_7</twComp><twBEL>usr/dtc_top/dtc/Mmux_cic_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y96.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>usr/dtc_top/dtc/cic_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_18</twComp><twBEL>usr/dtc_top/dtc/cic_out&lt;0&gt;_rt</twBEL><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_16</twBEL></twPathDel><twLogDel>2.143</twLogDel><twRouteDel>1.305</twRouteDel><twTotDel>3.448</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>62.2</twPctLog><twPctRoute>37.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout1_0&quot;
        TS_XPOINT1_CLK3_N / 8 HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="299"><twConstPath anchorID="300" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.002</twSlack><twSrc BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[633].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.221</twTotPathDel><twClkSkew dest = "0.847" src = "0.628">-0.219</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[633].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X64Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X64Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;631&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[633].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y15.DIBDI20</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;633&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y15.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.304</twRouteDel><twTotDel>0.221</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>-37.6</twPctLog><twPctRoute>137.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="301"><twConstPath anchorID="302" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.015</twSlack><twSrc BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[131].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.157</twTotPathDel><twClkSkew dest = "0.550" src = "0.408">-0.142</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[131].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X64Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X64Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;129&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[131].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y19.DIBDI6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.240</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;131&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y19.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.240</twRouteDel><twTotDel>0.157</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>-52.9</twPctLog><twPctRoute>152.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="303"><twConstPath anchorID="304" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.017</twSlack><twSrc BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[706].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.167</twTotPathDel><twClkSkew dest = "0.550" src = "0.400">-0.150</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[706].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X64Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X64Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;703&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[706].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y19.DIBDI21</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.250</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;706&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y19.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.250</twRouteDel><twTotDel>0.167</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>-49.7</twPctLog><twPctRoute>149.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="305"><twConstPath anchorID="306" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.019</twSlack><twSrc BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[141].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.169</twTotPathDel><twClkSkew dest = "0.550" src = "0.400">-0.150</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[141].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X64Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X64Y100.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;703&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[141].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y19.DIBDI15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.221</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;141&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y19.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.052</twLogDel><twRouteDel>0.221</twRouteDel><twTotDel>0.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>-30.8</twPctLog><twPctRoute>130.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="307"><twConstPath anchorID="308" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.019</twSlack><twSrc BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[482].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.162</twTotPathDel><twClkSkew dest = "0.541" src = "0.398">-0.143</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[482].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X22Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;479&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[482].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y13.DIBDI14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.245</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;482&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y13.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.245</twRouteDel><twTotDel>0.162</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>-51.2</twPctLog><twPctRoute>151.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="309"><twConstPath anchorID="310" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.019</twSlack><twSrc BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[509].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.158</twTotPathDel><twClkSkew dest = "0.537" src = "0.398">-0.139</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[509].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X70Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X70Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;507&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[509].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y11.DIBDI6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.241</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;509&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y11.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.241</twRouteDel><twTotDel>0.158</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>-52.5</twPctLog><twPctRoute>152.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="311"><twConstPath anchorID="312" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.019</twSlack><twSrc BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[733].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.161</twTotPathDel><twClkSkew dest = "0.547" src = "0.405">-0.142</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[733].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X70Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X70Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;733&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[733].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y9.DIBDI29</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;733&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y9.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.244</twRouteDel><twTotDel>0.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>-51.6</twPctLog><twPctRoute>151.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="313"><twConstPath anchorID="314" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.019</twSlack><twSrc BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1138].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.164</twTotPathDel><twClkSkew dest = "0.556" src = "0.411">-0.145</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1138].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X64Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X64Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;1135&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1138].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIBDI21</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.247</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;1138&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.247</twRouteDel><twTotDel>0.164</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>-50.6</twPctLog><twPctRoute>150.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="315"><twConstPath anchorID="316" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.019</twSlack><twSrc BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[839].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.179</twTotPathDel><twClkSkew dest = "0.565" src = "0.405">-0.160</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[839].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X24Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;837&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[839].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y9.DIBDI27</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.262</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;839&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y9.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.179</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>-46.4</twPctLog><twPctRoute>146.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="317"><twConstPath anchorID="318" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.019</twSlack><twSrc BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[436].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.174</twTotPathDel><twClkSkew dest = "0.561" src = "0.406">-0.155</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[436].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X26Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;435&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[436].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y10.DIBDI5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.257</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;436&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y10.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.257</twRouteDel><twTotDel>0.174</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>-47.7</twPctLog><twPctRoute>147.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="319"><twConstPath anchorID="320" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.019</twSlack><twSrc BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[734].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.161</twTotPathDel><twClkSkew dest = "0.547" src = "0.405">-0.142</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[734].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X70Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X70Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;733&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[734].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y9.DIBDI30</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;734&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y9.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.244</twRouteDel><twTotDel>0.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>-51.6</twPctLog><twPctRoute>151.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="321"><twConstPath anchorID="322" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.019</twSlack><twSrc BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[909].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.165</twTotPathDel><twClkSkew dest = "0.547" src = "0.401">-0.146</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[909].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X18Y73.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;909&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[909].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y14.DIBDI25</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.248</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;909&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y14.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.248</twRouteDel><twTotDel>0.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>-50.3</twPctLog><twPctRoute>150.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="323"><twPinLimitBanner>Component Switching Limit Checks: TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout1_0&quot;
        TS_XPOINT1_CLK3_N / 8 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="324" type="MINPERIOD" name="Trper_CLKA" slack="0.625" period="3.125" constraintValue="3.125" deviceLimit="2.500" freqLimit="400.000" physResource="usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" logResource="usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X2Y39.CLKARDCLK" clockNet="usr/clk_320"/><twPinLimit anchorID="325" type="MINPERIOD" name="Trper_CLKB" slack="0.625" period="3.125" constraintValue="3.125" deviceLimit="2.500" freqLimit="400.000" physResource="usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" logResource="usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X2Y39.CLKBWRCLK" clockNet="usr/clk_320"/><twPinLimit anchorID="326" type="MINPERIOD" name="Trper_CLKA" slack="0.625" period="3.125" constraintValue="3.125" deviceLimit="2.500" freqLimit="400.000" physResource="usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" logResource="usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X2Y38.RDCLK" clockNet="usr/clk_320"/><twPinLimit anchorID="327" type="MINPERIOD" name="Trper_CLKB" slack="0.625" period="3.125" constraintValue="3.125" deviceLimit="2.500" freqLimit="400.000" physResource="usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" logResource="usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X2Y38.WRCLK" clockNet="usr/clk_320"/><twPinLimit anchorID="328" type="MINPERIOD" name="Trper_CLKB" slack="0.903" period="3.125" constraintValue="3.125" deviceLimit="2.222" freqLimit="450.045" physResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X3Y16.CLKBWRCLKL" clockNet="usr/clk_320"/><twPinLimit anchorID="329" type="MINPERIOD" name="Trper_CLKB" slack="0.903" period="3.125" constraintValue="3.125" deviceLimit="2.222" freqLimit="450.045" physResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X3Y8.CLKBWRCLKL" clockNet="usr/clk_320"/><twPinLimit anchorID="330" type="MINPERIOD" name="Trper_CLKA" slack="0.903" period="3.125" constraintValue="3.125" deviceLimit="2.222" freqLimit="450.045" physResource="usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X2Y37.CLKARDCLK" clockNet="usr/clk_320"/><twPinLimit anchorID="331" type="MINPERIOD" name="Trper_CLKA" slack="0.903" period="3.125" constraintValue="3.125" deviceLimit="2.222" freqLimit="450.045" physResource="usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X2Y37.CLKBWRCLK" clockNet="usr/clk_320"/><twPinLimit anchorID="332" type="MINPERIOD" name="Trper_CLKB" slack="0.903" period="3.125" constraintValue="3.125" deviceLimit="2.222" freqLimit="450.045" physResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X2Y10.CLKBWRCLKL" clockNet="usr/clk_320"/><twPinLimit anchorID="333" type="MINPERIOD" name="Trper_CLKB" slack="0.903" period="3.125" constraintValue="3.125" deviceLimit="2.222" freqLimit="450.045" physResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X1Y11.CLKBWRCLKL" clockNet="usr/clk_320"/><twPinLimit anchorID="334" type="MINPERIOD" name="Trper_CLKB" slack="0.903" period="3.125" constraintValue="3.125" deviceLimit="2.222" freqLimit="450.045" physResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X4Y12.CLKBWRCLKL" clockNet="usr/clk_320"/><twPinLimit anchorID="335" type="MINPERIOD" name="Trper_CLKB" slack="0.903" period="3.125" constraintValue="3.125" deviceLimit="2.222" freqLimit="450.045" physResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X3Y9.CLKBWRCLKL" clockNet="usr/clk_320"/></twPinLimitRpt></twConst><twConst anchorID="336" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_usr_clkDiv_clkout0_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout0_0&quot;         TS_XPOINT1_CLK3_N HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.429</twMinPer></twConstHead><twPinLimitRpt anchorID="337"><twPinLimitBanner>Component Switching Limit Checks: TS_usr_clkDiv_clkout0_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout0_0&quot;
        TS_XPOINT1_CLK3_N HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="338" type="MINPERIOD" name="Tbcper_I" slack="23.571" period="25.000" constraintValue="25.000" deviceLimit="1.429" freqLimit="699.790" physResource="usr/clkDiv/clkout1_buf/I0" logResource="usr/clkDiv/clkout1_buf/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="usr/clkDiv/clkout0"/><twPinLimit anchorID="339" type="MINPERIOD" name="Tickper" slack="23.592" period="25.000" constraintValue="25.000" deviceLimit="1.408" freqLimit="710.227" physResource="usr/userCdceLocked_r/CLK" logResource="usr/userCdceLocked_r/CK" locationPin="ILOGIC_X1Y38.CLK" clockNet="usr/clk_40"/><twPinLimit anchorID="340" type="MINHIGHPULSE" name="Tispwh" slack="23.592" period="25.000" constraintValue="12.500" deviceLimit="0.704" physResource="usr/userCdceLocked_r/SR" logResource="usr/userCdceLocked_r/SR" locationPin="ILOGIC_X1Y38.SR" clockNet="usr/generalReset_from_orGate"/><twPinLimit anchorID="341" type="MAXPERIOD" name="Tbcper_I" slack="975.000" period="25.000" constraintValue="25.000" deviceLimit="1000.000" freqLimit="1.000" physResource="usr/clkDiv/clkout1_buf/I0" logResource="usr/clkDiv/clkout1_buf/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="usr/clkDiv/clkout0"/></twPinLimitRpt></twConst><twConst anchorID="342" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_usr_clkDiv_clkout2_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout2_0&quot;         TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>22.160</twMinPer></twConstHead><twPathRpt anchorID="343"><twConstPath anchorID="344" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.355</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_1</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_45</twDest><twTotPathDel>2.361</twTotPathDel><twClkSkew dest = "2.922" src = "3.103">0.181</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_1</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_45</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X30Y98.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_3</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y101.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.965</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y101.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>usr/dtc_top/dtc/DTC_FE_OUT_47</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_45</twBEL></twPathDel><twLogDel>0.396</twLogDel><twRouteDel>1.965</twRouteDel><twTotDel>2.361</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="345"><twConstPath anchorID="346" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.604</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_4</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_40</twDest><twTotPathDel>2.118</twTotPathDel><twClkSkew dest = "2.930" src = "3.105">0.175</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_4</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_40</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X31Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_7</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y100.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.747</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/dtc_top/dtc/DTC_FE_OUT_43</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_40</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>1.747</twRouteDel><twTotDel>2.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="347"><twConstPath anchorID="348" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.619</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_7</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_43</twDest><twTotPathDel>2.103</twTotPathDel><twClkSkew dest = "2.930" src = "3.105">0.175</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_7</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_43</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X31Y97.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_7</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y100.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.732</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_7</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/dtc_top/dtc/DTC_FE_OUT_43</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_43</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>1.732</twRouteDel><twTotDel>2.103</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="349"><twConstPath anchorID="350" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.657</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_3</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_47</twDest><twTotPathDel>2.059</twTotPathDel><twClkSkew dest = "2.922" src = "3.103">0.181</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_3</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_47</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X30Y98.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_3</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y101.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.663</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_3</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y101.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>usr/dtc_top/dtc/DTC_FE_OUT_47</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_47</twBEL></twPathDel><twLogDel>0.396</twLogDel><twRouteDel>1.663</twRouteDel><twTotDel>2.059</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="351"><twConstPath anchorID="352" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.702</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_18</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_62</twDest><twTotPathDel>2.006</twTotPathDel><twClkSkew dest = "2.918" src = "3.107">0.189</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_18</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_62</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X30Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_18</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y98.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_18</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>usr/dtc_top/dtc/DTC_FE_OUT_63</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_62</twBEL></twPathDel><twLogDel>0.396</twLogDel><twRouteDel>1.610</twRouteDel><twTotDel>2.006</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="353"><twConstPath anchorID="354" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.781</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_2</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_46</twDest><twTotPathDel>1.935</twTotPathDel><twClkSkew dest = "2.922" src = "3.103">0.181</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_2</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_46</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X30Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_3</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y101.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.539</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_2</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y101.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>usr/dtc_top/dtc/DTC_FE_OUT_47</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_46</twBEL></twPathDel><twLogDel>0.396</twLogDel><twRouteDel>1.539</twRouteDel><twTotDel>1.935</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="355"><twConstPath anchorID="356" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.786</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_30</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_50</twDest><twTotPathDel>1.930</twTotPathDel><twClkSkew dest = "2.922" src = "3.103">0.181</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_30</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_50</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X31Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_31</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y101.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_30</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y101.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>usr/dtc_top/dtc/DTC_FE_OUT_59</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_30_rt</twBEL><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_50</twBEL></twPathDel><twLogDel>0.382</twLogDel><twRouteDel>1.548</twRouteDel><twTotDel>1.930</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="357"><twConstPath anchorID="358" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.797</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_27</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_55</twDest><twTotPathDel>1.922</twTotPathDel><twClkSkew dest = "2.925" src = "3.103">0.178</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_27</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_55</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X29Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_27</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y103.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_27</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y103.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/dtc_top/dtc/DTC_FE_OUT_55</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_55</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>1.551</twRouteDel><twTotDel>1.922</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="359"><twConstPath anchorID="360" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.817</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_29</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_49</twDest><twTotPathDel>1.899</twTotPathDel><twClkSkew dest = "2.922" src = "3.103">0.181</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_29</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_49</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X31Y98.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_31</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_29</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y101.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>usr/dtc_top/dtc/DTC_FE_OUT_59</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_29_rt</twBEL><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_49</twBEL></twPathDel><twLogDel>0.383</twLogDel><twRouteDel>1.516</twRouteDel><twTotDel>1.899</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="361"><twConstPath anchorID="362" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.935</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_14</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_66</twDest><twTotPathDel>1.784</twTotPathDel><twClkSkew dest = "2.923" src = "3.101">0.178</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_14</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_66</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X31Y99.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_15</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y102.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.413</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_14</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y102.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/dtc_top/dtc/DTC_FE_OUT_67</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_66</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>1.413</twRouteDel><twTotDel>1.784</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="363"><twConstPath anchorID="364" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.970</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_16</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_60</twDest><twTotPathDel>1.738</twTotPathDel><twClkSkew dest = "2.918" src = "3.107">0.189</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_16</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_60</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X30Y96.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_18</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y98.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_16</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>usr/dtc_top/dtc/DTC_FE_OUT_63</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_60</twBEL></twPathDel><twLogDel>0.480</twLogDel><twRouteDel>1.258</twRouteDel><twTotDel>1.738</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="365"><twConstPath anchorID="366" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.984</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_15</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_67</twDest><twTotPathDel>1.735</twTotPathDel><twClkSkew dest = "2.923" src = "3.101">0.178</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_15</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_67</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X31Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_15</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y102.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_15</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y102.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/dtc_top/dtc/DTC_FE_OUT_67</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_67</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>1.364</twRouteDel><twTotDel>1.735</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_usr_clkDiv_clkout2_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout2_0&quot;
        TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="367"><twConstPath anchorID="368" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_8</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_68</twDest><twTotPathDel>0.322</twTotPathDel><twClkSkew dest = "1.399" src = "1.306">-0.093</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_8</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_68</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X31Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_8</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y104.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.300</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_8</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y104.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>usr/dtc_top/dtc/DTC_FE_OUT_71</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_68</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>6.8</twPctLog><twPctRoute>93.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="369"><twConstPath anchorID="370" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.012</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_25</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_53</twDest><twTotPathDel>0.331</twTotPathDel><twClkSkew dest = "1.398" src = "1.307">-0.091</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_25</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_53</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X29Y97.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.128</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_24</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y103.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.279</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_25</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y103.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>usr/dtc_top/dtc/DTC_FE_OUT_55</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_53</twBEL></twPathDel><twLogDel>0.052</twLogDel><twRouteDel>0.279</twRouteDel><twTotDel>0.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="371"><twConstPath anchorID="372" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.028</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_11</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_71</twDest><twTotPathDel>0.344</twTotPathDel><twClkSkew dest = "1.399" src = "1.311">-0.088</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_11</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_71</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X31Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_11</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y104.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.322</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y104.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>usr/dtc_top/dtc/DTC_FE_OUT_71</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_71</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.322</twRouteDel><twTotDel>0.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>6.4</twPctLog><twPctRoute>93.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="373"><twConstPath anchorID="374" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.159</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_13</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_65</twDest><twTotPathDel>0.471</twTotPathDel><twClkSkew dest = "1.396" src = "1.312">-0.084</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_13</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_65</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X31Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_13</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y102.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.449</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_13</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y102.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>usr/dtc_top/dtc/DTC_FE_OUT_67</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_65</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.449</twRouteDel><twTotDel>0.471</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>4.7</twPctLog><twPctRoute>95.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="375"><twConstPath anchorID="376" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.160</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_21</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_57</twDest><twTotPathDel>0.474</twTotPathDel><twClkSkew dest = "1.395" src = "1.309">-0.086</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_21</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_57</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X30Y97.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_23</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y101.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.435</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_21</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y101.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>usr/dtc_top/dtc/DTC_FE_OUT_59</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_57</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.435</twRouteDel><twTotDel>0.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>8.2</twPctLog><twPctRoute>91.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="377"><twConstPath anchorID="378" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.163</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_22</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_58</twDest><twTotPathDel>0.477</twTotPathDel><twClkSkew dest = "1.395" src = "1.309">-0.086</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_22</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_58</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X30Y97.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_23</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y101.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.438</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_22</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y101.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>usr/dtc_top/dtc/DTC_FE_OUT_59</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_58</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>8.2</twPctLog><twPctRoute>91.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="379"><twConstPath anchorID="380" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.188</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_28</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_48</twDest><twTotPathDel>0.505</twTotPathDel><twClkSkew dest = "1.395" src = "1.306">-0.089</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_28</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_48</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X29Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_28</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y101.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.489</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_28</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y101.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>usr/dtc_top/dtc/DTC_FE_OUT_59</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_28_rt</twBEL><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_48</twBEL></twPathDel><twLogDel>0.016</twLogDel><twRouteDel>0.489</twRouteDel><twTotDel>0.505</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>3.2</twPctLog><twPctRoute>96.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="381"><twConstPath anchorID="382" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.194</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_19</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_63</twDest><twTotPathDel>0.505</twTotPathDel><twClkSkew dest = "1.392" src = "1.309">-0.083</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_19</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_63</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X28Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_19</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y98.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.479</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_19</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y98.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>usr/dtc_top/dtc/DTC_FE_OUT_63</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_63</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.479</twRouteDel><twTotDel>0.505</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>5.1</twPctLog><twPctRoute>94.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="383"><twConstPath anchorID="384" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.204</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_26</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_54</twDest><twTotPathDel>0.523</twTotPathDel><twClkSkew dest = "1.398" src = "1.307">-0.091</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_26</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_54</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X29Y97.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_24</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y103.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.501</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_26</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y103.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>usr/dtc_top/dtc/DTC_FE_OUT_55</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_54</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.501</twRouteDel><twTotDel>0.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>4.2</twPctLog><twPctRoute>95.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="385"><twConstPath anchorID="386" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.207</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_10</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_70</twDest><twTotPathDel>0.523</twTotPathDel><twClkSkew dest = "1.399" src = "1.311">-0.088</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_10</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_70</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X31Y96.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_11</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y104.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.501</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_10</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y104.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>usr/dtc_top/dtc/DTC_FE_OUT_71</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_70</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.501</twRouteDel><twTotDel>0.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>4.2</twPctLog><twPctRoute>95.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="387"><twConstPath anchorID="388" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.211</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_9</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_69</twDest><twTotPathDel>0.527</twTotPathDel><twClkSkew dest = "1.399" src = "1.311">-0.088</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_9</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_69</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X31Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_11</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y104.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_9</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y104.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>usr/dtc_top/dtc/DTC_FE_OUT_71</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_69</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>0.527</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>4.2</twPctLog><twPctRoute>95.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="389"><twConstPath anchorID="390" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.213</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_17</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_61</twDest><twTotPathDel>0.522</twTotPathDel><twClkSkew dest = "1.392" src = "1.311">-0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_17</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_61</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X30Y96.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_18</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y98.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.496</twDelInfo><twComp>usr/dtc_top/dtc/eports_trig/eport_out_17</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y98.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>usr/dtc_top/dtc/DTC_FE_OUT_63</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_61</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.496</twRouteDel><twTotDel>0.522</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>5.0</twPctLog><twPctRoute>95.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="391"><twPinLimitBanner>Component Switching Limit Checks: TS_usr_clkDiv_clkout2_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout2_0&quot;
        TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="392" type="MINPERIOD" name="Tbcper_I" slack="23.571" period="25.000" constraintValue="25.000" deviceLimit="1.429" freqLimit="699.790" physResource="usr/clkDiv/clkout3_buf/I0" logResource="usr/clkDiv/clkout3_buf/I0" locationPin="BUFGCTRL_X0Y2.I0" clockNet="usr/clkDiv/clkout2"/><twPinLimit anchorID="393" type="MINLOWPULSE" name="Tcl" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/dtc_top/dtc/DTC_FE_OUT_63/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_60/CK" locationPin="SLICE_X28Y98.CLK" clockNet="usr/clk_40sh"/><twPinLimit anchorID="394" type="MINHIGHPULSE" name="Tch" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/dtc_top/dtc/DTC_FE_OUT_63/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_60/CK" locationPin="SLICE_X28Y98.CLK" clockNet="usr/clk_40sh"/><twPinLimit anchorID="395" type="MINPERIOD" name="Tcp" slack="24.272" period="25.000" constraintValue="25.000" deviceLimit="0.728" freqLimit="1373.626" physResource="usr/dtc_top/dtc/DTC_FE_OUT_63/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_60/CK" locationPin="SLICE_X28Y98.CLK" clockNet="usr/clk_40sh"/><twPinLimit anchorID="396" type="MINLOWPULSE" name="Tcl" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/dtc_top/dtc/DTC_FE_OUT_63/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_61/CK" locationPin="SLICE_X28Y98.CLK" clockNet="usr/clk_40sh"/><twPinLimit anchorID="397" type="MINHIGHPULSE" name="Tch" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/dtc_top/dtc/DTC_FE_OUT_63/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_61/CK" locationPin="SLICE_X28Y98.CLK" clockNet="usr/clk_40sh"/><twPinLimit anchorID="398" type="MINPERIOD" name="Tcp" slack="24.272" period="25.000" constraintValue="25.000" deviceLimit="0.728" freqLimit="1373.626" physResource="usr/dtc_top/dtc/DTC_FE_OUT_63/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_61/CK" locationPin="SLICE_X28Y98.CLK" clockNet="usr/clk_40sh"/><twPinLimit anchorID="399" type="MINLOWPULSE" name="Tcl" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/dtc_top/dtc/DTC_FE_OUT_63/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_62/CK" locationPin="SLICE_X28Y98.CLK" clockNet="usr/clk_40sh"/><twPinLimit anchorID="400" type="MINHIGHPULSE" name="Tch" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/dtc_top/dtc/DTC_FE_OUT_63/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_62/CK" locationPin="SLICE_X28Y98.CLK" clockNet="usr/clk_40sh"/><twPinLimit anchorID="401" type="MINPERIOD" name="Tcp" slack="24.272" period="25.000" constraintValue="25.000" deviceLimit="0.728" freqLimit="1373.626" physResource="usr/dtc_top/dtc/DTC_FE_OUT_63/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_62/CK" locationPin="SLICE_X28Y98.CLK" clockNet="usr/clk_40sh"/><twPinLimit anchorID="402" type="MINLOWPULSE" name="Tcl" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/dtc_top/dtc/DTC_FE_OUT_63/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_63/CK" locationPin="SLICE_X28Y98.CLK" clockNet="usr/clk_40sh"/><twPinLimit anchorID="403" type="MINHIGHPULSE" name="Tch" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/dtc_top/dtc/DTC_FE_OUT_63/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_63/CK" locationPin="SLICE_X28Y98.CLK" clockNet="usr/clk_40sh"/></twPinLimitRpt></twConst><twConst anchorID="404" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP         &quot;usr_txpll_mmcm_inst_pll_clkout0&quot; TS_cdce_out0_p / 0.166666667 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="405"><twPinLimitBanner>Component Switching Limit Checks: TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP
        &quot;usr_txpll_mmcm_inst_pll_clkout0&quot; TS_cdce_out0_p / 0.166666667 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="406" type="MINPERIOD" name="Trper_CLKA" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X2Y20.CLKARDCLKL" clockNet="FMC1_LA_P_0_OBUF"/><twPinLimit anchorID="407" type="MINPERIOD" name="Trper_CLKB" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X2Y20.CLKBWRCLKL" clockNet="FMC1_LA_P_0_OBUF"/><twPinLimit anchorID="408" type="MINPERIOD" name="Tbcper_I" slack="23.571" period="25.000" constraintValue="25.000" deviceLimit="1.429" freqLimit="699.790" physResource="usr/txpll/mmcm_inst/pll/clkout1_buf/I0" logResource="usr/txpll/mmcm_inst/pll/clkout1_buf/I0" locationPin="BUFGCTRL_X0Y7.I0" clockNet="usr/txpll/mmcm_inst/pll/clkout0"/><twPinLimit anchorID="409" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister&lt;11&gt;/SR" logResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_8/SR" locationPin="SLICE_X63Y21.SR" clockNet="usr/dtc_top/gbtRxReset_from_gbtBankRst"/><twPinLimit anchorID="410" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister&lt;11&gt;/SR" logResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_9/SR" locationPin="SLICE_X63Y21.SR" clockNet="usr/dtc_top/gbtRxReset_from_gbtBankRst"/><twPinLimit anchorID="411" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister&lt;11&gt;/SR" logResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_10/SR" locationPin="SLICE_X63Y21.SR" clockNet="usr/dtc_top/gbtRxReset_from_gbtBankRst"/><twPinLimit anchorID="412" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister&lt;11&gt;/SR" logResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_11/SR" locationPin="SLICE_X63Y21.SR" clockNet="usr/dtc_top/gbtRxReset_from_gbtBankRst"/><twPinLimit anchorID="413" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister&lt;11&gt;/SR" logResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_8/SR" locationPin="SLICE_X64Y49.SR" clockNet="usr/dtc_top/gbtRxReset_from_gbtBankRst"/><twPinLimit anchorID="414" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister&lt;11&gt;/SR" logResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_9/SR" locationPin="SLICE_X64Y49.SR" clockNet="usr/dtc_top/gbtRxReset_from_gbtBankRst"/><twPinLimit anchorID="415" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister&lt;11&gt;/SR" logResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_10/SR" locationPin="SLICE_X64Y49.SR" clockNet="usr/dtc_top/gbtRxReset_from_gbtBankRst"/><twPinLimit anchorID="416" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister&lt;11&gt;/SR" logResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_11/SR" locationPin="SLICE_X64Y49.SR" clockNet="usr/dtc_top/gbtRxReset_from_gbtBankRst"/><twPinLimit anchorID="417" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister&lt;7&gt;/SR" logResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_4/SR" locationPin="SLICE_X65Y22.SR" clockNet="usr/dtc_top/gbtRxReset_from_gbtBankRst"/></twPinLimitRpt></twConst><twConst anchorID="418" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP         &quot;usr_txpll_mmcm_inst_pll_clkout0_0&quot; TS_cdce_out0_n / 0.166666667 HIGH         50%;</twConstName><twItemCnt>8461</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3442</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.266</twMinPer></twConstHead><twPathRpt anchorID="419"><twConstPath anchorID="420" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.734</twSlack><twSrc BELType="FF">usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twSrc><twDest BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_8</twDest><twTotPathDel>10.216</twTotPathDel><twClkSkew dest = "1.519" src = "1.464">-0.055</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twSrc><twDest BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X98Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twComp><twBEL>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y126.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.188</twDelInfo><twComp>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y126.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O&lt;3&gt;</twComp><twBEL>usr/dtc_top/gbtBankRst/GBT_RX_RESET_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">6.328</twDelInfo><twComp>usr/dtc_top/gbtRxReset_from_gbtBankRst</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y21.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister&lt;11&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_8</twBEL></twPathDel><twLogDel>0.700</twLogDel><twRouteDel>9.516</twRouteDel><twTotDel>10.216</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>6.9</twPctLog><twPctRoute>93.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="421"><twConstPath anchorID="422" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.734</twSlack><twSrc BELType="FF">usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twSrc><twDest BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_10</twDest><twTotPathDel>10.216</twTotPathDel><twClkSkew dest = "1.519" src = "1.464">-0.055</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twSrc><twDest BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X98Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twComp><twBEL>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y126.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.188</twDelInfo><twComp>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y126.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O&lt;3&gt;</twComp><twBEL>usr/dtc_top/gbtBankRst/GBT_RX_RESET_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">6.328</twDelInfo><twComp>usr/dtc_top/gbtRxReset_from_gbtBankRst</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y21.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister&lt;11&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_10</twBEL></twPathDel><twLogDel>0.700</twLogDel><twRouteDel>9.516</twRouteDel><twTotDel>10.216</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>6.9</twPctLog><twPctRoute>93.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="423"><twConstPath anchorID="424" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.734</twSlack><twSrc BELType="FF">usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twSrc><twDest BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_11</twDest><twTotPathDel>10.216</twTotPathDel><twClkSkew dest = "1.519" src = "1.464">-0.055</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twSrc><twDest BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X98Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twComp><twBEL>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y126.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.188</twDelInfo><twComp>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y126.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O&lt;3&gt;</twComp><twBEL>usr/dtc_top/gbtBankRst/GBT_RX_RESET_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">6.328</twDelInfo><twComp>usr/dtc_top/gbtRxReset_from_gbtBankRst</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y21.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister&lt;11&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_11</twBEL></twPathDel><twLogDel>0.700</twLogDel><twRouteDel>9.516</twRouteDel><twTotDel>10.216</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>6.9</twPctLog><twPctRoute>93.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="425"><twConstPath anchorID="426" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.734</twSlack><twSrc BELType="FF">usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twSrc><twDest BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_9</twDest><twTotPathDel>10.216</twTotPathDel><twClkSkew dest = "1.519" src = "1.464">-0.055</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twSrc><twDest BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X98Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twComp><twBEL>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y126.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.188</twDelInfo><twComp>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y126.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O&lt;3&gt;</twComp><twBEL>usr/dtc_top/gbtBankRst/GBT_RX_RESET_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">6.328</twDelInfo><twComp>usr/dtc_top/gbtRxReset_from_gbtBankRst</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y21.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister&lt;11&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_9</twBEL></twPathDel><twLogDel>0.700</twLogDel><twRouteDel>9.516</twRouteDel><twTotDel>10.216</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>6.9</twPctLog><twPctRoute>93.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="427"><twConstPath anchorID="428" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.973</twSlack><twSrc BELType="FF">usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twSrc><twDest BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_9</twDest><twTotPathDel>9.967</twTotPathDel><twClkSkew dest = "1.509" src = "1.464">-0.045</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twSrc><twDest BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X98Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twComp><twBEL>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y126.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.188</twDelInfo><twComp>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y126.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O&lt;3&gt;</twComp><twBEL>usr/dtc_top/gbtBankRst/GBT_RX_RESET_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">6.079</twDelInfo><twComp>usr/dtc_top/gbtRxReset_from_gbtBankRst</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y24.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister&lt;11&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_9</twBEL></twPathDel><twLogDel>0.700</twLogDel><twRouteDel>9.267</twRouteDel><twTotDel>9.967</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>7.0</twPctLog><twPctRoute>93.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="429"><twConstPath anchorID="430" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.973</twSlack><twSrc BELType="FF">usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twSrc><twDest BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_11</twDest><twTotPathDel>9.967</twTotPathDel><twClkSkew dest = "1.509" src = "1.464">-0.045</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twSrc><twDest BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X98Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twComp><twBEL>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y126.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.188</twDelInfo><twComp>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y126.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O&lt;3&gt;</twComp><twBEL>usr/dtc_top/gbtBankRst/GBT_RX_RESET_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">6.079</twDelInfo><twComp>usr/dtc_top/gbtRxReset_from_gbtBankRst</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y24.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister&lt;11&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_11</twBEL></twPathDel><twLogDel>0.700</twLogDel><twRouteDel>9.267</twRouteDel><twTotDel>9.967</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>7.0</twPctLog><twPctRoute>93.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="431"><twConstPath anchorID="432" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.973</twSlack><twSrc BELType="FF">usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twSrc><twDest BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_8</twDest><twTotPathDel>9.967</twTotPathDel><twClkSkew dest = "1.509" src = "1.464">-0.045</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twSrc><twDest BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X98Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twComp><twBEL>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y126.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.188</twDelInfo><twComp>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y126.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O&lt;3&gt;</twComp><twBEL>usr/dtc_top/gbtBankRst/GBT_RX_RESET_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">6.079</twDelInfo><twComp>usr/dtc_top/gbtRxReset_from_gbtBankRst</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y24.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister&lt;11&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_8</twBEL></twPathDel><twLogDel>0.700</twLogDel><twRouteDel>9.267</twRouteDel><twTotDel>9.967</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>7.0</twPctLog><twPctRoute>93.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="433"><twConstPath anchorID="434" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.973</twSlack><twSrc BELType="FF">usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twSrc><twDest BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_10</twDest><twTotPathDel>9.967</twTotPathDel><twClkSkew dest = "1.509" src = "1.464">-0.045</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twSrc><twDest BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X98Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twComp><twBEL>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y126.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.188</twDelInfo><twComp>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y126.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O&lt;3&gt;</twComp><twBEL>usr/dtc_top/gbtBankRst/GBT_RX_RESET_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">6.079</twDelInfo><twComp>usr/dtc_top/gbtRxReset_from_gbtBankRst</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y24.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister&lt;11&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_10</twBEL></twPathDel><twLogDel>0.700</twLogDel><twRouteDel>9.267</twRouteDel><twTotDel>9.967</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>7.0</twPctLog><twPctRoute>93.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="435"><twConstPath anchorID="436" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.013</twSlack><twSrc BELType="FF">usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twSrc><twDest BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_12</twDest><twTotPathDel>9.910</twTotPathDel><twClkSkew dest = "1.492" src = "1.464">-0.028</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twSrc><twDest BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X98Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twComp><twBEL>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y126.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.188</twDelInfo><twComp>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y126.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O&lt;3&gt;</twComp><twBEL>usr/dtc_top/gbtBankRst/GBT_RX_RESET_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">6.069</twDelInfo><twComp>usr/dtc_top/gbtRxReset_from_gbtBankRst</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y20.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister&lt;15&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_12</twBEL></twPathDel><twLogDel>0.653</twLogDel><twRouteDel>9.257</twRouteDel><twTotDel>9.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>6.6</twPctLog><twPctRoute>93.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="437"><twConstPath anchorID="438" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.013</twSlack><twSrc BELType="FF">usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twSrc><twDest BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_15</twDest><twTotPathDel>9.910</twTotPathDel><twClkSkew dest = "1.492" src = "1.464">-0.028</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twSrc><twDest BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X98Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twComp><twBEL>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y126.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.188</twDelInfo><twComp>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y126.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O&lt;3&gt;</twComp><twBEL>usr/dtc_top/gbtBankRst/GBT_RX_RESET_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">6.069</twDelInfo><twComp>usr/dtc_top/gbtRxReset_from_gbtBankRst</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y20.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister&lt;15&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_15</twBEL></twPathDel><twLogDel>0.653</twLogDel><twRouteDel>9.257</twRouteDel><twTotDel>9.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>6.6</twPctLog><twPctRoute>93.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="439"><twConstPath anchorID="440" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.013</twSlack><twSrc BELType="FF">usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twSrc><twDest BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_13</twDest><twTotPathDel>9.910</twTotPathDel><twClkSkew dest = "1.492" src = "1.464">-0.028</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twSrc><twDest BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X98Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twComp><twBEL>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y126.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.188</twDelInfo><twComp>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y126.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O&lt;3&gt;</twComp><twBEL>usr/dtc_top/gbtBankRst/GBT_RX_RESET_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">6.069</twDelInfo><twComp>usr/dtc_top/gbtRxReset_from_gbtBankRst</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y20.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister&lt;15&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_13</twBEL></twPathDel><twLogDel>0.653</twLogDel><twRouteDel>9.257</twRouteDel><twTotDel>9.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>6.6</twPctLog><twPctRoute>93.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="441"><twConstPath anchorID="442" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.013</twSlack><twSrc BELType="FF">usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twSrc><twDest BELType="FF">usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_14</twDest><twTotPathDel>9.910</twTotPathDel><twClkSkew dest = "1.492" src = "1.464">-0.028</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twSrc><twDest BELType='FF'>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X98Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twComp><twBEL>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y126.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.188</twDelInfo><twComp>usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y126.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O&lt;3&gt;</twComp><twBEL>usr/dtc_top/gbtBankRst/GBT_RX_RESET_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">6.069</twDelInfo><twComp>usr/dtc_top/gbtRxReset_from_gbtBankRst</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y20.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister&lt;15&gt;</twComp><twBEL>usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_14</twBEL></twPathDel><twLogDel>0.653</twLogDel><twRouteDel>9.257</twRouteDel><twTotDel>9.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>6.6</twPctLog><twPctRoute>93.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP
        &quot;usr_txpll_mmcm_inst_pll_clkout0_0&quot; TS_cdce_out0_n / 0.166666667 HIGH
        50%;
</twPathRptBanner><twPathRpt anchorID="443"><twConstPath anchorID="444" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.010</twSlack><twSrc BELType="FF">usr/reg_Tx_0_214</twSrc><twDest BELType="FF">usr/TX_O_0_214</twDest><twTotPathDel>0.119</twTotPathDel><twClkSkew dest = "0.742" src = "0.633">-0.109</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/reg_Tx_0_214</twSrc><twDest BELType='FF'>usr/TX_O_0_214</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X38Y80.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/reg_Tx_0&lt;215&gt;</twComp><twBEL>usr/reg_Tx_0_214</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y79.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>usr/reg_Tx_0&lt;214&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>usr/TX_O_0&lt;215&gt;</twComp><twBEL>usr/TX_O_0_214</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.097</twRouteDel><twTotDel>0.119</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="445"><twConstPath anchorID="446" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.011</twSlack><twSrc BELType="FF">usr/reg_Tx_0_213</twSrc><twDest BELType="FF">usr/TX_O_0_213</twDest><twTotPathDel>0.120</twTotPathDel><twClkSkew dest = "0.742" src = "0.633">-0.109</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/reg_Tx_0_213</twSrc><twDest BELType='FF'>usr/TX_O_0_213</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X38Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/reg_Tx_0&lt;215&gt;</twComp><twBEL>usr/reg_Tx_0_213</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y79.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/reg_Tx_0&lt;213&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>usr/TX_O_0&lt;215&gt;</twComp><twBEL>usr/TX_O_0_213</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.098</twRouteDel><twTotDel>0.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="447"><twConstPath anchorID="448" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.012</twSlack><twSrc BELType="FF">usr/reg_Tx_0_202</twSrc><twDest BELType="FF">usr/TX_O_0_202</twDest><twTotPathDel>0.119</twTotPathDel><twClkSkew dest = "0.728" src = "0.621">-0.107</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/reg_Tx_0_202</twSrc><twDest BELType='FF'>usr/TX_O_0_202</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X34Y80.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/reg_Tx_0&lt;203&gt;</twComp><twBEL>usr/reg_Tx_0_202</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y79.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>usr/reg_Tx_0&lt;202&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>usr/TX_O_0&lt;203&gt;</twComp><twBEL>usr/TX_O_0_202</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.097</twRouteDel><twTotDel>0.119</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="449"><twConstPath anchorID="450" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.013</twSlack><twSrc BELType="FF">usr/reg_Tx_0_215</twSrc><twDest BELType="FF">usr/TX_O_0_215</twDest><twTotPathDel>0.122</twTotPathDel><twClkSkew dest = "0.742" src = "0.633">-0.109</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/reg_Tx_0_215</twSrc><twDest BELType='FF'>usr/TX_O_0_215</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X38Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/reg_Tx_0&lt;215&gt;</twComp><twBEL>usr/reg_Tx_0_215</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y79.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>usr/reg_Tx_0&lt;215&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>usr/TX_O_0&lt;215&gt;</twComp><twBEL>usr/TX_O_0_215</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.122</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="451"><twConstPath anchorID="452" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.013</twSlack><twSrc BELType="FF">usr/reg_Tx_0_201</twSrc><twDest BELType="FF">usr/TX_O_0_201</twDest><twTotPathDel>0.120</twTotPathDel><twClkSkew dest = "0.728" src = "0.621">-0.107</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/reg_Tx_0_201</twSrc><twDest BELType='FF'>usr/TX_O_0_201</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X34Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/reg_Tx_0&lt;203&gt;</twComp><twBEL>usr/reg_Tx_0_201</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y79.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/reg_Tx_0&lt;201&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>usr/TX_O_0&lt;203&gt;</twComp><twBEL>usr/TX_O_0_201</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.098</twRouteDel><twTotDel>0.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="453"><twConstPath anchorID="454" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.014</twSlack><twSrc BELType="FF">usr/reg_Tx_0_200</twSrc><twDest BELType="FF">usr/TX_O_0_200</twDest><twTotPathDel>0.121</twTotPathDel><twClkSkew dest = "0.728" src = "0.621">-0.107</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/reg_Tx_0_200</twSrc><twDest BELType='FF'>usr/TX_O_0_200</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X34Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/reg_Tx_0&lt;203&gt;</twComp><twBEL>usr/reg_Tx_0_200</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.099</twDelInfo><twComp>usr/reg_Tx_0&lt;200&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>usr/TX_O_0&lt;203&gt;</twComp><twBEL>usr/TX_O_0_200</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>0.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="455"><twConstPath anchorID="456" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">usr/reg_Tx_0_203</twSrc><twDest BELType="FF">usr/TX_O_0_203</twDest><twTotPathDel>0.123</twTotPathDel><twClkSkew dest = "0.728" src = "0.621">-0.107</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/reg_Tx_0_203</twSrc><twDest BELType='FF'>usr/TX_O_0_203</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X34Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/reg_Tx_0&lt;203&gt;</twComp><twBEL>usr/reg_Tx_0_203</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y79.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.101</twDelInfo><twComp>usr/reg_Tx_0&lt;203&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>usr/TX_O_0&lt;203&gt;</twComp><twBEL>usr/TX_O_0_203</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.101</twRouteDel><twTotDel>0.123</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="457"><twConstPath anchorID="458" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.072</twSlack><twSrc BELType="FF">usr/addra_tx_2</twSrc><twDest BELType="RAM">usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twDest><twTotPathDel>0.224</twTotPathDel><twClkSkew dest = "0.554" src = "0.402">-0.152</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/addra_tx_2</twSrc><twDest BELType='RAM'>usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X30Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/addra_tx&lt;2&gt;</twComp><twBEL>usr/addra_tx_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y20.ADDRARDADDRL8</twSite><twDelType>net</twDelType><twFanCnt>325</twFanCnt><twDelInfo twEdge="twFalling">0.206</twDelInfo><twComp>usr/addra_tx&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y20.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twComp><twBEL>usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.018</twLogDel><twRouteDel>0.206</twRouteDel><twTotDel>0.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="459"><twConstPath anchorID="460" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.073</twSlack><twSrc BELType="FF">usr/addra_tx_2</twSrc><twDest BELType="RAM">usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twDest><twTotPathDel>0.225</twTotPathDel><twClkSkew dest = "0.554" src = "0.402">-0.152</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/addra_tx_2</twSrc><twDest BELType='RAM'>usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X30Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/addra_tx&lt;2&gt;</twComp><twBEL>usr/addra_tx_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y20.ADDRARDADDRU8</twSite><twDelType>net</twDelType><twFanCnt>325</twFanCnt><twDelInfo twEdge="twFalling">0.207</twDelInfo><twComp>usr/addra_tx&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y20.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twComp><twBEL>usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.018</twLogDel><twRouteDel>0.207</twRouteDel><twTotDel>0.225</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="461"><twConstPath anchorID="462" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.078</twSlack><twSrc BELType="FF">usr/reg_Tx_0_212</twSrc><twDest BELType="FF">usr/TX_O_0_212</twDest><twTotPathDel>0.187</twTotPathDel><twClkSkew dest = "0.742" src = "0.633">-0.109</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/reg_Tx_0_212</twSrc><twDest BELType='FF'>usr/TX_O_0_212</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X38Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/reg_Tx_0&lt;215&gt;</twComp><twBEL>usr/reg_Tx_0_212</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y79.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.172</twDelInfo><twComp>usr/reg_Tx_0&lt;212&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y79.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.083</twDelInfo><twComp>usr/TX_O_0&lt;215&gt;</twComp><twBEL>usr/reg_Tx_0&lt;212&gt;_rt</twBEL><twBEL>usr/TX_O_0_212</twBEL></twPathDel><twLogDel>0.015</twLogDel><twRouteDel>0.172</twRouteDel><twTotDel>0.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="463"><twConstPath anchorID="464" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.078</twSlack><twSrc BELType="FF">usr/addra_tx_2</twSrc><twDest BELType="RAM">usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twDest><twTotPathDel>0.227</twTotPathDel><twClkSkew dest = "0.551" src = "0.402">-0.149</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/addra_tx_2</twSrc><twDest BELType='RAM'>usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X30Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/addra_tx&lt;2&gt;</twComp><twBEL>usr/addra_tx_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y20.ADDRBWRADDRL8</twSite><twDelType>net</twDelType><twFanCnt>325</twFanCnt><twDelInfo twEdge="twFalling">0.209</twDelInfo><twComp>usr/addra_tx&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y20.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twComp><twBEL>usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.018</twLogDel><twRouteDel>0.209</twRouteDel><twTotDel>0.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="465"><twConstPath anchorID="466" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.079</twSlack><twSrc BELType="FF">usr/addra_tx_2</twSrc><twDest BELType="RAM">usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twDest><twTotPathDel>0.228</twTotPathDel><twClkSkew dest = "0.551" src = "0.402">-0.149</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/addra_tx_2</twSrc><twDest BELType='RAM'>usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X30Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/addra_tx&lt;2&gt;</twComp><twBEL>usr/addra_tx_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y20.ADDRBWRADDRU8</twSite><twDelType>net</twDelType><twFanCnt>325</twFanCnt><twDelInfo twEdge="twFalling">0.210</twDelInfo><twComp>usr/addra_tx&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y20.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twComp><twBEL>usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.018</twLogDel><twRouteDel>0.210</twRouteDel><twTotDel>0.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="467"><twPinLimitBanner>Component Switching Limit Checks: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP
        &quot;usr_txpll_mmcm_inst_pll_clkout0_0&quot; TS_cdce_out0_n / 0.166666667 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="468" type="MINPERIOD" name="Trper_CLKA" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X2Y20.CLKARDCLKL" clockNet="FMC1_LA_P_0_OBUF"/><twPinLimit anchorID="469" type="MINPERIOD" name="Trper_CLKB" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X2Y20.CLKBWRCLKL" clockNet="FMC1_LA_P_0_OBUF"/><twPinLimit anchorID="470" type="MINPERIOD" name="Tbcper_I" slack="23.571" period="25.000" constraintValue="25.000" deviceLimit="1.429" freqLimit="699.790" physResource="usr/txpll/mmcm_inst/pll/clkout1_buf/I0" logResource="usr/txpll/mmcm_inst/pll/clkout1_buf/I0" locationPin="BUFGCTRL_X0Y7.I0" clockNet="usr/txpll/mmcm_inst/pll/clkout0"/><twPinLimit anchorID="471" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister&lt;11&gt;/SR" logResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_8/SR" locationPin="SLICE_X63Y21.SR" clockNet="usr/dtc_top/gbtRxReset_from_gbtBankRst"/><twPinLimit anchorID="472" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister&lt;11&gt;/SR" logResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_9/SR" locationPin="SLICE_X63Y21.SR" clockNet="usr/dtc_top/gbtRxReset_from_gbtBankRst"/><twPinLimit anchorID="473" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister&lt;11&gt;/SR" logResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_10/SR" locationPin="SLICE_X63Y21.SR" clockNet="usr/dtc_top/gbtRxReset_from_gbtBankRst"/><twPinLimit anchorID="474" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister&lt;11&gt;/SR" logResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_11/SR" locationPin="SLICE_X63Y21.SR" clockNet="usr/dtc_top/gbtRxReset_from_gbtBankRst"/><twPinLimit anchorID="475" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister&lt;11&gt;/SR" logResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_8/SR" locationPin="SLICE_X64Y49.SR" clockNet="usr/dtc_top/gbtRxReset_from_gbtBankRst"/><twPinLimit anchorID="476" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister&lt;11&gt;/SR" logResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_9/SR" locationPin="SLICE_X64Y49.SR" clockNet="usr/dtc_top/gbtRxReset_from_gbtBankRst"/><twPinLimit anchorID="477" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister&lt;11&gt;/SR" logResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_10/SR" locationPin="SLICE_X64Y49.SR" clockNet="usr/dtc_top/gbtRxReset_from_gbtBankRst"/><twPinLimit anchorID="478" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister&lt;11&gt;/SR" logResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_11/SR" locationPin="SLICE_X64Y49.SR" clockNet="usr/dtc_top/gbtRxReset_from_gbtBankRst"/><twPinLimit anchorID="479" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister&lt;7&gt;/SR" logResource="usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_4/SR" locationPin="SLICE_X65Y22.SR" clockNet="usr/dtc_top/gbtRxReset_from_gbtBankRst"/></twPinLimitRpt></twConst><twConst anchorID="480" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_usr_dtc_top_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0 =         PERIOD TIMEGRP         &quot;usr_dtc_top_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0&quot;         TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig         / 0.166666667 HIGH 50%;</twConstName><twItemCnt>8779</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6222</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.881</twMinPer></twConstHead><twPathRpt anchorID="481"><twConstPath anchorID="482" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.020</twSlack><twSrc BELType="FF">usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/deserializerReset</twSrc><twDest BELType="FF">usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_0</twDest><twTotPathDel>1.090</twTotPathDel><twClkSkew dest = "0.093" src = "0.115">0.022</twClkSkew><twDelConst>4.167</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/deserializerReset</twSrc><twDest BELType='FF'>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X78Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.333">FMC1_LA_P_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X78Y124.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/DONE_O</twComp><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/deserializerReset</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y126.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/deserializerReset</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y126.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel&lt;3&gt;</twComp><twBEL>usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_0</twBEL></twPathDel><twLogDel>0.635</twLogDel><twRouteDel>0.455</twRouteDel><twTotDel>1.090</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.500">FMC1_LA_P_3_OBUF</twDestClk><twPctLog>58.3</twPctLog><twPctRoute>41.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="483"><twConstPath anchorID="484" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.312</twSlack><twSrc BELType="RAM">usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">usr/reg_Rx_0_269</twDest><twTotPathDel>6.432</twTotPathDel><twClkSkew dest = "0.931" src = "1.079">0.148</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.108</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>usr/reg_Rx_0_269</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X2Y8.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_2_OBUF</twSrcClk><twPathDel><twSite>RAMB36_X2Y8.DOBDO16</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twComp><twBEL>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">4.286</twDelInfo><twComp>usr/doutb_rx_0&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>usr/reg_Rx_0&lt;272&gt;</twComp><twBEL>usr/Mmux_addra_rx[2]_reg_Rx_0[319]_wide_mux_14_OUT1881</twBEL><twBEL>usr/reg_Rx_0_269</twBEL></twPathDel><twLogDel>2.146</twLogDel><twRouteDel>4.286</twRouteDel><twTotDel>6.432</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="485"><twConstPath anchorID="486" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.015</twSlack><twSrc BELType="RAM">usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">usr/reg_Rx_0_229</twDest><twTotPathDel>5.736</twTotPathDel><twClkSkew dest = "0.938" src = "1.079">0.141</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.108</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>usr/reg_Rx_0_229</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X2Y8.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_2_OBUF</twSrcClk><twPathDel><twSite>RAMB36_X2Y8.DOBDO16</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twComp><twBEL>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y75.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.633</twDelInfo><twComp>usr/doutb_rx_0&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>usr/reg_Rx_0&lt;232&gt;</twComp><twBEL>usr/Mmux_addra_rx[2]_reg_Rx_0[319]_wide_mux_14_OUT1441</twBEL><twBEL>usr/reg_Rx_0_229</twBEL></twPathDel><twLogDel>2.103</twLogDel><twRouteDel>3.633</twRouteDel><twTotDel>5.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="487"><twConstPath anchorID="488" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.207</twSlack><twSrc BELType="RAM">usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">usr/reg_Rx_0_309</twDest><twTotPathDel>5.546</twTotPathDel><twClkSkew dest = "0.940" src = "1.079">0.139</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.108</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>usr/reg_Rx_0_309</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X2Y8.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_2_OBUF</twSrcClk><twPathDel><twSite>RAMB36_X2Y8.DOBDO16</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twComp><twBEL>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.400</twDelInfo><twComp>usr/doutb_rx_0&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>usr/reg_Rx_0&lt;312&gt;</twComp><twBEL>usr/Mmux_addra_rx[2]_reg_Rx_0[319]_wide_mux_14_OUT2331</twBEL><twBEL>usr/reg_Rx_0_309</twBEL></twPathDel><twLogDel>2.146</twLogDel><twRouteDel>3.400</twRouteDel><twTotDel>5.546</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="489"><twConstPath anchorID="490" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.266</twSlack><twSrc BELType="RAM">usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">usr/reg_Rx_0_189</twDest><twTotPathDel>5.458</twTotPathDel><twClkSkew dest = "0.911" src = "1.079">0.168</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.108</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>usr/reg_Rx_0_189</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X2Y8.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_2_OBUF</twSrcClk><twPathDel><twSite>RAMB36_X2Y8.DOBDO16</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twComp><twBEL>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.355</twDelInfo><twComp>usr/doutb_rx_0&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>usr/reg_Rx_0&lt;192&gt;</twComp><twBEL>usr/Mmux_addra_rx[2]_reg_Rx_0[319]_wide_mux_14_OUT991</twBEL><twBEL>usr/reg_Rx_0_189</twBEL></twPathDel><twLogDel>2.103</twLogDel><twRouteDel>3.355</twRouteDel><twTotDel>5.458</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="491"><twConstPath anchorID="492" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.280</twSlack><twSrc BELType="RAM">usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">usr/reg_Rx_0_77</twDest><twTotPathDel>5.410</twTotPathDel><twClkSkew dest = "0.877" src = "1.079">0.202</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.108</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>usr/reg_Rx_0_77</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X2Y8.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_2_OBUF</twSrcClk><twPathDel><twSite>RAMB36_X2Y8.DOBDO27</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twComp><twBEL>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y74.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.264</twDelInfo><twComp>usr/doutb_rx_0&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>usr/reg_Rx_0&lt;80&gt;</twComp><twBEL>usr/Mmux_addra_rx[2]_reg_Rx_0[319]_wide_mux_14_OUT2951</twBEL><twBEL>usr/reg_Rx_0_77</twBEL></twPathDel><twLogDel>2.146</twLogDel><twRouteDel>3.264</twRouteDel><twTotDel>5.410</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="493"><twConstPath anchorID="494" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.375</twSlack><twSrc BELType="RAM">usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">usr/reg_Rx_0_119</twDest><twTotPathDel>5.305</twTotPathDel><twClkSkew dest = "0.866" src = "1.078">0.212</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.108</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>usr/reg_Rx_0_119</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X2Y8.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_2_OBUF</twSrcClk><twPathDel><twSite>RAMB36_X2Y8.DOADO0</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twComp><twBEL>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y77.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.159</twDelInfo><twComp>usr/doutb_rx_0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>usr/reg_Rx_0&lt;120&gt;</twComp><twBEL>usr/Mmux_addra_rx[2]_reg_Rx_0[319]_wide_mux_14_OUT222</twBEL><twBEL>usr/reg_Rx_0_119</twBEL></twPathDel><twLogDel>2.146</twLogDel><twRouteDel>3.159</twRouteDel><twTotDel>5.305</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="495"><twConstPath anchorID="496" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.407</twSlack><twSrc BELType="RAM">usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">usr/reg_Rx_0_300</twDest><twTotPathDel>5.342</twTotPathDel><twClkSkew dest = "0.936" src = "1.079">0.143</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.108</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>usr/reg_Rx_0_300</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X2Y8.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_2_OBUF</twSrcClk><twPathDel><twSite>RAMB36_X2Y8.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twComp><twBEL>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.199</twDelInfo><twComp>usr/doutb_rx_0&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>usr/reg_Rx_0&lt;300&gt;</twComp><twBEL>usr/Mmux_addra_rx[2]_reg_Rx_0[319]_wide_mux_14_OUT2241</twBEL><twBEL>usr/reg_Rx_0_300</twBEL></twPathDel><twLogDel>2.143</twLogDel><twRouteDel>3.199</twRouteDel><twTotDel>5.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="497"><twConstPath anchorID="498" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.411</twSlack><twSrc BELType="RAM">usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">usr/reg_Rx_0_78</twDest><twTotPathDel>5.279</twTotPathDel><twClkSkew dest = "0.877" src = "1.079">0.202</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.108</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>usr/reg_Rx_0_78</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X2Y8.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_2_OBUF</twSrcClk><twPathDel><twSite>RAMB36_X2Y8.DOBDO28</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twComp><twBEL>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.136</twDelInfo><twComp>usr/doutb_rx_0&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>usr/reg_Rx_0&lt;80&gt;</twComp><twBEL>usr/Mmux_addra_rx[2]_reg_Rx_0[319]_wide_mux_14_OUT2961</twBEL><twBEL>usr/reg_Rx_0_78</twBEL></twPathDel><twLogDel>2.143</twLogDel><twRouteDel>3.136</twRouteDel><twTotDel>5.279</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="499"><twConstPath anchorID="500" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.457</twSlack><twSrc BELType="RAM">usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">usr/reg_Rx_0_59</twDest><twTotPathDel>5.217</twTotPathDel><twClkSkew dest = "0.861" src = "1.079">0.218</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.108</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>usr/reg_Rx_0_59</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X2Y8.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_2_OBUF</twSrcClk><twPathDel><twSite>RAMB36_X2Y8.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twComp><twBEL>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y71.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.463</twDelInfo><twComp>usr/doutb_rx_0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y71.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>usr/addra_rx&lt;2&gt;</twComp><twBEL>usr/Mmux_addra_rx[2]_reg_Rx_0[319]_wide_mux_14_OUT2751</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y68.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>usr/addra_rx[2]_reg_Rx_0[319]_wide_mux_14_OUT&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y68.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/reg_Rx_0&lt;59&gt;</twComp><twBEL>usr/reg_Rx_0_59</twBEL></twPathDel><twLogDel>2.298</twLogDel><twRouteDel>2.919</twRouteDel><twTotDel>5.217</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="501"><twConstPath anchorID="502" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.518</twSlack><twSrc BELType="RAM">usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">usr/reg_Rx_0_117</twDest><twTotPathDel>5.161</twTotPathDel><twClkSkew dest = "0.866" src = "1.079">0.213</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.108</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>usr/reg_Rx_0_117</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X2Y8.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_2_OBUF</twSrcClk><twPathDel><twSite>RAMB36_X2Y8.DOBDO27</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twComp><twBEL>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y77.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.015</twDelInfo><twComp>usr/doutb_rx_0&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>usr/reg_Rx_0&lt;120&gt;</twComp><twBEL>usr/Mmux_addra_rx[2]_reg_Rx_0[319]_wide_mux_14_OUT2010</twBEL><twBEL>usr/reg_Rx_0_117</twBEL></twPathDel><twLogDel>2.146</twLogDel><twRouteDel>3.015</twRouteDel><twTotDel>5.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="503"><twConstPath anchorID="504" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.524</twSlack><twSrc BELType="RAM">usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">usr/reg_Rx_0_30</twDest><twTotPathDel>5.159</twTotPathDel><twClkSkew dest = "0.870" src = "1.079">0.209</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.108</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>usr/reg_Rx_0_30</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X2Y8.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FMC1_LA_P_2_OBUF</twSrcClk><twPathDel><twSite>RAMB36_X2Y8.DOBDO17</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twComp><twBEL>usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.056</twDelInfo><twComp>usr/doutb_rx_0&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>usr/reg_Rx_0&lt;31&gt;</twComp><twBEL>usr/Mmux_addra_rx[2]_reg_Rx_0[319]_wide_mux_14_OUT2341</twBEL><twBEL>usr/reg_Rx_0_30</twBEL></twPathDel><twLogDel>2.103</twLogDel><twRouteDel>3.056</twRouteDel><twTotDel>5.159</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_usr_dtc_top_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0 =
        PERIOD TIMEGRP
        &quot;usr_dtc_top_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0&quot;
        TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig
        / 0.166666667 HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="505"><twConstPath anchorID="506" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.012</twSlack><twSrc BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[350].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.240</twTotPathDel><twClkSkew dest = "0.832" src = "0.604">-0.228</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[350].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X12Y40.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.147</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iDATA&lt;353&gt;</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[350].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y7.DIBDI8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iDATA&lt;350&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y7.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.051</twLogDel><twRouteDel>0.291</twRouteDel><twTotDel>0.240</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twDestClk><twPctLog>-21.3</twPctLog><twPctRoute>121.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="507"><twConstPath anchorID="508" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.020</twSlack><twSrc BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[655].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.168</twTotPathDel><twClkSkew dest = "0.564" src = "0.416">-0.148</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[655].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X0Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iDATA&lt;652&gt;</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[655].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y8.DIPBDIP3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.251</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iDATA&lt;655&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y8.CLKBWRCLKL</twSite><twDelType>Trckd_DIPB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.251</twRouteDel><twTotDel>0.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twDestClk><twPctLog>-49.4</twPctLog><twPctRoute>149.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="509"><twConstPath anchorID="510" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.023</twSlack><twSrc BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[660].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.166</twTotPathDel><twClkSkew dest = "0.556" src = "0.413">-0.143</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[660].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X0Y28.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iDATA&lt;658&gt;</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[660].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y5.DIBDI20</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.249</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iDATA&lt;660&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y5.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.249</twRouteDel><twTotDel>0.166</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twDestClk><twPctLog>-50.0</twPctLog><twPctRoute>150.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="511"><twConstPath anchorID="512" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.023</twSlack><twSrc BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[703].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.163</twTotPathDel><twClkSkew dest = "0.550" src = "0.410">-0.140</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[703].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X0Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iDATA&lt;702&gt;</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[703].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y4.DIBDI26</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.246</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iDATA&lt;703&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y4.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.246</twRouteDel><twTotDel>0.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twDestClk><twPctLog>-50.9</twPctLog><twPctRoute>150.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="513"><twConstPath anchorID="514" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.023</twSlack><twSrc BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[642].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.176</twTotPathDel><twClkSkew dest = "0.564" src = "0.411">-0.153</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[642].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X8Y43.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iDATA&lt;640&gt;</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[642].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y8.DIBDI20</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iDATA&lt;642&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y8.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.259</twRouteDel><twTotDel>0.176</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twDestClk><twPctLog>-47.2</twPctLog><twPctRoute>147.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="515"><twConstPath anchorID="516" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.023</twSlack><twSrc BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[317].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.172</twTotPathDel><twClkSkew dest = "0.550" src = "0.401">-0.149</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[317].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X8Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iDATA&lt;317&gt;</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[317].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y4.DIBDI11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.255</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iDATA&lt;317&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y4.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.255</twRouteDel><twTotDel>0.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twDestClk><twPctLog>-48.3</twPctLog><twPctRoute>148.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="517"><twConstPath anchorID="518" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.023</twSlack><twSrc BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[603].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.171</twTotPathDel><twClkSkew dest = "0.559" src = "0.411">-0.148</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[603].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X4Y12.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iDATA&lt;604&gt;</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[603].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y2.DIBDI17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.223</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iDATA&lt;603&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y2.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.052</twLogDel><twRouteDel>0.223</twRouteDel><twTotDel>0.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twDestClk><twPctLog>-30.4</twPctLog><twPctRoute>130.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="519"><twConstPath anchorID="520" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.023</twSlack><twSrc BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[395].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.174</twTotPathDel><twClkSkew dest = "0.564" src = "0.413">-0.151</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[395].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X28Y32.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.148</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iDATA&lt;397&gt;</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[395].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y6.DIBDI24</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.224</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iDATA&lt;395&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y6.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.050</twLogDel><twRouteDel>0.224</twRouteDel><twTotDel>0.174</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twDestClk><twPctLog>-28.7</twPctLog><twPctRoute>128.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="521"><twConstPath anchorID="522" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.023</twSlack><twSrc BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[323].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.176</twTotPathDel><twClkSkew dest = "0.562" src = "0.409">-0.153</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[323].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X8Y30.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iDATA&lt;327&gt;</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[323].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y6.DIBDI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.228</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iDATA&lt;323&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y6.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.052</twLogDel><twRouteDel>0.228</twRouteDel><twTotDel>0.176</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twDestClk><twPctLog>-29.5</twPctLog><twPctRoute>129.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="523"><twConstPath anchorID="524" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.024</twSlack><twSrc BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[269].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.176</twTotPathDel><twClkSkew dest = "0.556" src = "0.404">-0.152</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[269].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X8Y25.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iDATA&lt;273&gt;</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[269].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y5.DIBDI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.228</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iDATA&lt;269&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y5.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.052</twLogDel><twRouteDel>0.228</twRouteDel><twTotDel>0.176</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twDestClk><twPctLog>-29.5</twPctLog><twPctRoute>129.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="525"><twConstPath anchorID="526" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.024</twSlack><twSrc BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[173].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.177</twTotPathDel><twClkSkew dest = "0.564" src = "0.411">-0.153</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[173].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X8Y1.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iDATA&lt;173&gt;</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[173].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y0.DIBDI11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.260</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iDATA&lt;173&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y0.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.260</twRouteDel><twTotDel>0.177</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twDestClk><twPctLog>-46.9</twPctLog><twPctRoute>146.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="527"><twConstPath anchorID="528" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.025</twSlack><twSrc BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.164</twTotPathDel><twClkSkew dest = "0.547" src = "0.408">-0.139</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y34.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iDATA&lt;406&gt;</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y6.DIBDI15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.216</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iDATA&lt;33&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y6.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.052</twLogDel><twRouteDel>0.216</twRouteDel><twTotDel>0.164</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">FMC1_LA_P_2_OBUF</twDestClk><twPctLog>-31.7</twPctLog><twPctRoute>131.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="529"><twPinLimitBanner>Component Switching Limit Checks: TS_usr_dtc_top_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0 =
        PERIOD TIMEGRP
        &quot;usr_dtc_top_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0&quot;
        TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig
        / 0.166666667 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="530" type="MINPERIOD" name="Trper_CLKB" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X1Y6.CLKBWRCLKL" clockNet="FMC1_LA_P_2_OBUF"/><twPinLimit anchorID="531" type="MINPERIOD" name="Trper_CLKB" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X0Y1.CLKBWRCLKL" clockNet="FMC1_LA_P_2_OBUF"/><twPinLimit anchorID="532" type="MINPERIOD" name="Trper_CLKB" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X0Y3.CLKBWRCLKL" clockNet="FMC1_LA_P_2_OBUF"/><twPinLimit anchorID="533" type="MINPERIOD" name="Trper_CLKB" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X0Y0.CLKBWRCLKL" clockNet="FMC1_LA_P_2_OBUF"/><twPinLimit anchorID="534" type="MINPERIOD" name="Trper_CLKB" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X2Y4.CLKBWRCLKL" clockNet="FMC1_LA_P_2_OBUF"/><twPinLimit anchorID="535" type="MINPERIOD" name="Trper_CLKB" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X0Y7.CLKBWRCLKL" clockNet="FMC1_LA_P_2_OBUF"/><twPinLimit anchorID="536" type="MINPERIOD" name="Trper_CLKB" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X0Y8.CLKBWRCLKL" clockNet="FMC1_LA_P_2_OBUF"/><twPinLimit anchorID="537" type="MINPERIOD" name="Trper_CLKA" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X2Y8.CLKARDCLKL" clockNet="FMC1_LA_P_2_OBUF"/><twPinLimit anchorID="538" type="MINPERIOD" name="Trper_CLKB" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X2Y8.CLKBWRCLKL" clockNet="FMC1_LA_P_2_OBUF"/><twPinLimit anchorID="539" type="MINPERIOD" name="Trper_CLKB" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X1Y1.CLKBWRCLKL" clockNet="FMC1_LA_P_2_OBUF"/><twPinLimit anchorID="540" type="MINPERIOD" name="Trper_CLKB" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X2Y7.CLKBWRCLKL" clockNet="FMC1_LA_P_2_OBUF"/><twPinLimit anchorID="541" type="MINPERIOD" name="Trper_CLKB" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X0Y4.CLKBWRCLKL" clockNet="FMC1_LA_P_2_OBUF"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="542"><twConstRollup name="TS_XPOINT1_CLK1_P" fullName="TS_XPOINT1_CLK1_P = PERIOD TIMEGRP &quot;XPOINT1_CLK1_P&quot; 25 ns HIGH 50%;" type="origin" depth="0" requirement="25.000" prefType="period" actual="1.700" actualRollup="4.212" errors="0" errorRollup="0" items="0" itemsRollup="2334"/><twConstRollup name="TS_XPOINT1_CLK1_N" fullName="TS_XPOINT1_CLK1_N = PERIOD TIMEGRP &quot;XPOINT1_CLK1_N&quot; TS_XPOINT1_CLK1_P PHASE         12.5 ns HIGH 50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="4.212" actualRollup="N/A" errors="0" errorRollup="0" items="2334" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="3" anchorID="543"><twConstRollup name="TS_XPOINT1_CLK3_P" fullName="TS_XPOINT1_CLK3_P = PERIOD TIMEGRP &quot;XPOINT1_CLK3_P&quot; 25 ns HIGH 50%;" type="origin" depth="0" requirement="25.000" prefType="period" actual="10.000" actualRollup="30.648" errors="0" errorRollup="45" items="0" itemsRollup="9137"/><twConstRollup name="TS_XPOINT1_CLK3_N" fullName="TS_XPOINT1_CLK3_N = PERIOD TIMEGRP &quot;XPOINT1_CLK3_N&quot; TS_XPOINT1_CLK3_P PHASE         12.5 ns HIGH 50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="10.000" actualRollup="30.648" errors="0" errorRollup="45" items="0" itemsRollup="9137"/><twConstRollup name="TS_usr_clkDiv_clkout1_0" fullName="TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout1_0&quot;         TS_XPOINT1_CLK3_N / 8 HIGH 50%;" type="child" depth="2" requirement="3.125" prefType="period" actual="3.831" actualRollup="N/A" errors="45" errorRollup="0" items="9105" itemsRollup="0"/><twConstRollup name="TS_usr_clkDiv_clkout0_0" fullName="TS_usr_clkDiv_clkout0_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout0_0&quot;         TS_XPOINT1_CLK3_N HIGH 50%;" type="child" depth="2" requirement="25.000" prefType="period" actual="1.429" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_usr_clkDiv_clkout2_0" fullName="TS_usr_clkDiv_clkout2_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout2_0&quot;         TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;" type="child" depth="2" requirement="25.000" prefType="period" actual="22.160" actualRollup="N/A" errors="0" errorRollup="0" items="32" itemsRollup="0"/><twConstRollup name="TS_usr_clkDiv_clkout1" fullName="TS_usr_clkDiv_clkout1 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout1&quot; TS_XPOINT1_CLK3_P         / 8 HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="2.500" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_usr_clkDiv_clkout0" fullName="TS_usr_clkDiv_clkout0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout0&quot; TS_XPOINT1_CLK3_P         HIGH 50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="1.429" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_usr_clkDiv_clkout2" fullName="TS_usr_clkDiv_clkout2 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout2&quot; TS_XPOINT1_CLK3_P         PHASE 18.75 ns HIGH 50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="1.429" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="5" anchorID="544"><twConstRollup name="TS_cdce_out0_p" fullName="TS_cdce_out0_p = PERIOD TIMEGRP &quot;CDCE_OUT0_P&quot; 4.1667 ns HIGH 50%;" type="origin" depth="0" requirement="4.167" prefType="period" actual="2.800" actualRollup="3.657" errors="0" errorRollup="0" items="0" itemsRollup="9655"/><twConstRollup name="TS_cdce_out0_n" fullName="TS_cdce_out0_n = PERIOD TIMEGRP &quot;CDCE_OUT0_N&quot; TS_cdce_out0_p PHASE 2.0833 ns         HIGH 50%;" type="child" depth="1" requirement="4.167" prefType="period" actual="3.657" actualRollup="1.711" errors="0" errorRollup="0" items="1194" itemsRollup="8461"/><twConstRollup name="TS_usr_txpll_mmcm_inst_pll_clkout0_0" fullName="TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP         &quot;usr_txpll_mmcm_inst_pll_clkout0_0&quot; TS_cdce_out0_n / 0.166666667 HIGH         50%;" type="child" depth="2" requirement="25.000" prefType="period" actual="10.266" actualRollup="N/A" errors="0" errorRollup="0" items="8461" itemsRollup="0"/><twConstRollup name="TS_usr_txpll_mmcm_inst_pll_clkout0" fullName="TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP         &quot;usr_txpll_mmcm_inst_pll_clkout0&quot; TS_cdce_out0_p / 0.166666667 HIGH         50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="2.222" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="7" anchorID="545"><twConstRollup name="TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig" fullName="TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig         = PERIOD TIMEGRP         &quot;usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/rx_wordclk_nobuff_sig&quot;         4.1667 ns HIGH 50%;" type="origin" depth="0" requirement="4.167" prefType="period" actual="4.011" actualRollup="1.147" errors="0" errorRollup="0" items="4177" itemsRollup="8779"/><twConstRollup name="TS_usr_dtc_top_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0" fullName="TS_usr_dtc_top_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0 =         PERIOD TIMEGRP         &quot;usr_dtc_top_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0&quot;         TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig         / 0.166666667 HIGH 50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="6.881" actualRollup="N/A" errors="0" errorRollup="0" items="8779" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="546">1</twUnmetConstCnt><twDataSheet anchorID="547" twNameLen="15"><twClk2SUList anchorID="548" twDestWidth="11"><twDest>CDCE_OUT0_N</twDest><twClk2SU><twSrc>CDCE_OUT0_N</twSrc><twRiseRise>10.266</twRiseRise></twClk2SU><twClk2SU><twSrc>CDCE_OUT0_P</twSrc><twRiseRise>10.266</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="549" twDestWidth="11"><twDest>CDCE_OUT0_P</twDest><twClk2SU><twSrc>CDCE_OUT0_N</twSrc><twRiseRise>10.266</twRiseRise></twClk2SU><twClk2SU><twSrc>CDCE_OUT0_P</twSrc><twRiseRise>10.266</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="550" twDestWidth="14"><twDest>XPOINT1_CLK1_N</twDest><twClk2SU><twSrc>XPOINT1_CLK1_N</twSrc><twRiseRise>4.212</twRiseRise></twClk2SU><twClk2SU><twSrc>XPOINT1_CLK1_P</twSrc><twRiseRise>4.212</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="551" twDestWidth="14"><twDest>XPOINT1_CLK1_P</twDest><twClk2SU><twSrc>XPOINT1_CLK1_N</twSrc><twRiseRise>4.212</twRiseRise></twClk2SU><twClk2SU><twSrc>XPOINT1_CLK1_P</twSrc><twRiseRise>4.212</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="552" twDestWidth="14"><twDest>XPOINT1_CLK3_N</twDest><twClk2SU><twSrc>XPOINT1_CLK3_N</twSrc><twRiseRise>3.831</twRiseRise></twClk2SU><twClk2SU><twSrc>XPOINT1_CLK3_P</twSrc><twRiseRise>3.831</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="553" twDestWidth="14"><twDest>XPOINT1_CLK3_P</twDest><twClk2SU><twSrc>XPOINT1_CLK3_N</twSrc><twRiseRise>3.831</twRiseRise></twClk2SU><twClk2SU><twSrc>XPOINT1_CLK3_P</twSrc><twRiseRise>3.831</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="554"><twErrCnt>45</twErrCnt><twScore>18144</twScore><twSetupScore>18144</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>34082</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>23736</twConnCnt></twConstCov><twStats anchorID="555"><twMinPer>22.160</twMinPer><twFootnote number="1" /><twMaxFreq>45.126</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Jul 20 16:32:24 2016 </twTimestamp></twFoot><twClientInfo anchorID="556"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 509 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
