#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Nov 22 15:29:46 2017
# Process ID: 3136
# Current directory: D:/simka/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log system_top_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source system_top_wrapper.tcl
# Log file: D:/simka/project_1/project_1.runs/synth_1/system_top_wrapper.vds
# Journal file: D:/simka/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system_top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/simka'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/simka' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is 'd:/simka/project_1/project_1.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
Command: synth_design -top system_top_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Synth 8-992] S_AXI_GP0_ACLK_temp is already implicitly declared earlier [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2701]
WARNING: [Synth 8-992] S_AXI_GP1_ACLK_temp is already implicitly declared earlier [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2702]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 360.660 ; gain = 189.230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_top_wrapper' [D:/simka/project_1/project_1.srcs/sources_1/bd/system_top/hdl/system_top_wrapper.vhd:48]
INFO: [Synth 8-3491] module 'system_top' declared at 'D:/simka/project_1/project_1.srcs/sources_1/bd/system_top/hdl/system_top.vhd:1638' bound to instance 'system_top_i' of component 'system_top' [D:/simka/project_1/project_1.srcs/sources_1/bd/system_top/hdl/system_top_wrapper.vhd:83]
INFO: [Synth 8-638] synthesizing module 'system_top' [D:/simka/project_1/project_1.srcs/sources_1/bd/system_top/hdl/system_top.vhd:1676]
INFO: [Synth 8-638] synthesizing module 'system_top_axi_interconnect_0_0' [D:/simka/project_1/project_1.srcs/sources_1/bd/system_top/hdl/system_top.vhd:881]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_13VSFJX' [D:/simka/project_1/project_1.srcs/sources_1/bd/system_top/hdl/system_top.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_13VSFJX' (1#1) [D:/simka/project_1/project_1.srcs/sources_1/bd/system_top/hdl/system_top.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1T5VXFF' [D:/simka/project_1/project_1.srcs/sources_1/bd/system_top/hdl/system_top.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1T5VXFF' (2#1) [D:/simka/project_1/project_1.srcs/sources_1/bd/system_top/hdl/system_top.vhd:162]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_J9QNG1' [D:/simka/project_1/project_1.srcs/sources_1/bd/system_top/hdl/system_top.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_J9QNG1' (3#1) [D:/simka/project_1/project_1.srcs/sources_1/bd/system_top/hdl/system_top.vhd:269]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_8WGG3B' [D:/simka/project_1/project_1.srcs/sources_1/bd/system_top/hdl/system_top.vhd:374]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_8WGG3B' (4#1) [D:/simka/project_1/project_1.srcs/sources_1/bd/system_top/hdl/system_top.vhd:374]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1U10WOS' [D:/simka/project_1/project_1.srcs/sources_1/bd/system_top/hdl/system_top.vhd:504]
INFO: [Synth 8-3491] module 'system_top_auto_pc_0' declared at 'd:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_auto_pc_0/synth/system_top_auto_pc_0.v:57' bound to instance 'auto_pc' of component 'system_top_auto_pc_0' [D:/simka/project_1/project_1.srcs/sources_1/bd/system_top/hdl/system_top.vhd:687]
INFO: [Synth 8-638] synthesizing module 'system_top_auto_pc_0' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_auto_pc_0/synth/system_top_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' (5#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' (6#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' (7#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' (8#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' (9#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' (10#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' (10#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' (11#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' (12#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' (13#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' (13#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' (13#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' (14#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (15#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' (16#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' (16#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' (16#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' (16#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (17#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' (18#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (18#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' (18#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' (18#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' (18#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' (18#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' (18#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (18#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' (18#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s' (19#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' (20#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_top_auto_pc_0' (21#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_auto_pc_0/synth/system_top_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1U10WOS' (22#1) [D:/simka/project_1/project_1.srcs/sources_1/bd/system_top/hdl/system_top.vhd:504]
INFO: [Synth 8-3491] module 'system_top_xbar_0' declared at 'd:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/synth/system_top_xbar_0.v:57' bound to instance 'xbar' of component 'system_top_xbar_0' [D:/simka/project_1/project_1.srcs/sources_1/bd/system_top/hdl/system_top.vhd:1500]
INFO: [Synth 8-638] synthesizing module 'system_top_xbar_0' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/synth/system_top_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100001111000001000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000000000011010000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 128'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100001111000001000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000000000011010000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001111000001111111111111111100000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000000000011011111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 5 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 4'b0000 
	Parameter P_M_AXILITE_MASK bound to: 4'b0000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 4 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100001111000001000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000000000011010000000000000000 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001111000001111111111111111100000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000000000011011111111111111111 
	Parameter C_TARGET_QUAL bound to: 5'b01111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000110100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (23#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (24#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (24#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (24#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' (25#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' (26#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' (27#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter' (28#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' (28#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (29#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (29#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (29#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (29#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' (29#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (29#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' (30#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' (31#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'system_top_xbar_0' (32#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/synth/system_top_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_top_axi_interconnect_0_0' (33#1) [D:/simka/project_1/project_1.srcs/sources_1/bd/system_top/hdl/system_top.vhd:881]
INFO: [Synth 8-3491] module 'system_top_clk_wiz_0_0' declared at 'd:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.v:69' bound to instance 'clk_wiz_0' of component 'system_top_clk_wiz_0_0' [D:/simka/project_1/project_1.srcs/sources_1/bd/system_top/hdl/system_top.vhd:2192]
INFO: [Synth 8-638] synthesizing module 'system_top_clk_wiz_0_0' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.v:69]
INFO: [Synth 8-638] synthesizing module 'system_top_clk_wiz_0_0_clk_wiz' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (34#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (35#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (36#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'system_top_clk_wiz_0_0_clk_wiz' (37#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-256] done synthesizing module 'system_top_clk_wiz_0_0' (38#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.v:69]
INFO: [Synth 8-3491] module 'system_top_head_ip_0_0' declared at 'd:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_head_ip_0_0/synth/system_top_head_ip_0_0.vhd:56' bound to instance 'head_ip_0' of component 'system_top_head_ip_0_0' [D:/simka/project_1/project_1.srcs/sources_1/bd/system_top/hdl/system_top.vhd:2199]
INFO: [Synth 8-638] synthesizing module 'system_top_head_ip_0_0' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_head_ip_0_0/synth/system_top_head_ip_0_0.vhd:89]
INFO: [Synth 8-3491] module 'head_ip' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip.vhd:29' bound to instance 'U0' of component 'head_ip' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_head_ip_0_0/synth/system_top_head_ip_0_0.vhd:154]
INFO: [Synth 8-638] synthesizing module 'head_ip' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip.vhd:62]
INFO: [Synth 8-3491] module 'head_ip_axi_lite' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_axi_lite.vhd:22' bound to instance 'u_head_ip_axi_lite_inst' of component 'head_ip_axi_lite' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip.vhd:367]
INFO: [Synth 8-638] synthesizing module 'head_ip_axi_lite' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_axi_lite.vhd:128]
INFO: [Synth 8-3491] module 'head_ip_addr_decoder' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_addr_decoder.vhd:22' bound to instance 'u_head_ip_addr_decoder_inst' of component 'head_ip_addr_decoder' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_axi_lite.vhd:340]
INFO: [Synth 8-638] synthesizing module 'head_ip_addr_decoder' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_addr_decoder.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'head_ip_addr_decoder' (39#1) [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_addr_decoder.vhd:114]
INFO: [Synth 8-3491] module 'head_ip_axi_lite_module' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_axi_lite_module.vhd:22' bound to instance 'u_head_ip_axi_lite_module_inst' of component 'head_ip_axi_lite_module' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_axi_lite.vhd:430]
INFO: [Synth 8-638] synthesizing module 'head_ip_axi_lite_module' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_axi_lite_module.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'head_ip_axi_lite_module' (40#1) [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_axi_lite_module.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'head_ip_axi_lite' (41#1) [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_axi_lite.vhd:128]
INFO: [Synth 8-3491] module 'head_ip_dut' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_dut.vhd:22' bound to instance 'u_head_ip_dut_inst' of component 'head_ip_dut' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip.vhd:471]
INFO: [Synth 8-638] synthesizing module 'head_ip_dut' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_dut.vhd:117]
INFO: [Synth 8-3491] module 'head_ip_src_head' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_head.vhd:56' bound to instance 'u_head_ip_src_head' of component 'head_ip_src_head' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_dut.vhd:239]
INFO: [Synth 8-638] synthesizing module 'head_ip_src_head' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_head.vhd:151]
INFO: [Synth 8-3491] module 'head_ip_src_DEMUX' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_DEMUX.vhd:22' bound to instance 'u_DEMUX' of component 'head_ip_src_DEMUX' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_head.vhd:529]
INFO: [Synth 8-638] synthesizing module 'head_ip_src_DEMUX' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_DEMUX.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'head_ip_src_DEMUX' (42#1) [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_DEMUX.vhd:36]
INFO: [Synth 8-3491] module 'head_ip_src_Interface' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Interface.vhd:22' bound to instance 'u_Interface' of component 'head_ip_src_Interface' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_head.vhd:541]
INFO: [Synth 8-638] synthesizing module 'head_ip_src_Interface' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Interface.vhd:35]
INFO: [Synth 8-3491] module 'head_ip_src_ColdStop2' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_ColdStop2.vhd:22' bound to instance 'u_ColdStop2' of component 'head_ip_src_ColdStop2' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Interface.vhd:134]
INFO: [Synth 8-638] synthesizing module 'head_ip_src_ColdStop2' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_ColdStop2.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'head_ip_src_ColdStop2' (43#1) [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_ColdStop2.vhd:35]
INFO: [Synth 8-3491] module 'head_ip_src_ColdStart' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_ColdStart.vhd:22' bound to instance 'u_ColdStart' of component 'head_ip_src_ColdStart' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Interface.vhd:145]
INFO: [Synth 8-638] synthesizing module 'head_ip_src_ColdStart' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_ColdStart.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'head_ip_src_ColdStart' (44#1) [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_ColdStart.vhd:36]
INFO: [Synth 8-3491] module 'head_ip_src_Head2' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Head2.vhd:22' bound to instance 'u_Head2' of component 'head_ip_src_Head2' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Interface.vhd:157]
INFO: [Synth 8-638] synthesizing module 'head_ip_src_Head2' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Head2.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'head_ip_src_Head2' (45#1) [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Head2.vhd:36]
INFO: [Synth 8-3491] module 'head_ip_src_Swith_signal2' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Swith_signal2.vhd:22' bound to instance 'u_Swith_signal2' of component 'head_ip_src_Swith_signal2' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Interface.vhd:169]
INFO: [Synth 8-638] synthesizing module 'head_ip_src_Swith_signal2' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Swith_signal2.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'head_ip_src_Swith_signal2' (46#1) [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Swith_signal2.vhd:33]
INFO: [Synth 8-3491] module 'head_ip_src_MUX2' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_MUX2.vhd:22' bound to instance 'u_MUX2' of component 'head_ip_src_MUX2' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Interface.vhd:178]
INFO: [Synth 8-638] synthesizing module 'head_ip_src_MUX2' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_MUX2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'head_ip_src_MUX2' (47#1) [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_MUX2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'head_ip_src_Interface' (48#1) [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Interface.vhd:35]
INFO: [Synth 8-3491] module 'head_ip_src_Transmit' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Transmit.vhd:22' bound to instance 'u_Transmit' of component 'head_ip_src_Transmit' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_head.vhd:552]
INFO: [Synth 8-638] synthesizing module 'head_ip_src_Transmit' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Transmit.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'head_ip_src_Transmit' (49#1) [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Transmit.vhd:37]
INFO: [Synth 8-3491] module 'head_ip_src_MUX' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_MUX.vhd:22' bound to instance 'u_MUX' of component 'head_ip_src_MUX' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_head.vhd:565]
INFO: [Synth 8-638] synthesizing module 'head_ip_src_MUX' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_MUX.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'head_ip_src_MUX' (50#1) [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_MUX.vhd:38]
INFO: [Synth 8-3491] module 'head_ip_src_Manager' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Manager.vhd:23' bound to instance 'u_Manager' of component 'head_ip_src_Manager' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_head.vhd:579]
INFO: [Synth 8-638] synthesizing module 'head_ip_src_Manager' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Manager.vhd:120]
INFO: [Synth 8-3491] module 'head_ip_src_signal_edg' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_signal_edg.vhd:22' bound to instance 'u_signal_edg7' of component 'head_ip_src_signal_edg' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Manager.vhd:465]
INFO: [Synth 8-638] synthesizing module 'head_ip_src_signal_edg' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_signal_edg.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'head_ip_src_signal_edg' (51#1) [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_signal_edg.vhd:32]
INFO: [Synth 8-3491] module 'head_ip_src_signal_edg' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_signal_edg.vhd:22' bound to instance 'u_signal_edg10' of component 'head_ip_src_signal_edg' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Manager.vhd:473]
INFO: [Synth 8-3491] module 'head_ip_src_signal_edg' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_signal_edg.vhd:22' bound to instance 'u_signal_edg8' of component 'head_ip_src_signal_edg' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Manager.vhd:481]
INFO: [Synth 8-3491] module 'head_ip_src_signal_edg' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_signal_edg.vhd:22' bound to instance 'u_signal_edg1' of component 'head_ip_src_signal_edg' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Manager.vhd:489]
INFO: [Synth 8-3491] module 'head_ip_src_signal_edg' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_signal_edg.vhd:22' bound to instance 'u_signal_edg9' of component 'head_ip_src_signal_edg' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Manager.vhd:497]
INFO: [Synth 8-3491] module 'head_ip_src_signal_edg' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_signal_edg.vhd:22' bound to instance 'u_signal_edg12' of component 'head_ip_src_signal_edg' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Manager.vhd:505]
INFO: [Synth 8-3491] module 'head_ip_src_signal_edg' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_signal_edg.vhd:22' bound to instance 'u_signal_edg2' of component 'head_ip_src_signal_edg' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Manager.vhd:513]
INFO: [Synth 8-3491] module 'head_ip_src_Atomic_Subsystem' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Atomic_Subsystem.vhd:22' bound to instance 'u_Atomic_Subsystem' of component 'head_ip_src_Atomic_Subsystem' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Manager.vhd:521]
INFO: [Synth 8-638] synthesizing module 'head_ip_src_Atomic_Subsystem' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Atomic_Subsystem.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'head_ip_src_Atomic_Subsystem' (52#1) [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Atomic_Subsystem.vhd:97]
INFO: [Synth 8-3491] module 'head_ip_src_signal_edg' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_signal_edg.vhd:22' bound to instance 'u_signal_edg' of component 'head_ip_src_signal_edg' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Manager.vhd:594]
INFO: [Synth 8-3491] module 'head_ip_src_signal_edg' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_signal_edg.vhd:22' bound to instance 'u_signal_edg4' of component 'head_ip_src_signal_edg' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Manager.vhd:602]
INFO: [Synth 8-3491] module 'head_ip_src_signal_edg' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_signal_edg.vhd:22' bound to instance 'u_signal_edg3' of component 'head_ip_src_signal_edg' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Manager.vhd:610]
INFO: [Synth 8-3491] module 'head_ip_src_signal_edg' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_signal_edg.vhd:22' bound to instance 'u_signal_edg11' of component 'head_ip_src_signal_edg' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Manager.vhd:618]
INFO: [Synth 8-256] done synthesizing module 'head_ip_src_Manager' (53#1) [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Manager.vhd:120]
INFO: [Synth 8-3491] module 'head_ip_src_Reciver' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Reciver.vhd:22' bound to instance 'u_Reciver' of component 'head_ip_src_Reciver' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_head.vhd:674]
INFO: [Synth 8-638] synthesizing module 'head_ip_src_Reciver' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Reciver.vhd:42]
INFO: [Synth 8-3491] module 'head_ip_src_signal_edg' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_signal_edg.vhd:22' bound to instance 'u_signal_edg5' of component 'head_ip_src_signal_edg' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Reciver.vhd:296]
INFO: [Synth 8-3491] module 'head_ip_src_signal_edg' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_signal_edg.vhd:22' bound to instance 'u_signal_edg' of component 'head_ip_src_signal_edg' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Reciver.vhd:304]
INFO: [Synth 8-3491] module 'head_ip_src_signal_edg' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_signal_edg.vhd:22' bound to instance 'u_signal_edg6' of component 'head_ip_src_signal_edg' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Reciver.vhd:312]
INFO: [Synth 8-256] done synthesizing module 'head_ip_src_Reciver' (54#1) [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Reciver.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'head_ip_src_head' (55#1) [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_head.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'head_ip_dut' (56#1) [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_dut.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'head_ip' (57#1) [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'system_top_head_ip_0_0' (58#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_head_ip_0_0/synth/system_top_head_ip_0_0.vhd:89]
INFO: [Synth 8-3491] module 'system_top_head_ip_1_0' declared at 'd:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_head_ip_1_0/synth/system_top_head_ip_1_0.vhd:56' bound to instance 'head_ip_1' of component 'system_top_head_ip_1_0' [D:/simka/project_1/project_1.srcs/sources_1/bd/system_top/hdl/system_top.vhd:2230]
INFO: [Synth 8-638] synthesizing module 'system_top_head_ip_1_0' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_head_ip_1_0/synth/system_top_head_ip_1_0.vhd:89]
INFO: [Synth 8-3491] module 'head_ip' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip.vhd:29' bound to instance 'U0' of component 'head_ip' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_head_ip_1_0/synth/system_top_head_ip_1_0.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'system_top_head_ip_1_0' (59#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_head_ip_1_0/synth/system_top_head_ip_1_0.vhd:89]
INFO: [Synth 8-3491] module 'system_top_proc_sys_reset_0_0' declared at 'd:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/synth/system_top_proc_sys_reset_0_0.vhd:59' bound to instance 'proc_sys_reset_0' of component 'system_top_proc_sys_reset_0_0' [D:/simka/project_1/project_1.srcs/sources_1/bd/system_top/hdl/system_top.vhd:2261]
INFO: [Synth 8-638] synthesizing module 'system_top_proc_sys_reset_0_0' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/synth/system_top_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/synth/system_top_proc_sys_reset_0_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (60#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (61#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (62#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (63#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (64#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (65#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'system_top_proc_sys_reset_0_0' (66#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/synth/system_top_proc_sys_reset_0_0.vhd:74]
INFO: [Synth 8-3491] module 'system_top_processing_system7_0_0' declared at 'd:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/synth/system_top_processing_system7_0_0.v:57' bound to instance 'processing_system7_0' of component 'system_top_processing_system7_0_0' [D:/simka/project_1/project_1.srcs/sources_1/bd/system_top/hdl/system_top.vhd:2274]
INFO: [Synth 8-638] synthesizing module 'system_top_processing_system7_0_0' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/synth/system_top_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 2 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1328]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1329]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (67#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-256] done synthesizing module 'PS7' (68#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-638] synthesizing module 'xlnx_axi_wrshim_unwrap' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter AD_WIDTH bound to: 32 - type: integer 
	Parameter D_WIDTH bound to: 32 - type: integer 
	Parameter AXI_WRSHIM_APB_SYNC_LEVELS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlnx_axi_wrshim_unwrap' (69#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (70#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/synth/system_top_processing_system7_0_0.v:349]
INFO: [Synth 8-256] done synthesizing module 'system_top_processing_system7_0_0' (71#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/synth/system_top_processing_system7_0_0.v:57]
INFO: [Synth 8-3491] module 'system_top_switch_IO_0_0' declared at 'd:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_switch_IO_0_0/synth/system_top_switch_IO_0_0.vhd:56' bound to instance 'switch_IO_0' of component 'system_top_switch_IO_0_0' [D:/simka/project_1/project_1.srcs/sources_1/bd/system_top/hdl/system_top.vhd:2356]
INFO: [Synth 8-638] synthesizing module 'system_top_switch_IO_0_0' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_switch_IO_0_0/synth/system_top_switch_IO_0_0.vhd:96]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'switch_IO_v1_0' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:7' bound to instance 'U0' of component 'switch_IO_v1_0' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_switch_IO_0_0/synth/system_top_switch_IO_0_0.vhd:172]
INFO: [Synth 8-638] synthesizing module 'switch_IO_v1_0' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:77]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'switch_IO_v1_0_S00_AXI' declared at 'd:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0_S00_AXI.vhd:5' bound to instance 'switch_IO_v1_0_S00_AXI_inst' of component 'switch_IO_v1_0_S00_AXI' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
INFO: [Synth 8-638] synthesizing module 'switch_IO_v1_0_S00_AXI' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0_S00_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0_S00_AXI.vhd:224]
INFO: [Synth 8-226] default block is never used [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0_S00_AXI.vhd:354]
WARNING: [Synth 8-614] signal 'DATAOUT' is read in the process but is not in the sensitivity list [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0_S00_AXI.vhd:349]
INFO: [Synth 8-256] done synthesizing module 'switch_IO_v1_0_S00_AXI' (72#1) [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0_S00_AXI.vhd:90]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_inst_SIM1' to cell 'OBUFT' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:163]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUF_inst_SIM1' to cell 'IBUF' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:171]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_inst_SIM2' to cell 'OBUFT' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:178]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUF_inst_SIM2' to cell 'IBUF' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:186]
WARNING: [Synth 8-3848] Net STATUS in module/entity switch_IO_v1_0 does not have driver. [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'switch_IO_v1_0' (73#1) [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'system_top_switch_IO_0_0' (74#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_switch_IO_0_0/synth/system_top_switch_IO_0_0.vhd:96]
INFO: [Synth 8-3491] module 'system_top_xlconcat_0_0' declared at 'd:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_xlconcat_0_0/synth/system_top_xlconcat_0_0.vhd:59' bound to instance 'xlconcat_0' of component 'system_top_xlconcat_0_0' [D:/simka/project_1/project_1.srcs/sources_1/bd/system_top/hdl/system_top.vhd:2394]
INFO: [Synth 8-638] synthesizing module 'system_top_xlconcat_0_0' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_xlconcat_0_0/synth/system_top_xlconcat_0_0.vhd:67]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'xlconcat' declared at 'd:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.vhd:27' bound to instance 'U0' of component 'xlconcat' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_xlconcat_0_0/synth/system_top_xlconcat_0_0.vhd:151]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.vhd:100]
	Parameter NUM_PORTS bound to: 2 - type: integer 
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (75#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'system_top_xlconcat_0_0' (76#1) [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_xlconcat_0_0/synth/system_top_xlconcat_0_0.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'system_top' (77#1) [D:/simka/project_1/project_1.srcs/sources_1/bd/system_top/hdl/system_top.vhd:1676]
INFO: [Synth 8-256] done synthesizing module 'system_top_wrapper' (78#1) [D:/simka/project_1/project_1.srcs/sources_1/bd/system_top/hdl/system_top_wrapper.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 493.848 ; gain = 322.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[31] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[30] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[29] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[28] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[27] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[26] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[25] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[24] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[23] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[22] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[21] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[20] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[19] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[18] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[17] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[16] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[15] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[14] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[13] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[12] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[11] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[10] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[9] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[8] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[7] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[6] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[5] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[4] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[3] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[2] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[1] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
WARNING: [Synth 8-3295] tying undriven pin switch_IO_v1_0_S00_AXI_inst:DATAOUT[0] to constant 0 [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/switch_io_v1_0/hdl/switch_IO_v1_0.vhd:131]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 493.848 ; gain = 322.418
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'system_top_i/clk_wiz_0/inst/clkin1_ibufg' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0_clk_wiz.v:79]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0_board.xdc] for cell 'system_top_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0_board.xdc] for cell 'system_top_i/clk_wiz_0/inst'
Parsing XDC File [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc] for cell 'system_top_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc] for cell 'system_top_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0_board.xdc] for cell 'system_top_i/proc_sys_reset_0'
Finished Parsing XDC File [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0_board.xdc] for cell 'system_top_i/proc_sys_reset_0'
Parsing XDC File [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0.xdc] for cell 'system_top_i/proc_sys_reset_0'
Finished Parsing XDC File [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0.xdc] for cell 'system_top_i/proc_sys_reset_0'
Parsing XDC File [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/system_top_processing_system7_0_0.xdc] for cell 'system_top_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/system_top_processing_system7_0_0.xdc] for cell 'system_top_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/system_top_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/simka/project_1/project_1.srcs/constrs_1/new/Pin.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED0'. [D:/simka/project_1/project_1.srcs/constrs_1/new/Pin.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/simka/project_1/project_1.srcs/constrs_1/new/Pin.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED0'. [D:/simka/project_1/project_1.srcs/constrs_1/new/Pin.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/simka/project_1/project_1.srcs/constrs_1/new/Pin.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DETECT'. [D:/simka/project_1/project_1.srcs/constrs_1/new/Pin.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/simka/project_1/project_1.srcs/constrs_1/new/Pin.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DETECT'. [D:/simka/project_1/project_1.srcs/constrs_1/new/Pin.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/simka/project_1/project_1.srcs/constrs_1/new/Pin.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/simka/project_1/project_1.srcs/constrs_1/new/Pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/simka/project_1/project_1.srcs/constrs_1/new/Pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/simka/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/simka/project_1/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/simka/project_1/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 773.910 ; gain = 0.047
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:55 ; elapsed = 00:01:07 . Memory (MB): peak = 773.910 ; gain = 602.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:55 ; elapsed = 00:01:07 . Memory (MB): peak = 773.910 ; gain = 602.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for system_top_i/clk_wiz_0/inst. (constraint file  D:/simka/project_1/project_1.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true for system_top_i/processing_system7_0/inst. (constraint file  D:/simka/project_1/project_1.runs/synth_1/dont_touch.xdc, line 56).
Applied set_property DONT_TOUCH = true for system_top_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/head_ip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/head_ip_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/switch_IO_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:08 . Memory (MB): peak = 773.910 ; gain = 602.480
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "decode_sel_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_Out8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_Out7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_Out6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_Out5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_Out4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_Out3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_Out2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_Out1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_axi_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_comanda" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_17" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_18" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_19" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_21" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_22" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_23" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_24" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_25" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_26" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_27" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_28" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_29" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_30" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_31" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_32" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_33" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_34" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_35" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_36" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_37" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_38" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_39" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_40" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_41" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_42" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_43" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_44" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_45" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_46" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_47" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_48" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_49" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_50" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_51" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_52" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_53" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_54" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_55" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_56" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_57" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_58" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_59" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_60" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_61" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_62" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_63" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_data_in_64" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_Time_transition" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_Time_pause" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_Time_reciv" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_Time_transmit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_Time_interval" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI4_Lite_BVALID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI4_Lite_RVALID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'SA2_out1_reg' into 'SA3_out1_reg' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_ColdStop2.vhd:361]
INFO: [Synth 8-5546] ROM "Compare_To_Constant4_out1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "HDL_Counter1_stepreg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Compare_To_Constant3_out1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Compare_To_Constant2_out1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Compare_To_Constant_out1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "HDL_Counter_stepreg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Compare_To_Constant1_out1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Compare_To_Constant5_out1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'SA3_out1_reg' into 'SA2_out1_reg' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_ColdStart.vhd:450]
INFO: [Synth 8-5546] ROM "Compare_To_Constant4_out1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "HDL_Counter1_stepreg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Compare_To_Constant2_out1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Compare_To_Constant3_out1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Compare_To_Constant_out1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "HDL_Counter_stepreg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Compare_To_Constant5_out1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Compare_To_Constant1_out1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Compare_To_Constant1_out1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Compare_To_Constant7_out1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Compare_To_Constant5_out1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Compare_To_Constant2_out1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Compare_To_Constant1_out1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Compare_To_Constant7_out1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Compare_To_Constant5_out1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Compare_To_Constant2_out1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Index_Vector_DATA_out1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Switch4_out1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Compare_To_Constant_out1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Compare_To_Constant1_out1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Compare_To_Constant_out1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Compare_To_Constant2_out1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Counter_4_stepreg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "adres_Transmite_out1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Compare_To_Constant_out1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'Unit_Delay_Enabled_Resettable15_switch_delay_reg[7:0]' into 'Unit_Delay_Enabled_Resettable28_switch_delay_reg[7:0]' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Manager.vhd:771]
INFO: [Synth 8-5546] ROM "Compare_To_Constant19_out1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Compare_To_Constant22_out1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "HDL_Counter12_stepreg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Compare_To_Constant13_out1" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "Compare_To_Constant10_out1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Compare_To_Constant9_out1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Compare_To_Constant26_out1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Compare_To_Constant32_out1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Compare_To_Constant30_out1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Compare_To_Constant2_out1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Compare_To_Constant4_out1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "HDL_Counter2_stepreg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Compare_To_Constant19_out1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Compare_To_Constant18_out1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Compare_To_Constant5_out1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Compare_To_Constant6_out1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Compare_To_Constant7_out1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Compare_To_Constant8_out1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Compare_To_Constant9_out1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Compare_To_Constant14_out1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Compare_To_Constant10_out1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Compare_To_Constant11_out1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-5544] ROM "address_offset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:12 . Memory (MB): peak = 773.910 ; gain = 602.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |system_top_clk_wiz_0_0_clk_wiz__GC0 |           1|         4|
|2     |head_ip                             |           2|     23402|
|3     |switch_IO_v1_0__GC0                 |           1|       540|
|4     |system_top__GC0                     |           1|      4028|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
	   3 Input     20 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 20    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 58    
	   8 Input      1 Bit         XORs := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 450   
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 7     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 100   
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 26    
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 236   
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 301   
	   3 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 6     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 102   
	   8 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 27    
	   2 Input      4 Bit        Muxes := 35    
	   2 Input      3 Bit        Muxes := 11    
	   3 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 21    
	   4 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 482   
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module head_ip_addr_decoder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 71    
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 80    
Module head_ip_axi_lite_module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 3     
Module head_ip_src_ColdStop2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module head_ip_src_ColdStart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module head_ip_src_Head2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module head_ip_src_Swith_signal2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module head_ip_src_MUX2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module head_ip_src_Transmit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module head_ip_src_MUX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module head_ip_src_signal_edg__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module head_ip_src_signal_edg__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module head_ip_src_signal_edg__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module head_ip_src_signal_edg__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module head_ip_src_signal_edg__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module head_ip_src_signal_edg__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module head_ip_src_signal_edg__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module head_ip_src_Atomic_Subsystem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 64    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 128   
Module head_ip_src_signal_edg__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module head_ip_src_signal_edg__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module head_ip_src_signal_edg__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module head_ip_src_signal_edg 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module head_ip_src_Manager 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 5     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 19    
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 18    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   3 Input      1 Bit        Muxes := 10    
Module head_ip_src_signal_edg__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module head_ip_src_signal_edg__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module head_ip_src_signal_edg__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module head_ip_src_Reciver 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 11    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 55    
	   3 Input      1 Bit        Muxes := 1     
Module head_ip_src_head 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 71    
	                1 Bit    Registers := 1     
Module switch_IO_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module switch_IO_v1_0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module axi_protocol_converter_v2_1_7_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_7_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_7_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_7_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_7_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_8_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module axi_crossbar_v2_1_8_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_8_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_8_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_8_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_register_slice_v2_1_7_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_8_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module xlnx_axi_wrshim_unwrap__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module xlnx_axi_wrshim_unwrap 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:00 ; elapsed = 00:01:13 . Memory (MB): peak = 773.910 ; gain = 602.480
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "u_ColdStop2/Compare_To_Constant3_out1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "u_ColdStop2/Compare_To_Constant1_out1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "u_ColdStop2/Compare_To_Constant_out1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "u_ColdStop2/Compare_To_Constant2_out1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "u_ColdStart/Compare_To_Constant3_out1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "u_ColdStart/Compare_To_Constant2_out1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "u_ColdStart/Compare_To_Constant1_out1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "u_ColdStart/Compare_To_Constant_out1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'Delay16_out1_reg' into 'u_signal_edg8/Delay4_out1_reg' [d:/simka/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/head_ip_v1_0/hdl/vhdl/head_ip_src_Manager.vhd:655]
INFO: [Synth 8-5545] ROM "Compare_To_Constant22_out1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Compare_To_Constant26_out1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Compare_To_Constant19_out1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Compare_To_Constant32_out1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Compare_To_Constant30_out1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/simka/project_1/project_1.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:16 . Memory (MB): peak = 773.910 ; gain = 602.480
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:03 ; elapsed = 00:01:16 . Memory (MB): peak = 773.910 ; gain = 602.480

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |system_top_clk_wiz_0_0_clk_wiz__GC0 |           1|         4|
|2     |head_ip                             |           2|     22872|
|3     |switch_IO_v1_0__GC0                 |           1|       473|
|4     |system_top__GC0                     |           1|      4161|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_Head2/Delay_out1_reg ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay1_out1_reg '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay11_out1_reg[3] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Transmit/Delay2_out1_reg[3] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay11_out1_reg[4] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Transmit/Delay2_out1_reg[4] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay11_out1_reg[5] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Transmit/Delay2_out1_reg[5] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay11_out1_reg[6] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Transmit/Delay2_out1_reg[6] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay11_out1_reg[2] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Transmit/Delay2_out1_reg[2] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay11_out1_reg[1] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Transmit/Delay2_out1_reg[1] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay11_out1_reg[0] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Transmit/Delay2_out1_reg[0] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/adr_IN_1_reg[2] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Transmit/Delay1_out1_reg[2] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/adr_IN_1_reg[0] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Transmit/Delay1_out1_reg[0] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/adr_IN_1_reg[6] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Transmit/Delay1_out1_reg[6] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/adr_IN_1_reg[4] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Transmit/Delay1_out1_reg[4] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/adr_IN_1_reg[3] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Transmit/Delay1_out1_reg[3] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/adr_IN_1_reg[1] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Transmit/Delay1_out1_reg[1] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/adr_IN_1_reg[5] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Transmit/Delay1_out1_reg[5] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/adr_IN_1_reg[7] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Transmit/Delay1_out1_reg[7] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter2_stepreg_reg[2] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter2_stepreg_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter2_stepreg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter_stepreg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter_stepreg_reg[2] )
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[1] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[2] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[2] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[3] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[3] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[4] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[4] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[5] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[5] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[10] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[6] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[7] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[7] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[8] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[8] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[9] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[9] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[13] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[10] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[11] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[11] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[12] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[12] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[15] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[13] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[14] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[14] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[16] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[15] )
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[16] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[17] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[17] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[18] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[18] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[19] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[19] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[20] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[20] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[21] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[21] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[22] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[22] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[23] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[23] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[24] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[24] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[25] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[25] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[26] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[26] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[27] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[27] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[28] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[28] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[29] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[29] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[30] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[30] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStart/HDL_Counter1_stepreg_reg[31] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[1] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[2] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[2] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[3] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[3] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[4] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[4] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[5] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[5] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[10] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[6] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[7] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[7] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[8] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[8] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[9] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[9] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[13] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[10] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[11] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[11] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[12] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[12] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[15] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[13] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[14] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[14] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[16] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[15] )
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[16] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[17] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[17] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[18] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[18] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[19] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[19] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[20] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[20] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[21] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[21] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[22] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[22] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[23] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[23] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[24] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[24] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[25] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[25] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[26] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[26] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[27] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[27] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[28] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[28] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[29] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[29] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[30] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[30] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_ColdStop2/HDL_Counter1_stepreg_reg[31] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_Head2/SA1_out1_reg[2] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_Head2/SA1_out1_reg[1] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_Head2/SA1_out1_reg[3] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_Head2/SA1_out1_reg[1] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_Head2/SA1_out1_reg[1] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_Head2/SA1_out1_reg[4] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_Head2/SA1_out1_reg[7] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_Head2/SA1_out1_reg[4] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_Head2/SA1_out1_reg[6] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_Head2/SA1_out1_reg[4] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_Head2/SA1_out1_reg[4] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_Head2/SA1_out1_reg[5] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Interface/u_Head2/SA1_out1_reg[5] )
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[4] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[5] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[5] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[6] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[6] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[7] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[7] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[8] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[8] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[9] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[9] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[10] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[10] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[11] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[11] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[12] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[12] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[13] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[13] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[14] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[14] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[15] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[15] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[16] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[16] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[17] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[17] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[18] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[18] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[19] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[19] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[20] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[20] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[21] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[21] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[22] '
INFO: [Synth 8-3886] merging instance 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[22] ' (FDCE) to 'head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[23] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Unit_Delay_Enabled_Resettable26_switch_delay_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay6_out1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay6_out1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay6_out1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay6_out1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay6_out1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay6_out1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay6_out1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay6_out1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay6_out1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay6_out1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay6_out1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay6_out1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay6_out1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay6_out1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay6_out1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay6_out1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay8_out1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay8_out1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay8_out1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay8_out1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay8_out1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay8_out1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay8_out1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay8_out1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay8_out1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay5_out1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay1_out1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay1_out1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay1_out1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay1_out1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay1_out1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay1_out1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay1_out1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay3_out1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay3_out1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay3_out1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay3_out1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay3_out1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay2_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay3_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_MUX/Delay3_out1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/HDL_Counter12_stepreg_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (head_ip:/\u_head_ip_dut_inst/u_head_ip_src_head/u_Transmit/Counter_4_stepreg_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/waddr_reg[1] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/waddr_reg[0] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_comanda_reg[31] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_comanda_reg[30] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_comanda_reg[29] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_comanda_reg[28] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_comanda_reg[27] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_comanda_reg[26] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_comanda_reg[25] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_comanda_reg[24] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_comanda_reg[23] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_comanda_reg[22] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_comanda_reg[21] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_comanda_reg[11] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_1_reg[31] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_1_reg[30] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_1_reg[29] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_1_reg[28] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_1_reg[27] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_1_reg[26] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_1_reg[25] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_1_reg[24] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_1_reg[23] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_1_reg[22] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_1_reg[21] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_1_reg[20] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_1_reg[19] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_1_reg[18] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_1_reg[17] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_1_reg[16] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_1_reg[15] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_1_reg[14] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_1_reg[13] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_1_reg[12] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_1_reg[11] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_1_reg[10] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_1_reg[9] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_1_reg[8] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_2_reg[31] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_2_reg[30] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_2_reg[29] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_2_reg[28] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_2_reg[27] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_2_reg[26] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_2_reg[25] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_2_reg[24] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_2_reg[23] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_2_reg[22] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_2_reg[21] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_2_reg[20] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_2_reg[19] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_2_reg[18] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_2_reg[17] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_2_reg[16] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_2_reg[15] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_2_reg[14] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_2_reg[13] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_2_reg[12] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_2_reg[11] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_2_reg[10] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_2_reg[9] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_2_reg[8] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_3_reg[31] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_3_reg[30] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_3_reg[29] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_3_reg[28] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_3_reg[27] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_3_reg[26] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_3_reg[25] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_3_reg[24] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_3_reg[23] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_3_reg[22] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_3_reg[21] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_3_reg[20] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_3_reg[19] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_3_reg[18] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_3_reg[17] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_3_reg[16] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_3_reg[15] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_3_reg[14] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_3_reg[13] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_3_reg[12] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_3_reg[11] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_3_reg[10] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_3_reg[9] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_3_reg[8] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_4_reg[31] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_4_reg[30] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_4_reg[29] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_4_reg[28] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_4_reg[27] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_4_reg[26] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_4_reg[25] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_4_reg[24] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_4_reg[23] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_4_reg[22] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_4_reg[21] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_4_reg[20] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_4_reg[19] ) is unused and will be removed from module head_ip.
WARNING: [Synth 8-3332] Sequential element (\u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_4_reg[18] ) is unused and will be removed from module head_ip.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:29 . Memory (MB): peak = 773.910 ; gain = 602.480
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:15 ; elapsed = 00:01:29 . Memory (MB): peak = 773.910 ; gain = 602.480

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |system_top_clk_wiz_0_0_clk_wiz__GC0 |           1|         4|
|2     |head_ip                             |           2|      7543|
|3     |switch_IO_v1_0__GC0                 |           1|       246|
|4     |system_top__GC0                     |           1|      3152|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_top_i/clk_wiz_0/inst/clk_in1' to pin 'processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O'
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:40 . Memory (MB): peak = 880.715 ; gain = 709.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:44 . Memory (MB): peak = 944.531 ; gain = 773.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |system_top_clk_wiz_0_0_clk_wiz__GC0 |           1|         4|
|2     |head_ip                             |           2|      7543|
|3     |switch_IO_v1_0__GC0                 |           1|       246|
|4     |system_top__GC0                     |           1|      3152|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:34 ; elapsed = 00:01:48 . Memory (MB): peak = 944.531 ; gain = 773.102
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:34 ; elapsed = 00:01:48 . Memory (MB): peak = 944.531 ; gain = 773.102

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:34 ; elapsed = 00:01:48 . Memory (MB): peak = 944.531 ; gain = 773.102
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 21 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 21 to 11 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:36 ; elapsed = 00:01:50 . Memory (MB): peak = 944.531 ; gain = 773.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:37 ; elapsed = 00:01:51 . Memory (MB): peak = 944.531 ; gain = 773.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:38 ; elapsed = 00:01:52 . Memory (MB): peak = 944.531 ; gain = 773.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:38 ; elapsed = 00:01:52 . Memory (MB): peak = 944.531 ; gain = 773.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:01:52 . Memory (MB): peak = 944.531 ; gain = 773.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:38 ; elapsed = 00:01:52 . Memory (MB): peak = 944.531 ; gain = 773.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     3|
|3     |CARRY4     |   234|
|4     |LUT1       |   185|
|5     |LUT2       |  1750|
|6     |LUT3       |   569|
|7     |LUT4       |  1250|
|8     |LUT5       |   696|
|9     |LUT6       |   884|
|10    |MMCME2_ADV |     1|
|11    |MUXF7      |   256|
|12    |MUXF8      |   128|
|13    |PS7        |     1|
|14    |SRL16      |     1|
|15    |SRL16E     |    22|
|16    |SRLC32E    |    47|
|17    |FDCE       |  5616|
|18    |FDPE       |    30|
|19    |FDR        |     8|
|20    |FDRE       |   802|
|21    |FDSE       |    57|
|22    |IBUF       |     3|
|23    |OBUF       |    12|
|24    |OBUFT      |     2|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------+--------------------------------------------------------------+------+
|      |Instance                                           |Module                                                        |Cells |
+------+---------------------------------------------------+--------------------------------------------------------------+------+
|1     |top                                                |                                                              | 12687|
|2     |  system_top_i                                     |system_top                                                    | 12675|
|3     |    clk_wiz_0                                      |system_top_clk_wiz_0_0                                        |     5|
|4     |      inst                                         |system_top_clk_wiz_0_0_clk_wiz                                |     5|
|5     |    head_ip_0                                      |system_top_head_ip_0_0                                        |  5301|
|6     |      U0                                           |head_ip_18                                                    |  5301|
|7     |        u_head_ip_axi_lite_inst                    |head_ip_axi_lite_19                                           |  1038|
|8     |          u_head_ip_addr_decoder_inst              |head_ip_addr_decoder_46                                       |   762|
|9     |          u_head_ip_axi_lite_module_inst           |head_ip_axi_lite_module_47                                    |   276|
|10    |        u_head_ip_dut_inst                         |head_ip_dut_20                                                |  4263|
|11    |          u_head_ip_src_head                       |head_ip_src_head_21                                           |  4263|
|12    |            u_Interface                            |head_ip_src_Interface_22                                      |   399|
|13    |              u_ColdStart                          |head_ip_src_ColdStart_41                                      |   185|
|14    |              u_ColdStop2                          |head_ip_src_ColdStop2_42                                      |   164|
|15    |              u_Head2                              |head_ip_src_Head2_43                                          |    24|
|16    |              u_MUX2                               |head_ip_src_MUX2_44                                           |    20|
|17    |              u_Swith_signal2                      |head_ip_src_Swith_signal2_45                                  |     6|
|18    |            u_MUX                                  |head_ip_src_MUX_23                                            |    77|
|19    |            u_Manager                              |head_ip_src_Manager_24                                        |  2126|
|20    |              u_Atomic_Subsystem                   |head_ip_src_Atomic_Subsystem_29                               |  1504|
|21    |              u_signal_edg                         |head_ip_src_signal_edg_30                                     |     3|
|22    |              u_signal_edg1                        |head_ip_src_signal_edg_31                                     |    12|
|23    |              u_signal_edg10                       |head_ip_src_signal_edg_32                                     |    37|
|24    |              u_signal_edg11                       |head_ip_src_signal_edg_33                                     |    12|
|25    |              u_signal_edg12                       |head_ip_src_signal_edg_34                                     |    69|
|26    |              u_signal_edg2                        |head_ip_src_signal_edg_35                                     |     5|
|27    |              u_signal_edg3                        |head_ip_src_signal_edg_36                                     |    12|
|28    |              u_signal_edg4                        |head_ip_src_signal_edg_37                                     |    10|
|29    |              u_signal_edg7                        |head_ip_src_signal_edg_38                                     |     2|
|30    |              u_signal_edg8                        |head_ip_src_signal_edg_39                                     |     9|
|31    |              u_signal_edg9                        |head_ip_src_signal_edg_40                                     |     4|
|32    |            u_Reciver                              |head_ip_src_Reciver_25                                        |   761|
|33    |              u_signal_edg5                        |head_ip_src_signal_edg_27                                     |     1|
|34    |              u_signal_edg6                        |head_ip_src_signal_edg_28                                     |    19|
|35    |            u_Transmit                             |head_ip_src_Transmit_26                                       |   173|
|36    |    head_ip_1                                      |system_top_head_ip_1_0                                        |  5301|
|37    |      U0                                           |head_ip                                                       |  5301|
|38    |        u_head_ip_axi_lite_inst                    |head_ip_axi_lite                                              |  1038|
|39    |          u_head_ip_addr_decoder_inst              |head_ip_addr_decoder                                          |   762|
|40    |          u_head_ip_axi_lite_module_inst           |head_ip_axi_lite_module                                       |   276|
|41    |        u_head_ip_dut_inst                         |head_ip_dut                                                   |  4263|
|42    |          u_head_ip_src_head                       |head_ip_src_head                                              |  4263|
|43    |            u_Interface                            |head_ip_src_Interface                                         |   399|
|44    |              u_ColdStart                          |head_ip_src_ColdStart                                         |   185|
|45    |              u_ColdStop2                          |head_ip_src_ColdStop2                                         |   164|
|46    |              u_Head2                              |head_ip_src_Head2                                             |    24|
|47    |              u_MUX2                               |head_ip_src_MUX2                                              |    20|
|48    |              u_Swith_signal2                      |head_ip_src_Swith_signal2                                     |     6|
|49    |            u_MUX                                  |head_ip_src_MUX                                               |    77|
|50    |            u_Manager                              |head_ip_src_Manager                                           |  2126|
|51    |              u_Atomic_Subsystem                   |head_ip_src_Atomic_Subsystem                                  |  1504|
|52    |              u_signal_edg                         |head_ip_src_signal_edg_7                                      |     3|
|53    |              u_signal_edg1                        |head_ip_src_signal_edg_8                                      |    12|
|54    |              u_signal_edg10                       |head_ip_src_signal_edg_9                                      |    37|
|55    |              u_signal_edg11                       |head_ip_src_signal_edg_10                                     |    12|
|56    |              u_signal_edg12                       |head_ip_src_signal_edg_11                                     |    69|
|57    |              u_signal_edg2                        |head_ip_src_signal_edg_12                                     |     5|
|58    |              u_signal_edg3                        |head_ip_src_signal_edg_13                                     |    12|
|59    |              u_signal_edg4                        |head_ip_src_signal_edg_14                                     |    10|
|60    |              u_signal_edg7                        |head_ip_src_signal_edg_15                                     |     2|
|61    |              u_signal_edg8                        |head_ip_src_signal_edg_16                                     |     9|
|62    |              u_signal_edg9                        |head_ip_src_signal_edg_17                                     |     4|
|63    |            u_Reciver                              |head_ip_src_Reciver                                           |   761|
|64    |              u_signal_edg5                        |head_ip_src_signal_edg                                        |     1|
|65    |              u_signal_edg6                        |head_ip_src_signal_edg_6                                      |    19|
|66    |            u_Transmit                             |head_ip_src_Transmit                                          |   173|
|67    |    switch_IO_0                                    |system_top_switch_IO_0_0                                      |   143|
|68    |      U0                                           |switch_IO_v1_0                                                |   143|
|69    |        switch_IO_v1_0_S00_AXI_inst                |switch_IO_v1_0_S00_AXI                                        |   139|
|70    |    axi_interconnect_0                             |system_top_axi_interconnect_0_0                               |  1567|
|71    |      xbar                                         |system_top_xbar_0                                             |   361|
|72    |        inst                                       |axi_crossbar_v2_1_8_axi_crossbar                              |   361|
|73    |          \gen_sasd.crossbar_sasd_0                |axi_crossbar_v2_1_8_crossbar_sasd                             |   361|
|74    |            addr_arbiter_inst                      |axi_crossbar_v2_1_8_addr_arbiter_sasd                         |   131|
|75    |            \gen_decerr.decerr_slave_inst          |axi_crossbar_v2_1_8_decerr_slave                              |    13|
|76    |            reg_slice_r                            |axi_register_slice_v2_1_7_axic_register_slice__parameterized8 |   185|
|77    |            splitter_ar                            |axi_crossbar_v2_1_8_splitter__parameterized0                  |     5|
|78    |            splitter_aw                            |axi_crossbar_v2_1_8_splitter                                  |    13|
|79    |      s00_couplers                                 |s00_couplers_imp_1U10WOS                                      |  1206|
|80    |        auto_pc                                    |system_top_auto_pc_0                                          |  1206|
|81    |          inst                                     |axi_protocol_converter_v2_1_7_axi_protocol_converter          |  1206|
|82    |            \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_7_b2s                             |  1206|
|83    |              \RD.ar_channel_0                     |axi_protocol_converter_v2_1_7_b2s_ar_channel                  |   195|
|84    |                ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm                  |    33|
|85    |                cmd_translator_0                   |axi_protocol_converter_v2_1_7_b2s_cmd_translator_3            |   150|
|86    |                  incr_cmd_0                       |axi_protocol_converter_v2_1_7_b2s_incr_cmd_4                  |    56|
|87    |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_7_b2s_wrap_cmd_5                  |    89|
|88    |              \RD.r_channel_0                      |axi_protocol_converter_v2_1_7_b2s_r_channel                   |   124|
|89    |                rd_data_fifo_0                     |axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1 |    72|
|90    |                transaction_fifo_0                 |axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2 |    38|
|91    |              SI_REG                               |axi_register_slice_v2_1_7_axi_register_slice                  |   615|
|92    |                ar_pipe                            |axi_register_slice_v2_1_7_axic_register_slice                 |   208|
|93    |                aw_pipe                            |axi_register_slice_v2_1_7_axic_register_slice_2               |   208|
|94    |                b_pipe                             |axi_register_slice_v2_1_7_axic_register_slice__parameterized1 |    50|
|95    |                r_pipe                             |axi_register_slice_v2_1_7_axic_register_slice__parameterized2 |   149|
|96    |              \WR.aw_channel_0                     |axi_protocol_converter_v2_1_7_b2s_aw_channel                  |   199|
|97    |                aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm                  |    36|
|98    |                cmd_translator_0                   |axi_protocol_converter_v2_1_7_b2s_cmd_translator              |   147|
|99    |                  incr_cmd_0                       |axi_protocol_converter_v2_1_7_b2s_incr_cmd                    |    54|
|100   |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_7_b2s_wrap_cmd                    |    89|
|101   |              \WR.b_channel_0                      |axi_protocol_converter_v2_1_7_b2s_b_channel                   |    72|
|102   |                bid_fifo_0                         |axi_protocol_converter_v2_1_7_b2s_simple_fifo                 |    37|
|103   |                bresp_fifo_0                       |axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0 |    10|
|104   |    proc_sys_reset_0                               |system_top_proc_sys_reset_0_0                                 |    68|
|105   |      U0                                           |proc_sys_reset                                                |    68|
|106   |        EXT_LPF                                    |lpf                                                           |    23|
|107   |          \ACTIVE_LOW_AUX.ACT_LO_AUX               |cdc_sync                                                      |     5|
|108   |          \ACTIVE_LOW_EXT.ACT_LO_EXT               |cdc_sync_1                                                    |     5|
|109   |        SEQ                                        |sequence_psr                                                  |    40|
|110   |          SEQ_COUNTER                              |upcnt_n                                                       |    14|
|111   |    processing_system7_0                           |system_top_processing_system7_0_0                             |   290|
|112   |      inst                                         |processing_system7_v5_5_processing_system7                    |   290|
|113   |        xlnx_axi_wrshim_unwrap_inst_gp0            |xlnx_axi_wrshim_unwrap                                        |    18|
|114   |        xlnx_axi_wrshim_unwrap_inst_gp1            |xlnx_axi_wrshim_unwrap_0                                      |    18|
|115   |    xlconcat_0                                     |system_top_xlconcat_0_0                                       |     0|
+------+---------------------------------------------------+--------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:38 ; elapsed = 00:01:53 . Memory (MB): peak = 944.531 ; gain = 773.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5119 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:01:26 . Memory (MB): peak = 944.531 ; gain = 376.480
Synthesis Optimization Complete : Time (s): cpu = 00:01:39 ; elapsed = 00:01:53 . Memory (MB): peak = 944.531 ; gain = 773.102
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 247 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_top_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
685 Infos, 144 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:48 . Memory (MB): peak = 944.531 ; gain = 671.660
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 944.531 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 15:31:49 2017...
