\doxysection{Namespace List}
Here is a list of all namespaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{namespaceclk}{clk}} }{\pageref{namespaceclk}}{}
\item\contentsline{section}{\mbox{\hyperlink{namespacesim_tools}{sim\+Tools}} }{\pageref{namespacesim_tools}}{}
\item\contentsline{section}{\mbox{\hyperlink{namespace_u_f_l___r_c_c}{UFL\+\_\+\+RCC}} }{\pageref{namespace_u_f_l___r_c_c}}{}
\item\contentsline{section}{\mbox{\hyperlink{namespace_u_f_l___t_i_m7}{UFL\+\_\+\+TIM7}} \\*This is the hardware abstract layer for timer2 }{\pageref{namespace_u_f_l___t_i_m7}}{}
\item\contentsline{section}{\mbox{\hyperlink{namespace_u_f_l___t_i_m7_1_1flag__interrupt}{UFL\+\_\+\+TIM7\+::flag\+\_\+interrupt}} }{\pageref{namespace_u_f_l___t_i_m7_1_1flag__interrupt}}{}
\item\contentsline{section}{\mbox{\hyperlink{namespace_u_f_l___t_i_m7_1_1flag__interrupt_1_1_u_i_f}{UFL\+\_\+\+TIM7\+::flag\+\_\+interrupt\+::\+UIF}} }{\pageref{namespace_u_f_l___t_i_m7_1_1flag__interrupt_1_1_u_i_f}}{}
\item\contentsline{section}{\mbox{\hyperlink{namespace_u_f_l___t_i_mx}{UFL\+\_\+\+TIMx}} }{\pageref{namespace_u_f_l___t_i_mx}}{}
\item\contentsline{section}{\mbox{\hyperlink{namespace_u_f_l___u_s_a_r_t6}{UFL\+\_\+\+USART6}} }{\pageref{namespace_u_f_l___u_s_a_r_t6}}{}
\item\contentsline{section}{\mbox{\hyperlink{namespace_u_f_l___u_s_a_r_t6_1_1flag___i_t}{UFL\+\_\+\+USART6\+::flag\+\_\+\+IT}} \\*Flag and Interrupt packets }{\pageref{namespace_u_f_l___u_s_a_r_t6_1_1flag___i_t}}{}
\item\contentsline{section}{\mbox{\hyperlink{namespace_u_f_l___u_s_a_r_t6_1_1flag___i_t_1_1_i_d_l_e}{UFL\+\_\+\+USART6\+::flag\+\_\+\+IT\+::\+IDLE}} \\*Idle Line Detected }{\pageref{namespace_u_f_l___u_s_a_r_t6_1_1flag___i_t_1_1_i_d_l_e}}{}
\item\contentsline{section}{\mbox{\hyperlink{namespace_u_f_l___u_s_a_r_t6_1_1flag___i_t_1_1_o_r_e}{UFL\+\_\+\+USART6\+::flag\+\_\+\+IT\+::\+ORE}} \\*Overrun error detected }{\pageref{namespace_u_f_l___u_s_a_r_t6_1_1flag___i_t_1_1_o_r_e}}{}
\item\contentsline{section}{\mbox{\hyperlink{namespace_u_f_l___u_s_a_r_t6_1_1flag___i_t_1_1_p_e}{UFL\+\_\+\+USART6\+::flag\+\_\+\+IT\+::\+PE}} \\*Parity error detected }{\pageref{namespace_u_f_l___u_s_a_r_t6_1_1flag___i_t_1_1_p_e}}{}
\item\contentsline{section}{\mbox{\hyperlink{namespace_u_f_l___u_s_a_r_t6_1_1flag___i_t_1_1_r_x_n_e}{UFL\+\_\+\+USART6\+::flag\+\_\+\+IT\+::\+RXNE}} \\*Received data ready to be read }{\pageref{namespace_u_f_l___u_s_a_r_t6_1_1flag___i_t_1_1_r_x_n_e}}{}
\item\contentsline{section}{\mbox{\hyperlink{namespace_u_f_l___u_s_a_r_t6_1_1flag___i_t_1_1_t_c}{UFL\+\_\+\+USART6\+::flag\+\_\+\+IT\+::\+TC}} \\*Transmission Complete Flag }{\pageref{namespace_u_f_l___u_s_a_r_t6_1_1flag___i_t_1_1_t_c}}{}
\item\contentsline{section}{\mbox{\hyperlink{namespace_u_f_l___u_s_a_r_t6_1_1flag___i_t_1_1_t_x_e}{UFL\+\_\+\+USART6\+::flag\+\_\+\+IT\+::\+TXE}} \\*Transmit Data Register Empty }{\pageref{namespace_u_f_l___u_s_a_r_t6_1_1flag___i_t_1_1_t_x_e}}{}
\item\contentsline{section}{\mbox{\hyperlink{namespace_u_f_l___u_s_a_r_t6_1_1flag___i_t_1_1_i_d_l_e}{UFL\+\_\+\+USART6\+::\+IDLE}} \\*Idle Line Detected }{\pageref{namespace_u_f_l___u_s_a_r_t6_1_1flag___i_t_1_1_i_d_l_e}}{}
\item\contentsline{section}{\mbox{\hyperlink{namespace_u_f_l___u_s_a_r_t6_1_1flag___i_t_1_1_o_r_e}{UFL\+\_\+\+USART6\+::\+ORE}} \\*Overrun error detected }{\pageref{namespace_u_f_l___u_s_a_r_t6_1_1flag___i_t_1_1_o_r_e}}{}
\item\contentsline{section}{\mbox{\hyperlink{namespace_u_f_l___u_s_a_r_t6_1_1flag___i_t_1_1_p_e}{UFL\+\_\+\+USART6\+::\+PE}} \\*Parity error detected }{\pageref{namespace_u_f_l___u_s_a_r_t6_1_1flag___i_t_1_1_p_e}}{}
\item\contentsline{section}{\mbox{\hyperlink{namespace_u_f_l___u_s_a_r_t6_1_1flag___i_t_1_1_r_x_n_e}{UFL\+\_\+\+USART6\+::\+RXNE}} \\*Received data ready to be read }{\pageref{namespace_u_f_l___u_s_a_r_t6_1_1flag___i_t_1_1_r_x_n_e}}{}
\item\contentsline{section}{\mbox{\hyperlink{namespace_u_f_l___u_s_a_r_t6_1_1flag___i_t_1_1_t_c}{UFL\+\_\+\+USART6\+::\+TC}} \\*Transmission Complete Flag }{\pageref{namespace_u_f_l___u_s_a_r_t6_1_1flag___i_t_1_1_t_c}}{}
\item\contentsline{section}{\mbox{\hyperlink{namespace_u_f_l___u_s_a_r_t6_1_1flag___i_t_1_1_t_x_e}{UFL\+\_\+\+USART6\+::\+TXE}} \\*Transmit Data Register Empty }{\pageref{namespace_u_f_l___u_s_a_r_t6_1_1flag___i_t_1_1_t_x_e}}{}
\end{DoxyCompactList}
