
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	c0 0e 00 20 c9 24 00 00 d1 5f 00 00 9d 24 00 00     ... .$..._...$..
  10:	9d 24 00 00 9d 24 00 00 9d 24 00 00 00 00 00 00     .$...$...$......
	...
  2c:	b1 21 00 00 9d 24 00 00 00 00 00 00 5d 21 00 00     .!...$......]!..
  3c:	9d 24 00 00                                         .$..

00000040 <_irq_vector_table>:
  40:	61 22 00 00 61 22 00 00 61 22 00 00 61 22 00 00     a"..a"..a"..a"..
  50:	61 22 00 00 61 22 00 00 61 22 00 00 61 22 00 00     a"..a"..a"..a"..
  60:	61 22 00 00 61 22 00 00 61 22 00 00 61 22 00 00     a"..a"..a"..a"..
  70:	61 22 00 00 61 22 00 00 61 22 00 00 61 22 00 00     a"..a"..a"..a"..
  80:	61 22 00 00 61 22 00 00 61 22 00 00 61 22 00 00     a"..a"..a"..a"..
  90:	61 22 00 00 61 22 00 00 61 22 00 00 61 22 00 00     a"..a"..a"..a"..
  a0:	61 22 00 00 61 22 00 00 61 22 00 00 61 22 00 00     a"..a"..a"..a"..
  b0:	61 22 00 00 61 22 00 00 61 22 00 00 61 22 00 00     a"..a"..a"..a"..
  c0:	61 22 00 00 61 22 00 00 61 22 00 00 61 22 00 00     a"..a"..a"..a"..
  d0:	61 22 00 00 61 22 00 00 61 22 00 00                 a"..a"..a"..

Disassembly of section text:

000000e0 <__aeabi_drsub>:
      e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
      e4:	e002      	b.n	ec <__adddf3>
      e6:	bf00      	nop

000000e8 <__aeabi_dsub>:
      e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

000000ec <__adddf3>:
      ec:	b530      	push	{r4, r5, lr}
      ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
      f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
      f6:	ea94 0f05 	teq	r4, r5
      fa:	bf08      	it	eq
      fc:	ea90 0f02 	teqeq	r0, r2
     100:	bf1f      	itttt	ne
     102:	ea54 0c00 	orrsne.w	ip, r4, r0
     106:	ea55 0c02 	orrsne.w	ip, r5, r2
     10a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
     10e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     112:	f000 80e2 	beq.w	2da <CONFIG_FLASH_SIZE+0xda>
     116:	ea4f 5454 	mov.w	r4, r4, lsr #21
     11a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
     11e:	bfb8      	it	lt
     120:	426d      	neglt	r5, r5
     122:	dd0c      	ble.n	13e <CONFIG_KOBJECT_TEXT_AREA+0x3e>
     124:	442c      	add	r4, r5
     126:	ea80 0202 	eor.w	r2, r0, r2
     12a:	ea81 0303 	eor.w	r3, r1, r3
     12e:	ea82 0000 	eor.w	r0, r2, r0
     132:	ea83 0101 	eor.w	r1, r3, r1
     136:	ea80 0202 	eor.w	r2, r0, r2
     13a:	ea81 0303 	eor.w	r3, r1, r3
     13e:	2d36      	cmp	r5, #54	; 0x36
     140:	bf88      	it	hi
     142:	bd30      	pophi	{r4, r5, pc}
     144:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     148:	ea4f 3101 	mov.w	r1, r1, lsl #12
     14c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
     150:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
     154:	d002      	beq.n	15c <CONFIG_NRF52_ANOMALY_132_DELAY_US+0x12>
     156:	4240      	negs	r0, r0
     158:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     15c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
     160:	ea4f 3303 	mov.w	r3, r3, lsl #12
     164:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
     168:	d002      	beq.n	170 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x3>
     16a:	4252      	negs	r2, r2
     16c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     170:	ea94 0f05 	teq	r4, r5
     174:	f000 80a7 	beq.w	2c6 <CONFIG_FLASH_SIZE+0xc6>
     178:	f1a4 0401 	sub.w	r4, r4, #1
     17c:	f1d5 0e20 	rsbs	lr, r5, #32
     180:	db0d      	blt.n	19e <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x31>
     182:	fa02 fc0e 	lsl.w	ip, r2, lr
     186:	fa22 f205 	lsr.w	r2, r2, r5
     18a:	1880      	adds	r0, r0, r2
     18c:	f141 0100 	adc.w	r1, r1, #0
     190:	fa03 f20e 	lsl.w	r2, r3, lr
     194:	1880      	adds	r0, r0, r2
     196:	fa43 f305 	asr.w	r3, r3, r5
     19a:	4159      	adcs	r1, r3
     19c:	e00e      	b.n	1bc <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x4f>
     19e:	f1a5 0520 	sub.w	r5, r5, #32
     1a2:	f10e 0e20 	add.w	lr, lr, #32
     1a6:	2a01      	cmp	r2, #1
     1a8:	fa03 fc0e 	lsl.w	ip, r3, lr
     1ac:	bf28      	it	cs
     1ae:	f04c 0c02 	orrcs.w	ip, ip, #2
     1b2:	fa43 f305 	asr.w	r3, r3, r5
     1b6:	18c0      	adds	r0, r0, r3
     1b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
     1bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     1c0:	d507      	bpl.n	1d2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x65>
     1c2:	f04f 0e00 	mov.w	lr, #0
     1c6:	f1dc 0c00 	rsbs	ip, ip, #0
     1ca:	eb7e 0000 	sbcs.w	r0, lr, r0
     1ce:	eb6e 0101 	sbc.w	r1, lr, r1
     1d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
     1d6:	d31b      	bcc.n	210 <CONFIG_FLASH_SIZE+0x10>
     1d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
     1dc:	d30c      	bcc.n	1f8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x8b>
     1de:	0849      	lsrs	r1, r1, #1
     1e0:	ea5f 0030 	movs.w	r0, r0, rrx
     1e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
     1e8:	f104 0401 	add.w	r4, r4, #1
     1ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
     1f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
     1f4:	f080 809a 	bcs.w	32c <CONFIG_FLASH_SIZE+0x12c>
     1f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     1fc:	bf08      	it	eq
     1fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     202:	f150 0000 	adcs.w	r0, r0, #0
     206:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     20a:	ea41 0105 	orr.w	r1, r1, r5
     20e:	bd30      	pop	{r4, r5, pc}
     210:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
     214:	4140      	adcs	r0, r0
     216:	eb41 0101 	adc.w	r1, r1, r1
     21a:	3c01      	subs	r4, #1
     21c:	bf28      	it	cs
     21e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
     222:	d2e9      	bcs.n	1f8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x8b>
     224:	f091 0f00 	teq	r1, #0
     228:	bf04      	itt	eq
     22a:	4601      	moveq	r1, r0
     22c:	2000      	moveq	r0, #0
     22e:	fab1 f381 	clz	r3, r1
     232:	bf08      	it	eq
     234:	3320      	addeq	r3, #32
     236:	f1a3 030b 	sub.w	r3, r3, #11
     23a:	f1b3 0220 	subs.w	r2, r3, #32
     23e:	da0c      	bge.n	25a <CONFIG_FLASH_SIZE+0x5a>
     240:	320c      	adds	r2, #12
     242:	dd08      	ble.n	256 <CONFIG_FLASH_SIZE+0x56>
     244:	f102 0c14 	add.w	ip, r2, #20
     248:	f1c2 020c 	rsb	r2, r2, #12
     24c:	fa01 f00c 	lsl.w	r0, r1, ip
     250:	fa21 f102 	lsr.w	r1, r1, r2
     254:	e00c      	b.n	270 <CONFIG_FLASH_SIZE+0x70>
     256:	f102 0214 	add.w	r2, r2, #20
     25a:	bfd8      	it	le
     25c:	f1c2 0c20 	rsble	ip, r2, #32
     260:	fa01 f102 	lsl.w	r1, r1, r2
     264:	fa20 fc0c 	lsr.w	ip, r0, ip
     268:	bfdc      	itt	le
     26a:	ea41 010c 	orrle.w	r1, r1, ip
     26e:	4090      	lslle	r0, r2
     270:	1ae4      	subs	r4, r4, r3
     272:	bfa2      	ittt	ge
     274:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
     278:	4329      	orrge	r1, r5
     27a:	bd30      	popge	{r4, r5, pc}
     27c:	ea6f 0404 	mvn.w	r4, r4
     280:	3c1f      	subs	r4, #31
     282:	da1c      	bge.n	2be <CONFIG_FLASH_SIZE+0xbe>
     284:	340c      	adds	r4, #12
     286:	dc0e      	bgt.n	2a6 <CONFIG_FLASH_SIZE+0xa6>
     288:	f104 0414 	add.w	r4, r4, #20
     28c:	f1c4 0220 	rsb	r2, r4, #32
     290:	fa20 f004 	lsr.w	r0, r0, r4
     294:	fa01 f302 	lsl.w	r3, r1, r2
     298:	ea40 0003 	orr.w	r0, r0, r3
     29c:	fa21 f304 	lsr.w	r3, r1, r4
     2a0:	ea45 0103 	orr.w	r1, r5, r3
     2a4:	bd30      	pop	{r4, r5, pc}
     2a6:	f1c4 040c 	rsb	r4, r4, #12
     2aa:	f1c4 0220 	rsb	r2, r4, #32
     2ae:	fa20 f002 	lsr.w	r0, r0, r2
     2b2:	fa01 f304 	lsl.w	r3, r1, r4
     2b6:	ea40 0003 	orr.w	r0, r0, r3
     2ba:	4629      	mov	r1, r5
     2bc:	bd30      	pop	{r4, r5, pc}
     2be:	fa21 f004 	lsr.w	r0, r1, r4
     2c2:	4629      	mov	r1, r5
     2c4:	bd30      	pop	{r4, r5, pc}
     2c6:	f094 0f00 	teq	r4, #0
     2ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
     2ce:	bf06      	itte	eq
     2d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
     2d4:	3401      	addeq	r4, #1
     2d6:	3d01      	subne	r5, #1
     2d8:	e74e      	b.n	178 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xb>
     2da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     2de:	bf18      	it	ne
     2e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     2e4:	d029      	beq.n	33a <CONFIG_FLASH_SIZE+0x13a>
     2e6:	ea94 0f05 	teq	r4, r5
     2ea:	bf08      	it	eq
     2ec:	ea90 0f02 	teqeq	r0, r2
     2f0:	d005      	beq.n	2fe <CONFIG_FLASH_SIZE+0xfe>
     2f2:	ea54 0c00 	orrs.w	ip, r4, r0
     2f6:	bf04      	itt	eq
     2f8:	4619      	moveq	r1, r3
     2fa:	4610      	moveq	r0, r2
     2fc:	bd30      	pop	{r4, r5, pc}
     2fe:	ea91 0f03 	teq	r1, r3
     302:	bf1e      	ittt	ne
     304:	2100      	movne	r1, #0
     306:	2000      	movne	r0, #0
     308:	bd30      	popne	{r4, r5, pc}
     30a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
     30e:	d105      	bne.n	31c <CONFIG_FLASH_SIZE+0x11c>
     310:	0040      	lsls	r0, r0, #1
     312:	4149      	adcs	r1, r1
     314:	bf28      	it	cs
     316:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
     31a:	bd30      	pop	{r4, r5, pc}
     31c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
     320:	bf3c      	itt	cc
     322:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
     326:	bd30      	popcc	{r4, r5, pc}
     328:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     32c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
     330:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     334:	f04f 0000 	mov.w	r0, #0
     338:	bd30      	pop	{r4, r5, pc}
     33a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     33e:	bf1a      	itte	ne
     340:	4619      	movne	r1, r3
     342:	4610      	movne	r0, r2
     344:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
     348:	bf1c      	itt	ne
     34a:	460b      	movne	r3, r1
     34c:	4602      	movne	r2, r0
     34e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     352:	bf06      	itte	eq
     354:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
     358:	ea91 0f03 	teqeq	r1, r3
     35c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
     360:	bd30      	pop	{r4, r5, pc}
     362:	bf00      	nop

00000364 <__aeabi_ui2d>:
     364:	f090 0f00 	teq	r0, #0
     368:	bf04      	itt	eq
     36a:	2100      	moveq	r1, #0
     36c:	4770      	bxeq	lr
     36e:	b530      	push	{r4, r5, lr}
     370:	f44f 6480 	mov.w	r4, #1024	; 0x400
     374:	f104 0432 	add.w	r4, r4, #50	; 0x32
     378:	f04f 0500 	mov.w	r5, #0
     37c:	f04f 0100 	mov.w	r1, #0
     380:	e750      	b.n	224 <CONFIG_FLASH_SIZE+0x24>
     382:	bf00      	nop

00000384 <__aeabi_i2d>:
     384:	f090 0f00 	teq	r0, #0
     388:	bf04      	itt	eq
     38a:	2100      	moveq	r1, #0
     38c:	4770      	bxeq	lr
     38e:	b530      	push	{r4, r5, lr}
     390:	f44f 6480 	mov.w	r4, #1024	; 0x400
     394:	f104 0432 	add.w	r4, r4, #50	; 0x32
     398:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
     39c:	bf48      	it	mi
     39e:	4240      	negmi	r0, r0
     3a0:	f04f 0100 	mov.w	r1, #0
     3a4:	e73e      	b.n	224 <CONFIG_FLASH_SIZE+0x24>
     3a6:	bf00      	nop

000003a8 <__aeabi_f2d>:
     3a8:	0042      	lsls	r2, r0, #1
     3aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
     3ae:	ea4f 0131 	mov.w	r1, r1, rrx
     3b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
     3b6:	bf1f      	itttt	ne
     3b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
     3bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
     3c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
     3c4:	4770      	bxne	lr
     3c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
     3ca:	bf08      	it	eq
     3cc:	4770      	bxeq	lr
     3ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
     3d2:	bf04      	itt	eq
     3d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
     3d8:	4770      	bxeq	lr
     3da:	b530      	push	{r4, r5, lr}
     3dc:	f44f 7460 	mov.w	r4, #896	; 0x380
     3e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     3e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     3e8:	e71c      	b.n	224 <CONFIG_FLASH_SIZE+0x24>
     3ea:	bf00      	nop

000003ec <__aeabi_ul2d>:
     3ec:	ea50 0201 	orrs.w	r2, r0, r1
     3f0:	bf08      	it	eq
     3f2:	4770      	bxeq	lr
     3f4:	b530      	push	{r4, r5, lr}
     3f6:	f04f 0500 	mov.w	r5, #0
     3fa:	e00a      	b.n	412 <CONFIG_MAIN_STACK_SIZE+0x12>

000003fc <__aeabi_l2d>:
     3fc:	ea50 0201 	orrs.w	r2, r0, r1
     400:	bf08      	it	eq
     402:	4770      	bxeq	lr
     404:	b530      	push	{r4, r5, lr}
     406:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
     40a:	d502      	bpl.n	412 <CONFIG_MAIN_STACK_SIZE+0x12>
     40c:	4240      	negs	r0, r0
     40e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     412:	f44f 6480 	mov.w	r4, #1024	; 0x400
     416:	f104 0432 	add.w	r4, r4, #50	; 0x32
     41a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
     41e:	f43f aed8 	beq.w	1d2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x65>
     422:	f04f 0203 	mov.w	r2, #3
     426:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     42a:	bf18      	it	ne
     42c:	3203      	addne	r2, #3
     42e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     432:	bf18      	it	ne
     434:	3203      	addne	r2, #3
     436:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
     43a:	f1c2 0320 	rsb	r3, r2, #32
     43e:	fa00 fc03 	lsl.w	ip, r0, r3
     442:	fa20 f002 	lsr.w	r0, r0, r2
     446:	fa01 fe03 	lsl.w	lr, r1, r3
     44a:	ea40 000e 	orr.w	r0, r0, lr
     44e:	fa21 f102 	lsr.w	r1, r1, r2
     452:	4414      	add	r4, r2
     454:	e6bd      	b.n	1d2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x65>
     456:	bf00      	nop

00000458 <__aeabi_dmul>:
     458:	b570      	push	{r4, r5, r6, lr}
     45a:	f04f 0cff 	mov.w	ip, #255	; 0xff
     45e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     462:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     466:	bf1d      	ittte	ne
     468:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     46c:	ea94 0f0c 	teqne	r4, ip
     470:	ea95 0f0c 	teqne	r5, ip
     474:	f000 f8de 	bleq	634 <__aeabi_dmul+0x1dc>
     478:	442c      	add	r4, r5
     47a:	ea81 0603 	eor.w	r6, r1, r3
     47e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
     482:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
     486:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
     48a:	bf18      	it	ne
     48c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
     490:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     494:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
     498:	d038      	beq.n	50c <__aeabi_dmul+0xb4>
     49a:	fba0 ce02 	umull	ip, lr, r0, r2
     49e:	f04f 0500 	mov.w	r5, #0
     4a2:	fbe1 e502 	umlal	lr, r5, r1, r2
     4a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
     4aa:	fbe0 e503 	umlal	lr, r5, r0, r3
     4ae:	f04f 0600 	mov.w	r6, #0
     4b2:	fbe1 5603 	umlal	r5, r6, r1, r3
     4b6:	f09c 0f00 	teq	ip, #0
     4ba:	bf18      	it	ne
     4bc:	f04e 0e01 	orrne.w	lr, lr, #1
     4c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
     4c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
     4c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
     4cc:	d204      	bcs.n	4d8 <__aeabi_dmul+0x80>
     4ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
     4d2:	416d      	adcs	r5, r5
     4d4:	eb46 0606 	adc.w	r6, r6, r6
     4d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
     4dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
     4e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
     4e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
     4e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
     4ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     4f0:	bf88      	it	hi
     4f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     4f6:	d81e      	bhi.n	536 <__aeabi_dmul+0xde>
     4f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
     4fc:	bf08      	it	eq
     4fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
     502:	f150 0000 	adcs.w	r0, r0, #0
     506:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     50a:	bd70      	pop	{r4, r5, r6, pc}
     50c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
     510:	ea46 0101 	orr.w	r1, r6, r1
     514:	ea40 0002 	orr.w	r0, r0, r2
     518:	ea81 0103 	eor.w	r1, r1, r3
     51c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
     520:	bfc2      	ittt	gt
     522:	ebd4 050c 	rsbsgt	r5, r4, ip
     526:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     52a:	bd70      	popgt	{r4, r5, r6, pc}
     52c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     530:	f04f 0e00 	mov.w	lr, #0
     534:	3c01      	subs	r4, #1
     536:	f300 80ab 	bgt.w	690 <__aeabi_dmul+0x238>
     53a:	f114 0f36 	cmn.w	r4, #54	; 0x36
     53e:	bfde      	ittt	le
     540:	2000      	movle	r0, #0
     542:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
     546:	bd70      	pople	{r4, r5, r6, pc}
     548:	f1c4 0400 	rsb	r4, r4, #0
     54c:	3c20      	subs	r4, #32
     54e:	da35      	bge.n	5bc <__aeabi_dmul+0x164>
     550:	340c      	adds	r4, #12
     552:	dc1b      	bgt.n	58c <__aeabi_dmul+0x134>
     554:	f104 0414 	add.w	r4, r4, #20
     558:	f1c4 0520 	rsb	r5, r4, #32
     55c:	fa00 f305 	lsl.w	r3, r0, r5
     560:	fa20 f004 	lsr.w	r0, r0, r4
     564:	fa01 f205 	lsl.w	r2, r1, r5
     568:	ea40 0002 	orr.w	r0, r0, r2
     56c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
     570:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     574:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     578:	fa21 f604 	lsr.w	r6, r1, r4
     57c:	eb42 0106 	adc.w	r1, r2, r6
     580:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     584:	bf08      	it	eq
     586:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     58a:	bd70      	pop	{r4, r5, r6, pc}
     58c:	f1c4 040c 	rsb	r4, r4, #12
     590:	f1c4 0520 	rsb	r5, r4, #32
     594:	fa00 f304 	lsl.w	r3, r0, r4
     598:	fa20 f005 	lsr.w	r0, r0, r5
     59c:	fa01 f204 	lsl.w	r2, r1, r4
     5a0:	ea40 0002 	orr.w	r0, r0, r2
     5a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     5a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     5ac:	f141 0100 	adc.w	r1, r1, #0
     5b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     5b4:	bf08      	it	eq
     5b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     5ba:	bd70      	pop	{r4, r5, r6, pc}
     5bc:	f1c4 0520 	rsb	r5, r4, #32
     5c0:	fa00 f205 	lsl.w	r2, r0, r5
     5c4:	ea4e 0e02 	orr.w	lr, lr, r2
     5c8:	fa20 f304 	lsr.w	r3, r0, r4
     5cc:	fa01 f205 	lsl.w	r2, r1, r5
     5d0:	ea43 0302 	orr.w	r3, r3, r2
     5d4:	fa21 f004 	lsr.w	r0, r1, r4
     5d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     5dc:	fa21 f204 	lsr.w	r2, r1, r4
     5e0:	ea20 0002 	bic.w	r0, r0, r2
     5e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
     5e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     5ec:	bf08      	it	eq
     5ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     5f2:	bd70      	pop	{r4, r5, r6, pc}
     5f4:	f094 0f00 	teq	r4, #0
     5f8:	d10f      	bne.n	61a <__aeabi_dmul+0x1c2>
     5fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
     5fe:	0040      	lsls	r0, r0, #1
     600:	eb41 0101 	adc.w	r1, r1, r1
     604:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     608:	bf08      	it	eq
     60a:	3c01      	subeq	r4, #1
     60c:	d0f7      	beq.n	5fe <__aeabi_dmul+0x1a6>
     60e:	ea41 0106 	orr.w	r1, r1, r6
     612:	f095 0f00 	teq	r5, #0
     616:	bf18      	it	ne
     618:	4770      	bxne	lr
     61a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
     61e:	0052      	lsls	r2, r2, #1
     620:	eb43 0303 	adc.w	r3, r3, r3
     624:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
     628:	bf08      	it	eq
     62a:	3d01      	subeq	r5, #1
     62c:	d0f7      	beq.n	61e <__aeabi_dmul+0x1c6>
     62e:	ea43 0306 	orr.w	r3, r3, r6
     632:	4770      	bx	lr
     634:	ea94 0f0c 	teq	r4, ip
     638:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     63c:	bf18      	it	ne
     63e:	ea95 0f0c 	teqne	r5, ip
     642:	d00c      	beq.n	65e <__aeabi_dmul+0x206>
     644:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     648:	bf18      	it	ne
     64a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     64e:	d1d1      	bne.n	5f4 <__aeabi_dmul+0x19c>
     650:	ea81 0103 	eor.w	r1, r1, r3
     654:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     658:	f04f 0000 	mov.w	r0, #0
     65c:	bd70      	pop	{r4, r5, r6, pc}
     65e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     662:	bf06      	itte	eq
     664:	4610      	moveq	r0, r2
     666:	4619      	moveq	r1, r3
     668:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     66c:	d019      	beq.n	6a2 <__aeabi_dmul+0x24a>
     66e:	ea94 0f0c 	teq	r4, ip
     672:	d102      	bne.n	67a <__aeabi_dmul+0x222>
     674:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
     678:	d113      	bne.n	6a2 <__aeabi_dmul+0x24a>
     67a:	ea95 0f0c 	teq	r5, ip
     67e:	d105      	bne.n	68c <__aeabi_dmul+0x234>
     680:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
     684:	bf1c      	itt	ne
     686:	4610      	movne	r0, r2
     688:	4619      	movne	r1, r3
     68a:	d10a      	bne.n	6a2 <__aeabi_dmul+0x24a>
     68c:	ea81 0103 	eor.w	r1, r1, r3
     690:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     694:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     698:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     69c:	f04f 0000 	mov.w	r0, #0
     6a0:	bd70      	pop	{r4, r5, r6, pc}
     6a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     6a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
     6aa:	bd70      	pop	{r4, r5, r6, pc}

000006ac <__aeabi_ddiv>:
     6ac:	b570      	push	{r4, r5, r6, lr}
     6ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
     6b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     6b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     6ba:	bf1d      	ittte	ne
     6bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     6c0:	ea94 0f0c 	teqne	r4, ip
     6c4:	ea95 0f0c 	teqne	r5, ip
     6c8:	f000 f8a7 	bleq	81a <CONFIG_ISR_STACK_SIZE+0x1a>
     6cc:	eba4 0405 	sub.w	r4, r4, r5
     6d0:	ea81 0e03 	eor.w	lr, r1, r3
     6d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     6d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
     6dc:	f000 8088 	beq.w	7f0 <__aeabi_ddiv+0x144>
     6e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
     6e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
     6e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
     6ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
     6f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
     6f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
     6f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
     6fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
     700:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
     704:	429d      	cmp	r5, r3
     706:	bf08      	it	eq
     708:	4296      	cmpeq	r6, r2
     70a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
     70e:	f504 7440 	add.w	r4, r4, #768	; 0x300
     712:	d202      	bcs.n	71a <__aeabi_ddiv+0x6e>
     714:	085b      	lsrs	r3, r3, #1
     716:	ea4f 0232 	mov.w	r2, r2, rrx
     71a:	1ab6      	subs	r6, r6, r2
     71c:	eb65 0503 	sbc.w	r5, r5, r3
     720:	085b      	lsrs	r3, r3, #1
     722:	ea4f 0232 	mov.w	r2, r2, rrx
     726:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
     72a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
     72e:	ebb6 0e02 	subs.w	lr, r6, r2
     732:	eb75 0e03 	sbcs.w	lr, r5, r3
     736:	bf22      	ittt	cs
     738:	1ab6      	subcs	r6, r6, r2
     73a:	4675      	movcs	r5, lr
     73c:	ea40 000c 	orrcs.w	r0, r0, ip
     740:	085b      	lsrs	r3, r3, #1
     742:	ea4f 0232 	mov.w	r2, r2, rrx
     746:	ebb6 0e02 	subs.w	lr, r6, r2
     74a:	eb75 0e03 	sbcs.w	lr, r5, r3
     74e:	bf22      	ittt	cs
     750:	1ab6      	subcs	r6, r6, r2
     752:	4675      	movcs	r5, lr
     754:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
     758:	085b      	lsrs	r3, r3, #1
     75a:	ea4f 0232 	mov.w	r2, r2, rrx
     75e:	ebb6 0e02 	subs.w	lr, r6, r2
     762:	eb75 0e03 	sbcs.w	lr, r5, r3
     766:	bf22      	ittt	cs
     768:	1ab6      	subcs	r6, r6, r2
     76a:	4675      	movcs	r5, lr
     76c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
     770:	085b      	lsrs	r3, r3, #1
     772:	ea4f 0232 	mov.w	r2, r2, rrx
     776:	ebb6 0e02 	subs.w	lr, r6, r2
     77a:	eb75 0e03 	sbcs.w	lr, r5, r3
     77e:	bf22      	ittt	cs
     780:	1ab6      	subcs	r6, r6, r2
     782:	4675      	movcs	r5, lr
     784:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
     788:	ea55 0e06 	orrs.w	lr, r5, r6
     78c:	d018      	beq.n	7c0 <__aeabi_ddiv+0x114>
     78e:	ea4f 1505 	mov.w	r5, r5, lsl #4
     792:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
     796:	ea4f 1606 	mov.w	r6, r6, lsl #4
     79a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     79e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
     7a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     7a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
     7aa:	d1c0      	bne.n	72e <__aeabi_ddiv+0x82>
     7ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     7b0:	d10b      	bne.n	7ca <__aeabi_ddiv+0x11e>
     7b2:	ea41 0100 	orr.w	r1, r1, r0
     7b6:	f04f 0000 	mov.w	r0, #0
     7ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
     7be:	e7b6      	b.n	72e <__aeabi_ddiv+0x82>
     7c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     7c4:	bf04      	itt	eq
     7c6:	4301      	orreq	r1, r0
     7c8:	2000      	moveq	r0, #0
     7ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     7ce:	bf88      	it	hi
     7d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     7d4:	f63f aeaf 	bhi.w	536 <__aeabi_dmul+0xde>
     7d8:	ebb5 0c03 	subs.w	ip, r5, r3
     7dc:	bf04      	itt	eq
     7de:	ebb6 0c02 	subseq.w	ip, r6, r2
     7e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     7e6:	f150 0000 	adcs.w	r0, r0, #0
     7ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     7ee:	bd70      	pop	{r4, r5, r6, pc}
     7f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
     7f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
     7f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
     7fc:	bfc2      	ittt	gt
     7fe:	ebd4 050c 	rsbsgt	r5, r4, ip
     802:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     806:	bd70      	popgt	{r4, r5, r6, pc}
     808:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     80c:	f04f 0e00 	mov.w	lr, #0
     810:	3c01      	subs	r4, #1
     812:	e690      	b.n	536 <__aeabi_dmul+0xde>
     814:	ea45 0e06 	orr.w	lr, r5, r6
     818:	e68d      	b.n	536 <__aeabi_dmul+0xde>
     81a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     81e:	ea94 0f0c 	teq	r4, ip
     822:	bf08      	it	eq
     824:	ea95 0f0c 	teqeq	r5, ip
     828:	f43f af3b 	beq.w	6a2 <__aeabi_dmul+0x24a>
     82c:	ea94 0f0c 	teq	r4, ip
     830:	d10a      	bne.n	848 <CONFIG_ISR_STACK_SIZE+0x48>
     832:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     836:	f47f af34 	bne.w	6a2 <__aeabi_dmul+0x24a>
     83a:	ea95 0f0c 	teq	r5, ip
     83e:	f47f af25 	bne.w	68c <__aeabi_dmul+0x234>
     842:	4610      	mov	r0, r2
     844:	4619      	mov	r1, r3
     846:	e72c      	b.n	6a2 <__aeabi_dmul+0x24a>
     848:	ea95 0f0c 	teq	r5, ip
     84c:	d106      	bne.n	85c <CONFIG_ISR_STACK_SIZE+0x5c>
     84e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     852:	f43f aefd 	beq.w	650 <__aeabi_dmul+0x1f8>
     856:	4610      	mov	r0, r2
     858:	4619      	mov	r1, r3
     85a:	e722      	b.n	6a2 <__aeabi_dmul+0x24a>
     85c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     860:	bf18      	it	ne
     862:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     866:	f47f aec5 	bne.w	5f4 <__aeabi_dmul+0x19c>
     86a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
     86e:	f47f af0d 	bne.w	68c <__aeabi_dmul+0x234>
     872:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
     876:	f47f aeeb 	bne.w	650 <__aeabi_dmul+0x1f8>
     87a:	e712      	b.n	6a2 <__aeabi_dmul+0x24a>

0000087c <__aeabi_ldivmod>:
     87c:	b97b      	cbnz	r3, 89e <__aeabi_ldivmod+0x22>
     87e:	b972      	cbnz	r2, 89e <__aeabi_ldivmod+0x22>
     880:	2900      	cmp	r1, #0
     882:	bfbe      	ittt	lt
     884:	2000      	movlt	r0, #0
     886:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
     88a:	e006      	blt.n	89a <__aeabi_ldivmod+0x1e>
     88c:	bf08      	it	eq
     88e:	2800      	cmpeq	r0, #0
     890:	bf1c      	itt	ne
     892:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
     896:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
     89a:	f000 b857 	b.w	94c <__aeabi_idiv0>
     89e:	f1ad 0c08 	sub.w	ip, sp, #8
     8a2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     8a6:	2900      	cmp	r1, #0
     8a8:	db09      	blt.n	8be <__aeabi_ldivmod+0x42>
     8aa:	2b00      	cmp	r3, #0
     8ac:	db1a      	blt.n	8e4 <__aeabi_ldivmod+0x68>
     8ae:	f000 f84f 	bl	950 <__udivmoddi4>
     8b2:	f8dd e004 	ldr.w	lr, [sp, #4]
     8b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     8ba:	b004      	add	sp, #16
     8bc:	4770      	bx	lr
     8be:	4240      	negs	r0, r0
     8c0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     8c4:	2b00      	cmp	r3, #0
     8c6:	db1b      	blt.n	900 <__aeabi_ldivmod+0x84>
     8c8:	f000 f842 	bl	950 <__udivmoddi4>
     8cc:	f8dd e004 	ldr.w	lr, [sp, #4]
     8d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     8d4:	b004      	add	sp, #16
     8d6:	4240      	negs	r0, r0
     8d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     8dc:	4252      	negs	r2, r2
     8de:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     8e2:	4770      	bx	lr
     8e4:	4252      	negs	r2, r2
     8e6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     8ea:	f000 f831 	bl	950 <__udivmoddi4>
     8ee:	f8dd e004 	ldr.w	lr, [sp, #4]
     8f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     8f6:	b004      	add	sp, #16
     8f8:	4240      	negs	r0, r0
     8fa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     8fe:	4770      	bx	lr
     900:	4252      	negs	r2, r2
     902:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     906:	f000 f823 	bl	950 <__udivmoddi4>
     90a:	f8dd e004 	ldr.w	lr, [sp, #4]
     90e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     912:	b004      	add	sp, #16
     914:	4252      	negs	r2, r2
     916:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     91a:	4770      	bx	lr

0000091c <__aeabi_uldivmod>:
     91c:	b953      	cbnz	r3, 934 <__aeabi_uldivmod+0x18>
     91e:	b94a      	cbnz	r2, 934 <__aeabi_uldivmod+0x18>
     920:	2900      	cmp	r1, #0
     922:	bf08      	it	eq
     924:	2800      	cmpeq	r0, #0
     926:	bf1c      	itt	ne
     928:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
     92c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
     930:	f000 b80c 	b.w	94c <__aeabi_idiv0>
     934:	f1ad 0c08 	sub.w	ip, sp, #8
     938:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     93c:	f000 f808 	bl	950 <__udivmoddi4>
     940:	f8dd e004 	ldr.w	lr, [sp, #4]
     944:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     948:	b004      	add	sp, #16
     94a:	4770      	bx	lr

0000094c <__aeabi_idiv0>:
     94c:	4770      	bx	lr
     94e:	bf00      	nop

00000950 <__udivmoddi4>:
     950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     954:	4607      	mov	r7, r0
     956:	468c      	mov	ip, r1
     958:	4608      	mov	r0, r1
     95a:	9e09      	ldr	r6, [sp, #36]	; 0x24
     95c:	4615      	mov	r5, r2
     95e:	463c      	mov	r4, r7
     960:	4619      	mov	r1, r3
     962:	2b00      	cmp	r3, #0
     964:	f040 80c6 	bne.w	af4 <__udivmoddi4+0x1a4>
     968:	4282      	cmp	r2, r0
     96a:	fab2 f782 	clz	r7, r2
     96e:	d946      	bls.n	9fe <__udivmoddi4+0xae>
     970:	b14f      	cbz	r7, 986 <__udivmoddi4+0x36>
     972:	f1c7 0e20 	rsb	lr, r7, #32
     976:	fa24 fe0e 	lsr.w	lr, r4, lr
     97a:	fa00 f307 	lsl.w	r3, r0, r7
     97e:	40bd      	lsls	r5, r7
     980:	ea4e 0c03 	orr.w	ip, lr, r3
     984:	40bc      	lsls	r4, r7
     986:	ea4f 4815 	mov.w	r8, r5, lsr #16
     98a:	fa1f fe85 	uxth.w	lr, r5
     98e:	fbbc f9f8 	udiv	r9, ip, r8
     992:	0c22      	lsrs	r2, r4, #16
     994:	fb08 c319 	mls	r3, r8, r9, ip
     998:	fb09 fa0e 	mul.w	sl, r9, lr
     99c:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
     9a0:	459a      	cmp	sl, r3
     9a2:	d928      	bls.n	9f6 <__udivmoddi4+0xa6>
     9a4:	18eb      	adds	r3, r5, r3
     9a6:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
     9aa:	d204      	bcs.n	9b6 <__udivmoddi4+0x66>
     9ac:	459a      	cmp	sl, r3
     9ae:	d902      	bls.n	9b6 <__udivmoddi4+0x66>
     9b0:	f1a9 0002 	sub.w	r0, r9, #2
     9b4:	442b      	add	r3, r5
     9b6:	eba3 030a 	sub.w	r3, r3, sl
     9ba:	b2a4      	uxth	r4, r4
     9bc:	fbb3 f2f8 	udiv	r2, r3, r8
     9c0:	fb08 3312 	mls	r3, r8, r2, r3
     9c4:	fb02 fe0e 	mul.w	lr, r2, lr
     9c8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     9cc:	45a6      	cmp	lr, r4
     9ce:	d914      	bls.n	9fa <__udivmoddi4+0xaa>
     9d0:	192c      	adds	r4, r5, r4
     9d2:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
     9d6:	d203      	bcs.n	9e0 <__udivmoddi4+0x90>
     9d8:	45a6      	cmp	lr, r4
     9da:	d901      	bls.n	9e0 <__udivmoddi4+0x90>
     9dc:	1e93      	subs	r3, r2, #2
     9de:	442c      	add	r4, r5
     9e0:	eba4 040e 	sub.w	r4, r4, lr
     9e4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     9e8:	b11e      	cbz	r6, 9f2 <__udivmoddi4+0xa2>
     9ea:	40fc      	lsrs	r4, r7
     9ec:	2300      	movs	r3, #0
     9ee:	6034      	str	r4, [r6, #0]
     9f0:	6073      	str	r3, [r6, #4]
     9f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     9f6:	4648      	mov	r0, r9
     9f8:	e7dd      	b.n	9b6 <__udivmoddi4+0x66>
     9fa:	4613      	mov	r3, r2
     9fc:	e7f0      	b.n	9e0 <__udivmoddi4+0x90>
     9fe:	b902      	cbnz	r2, a02 <__udivmoddi4+0xb2>
     a00:	deff      	udf	#255	; 0xff
     a02:	bb87      	cbnz	r7, a66 <__udivmoddi4+0x116>
     a04:	1a83      	subs	r3, r0, r2
     a06:	2101      	movs	r1, #1
     a08:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     a0c:	b2aa      	uxth	r2, r5
     a0e:	fbb3 fcfe 	udiv	ip, r3, lr
     a12:	0c20      	lsrs	r0, r4, #16
     a14:	fb0e 331c 	mls	r3, lr, ip, r3
     a18:	fb0c f802 	mul.w	r8, ip, r2
     a1c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
     a20:	4598      	cmp	r8, r3
     a22:	d963      	bls.n	aec <__udivmoddi4+0x19c>
     a24:	18eb      	adds	r3, r5, r3
     a26:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
     a2a:	d204      	bcs.n	a36 <__udivmoddi4+0xe6>
     a2c:	4598      	cmp	r8, r3
     a2e:	d902      	bls.n	a36 <__udivmoddi4+0xe6>
     a30:	f1ac 0002 	sub.w	r0, ip, #2
     a34:	442b      	add	r3, r5
     a36:	eba3 0308 	sub.w	r3, r3, r8
     a3a:	b2a4      	uxth	r4, r4
     a3c:	fbb3 fcfe 	udiv	ip, r3, lr
     a40:	fb0e 331c 	mls	r3, lr, ip, r3
     a44:	fb0c f202 	mul.w	r2, ip, r2
     a48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     a4c:	42a2      	cmp	r2, r4
     a4e:	d94f      	bls.n	af0 <__udivmoddi4+0x1a0>
     a50:	192c      	adds	r4, r5, r4
     a52:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
     a56:	d204      	bcs.n	a62 <__udivmoddi4+0x112>
     a58:	42a2      	cmp	r2, r4
     a5a:	d902      	bls.n	a62 <__udivmoddi4+0x112>
     a5c:	f1ac 0302 	sub.w	r3, ip, #2
     a60:	442c      	add	r4, r5
     a62:	1aa4      	subs	r4, r4, r2
     a64:	e7be      	b.n	9e4 <__udivmoddi4+0x94>
     a66:	f1c7 0c20 	rsb	ip, r7, #32
     a6a:	fa20 f80c 	lsr.w	r8, r0, ip
     a6e:	fa00 f307 	lsl.w	r3, r0, r7
     a72:	fa24 fc0c 	lsr.w	ip, r4, ip
     a76:	40bd      	lsls	r5, r7
     a78:	ea4c 0203 	orr.w	r2, ip, r3
     a7c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     a80:	b2ab      	uxth	r3, r5
     a82:	fbb8 fcfe 	udiv	ip, r8, lr
     a86:	0c11      	lsrs	r1, r2, #16
     a88:	fb0e 801c 	mls	r0, lr, ip, r8
     a8c:	fb0c f903 	mul.w	r9, ip, r3
     a90:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
     a94:	4581      	cmp	r9, r0
     a96:	fa04 f407 	lsl.w	r4, r4, r7
     a9a:	d923      	bls.n	ae4 <__udivmoddi4+0x194>
     a9c:	1828      	adds	r0, r5, r0
     a9e:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
     aa2:	d204      	bcs.n	aae <__udivmoddi4+0x15e>
     aa4:	4581      	cmp	r9, r0
     aa6:	d902      	bls.n	aae <__udivmoddi4+0x15e>
     aa8:	f1ac 0102 	sub.w	r1, ip, #2
     aac:	4428      	add	r0, r5
     aae:	eba0 0009 	sub.w	r0, r0, r9
     ab2:	b292      	uxth	r2, r2
     ab4:	fbb0 fcfe 	udiv	ip, r0, lr
     ab8:	fb0e 001c 	mls	r0, lr, ip, r0
     abc:	fb0c f803 	mul.w	r8, ip, r3
     ac0:	ea42 4300 	orr.w	r3, r2, r0, lsl #16
     ac4:	4598      	cmp	r8, r3
     ac6:	d90f      	bls.n	ae8 <__udivmoddi4+0x198>
     ac8:	18eb      	adds	r3, r5, r3
     aca:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
     ace:	d204      	bcs.n	ada <__udivmoddi4+0x18a>
     ad0:	4598      	cmp	r8, r3
     ad2:	d902      	bls.n	ada <__udivmoddi4+0x18a>
     ad4:	f1ac 0202 	sub.w	r2, ip, #2
     ad8:	442b      	add	r3, r5
     ada:	eba3 0308 	sub.w	r3, r3, r8
     ade:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
     ae2:	e791      	b.n	a08 <__udivmoddi4+0xb8>
     ae4:	4661      	mov	r1, ip
     ae6:	e7e2      	b.n	aae <__udivmoddi4+0x15e>
     ae8:	4662      	mov	r2, ip
     aea:	e7f6      	b.n	ada <__udivmoddi4+0x18a>
     aec:	4660      	mov	r0, ip
     aee:	e7a2      	b.n	a36 <__udivmoddi4+0xe6>
     af0:	4663      	mov	r3, ip
     af2:	e7b6      	b.n	a62 <__udivmoddi4+0x112>
     af4:	4283      	cmp	r3, r0
     af6:	d905      	bls.n	b04 <__udivmoddi4+0x1b4>
     af8:	b10e      	cbz	r6, afe <__udivmoddi4+0x1ae>
     afa:	e9c6 7000 	strd	r7, r0, [r6]
     afe:	2100      	movs	r1, #0
     b00:	4608      	mov	r0, r1
     b02:	e776      	b.n	9f2 <__udivmoddi4+0xa2>
     b04:	fab3 f183 	clz	r1, r3
     b08:	b981      	cbnz	r1, b2c <__udivmoddi4+0x1dc>
     b0a:	4283      	cmp	r3, r0
     b0c:	d301      	bcc.n	b12 <__udivmoddi4+0x1c2>
     b0e:	42ba      	cmp	r2, r7
     b10:	d80a      	bhi.n	b28 <__udivmoddi4+0x1d8>
     b12:	1abc      	subs	r4, r7, r2
     b14:	eb60 0303 	sbc.w	r3, r0, r3
     b18:	2001      	movs	r0, #1
     b1a:	469c      	mov	ip, r3
     b1c:	2e00      	cmp	r6, #0
     b1e:	d068      	beq.n	bf2 <__udivmoddi4+0x2a2>
     b20:	e9c6 4c00 	strd	r4, ip, [r6]
     b24:	2100      	movs	r1, #0
     b26:	e764      	b.n	9f2 <__udivmoddi4+0xa2>
     b28:	4608      	mov	r0, r1
     b2a:	e7f7      	b.n	b1c <__udivmoddi4+0x1cc>
     b2c:	f1c1 0c20 	rsb	ip, r1, #32
     b30:	408b      	lsls	r3, r1
     b32:	fa22 f40c 	lsr.w	r4, r2, ip
     b36:	431c      	orrs	r4, r3
     b38:	fa02 f501 	lsl.w	r5, r2, r1
     b3c:	fa00 f301 	lsl.w	r3, r0, r1
     b40:	fa27 f20c 	lsr.w	r2, r7, ip
     b44:	fa20 fb0c 	lsr.w	fp, r0, ip
     b48:	ea4f 4914 	mov.w	r9, r4, lsr #16
     b4c:	4313      	orrs	r3, r2
     b4e:	fbbb f8f9 	udiv	r8, fp, r9
     b52:	fa1f fe84 	uxth.w	lr, r4
     b56:	fb09 bb18 	mls	fp, r9, r8, fp
     b5a:	0c1a      	lsrs	r2, r3, #16
     b5c:	fb08 fa0e 	mul.w	sl, r8, lr
     b60:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
     b64:	4592      	cmp	sl, r2
     b66:	fa07 f701 	lsl.w	r7, r7, r1
     b6a:	d93e      	bls.n	bea <__udivmoddi4+0x29a>
     b6c:	18a2      	adds	r2, r4, r2
     b6e:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
     b72:	d204      	bcs.n	b7e <__udivmoddi4+0x22e>
     b74:	4592      	cmp	sl, r2
     b76:	d902      	bls.n	b7e <__udivmoddi4+0x22e>
     b78:	f1a8 0002 	sub.w	r0, r8, #2
     b7c:	4422      	add	r2, r4
     b7e:	eba2 020a 	sub.w	r2, r2, sl
     b82:	b29b      	uxth	r3, r3
     b84:	fbb2 f8f9 	udiv	r8, r2, r9
     b88:	fb09 2218 	mls	r2, r9, r8, r2
     b8c:	fb08 fe0e 	mul.w	lr, r8, lr
     b90:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
     b94:	4596      	cmp	lr, r2
     b96:	d92a      	bls.n	bee <__udivmoddi4+0x29e>
     b98:	18a2      	adds	r2, r4, r2
     b9a:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
     b9e:	d204      	bcs.n	baa <__udivmoddi4+0x25a>
     ba0:	4596      	cmp	lr, r2
     ba2:	d902      	bls.n	baa <__udivmoddi4+0x25a>
     ba4:	f1a8 0302 	sub.w	r3, r8, #2
     ba8:	4422      	add	r2, r4
     baa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     bae:	fba0 9305 	umull	r9, r3, r0, r5
     bb2:	eba2 020e 	sub.w	r2, r2, lr
     bb6:	429a      	cmp	r2, r3
     bb8:	46ce      	mov	lr, r9
     bba:	4698      	mov	r8, r3
     bbc:	d302      	bcc.n	bc4 <__udivmoddi4+0x274>
     bbe:	d106      	bne.n	bce <__udivmoddi4+0x27e>
     bc0:	454f      	cmp	r7, r9
     bc2:	d204      	bcs.n	bce <__udivmoddi4+0x27e>
     bc4:	ebb9 0e05 	subs.w	lr, r9, r5
     bc8:	eb63 0804 	sbc.w	r8, r3, r4
     bcc:	3801      	subs	r0, #1
     bce:	b186      	cbz	r6, bf2 <__udivmoddi4+0x2a2>
     bd0:	ebb7 030e 	subs.w	r3, r7, lr
     bd4:	eb62 0708 	sbc.w	r7, r2, r8
     bd8:	fa07 fc0c 	lsl.w	ip, r7, ip
     bdc:	40cb      	lsrs	r3, r1
     bde:	ea4c 0303 	orr.w	r3, ip, r3
     be2:	40cf      	lsrs	r7, r1
     be4:	e9c6 3700 	strd	r3, r7, [r6]
     be8:	e79c      	b.n	b24 <__udivmoddi4+0x1d4>
     bea:	4640      	mov	r0, r8
     bec:	e7c7      	b.n	b7e <__udivmoddi4+0x22e>
     bee:	4643      	mov	r3, r8
     bf0:	e7db      	b.n	baa <__udivmoddi4+0x25a>
     bf2:	4631      	mov	r1, r6
     bf4:	e6fd      	b.n	9f2 <__udivmoddi4+0xa2>
	...

00000bf8 <main>:
	fetch_and_display(dev);
}
#endif

void main(void)
{
     bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     bfc:	b08d      	sub	sp, #52	; 0x34
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
     bfe:	4d46      	ldr	r5, [pc, #280]	; (d18 <main+0x120>)
     c00:	4628      	mov	r0, r5
     c02:	f006 f856 	bl	6cb2 <z_device_is_ready>

	if (sensor == NULL) {
		printf("No device found\n");
		return;
	}
	if (!device_is_ready(sensor)) {
     c06:	b930      	cbnz	r0, c16 <main+0x1e>
		printf("Device %s is not ready\n", sensor->name);
     c08:	6829      	ldr	r1, [r5, #0]
     c0a:	4844      	ldr	r0, [pc, #272]	; (d1c <main+0x124>)
	while (true) {
		fetch_and_display(sensor);
		k_sleep(K_MSEC(2000));
	}
#endif /* CONFIG_LIS2DH_TRIGGER */
}
     c0c:	b00d      	add	sp, #52	; 0x34
     c0e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		printf("Device %s is not ready\n", sensor->name);
     c12:	f001 bd5b 	b.w	26cc <printf>
	printf("Polling at 0.5 Hz\n");
     c16:	4842      	ldr	r0, [pc, #264]	; (d20 <main+0x128>)
	++count;
     c18:	f8df a108 	ldr.w	sl, [pc, #264]	; d24 <main+0x12c>
	printf("Polling at 0.5 Hz\n");
     c1c:	f001 fd56 	bl	26cc <printf>
 * @param val A pointer to a sensor_value struct.
 * @return The converted value.
 */
static inline double sensor_value_to_double(const struct sensor_value *val)
{
	return (double)val->val1 + (double)val->val2 / 1000000;
     c20:	a73b      	add	r7, pc, #236	; (adr r7, d10 <main+0x118>)
     c22:	e9d7 6700 	ldrd	r6, r7, [r7]
	return api->sample_fetch(dev, SENSOR_CHAN_ALL);
     c26:	68ab      	ldr	r3, [r5, #8]
     c28:	483b      	ldr	r0, [pc, #236]	; (d18 <main+0x120>)
     c2a:	68db      	ldr	r3, [r3, #12]
     c2c:	2139      	movs	r1, #57	; 0x39
     c2e:	4798      	blx	r3
	++count;
     c30:	f8da 3000 	ldr.w	r3, [sl]
	if (rc == -EBADMSG) {
     c34:	f110 0f4d 	cmn.w	r0, #77	; 0x4d
	++count;
     c38:	f103 0301 	add.w	r3, r3, #1
     c3c:	4601      	mov	r1, r0
     c3e:	f8ca 3000 	str.w	r3, [sl]
	if (rc == -EBADMSG) {
     c42:	d000      	beq.n	c46 <main+0x4e>
	if (rc == 0) {
     c44:	b930      	cbnz	r0, c54 <main+0x5c>
	return api->channel_get(dev, chan, val);
     c46:	68ab      	ldr	r3, [r5, #8]
     c48:	4833      	ldr	r0, [pc, #204]	; (d18 <main+0x120>)
     c4a:	691b      	ldr	r3, [r3, #16]
     c4c:	2103      	movs	r1, #3
     c4e:	aa06      	add	r2, sp, #24
     c50:	4798      	blx	r3
     c52:	4601      	mov	r1, r0
	if (rc < 0) {
     c54:	2900      	cmp	r1, #0
     c56:	da0b      	bge.n	c70 <main+0x78>
		printf("ERROR: Update failed: %d\n", rc);
     c58:	4833      	ldr	r0, [pc, #204]	; (d28 <main+0x130>)
     c5a:	f001 fd37 	bl	26cc <printf>
		printf("\n");
     c5e:	4833      	ldr	r0, [pc, #204]	; (d2c <main+0x134>)
     c60:	f001 fd34 	bl	26cc <printf>
		/* coverity[OVERRUN] */
		return (int32_t) arch_syscall_invoke2(parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SLEEP);
	}
#endif
	compiler_barrier();
	return z_impl_k_sleep(timeout);
     c64:	2100      	movs	r1, #0
     c66:	f44f 3080 	mov.w	r0, #65536	; 0x10000
     c6a:	f004 fdeb 	bl	5844 <z_impl_k_sleep>
	while (true) {
     c6e:	e7da      	b.n	c26 <main+0x2e>
		printf("#%u @ %u ms: %sx %f , y %f , z %f",
     c70:	f8da b000 	ldr.w	fp, [sl]
		(void)arch_syscall_invoke1((uintptr_t)&ret64, K_SYSCALL_K_UPTIME_TICKS);
		return (int64_t)ret64;
	}
#endif
	compiler_barrier();
	return z_impl_k_uptime_ticks();
     c74:	f006 f9a0 	bl	6fb8 <z_impl_k_uptime_ticks>
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
     c78:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
     c7c:	fba0 4003 	umull	r4, r0, r0, r3
     c80:	fb03 0001 	mla	r0, r3, r1, r0
     c84:	0be4      	lsrs	r4, r4, #15
     c86:	ea44 4440 	orr.w	r4, r4, r0, lsl #17
	return (double)val->val1 + (double)val->val2 / 1000000;
     c8a:	980b      	ldr	r0, [sp, #44]	; 0x2c
     c8c:	f7ff fb7a 	bl	384 <__aeabi_i2d>
     c90:	4632      	mov	r2, r6
     c92:	463b      	mov	r3, r7
     c94:	f7ff fd0a 	bl	6ac <__aeabi_ddiv>
     c98:	4680      	mov	r8, r0
     c9a:	980a      	ldr	r0, [sp, #40]	; 0x28
     c9c:	4689      	mov	r9, r1
     c9e:	f7ff fb71 	bl	384 <__aeabi_i2d>
     ca2:	4602      	mov	r2, r0
     ca4:	460b      	mov	r3, r1
     ca6:	4640      	mov	r0, r8
     ca8:	4649      	mov	r1, r9
     caa:	f7ff fa1f 	bl	ec <__adddf3>
     cae:	e9cd 0104 	strd	r0, r1, [sp, #16]
     cb2:	9809      	ldr	r0, [sp, #36]	; 0x24
     cb4:	f7ff fb66 	bl	384 <__aeabi_i2d>
     cb8:	4632      	mov	r2, r6
     cba:	463b      	mov	r3, r7
     cbc:	f7ff fcf6 	bl	6ac <__aeabi_ddiv>
     cc0:	4680      	mov	r8, r0
     cc2:	9808      	ldr	r0, [sp, #32]
     cc4:	4689      	mov	r9, r1
     cc6:	f7ff fb5d 	bl	384 <__aeabi_i2d>
     cca:	4602      	mov	r2, r0
     ccc:	460b      	mov	r3, r1
     cce:	4640      	mov	r0, r8
     cd0:	4649      	mov	r1, r9
     cd2:	f7ff fa0b 	bl	ec <__adddf3>
     cd6:	e9cd 0102 	strd	r0, r1, [sp, #8]
     cda:	9807      	ldr	r0, [sp, #28]
     cdc:	f7ff fb52 	bl	384 <__aeabi_i2d>
     ce0:	4632      	mov	r2, r6
     ce2:	463b      	mov	r3, r7
     ce4:	f7ff fce2 	bl	6ac <__aeabi_ddiv>
     ce8:	4680      	mov	r8, r0
     cea:	9806      	ldr	r0, [sp, #24]
     cec:	4689      	mov	r9, r1
     cee:	f7ff fb49 	bl	384 <__aeabi_i2d>
     cf2:	4602      	mov	r2, r0
     cf4:	460b      	mov	r3, r1
     cf6:	4640      	mov	r0, r8
     cf8:	4649      	mov	r1, r9
     cfa:	f7ff f9f7 	bl	ec <__adddf3>
     cfe:	4b0c      	ldr	r3, [pc, #48]	; (d30 <main+0x138>)
     d00:	e9cd 0100 	strd	r0, r1, [sp]
     d04:	4622      	mov	r2, r4
     d06:	4659      	mov	r1, fp
     d08:	480a      	ldr	r0, [pc, #40]	; (d34 <main+0x13c>)
     d0a:	f001 fcdf 	bl	26cc <printf>
     d0e:	e7a6      	b.n	c5e <main+0x66>
     d10:	00000000 	.word	0x00000000
     d14:	412e8480 	.word	0x412e8480
     d18:	000071a0 	.word	0x000071a0
     d1c:	000075a6 	.word	0x000075a6
     d20:	000075be 	.word	0x000075be
     d24:	20000448 	.word	0x20000448
     d28:	000075d1 	.word	0x000075d1
     d2c:	0000763c 	.word	0x0000763c
     d30:	0000763d 	.word	0x0000763d
     d34:	000075eb 	.word	0x000075eb

00000d38 <lis2dh_attr_set>:

static int lis2dh_attr_set(const struct device *dev, enum sensor_channel chan,
			   enum sensor_attribute attr,
			   const struct sensor_value *val)
{
	switch (chan) {
     d38:	2903      	cmp	r1, #3
{
     d3a:	b573      	push	{r0, r1, r4, r5, r6, lr}
     d3c:	4614      	mov	r4, r2
     d3e:	4605      	mov	r5, r0
     d40:	461a      	mov	r2, r3
	switch (chan) {
     d42:	d85d      	bhi.n	e00 <lis2dh_attr_set+0xc8>
	switch (attr) {
     d44:	2c00      	cmp	r4, #0
     d46:	d03c      	beq.n	dc2 <lis2dh_attr_set+0x8a>
     d48:	2c07      	cmp	r4, #7
     d4a:	d159      	bne.n	e00 <lis2dh_attr_set+0xc8>
	int64_t micro_ms2 = ms2->val1 * 1000000LL + ms2->val2;
     d4c:	685b      	ldr	r3, [r3, #4]
     d4e:	6810      	ldr	r0, [r2, #0]
     d50:	4a37      	ldr	r2, [pc, #220]	; (e30 <lis2dh_attr_set+0xf8>)
     d52:	17d9      	asrs	r1, r3, #31
     d54:	fbc0 3102 	smlal	r3, r1, r0, r2
	if (micro_ms2 > 0) {
     d58:	2b01      	cmp	r3, #1
     d5a:	f171 0200 	sbcs.w	r2, r1, #0
     d5e:	db22      	blt.n	da6 <lis2dh_attr_set+0x6e>
		return (micro_ms2 + SENSOR_G / 2) / SENSOR_G;
     d60:	4834      	ldr	r0, [pc, #208]	; (e34 <lis2dh_attr_set+0xfc>)
     d62:	1818      	adds	r0, r3, r0
     d64:	a330      	add	r3, pc, #192	; (adr r3, e28 <lis2dh_attr_set+0xf0>)
     d66:	e9d3 2300 	ldrd	r2, r3, [r3]
     d6a:	f141 0100 	adc.w	r1, r1, #0
		return (micro_ms2 - SENSOR_G / 2) / SENSOR_G;
     d6e:	f7ff fd85 	bl	87c <__aeabi_ldivmod>
		if (range == LIS2DH_RANGE_IDX_TO_VALUE(i)) {
     d72:	b280      	uxth	r0, r0
     d74:	2802      	cmp	r0, #2
     d76:	d01e      	beq.n	db6 <lis2dh_attr_set+0x7e>
     d78:	2804      	cmp	r0, #4
     d7a:	d01e      	beq.n	dba <lis2dh_attr_set+0x82>
     d7c:	2808      	cmp	r0, #8
     d7e:	d01e      	beq.n	dbe <lis2dh_attr_set+0x86>
     d80:	2810      	cmp	r0, #16
     d82:	d133      	bne.n	dec <lis2dh_attr_set+0xb4>
     d84:	2303      	movs	r3, #3
	lis2dh->scale = lis2dh_reg_val_to_scale[fs];
     d86:	492c      	ldr	r1, [pc, #176]	; (e38 <lis2dh_attr_set+0x100>)
	struct lis2dh_data *lis2dh = dev->data;
     d88:	692a      	ldr	r2, [r5, #16]
	lis2dh->scale = lis2dh_reg_val_to_scale[fs];
     d8a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
     d8e:	6111      	str	r1, [r2, #16]
	return lis2dh->hw_tf->update_reg(dev, LIS2DH_REG_CTRL4,
     d90:	6852      	ldr	r2, [r2, #4]
     d92:	6914      	ldr	r4, [r2, #16]
     d94:	011b      	lsls	r3, r3, #4
     d96:	2230      	movs	r2, #48	; 0x30
     d98:	2123      	movs	r1, #35	; 0x23
     d9a:	4628      	mov	r0, r5
     d9c:	46a4      	mov	ip, r4
		LOG_WRN("attr_set() not supported on this channel.");
		return -ENOTSUP;
	}

	return 0;
}
     d9e:	b002      	add	sp, #8
     da0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return lis2dh->hw_tf->update_reg(dev, LIS2DH_REG_CTRL4,
     da4:	4760      	bx	ip
     da6:	4825      	ldr	r0, [pc, #148]	; (e3c <lis2dh_attr_set+0x104>)
     da8:	1818      	adds	r0, r3, r0
     daa:	f161 0100 	sbc.w	r1, r1, #0
     dae:	a31e      	add	r3, pc, #120	; (adr r3, e28 <lis2dh_attr_set+0xf0>)
     db0:	e9d3 2300 	ldrd	r2, r3, [r3]
     db4:	e7db      	b.n	d6e <lis2dh_attr_set+0x36>
	for (i = 0; i < LIS2DH_NUM_RANGES; i++) {
     db6:	2300      	movs	r3, #0
     db8:	e7e5      	b.n	d86 <lis2dh_attr_set+0x4e>
		if (range == LIS2DH_RANGE_IDX_TO_VALUE(i)) {
     dba:	2301      	movs	r3, #1
     dbc:	e7e3      	b.n	d86 <lis2dh_attr_set+0x4e>
     dbe:	2302      	movs	r3, #2
     dc0:	e7e1      	b.n	d86 <lis2dh_attr_set+0x4e>
		return lis2dh_acc_odr_set(dev, val->val1);
     dc2:	881a      	ldrh	r2, [r3, #0]
	for (i = 0; i < ARRAY_SIZE(lis2dh_odr_map); i++) {
     dc4:	4b1e      	ldr	r3, [pc, #120]	; (e40 <lis2dh_attr_set+0x108>)
		if (freq == lis2dh_odr_map[i]) {
     dc6:	f833 1b02 	ldrh.w	r1, [r3], #2
     dca:	428a      	cmp	r2, r1
     dcc:	d10b      	bne.n	de6 <lis2dh_attr_set+0xae>
	struct lis2dh_data *data = dev->data;
     dce:	692e      	ldr	r6, [r5, #16]
	status = data->hw_tf->read_reg(dev, LIS2DH_REG_CTRL1, &value);
     dd0:	6873      	ldr	r3, [r6, #4]
     dd2:	f10d 0207 	add.w	r2, sp, #7
     dd6:	689b      	ldr	r3, [r3, #8]
     dd8:	2120      	movs	r1, #32
     dda:	4628      	mov	r0, r5
     ddc:	4798      	blx	r3
	if (status < 0) {
     dde:	2800      	cmp	r0, #0
     de0:	da07      	bge.n	df2 <lis2dh_attr_set+0xba>
}
     de2:	b002      	add	sp, #8
     de4:	bd70      	pop	{r4, r5, r6, pc}
	for (i = 0; i < ARRAY_SIZE(lis2dh_odr_map); i++) {
     de6:	3401      	adds	r4, #1
     de8:	2c0b      	cmp	r4, #11
     dea:	d1ec      	bne.n	dc6 <lis2dh_attr_set+0x8e>
	return -EINVAL;
     dec:	f06f 0015 	mvn.w	r0, #21
     df0:	e7f7      	b.n	de2 <lis2dh_attr_set+0xaa>
	if ((value & LIS2DH_LP_EN_BIT_MASK) == 0U && odr == LIS2DH_ODR_8) {
     df2:	f89d 2007 	ldrb.w	r2, [sp, #7]
     df6:	0711      	lsls	r1, r2, #28
			return i;
     df8:	4623      	mov	r3, r4
	if ((value & LIS2DH_LP_EN_BIT_MASK) == 0U && odr == LIS2DH_ODR_8) {
     dfa:	d404      	bmi.n	e06 <lis2dh_attr_set+0xce>
     dfc:	2c08      	cmp	r4, #8
     dfe:	d105      	bne.n	e0c <lis2dh_attr_set+0xd4>
	switch (attr) {
     e00:	f06f 0085 	mvn.w	r0, #133	; 0x85
     e04:	e7ed      	b.n	de2 <lis2dh_attr_set+0xaa>
		odr--;
     e06:	2c0a      	cmp	r4, #10
     e08:	bf08      	it	eq
     e0a:	2309      	moveq	r3, #9
				      (value & ~LIS2DH_ODR_MASK) |
     e0c:	f002 020f 	and.w	r2, r2, #15
	return data->hw_tf->write_reg(dev, LIS2DH_REG_CTRL1,
     e10:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
     e14:	6873      	ldr	r3, [r6, #4]
     e16:	b2d2      	uxtb	r2, r2
     e18:	68db      	ldr	r3, [r3, #12]
     e1a:	2120      	movs	r1, #32
     e1c:	4628      	mov	r0, r5
     e1e:	4798      	blx	r3
     e20:	e7df      	b.n	de2 <lis2dh_attr_set+0xaa>
     e22:	bf00      	nop
     e24:	f3af 8000 	nop.w
     e28:	0095a33a 	.word	0x0095a33a
     e2c:	00000000 	.word	0x00000000
     e30:	000f4240 	.word	0x000f4240
     e34:	004ad19d 	.word	0x004ad19d
     e38:	200000b0 	.word	0x200000b0
     e3c:	ffb52e63 	.word	0xffb52e63
     e40:	00007590 	.word	0x00007590

00000e44 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
     e44:	680b      	ldr	r3, [r1, #0]
     e46:	3301      	adds	r3, #1
     e48:	600b      	str	r3, [r1, #0]
	return _char_out(c);
     e4a:	4b01      	ldr	r3, [pc, #4]	; (e50 <char_out+0xc>)
     e4c:	681b      	ldr	r3, [r3, #0]
     e4e:	4718      	bx	r3
     e50:	20000000 	.word	0x20000000

00000e54 <__printk_hook_install>:
	_char_out = fn;
     e54:	4b01      	ldr	r3, [pc, #4]	; (e5c <__printk_hook_install+0x8>)
     e56:	6018      	str	r0, [r3, #0]
}
     e58:	4770      	bx	lr
     e5a:	bf00      	nop
     e5c:	20000000 	.word	0x20000000

00000e60 <vprintk>:
}

void vprintk(const char *fmt, va_list ap)
{
     e60:	b507      	push	{r0, r1, r2, lr}
     e62:	460b      	mov	r3, r1

		if (ctx.buf_count) {
			buf_flush(&ctx);
		}
	} else {
		struct out_context ctx = { 0 };
     e64:	2100      	movs	r1, #0
{
     e66:	4602      	mov	r2, r0
		struct out_context ctx = { 0 };
     e68:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
		k_spinlock_key_t key = k_spin_lock(&lock);
#endif

		cbvprintf(char_out, &ctx, fmt, ap);
     e6a:	4803      	ldr	r0, [pc, #12]	; (e78 <vprintk+0x18>)
     e6c:	a901      	add	r1, sp, #4
     e6e:	f000 f8e5 	bl	103c <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
     e72:	b003      	add	sp, #12
     e74:	f85d fb04 	ldr.w	pc, [sp], #4
     e78:	00000e45 	.word	0x00000e45

00000e7c <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
     e7c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     e80:	f8b0 9018 	ldrh.w	r9, [r0, #24]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
     e84:	f019 0808 	ands.w	r8, r9, #8
{
     e88:	4604      	mov	r4, r0
     e8a:	4693      	mov	fp, r2
	if (processing) {
     e8c:	d00d      	beq.n	eaa <process_event+0x2e>
		if (evt == EVT_COMPLETE) {
     e8e:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     e90:	bf0c      	ite	eq
     e92:	f049 0910 	orreq.w	r9, r9, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
     e96:	f049 0920 	orrne.w	r9, r9, #32
     e9a:	f8a0 9018 	strh.w	r9, [r0, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     e9e:	f38b 8811 	msr	BASEPRI, fp
     ea2:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
     ea6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     eaa:	f009 0907 	and.w	r9, r9, #7
		if (evt == EVT_RECHECK) {
     eae:	2902      	cmp	r1, #2
     eb0:	d107      	bne.n	ec2 <process_event+0x46>
			evt = process_recheck(mgr);
     eb2:	4620      	mov	r0, r4
     eb4:	f004 fef0 	bl	5c98 <process_recheck>
		if (evt == EVT_NOP) {
     eb8:	2800      	cmp	r0, #0
     eba:	d0f0      	beq.n	e9e <process_event+0x22>
		if (evt == EVT_COMPLETE) {
     ebc:	2801      	cmp	r0, #1
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     ebe:	8b23      	ldrh	r3, [r4, #24]
		if (evt == EVT_COMPLETE) {
     ec0:	d14e      	bne.n	f60 <process_event+0xe4>
			res = mgr->last_res;
     ec2:	6967      	ldr	r7, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     ec4:	8b21      	ldrh	r1, [r4, #24]
	if (res < 0) {
     ec6:	2f00      	cmp	r7, #0
     ec8:	da15      	bge.n	ef6 <process_event+0x7a>
		*clients = mgr->clients;
     eca:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     ecc:	f021 0107 	bic.w	r1, r1, #7
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
	list->tail = NULL;
     ed0:	e9c4 8800 	strd	r8, r8, [r4]
     ed4:	f041 0101 	orr.w	r1, r1, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
     ed8:	8321      	strh	r1, [r4, #24]
		onoff_transition_fn transit = NULL;
     eda:	2600      	movs	r6, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     edc:	8b21      	ldrh	r1, [r4, #24]
     ede:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     ee2:	45ca      	cmp	sl, r9
     ee4:	d002      	beq.n	eec <process_event+0x70>
		if (do_monitors
     ee6:	68a3      	ldr	r3, [r4, #8]
     ee8:	2b00      	cmp	r3, #0
     eea:	d15a      	bne.n	fa2 <process_event+0x126>
		    || !sys_slist_is_empty(&clients)
     eec:	b90d      	cbnz	r5, ef2 <process_event+0x76>
		    || (transit != NULL)) {
     eee:	2e00      	cmp	r6, #0
     ef0:	d071      	beq.n	fd6 <process_event+0x15a>
     ef2:	2300      	movs	r3, #0
     ef4:	e056      	b.n	fa4 <process_event+0x128>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     ef6:	f001 0307 	and.w	r3, r1, #7
		   || (state == ONOFF_STATE_RESETTING)) {
     efa:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
     efc:	2a01      	cmp	r2, #1
     efe:	d81e      	bhi.n	f3e <process_event+0xc2>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     f00:	f021 0107 	bic.w	r1, r1, #7
		if (state == ONOFF_STATE_TO_ON) {
     f04:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
     f06:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     f08:	b289      	uxth	r1, r1
     f0a:	e9c4 8800 	strd	r8, r8, [r4]
		if (state == ONOFF_STATE_TO_ON) {
     f0e:	d10a      	bne.n	f26 <process_event+0xaa>
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     f10:	b13d      	cbz	r5, f22 <process_event+0xa6>
     f12:	8b63      	ldrh	r3, [r4, #26]
     f14:	462a      	mov	r2, r5

#define SYS_SLIST_STATIC_INIT(ptr_to_list) {NULL, NULL}

static inline sys_snode_t *z_snode_next_peek(sys_snode_t *node)
{
	return node->next;
     f16:	6812      	ldr	r2, [r2, #0]
				mgr->refs += 1U;
     f18:	3301      	adds	r3, #1
     f1a:	b29b      	uxth	r3, r3
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     f1c:	2a00      	cmp	r2, #0
     f1e:	d1fa      	bne.n	f16 <process_event+0x9a>
     f20:	8363      	strh	r3, [r4, #26]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     f22:	f041 0102 	orr.w	r1, r1, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
     f26:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     f28:	4620      	mov	r0, r4
     f2a:	f004 feb5 	bl	5c98 <process_recheck>
     f2e:	4606      	mov	r6, r0
     f30:	2800      	cmp	r0, #0
     f32:	d0d3      	beq.n	edc <process_event+0x60>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     f34:	8b23      	ldrh	r3, [r4, #24]
     f36:	f043 0320 	orr.w	r3, r3, #32
     f3a:	8323      	strh	r3, [r4, #24]
     f3c:	e7cd      	b.n	eda <process_event+0x5e>
	} else if (state == ONOFF_STATE_TO_OFF) {
     f3e:	2b04      	cmp	r3, #4
     f40:	d10c      	bne.n	f5c <process_event+0xe0>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     f42:	f021 0107 	bic.w	r1, r1, #7
     f46:	b289      	uxth	r1, r1
	mgr->flags = (state & ONOFF_STATE_MASK)
     f48:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     f4a:	4620      	mov	r0, r4
     f4c:	f004 fea4 	bl	5c98 <process_recheck>
     f50:	4605      	mov	r5, r0
     f52:	2800      	cmp	r0, #0
     f54:	d0c1      	beq.n	eda <process_event+0x5e>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     f56:	f041 0120 	orr.w	r1, r1, #32
     f5a:	8321      	strh	r1, [r4, #24]
     f5c:	2500      	movs	r5, #0
     f5e:	e7bc      	b.n	eda <process_event+0x5e>
		} else if (evt == EVT_START) {
     f60:	2803      	cmp	r0, #3
     f62:	d109      	bne.n	f78 <process_event+0xfc>
			transit = mgr->transitions->start;
     f64:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     f66:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->start;
     f6a:	6816      	ldr	r6, [r2, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     f6c:	f043 0306 	orr.w	r3, r3, #6
	mgr->flags = (state & ONOFF_STATE_MASK)
     f70:	8323      	strh	r3, [r4, #24]
}
     f72:	2500      	movs	r5, #0
		res = 0;
     f74:	462f      	mov	r7, r5
     f76:	e7b1      	b.n	edc <process_event+0x60>
		} else if (evt == EVT_STOP) {
     f78:	2804      	cmp	r0, #4
     f7a:	d106      	bne.n	f8a <process_event+0x10e>
			transit = mgr->transitions->stop;
     f7c:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     f7e:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->stop;
     f82:	6856      	ldr	r6, [r2, #4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     f84:	f043 0304 	orr.w	r3, r3, #4
     f88:	e7f2      	b.n	f70 <process_event+0xf4>
		} else if (evt == EVT_RESET) {
     f8a:	2805      	cmp	r0, #5
     f8c:	d106      	bne.n	f9c <process_event+0x120>
			transit = mgr->transitions->reset;
     f8e:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     f90:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->reset;
     f94:	6896      	ldr	r6, [r2, #8]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     f96:	f043 0305 	orr.w	r3, r3, #5
     f9a:	e7e9      	b.n	f70 <process_event+0xf4>
     f9c:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
     f9e:	462e      	mov	r6, r5
     fa0:	e7e8      	b.n	f74 <process_event+0xf8>
				   && !sys_slist_is_empty(&mgr->monitors);
     fa2:	2301      	movs	r3, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     fa4:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     fa8:	8321      	strh	r1, [r4, #24]
     faa:	f38b 8811 	msr	BASEPRI, fp
     fae:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
     fb2:	b9fb      	cbnz	r3, ff4 <process_event+0x178>
	while (!sys_slist_is_empty(list)) {
     fb4:	bb85      	cbnz	r5, 1018 <process_event+0x19c>
			if (transit != NULL) {
     fb6:	b116      	cbz	r6, fbe <process_event+0x142>
				transit(mgr, transition_complete);
     fb8:	491f      	ldr	r1, [pc, #124]	; (1038 <process_event+0x1bc>)
     fba:	4620      	mov	r0, r4
     fbc:	47b0      	blx	r6
	__asm__ volatile(
     fbe:	f04f 0320 	mov.w	r3, #32
     fc2:	f3ef 8b11 	mrs	fp, BASEPRI
     fc6:	f383 8812 	msr	BASEPRI_MAX, r3
     fca:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
     fce:	8b23      	ldrh	r3, [r4, #24]
     fd0:	f023 0308 	bic.w	r3, r3, #8
     fd4:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
     fd6:	8b23      	ldrh	r3, [r4, #24]
     fd8:	06da      	lsls	r2, r3, #27
     fda:	d525      	bpl.n	1028 <process_event+0x1ac>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     fdc:	f023 0310 	bic.w	r3, r3, #16
     fe0:	8323      	strh	r3, [r4, #24]
			evt = EVT_COMPLETE;
     fe2:	2101      	movs	r1, #1
		state = mgr->flags & ONOFF_STATE_MASK;
     fe4:	f8b4 9018 	ldrh.w	r9, [r4, #24]
     fe8:	f009 0907 	and.w	r9, r9, #7
	} while (evt != EVT_NOP);
     fec:	2900      	cmp	r1, #0
     fee:	f47f af5e 	bne.w	eae <process_event+0x32>
out:
     ff2:	e754      	b.n	e9e <process_event+0x22>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
     ff4:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     ff6:	2900      	cmp	r1, #0
     ff8:	d0dc      	beq.n	fb4 <process_event+0x138>
	return node->next;
     ffa:	f8d1 9000 	ldr.w	r9, [r1]
		mon->callback(mgr, mon, state, res);
     ffe:	f8d1 b004 	ldr.w	fp, [r1, #4]
    1002:	463b      	mov	r3, r7
    1004:	4652      	mov	r2, sl
    1006:	4620      	mov	r0, r4
    1008:	47d8      	blx	fp
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    100a:	f1b9 0f00 	cmp.w	r9, #0
    100e:	d0d1      	beq.n	fb4 <process_event+0x138>
    1010:	4649      	mov	r1, r9
    1012:	f8d9 9000 	ldr.w	r9, [r9]
    1016:	e7f2      	b.n	ffe <process_event+0x182>
    1018:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
    101a:	463b      	mov	r3, r7
    101c:	4652      	mov	r2, sl
    101e:	4620      	mov	r0, r4
    1020:	682d      	ldr	r5, [r5, #0]
    1022:	f004 fe55 	bl	5cd0 <notify_one>
    1026:	e7c5      	b.n	fb4 <process_event+0x138>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    1028:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    102c:	bf1e      	ittt	ne
    102e:	f023 0320 	bicne.w	r3, r3, #32
    1032:	8323      	strhne	r3, [r4, #24]
			evt = EVT_RECHECK;
    1034:	2102      	movne	r1, #2
    1036:	e7d5      	b.n	fe4 <process_event+0x168>
    1038:	00005cfd 	.word	0x00005cfd

0000103c <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
    103c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1040:	4681      	mov	r9, r0
    1042:	b09b      	sub	sp, #108	; 0x6c
    1044:	468a      	mov	sl, r1
    1046:	4615      	mov	r5, r2
    1048:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    104a:	2600      	movs	r6, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    104c:	7828      	ldrb	r0, [r5, #0]
    104e:	b910      	cbnz	r0, 1056 <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
    1050:	4630      	mov	r0, r6
    1052:	f000 bdee 	b.w	1c32 <cbvprintf+0xbf6>
			OUTC(*fp++);
    1056:	1c6b      	adds	r3, r5, #1
		if (*fp != '%') {
    1058:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
    105a:	9302      	str	r3, [sp, #8]
		if (*fp != '%') {
    105c:	d006      	beq.n	106c <cbvprintf+0x30>
			OUTC(*fp++);
    105e:	4651      	mov	r1, sl
			OUTC('%');
    1060:	47c8      	blx	r9
    1062:	2800      	cmp	r0, #0
    1064:	f2c0 85e5 	blt.w	1c32 <cbvprintf+0xbf6>
    1068:	3601      	adds	r6, #1
		if (bps == NULL) {
    106a:	e24c      	b.n	1506 <cbvprintf+0x4ca>
		} state = {
    106c:	2218      	movs	r2, #24
    106e:	2100      	movs	r1, #0
    1070:	a80c      	add	r0, sp, #48	; 0x30
    1072:	f004 ffe5 	bl	6040 <memset>
	if (*sp == '%') {
    1076:	786b      	ldrb	r3, [r5, #1]
    1078:	2b25      	cmp	r3, #37	; 0x25
    107a:	d07c      	beq.n	1176 <cbvprintf+0x13a>
    107c:	2200      	movs	r2, #0
    107e:	1c68      	adds	r0, r5, #1
    1080:	4696      	mov	lr, r2
    1082:	4690      	mov	r8, r2
    1084:	4694      	mov	ip, r2
    1086:	4617      	mov	r7, r2
    1088:	4601      	mov	r1, r0
		switch (*sp) {
    108a:	f810 3b01 	ldrb.w	r3, [r0], #1
    108e:	2b2b      	cmp	r3, #43	; 0x2b
    1090:	f000 80a0 	beq.w	11d4 <cbvprintf+0x198>
    1094:	f200 8097 	bhi.w	11c6 <cbvprintf+0x18a>
    1098:	2b20      	cmp	r3, #32
    109a:	f000 809e 	beq.w	11da <cbvprintf+0x19e>
    109e:	2b23      	cmp	r3, #35	; 0x23
    10a0:	f000 809e 	beq.w	11e0 <cbvprintf+0x1a4>
    10a4:	b12f      	cbz	r7, 10b2 <cbvprintf+0x76>
    10a6:	f89d 0038 	ldrb.w	r0, [sp, #56]	; 0x38
    10aa:	f040 0004 	orr.w	r0, r0, #4
    10ae:	f88d 0038 	strb.w	r0, [sp, #56]	; 0x38
    10b2:	f1bc 0f00 	cmp.w	ip, #0
    10b6:	d005      	beq.n	10c4 <cbvprintf+0x88>
    10b8:	f89d 0038 	ldrb.w	r0, [sp, #56]	; 0x38
    10bc:	f040 0008 	orr.w	r0, r0, #8
    10c0:	f88d 0038 	strb.w	r0, [sp, #56]	; 0x38
    10c4:	f1b8 0f00 	cmp.w	r8, #0
    10c8:	d005      	beq.n	10d6 <cbvprintf+0x9a>
    10ca:	f89d 0038 	ldrb.w	r0, [sp, #56]	; 0x38
    10ce:	f040 0010 	orr.w	r0, r0, #16
    10d2:	f88d 0038 	strb.w	r0, [sp, #56]	; 0x38
    10d6:	f1be 0f00 	cmp.w	lr, #0
    10da:	d005      	beq.n	10e8 <cbvprintf+0xac>
    10dc:	f89d 0038 	ldrb.w	r0, [sp, #56]	; 0x38
    10e0:	f040 0020 	orr.w	r0, r0, #32
    10e4:	f88d 0038 	strb.w	r0, [sp, #56]	; 0x38
    10e8:	b12a      	cbz	r2, 10f6 <cbvprintf+0xba>
    10ea:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
    10ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    10f2:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
	if (conv->flag_zero && conv->flag_dash) {
    10f6:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
    10fa:	f002 0044 	and.w	r0, r2, #68	; 0x44
    10fe:	2844      	cmp	r0, #68	; 0x44
    1100:	d103      	bne.n	110a <cbvprintf+0xce>
		conv->flag_zero = false;
    1102:	f36f 1286 	bfc	r2, #6, #1
    1106:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
	conv->width_present = true;
    110a:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
	if (*sp == '*') {
    110e:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
    1110:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    1114:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
	if (*sp == '*') {
    1118:	d17e      	bne.n	1218 <cbvprintf+0x1dc>
		conv->width_star = true;
    111a:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
    111e:	f042 0201 	orr.w	r2, r2, #1
			++sp;
    1122:	1c4b      	adds	r3, r1, #1
		conv->width_star = true;
    1124:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
	conv->prec_present = (*sp == '.');
    1128:	781a      	ldrb	r2, [r3, #0]
    112a:	2a2e      	cmp	r2, #46	; 0x2e
    112c:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
    1130:	bf0c      	ite	eq
    1132:	2101      	moveq	r1, #1
    1134:	2100      	movne	r1, #0
    1136:	f361 0241 	bfi	r2, r1, #1, #1
    113a:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
	if (!conv->prec_present) {
    113e:	d177      	bne.n	1230 <cbvprintf+0x1f4>
	if (*sp == '*') {
    1140:	785a      	ldrb	r2, [r3, #1]
    1142:	2a2a      	cmp	r2, #42	; 0x2a
    1144:	d06d      	beq.n	1222 <cbvprintf+0x1e6>
	++sp;
    1146:	3301      	adds	r3, #1
	size_t val = 0;
    1148:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
    114a:	f04f 0c0a 	mov.w	ip, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    114e:	4618      	mov	r0, r3
    1150:	f810 2b01 	ldrb.w	r2, [r0], #1
    1154:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    1158:	2f09      	cmp	r7, #9
    115a:	f240 80ab 	bls.w	12b4 <cbvprintf+0x278>
	conv->unsupported |= ((conv->prec_value < 0)
    115e:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
	conv->prec_value = prec;
    1162:	9110      	str	r1, [sp, #64]	; 0x40
	conv->unsupported |= ((conv->prec_value < 0)
    1164:	f3c2 0040 	ubfx	r0, r2, #1, #1
    1168:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
    116c:	f361 0241 	bfi	r2, r1, #1, #1
    1170:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
	return sp;
    1174:	e05c      	b.n	1230 <cbvprintf+0x1f4>
		conv->specifier = *sp++;
    1176:	1caa      	adds	r2, r5, #2
    1178:	9202      	str	r2, [sp, #8]
    117a:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
		if (conv->width_star) {
    117e:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
    1182:	07df      	lsls	r7, r3, #31
    1184:	f140 8173 	bpl.w	146e <cbvprintf+0x432>
			width = va_arg(ap, int);
    1188:	f854 bb04 	ldr.w	fp, [r4], #4
			if (width < 0) {
    118c:	f1bb 0f00 	cmp.w	fp, #0
    1190:	da07      	bge.n	11a2 <cbvprintf+0x166>
				conv->flag_dash = true;
    1192:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
    1196:	f042 0204 	orr.w	r2, r2, #4
    119a:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
				width = -width;
    119e:	f1cb 0b00 	rsb	fp, fp, #0
		if (conv->prec_star) {
    11a2:	0758      	lsls	r0, r3, #29
    11a4:	f140 816c 	bpl.w	1480 <cbvprintf+0x444>
			int arg = va_arg(ap, int);
    11a8:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
    11ac:	f1b8 0f00 	cmp.w	r8, #0
    11b0:	f280 816b 	bge.w	148a <cbvprintf+0x44e>
				conv->prec_present = false;
    11b4:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
    11b8:	f36f 0341 	bfc	r3, #1, #1
    11bc:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
		int precision = -1;
    11c0:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    11c4:	e161      	b.n	148a <cbvprintf+0x44e>
		switch (*sp) {
    11c6:	2b2d      	cmp	r3, #45	; 0x2d
    11c8:	d00d      	beq.n	11e6 <cbvprintf+0x1aa>
    11ca:	2b30      	cmp	r3, #48	; 0x30
    11cc:	f47f af6a 	bne.w	10a4 <cbvprintf+0x68>
			conv->flag_zero = true;
    11d0:	2201      	movs	r2, #1
	} while (loop);
    11d2:	e759      	b.n	1088 <cbvprintf+0x4c>
			conv->flag_plus = true;
    11d4:	f04f 0c01 	mov.w	ip, #1
    11d8:	e756      	b.n	1088 <cbvprintf+0x4c>
			conv->flag_space = true;
    11da:	f04f 0801 	mov.w	r8, #1
    11de:	e753      	b.n	1088 <cbvprintf+0x4c>
			conv->flag_hash = true;
    11e0:	f04f 0e01 	mov.w	lr, #1
    11e4:	e750      	b.n	1088 <cbvprintf+0x4c>
		switch (*sp) {
    11e6:	2701      	movs	r7, #1
    11e8:	e74e      	b.n	1088 <cbvprintf+0x4c>
		val = 10U * val + *sp++ - '0';
    11ea:	fb0c 7202 	mla	r2, ip, r2, r7
    11ee:	3a30      	subs	r2, #48	; 0x30
    11f0:	4603      	mov	r3, r0
    11f2:	4618      	mov	r0, r3
    11f4:	f810 7b01 	ldrb.w	r7, [r0], #1
    11f8:	f1a7 0e30 	sub.w	lr, r7, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    11fc:	f1be 0f09 	cmp.w	lr, #9
    1200:	d9f3      	bls.n	11ea <cbvprintf+0x1ae>
	if (sp != wp) {
    1202:	4299      	cmp	r1, r3
    1204:	d090      	beq.n	1128 <cbvprintf+0xec>
		conv->unsupported |= ((conv->width_value < 0)
    1206:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
		conv->width_value = width;
    120a:	920f      	str	r2, [sp, #60]	; 0x3c
				      || (width != (size_t)conv->width_value));
    120c:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
    120e:	f362 0141 	bfi	r1, r2, #1, #1
    1212:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
    1216:	e787      	b.n	1128 <cbvprintf+0xec>
    1218:	460b      	mov	r3, r1
	size_t val = 0;
    121a:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
    121c:	f04f 0c0a 	mov.w	ip, #10
    1220:	e7e7      	b.n	11f2 <cbvprintf+0x1b6>
		conv->prec_star = true;
    1222:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
    1226:	f042 0204 	orr.w	r2, r2, #4
    122a:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
		return ++sp;
    122e:	3302      	adds	r3, #2
	switch (*sp) {
    1230:	4619      	mov	r1, r3
    1232:	f811 2b01 	ldrb.w	r2, [r1], #1
    1236:	2a6c      	cmp	r2, #108	; 0x6c
    1238:	d05c      	beq.n	12f4 <cbvprintf+0x2b8>
    123a:	d840      	bhi.n	12be <cbvprintf+0x282>
    123c:	2a68      	cmp	r2, #104	; 0x68
    123e:	d046      	beq.n	12ce <cbvprintf+0x292>
    1240:	2a6a      	cmp	r2, #106	; 0x6a
    1242:	d061      	beq.n	1308 <cbvprintf+0x2cc>
    1244:	2a4c      	cmp	r2, #76	; 0x4c
    1246:	d067      	beq.n	1318 <cbvprintf+0x2dc>
    1248:	4619      	mov	r1, r3
	conv->specifier = *sp++;
    124a:	460b      	mov	r3, r1
    124c:	f813 2b01 	ldrb.w	r2, [r3], #1
    1250:	9302      	str	r3, [sp, #8]
	switch (conv->specifier) {
    1252:	2a78      	cmp	r2, #120	; 0x78
	conv->specifier = *sp++;
    1254:	f88d 203b 	strb.w	r2, [sp, #59]	; 0x3b
	switch (conv->specifier) {
    1258:	f200 80df 	bhi.w	141a <cbvprintf+0x3de>
    125c:	2a57      	cmp	r2, #87	; 0x57
    125e:	d868      	bhi.n	1332 <cbvprintf+0x2f6>
    1260:	2a41      	cmp	r2, #65	; 0x41
    1262:	d004      	beq.n	126e <cbvprintf+0x232>
    1264:	f1a2 0345 	sub.w	r3, r2, #69	; 0x45
    1268:	2b02      	cmp	r3, #2
    126a:	f200 80d6 	bhi.w	141a <cbvprintf+0x3de>
		conv->specifier_cat = SPECIFIER_FP;
    126e:	f89d 303a 	ldrb.w	r3, [sp, #58]	; 0x3a
			|| (conv->specifier == 'A');
    1272:	f002 02df 	and.w	r2, r2, #223	; 0xdf
		conv->specifier_cat = SPECIFIER_FP;
    1276:	2104      	movs	r1, #4
			|| (conv->specifier == 'A');
    1278:	f1a2 0841 	sub.w	r8, r2, #65	; 0x41
		conv->specifier_cat = SPECIFIER_FP;
    127c:	f361 0302 	bfi	r3, r1, #0, #3
			|| (conv->specifier == 'A');
    1280:	f1d8 0200 	rsbs	r2, r8, #0
		conv->specifier_a = (conv->specifier == 'a')
    1284:	f89d 1039 	ldrb.w	r1, [sp, #57]	; 0x39
		conv->specifier_cat = SPECIFIER_FP;
    1288:	f88d 303a 	strb.w	r3, [sp, #58]	; 0x3a
			|| (conv->specifier == 'A');
    128c:	eb42 0208 	adc.w	r2, r2, r8
		conv->specifier_a = (conv->specifier == 'a')
    1290:	f362 11c7 	bfi	r1, r2, #7, #1
		if (conv->specifier_a
    1294:	060a      	lsls	r2, r1, #24
		conv->specifier_a = (conv->specifier == 'a')
    1296:	f88d 1039 	strb.w	r1, [sp, #57]	; 0x39
		if (conv->specifier_a
    129a:	b2cb      	uxtb	r3, r1
    129c:	f100 80e5 	bmi.w	146a <cbvprintf+0x42e>
		if (conv->length_mod == LENGTH_L) {
    12a0:	f003 0278 	and.w	r2, r3, #120	; 0x78
    12a4:	2a18      	cmp	r2, #24
    12a6:	f040 80b5 	bne.w	1414 <cbvprintf+0x3d8>
			conv->length_mod = LENGTH_NONE;
    12aa:	f36f 03c6 	bfc	r3, #3, #4
    12ae:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
    12b2:	e09c      	b.n	13ee <cbvprintf+0x3b2>
		val = 10U * val + *sp++ - '0';
    12b4:	fb0c 2101 	mla	r1, ip, r1, r2
    12b8:	3930      	subs	r1, #48	; 0x30
    12ba:	4603      	mov	r3, r0
    12bc:	e747      	b.n	114e <cbvprintf+0x112>
	switch (*sp) {
    12be:	2a74      	cmp	r2, #116	; 0x74
    12c0:	d026      	beq.n	1310 <cbvprintf+0x2d4>
    12c2:	2a7a      	cmp	r2, #122	; 0x7a
    12c4:	d1c0      	bne.n	1248 <cbvprintf+0x20c>
		conv->length_mod = LENGTH_Z;
    12c6:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
    12ca:	2206      	movs	r2, #6
    12cc:	e00d      	b.n	12ea <cbvprintf+0x2ae>
		if (*++sp == 'h') {
    12ce:	785a      	ldrb	r2, [r3, #1]
    12d0:	2a68      	cmp	r2, #104	; 0x68
    12d2:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
    12d6:	d106      	bne.n	12e6 <cbvprintf+0x2aa>
			conv->length_mod = LENGTH_HH;
    12d8:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
    12da:	f361 02c6 	bfi	r2, r1, #3, #4
    12de:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
			++sp;
    12e2:	1c99      	adds	r1, r3, #2
    12e4:	e7b1      	b.n	124a <cbvprintf+0x20e>
			conv->length_mod = LENGTH_H;
    12e6:	4613      	mov	r3, r2
    12e8:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
    12ea:	f362 03c6 	bfi	r3, r2, #3, #4
    12ee:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
		break;
    12f2:	e7aa      	b.n	124a <cbvprintf+0x20e>
		if (*++sp == 'l') {
    12f4:	785a      	ldrb	r2, [r3, #1]
    12f6:	2a6c      	cmp	r2, #108	; 0x6c
    12f8:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
    12fc:	d101      	bne.n	1302 <cbvprintf+0x2c6>
			conv->length_mod = LENGTH_LL;
    12fe:	2104      	movs	r1, #4
    1300:	e7eb      	b.n	12da <cbvprintf+0x29e>
			conv->length_mod = LENGTH_L;
    1302:	4613      	mov	r3, r2
    1304:	2203      	movs	r2, #3
    1306:	e7f0      	b.n	12ea <cbvprintf+0x2ae>
		conv->length_mod = LENGTH_J;
    1308:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
    130c:	2205      	movs	r2, #5
    130e:	e7ec      	b.n	12ea <cbvprintf+0x2ae>
		conv->length_mod = LENGTH_T;
    1310:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
    1314:	2207      	movs	r2, #7
    1316:	e7e8      	b.n	12ea <cbvprintf+0x2ae>
		conv->unsupported = true;
    1318:	f8bd 3038 	ldrh.w	r3, [sp, #56]	; 0x38
    131c:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
    1320:	f023 0302 	bic.w	r3, r3, #2
    1324:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    1328:	f043 0302 	orr.w	r3, r3, #2
    132c:	f8ad 3038 	strh.w	r3, [sp, #56]	; 0x38
		break;
    1330:	e78b      	b.n	124a <cbvprintf+0x20e>
	switch (conv->specifier) {
    1332:	f1a2 0358 	sub.w	r3, r2, #88	; 0x58
    1336:	2b20      	cmp	r3, #32
    1338:	d86f      	bhi.n	141a <cbvprintf+0x3de>
    133a:	a101      	add	r1, pc, #4	; (adr r1, 1340 <cbvprintf+0x304>)
    133c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
    1340:	000013f3 	.word	0x000013f3
    1344:	0000141b 	.word	0x0000141b
    1348:	0000141b 	.word	0x0000141b
    134c:	0000141b 	.word	0x0000141b
    1350:	0000141b 	.word	0x0000141b
    1354:	0000141b 	.word	0x0000141b
    1358:	0000141b 	.word	0x0000141b
    135c:	0000141b 	.word	0x0000141b
    1360:	0000141b 	.word	0x0000141b
    1364:	0000126f 	.word	0x0000126f
    1368:	0000141b 	.word	0x0000141b
    136c:	000013f3 	.word	0x000013f3
    1370:	000013c5 	.word	0x000013c5
    1374:	0000126f 	.word	0x0000126f
    1378:	0000126f 	.word	0x0000126f
    137c:	0000126f 	.word	0x0000126f
    1380:	0000141b 	.word	0x0000141b
    1384:	000013c5 	.word	0x000013c5
    1388:	0000141b 	.word	0x0000141b
    138c:	0000141b 	.word	0x0000141b
    1390:	0000141b 	.word	0x0000141b
    1394:	0000141b 	.word	0x0000141b
    1398:	00001429 	.word	0x00001429
    139c:	000013f3 	.word	0x000013f3
    13a0:	0000144d 	.word	0x0000144d
    13a4:	0000141b 	.word	0x0000141b
    13a8:	0000141b 	.word	0x0000141b
    13ac:	0000144d 	.word	0x0000144d
    13b0:	0000141b 	.word	0x0000141b
    13b4:	000013f3 	.word	0x000013f3
    13b8:	0000141b 	.word	0x0000141b
    13bc:	0000141b 	.word	0x0000141b
    13c0:	000013f3 	.word	0x000013f3
		conv->specifier_cat = SPECIFIER_SINT;
    13c4:	f89d 303a 	ldrb.w	r3, [sp, #58]	; 0x3a
    13c8:	2101      	movs	r1, #1
		conv->specifier_cat = SPECIFIER_UINT;
    13ca:	f361 0302 	bfi	r3, r1, #0, #3
    13ce:	f88d 303a 	strb.w	r3, [sp, #58]	; 0x3a
		if (conv->length_mod == LENGTH_UPPER_L) {
    13d2:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
    13d6:	f003 0378 	and.w	r3, r3, #120	; 0x78
    13da:	2b40      	cmp	r3, #64	; 0x40
			conv->invalid = true;
    13dc:	bf02      	ittt	eq
    13de:	f89d 1038 	ldrbeq.w	r1, [sp, #56]	; 0x38
    13e2:	f041 0101 	orreq.w	r1, r1, #1
    13e6:	f88d 1038 	strbeq.w	r1, [sp, #56]	; 0x38
		if (conv->specifier == 'c') {
    13ea:	2a63      	cmp	r2, #99	; 0x63
    13ec:	d005      	beq.n	13fa <cbvprintf+0x3be>
	bool unsupported = false;
    13ee:	2300      	movs	r3, #0
    13f0:	e006      	b.n	1400 <cbvprintf+0x3c4>
		conv->specifier_cat = SPECIFIER_UINT;
    13f2:	f89d 303a 	ldrb.w	r3, [sp, #58]	; 0x3a
    13f6:	2102      	movs	r1, #2
    13f8:	e7e7      	b.n	13ca <cbvprintf+0x38e>
			unsupported = (conv->length_mod != LENGTH_NONE);
    13fa:	3b00      	subs	r3, #0
    13fc:	bf18      	it	ne
    13fe:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
    1400:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
    1404:	f3c2 0140 	ubfx	r1, r2, #1, #1
    1408:	430b      	orrs	r3, r1
    140a:	f363 0241 	bfi	r2, r3, #1, #1
    140e:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
	return sp;
    1412:	e6b4      	b.n	117e <cbvprintf+0x142>
		} else if ((conv->length_mod != LENGTH_NONE)
    1414:	f013 0f38 	tst.w	r3, #56	; 0x38
    1418:	d0e9      	beq.n	13ee <cbvprintf+0x3b2>
			conv->invalid = true;
    141a:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
    141e:	f043 0301 	orr.w	r3, r3, #1
    1422:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
    1426:	e7e2      	b.n	13ee <cbvprintf+0x3b2>
		conv->specifier_cat = SPECIFIER_PTR;
    1428:	f89d 303a 	ldrb.w	r3, [sp, #58]	; 0x3a
    142c:	2203      	movs	r2, #3
    142e:	f362 0302 	bfi	r3, r2, #0, #3
    1432:	f88d 303a 	strb.w	r3, [sp, #58]	; 0x3a
		if (conv->length_mod == LENGTH_UPPER_L) {
    1436:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
    143a:	f003 0378 	and.w	r3, r3, #120	; 0x78
    143e:	f1a3 0c40 	sub.w	ip, r3, #64	; 0x40
    1442:	f1dc 0300 	rsbs	r3, ip, #0
    1446:	eb43 030c 	adc.w	r3, r3, ip
    144a:	e7d9      	b.n	1400 <cbvprintf+0x3c4>
		conv->specifier_cat = SPECIFIER_PTR;
    144c:	f89d 303a 	ldrb.w	r3, [sp, #58]	; 0x3a
    1450:	2203      	movs	r2, #3
    1452:	f362 0302 	bfi	r3, r2, #0, #3
    1456:	f88d 303a 	strb.w	r3, [sp, #58]	; 0x3a
		if (conv->length_mod != LENGTH_NONE) {
    145a:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
    145e:	f013 0f78 	tst.w	r3, #120	; 0x78
    1462:	bf14      	ite	ne
    1464:	2301      	movne	r3, #1
    1466:	2300      	moveq	r3, #0
    1468:	e7ca      	b.n	1400 <cbvprintf+0x3c4>
			unsupported = true;
    146a:	2301      	movs	r3, #1
    146c:	e7c8      	b.n	1400 <cbvprintf+0x3c4>
		} else if (conv->width_present) {
    146e:	f99d 2038 	ldrsb.w	r2, [sp, #56]	; 0x38
    1472:	2a00      	cmp	r2, #0
			width = conv->width_value;
    1474:	bfb4      	ite	lt
    1476:	f8dd b03c 	ldrlt.w	fp, [sp, #60]	; 0x3c
		int width = -1;
    147a:	f04f 3bff 	movge.w	fp, #4294967295	; 0xffffffff
    147e:	e690      	b.n	11a2 <cbvprintf+0x166>
		} else if (conv->prec_present) {
    1480:	0799      	lsls	r1, r3, #30
    1482:	f57f ae9d 	bpl.w	11c0 <cbvprintf+0x184>
			precision = conv->prec_value;
    1486:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
		conv->pad0_value = 0;
    148a:	f89d 1039 	ldrb.w	r1, [sp, #57]	; 0x39
    148e:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
    1490:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
		    && (conv->specifier_cat == SPECIFIER_FP)
    1494:	f89d 303a 	ldrb.w	r3, [sp, #58]	; 0x3a
		if (IS_ENABLED(CONFIG_CBPRINTF_FP_SUPPORT)
    1498:	f003 0207 	and.w	r2, r3, #7
    149c:	2a04      	cmp	r2, #4
    149e:	d109      	bne.n	14b4 <cbvprintf+0x478>
		    && !conv->prec_present) {
    14a0:	078a      	lsls	r2, r1, #30
    14a2:	d407      	bmi.n	14b4 <cbvprintf+0x478>
			if (conv->specifier_a) {
    14a4:	f99d 2039 	ldrsb.w	r2, [sp, #57]	; 0x39
				precision = 6;
    14a8:	2a00      	cmp	r2, #0
    14aa:	bfb4      	ite	lt
    14ac:	f04f 080d 	movlt.w	r8, #13
    14b0:	f04f 0806 	movge.w	r8, #6
		enum specifier_cat_enum specifier_cat
    14b4:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
    14b8:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
    14ba:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
    14be:	d137      	bne.n	1530 <cbvprintf+0x4f4>
			switch (length_mod) {
    14c0:	1ecb      	subs	r3, r1, #3
    14c2:	2b04      	cmp	r3, #4
    14c4:	d821      	bhi.n	150a <cbvprintf+0x4ce>
    14c6:	e8df f003 	tbb	[pc, r3]
    14ca:	0903      	.short	0x0903
    14cc:	2009      	.short	0x2009
    14ce:	20          	.byte	0x20
    14cf:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
    14d0:	f854 3b04 	ldr.w	r3, [r4], #4
				value->sint = (short)value->sint;
    14d4:	17da      	asrs	r2, r3, #31
    14d6:	e9cd 320c 	strd	r3, r2, [sp, #48]	; 0x30
    14da:	e006      	b.n	14ea <cbvprintf+0x4ae>
					(sint_value_type)va_arg(ap, intmax_t);
    14dc:	3407      	adds	r4, #7
    14de:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
    14e2:	e8f4 2302 	ldrd	r2, r3, [r4], #8
    14e6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
		if (conv->invalid || conv->unsupported) {
    14ea:	f89d 7038 	ldrb.w	r7, [sp, #56]	; 0x38
    14ee:	07bb      	lsls	r3, r7, #30
    14f0:	d056      	beq.n	15a0 <cbvprintf+0x564>
			OUTS(sp, fp);
    14f2:	9b02      	ldr	r3, [sp, #8]
    14f4:	462a      	mov	r2, r5
    14f6:	4651      	mov	r1, sl
    14f8:	4648      	mov	r0, r9
    14fa:	f004 fd48 	bl	5f8e <outs>
    14fe:	2800      	cmp	r0, #0
    1500:	f2c0 8397 	blt.w	1c32 <cbvprintf+0xbf6>
    1504:	4406      	add	r6, r0
			while (pad_len-- > 0) {
    1506:	9d02      	ldr	r5, [sp, #8]
    1508:	e5a0      	b.n	104c <cbvprintf+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    150a:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
    150e:	2901      	cmp	r1, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
    1510:	ea4f 72e3 	mov.w	r2, r3, asr #31
    1514:	e9cd 320c 	strd	r3, r2, [sp, #48]	; 0x30
			if (length_mod == LENGTH_HH) {
    1518:	d105      	bne.n	1526 <cbvprintf+0x4ea>
				value->uint = (unsigned char)value->uint;
    151a:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
				value->uint = (unsigned short)value->uint;
    151e:	930c      	str	r3, [sp, #48]	; 0x30
    1520:	2300      	movs	r3, #0
    1522:	930d      	str	r3, [sp, #52]	; 0x34
    1524:	e7e1      	b.n	14ea <cbvprintf+0x4ae>
			} else if (length_mod == LENGTH_H) {
    1526:	2902      	cmp	r1, #2
    1528:	d1df      	bne.n	14ea <cbvprintf+0x4ae>
				value->sint = (short)value->sint;
    152a:	f9bd 3030 	ldrsh.w	r3, [sp, #48]	; 0x30
    152e:	e7d1      	b.n	14d4 <cbvprintf+0x498>
		} else if (specifier_cat == SPECIFIER_UINT) {
    1530:	2b02      	cmp	r3, #2
    1532:	d123      	bne.n	157c <cbvprintf+0x540>
			switch (length_mod) {
    1534:	1ecb      	subs	r3, r1, #3
    1536:	2b04      	cmp	r3, #4
    1538:	d813      	bhi.n	1562 <cbvprintf+0x526>
    153a:	e8df f003 	tbb	[pc, r3]
    153e:	0a03      	.short	0x0a03
    1540:	120a      	.short	0x120a
    1542:	12          	.byte	0x12
    1543:	00          	.byte	0x00
					value->uint = (wchar_t)va_arg(ap,
    1544:	6822      	ldr	r2, [r4, #0]
    1546:	920c      	str	r2, [sp, #48]	; 0x30
    1548:	2300      	movs	r3, #0
				value->sint = va_arg(ap, int);
    154a:	1d20      	adds	r0, r4, #4
					value->uint = (wchar_t)va_arg(ap,
    154c:	930d      	str	r3, [sp, #52]	; 0x34
					(uint_value_type)va_arg(ap, size_t);
    154e:	4604      	mov	r4, r0
    1550:	e7cb      	b.n	14ea <cbvprintf+0x4ae>
					(uint_value_type)va_arg(ap,
    1552:	1de0      	adds	r0, r4, #7
    1554:	f020 0007 	bic.w	r0, r0, #7
				value->uint =
    1558:	e8f0 2302 	ldrd	r2, r3, [r0], #8
    155c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
				break;
    1560:	e7f5      	b.n	154e <cbvprintf+0x512>
					(uint_value_type)va_arg(ap, size_t);
    1562:	f854 3b04 	ldr.w	r3, [r4], #4
    1566:	930c      	str	r3, [sp, #48]	; 0x30
			if (length_mod == LENGTH_HH) {
    1568:	2901      	cmp	r1, #1
					(uint_value_type)va_arg(ap, size_t);
    156a:	f04f 0300 	mov.w	r3, #0
    156e:	930d      	str	r3, [sp, #52]	; 0x34
			if (length_mod == LENGTH_HH) {
    1570:	d0d3      	beq.n	151a <cbvprintf+0x4de>
			} else if (length_mod == LENGTH_H) {
    1572:	2902      	cmp	r1, #2
    1574:	d1b9      	bne.n	14ea <cbvprintf+0x4ae>
				value->uint = (unsigned short)value->uint;
    1576:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
    157a:	e7d0      	b.n	151e <cbvprintf+0x4e2>
		} else if (specifier_cat == SPECIFIER_FP) {
    157c:	2b04      	cmp	r3, #4
    157e:	d109      	bne.n	1594 <cbvprintf+0x558>
					(sint_value_type)va_arg(ap, long long);
    1580:	1de3      	adds	r3, r4, #7
    1582:	f023 0307 	bic.w	r3, r3, #7
    1586:	f103 0408 	add.w	r4, r3, #8
				value->ldbl = va_arg(ap, long double);
    158a:	e9d3 2300 	ldrd	r2, r3, [r3]
    158e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    1592:	e7aa      	b.n	14ea <cbvprintf+0x4ae>
		} else if (specifier_cat == SPECIFIER_PTR) {
    1594:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
    1596:	bf04      	itt	eq
    1598:	f854 3b04 	ldreq.w	r3, [r4], #4
    159c:	930c      	streq	r3, [sp, #48]	; 0x30
    159e:	e7a4      	b.n	14ea <cbvprintf+0x4ae>
		switch (conv->specifier) {
    15a0:	f89d 203b 	ldrb.w	r2, [sp, #59]	; 0x3b
    15a4:	2a78      	cmp	r2, #120	; 0x78
    15a6:	d8ae      	bhi.n	1506 <cbvprintf+0x4ca>
    15a8:	2a57      	cmp	r2, #87	; 0x57
    15aa:	f200 808c 	bhi.w	16c6 <cbvprintf+0x68a>
    15ae:	2a25      	cmp	r2, #37	; 0x25
    15b0:	f000 80d4 	beq.w	175c <cbvprintf+0x720>
    15b4:	2a24      	cmp	r2, #36	; 0x24
    15b6:	d9a6      	bls.n	1506 <cbvprintf+0x4ca>
    15b8:	2a41      	cmp	r2, #65	; 0x41
    15ba:	d003      	beq.n	15c4 <cbvprintf+0x588>
    15bc:	f1a2 0345 	sub.w	r3, r2, #69	; 0x45
    15c0:	2b02      	cmp	r3, #2
    15c2:	d8a0      	bhi.n	1506 <cbvprintf+0x4ca>
	} u = {
    15c4:	e9dd 130c 	ldrd	r1, r3, [sp, #48]	; 0x30
	if ((u.u64 & SIGN_MASK) != 0U) {
    15c8:	2b00      	cmp	r3, #0
    15ca:	f2c0 81be 	blt.w	194a <cbvprintf+0x90e>
	} else if (conv->flag_plus) {
    15ce:	0738      	lsls	r0, r7, #28
    15d0:	f100 81bd 	bmi.w	194e <cbvprintf+0x912>
		*sign = ' ';
    15d4:	f017 0710 	ands.w	r7, r7, #16
    15d8:	bf18      	it	ne
    15da:	2720      	movne	r7, #32
	int expo = (u.u64 >> FRACTION_BITS) & BIT_MASK(EXPONENT_BITS);
    15dc:	f3c3 550a 	ubfx	r5, r3, #20, #11
	uint64_t fract = u.u64 & BIT64_MASK(FRACTION_BITS);
    15e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
    15e4:	e9cd 1308 	strd	r1, r3, [sp, #32]
	bool is_subnormal = (expo == 0) && (fract != 0);
    15e8:	2d00      	cmp	r5, #0
    15ea:	f040 81b2 	bne.w	1952 <cbvprintf+0x916>
    15ee:	ea51 0003 	orrs.w	r0, r1, r3
    15f2:	bf14      	ite	ne
    15f4:	2001      	movne	r0, #1
    15f6:	2000      	moveq	r0, #0
	fract <<= EXPONENT_BITS;
    15f8:	02db      	lsls	r3, r3, #11
    15fa:	ea43 5351 	orr.w	r3, r3, r1, lsr #21
    15fe:	02c9      	lsls	r1, r1, #11
		c = 'f';
    1600:	2a46      	cmp	r2, #70	; 0x46
	if ((expo | fract) != 0) {
    1602:	ea45 0e01 	orr.w	lr, r5, r1
    1606:	ea43 7ce5 	orr.w	ip, r3, r5, asr #31
		c = 'f';
    160a:	bf08      	it	eq
    160c:	2266      	moveq	r2, #102	; 0x66
	if ((expo | fract) != 0) {
    160e:	ea5e 0c0c 	orrs.w	ip, lr, ip
	fract &= ~SIGN_MASK;
    1612:	e9cd 1308 	strd	r1, r3, [sp, #32]
	if ((expo | fract) != 0) {
    1616:	f000 8206 	beq.w	1a26 <cbvprintf+0x9ea>
		if (is_subnormal) {
    161a:	2800      	cmp	r0, #0
    161c:	f040 81ce 	bne.w	19bc <cbvprintf+0x980>
		fract |= BIT_63;
    1620:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    1624:	f04f 0c00 	mov.w	ip, #0
    1628:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
		expo -= (1023 - 1);	/* +1 since .1 vs 1. */
    162c:	f2a5 35fe 	subw	r5, r5, #1022	; 0x3fe
		fract |= BIT_63;
    1630:	9109      	str	r1, [sp, #36]	; 0x24
    1632:	4663      	mov	r3, ip
		fract *= 5U;
    1634:	f04f 0e05 	mov.w	lr, #5
	while (expo < -2) {
    1638:	f115 0f02 	cmn.w	r5, #2
    163c:	f2c0 81c5 	blt.w	19ca <cbvprintf+0x98e>
    1640:	f1bc 0f00 	cmp.w	ip, #0
    1644:	d001      	beq.n	164a <cbvprintf+0x60e>
    1646:	e9cd 0108 	strd	r0, r1, [sp, #32]
	while (expo > 0) {
    164a:	2d00      	cmp	r5, #0
		fract += 2;
    164c:	e9dd 1008 	ldrd	r1, r0, [sp, #32]
	while (expo > 0) {
    1650:	f300 81d0 	bgt.w	19f4 <cbvprintf+0x9b8>
	fract >>= (4 - expo);
    1654:	9809      	ldr	r0, [sp, #36]	; 0x24
    1656:	9908      	ldr	r1, [sp, #32]
    1658:	f1c5 0c04 	rsb	ip, r5, #4
    165c:	351c      	adds	r5, #28
    165e:	fa00 f505 	lsl.w	r5, r0, r5
    1662:	f1ac 0e20 	sub.w	lr, ip, #32
    1666:	fa21 f10c 	lsr.w	r1, r1, ip
    166a:	fa20 fe0e 	lsr.w	lr, r0, lr
    166e:	4329      	orrs	r1, r5
    1670:	ea41 010e 	orr.w	r1, r1, lr
    1674:	fa20 f00c 	lsr.w	r0, r0, ip
    1678:	e9cd 1008 	strd	r1, r0, [sp, #32]
	if ((c == 'g') || (c == 'G')) {
    167c:	f002 01df 	and.w	r1, r2, #223	; 0xdf
    1680:	2947      	cmp	r1, #71	; 0x47
    1682:	f040 81d7 	bne.w	1a34 <cbvprintf+0x9f8>
		if (decexp < (-4 + 1) || decexp > precision) {
    1686:	1cdd      	adds	r5, r3, #3
    1688:	db02      	blt.n	1690 <cbvprintf+0x654>
    168a:	4598      	cmp	r8, r3
    168c:	f280 81ce 	bge.w	1a2c <cbvprintf+0x9f0>
			c += 'e' - 'g';  /* e or E */
    1690:	3a02      	subs	r2, #2
			if (precision > 0) {
    1692:	f1b8 0f00 	cmp.w	r8, #0
			c += 'e' - 'g';  /* e or E */
    1696:	b2d2      	uxtb	r2, r2
			if (precision > 0) {
    1698:	dd01      	ble.n	169e <cbvprintf+0x662>
				precision--;
    169a:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
		if (!conv->flag_hash && (precision > 0)) {
    169e:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
    16a2:	0688      	lsls	r0, r1, #26
    16a4:	f100 81c6 	bmi.w	1a34 <cbvprintf+0x9f8>
    16a8:	f1b8 0f00 	cmp.w	r8, #0
    16ac:	bfd4      	ite	le
    16ae:	2100      	movle	r1, #0
    16b0:	2101      	movgt	r1, #1
	if (c == 'f') {
    16b2:	2a66      	cmp	r2, #102	; 0x66
	bool prune_zero = false;
    16b4:	9103      	str	r1, [sp, #12]
	if (c == 'f') {
    16b6:	f040 81bf 	bne.w	1a38 <cbvprintf+0x9fc>
		if (decimals < 0) {
    16ba:	eb18 0503 	adds.w	r5, r8, r3
    16be:	f140 81bd 	bpl.w	1a3c <cbvprintf+0xa00>
			decimals = 0;
    16c2:	2500      	movs	r5, #0
    16c4:	e1bd      	b.n	1a42 <cbvprintf+0xa06>
		switch (conv->specifier) {
    16c6:	f1a2 0358 	sub.w	r3, r2, #88	; 0x58
    16ca:	2b20      	cmp	r3, #32
    16cc:	f63f af1b 	bhi.w	1506 <cbvprintf+0x4ca>
    16d0:	a001      	add	r0, pc, #4	; (adr r0, 16d8 <cbvprintf+0x69c>)
    16d2:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
    16d6:	bf00      	nop
    16d8:	000018ed 	.word	0x000018ed
    16dc:	00001507 	.word	0x00001507
    16e0:	00001507 	.word	0x00001507
    16e4:	00001507 	.word	0x00001507
    16e8:	00001507 	.word	0x00001507
    16ec:	00001507 	.word	0x00001507
    16f0:	00001507 	.word	0x00001507
    16f4:	00001507 	.word	0x00001507
    16f8:	00001507 	.word	0x00001507
    16fc:	000015c5 	.word	0x000015c5
    1700:	00001507 	.word	0x00001507
    1704:	00001789 	.word	0x00001789
    1708:	0000188d 	.word	0x0000188d
    170c:	000015c5 	.word	0x000015c5
    1710:	000015c5 	.word	0x000015c5
    1714:	000015c5 	.word	0x000015c5
    1718:	00001507 	.word	0x00001507
    171c:	0000188d 	.word	0x0000188d
    1720:	00001507 	.word	0x00001507
    1724:	00001507 	.word	0x00001507
    1728:	00001507 	.word	0x00001507
    172c:	00001507 	.word	0x00001507
    1730:	00001923 	.word	0x00001923
    1734:	000018ed 	.word	0x000018ed
    1738:	000018f1 	.word	0x000018f1
    173c:	00001507 	.word	0x00001507
    1740:	00001507 	.word	0x00001507
    1744:	00001763 	.word	0x00001763
    1748:	00001507 	.word	0x00001507
    174c:	000018ed 	.word	0x000018ed
    1750:	00001507 	.word	0x00001507
    1754:	00001507 	.word	0x00001507
    1758:	000018ed 	.word	0x000018ed
			OUTC('%');
    175c:	4651      	mov	r1, sl
    175e:	4610      	mov	r0, r2
    1760:	e47e      	b.n	1060 <cbvprintf+0x24>
			if (precision >= 0) {
    1762:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
    1766:	9a0c      	ldr	r2, [sp, #48]	; 0x30
			if (precision >= 0) {
    1768:	db09      	blt.n	177e <cbvprintf+0x742>
				len = strnlen(bps, precision);
    176a:	4641      	mov	r1, r8
    176c:	4610      	mov	r0, r2
    176e:	9203      	str	r2, [sp, #12]
    1770:	f004 fc46 	bl	6000 <strnlen>
				len = strlen(bps);
    1774:	9a03      	ldr	r2, [sp, #12]
		char sign = 0;
    1776:	2700      	movs	r7, #0
			bpe = bps + len;
    1778:	1815      	adds	r5, r2, r0
		if (bps == NULL) {
    177a:	b962      	cbnz	r2, 1796 <cbvprintf+0x75a>
    177c:	e6c3      	b.n	1506 <cbvprintf+0x4ca>
				len = strlen(bps);
    177e:	4610      	mov	r0, r2
    1780:	9203      	str	r2, [sp, #12]
    1782:	f004 fc36 	bl	5ff2 <strlen>
    1786:	e7f5      	b.n	1774 <cbvprintf+0x738>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    1788:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    178a:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
		char sign = 0;
    178e:	2700      	movs	r7, #0
			bpe = buf + 1;
    1790:	f10d 054d 	add.w	r5, sp, #77	; 0x4d
				bps = encode_float(value->dbl, conv, precision,
    1794:	aa13      	add	r2, sp, #76	; 0x4c
		size_t nj_len = (bpe - bps);
    1796:	1aab      	subs	r3, r5, r2
		if (sign != 0) {
    1798:	b107      	cbz	r7, 179c <cbvprintf+0x760>
			nj_len += 1U;
    179a:	3301      	adds	r3, #1
		if (conv->altform_0c) {
    179c:	f89d 003a 	ldrb.w	r0, [sp, #58]	; 0x3a
    17a0:	06c1      	lsls	r1, r0, #27
    17a2:	f140 823a 	bpl.w	1c1a <cbvprintf+0xbde>
			nj_len += 2U;
    17a6:	3302      	adds	r3, #2
		nj_len += conv->pad0_value;
    17a8:	990f      	ldr	r1, [sp, #60]	; 0x3c
		if (conv->pad_fp) {
    17aa:	0640      	lsls	r0, r0, #25
		nj_len += conv->pad0_value;
    17ac:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
    17ae:	bf44      	itt	mi
    17b0:	9910      	ldrmi	r1, [sp, #64]	; 0x40
    17b2:	185b      	addmi	r3, r3, r1
		if (width > 0) {
    17b4:	f1bb 0f00 	cmp.w	fp, #0
    17b8:	dd23      	ble.n	1802 <cbvprintf+0x7c6>
			width -= (int)nj_len;
    17ba:	ebab 0b03 	sub.w	fp, fp, r3
			if (!conv->flag_dash) {
    17be:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
    17c2:	0759      	lsls	r1, r3, #29
    17c4:	f3c3 0880 	ubfx	r8, r3, #2, #1
    17c8:	d41b      	bmi.n	1802 <cbvprintf+0x7c6>
				if (conv->flag_zero) {
    17ca:	0658      	lsls	r0, r3, #25
    17cc:	f140 8234 	bpl.w	1c38 <cbvprintf+0xbfc>
					if (sign != 0) {
    17d0:	2f00      	cmp	r7, #0
    17d2:	f000 8234 	beq.w	1c3e <cbvprintf+0xc02>
						OUTC(sign);
    17d6:	4651      	mov	r1, sl
    17d8:	4638      	mov	r0, r7
    17da:	9203      	str	r2, [sp, #12]
    17dc:	47c8      	blx	r9
    17de:	2800      	cmp	r0, #0
    17e0:	f2c0 8227 	blt.w	1c32 <cbvprintf+0xbf6>
    17e4:	9a03      	ldr	r2, [sp, #12]
						sign = 0;
    17e6:	4647      	mov	r7, r8
						OUTC(sign);
    17e8:	3601      	adds	r6, #1
					pad = '0';
    17ea:	f04f 0830 	mov.w	r8, #48	; 0x30
    17ee:	445e      	add	r6, fp
    17f0:	465b      	mov	r3, fp
				while (width-- > 0) {
    17f2:	2b00      	cmp	r3, #0
    17f4:	eba6 000b 	sub.w	r0, r6, fp
    17f8:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
    17fc:	f300 8211 	bgt.w	1c22 <cbvprintf+0xbe6>
    1800:	4606      	mov	r6, r0
		if (sign != 0) {
    1802:	b147      	cbz	r7, 1816 <cbvprintf+0x7da>
			OUTC(sign);
    1804:	4651      	mov	r1, sl
    1806:	4638      	mov	r0, r7
    1808:	9203      	str	r2, [sp, #12]
    180a:	47c8      	blx	r9
    180c:	2800      	cmp	r0, #0
    180e:	f2c0 8210 	blt.w	1c32 <cbvprintf+0xbf6>
    1812:	9a03      	ldr	r2, [sp, #12]
    1814:	3601      	adds	r6, #1
		if (IS_ENABLED(CONFIG_CBPRINTF_FP_SUPPORT) && conv->pad_fp) {
    1816:	f89d 303a 	ldrb.w	r3, [sp, #58]	; 0x3a
    181a:	0659      	lsls	r1, r3, #25
    181c:	f140 8265 	bpl.w	1cea <cbvprintf+0xcae>
			if (conv->specifier_a) {
    1820:	f99d 3039 	ldrsb.w	r3, [sp, #57]	; 0x39
    1824:	2b00      	cmp	r3, #0
    1826:	eba6 0302 	sub.w	r3, r6, r2
    182a:	9303      	str	r3, [sp, #12]
    182c:	f2c0 820a 	blt.w	1c44 <cbvprintf+0xc08>
    1830:	4617      	mov	r7, r2
				while (isdigit((int)*cp)) {
    1832:	7838      	ldrb	r0, [r7, #0]
    1834:	9b03      	ldr	r3, [sp, #12]
    1836:	f1a0 0230 	sub.w	r2, r0, #48	; 0x30
    183a:	2a09      	cmp	r2, #9
    183c:	46b8      	mov	r8, r7
    183e:	eb03 0607 	add.w	r6, r3, r7
    1842:	f107 0701 	add.w	r7, r7, #1
    1846:	f240 8229 	bls.w	1c9c <cbvprintf+0xc60>
				if (!conv->pad_postdp) {
    184a:	f89d 203a 	ldrb.w	r2, [sp, #58]	; 0x3a
				pad_len = conv->pad0_value;
    184e:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
				if (!conv->pad_postdp) {
    1850:	0693      	lsls	r3, r2, #26
    1852:	d408      	bmi.n	1866 <cbvprintf+0x82a>
    1854:	443e      	add	r6, r7
					while (pad_len-- > 0) {
    1856:	2f00      	cmp	r7, #0
    1858:	eba6 0307 	sub.w	r3, r6, r7
    185c:	f107 37ff 	add.w	r7, r7, #4294967295	; 0xffffffff
    1860:	f300 8222 	bgt.w	1ca8 <cbvprintf+0xc6c>
    1864:	461e      	mov	r6, r3
				if (*cp == '.') {
    1866:	f898 0000 	ldrb.w	r0, [r8]
    186a:	282e      	cmp	r0, #46	; 0x2e
    186c:	d10b      	bne.n	1886 <cbvprintf+0x84a>
					OUTC(*cp++);
    186e:	4651      	mov	r1, sl
    1870:	47c8      	blx	r9
						OUTC('0');
    1872:	2800      	cmp	r0, #0
    1874:	f2c0 81dd 	blt.w	1c32 <cbvprintf+0xbf6>
					while (pad_len-- > 0) {
    1878:	2f00      	cmp	r7, #0
						OUTC('0');
    187a:	f106 0601 	add.w	r6, r6, #1
					while (pad_len-- > 0) {
    187e:	f300 821a 	bgt.w	1cb6 <cbvprintf+0xc7a>
					OUTC(*cp++);
    1882:	f108 0801 	add.w	r8, r8, #1
    1886:	eba6 0608 	sub.w	r6, r6, r8
    188a:	e21d      	b.n	1cc8 <cbvprintf+0xc8c>
			if (conv->flag_plus) {
    188c:	073d      	lsls	r5, r7, #28
    188e:	d42b      	bmi.n	18e8 <cbvprintf+0x8ac>
				sign = ' ';
    1890:	f017 0710 	ands.w	r7, r7, #16
    1894:	bf18      	it	ne
    1896:	2720      	movne	r7, #32
			sint = value->sint;
    1898:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
			if (sint < 0) {
    189c:	2b00      	cmp	r3, #0
    189e:	da05      	bge.n	18ac <cbvprintf+0x870>
				value->uint = (uint_value_type)-sint;
    18a0:	4252      	negs	r2, r2
    18a2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    18a6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
				sign = '-';
    18aa:	272d      	movs	r7, #45	; 0x2d
			bps = encode_uint(value->uint, conv, buf, bpe);
    18ac:	f10d 0365 	add.w	r3, sp, #101	; 0x65
    18b0:	9300      	str	r3, [sp, #0]
    18b2:	aa0e      	add	r2, sp, #56	; 0x38
    18b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    18b8:	ab13      	add	r3, sp, #76	; 0x4c
    18ba:	f004 fb22 	bl	5f02 <encode_uint>
    18be:	4602      	mov	r2, r0
			if (precision >= 0) {
    18c0:	f1b8 0f00 	cmp.w	r8, #0
    18c4:	f10d 0565 	add.w	r5, sp, #101	; 0x65
    18c8:	f6ff af57 	blt.w	177a <cbvprintf+0x73e>
				conv->flag_zero = false;
    18cc:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
				size_t len = bpe - bps;
    18d0:	1aab      	subs	r3, r5, r2
				conv->flag_zero = false;
    18d2:	f36f 1186 	bfc	r1, #6, #1
				if (len < (size_t)precision) {
    18d6:	4598      	cmp	r8, r3
				conv->flag_zero = false;
    18d8:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
				if (len < (size_t)precision) {
    18dc:	f67f af4d 	bls.w	177a <cbvprintf+0x73e>
					conv->pad0_value = precision - (int)len;
    18e0:	eba8 0303 	sub.w	r3, r8, r3
    18e4:	930f      	str	r3, [sp, #60]	; 0x3c
    18e6:	e748      	b.n	177a <cbvprintf+0x73e>
				sign = '+';
    18e8:	272b      	movs	r7, #43	; 0x2b
    18ea:	e7d5      	b.n	1898 <cbvprintf+0x85c>
		switch (conv->specifier) {
    18ec:	2700      	movs	r7, #0
    18ee:	e7dd      	b.n	18ac <cbvprintf+0x870>
			if (value->ptr != NULL) {
    18f0:	980c      	ldr	r0, [sp, #48]	; 0x30
    18f2:	2800      	cmp	r0, #0
    18f4:	f000 818d 	beq.w	1c12 <cbvprintf+0xbd6>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    18f8:	f10d 0365 	add.w	r3, sp, #101	; 0x65
    18fc:	9300      	str	r3, [sp, #0]
    18fe:	aa0e      	add	r2, sp, #56	; 0x38
    1900:	ab13      	add	r3, sp, #76	; 0x4c
    1902:	2100      	movs	r1, #0
    1904:	f004 fafd 	bl	5f02 <encode_uint>
				conv->altform_0c = true;
    1908:	f8bd 303a 	ldrh.w	r3, [sp, #58]	; 0x3a
    190c:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    1910:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
    1914:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1918:	4602      	mov	r2, r0
				conv->altform_0c = true;
    191a:	f8ad 303a 	strh.w	r3, [sp, #58]	; 0x3a
		char sign = 0;
    191e:	2700      	movs	r7, #0
				goto prec_int_pad0;
    1920:	e7ce      	b.n	18c0 <cbvprintf+0x884>
				store_count(conv, value->ptr, count);
    1922:	9b0c      	ldr	r3, [sp, #48]	; 0x30
	switch ((enum length_mod_enum)conv->length_mod) {
    1924:	2907      	cmp	r1, #7
    1926:	f63f adee 	bhi.w	1506 <cbvprintf+0x4ca>
    192a:	e8df f001 	tbb	[pc, r1]
    192e:	040c      	.short	0x040c
    1930:	08080c06 	.word	0x08080c06
    1934:	0c0c      	.short	0x0c0c
		*(signed char *)dp = (signed char)count;
    1936:	701e      	strb	r6, [r3, #0]
		break;
    1938:	e5e5      	b.n	1506 <cbvprintf+0x4ca>
		*(short *)dp = (short)count;
    193a:	801e      	strh	r6, [r3, #0]
		break;
    193c:	e5e3      	b.n	1506 <cbvprintf+0x4ca>
		*(intmax_t *)dp = (intmax_t)count;
    193e:	17f2      	asrs	r2, r6, #31
    1940:	e9c3 6200 	strd	r6, r2, [r3]
		break;
    1944:	e5df      	b.n	1506 <cbvprintf+0x4ca>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    1946:	601e      	str	r6, [r3, #0]
		break;
    1948:	e5dd      	b.n	1506 <cbvprintf+0x4ca>
		*sign = '-';
    194a:	272d      	movs	r7, #45	; 0x2d
    194c:	e646      	b.n	15dc <cbvprintf+0x5a0>
		*sign = '+';
    194e:	272b      	movs	r7, #43	; 0x2b
    1950:	e644      	b.n	15dc <cbvprintf+0x5a0>
	if (expo == BIT_MASK(EXPONENT_BITS)) {
    1952:	f240 70ff 	movw	r0, #2047	; 0x7ff
    1956:	4285      	cmp	r5, r0
    1958:	d12d      	bne.n	19b6 <cbvprintf+0x97a>
		if (fract == 0) {
    195a:	430b      	orrs	r3, r1
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    195c:	f1a2 0241 	sub.w	r2, r2, #65	; 0x41
    1960:	d11b      	bne.n	199a <cbvprintf+0x95e>
			if (isupper((int)c)) {
    1962:	2a19      	cmp	r2, #25
    1964:	d811      	bhi.n	198a <cbvprintf+0x94e>
				*buf++ = 'I';
    1966:	2349      	movs	r3, #73	; 0x49
    1968:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
				*buf++ = 'N';
    196c:	234e      	movs	r3, #78	; 0x4e
    196e:	f88d 304d 	strb.w	r3, [sp, #77]	; 0x4d
				*buf++ = 'F';
    1972:	2346      	movs	r3, #70	; 0x46
				*buf++ = 'n';
    1974:	f88d 304e 	strb.w	r3, [sp, #78]	; 0x4e
		conv->flag_zero = false;
    1978:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
    197c:	f36f 1386 	bfc	r3, #6, #1
    1980:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
		*bpe = buf;
    1984:	f10d 054f 	add.w	r5, sp, #79	; 0x4f
		return bps;
    1988:	e704      	b.n	1794 <cbvprintf+0x758>
				*buf++ = 'i';
    198a:	2369      	movs	r3, #105	; 0x69
    198c:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
				*buf++ = 'n';
    1990:	236e      	movs	r3, #110	; 0x6e
    1992:	f88d 304d 	strb.w	r3, [sp, #77]	; 0x4d
				*buf++ = 'f';
    1996:	2366      	movs	r3, #102	; 0x66
    1998:	e7ec      	b.n	1974 <cbvprintf+0x938>
			if (isupper((int)c)) {
    199a:	2a19      	cmp	r2, #25
				*buf++ = 'N';
    199c:	bf99      	ittee	ls
    199e:	234e      	movls	r3, #78	; 0x4e
				*buf++ = 'A';
    19a0:	2241      	movls	r2, #65	; 0x41
				*buf++ = 'n';
    19a2:	236e      	movhi	r3, #110	; 0x6e
				*buf++ = 'a';
    19a4:	2261      	movhi	r2, #97	; 0x61
				*buf++ = 'N';
    19a6:	bf94      	ite	ls
    19a8:	f88d 304c 	strbls.w	r3, [sp, #76]	; 0x4c
				*buf++ = 'n';
    19ac:	f88d 304c 	strbhi.w	r3, [sp, #76]	; 0x4c
				*buf++ = 'a';
    19b0:	f88d 204d 	strb.w	r2, [sp, #77]	; 0x4d
    19b4:	e7de      	b.n	1974 <cbvprintf+0x938>
	bool is_subnormal = (expo == 0) && (fract != 0);
    19b6:	2000      	movs	r0, #0
    19b8:	e61e      	b.n	15f8 <cbvprintf+0x5bc>
				expo--;
    19ba:	3d01      	subs	r5, #1
			while (((fract <<= 1) & BIT_63) == 0) {
    19bc:	1849      	adds	r1, r1, r1
    19be:	415b      	adcs	r3, r3
    19c0:	2b00      	cmp	r3, #0
    19c2:	dafa      	bge.n	19ba <cbvprintf+0x97e>
    19c4:	e9cd 1308 	strd	r1, r3, [sp, #32]
    19c8:	e62a      	b.n	1620 <cbvprintf+0x5e4>
			fract >>= 1;
    19ca:	0840      	lsrs	r0, r0, #1
    19cc:	ea40 70c1 	orr.w	r0, r0, r1, lsl #31
    19d0:	0849      	lsrs	r1, r1, #1
		} while ((uint32_t)(fract >> 32) >= (UINT32_MAX / 5U));
    19d2:	f1b1 3f33 	cmp.w	r1, #858993459	; 0x33333333
    19d6:	46ac      	mov	ip, r5
			expo++;
    19d8:	f105 0501 	add.w	r5, r5, #1
		} while ((uint32_t)(fract >> 32) >= (UINT32_MAX / 5U));
    19dc:	d2f5      	bcs.n	19ca <cbvprintf+0x98e>
		fract *= 5U;
    19de:	fb0e f501 	mul.w	r5, lr, r1
    19e2:	fba0 010e 	umull	r0, r1, r0, lr
    19e6:	4429      	add	r1, r5
		decexp--;
    19e8:	3b01      	subs	r3, #1
		expo++;
    19ea:	f10c 0502 	add.w	r5, ip, #2
		decexp--;
    19ee:	f04f 0c01 	mov.w	ip, #1
    19f2:	e621      	b.n	1638 <cbvprintf+0x5fc>
		fract += 2;
    19f4:	3102      	adds	r1, #2
    19f6:	f140 0000 	adc.w	r0, r0, #0
    19fa:	e9cd 1008 	strd	r1, r0, [sp, #32]
		_ldiv5(&fract);
    19fe:	a808      	add	r0, sp, #32
    1a00:	e9cd 2303 	strd	r2, r3, [sp, #12]
    1a04:	f004 fa4e 	bl	5ea4 <_ldiv5>
		decexp++;
    1a08:	9b04      	ldr	r3, [sp, #16]
    1a0a:	9a03      	ldr	r2, [sp, #12]
    1a0c:	e9dd 1008 	ldrd	r1, r0, [sp, #32]
		expo--;
    1a10:	3d01      	subs	r5, #1
		decexp++;
    1a12:	3301      	adds	r3, #1
			fract <<= 1;
    1a14:	1849      	adds	r1, r1, r1
    1a16:	4140      	adcs	r0, r0
		} while (!(fract & BIT_63));
    1a18:	2800      	cmp	r0, #0
			expo--;
    1a1a:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
		} while (!(fract & BIT_63));
    1a1e:	daf9      	bge.n	1a14 <cbvprintf+0x9d8>
    1a20:	e9cd 1008 	strd	r1, r0, [sp, #32]
    1a24:	e611      	b.n	164a <cbvprintf+0x60e>
    1a26:	2300      	movs	r3, #0
    1a28:	461d      	mov	r5, r3
    1a2a:	e613      	b.n	1654 <cbvprintf+0x618>
			precision -= decexp;
    1a2c:	eba8 0803 	sub.w	r8, r8, r3
			c = 'f';
    1a30:	2266      	movs	r2, #102	; 0x66
    1a32:	e634      	b.n	169e <cbvprintf+0x662>
	bool prune_zero = false;
    1a34:	2100      	movs	r1, #0
    1a36:	e63c      	b.n	16b2 <cbvprintf+0x676>
		decimals = precision + 1;
    1a38:	f108 0501 	add.w	r5, r8, #1
	if (decimals > 16) {
    1a3c:	2d10      	cmp	r5, #16
    1a3e:	bfa8      	it	ge
    1a40:	2510      	movge	r5, #16
    1a42:	2110      	movs	r1, #16
    1a44:	9107      	str	r1, [sp, #28]
	uint64_t round = BIT64(59); /* 0.5 */
    1a46:	2000      	movs	r0, #0
    1a48:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    1a4c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
	*v >>= 1;
    1a50:	e9dd 100a 	ldrd	r1, r0, [sp, #40]	; 0x28
	while (decimals--) {
    1a54:	b9a5      	cbnz	r5, 1a80 <cbvprintf+0xa44>
	fract += round;
    1a56:	9d08      	ldr	r5, [sp, #32]
    1a58:	1949      	adds	r1, r1, r5
    1a5a:	9d09      	ldr	r5, [sp, #36]	; 0x24
    1a5c:	eb40 0505 	adc.w	r5, r0, r5
	if (fract >= BIT64(60)) {
    1a60:	f1b5 5f80 	cmp.w	r5, #268435456	; 0x10000000
    1a64:	d21b      	bcs.n	1a9e <cbvprintf+0xa62>
	fract += round;
    1a66:	e9cd 1508 	strd	r1, r5, [sp, #32]
	if (c == 'f') {
    1a6a:	2a66      	cmp	r2, #102	; 0x66
    1a6c:	f040 8099 	bne.w	1ba2 <cbvprintf+0xb66>
		if (decexp > 0) {
    1a70:	2b00      	cmp	r3, #0
    1a72:	dc23      	bgt.n	1abc <cbvprintf+0xa80>
			*buf++ = '0';
    1a74:	2130      	movs	r1, #48	; 0x30
    1a76:	f88d 104c 	strb.w	r1, [sp, #76]	; 0x4c
    1a7a:	f10d 054d 	add.w	r5, sp, #77	; 0x4d
    1a7e:	e02f      	b.n	1ae0 <cbvprintf+0xaa4>
	*v >>= 1;
    1a80:	0849      	lsrs	r1, r1, #1
    1a82:	ea41 71c0 	orr.w	r1, r1, r0, lsl #31
    1a86:	0840      	lsrs	r0, r0, #1
    1a88:	e9cd 100a 	strd	r1, r0, [sp, #40]	; 0x28
	_ldiv5(v);
    1a8c:	a80a      	add	r0, sp, #40	; 0x28
    1a8e:	e9cd 2304 	strd	r2, r3, [sp, #16]
    1a92:	3d01      	subs	r5, #1
    1a94:	f004 fa06 	bl	5ea4 <_ldiv5>
    1a98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
}
    1a9c:	e7d8      	b.n	1a50 <cbvprintf+0xa14>
	*v >>= 1;
    1a9e:	0849      	lsrs	r1, r1, #1
    1aa0:	ea41 71c5 	orr.w	r1, r1, r5, lsl #31
	_ldiv5(v);
    1aa4:	a808      	add	r0, sp, #32
	*v >>= 1;
    1aa6:	086d      	lsrs	r5, r5, #1
    1aa8:	e9cd 2304 	strd	r2, r3, [sp, #16]
    1aac:	e9cd 1508 	strd	r1, r5, [sp, #32]
	_ldiv5(v);
    1ab0:	f004 f9f8 	bl	5ea4 <_ldiv5>
		decexp++;
    1ab4:	9b05      	ldr	r3, [sp, #20]
    1ab6:	9a04      	ldr	r2, [sp, #16]
    1ab8:	3301      	adds	r3, #1
    1aba:	e7d6      	b.n	1a6a <cbvprintf+0xa2e>
	char *buf = bps;
    1abc:	ad13      	add	r5, sp, #76	; 0x4c
			while (decexp > 0 && digit_count > 0) {
    1abe:	9907      	ldr	r1, [sp, #28]
    1ac0:	2900      	cmp	r1, #0
    1ac2:	dd0b      	ble.n	1adc <cbvprintf+0xaa0>
				*buf++ = _get_digit(&fract, &digit_count);
    1ac4:	a907      	add	r1, sp, #28
    1ac6:	a808      	add	r0, sp, #32
    1ac8:	e9cd 2304 	strd	r2, r3, [sp, #16]
    1acc:	f004 fa02 	bl	5ed4 <_get_digit>
			while (decexp > 0 && digit_count > 0) {
    1ad0:	9b05      	ldr	r3, [sp, #20]
				*buf++ = _get_digit(&fract, &digit_count);
    1ad2:	f805 0b01 	strb.w	r0, [r5], #1
			while (decexp > 0 && digit_count > 0) {
    1ad6:	3b01      	subs	r3, #1
    1ad8:	9a04      	ldr	r2, [sp, #16]
    1ada:	d1f0      	bne.n	1abe <cbvprintf+0xa82>
			conv->pad0_value = decexp;
    1adc:	930f      	str	r3, [sp, #60]	; 0x3c
			decexp = 0;
    1ade:	2300      	movs	r3, #0
		if (conv->flag_hash || (precision > 0)) {
    1ae0:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
    1ae4:	0689      	lsls	r1, r1, #26
    1ae6:	d402      	bmi.n	1aee <cbvprintf+0xab2>
    1ae8:	f1b8 0f00 	cmp.w	r8, #0
    1aec:	dd1d      	ble.n	1b2a <cbvprintf+0xaee>
			*buf++ = '.';
    1aee:	212e      	movs	r1, #46	; 0x2e
    1af0:	f805 1b01 	strb.w	r1, [r5], #1
		if (decexp < 0 && precision > 0) {
    1af4:	b19b      	cbz	r3, 1b1e <cbvprintf+0xae2>
    1af6:	f1b8 0f00 	cmp.w	r8, #0
    1afa:	dd16      	ble.n	1b2a <cbvprintf+0xaee>
			conv->pad0_value = -decexp;
    1afc:	4259      	negs	r1, r3
    1afe:	4541      	cmp	r1, r8
    1b00:	bfa8      	it	ge
    1b02:	4641      	movge	r1, r8
			conv->pad_postdp = (conv->pad0_value > 0);
    1b04:	f89d 003a 	ldrb.w	r0, [sp, #58]	; 0x3a
			conv->pad0_value = -decexp;
    1b08:	910f      	str	r1, [sp, #60]	; 0x3c
			conv->pad_postdp = (conv->pad0_value > 0);
    1b0a:	2900      	cmp	r1, #0
			precision -= conv->pad0_value;
    1b0c:	eba8 0801 	sub.w	r8, r8, r1
			conv->pad_postdp = (conv->pad0_value > 0);
    1b10:	bfd4      	ite	le
    1b12:	2100      	movle	r1, #0
    1b14:	2101      	movgt	r1, #1
    1b16:	f361 1045 	bfi	r0, r1, #5, #1
    1b1a:	f88d 003a 	strb.w	r0, [sp, #58]	; 0x3a
	while (precision > 0 && digit_count > 0) {
    1b1e:	f1b8 0f00 	cmp.w	r8, #0
    1b22:	dd02      	ble.n	1b2a <cbvprintf+0xaee>
    1b24:	9907      	ldr	r1, [sp, #28]
    1b26:	2900      	cmp	r1, #0
    1b28:	dc56      	bgt.n	1bd8 <cbvprintf+0xb9c>
	if (prune_zero) {
    1b2a:	9903      	ldr	r1, [sp, #12]
    1b2c:	2900      	cmp	r1, #0
    1b2e:	d163      	bne.n	1bf8 <cbvprintf+0xbbc>
	conv->pad0_pre_exp = precision;
    1b30:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
	if ((c == 'e') || (c == 'E')) {
    1b34:	f002 01df 	and.w	r1, r2, #223	; 0xdf
    1b38:	2945      	cmp	r1, #69	; 0x45
    1b3a:	d121      	bne.n	1b80 <cbvprintf+0xb44>
		if (decexp < 0) {
    1b3c:	2b00      	cmp	r3, #0
		*buf++ = c;
    1b3e:	4629      	mov	r1, r5
			decexp = -decexp;
    1b40:	bfb8      	it	lt
    1b42:	425b      	neglt	r3, r3
		*buf++ = c;
    1b44:	f801 2b02 	strb.w	r2, [r1], #2
			*buf++ = '-';
    1b48:	bfb4      	ite	lt
    1b4a:	222d      	movlt	r2, #45	; 0x2d
			*buf++ = '+';
    1b4c:	222b      	movge	r2, #43	; 0x2b
		if (decexp >= 100) {
    1b4e:	2b63      	cmp	r3, #99	; 0x63
    1b50:	706a      	strb	r2, [r5, #1]
    1b52:	dd09      	ble.n	1b68 <cbvprintf+0xb2c>
			*buf++ = (decexp / 100) + '0';
    1b54:	2064      	movs	r0, #100	; 0x64
    1b56:	fbb3 f2f0 	udiv	r2, r3, r0
    1b5a:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    1b5e:	1ce9      	adds	r1, r5, #3
    1b60:	f885 c002 	strb.w	ip, [r5, #2]
			decexp %= 100;
    1b64:	fb00 3312 	mls	r3, r0, r2, r3
		*buf++ = (decexp / 10) + '0';
    1b68:	200a      	movs	r0, #10
    1b6a:	460d      	mov	r5, r1
    1b6c:	fbb3 f2f0 	udiv	r2, r3, r0
		*buf++ = (decexp % 10) + '0';
    1b70:	fb00 3312 	mls	r3, r0, r2, r3
		*buf++ = (decexp / 10) + '0';
    1b74:	f102 0c30 	add.w	ip, r2, #48	; 0x30
		*buf++ = (decexp % 10) + '0';
    1b78:	3330      	adds	r3, #48	; 0x30
		*buf++ = (decexp / 10) + '0';
    1b7a:	f805 cb02 	strb.w	ip, [r5], #2
		*buf++ = (decexp % 10) + '0';
    1b7e:	704b      	strb	r3, [r1, #1]
		|| (conv->pad0_pre_exp > 0);
    1b80:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    1b82:	2b00      	cmp	r3, #0
    1b84:	dc43      	bgt.n	1c0e <cbvprintf+0xbd2>
    1b86:	9b10      	ldr	r3, [sp, #64]	; 0x40
    1b88:	2b00      	cmp	r3, #0
    1b8a:	bfd4      	ite	le
    1b8c:	2300      	movle	r3, #0
    1b8e:	2301      	movgt	r3, #1
	conv->pad_fp = (conv->pad0_value > 0)
    1b90:	f89d 203a 	ldrb.w	r2, [sp, #58]	; 0x3a
    1b94:	f363 1286 	bfi	r2, r3, #6, #1
	*buf = 0;
    1b98:	2300      	movs	r3, #0
	conv->pad_fp = (conv->pad0_value > 0)
    1b9a:	f88d 203a 	strb.w	r2, [sp, #58]	; 0x3a
	*buf = 0;
    1b9e:	702b      	strb	r3, [r5, #0]
	return bps;
    1ba0:	e5f8      	b.n	1794 <cbvprintf+0x758>
		*buf = _get_digit(&fract, &digit_count);
    1ba2:	a907      	add	r1, sp, #28
    1ba4:	a808      	add	r0, sp, #32
    1ba6:	e9cd 2304 	strd	r2, r3, [sp, #16]
    1baa:	f004 f993 	bl	5ed4 <_get_digit>
		if (*buf++ != '0') {
    1bae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
		if (conv->flag_hash || (precision > 0)) {
    1bb2:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
		*buf = _get_digit(&fract, &digit_count);
    1bb6:	f88d 004c 	strb.w	r0, [sp, #76]	; 0x4c
		if (*buf++ != '0') {
    1bba:	2830      	cmp	r0, #48	; 0x30
			decexp--;
    1bbc:	bf18      	it	ne
    1bbe:	f103 33ff 	addne.w	r3, r3, #4294967295	; 0xffffffff
		if (conv->flag_hash || (precision > 0)) {
    1bc2:	0688      	lsls	r0, r1, #26
    1bc4:	d402      	bmi.n	1bcc <cbvprintf+0xb90>
    1bc6:	f1b8 0f00 	cmp.w	r8, #0
    1bca:	dd12      	ble.n	1bf2 <cbvprintf+0xbb6>
			*buf++ = '.';
    1bcc:	212e      	movs	r1, #46	; 0x2e
    1bce:	f88d 104d 	strb.w	r1, [sp, #77]	; 0x4d
    1bd2:	f10d 054e 	add.w	r5, sp, #78	; 0x4e
    1bd6:	e7a2      	b.n	1b1e <cbvprintf+0xae2>
		*buf++ = _get_digit(&fract, &digit_count);
    1bd8:	a907      	add	r1, sp, #28
    1bda:	a808      	add	r0, sp, #32
    1bdc:	e9cd 2304 	strd	r2, r3, [sp, #16]
    1be0:	f004 f978 	bl	5ed4 <_get_digit>
		precision--;
    1be4:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
    1be8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
		*buf++ = _get_digit(&fract, &digit_count);
    1bec:	f805 0b01 	strb.w	r0, [r5], #1
		precision--;
    1bf0:	e795      	b.n	1b1e <cbvprintf+0xae2>
		if (*buf++ != '0') {
    1bf2:	f10d 054d 	add.w	r5, sp, #77	; 0x4d
    1bf6:	e798      	b.n	1b2a <cbvprintf+0xaee>
		conv->pad0_pre_exp = 0;
    1bf8:	2100      	movs	r1, #0
    1bfa:	9110      	str	r1, [sp, #64]	; 0x40
		while (*--buf == '0') {
    1bfc:	4628      	mov	r0, r5
    1bfe:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
    1c02:	2930      	cmp	r1, #48	; 0x30
    1c04:	d0fa      	beq.n	1bfc <cbvprintf+0xbc0>
		if (*buf != '.') {
    1c06:	292e      	cmp	r1, #46	; 0x2e
    1c08:	bf18      	it	ne
    1c0a:	4605      	movne	r5, r0
    1c0c:	e792      	b.n	1b34 <cbvprintf+0xaf8>
		|| (conv->pad0_pre_exp > 0);
    1c0e:	2301      	movs	r3, #1
    1c10:	e7be      	b.n	1b90 <cbvprintf+0xb54>
			bpe = bps + 5;
    1c12:	4d4b      	ldr	r5, [pc, #300]	; (1d40 <cbvprintf+0xd04>)
		char sign = 0;
    1c14:	4607      	mov	r7, r0
			bps = "(nil)";
    1c16:	1f6a      	subs	r2, r5, #5
    1c18:	e5bd      	b.n	1796 <cbvprintf+0x75a>
		} else if (conv->altform_0) {
    1c1a:	0701      	lsls	r1, r0, #28
			nj_len += 1U;
    1c1c:	bf48      	it	mi
    1c1e:	3301      	addmi	r3, #1
    1c20:	e5c2      	b.n	17a8 <cbvprintf+0x76c>
					OUTC(pad);
    1c22:	4651      	mov	r1, sl
    1c24:	4640      	mov	r0, r8
    1c26:	9203      	str	r2, [sp, #12]
    1c28:	47c8      	blx	r9
    1c2a:	2800      	cmp	r0, #0
    1c2c:	9a03      	ldr	r2, [sp, #12]
    1c2e:	f6bf addf 	bge.w	17f0 <cbvprintf+0x7b4>
#undef OUTS
#undef OUTC
}
    1c32:	b01b      	add	sp, #108	; 0x6c
    1c34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
    1c38:	f04f 0820 	mov.w	r8, #32
    1c3c:	e5d7      	b.n	17ee <cbvprintf+0x7b2>
					pad = '0';
    1c3e:	f04f 0830 	mov.w	r8, #48	; 0x30
    1c42:	e5d4      	b.n	17ee <cbvprintf+0x7b2>
			if (conv->specifier_a) {
    1c44:	4690      	mov	r8, r2
    1c46:	9b03      	ldr	r3, [sp, #12]
    1c48:	4647      	mov	r7, r8
    1c4a:	4443      	add	r3, r8
				while (*cp != 'p') {
    1c4c:	f818 0b01 	ldrb.w	r0, [r8], #1
    1c50:	2870      	cmp	r0, #112	; 0x70
    1c52:	d11e      	bne.n	1c92 <cbvprintf+0xc56>
			while (pad_len-- > 0) {
    1c54:	461e      	mov	r6, r3
    1c56:	9b10      	ldr	r3, [sp, #64]	; 0x40
    1c58:	eb03 0806 	add.w	r8, r3, r6
    1c5c:	eba8 0306 	sub.w	r3, r8, r6
    1c60:	2b00      	cmp	r3, #0
    1c62:	dc3b      	bgt.n	1cdc <cbvprintf+0xca0>
			OUTS(cp, bpe);
    1c64:	462b      	mov	r3, r5
    1c66:	463a      	mov	r2, r7
			OUTS(bps, bpe);
    1c68:	4651      	mov	r1, sl
    1c6a:	4648      	mov	r0, r9
    1c6c:	f004 f98f 	bl	5f8e <outs>
    1c70:	2800      	cmp	r0, #0
    1c72:	dbde      	blt.n	1c32 <cbvprintf+0xbf6>
    1c74:	4430      	add	r0, r6
			while (pad_len-- > 0) {
    1c76:	4606      	mov	r6, r0
    1c78:	4483      	add	fp, r0
		while (width > 0) {
    1c7a:	ebab 0306 	sub.w	r3, fp, r6
    1c7e:	2b00      	cmp	r3, #0
    1c80:	f77f ac41 	ble.w	1506 <cbvprintf+0x4ca>
			OUTC(' ');
    1c84:	4651      	mov	r1, sl
    1c86:	2020      	movs	r0, #32
    1c88:	47c8      	blx	r9
    1c8a:	2800      	cmp	r0, #0
    1c8c:	dbd1      	blt.n	1c32 <cbvprintf+0xbf6>
    1c8e:	3601      	adds	r6, #1
			--width;
    1c90:	e7f3      	b.n	1c7a <cbvprintf+0xc3e>
					OUTC(*cp++);
    1c92:	4651      	mov	r1, sl
    1c94:	47c8      	blx	r9
    1c96:	2800      	cmp	r0, #0
    1c98:	dad5      	bge.n	1c46 <cbvprintf+0xc0a>
    1c9a:	e7ca      	b.n	1c32 <cbvprintf+0xbf6>
					OUTC(*cp++);
    1c9c:	4651      	mov	r1, sl
    1c9e:	47c8      	blx	r9
    1ca0:	2800      	cmp	r0, #0
    1ca2:	f6bf adc6 	bge.w	1832 <cbvprintf+0x7f6>
    1ca6:	e7c4      	b.n	1c32 <cbvprintf+0xbf6>
						OUTC('0');
    1ca8:	4651      	mov	r1, sl
    1caa:	2030      	movs	r0, #48	; 0x30
    1cac:	47c8      	blx	r9
    1cae:	2800      	cmp	r0, #0
    1cb0:	f6bf add1 	bge.w	1856 <cbvprintf+0x81a>
    1cb4:	e7bd      	b.n	1c32 <cbvprintf+0xbf6>
						OUTC('0');
    1cb6:	4651      	mov	r1, sl
    1cb8:	2030      	movs	r0, #48	; 0x30
    1cba:	47c8      	blx	r9
    1cbc:	3f01      	subs	r7, #1
    1cbe:	e5d8      	b.n	1872 <cbvprintf+0x836>
					OUTC(*cp++);
    1cc0:	4651      	mov	r1, sl
    1cc2:	47c8      	blx	r9
    1cc4:	2800      	cmp	r0, #0
    1cc6:	dbb4      	blt.n	1c32 <cbvprintf+0xbf6>
    1cc8:	4647      	mov	r7, r8
    1cca:	eb06 0308 	add.w	r3, r6, r8
				while (isdigit((int)*cp)) {
    1cce:	f818 0b01 	ldrb.w	r0, [r8], #1
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    1cd2:	f1a0 0230 	sub.w	r2, r0, #48	; 0x30
    1cd6:	2a09      	cmp	r2, #9
    1cd8:	d9f2      	bls.n	1cc0 <cbvprintf+0xc84>
    1cda:	e7bb      	b.n	1c54 <cbvprintf+0xc18>
				OUTC('0');
    1cdc:	4651      	mov	r1, sl
    1cde:	2030      	movs	r0, #48	; 0x30
    1ce0:	47c8      	blx	r9
    1ce2:	2800      	cmp	r0, #0
    1ce4:	dba5      	blt.n	1c32 <cbvprintf+0xbf6>
    1ce6:	3601      	adds	r6, #1
    1ce8:	e7b8      	b.n	1c5c <cbvprintf+0xc20>
			if (conv->altform_0c | conv->altform_0) {
    1cea:	06d8      	lsls	r0, r3, #27
    1cec:	d401      	bmi.n	1cf2 <cbvprintf+0xcb6>
    1cee:	0719      	lsls	r1, r3, #28
    1cf0:	d507      	bpl.n	1d02 <cbvprintf+0xcc6>
				OUTC('0');
    1cf2:	4651      	mov	r1, sl
    1cf4:	2030      	movs	r0, #48	; 0x30
    1cf6:	9203      	str	r2, [sp, #12]
    1cf8:	47c8      	blx	r9
    1cfa:	2800      	cmp	r0, #0
    1cfc:	db99      	blt.n	1c32 <cbvprintf+0xbf6>
    1cfe:	9a03      	ldr	r2, [sp, #12]
    1d00:	3601      	adds	r6, #1
			if (conv->altform_0c) {
    1d02:	f89d 303a 	ldrb.w	r3, [sp, #58]	; 0x3a
    1d06:	06db      	lsls	r3, r3, #27
    1d08:	d508      	bpl.n	1d1c <cbvprintf+0xce0>
				OUTC(conv->specifier);
    1d0a:	f89d 003b 	ldrb.w	r0, [sp, #59]	; 0x3b
    1d0e:	9203      	str	r2, [sp, #12]
    1d10:	4651      	mov	r1, sl
    1d12:	47c8      	blx	r9
    1d14:	2800      	cmp	r0, #0
    1d16:	db8c      	blt.n	1c32 <cbvprintf+0xbf6>
    1d18:	9a03      	ldr	r2, [sp, #12]
    1d1a:	3601      	adds	r6, #1
			while (pad_len-- > 0) {
    1d1c:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    1d1e:	4437      	add	r7, r6
    1d20:	1bbb      	subs	r3, r7, r6
    1d22:	2b00      	cmp	r3, #0
    1d24:	dc01      	bgt.n	1d2a <cbvprintf+0xcee>
			OUTS(bps, bpe);
    1d26:	462b      	mov	r3, r5
    1d28:	e79e      	b.n	1c68 <cbvprintf+0xc2c>
				OUTC('0');
    1d2a:	4651      	mov	r1, sl
    1d2c:	2030      	movs	r0, #48	; 0x30
    1d2e:	9203      	str	r2, [sp, #12]
    1d30:	47c8      	blx	r9
    1d32:	2800      	cmp	r0, #0
    1d34:	f6ff af7d 	blt.w	1c32 <cbvprintf+0xbf6>
    1d38:	9a03      	ldr	r2, [sp, #12]
    1d3a:	3601      	adds	r6, #1
    1d3c:	e7f0      	b.n	1d20 <cbvprintf+0xce4>
    1d3e:	bf00      	nop
    1d40:	00007612 	.word	0x00007612

00001d44 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    1d44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    1d48:	4605      	mov	r5, r0
    1d4a:	f04f 0320 	mov.w	r3, #32
    1d4e:	f3ef 8611 	mrs	r6, BASEPRI
    1d52:	f383 8812 	msr	BASEPRI_MAX, r3
    1d56:	f3bf 8f6f 	isb	sy
	return list->head;
    1d5a:	4b0e      	ldr	r3, [pc, #56]	; (1d94 <pm_state_notify+0x50>)
    1d5c:	681c      	ldr	r4, [r3, #0]
	struct pm_notifier *notifier;
	k_spinlock_key_t pm_notifier_key;
	void (*callback)(enum pm_state state);

	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    1d5e:	b19c      	cbz	r4, 1d88 <pm_state_notify+0x44>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_cpus_pm_state[_current_cpu->id].state);
    1d60:	4f0d      	ldr	r7, [pc, #52]	; (1d98 <pm_state_notify+0x54>)
    1d62:	f8df 8038 	ldr.w	r8, [pc, #56]	; 1d9c <pm_state_notify+0x58>
    1d66:	f04f 090c 	mov.w	r9, #12
			callback = notifier->state_exit;
    1d6a:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    1d6e:	2d00      	cmp	r5, #0
    1d70:	bf08      	it	eq
    1d72:	4613      	moveq	r3, r2
		if (callback) {
    1d74:	b12b      	cbz	r3, 1d82 <pm_state_notify+0x3e>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    1d76:	f898 2014 	ldrb.w	r2, [r8, #20]
    1d7a:	fb09 f202 	mul.w	r2, r9, r2
    1d7e:	5cb8      	ldrb	r0, [r7, r2]
    1d80:	4798      	blx	r3
	return node->next;
    1d82:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    1d84:	2c00      	cmp	r4, #0
    1d86:	d1f0      	bne.n	1d6a <pm_state_notify+0x26>
	__asm__ volatile(
    1d88:	f386 8811 	msr	BASEPRI, r6
    1d8c:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    1d90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    1d94:	2000044c 	.word	0x2000044c
    1d98:	20000454 	.word	0x20000454
    1d9c:	20000644 	.word	0x20000644

00001da0 <atomic_clear_bit.constprop.0>:
 */
static inline void atomic_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);

	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    1da0:	0942      	lsrs	r2, r0, #5
	atomic_val_t mask = ATOMIC_MASK(bit);
    1da2:	2301      	movs	r3, #1
    1da4:	f000 001f 	and.w	r0, r0, #31
    1da8:	fa03 f000 	lsl.w	r0, r3, r0
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    1dac:	4b07      	ldr	r3, [pc, #28]	; (1dcc <atomic_clear_bit.constprop.0+0x2c>)
    1dae:	f3bf 8f5b 	dmb	ish
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    1db2:	43c0      	mvns	r0, r0
    1db4:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    1db8:	e853 2f00 	ldrex	r2, [r3]
    1dbc:	4002      	ands	r2, r0
    1dbe:	e843 2100 	strex	r1, r2, [r3]
    1dc2:	2900      	cmp	r1, #0
    1dc4:	d1f8      	bne.n	1db8 <atomic_clear_bit.constprop.0+0x18>
    1dc6:	f3bf 8f5b 	dmb	ish
}
    1dca:	4770      	bx	lr
    1dcc:	20000460 	.word	0x20000460

00001dd0 <pm_system_resume>:

void pm_system_resume(void)
{
    1dd0:	b530      	push	{r4, r5, lr}
	uint8_t id = _current_cpu->id;
    1dd2:	4b1d      	ldr	r3, [pc, #116]	; (1e48 <pm_system_resume+0x78>)
    1dd4:	7d1c      	ldrb	r4, [r3, #20]
    1dd6:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    1dda:	f004 031f 	and.w	r3, r4, #31
    1dde:	2201      	movs	r2, #1
    1de0:	409a      	lsls	r2, r3
    1de2:	4b1a      	ldr	r3, [pc, #104]	; (1e4c <pm_system_resume+0x7c>)
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    1de4:	0961      	lsrs	r1, r4, #5
{
    1de6:	b085      	sub	sp, #20
    1de8:	43d0      	mvns	r0, r2
    1dea:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    1dee:	e853 1f00 	ldrex	r1, [r3]
    1df2:	ea01 0500 	and.w	r5, r1, r0
    1df6:	e843 5c00 	strex	ip, r5, [r3]
    1dfa:	f1bc 0f00 	cmp.w	ip, #0
    1dfe:	d1f6      	bne.n	1dee <pm_system_resume+0x1e>
    1e00:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    1e04:	4211      	tst	r1, r2
    1e06:	d017      	beq.n	1e38 <pm_system_resume+0x68>
		exit_pos_ops(z_cpus_pm_state[id]);
    1e08:	4d11      	ldr	r5, [pc, #68]	; (1e50 <pm_system_resume+0x80>)
    1e0a:	220c      	movs	r2, #12
    1e0c:	fb02 5204 	mla	r2, r2, r4, r5
    1e10:	ca07      	ldmia	r2, {r0, r1, r2}
    1e12:	ab01      	add	r3, sp, #4
    1e14:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_exit_post_ops != NULL) {
    1e18:	4a0e      	ldr	r2, [pc, #56]	; (1e54 <pm_system_resume+0x84>)
    1e1a:	b17a      	cbz	r2, 1e3c <pm_system_resume+0x6c>
		pm_power_state_exit_post_ops(info);
    1e1c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    1e20:	f004 f92f 	bl	6082 <pm_power_state_exit_post_ops>
		pm_state_notify(false);
    1e24:	2000      	movs	r0, #0
    1e26:	f7ff ff8d 	bl	1d44 <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    1e2a:	230c      	movs	r3, #12
    1e2c:	435c      	muls	r4, r3
    1e2e:	192a      	adds	r2, r5, r4
    1e30:	2300      	movs	r3, #0
    1e32:	512b      	str	r3, [r5, r4]
    1e34:	e9c2 3301 	strd	r3, r3, [r2, #4]
			0, 0};
	}
}
    1e38:	b005      	add	sp, #20
    1e3a:	bd30      	pop	{r4, r5, pc}
    1e3c:	f382 8811 	msr	BASEPRI, r2
    1e40:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    1e44:	e7ee      	b.n	1e24 <pm_system_resume+0x54>
    1e46:	bf00      	nop
    1e48:	20000644 	.word	0x20000644
    1e4c:	20000464 	.word	0x20000464
    1e50:	20000454 	.word	0x20000454
    1e54:	00006083 	.word	0x00006083

00001e58 <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
    1e58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	bool ret = true;
	uint8_t id = _current_cpu->id;
    1e5c:	4b35      	ldr	r3, [pc, #212]	; (1f34 <pm_system_suspend+0xdc>)
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    1e5e:	4a36      	ldr	r2, [pc, #216]	; (1f38 <pm_system_suspend+0xe0>)
    1e60:	7d1c      	ldrb	r4, [r3, #20]
    1e62:	f3bf 8f5b 	dmb	ish
	atomic_val_t val = atomic_get(ATOMIC_ELEM(target, bit));
    1e66:	0963      	lsrs	r3, r4, #5
    1e68:	ea4f 0983 	mov.w	r9, r3, lsl #2
    1e6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    1e70:	4d32      	ldr	r5, [pc, #200]	; (1f3c <pm_system_suspend+0xe4>)
    1e72:	f3bf 8f5b 	dmb	ish
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
    1e76:	f004 081f 	and.w	r8, r4, #31
    1e7a:	fa43 f308 	asr.w	r3, r3, r8

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
    1e7e:	f013 0f01 	tst.w	r3, #1
{
    1e82:	b085      	sub	sp, #20
    1e84:	4607      	mov	r7, r0
	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
    1e86:	d10a      	bne.n	1e9e <pm_system_suspend+0x46>
		const struct pm_state_info *info;

		info = pm_policy_next_state(id, ticks);
    1e88:	4601      	mov	r1, r0
    1e8a:	4620      	mov	r0, r4
    1e8c:	f000 f876 	bl	1f7c <pm_policy_next_state>
		if (info != NULL) {
    1e90:	b128      	cbz	r0, 1e9e <pm_system_suspend+0x46>
			z_cpus_pm_state[id] = *info;
    1e92:	c807      	ldmia	r0, {r0, r1, r2}
    1e94:	230c      	movs	r3, #12
    1e96:	fb03 5304 	mla	r3, r3, r4, r5
    1e9a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		}
	}

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
    1e9e:	230c      	movs	r3, #12
    1ea0:	4363      	muls	r3, r4
    1ea2:	18ea      	adds	r2, r5, r3
    1ea4:	5cee      	ldrb	r6, [r5, r3]
    1ea6:	b936      	cbnz	r6, 1eb6 <pm_system_suspend+0x5e>
		LOG_DBG("No PM operations done.");
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		ret = false;
		atomic_clear_bit(z_cpus_pm_state_forced, id);
    1ea8:	4620      	mov	r0, r4
    1eaa:	f7ff ff79 	bl	1da0 <atomic_clear_bit.constprop.0>
		ret = false;
    1eae:	4630      	mov	r0, r6
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

end:
	return ret;
}
    1eb0:	b005      	add	sp, #20
    1eb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (ticks != K_TICKS_FOREVER) {
    1eb6:	1c7b      	adds	r3, r7, #1
    1eb8:	d00f      	beq.n	1eda <pm_system_suspend+0x82>
			return (uint32_t)((t * to_hz + off) / from_hz);
    1eba:	f8d2 c008 	ldr.w	ip, [r2, #8]
    1ebe:	4820      	ldr	r0, [pc, #128]	; (1f40 <pm_system_suspend+0xe8>)
    1ec0:	4a20      	ldr	r2, [pc, #128]	; (1f44 <pm_system_suspend+0xec>)
    1ec2:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    1ec6:	2100      	movs	r1, #0
    1ec8:	2300      	movs	r3, #0
    1eca:	fbec 0106 	umlal	r0, r1, ip, r6
    1ece:	f7fe fd25 	bl	91c <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
    1ed2:	2101      	movs	r1, #1
    1ed4:	1a38      	subs	r0, r7, r0
    1ed6:	f005 f851 	bl	6f7c <z_set_timeout_expiry>
	k_sched_lock();
    1eda:	f003 fa7d 	bl	53d8 <k_sched_lock>
	pm_state_notify(true);
    1ede:	2001      	movs	r0, #1
    1ee0:	f7ff ff30 	bl	1d44 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    1ee4:	f3bf 8f5b 	dmb	ish
 * @param target Address of atomic variable or array.
 * @param bit Bit number (starting from 0).
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    1ee8:	2301      	movs	r3, #1
    1eea:	fa03 f808 	lsl.w	r8, r3, r8
    1eee:	4b16      	ldr	r3, [pc, #88]	; (1f48 <pm_system_suspend+0xf0>)
    1ef0:	4499      	add	r9, r3
    1ef2:	e859 3f00 	ldrex	r3, [r9]
    1ef6:	ea43 0308 	orr.w	r3, r3, r8
    1efa:	e849 3200 	strex	r2, r3, [r9]
    1efe:	2a00      	cmp	r2, #0
    1f00:	d1f7      	bne.n	1ef2 <pm_system_suspend+0x9a>
    1f02:	f3bf 8f5b 	dmb	ish
	pm_state_set(z_cpus_pm_state[id]);
    1f06:	230c      	movs	r3, #12
    1f08:	fb03 5504 	mla	r5, r3, r4, r5
    1f0c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
    1f10:	ab01      	add	r3, sp, #4
    1f12:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_set != NULL) {
    1f16:	4a0d      	ldr	r2, [pc, #52]	; (1f4c <pm_system_suspend+0xf4>)
    1f18:	b11a      	cbz	r2, 1f22 <pm_system_suspend+0xca>
		pm_power_state_set(info);
    1f1a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    1f1e:	f004 f89d 	bl	605c <pm_power_state_set>
	pm_system_resume();
    1f22:	f7ff ff55 	bl	1dd0 <pm_system_resume>
	atomic_clear_bit(z_cpus_pm_state_forced, id);
    1f26:	4620      	mov	r0, r4
    1f28:	f7ff ff3a 	bl	1da0 <atomic_clear_bit.constprop.0>
	k_sched_unlock();
    1f2c:	f003 fbda 	bl	56e4 <k_sched_unlock>
	bool ret = true;
    1f30:	2001      	movs	r0, #1
    1f32:	e7bd      	b.n	1eb0 <pm_system_suspend+0x58>
    1f34:	20000644 	.word	0x20000644
    1f38:	20000460 	.word	0x20000460
    1f3c:	20000454 	.word	0x20000454
    1f40:	000f423f 	.word	0x000f423f
    1f44:	000f4240 	.word	0x000f4240
    1f48:	20000464 	.word	0x20000464
    1f4c:	0000605d 	.word	0x0000605d

00001f50 <pm_constraint_get>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    1f50:	4b05      	ldr	r3, [pc, #20]	; (1f68 <pm_constraint_get+0x18>)
    1f52:	f3bf 8f5b 	dmb	ish
    1f56:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    1f5a:	f3bf 8f5b 	dmb	ish
__weak bool pm_constraint_get(enum pm_state state)
{
	__ASSERT(state < PM_STATE_COUNT, "Invalid power state!");

	return (atomic_get(&power_state_disable_count[state]) == 0);
}
    1f5e:	fab0 f080 	clz	r0, r0
    1f62:	0940      	lsrs	r0, r0, #5
    1f64:	4770      	bx	lr
    1f66:	bf00      	nop
    1f68:	20000468 	.word	0x20000468

00001f6c <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD(DT_PATH(cpus), NUM_CPU_STATES)
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    1f6c:	b908      	cbnz	r0, 1f72 <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    1f6e:	4b02      	ldr	r3, [pc, #8]	; (1f78 <pm_state_cpu_get_all+0xc>)
    1f70:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    1f72:	2000      	movs	r0, #0
    1f74:	4770      	bx	lr
    1f76:	bf00      	nop
    1f78:	00007378 	.word	0x00007378

00001f7c <pm_policy_next_state>:

#include <logging/log.h>
LOG_MODULE_DECLARE(pm, CONFIG_PM_LOG_LEVEL);

const struct pm_state_info *pm_policy_next_state(uint8_t cpu, int32_t ticks)
{
    1f7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1f80:	b085      	sub	sp, #20
    1f82:	460e      	mov	r6, r1
	uint8_t num_cpu_states;
	const struct pm_state_info *cpu_states;

	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    1f84:	a903      	add	r1, sp, #12
    1f86:	f7ff fff1 	bl	1f6c <pm_state_cpu_get_all>
    1f8a:	f8df a074 	ldr.w	sl, [pc, #116]	; 2000 <pm_policy_next_state+0x84>
    1f8e:	f8df 8074 	ldr.w	r8, [pc, #116]	; 2004 <pm_policy_next_state+0x88>

	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    1f92:	1e44      	subs	r4, r0, #1
    1f94:	b224      	sxth	r4, r4
    1f96:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    1f9a:	f04f 0900 	mov.w	r9, #0
    1f9e:	1c63      	adds	r3, r4, #1
    1fa0:	d104      	bne.n	1fac <pm_policy_next_state+0x30>
		    (ticks >= (min_residency + exit_latency))) {
			return state;
		}
	}

	return NULL;
    1fa2:	2500      	movs	r5, #0
}
    1fa4:	4628      	mov	r0, r5
    1fa6:	b005      	add	sp, #20
    1fa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		const struct pm_state_info *state = &cpu_states[i];
    1fac:	9a03      	ldr	r2, [sp, #12]
    1fae:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    1fb2:	eb02 0583 	add.w	r5, r2, r3, lsl #2
		if (!pm_constraint_get(state->state)) {
    1fb6:	f812 0023 	ldrb.w	r0, [r2, r3, lsl #2]
    1fba:	f7ff ffc9 	bl	1f50 <pm_constraint_get>
    1fbe:	b1e0      	cbz	r0, 1ffa <pm_policy_next_state+0x7e>
    1fc0:	6868      	ldr	r0, [r5, #4]
    1fc2:	f04f 0b00 	mov.w	fp, #0
    1fc6:	46d4      	mov	ip, sl
    1fc8:	4659      	mov	r1, fp
    1fca:	fbe0 c107 	umlal	ip, r1, r0, r7
    1fce:	4642      	mov	r2, r8
    1fd0:	464b      	mov	r3, r9
    1fd2:	4660      	mov	r0, ip
    1fd4:	f7fe fca2 	bl	91c <__aeabi_uldivmod>
    1fd8:	9001      	str	r0, [sp, #4]
    1fda:	68a8      	ldr	r0, [r5, #8]
    1fdc:	46d4      	mov	ip, sl
    1fde:	4659      	mov	r1, fp
    1fe0:	fbe0 c107 	umlal	ip, r1, r0, r7
    1fe4:	4642      	mov	r2, r8
    1fe6:	464b      	mov	r3, r9
    1fe8:	4660      	mov	r0, ip
    1fea:	f7fe fc97 	bl	91c <__aeabi_uldivmod>
		if ((ticks == K_TICKS_FOREVER) ||
    1fee:	1c72      	adds	r2, r6, #1
    1ff0:	d0d8      	beq.n	1fa4 <pm_policy_next_state+0x28>
		    (ticks >= (min_residency + exit_latency))) {
    1ff2:	9b01      	ldr	r3, [sp, #4]
    1ff4:	4418      	add	r0, r3
		if ((ticks == K_TICKS_FOREVER) ||
    1ff6:	42b0      	cmp	r0, r6
    1ff8:	d9d4      	bls.n	1fa4 <pm_policy_next_state+0x28>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    1ffa:	3c01      	subs	r4, #1
    1ffc:	b224      	sxth	r4, r4
    1ffe:	e7ce      	b.n	1f9e <pm_policy_next_state+0x22>
    2000:	000f423f 	.word	0x000f423f
    2004:	000f4240 	.word	0x000f4240

00002008 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    2008:	4901      	ldr	r1, [pc, #4]	; (2010 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    200a:	2210      	movs	r2, #16
	str	r2, [r1]
    200c:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    200e:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    2010:	e000ed10 	.word	0xe000ed10

00002014 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    2014:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    2016:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    2018:	f380 8811 	msr	BASEPRI, r0
	isb
    201c:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    2020:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    2024:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    2026:	b662      	cpsie	i
	isb
    2028:	f3bf 8f6f 	isb	sy

	bx	lr
    202c:	4770      	bx	lr
    202e:	bf00      	nop

00002030 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    2030:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    2032:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    2034:	f381 8811 	msr	BASEPRI, r1

	wfe
    2038:	bf20      	wfe

	msr	BASEPRI, r0
    203a:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    203e:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    2040:	4770      	bx	lr
    2042:	bf00      	nop

00002044 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    2044:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    2046:	2b00      	cmp	r3, #0
    2048:	db08      	blt.n	205c <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    204a:	2201      	movs	r2, #1
    204c:	f000 001f 	and.w	r0, r0, #31
    2050:	fa02 f000 	lsl.w	r0, r2, r0
    2054:	095b      	lsrs	r3, r3, #5
    2056:	4a02      	ldr	r2, [pc, #8]	; (2060 <arch_irq_enable+0x1c>)
    2058:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    205c:	4770      	bx	lr
    205e:	bf00      	nop
    2060:	e000e100 	.word	0xe000e100

00002064 <arch_irq_disable>:

void arch_irq_disable(unsigned int irq)
{
	NVIC_DisableIRQ((IRQn_Type)irq);
    2064:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    2066:	2b00      	cmp	r3, #0
    2068:	db0d      	blt.n	2086 <arch_irq_disable+0x22>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    206a:	2201      	movs	r2, #1
    206c:	095b      	lsrs	r3, r3, #5
    206e:	f000 001f 	and.w	r0, r0, #31
    2072:	fa02 f000 	lsl.w	r0, r2, r0
    2076:	3320      	adds	r3, #32
    2078:	4a03      	ldr	r2, [pc, #12]	; (2088 <arch_irq_disable+0x24>)
    207a:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    207e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2082:	f3bf 8f6f 	isb	sy
}
    2086:	4770      	bx	lr
    2088:	e000e100 	.word	0xe000e100

0000208c <arch_irq_is_enabled>:

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    208c:	4b05      	ldr	r3, [pc, #20]	; (20a4 <arch_irq_is_enabled+0x18>)
    208e:	0942      	lsrs	r2, r0, #5
    2090:	f000 001f 	and.w	r0, r0, #31
    2094:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    2098:	2301      	movs	r3, #1
    209a:	fa03 f000 	lsl.w	r0, r3, r0
}
    209e:	4010      	ands	r0, r2
    20a0:	4770      	bx	lr
    20a2:	bf00      	nop
    20a4:	e000e100 	.word	0xe000e100

000020a8 <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    20a8:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    20aa:	2b00      	cmp	r3, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    20ac:	bfa8      	it	ge
    20ae:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
		prio += _IRQ_PRIO_OFFSET;
    20b2:	f101 0101 	add.w	r1, r1, #1
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    20b6:	bfb8      	it	lt
    20b8:	4b06      	ldrlt	r3, [pc, #24]	; (20d4 <z_arm_irq_priority_set+0x2c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    20ba:	ea4f 1141 	mov.w	r1, r1, lsl #5
    20be:	bfac      	ite	ge
    20c0:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    20c4:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    20c8:	b2c9      	uxtb	r1, r1
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    20ca:	bfb4      	ite	lt
    20cc:	5419      	strblt	r1, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    20ce:	f883 1300 	strbge.w	r1, [r3, #768]	; 0x300
}
    20d2:	4770      	bx	lr
    20d4:	e000ed14 	.word	0xe000ed14

000020d8 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    20d8:	bf30      	wfi
    b z_SysNmiOnReset
    20da:	f7ff bffd 	b.w	20d8 <z_SysNmiOnReset>
    20de:	bf00      	nop

000020e0 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    20e0:	4a0f      	ldr	r2, [pc, #60]	; (2120 <z_arm_prep_c+0x40>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    20e2:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    20e4:	4b0f      	ldr	r3, [pc, #60]	; (2124 <z_arm_prep_c+0x44>)
    20e6:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    20ea:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
    20ec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    20f0:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    20f4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    20f8:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    20fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 */
__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
    2100:	f3ef 8314 	mrs	r3, CONTROL
	__set_CONTROL(__get_CONTROL() & (~(CONTROL_FPCA_Msk)));
    2104:	f023 0304 	bic.w	r3, r3, #4
  \details Writes the given value to the Control Register.
  \param [in]    control  Control Register value to set
 */
__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
    2108:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
    210c:	f3bf 8f6f 	isb	sy
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    2110:	f002 fe20 	bl	4d54 <z_bss_zero>
	z_data_copy();
    2114:	f003 fc1a 	bl	594c <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    2118:	f000 f9ca 	bl	24b0 <z_arm_interrupt_init>
	z_cstart();
    211c:	f002 fe24 	bl	4d68 <z_cstart>
    2120:	00000000 	.word	0x00000000
    2124:	e000ed00 	.word	0xe000ed00

00002128 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    2128:	4a09      	ldr	r2, [pc, #36]	; (2150 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    212a:	490a      	ldr	r1, [pc, #40]	; (2154 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    212c:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    212e:	6809      	ldr	r1, [r1, #0]
    2130:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    2132:	4909      	ldr	r1, [pc, #36]	; (2158 <arch_swap+0x30>)
	_current->arch.basepri = key;
    2134:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    2136:	684b      	ldr	r3, [r1, #4]
    2138:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    213c:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
    213e:	2300      	movs	r3, #0
    2140:	f383 8811 	msr	BASEPRI, r3
    2144:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    2148:	6893      	ldr	r3, [r2, #8]
}
    214a:	6f98      	ldr	r0, [r3, #120]	; 0x78
    214c:	4770      	bx	lr
    214e:	bf00      	nop
    2150:	20000644 	.word	0x20000644
    2154:	0000758c 	.word	0x0000758c
    2158:	e000ed00 	.word	0xe000ed00

0000215c <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    215c:	4912      	ldr	r1, [pc, #72]	; (21a8 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    215e:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    2160:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    2164:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    2166:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    216a:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    216e:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    2170:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    2174:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    2178:	4f0c      	ldr	r7, [pc, #48]	; (21ac <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    217a:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    217e:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    2180:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    2182:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    2184:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    2186:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    2188:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    218a:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    218e:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    2190:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    2192:	f000 f9cf 	bl	2534 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    2196:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    219a:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    219e:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    21a2:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    21a6:	4770      	bx	lr
    ldr r1, =_kernel
    21a8:	20000644 	.word	0x20000644
    ldr v4, =_SCS_ICSR
    21ac:	e000ed04 	.word	0xe000ed04

000021b0 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    21b0:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    21b4:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    21b6:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    21ba:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    21be:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    21c0:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    21c4:	2902      	cmp	r1, #2
    beq _oops
    21c6:	d0ff      	beq.n	21c8 <_oops>

000021c8 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    21c8:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    21ca:	f003 fef9 	bl	5fc0 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    21ce:	bd01      	pop	{r0, pc}

000021d0 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    21d0:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    21d4:	9b00      	ldr	r3, [sp, #0]
    21d6:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    21da:	490a      	ldr	r1, [pc, #40]	; (2204 <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    21dc:	9b01      	ldr	r3, [sp, #4]
    21de:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    21e2:	9b02      	ldr	r3, [sp, #8]
    21e4:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    21e8:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    21ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    21f0:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    21f4:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    21f8:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    21fa:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    21fc:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    21fe:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    2200:	4770      	bx	lr
    2202:	bf00      	nop
    2204:	00005e91 	.word	0x00005e91

00002208 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    2208:	4a09      	ldr	r2, [pc, #36]	; (2230 <z_check_thread_stack_fail+0x28>)
{
    220a:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    220c:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    220e:	b170      	cbz	r0, 222e <z_check_thread_stack_fail+0x26>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    2210:	f113 0f16 	cmn.w	r3, #22
    2214:	6e40      	ldr	r0, [r0, #100]	; 0x64
    2216:	d005      	beq.n	2224 <z_check_thread_stack_fail+0x1c>
    2218:	f1a0 0220 	sub.w	r2, r0, #32
    221c:	429a      	cmp	r2, r3
    221e:	d805      	bhi.n	222c <z_check_thread_stack_fail+0x24>
    2220:	4283      	cmp	r3, r0
    2222:	d203      	bcs.n	222c <z_check_thread_stack_fail+0x24>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    2224:	4281      	cmp	r1, r0
    2226:	bf28      	it	cs
    2228:	2000      	movcs	r0, #0
    222a:	4770      	bx	lr
    222c:	2000      	movs	r0, #0
}
    222e:	4770      	bx	lr
    2230:	20000644 	.word	0x20000644

00002234 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    2234:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    2236:	4b09      	ldr	r3, [pc, #36]	; (225c <arch_switch_to_main_thread+0x28>)
    2238:	6098      	str	r0, [r3, #8]
{
    223a:	460d      	mov	r5, r1
    223c:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    223e:	f000 f979 	bl	2534 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    2242:	4620      	mov	r0, r4
    2244:	f385 8809 	msr	PSP, r5
    2248:	2100      	movs	r1, #0
    224a:	b663      	cpsie	if
    224c:	f381 8811 	msr	BASEPRI, r1
    2250:	f3bf 8f6f 	isb	sy
    2254:	2200      	movs	r2, #0
    2256:	2300      	movs	r3, #0
    2258:	f003 fe1a 	bl	5e90 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    225c:	20000644 	.word	0x20000644

00002260 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    2260:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    2262:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    2264:	4a0b      	ldr	r2, [pc, #44]	; (2294 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    2266:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    2268:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    226a:	bf1e      	ittt	ne
	movne	r1, #0
    226c:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    226e:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    2270:	f004 fd5b 	blne	6d2a <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    2274:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    2276:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    227a:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    227e:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    2282:	4905      	ldr	r1, [pc, #20]	; (2298 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    2284:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    2286:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    2288:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    228a:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    228e:	4903      	ldr	r1, [pc, #12]	; (229c <_isr_wrapper+0x3c>)
	bx r1
    2290:	4708      	bx	r1
    2292:	0000      	.short	0x0000
	ldr r2, =_kernel
    2294:	20000644 	.word	0x20000644
	ldr r1, =_sw_isr_table
    2298:	000071b8 	.word	0x000071b8
	ldr r1, =z_arm_int_exit
    229c:	000022a1 	.word	0x000022a1

000022a0 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    22a0:	4b04      	ldr	r3, [pc, #16]	; (22b4 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    22a2:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    22a4:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    22a6:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    22a8:	d003      	beq.n	22b2 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    22aa:	4903      	ldr	r1, [pc, #12]	; (22b8 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    22ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    22b0:	600a      	str	r2, [r1, #0]

000022b2 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    22b2:	4770      	bx	lr
	ldr r3, =_kernel
    22b4:	20000644 	.word	0x20000644
	ldr r1, =_SCS_ICSR
    22b8:	e000ed04 	.word	0xe000ed04

000022bc <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
    22bc:	b538      	push	{r3, r4, r5, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    22be:	4b19      	ldr	r3, [pc, #100]	; (2324 <mem_manage_fault+0x68>)
{
    22c0:	4614      	mov	r4, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    22c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    22c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    22c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
{
    22c8:	4605      	mov	r5, r0
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    22ca:	0790      	lsls	r0, r2, #30
    22cc:	d519      	bpl.n	2302 <mem_manage_fault+0x46>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    22ce:	6b58      	ldr	r0, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    22d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    22d2:	0612      	lsls	r2, r2, #24
    22d4:	d515      	bpl.n	2302 <mem_manage_fault+0x46>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    22d6:	b119      	cbz	r1, 22e0 <mem_manage_fault+0x24>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    22d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    22da:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    22de:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    22e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    22e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    22e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    22e6:	06d1      	lsls	r1, r2, #27
    22e8:	d40e      	bmi.n	2308 <mem_manage_fault+0x4c>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    22ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    22ec:	079a      	lsls	r2, r3, #30
    22ee:	d40b      	bmi.n	2308 <mem_manage_fault+0x4c>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    22f0:	2000      	movs	r0, #0
		"without stack guard, user-mode or null-pointer detection\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    22f2:	4a0c      	ldr	r2, [pc, #48]	; (2324 <mem_manage_fault+0x68>)
    22f4:	6a93      	ldr	r3, [r2, #40]	; 0x28
    22f6:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    22fa:	6293      	str	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    22fc:	2300      	movs	r3, #0
    22fe:	7023      	strb	r3, [r4, #0]

	return reason;
}
    2300:	bd38      	pop	{r3, r4, r5, pc}
	uint32_t mmfar = -EINVAL;
    2302:	f06f 0015 	mvn.w	r0, #21
    2306:	e7eb      	b.n	22e0 <mem_manage_fault+0x24>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    2308:	4b06      	ldr	r3, [pc, #24]	; (2324 <mem_manage_fault+0x68>)
    230a:	685b      	ldr	r3, [r3, #4]
    230c:	051b      	lsls	r3, r3, #20
    230e:	d5ef      	bpl.n	22f0 <mem_manage_fault+0x34>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    2310:	4629      	mov	r1, r5
    2312:	f7ff ff79 	bl	2208 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    2316:	2800      	cmp	r0, #0
    2318:	d0ea      	beq.n	22f0 <mem_manage_fault+0x34>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    231a:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    231e:	2002      	movs	r0, #2
    2320:	e7e7      	b.n	22f2 <mem_manage_fault+0x36>
    2322:	bf00      	nop
    2324:	e000ed00 	.word	0xe000ed00

00002328 <bus_fault.constprop.0>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    2328:	4b0d      	ldr	r3, [pc, #52]	; (2360 <bus_fault.constprop.0+0x38>)
    232a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    232c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    232e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2330:	0592      	lsls	r2, r2, #22
    2332:	d508      	bpl.n	2346 <bus_fault.constprop.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    2334:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    2336:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2338:	0412      	lsls	r2, r2, #16
    233a:	d504      	bpl.n	2346 <bus_fault.constprop.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    233c:	b118      	cbz	r0, 2346 <bus_fault.constprop.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    233e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2340:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    2344:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    2346:	4b06      	ldr	r3, [pc, #24]	; (2360 <bus_fault.constprop.0+0x38>)
    2348:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    234a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    234c:	05d2      	lsls	r2, r2, #23
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    234e:	bf58      	it	pl
    2350:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    2352:	6a9a      	ldr	r2, [r3, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    2354:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    2356:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
    235a:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    235c:	7008      	strb	r0, [r1, #0]

	return reason;
}
    235e:	4770      	bx	lr
    2360:	e000ed00 	.word	0xe000ed00

00002364 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    2364:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    2366:	4b48      	ldr	r3, [pc, #288]	; (2488 <z_arm_fault+0x124>)
    2368:	685b      	ldr	r3, [r3, #4]
{
    236a:	b08a      	sub	sp, #40	; 0x28
    236c:	460d      	mov	r5, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    236e:	f3c3 0308 	ubfx	r3, r3, #0, #9
    2372:	2600      	movs	r6, #0
    2374:	f386 8811 	msr	BASEPRI, r6
    2378:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    237c:	f002 417f 	and.w	r1, r2, #4278190080	; 0xff000000
    2380:	f1b1 4f7f 	cmp.w	r1, #4278190080	; 0xff000000
    2384:	d111      	bne.n	23aa <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    2386:	f002 010c 	and.w	r1, r2, #12
    238a:	2908      	cmp	r1, #8
    238c:	d00d      	beq.n	23aa <z_arm_fault+0x46>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    238e:	0711      	lsls	r1, r2, #28
    2390:	d401      	bmi.n	2396 <z_arm_fault+0x32>
			ptr_esf = (z_arch_esf_t *)msp;
    2392:	4605      	mov	r5, r0
			*nested_exc = true;
    2394:	2601      	movs	r6, #1
	*recoverable = false;
    2396:	2200      	movs	r2, #0
	switch (fault) {
    2398:	3b03      	subs	r3, #3
	*recoverable = false;
    239a:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
    239e:	2b03      	cmp	r3, #3
    23a0:	d86b      	bhi.n	247a <z_arm_fault+0x116>
    23a2:	e8df f003 	tbb	[pc, r3]
    23a6:	5504      	.short	0x5504
    23a8:	5d59      	.short	0x5d59
		return NULL;
    23aa:	4635      	mov	r5, r6
    23ac:	e7f3      	b.n	2396 <z_arm_fault+0x32>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    23ae:	4b36      	ldr	r3, [pc, #216]	; (2488 <z_arm_fault+0x124>)
    23b0:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    23b2:	f014 0402 	ands.w	r4, r4, #2
    23b6:	d160      	bne.n	247a <z_arm_fault+0x116>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    23b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    23ba:	2a00      	cmp	r2, #0
    23bc:	db15      	blt.n	23ea <z_arm_fault+0x86>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    23be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    23c0:	0052      	lsls	r2, r2, #1
    23c2:	d512      	bpl.n	23ea <z_arm_fault+0x86>
	uint16_t fault_insn = *(ret_addr - 1);
    23c4:	69aa      	ldr	r2, [r5, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    23c6:	f832 1c02 	ldrh.w	r1, [r2, #-2]
    23ca:	f64d 7202 	movw	r2, #57090	; 0xdf02
    23ce:	4291      	cmp	r1, r2
    23d0:	d00a      	beq.n	23e8 <z_arm_fault+0x84>
		} else if (SCB_MMFSR != 0) {
    23d2:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
    23d6:	b30a      	cbz	r2, 241c <z_arm_fault+0xb8>
			reason = mem_manage_fault(esf, 1, recoverable);
    23d8:	f10d 0207 	add.w	r2, sp, #7
    23dc:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    23de:	4628      	mov	r0, r5
    23e0:	f7ff ff6c 	bl	22bc <mem_manage_fault>
		reason = bus_fault(esf, 0, recoverable);
    23e4:	4604      	mov	r4, r0
		break;
    23e6:	e000      	b.n	23ea <z_arm_fault+0x86>
			reason = esf->basic.r0;
    23e8:	682c      	ldr	r4, [r5, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    23ea:	f89d 3007 	ldrb.w	r3, [sp, #7]
    23ee:	b99b      	cbnz	r3, 2418 <z_arm_fault+0xb4>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    23f0:	2220      	movs	r2, #32
    23f2:	4629      	mov	r1, r5
    23f4:	a802      	add	r0, sp, #8
    23f6:	f003 fe18 	bl	602a <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    23fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
    23fc:	2e00      	cmp	r6, #0
    23fe:	d03e      	beq.n	247e <z_arm_fault+0x11a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    2400:	f3c3 0208 	ubfx	r2, r3, #0, #9
    2404:	b922      	cbnz	r2, 2410 <z_arm_fault+0xac>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    2406:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    240a:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    240e:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    2410:	a902      	add	r1, sp, #8
    2412:	4620      	mov	r0, r4
    2414:	f003 fdd2 	bl	5fbc <z_arm_fatal_error>
}
    2418:	b00a      	add	sp, #40	; 0x28
    241a:	bd70      	pop	{r4, r5, r6, pc}
		} else if (SCB_BFSR != 0) {
    241c:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
    2420:	b12a      	cbz	r2, 242e <z_arm_fault+0xca>
			reason = bus_fault(esf, 1, recoverable);
    2422:	f10d 0107 	add.w	r1, sp, #7
    2426:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    2428:	f7ff ff7e 	bl	2328 <bus_fault.constprop.0>
    242c:	e7da      	b.n	23e4 <z_arm_fault+0x80>
		} else if (SCB_UFSR != 0) {
    242e:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
    2430:	b292      	uxth	r2, r2
    2432:	2a00      	cmp	r2, #0
    2434:	d0d9      	beq.n	23ea <z_arm_fault+0x86>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    2436:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    2438:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    243a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    243c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    243e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    2440:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    2442:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2444:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    2448:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    244c:	629a      	str	r2, [r3, #40]	; 0x28
	return reason;
    244e:	e7cc      	b.n	23ea <z_arm_fault+0x86>
		reason = mem_manage_fault(esf, 0, recoverable);
    2450:	f10d 0207 	add.w	r2, sp, #7
    2454:	2100      	movs	r1, #0
    2456:	e7c2      	b.n	23de <z_arm_fault+0x7a>
		reason = bus_fault(esf, 0, recoverable);
    2458:	f10d 0107 	add.w	r1, sp, #7
    245c:	2000      	movs	r0, #0
    245e:	e7e3      	b.n	2428 <z_arm_fault+0xc4>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    2460:	4b09      	ldr	r3, [pc, #36]	; (2488 <z_arm_fault+0x124>)
    2462:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    2464:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    2466:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    2468:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    246a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    246c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    246e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2470:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    2474:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    2478:	629a      	str	r2, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    247a:	2400      	movs	r4, #0
    247c:	e7b5      	b.n	23ea <z_arm_fault+0x86>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    247e:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    2482:	f023 0301 	bic.w	r3, r3, #1
    2486:	e7c2      	b.n	240e <z_arm_fault+0xaa>
    2488:	e000ed00 	.word	0xe000ed00

0000248c <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    248c:	4a02      	ldr	r2, [pc, #8]	; (2498 <z_arm_fault_init+0xc>)
    248e:	6953      	ldr	r3, [r2, #20]
    2490:	f043 0310 	orr.w	r3, r3, #16
    2494:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    2496:	4770      	bx	lr
    2498:	e000ed00 	.word	0xe000ed00

0000249c <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    249c:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    24a0:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    24a4:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    24a6:	4672      	mov	r2, lr
	bl z_arm_fault
    24a8:	f7ff ff5c 	bl	2364 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    24ac:	bd01      	pop	{r0, pc}
    24ae:	bf00      	nop

000024b0 <z_arm_interrupt_init>:
    24b0:	4804      	ldr	r0, [pc, #16]	; (24c4 <z_arm_interrupt_init+0x14>)
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    24b2:	2300      	movs	r3, #0
    24b4:	2120      	movs	r1, #32
    24b6:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    24b8:	3301      	adds	r3, #1
    24ba:	2b27      	cmp	r3, #39	; 0x27
    24bc:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    24c0:	d1f9      	bne.n	24b6 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    24c2:	4770      	bx	lr
    24c4:	e000e100 	.word	0xe000e100

000024c8 <__start>:
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    24c8:	f004 fd7c 	bl	6fc4 <z_arm_platform_init>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    24cc:	2020      	movs	r0, #32
    msr BASEPRI, r0
    24ce:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    24d2:	4808      	ldr	r0, [pc, #32]	; (24f4 <__start+0x2c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    24d4:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    24d8:	1840      	adds	r0, r0, r1
    msr PSP, r0
    24da:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    24de:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    24e2:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    24e4:	4308      	orrs	r0, r1
    msr CONTROL, r0
    24e6:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    24ea:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    24ee:	f7ff fdf7 	bl	20e0 <z_arm_prep_c>
    24f2:	0000      	.short	0x0000
    ldr r0, =z_interrupt_stacks
    24f4:	20001040 	.word	0x20001040

000024f8 <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    24f8:	4b06      	ldr	r3, [pc, #24]	; (2514 <z_impl_k_thread_abort+0x1c>)
    24fa:	689b      	ldr	r3, [r3, #8]
    24fc:	4283      	cmp	r3, r0
    24fe:	d107      	bne.n	2510 <z_impl_k_thread_abort+0x18>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    2500:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    2504:	b123      	cbz	r3, 2510 <z_impl_k_thread_abort+0x18>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    2506:	4a04      	ldr	r2, [pc, #16]	; (2518 <z_impl_k_thread_abort+0x20>)
    2508:	6853      	ldr	r3, [r2, #4]
    250a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    250e:	6053      	str	r3, [r2, #4]
		}
	}

	z_thread_abort(thread);
    2510:	f003 b9b8 	b.w	5884 <z_thread_abort>
    2514:	20000644 	.word	0x20000644
    2518:	e000ed00 	.word	0xe000ed00

0000251c <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    251c:	4b02      	ldr	r3, [pc, #8]	; (2528 <z_arm_configure_static_mpu_regions+0xc>)
    251e:	4a03      	ldr	r2, [pc, #12]	; (252c <z_arm_configure_static_mpu_regions+0x10>)
    2520:	4803      	ldr	r0, [pc, #12]	; (2530 <z_arm_configure_static_mpu_regions+0x14>)
    2522:	2101      	movs	r1, #1
    2524:	f000 b86e 	b.w	2604 <arm_core_mpu_configure_static_mpu_regions>
    2528:	20010000 	.word	0x20010000
    252c:	20000000 	.word	0x20000000
    2530:	00007378 	.word	0x00007378

00002534 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    2534:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    2536:	4b05      	ldr	r3, [pc, #20]	; (254c <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    2538:	3a20      	subs	r2, #32
	dynamic_regions[region_num].start = guard_start;
    253a:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    253c:	4a04      	ldr	r2, [pc, #16]	; (2550 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    253e:	2120      	movs	r1, #32
    2540:	e9c3 1201 	strd	r1, r2, [r3, #4]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    2544:	4618      	mov	r0, r3
    2546:	2101      	movs	r1, #1
    2548:	f000 b866 	b.w	2618 <arm_core_mpu_configure_dynamic_mpu_regions>
    254c:	20000484 	.word	0x20000484
    2550:	150b0000 	.word	0x150b0000

00002554 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    2554:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    2556:	4f1f      	ldr	r7, [pc, #124]	; (25d4 <mpu_configure_regions+0x80>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    2558:	2600      	movs	r6, #0
    255a:	428e      	cmp	r6, r1
    255c:	db01      	blt.n	2562 <mpu_configure_regions+0xe>
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    255e:	4610      	mov	r0, r2
    2560:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (regions[i].size == 0U) {
    2562:	6844      	ldr	r4, [r0, #4]
    2564:	b39c      	cbz	r4, 25ce <mpu_configure_regions+0x7a>
		if (do_sanity_check &&
    2566:	b153      	cbz	r3, 257e <mpu_configure_regions+0x2a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    2568:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    256c:	ea14 0f0c 	tst.w	r4, ip
    2570:	d118      	bne.n	25a4 <mpu_configure_regions+0x50>
		&&
    2572:	2c1f      	cmp	r4, #31
    2574:	d916      	bls.n	25a4 <mpu_configure_regions+0x50>
		((part->start & (part->size - 1U)) == 0U);
    2576:	6805      	ldr	r5, [r0, #0]
		&&
    2578:	ea1c 0f05 	tst.w	ip, r5
    257c:	d112      	bne.n	25a4 <mpu_configure_regions+0x50>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    257e:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    2580:	6805      	ldr	r5, [r0, #0]
#if defined(CONFIG_CPU_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    2582:	f8d0 c008 	ldr.w	ip, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    2586:	b2d2      	uxtb	r2, r2
	if (size <= 32U) {
    2588:	d90f      	bls.n	25aa <mpu_configure_regions+0x56>
	if (size > (1UL << 31)) {
    258a:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    258e:	d80e      	bhi.n	25ae <mpu_configure_regions+0x5a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    2590:	3c01      	subs	r4, #1
    2592:	fab4 f484 	clz	r4, r4
    2596:	f1c4 041f 	rsb	r4, r4, #31
    259a:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    259c:	2a07      	cmp	r2, #7
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    259e:	ea4c 0404 	orr.w	r4, ip, r4
    25a2:	d906      	bls.n	25b2 <mpu_configure_regions+0x5e>
			return -EINVAL;
    25a4:	f06f 0215 	mvn.w	r2, #21
    25a8:	e7d9      	b.n	255e <mpu_configure_regions+0xa>
		return REGION_32B;
    25aa:	2408      	movs	r4, #8
    25ac:	e7f6      	b.n	259c <mpu_configure_regions+0x48>
		return REGION_4G;
    25ae:	243e      	movs	r4, #62	; 0x3e
    25b0:	e7f4      	b.n	259c <mpu_configure_regions+0x48>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    25b2:	f025 051f 	bic.w	r5, r5, #31
				| MPU_RBAR_VALID_Msk | index;
    25b6:	4315      	orrs	r5, r2
    25b8:	f045 0510 	orr.w	r5, r5, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    25bc:	f044 0401 	orr.w	r4, r4, #1
    25c0:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    25c4:	f8c7 509c 	str.w	r5, [r7, #156]	; 0x9c
		reg_index++;
    25c8:	3201      	adds	r2, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    25ca:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
	for (i = 0; i < regions_num; i++) {
    25ce:	3601      	adds	r6, #1
    25d0:	300c      	adds	r0, #12
    25d2:	e7c2      	b.n	255a <mpu_configure_regions+0x6>
    25d4:	e000ed00 	.word	0xe000ed00

000025d8 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    25d8:	4b04      	ldr	r3, [pc, #16]	; (25ec <arm_core_mpu_enable+0x14>)
    25da:	2205      	movs	r2, #5
    25dc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    25e0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    25e4:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    25e8:	4770      	bx	lr
    25ea:	bf00      	nop
    25ec:	e000ed00 	.word	0xe000ed00

000025f0 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    25f0:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    25f4:	4b02      	ldr	r3, [pc, #8]	; (2600 <arm_core_mpu_disable+0x10>)
    25f6:	2200      	movs	r2, #0
    25f8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    25fc:	4770      	bx	lr
    25fe:	bf00      	nop
    2600:	e000ed00 	.word	0xe000ed00

00002604 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    2604:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    2606:	4c03      	ldr	r4, [pc, #12]	; (2614 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    2608:	2301      	movs	r3, #1
    260a:	7822      	ldrb	r2, [r4, #0]
    260c:	f7ff ffa2 	bl	2554 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    2610:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
    2612:	bd10      	pop	{r4, pc}
    2614:	20000684 	.word	0x20000684

00002618 <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    2618:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    261a:	4a09      	ldr	r2, [pc, #36]	; (2640 <arm_core_mpu_configure_dynamic_mpu_regions+0x28>)
    261c:	2300      	movs	r3, #0
    261e:	7812      	ldrb	r2, [r2, #0]
    2620:	f7ff ff98 	bl	2554 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    2624:	f110 0f16 	cmn.w	r0, #22
    2628:	d002      	beq.n	2630 <arm_core_mpu_configure_dynamic_mpu_regions+0x18>
/** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
    262a:	4a06      	ldr	r2, [pc, #24]	; (2644 <arm_core_mpu_configure_dynamic_mpu_regions+0x2c>)

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    262c:	2807      	cmp	r0, #7
    262e:	dd00      	ble.n	2632 <arm_core_mpu_configure_dynamic_mpu_regions+0x1a>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    2630:	bd08      	pop	{r3, pc}
    2632:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98
  MPU->RASR = 0U;
    2636:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
    263a:	3001      	adds	r0, #1
    263c:	e7f6      	b.n	262c <arm_core_mpu_configure_dynamic_mpu_regions+0x14>
    263e:	bf00      	nop
    2640:	20000684 	.word	0x20000684
    2644:	e000ed00 	.word	0xe000ed00

00002648 <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    2648:	4914      	ldr	r1, [pc, #80]	; (269c <z_arm_mpu_init+0x54>)
    264a:	6808      	ldr	r0, [r1, #0]
    264c:	2808      	cmp	r0, #8
{
    264e:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    2650:	d821      	bhi.n	2696 <z_arm_mpu_init+0x4e>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    2652:	f7ff ffcd 	bl	25f0 <arm_core_mpu_disable>
    2656:	4c12      	ldr	r4, [pc, #72]	; (26a0 <z_arm_mpu_init+0x58>)
    2658:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    265a:	2200      	movs	r2, #0
    265c:	4290      	cmp	r0, r2
    265e:	f101 010c 	add.w	r1, r1, #12
    2662:	d105      	bne.n	2670 <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    2664:	4b0f      	ldr	r3, [pc, #60]	; (26a4 <z_arm_mpu_init+0x5c>)
    2666:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
    2668:	f7ff ffb6 	bl	25d8 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    266c:	2000      	movs	r0, #0
}
    266e:	bd10      	pop	{r4, pc}
    2670:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2674:	f851 3c0c 	ldr.w	r3, [r1, #-12]
    2678:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    267c:	4313      	orrs	r3, r2
    267e:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2682:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    2686:	f851 3c04 	ldr.w	r3, [r1, #-4]
    268a:	f043 0301 	orr.w	r3, r3, #1
    268e:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    2692:	3201      	adds	r2, #1
    2694:	e7e2      	b.n	265c <z_arm_mpu_init+0x14>
		return -1;
    2696:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    269a:	e7e8      	b.n	266e <z_arm_mpu_init+0x26>
    269c:	00007384 	.word	0x00007384
    26a0:	e000ed00 	.word	0xe000ed00
    26a4:	20000684 	.word	0x20000684

000026a8 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    26a8:	4b01      	ldr	r3, [pc, #4]	; (26b0 <__stdout_hook_install+0x8>)
    26aa:	6018      	str	r0, [r3, #0]
}
    26ac:	4770      	bx	lr
    26ae:	bf00      	nop
    26b0:	20000004 	.word	0x20000004

000026b4 <z_impl_zephyr_fputc>:

int z_impl_zephyr_fputc(int c, FILE *stream)
{
	return (stream == stdout || stream == stderr) ? _stdout_hook(c) : EOF;
    26b4:	3902      	subs	r1, #2
    26b6:	2901      	cmp	r1, #1
    26b8:	d802      	bhi.n	26c0 <z_impl_zephyr_fputc+0xc>
    26ba:	4b03      	ldr	r3, [pc, #12]	; (26c8 <z_impl_zephyr_fputc+0x14>)
    26bc:	681b      	ldr	r3, [r3, #0]
    26be:	4718      	bx	r3
}
    26c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    26c4:	4770      	bx	lr
    26c6:	bf00      	nop
    26c8:	20000004 	.word	0x20000004

000026cc <printf>:

	return r;
}

int printf(const char *ZRESTRICT format, ...)
{
    26cc:	b40f      	push	{r0, r1, r2, r3}
    26ce:	b507      	push	{r0, r1, r2, lr}
    26d0:	ab04      	add	r3, sp, #16
	va_list vargs;
	int     r;

	va_start(vargs, format);
	r = cbvprintf(fputc, DESC(stdout), format, vargs);
    26d2:	2102      	movs	r1, #2
{
    26d4:	f853 2b04 	ldr.w	r2, [r3], #4
	r = cbvprintf(fputc, DESC(stdout), format, vargs);
    26d8:	4804      	ldr	r0, [pc, #16]	; (26ec <printf+0x20>)
	va_start(vargs, format);
    26da:	9301      	str	r3, [sp, #4]
	r = cbvprintf(fputc, DESC(stdout), format, vargs);
    26dc:	f7fe fcae 	bl	103c <cbvprintf>
	va_end(vargs);

	return r;
}
    26e0:	b003      	add	sp, #12
    26e2:	f85d eb04 	ldr.w	lr, [sp], #4
    26e6:	b004      	add	sp, #16
    26e8:	4770      	bx	lr
    26ea:	bf00      	nop
    26ec:	00006059 	.word	0x00006059

000026f0 <nordicsemi_nrf52_init>:
	__asm__ volatile(
    26f0:	f04f 0220 	mov.w	r2, #32
    26f4:	f3ef 8311 	mrs	r3, BASEPRI
    26f8:	f382 8812 	msr	BASEPRI_MAX, r2
    26fc:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    2700:	4a04      	ldr	r2, [pc, #16]	; (2714 <nordicsemi_nrf52_init+0x24>)
    2702:	2101      	movs	r1, #1
    2704:	f8c2 1540 	str.w	r1, [r2, #1344]	; 0x540
	__asm__ volatile(
    2708:	f383 8811 	msr	BASEPRI, r3
    270c:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    2710:	2000      	movs	r0, #0
    2712:	4770      	bx	lr
    2714:	4001e000 	.word	0x4001e000

00002718 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    2718:	b120      	cbz	r0, 2724 <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    271a:	4b03      	ldr	r3, [pc, #12]	; (2728 <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    271c:	0180      	lsls	r0, r0, #6
    271e:	f043 0301 	orr.w	r3, r3, #1
    2722:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    2724:	4770      	bx	lr
    2726:	bf00      	nop
    2728:	00007370 	.word	0x00007370

0000272c <pwr_ctrl_init>:
	const char *port;
	uint32_t pin;
};

static int pwr_ctrl_init(const struct device *dev)
{
    272c:	b538      	push	{r3, r4, r5, lr}
	const struct pwr_ctrl_cfg *cfg = dev->config;
    272e:	6844      	ldr	r4, [r0, #4]
	const struct device *gpio;

	gpio = device_get_binding(cfg->port);
    2730:	6820      	ldr	r0, [r4, #0]
		/* coverity[OVERRUN] */
		return (const struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
    2732:	f002 fa9f 	bl	4c74 <z_impl_device_get_binding>
	if (!gpio) {
    2736:	b930      	cbnz	r0, 2746 <pwr_ctrl_init+0x1a>
		printk("Could not bind device \"%s\"\n", cfg->port);
    2738:	480d      	ldr	r0, [pc, #52]	; (2770 <pwr_ctrl_init+0x44>)
    273a:	6821      	ldr	r1, [r4, #0]
    273c:	f003 fa9f 	bl	5c7e <printk>
		return -ENODEV;
    2740:	f06f 0012 	mvn.w	r0, #18
	gpio_pin_configure(gpio, cfg->pin, GPIO_OUTPUT_HIGH);

	k_sleep(K_MSEC(1)); /* Wait for the rail to come up and stabilize */

	return 0;
}
    2744:	bd38      	pop	{r3, r4, r5, pc}
	gpio_pin_configure(gpio, cfg->pin, GPIO_OUTPUT_HIGH);
    2746:	6861      	ldr	r1, [r4, #4]
{
	const struct gpio_driver_api *api =
		(const struct gpio_driver_api *)port->api;
	const struct gpio_driver_config *const cfg =
		(const struct gpio_driver_config *)port->config;
	struct gpio_driver_data *data =
    2748:	6904      	ldr	r4, [r0, #16]
	const struct gpio_driver_api *api =
    274a:	6885      	ldr	r5, [r0, #8]
		 "Unsupported pin");

	if ((flags & GPIO_ACTIVE_LOW) != 0) {
		data->invert |= (gpio_port_pins_t)BIT(pin);
	} else {
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    274c:	b2c9      	uxtb	r1, r1
    274e:	2301      	movs	r3, #1
    2750:	fa03 f201 	lsl.w	r2, r3, r1
    2754:	6823      	ldr	r3, [r4, #0]
    2756:	ea23 0302 	bic.w	r3, r3, r2
    275a:	6023      	str	r3, [r4, #0]
	}

	return api->pin_configure(port, pin, flags);
    275c:	f44f 6220 	mov.w	r2, #2560	; 0xa00
    2760:	682b      	ldr	r3, [r5, #0]
    2762:	4798      	blx	r3
	return z_impl_k_sleep(timeout);
    2764:	2021      	movs	r0, #33	; 0x21
    2766:	2100      	movs	r1, #0
    2768:	f003 f86c 	bl	5844 <z_impl_k_sleep>
	return 0;
    276c:	2000      	movs	r0, #0
    276e:	e7e9      	b.n	2744 <pwr_ctrl_init+0x18>
    2770:	00007622 	.word	0x00007622

00002774 <onoff_stop>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    2774:	4b08      	ldr	r3, [pc, #32]	; (2798 <onoff_stop+0x24>)
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    2776:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    2778:	1ac3      	subs	r3, r0, r3
{
    277a:	460d      	mov	r5, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    277c:	4907      	ldr	r1, [pc, #28]	; (279c <onoff_stop+0x28>)
	size_t offset = (size_t)(mgr - data->mgr);
    277e:	109b      	asrs	r3, r3, #2
{
    2780:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    2782:	4359      	muls	r1, r3
    2784:	4806      	ldr	r0, [pc, #24]	; (27a0 <onoff_stop+0x2c>)
    2786:	2240      	movs	r2, #64	; 0x40
    2788:	f003 fca2 	bl	60d0 <stop>
	notify(mgr, res);
    278c:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    278e:	4601      	mov	r1, r0
	notify(mgr, res);
    2790:	4620      	mov	r0, r4
}
    2792:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    2796:	4718      	bx	r3
    2798:	200004a0 	.word	0x200004a0
    279c:	b6db6db7 	.word	0xb6db6db7
    27a0:	00007068 	.word	0x00007068

000027a4 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    27a4:	b573      	push	{r0, r1, r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    27a6:	4c0c      	ldr	r4, [pc, #48]	; (27d8 <onoff_start+0x34>)
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    27a8:	4a0c      	ldr	r2, [pc, #48]	; (27dc <onoff_start+0x38>)
    27aa:	2340      	movs	r3, #64	; 0x40
	size_t offset = (size_t)(mgr - data->mgr);
    27ac:	1b04      	subs	r4, r0, r4
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    27ae:	9300      	str	r3, [sp, #0]
{
    27b0:	460d      	mov	r5, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    27b2:	460b      	mov	r3, r1
    27b4:	490a      	ldr	r1, [pc, #40]	; (27e0 <onoff_start+0x3c>)
	size_t offset = (size_t)(mgr - data->mgr);
    27b6:	10a4      	asrs	r4, r4, #2
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    27b8:	4361      	muls	r1, r4
{
    27ba:	4606      	mov	r6, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    27bc:	4809      	ldr	r0, [pc, #36]	; (27e4 <onoff_start+0x40>)
    27be:	f003 fcb3 	bl	6128 <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    27c2:	1e01      	subs	r1, r0, #0
    27c4:	da05      	bge.n	27d2 <onoff_start+0x2e>
		notify(mgr, err);
    27c6:	4630      	mov	r0, r6
    27c8:	462b      	mov	r3, r5
	}
}
    27ca:	b002      	add	sp, #8
    27cc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		notify(mgr, err);
    27d0:	4718      	bx	r3
}
    27d2:	b002      	add	sp, #8
    27d4:	bd70      	pop	{r4, r5, r6, pc}
    27d6:	bf00      	nop
    27d8:	200004a0 	.word	0x200004a0
    27dc:	00006199 	.word	0x00006199
    27e0:	b6db6db7 	.word	0xb6db6db7
    27e4:	00007068 	.word	0x00007068

000027e8 <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    27e8:	2200      	movs	r2, #0
{
    27ea:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    27ec:	2101      	movs	r1, #1
{
    27ee:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    27f0:	4610      	mov	r0, r2
    27f2:	f7ff fc59 	bl	20a8 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    27f6:	2000      	movs	r0, #0
    27f8:	f7ff fc24 	bl	2044 <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    27fc:	480f      	ldr	r0, [pc, #60]	; (283c <clk_init+0x54>)
    27fe:	f001 fa7d 	bl	3cfc <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    2802:	4b0f      	ldr	r3, [pc, #60]	; (2840 <clk_init+0x58>)
    2804:	4298      	cmp	r0, r3
    2806:	d115      	bne.n	2834 <clk_init+0x4c>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    2808:	f004 f9b0 	bl	6b6c <nrfx_clock_enable>
	struct nrf_clock_control_data *data = dev->data;
    280c:	6926      	ldr	r6, [r4, #16]
	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);

		err = onoff_manager_init(get_onoff_manager(dev, i),
    280e:	490d      	ldr	r1, [pc, #52]	; (2844 <clk_init+0x5c>)
    2810:	4630      	mov	r0, r6
    2812:	f003 fa90 	bl	5d36 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    2816:	2800      	cmp	r0, #0
    2818:	db0b      	blt.n	2832 <clk_init+0x4a>
	struct nrf_clock_control_data *data = dev->data;
    281a:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    281c:	4909      	ldr	r1, [pc, #36]	; (2844 <clk_init+0x5c>)
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    281e:	2501      	movs	r5, #1
    2820:	6435      	str	r5, [r6, #64]	; 0x40
		err = onoff_manager_init(get_onoff_manager(dev, i),
    2822:	f104 001c 	add.w	r0, r4, #28
    2826:	f003 fa86 	bl	5d36 <onoff_manager_init>
		if (err < 0) {
    282a:	2800      	cmp	r0, #0
    282c:	db01      	blt.n	2832 <clk_init+0x4a>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    282e:	64e5      	str	r5, [r4, #76]	; 0x4c
	}

	return 0;
    2830:	2000      	movs	r0, #0
}
    2832:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    2834:	f06f 0004 	mvn.w	r0, #4
    2838:	e7fb      	b.n	2832 <clk_init+0x4a>
    283a:	bf00      	nop
    283c:	0000287d 	.word	0x0000287d
    2840:	0bad0000 	.word	0x0bad0000
    2844:	000073dc 	.word	0x000073dc

00002848 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    2848:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    284a:	230c      	movs	r3, #12
    284c:	4809      	ldr	r0, [pc, #36]	; (2874 <clkstarted_handle.constprop.0+0x2c>)
    284e:	434b      	muls	r3, r1
static void clkstarted_handle(const struct device *dev,
    2850:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    2852:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    2854:	e9d4 560e 	ldrd	r5, r6, [r4, #56]	; 0x38
	sub_data->cb = NULL;
    2858:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    285a:	3340      	adds	r3, #64	; 0x40
	sub_data->cb = NULL;
    285c:	63a2      	str	r2, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    285e:	4418      	add	r0, r3
    2860:	f003 fc23 	bl	60aa <set_on_state>
	if (callback) {
    2864:	b12d      	cbz	r5, 2872 <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    2866:	4632      	mov	r2, r6
    2868:	462b      	mov	r3, r5
    286a:	4803      	ldr	r0, [pc, #12]	; (2878 <clkstarted_handle.constprop.0+0x30>)
}
    286c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    2870:	4718      	bx	r3
}
    2872:	bd70      	pop	{r4, r5, r6, pc}
    2874:	200004a0 	.word	0x200004a0
    2878:	00007068 	.word	0x00007068

0000287c <clock_event_handler>:
	switch (event) {
    287c:	b110      	cbz	r0, 2884 <clock_event_handler+0x8>
    287e:	2801      	cmp	r0, #1
    2880:	d004      	beq.n	288c <clock_event_handler+0x10>
    2882:	4770      	bx	lr
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    2884:	4b03      	ldr	r3, [pc, #12]	; (2894 <clock_event_handler+0x18>)
    2886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    2888:	075b      	lsls	r3, r3, #29
    288a:	d101      	bne.n	2890 <clock_event_handler+0x14>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    288c:	f7ff bfdc 	b.w	2848 <clkstarted_handle.constprop.0>
}
    2890:	4770      	bx	lr
    2892:	bf00      	nop
    2894:	200004a0 	.word	0x200004a0

00002898 <generic_hfclk_start>:
{
    2898:	b508      	push	{r3, lr}
	__asm__ volatile(
    289a:	f04f 0320 	mov.w	r3, #32
    289e:	f3ef 8111 	mrs	r1, BASEPRI
    28a2:	f383 8812 	msr	BASEPRI_MAX, r3
    28a6:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    28aa:	4a12      	ldr	r2, [pc, #72]	; (28f4 <generic_hfclk_start+0x5c>)
    28ac:	6813      	ldr	r3, [r2, #0]
    28ae:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    28b2:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    28b6:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    28b8:	d00c      	beq.n	28d4 <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    28ba:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    28be:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    28c2:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    28c6:	f013 0301 	ands.w	r3, r3, #1
    28ca:	d003      	beq.n	28d4 <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    28cc:	480a      	ldr	r0, [pc, #40]	; (28f8 <generic_hfclk_start+0x60>)
    28ce:	f003 fbec 	bl	60aa <set_on_state>
			already_started = true;
    28d2:	2301      	movs	r3, #1
	__asm__ volatile(
    28d4:	f381 8811 	msr	BASEPRI, r1
    28d8:	f3bf 8f6f 	isb	sy
	if (already_started) {
    28dc:	b123      	cbz	r3, 28e8 <generic_hfclk_start+0x50>
}
    28de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    28e2:	2000      	movs	r0, #0
    28e4:	f7ff bfb0 	b.w	2848 <clkstarted_handle.constprop.0>
}
    28e8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    28ec:	2001      	movs	r0, #1
    28ee:	f001 ba15 	b.w	3d1c <nrfx_clock_start>
    28f2:	bf00      	nop
    28f4:	200004f0 	.word	0x200004f0
    28f8:	200004e0 	.word	0x200004e0

000028fc <api_blocking_start>:
{
    28fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    28fe:	2200      	movs	r2, #0
    2900:	2301      	movs	r3, #1
    2902:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    2906:	4a09      	ldr	r2, [pc, #36]	; (292c <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    2908:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    290c:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    290e:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    2912:	f003 fc3a 	bl	618a <api_start>
	if (err < 0) {
    2916:	2800      	cmp	r0, #0
    2918:	db05      	blt.n	2926 <api_blocking_start+0x2a>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke3(*(uintptr_t *)&sem, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    291a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    291e:	2300      	movs	r3, #0
    2920:	4668      	mov	r0, sp
    2922:	f002 fb8b 	bl	503c <z_impl_k_sem_take>
}
    2926:	b005      	add	sp, #20
    2928:	f85d fb04 	ldr.w	pc, [sp], #4
    292c:	000061b1 	.word	0x000061b1

00002930 <lfclk_start>:
{
    2930:	b510      	push	{r4, lr}
	if (!once) {
    2932:	4c07      	ldr	r4, [pc, #28]	; (2950 <lfclk_start+0x20>)
    2934:	7823      	ldrb	r3, [r4, #0]
    2936:	b92b      	cbnz	r3, 2944 <lfclk_start+0x14>
	z_impl_k_busy_wait(usec_to_wait);
    2938:	f44f 70a5 	mov.w	r0, #330	; 0x14a
    293c:	f004 fb3e 	bl	6fbc <z_impl_k_busy_wait>
		once = true;
    2940:	2301      	movs	r3, #1
    2942:	7023      	strb	r3, [r4, #0]
}
    2944:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    2948:	2000      	movs	r0, #0
    294a:	f001 b9e7 	b.w	3d1c <nrfx_clock_start>
    294e:	bf00      	nop
    2950:	20000685 	.word	0x20000685

00002954 <generic_hfclk_stop>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2954:	4b09      	ldr	r3, [pc, #36]	; (297c <generic_hfclk_stop+0x28>)
    2956:	f3bf 8f5b 	dmb	ish
    295a:	e853 2f00 	ldrex	r2, [r3]
    295e:	f022 0102 	bic.w	r1, r2, #2
    2962:	e843 1000 	strex	r0, r1, [r3]
    2966:	2800      	cmp	r0, #0
    2968:	d1f7      	bne.n	295a <generic_hfclk_stop+0x6>
    296a:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    296e:	07d3      	lsls	r3, r2, #31
    2970:	d402      	bmi.n	2978 <generic_hfclk_stop+0x24>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    2972:	2001      	movs	r0, #1
    2974:	f001 ba1a 	b.w	3dac <nrfx_clock_stop>
}
    2978:	4770      	bx	lr
    297a:	bf00      	nop
    297c:	200004f0 	.word	0x200004f0

00002980 <z_nrf_clock_control_lf_on>:
{
    2980:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    2984:	4939      	ldr	r1, [pc, #228]	; (2a6c <z_nrf_clock_control_lf_on+0xec>)
    2986:	f3bf 8f5b 	dmb	ish
    298a:	4607      	mov	r7, r0
    298c:	2201      	movs	r2, #1
    298e:	e851 3f00 	ldrex	r3, [r1]
    2992:	e841 2000 	strex	r0, r2, [r1]
    2996:	2800      	cmp	r0, #0
    2998:	d1f9      	bne.n	298e <z_nrf_clock_control_lf_on+0xe>
    299a:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    299e:	b933      	cbnz	r3, 29ae <z_nrf_clock_control_lf_on+0x2e>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    29a0:	4933      	ldr	r1, [pc, #204]	; (2a70 <z_nrf_clock_control_lf_on+0xf0>)
		err = onoff_request(mgr, &cli);
    29a2:	4834      	ldr	r0, [pc, #208]	; (2a74 <z_nrf_clock_control_lf_on+0xf4>)
    29a4:	604b      	str	r3, [r1, #4]
    29a6:	60cb      	str	r3, [r1, #12]
    29a8:	608a      	str	r2, [r1, #8]
    29aa:	f003 f9d7 	bl	5d5c <onoff_request>
	switch (start_mode) {
    29ae:	1e7b      	subs	r3, r7, #1
    29b0:	2b01      	cmp	r3, #1
    29b2:	d82f      	bhi.n	2a14 <z_nrf_clock_control_lf_on+0x94>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    29b4:	2f01      	cmp	r7, #1
    29b6:	d107      	bne.n	29c8 <z_nrf_clock_control_lf_on+0x48>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    29b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    29bc:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    29c0:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    29c4:	2b01      	cmp	r3, #1
    29c6:	d025      	beq.n	2a14 <z_nrf_clock_control_lf_on+0x94>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    29c8:	f004 f9a4 	bl	6d14 <k_is_in_isr>
    29cc:	4604      	mov	r4, r0
    29ce:	b918      	cbnz	r0, 29d8 <z_nrf_clock_control_lf_on+0x58>
 */
static inline bool k_is_pre_kernel(void)
{
	extern bool z_sys_post_kernel; /* in init.c */

	return !z_sys_post_kernel;
    29d0:	4b29      	ldr	r3, [pc, #164]	; (2a78 <z_nrf_clock_control_lf_on+0xf8>)
	int key = isr_mode ? irq_lock() : 0;
    29d2:	781b      	ldrb	r3, [r3, #0]
    29d4:	2b00      	cmp	r3, #0
    29d6:	d141      	bne.n	2a5c <z_nrf_clock_control_lf_on+0xdc>
	__asm__ volatile(
    29d8:	f04f 0320 	mov.w	r3, #32
    29dc:	f3ef 8611 	mrs	r6, BASEPRI
    29e0:	f383 8812 	msr	BASEPRI_MAX, r3
    29e4:	f3bf 8f6f 	isb	sy
    29e8:	2401      	movs	r4, #1
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    29ea:	f8df 8090 	ldr.w	r8, [pc, #144]	; 2a7c <z_nrf_clock_control_lf_on+0xfc>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    29ee:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
    29f2:	f8d5 3418 	ldr.w	r3, [r5, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    29f6:	f8d5 2418 	ldr.w	r2, [r5, #1048]	; 0x418
    29fa:	03d2      	lsls	r2, r2, #15
    29fc:	d50c      	bpl.n	2a18 <z_nrf_clock_control_lf_on+0x98>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    29fe:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    2a02:	2b01      	cmp	r3, #1
    2a04:	d001      	beq.n	2a0a <z_nrf_clock_control_lf_on+0x8a>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    2a06:	2f01      	cmp	r7, #1
    2a08:	d106      	bne.n	2a18 <z_nrf_clock_control_lf_on+0x98>
	if (isr_mode) {
    2a0a:	b30c      	cbz	r4, 2a50 <z_nrf_clock_control_lf_on+0xd0>
	__asm__ volatile(
    2a0c:	f386 8811 	msr	BASEPRI, r6
    2a10:	f3bf 8f6f 	isb	sy
}
    2a14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    2a18:	b1ac      	cbz	r4, 2a46 <z_nrf_clock_control_lf_on+0xc6>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    2a1a:	4630      	mov	r0, r6
    2a1c:	f7ff fb08 	bl	2030 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    2a20:	f8d5 3518 	ldr.w	r3, [r5, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    2a24:	2b00      	cmp	r3, #0
    2a26:	d1e4      	bne.n	29f2 <z_nrf_clock_control_lf_on+0x72>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2a28:	f8d5 2104 	ldr.w	r2, [r5, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    2a2c:	2a00      	cmp	r2, #0
    2a2e:	d0e0      	beq.n	29f2 <z_nrf_clock_control_lf_on+0x72>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2a30:	f8c5 3104 	str.w	r3, [r5, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    2a34:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
    2a38:	2301      	movs	r3, #1
    2a3a:	f8c5 3518 	str.w	r3, [r5, #1304]	; 0x518
    2a3e:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2a42:	60ab      	str	r3, [r5, #8]
}
    2a44:	e7d5      	b.n	29f2 <z_nrf_clock_control_lf_on+0x72>
	return z_impl_k_sleep(timeout);
    2a46:	2100      	movs	r1, #0
    2a48:	2021      	movs	r0, #33	; 0x21
    2a4a:	f002 fefb 	bl	5844 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    2a4e:	e7e7      	b.n	2a20 <z_nrf_clock_control_lf_on+0xa0>
    p_reg->INTENSET = mask;
    2a50:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2a54:	2202      	movs	r2, #2
    2a56:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    2a5a:	e7db      	b.n	2a14 <z_nrf_clock_control_lf_on+0x94>
    p_reg->INTENCLR = mask;
    2a5c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2a60:	2202      	movs	r2, #2
    2a62:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    2a66:	4606      	mov	r6, r0
}
    2a68:	e7bf      	b.n	29ea <z_nrf_clock_control_lf_on+0x6a>
    2a6a:	bf00      	nop
    2a6c:	200004f4 	.word	0x200004f4
    2a70:	20000490 	.word	0x20000490
    2a74:	200004bc 	.word	0x200004bc
    2a78:	20000ab7 	.word	0x20000ab7
    2a7c:	e000e100 	.word	0xe000e100

00002a80 <rtt_console_init>:

	return character;
}

static int rtt_console_init(const struct device *d)
{
    2a80:	b510      	push	{r4, lr}
	ARG_UNUSED(d);

	__printk_hook_install(rtt_console_out);
    2a82:	4c04      	ldr	r4, [pc, #16]	; (2a94 <rtt_console_init+0x14>)
    2a84:	4620      	mov	r0, r4
    2a86:	f7fe f9e5 	bl	e54 <__printk_hook_install>
	__stdout_hook_install(rtt_console_out);
    2a8a:	4620      	mov	r0, r4
    2a8c:	f7ff fe0c 	bl	26a8 <__stdout_hook_install>

	return 0;
}
    2a90:	2000      	movs	r0, #0
    2a92:	bd10      	pop	{r4, pc}
    2a94:	00002a99 	.word	0x00002a99

00002a98 <rtt_console_out>:
{
    2a98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    2a9a:	4e14      	ldr	r6, [pc, #80]	; (2aec <rtt_console_out+0x54>)
	char c = (char)character;
    2a9c:	f88d 0007 	strb.w	r0, [sp, #7]
{
    2aa0:	4604      	mov	r4, r0
	char c = (char)character;
    2aa2:	2503      	movs	r5, #3
		SEGGER_RTT_LOCK();
    2aa4:	f3ef 8711 	mrs	r7, BASEPRI
    2aa8:	f04f 0120 	mov.w	r1, #32
    2aac:	f381 8811 	msr	BASEPRI, r1
		cnt = SEGGER_RTT_WriteNoLock(0, &c, 1);
    2ab0:	2201      	movs	r2, #1
    2ab2:	f10d 0107 	add.w	r1, sp, #7
    2ab6:	2000      	movs	r0, #0
    2ab8:	f002 f88c 	bl	4bd4 <SEGGER_RTT_WriteNoLock>
		SEGGER_RTT_UNLOCK();
    2abc:	f387 8811 	msr	BASEPRI, r7
		if (cnt) {
    2ac0:	b120      	cbz	r0, 2acc <rtt_console_out+0x34>
			host_present = true;
    2ac2:	2301      	movs	r3, #1
    2ac4:	7033      	strb	r3, [r6, #0]
}
    2ac6:	4620      	mov	r0, r4
    2ac8:	b003      	add	sp, #12
    2aca:	bdf0      	pop	{r4, r5, r6, r7, pc}
		} else if (host_present) {
    2acc:	7833      	ldrb	r3, [r6, #0]
    2ace:	2b00      	cmp	r3, #0
    2ad0:	d0f9      	beq.n	2ac6 <rtt_console_out+0x2e>
			if (max_cnt) {
    2ad2:	3d01      	subs	r5, #1
    2ad4:	d008      	beq.n	2ae8 <rtt_console_out+0x50>
	if (!IS_ENABLED(CONFIG_MULTITHREADING) || k_is_in_isr()) {
    2ad6:	f004 f91d 	bl	6d14 <k_is_in_isr>
    2ada:	2800      	cmp	r0, #0
    2adc:	d1e2      	bne.n	2aa4 <rtt_console_out+0xc>
    2ade:	2100      	movs	r1, #0
    2ae0:	2042      	movs	r0, #66	; 0x42
    2ae2:	f002 feaf 	bl	5844 <z_impl_k_sleep>
		SEGGER_RTT_LOCK();
    2ae6:	e7dd      	b.n	2aa4 <rtt_console_out+0xc>
				host_present = false;
    2ae8:	7035      	strb	r5, [r6, #0]
    2aea:	e7ec      	b.n	2ac6 <rtt_console_out+0x2e>
    2aec:	20000686 	.word	0x20000686

00002af0 <gpio_nrfx_pin_interrupt_configure>:

static int gpio_nrfx_pin_interrupt_configure(const struct device *port,
					     gpio_pin_t pin,
					     enum gpio_int_mode mode,
					     enum gpio_int_trig trig)
{
    2af0:	b530      	push	{r4, r5, lr}
	return port->config;
    2af2:	6840      	ldr	r0, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    2af4:	7b04      	ldrb	r4, [r0, #12]
    2af6:	f001 051f 	and.w	r5, r1, #31
	nrfx_err_t err;

	if (mode == GPIO_INT_MODE_DISABLED) {
    2afa:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    2afe:	ea45 1544 	orr.w	r5, r5, r4, lsl #5
{
    2b02:	b085      	sub	sp, #20
    2b04:	f04f 0400 	mov.w	r4, #0
	if (mode == GPIO_INT_MODE_DISABLED) {
    2b08:	d104      	bne.n	2b14 <gpio_nrfx_pin_interrupt_configure+0x24>
		nrfx_gpiote_trigger_disable(abs_pin);
    2b0a:	4628      	mov	r0, r5
    2b0c:	f001 fbec 	bl	42e8 <nrfx_gpiote_trigger_disable>
		return -EIO;
	}

	nrfx_gpiote_trigger_enable(abs_pin, true);

	return 0;
    2b10:	2000      	movs	r0, #0
    2b12:	e02e      	b.n	2b72 <gpio_nrfx_pin_interrupt_configure+0x82>
	if (mode == GPIO_INT_MODE_LEVEL) {
    2b14:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
	nrfx_gpiote_trigger_config_t trigger_config = {
    2b18:	e9cd 4402 	strd	r4, r4, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    2b1c:	d12b      	bne.n	2b76 <gpio_nrfx_pin_interrupt_configure+0x86>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    2b1e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    2b22:	bf0c      	ite	eq
    2b24:	2304      	moveq	r3, #4
    2b26:	2305      	movne	r3, #5
	nrfx_gpiote_trigger_config_t trigger_config = {
    2b28:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    2b2c:	6883      	ldr	r3, [r0, #8]
    2b2e:	fa23 f101 	lsr.w	r1, r3, r1
    2b32:	07c9      	lsls	r1, r1, #31
    2b34:	d42b      	bmi.n	2b8e <gpio_nrfx_pin_interrupt_configure+0x9e>
    2b36:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    2b3a:	d128      	bne.n	2b8e <gpio_nrfx_pin_interrupt_configure+0x9e>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    2b3c:	f005 031f 	and.w	r3, r5, #31
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    2b40:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    2b44:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    2b48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    2b4c:	07db      	lsls	r3, r3, #31
    2b4e:	d41e      	bmi.n	2b8e <gpio_nrfx_pin_interrupt_configure+0x9e>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    2b50:	f10d 0407 	add.w	r4, sp, #7
    2b54:	4621      	mov	r1, r4
    2b56:	4628      	mov	r0, r5
    2b58:	f001 fb2e 	bl	41b8 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    2b5c:	4b14      	ldr	r3, [pc, #80]	; (2bb0 <gpio_nrfx_pin_interrupt_configure+0xc0>)
    2b5e:	4298      	cmp	r0, r3
    2b60:	d114      	bne.n	2b8c <gpio_nrfx_pin_interrupt_configure+0x9c>
			err = nrfx_gpiote_channel_alloc(&ch);
    2b62:	4620      	mov	r0, r4
    2b64:	f001 fb76 	bl	4254 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    2b68:	4b12      	ldr	r3, [pc, #72]	; (2bb4 <gpio_nrfx_pin_interrupt_configure+0xc4>)
    2b6a:	4298      	cmp	r0, r3
    2b6c:	d00e      	beq.n	2b8c <gpio_nrfx_pin_interrupt_configure+0x9c>
				return -ENOMEM;
    2b6e:	f06f 000b 	mvn.w	r0, #11
}
    2b72:	b005      	add	sp, #20
    2b74:	bd30      	pop	{r4, r5, pc}
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    2b76:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
    2b7a:	d005      	beq.n	2b88 <gpio_nrfx_pin_interrupt_configure+0x98>
    2b7c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    2b80:	bf0c      	ite	eq
    2b82:	2302      	moveq	r3, #2
    2b84:	2301      	movne	r3, #1
    2b86:	e7cf      	b.n	2b28 <gpio_nrfx_pin_interrupt_configure+0x38>
    2b88:	2303      	movs	r3, #3
    2b8a:	e7cd      	b.n	2b28 <gpio_nrfx_pin_interrupt_configure+0x38>
		trigger_config.p_in_channel = &ch;
    2b8c:	9403      	str	r4, [sp, #12]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    2b8e:	2300      	movs	r3, #0
    2b90:	4619      	mov	r1, r3
    2b92:	aa02      	add	r2, sp, #8
    2b94:	4628      	mov	r0, r5
    2b96:	f001 f9e7 	bl	3f68 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    2b9a:	4b06      	ldr	r3, [pc, #24]	; (2bb4 <gpio_nrfx_pin_interrupt_configure+0xc4>)
    2b9c:	4298      	cmp	r0, r3
    2b9e:	d104      	bne.n	2baa <gpio_nrfx_pin_interrupt_configure+0xba>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    2ba0:	2101      	movs	r1, #1
    2ba2:	4628      	mov	r0, r5
    2ba4:	f001 fb5c 	bl	4260 <nrfx_gpiote_trigger_enable>
    2ba8:	e7b2      	b.n	2b10 <gpio_nrfx_pin_interrupt_configure+0x20>
		return -EIO;
    2baa:	f06f 0004 	mvn.w	r0, #4
    2bae:	e7e0      	b.n	2b72 <gpio_nrfx_pin_interrupt_configure+0x82>
    2bb0:	0bad0004 	.word	0x0bad0004
    2bb4:	0bad0000 	.word	0x0bad0000

00002bb8 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    2bb8:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    2bba:	f001 fb3b 	bl	4234 <nrfx_gpiote_is_init>
    2bbe:	4604      	mov	r4, r0
    2bc0:	b968      	cbnz	r0, 2bde <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    2bc2:	f001 fb0f 	bl	41e4 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    2bc6:	4b08      	ldr	r3, [pc, #32]	; (2be8 <gpio_nrfx_init+0x30>)
    2bc8:	4298      	cmp	r0, r3
    2bca:	d10a      	bne.n	2be2 <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    2bcc:	4807      	ldr	r0, [pc, #28]	; (2bec <gpio_nrfx_init+0x34>)
    2bce:	4621      	mov	r1, r4
    2bd0:	f001 faec 	bl	41ac <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    2bd4:	4622      	mov	r2, r4
    2bd6:	2105      	movs	r1, #5
    2bd8:	2006      	movs	r0, #6
    2bda:	f7ff fa65 	bl	20a8 <z_arm_irq_priority_set>
		return 0;
    2bde:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    2be0:	bd10      	pop	{r4, pc}
		return -EIO;
    2be2:	f06f 0004 	mvn.w	r0, #4
    2be6:	e7fb      	b.n	2be0 <gpio_nrfx_init+0x28>
    2be8:	0bad0000 	.word	0x0bad0000
    2bec:	00002bf1 	.word	0x00002bf1

00002bf0 <nrfx_gpio_handler>:
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    2bf0:	0943      	lsrs	r3, r0, #5
{
    2bf2:	b570      	push	{r4, r5, r6, lr}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    2bf4:	d110      	bne.n	2c18 <nrfx_gpio_handler+0x28>
	return list->head;
    2bf6:	4b09      	ldr	r3, [pc, #36]	; (2c1c <nrfx_gpio_handler+0x2c>)
    2bf8:	6859      	ldr	r1, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    2bfa:	b169      	cbz	r1, 2c18 <nrfx_gpio_handler+0x28>
	gpio_fire_callbacks(list, port, BIT(pin));
    2bfc:	2501      	movs	r5, #1
	return node->next;
    2bfe:	680c      	ldr	r4, [r1, #0]
		if (cb->pin_mask & pins) {
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    2c00:	4e07      	ldr	r6, [pc, #28]	; (2c20 <nrfx_gpio_handler+0x30>)
    2c02:	4085      	lsls	r5, r0
		if (cb->pin_mask & pins) {
    2c04:	688a      	ldr	r2, [r1, #8]
    2c06:	402a      	ands	r2, r5
    2c08:	d002      	beq.n	2c10 <nrfx_gpio_handler+0x20>
			cb->handler(port, cb, cb->pin_mask & pins);
    2c0a:	684b      	ldr	r3, [r1, #4]
    2c0c:	4630      	mov	r0, r6
    2c0e:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    2c10:	b114      	cbz	r4, 2c18 <nrfx_gpio_handler+0x28>
    2c12:	4621      	mov	r1, r4
    2c14:	6824      	ldr	r4, [r4, #0]
    2c16:	e7f5      	b.n	2c04 <nrfx_gpio_handler+0x14>
}
    2c18:	bd70      	pop	{r4, r5, r6, pc}
    2c1a:	bf00      	nop
    2c1c:	200004f8 	.word	0x200004f8
    2c20:	00007080 	.word	0x00007080

00002c24 <gpio_nrfx_pin_configure>:
{
    2c24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	return port->config;
    2c28:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    2c2a:	7b3b      	ldrb	r3, [r7, #12]
    2c2c:	f001 051f 	and.w	r5, r1, #31
{
    2c30:	b085      	sub	sp, #20
    2c32:	460e      	mov	r6, r1
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    2c34:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    2c38:	4614      	mov	r4, r2
    2c3a:	b9ca      	cbnz	r2, 2c70 <gpio_nrfx_pin_configure+0x4c>
	err = nrfx_gpiote_channel_get(pin, &ch);
    2c3c:	a902      	add	r1, sp, #8
    2c3e:	4628      	mov	r0, r5
    2c40:	f001 faba 	bl	41b8 <nrfx_gpiote_channel_get>
    2c44:	4604      	mov	r4, r0
	err = nrfx_gpiote_pin_uninit(pin);
    2c46:	4628      	mov	r0, r5
    2c48:	f001 fb76 	bl	4338 <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    2c4c:	4b48      	ldr	r3, [pc, #288]	; (2d70 <gpio_nrfx_pin_configure+0x14c>)
    2c4e:	4298      	cmp	r0, r3
    2c50:	d004      	beq.n	2c5c <gpio_nrfx_pin_configure+0x38>
		return -EIO;
    2c52:	f06f 0004 	mvn.w	r0, #4
}
    2c56:	b005      	add	sp, #20
    2c58:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (free_ch) {
    2c5c:	4284      	cmp	r4, r0
    2c5e:	d105      	bne.n	2c6c <gpio_nrfx_pin_configure+0x48>
		err = nrfx_gpiote_channel_free(ch);
    2c60:	f89d 0008 	ldrb.w	r0, [sp, #8]
    2c64:	f001 faf0 	bl	4248 <nrfx_gpiote_channel_free>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    2c68:	42a0      	cmp	r0, r4
    2c6a:	d1f2      	bne.n	2c52 <gpio_nrfx_pin_configure+0x2e>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    2c6c:	2000      	movs	r0, #0
    2c6e:	e7f2      	b.n	2c56 <gpio_nrfx_pin_configure+0x32>
	nrfx_gpiote_trigger_config_t trigger_config = {
    2c70:	f04f 0900 	mov.w	r9, #0
	err = nrfx_gpiote_channel_get(pin, &ch);
    2c74:	f10d 0103 	add.w	r1, sp, #3
    2c78:	4630      	mov	r0, r6
	nrfx_gpiote_trigger_config_t trigger_config = {
    2c7a:	e9cd 9902 	strd	r9, r9, [sp, #8]
	err = nrfx_gpiote_channel_get(pin, &ch);
    2c7e:	f001 fa9b 	bl	41b8 <nrfx_gpiote_channel_get>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    2c82:	464b      	mov	r3, r9
	err = nrfx_gpiote_channel_get(pin, &ch);
    2c84:	4680      	mov	r8, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    2c86:	aa02      	add	r2, sp, #8
    2c88:	4649      	mov	r1, r9
    2c8a:	4628      	mov	r0, r5
    2c8c:	f001 f96c 	bl	3f68 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    2c90:	4b37      	ldr	r3, [pc, #220]	; (2d70 <gpio_nrfx_pin_configure+0x14c>)
    2c92:	4298      	cmp	r0, r3
    2c94:	d002      	beq.n	2c9c <gpio_nrfx_pin_configure+0x78>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    2c96:	f06f 0015 	mvn.w	r0, #21
    2c9a:	e7dc      	b.n	2c56 <gpio_nrfx_pin_configure+0x32>
	if (free_ch) {
    2c9c:	4580      	cmp	r8, r0
    2c9e:	d103      	bne.n	2ca8 <gpio_nrfx_pin_configure+0x84>
		err = nrfx_gpiote_channel_free(ch);
    2ca0:	f89d 0003 	ldrb.w	r0, [sp, #3]
    2ca4:	f001 fad0 	bl	4248 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    2ca8:	05a3      	lsls	r3, r4, #22
    2caa:	d54e      	bpl.n	2d4a <gpio_nrfx_pin_configure+0x126>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    2cac:	4b31      	ldr	r3, [pc, #196]	; (2d74 <gpio_nrfx_pin_configure+0x150>)
    2cae:	4a32      	ldr	r2, [pc, #200]	; (2d78 <gpio_nrfx_pin_configure+0x154>)
    2cb0:	4023      	ands	r3, r4
    2cb2:	4293      	cmp	r3, r2
    2cb4:	d03a      	beq.n	2d2c <gpio_nrfx_pin_configure+0x108>
    2cb6:	d80c      	bhi.n	2cd2 <gpio_nrfx_pin_configure+0xae>
    2cb8:	2b06      	cmp	r3, #6
    2cba:	d014      	beq.n	2ce6 <gpio_nrfx_pin_configure+0xc2>
    2cbc:	d804      	bhi.n	2cc8 <gpio_nrfx_pin_configure+0xa4>
    2cbe:	b193      	cbz	r3, 2ce6 <gpio_nrfx_pin_configure+0xc2>
    2cc0:	2b02      	cmp	r3, #2
    2cc2:	d1e8      	bne.n	2c96 <gpio_nrfx_pin_configure+0x72>
    2cc4:	2304      	movs	r3, #4
    2cc6:	e00e      	b.n	2ce6 <gpio_nrfx_pin_configure+0xc2>
    2cc8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    2ccc:	d1e3      	bne.n	2c96 <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_H0S1;
    2cce:	2301      	movs	r3, #1
    2cd0:	e009      	b.n	2ce6 <gpio_nrfx_pin_configure+0xc2>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    2cd2:	4a2a      	ldr	r2, [pc, #168]	; (2d7c <gpio_nrfx_pin_configure+0x158>)
    2cd4:	4293      	cmp	r3, r2
    2cd6:	d02b      	beq.n	2d30 <gpio_nrfx_pin_configure+0x10c>
    2cd8:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
    2cdc:	d02a      	beq.n	2d34 <gpio_nrfx_pin_configure+0x110>
    2cde:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    2ce2:	d1d8      	bne.n	2c96 <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_S0H1;
    2ce4:	2302      	movs	r3, #2
		nrfx_gpiote_output_config_t output_config = {
    2ce6:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    2cea:	f484 7380 	eor.w	r3, r4, #256	; 0x100
    2cee:	f3c3 2300 	ubfx	r3, r3, #8, #1
	if (flags & GPIO_PULL_UP) {
    2cf2:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    2cf4:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLDOWN;
    2cf8:	bf54      	ite	pl
    2cfa:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    2cfe:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    2d00:	0521      	lsls	r1, r4, #20
		nrfx_gpiote_output_config_t output_config = {
    2d02:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    2d06:	d517      	bpl.n	2d38 <gpio_nrfx_pin_configure+0x114>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    2d08:	687b      	ldr	r3, [r7, #4]
    2d0a:	2101      	movs	r1, #1
    2d0c:	fa01 f606 	lsl.w	r6, r1, r6
    p_reg->OUTSET = set_mask;
    2d10:	f8c3 6508 	str.w	r6, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    2d14:	2200      	movs	r2, #0
    2d16:	a901      	add	r1, sp, #4
    2d18:	4628      	mov	r0, r5
    2d1a:	f001 f9cf 	bl	40bc <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    2d1e:	4b14      	ldr	r3, [pc, #80]	; (2d70 <gpio_nrfx_pin_configure+0x14c>)
    2d20:	4298      	cmp	r0, r3
    2d22:	bf14      	ite	ne
    2d24:	f06f 0015 	mvnne.w	r0, #21
    2d28:	2000      	moveq	r0, #0
    2d2a:	e794      	b.n	2c56 <gpio_nrfx_pin_configure+0x32>
		*drive = NRF_GPIO_PIN_H0D1;
    2d2c:	2307      	movs	r3, #7
    2d2e:	e7da      	b.n	2ce6 <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_D0H1;
    2d30:	2305      	movs	r3, #5
    2d32:	e7d8      	b.n	2ce6 <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_H0H1;
    2d34:	2303      	movs	r3, #3
    2d36:	e7d6      	b.n	2ce6 <gpio_nrfx_pin_configure+0xc2>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    2d38:	0562      	lsls	r2, r4, #21
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    2d3a:	bf41      	itttt	mi
    2d3c:	687b      	ldrmi	r3, [r7, #4]
    2d3e:	2101      	movmi	r1, #1
    2d40:	fa01 f606 	lslmi.w	r6, r1, r6
    p_reg->OUTCLR = clr_mask;
    2d44:	f8c3 650c 	strmi.w	r6, [r3, #1292]	; 0x50c
}
    2d48:	e7e4      	b.n	2d14 <gpio_nrfx_pin_configure+0xf0>
	if (flags & GPIO_PULL_UP) {
    2d4a:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    2d4c:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
    2d50:	bf54      	ite	pl
    2d52:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
    2d56:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    2d58:	461a      	mov	r2, r3
    2d5a:	a901      	add	r1, sp, #4
    2d5c:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    2d5e:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    2d62:	f001 f901 	bl	3f68 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    2d66:	4b02      	ldr	r3, [pc, #8]	; (2d70 <gpio_nrfx_pin_configure+0x14c>)
    2d68:	4298      	cmp	r0, r3
    2d6a:	f43f af7f 	beq.w	2c6c <gpio_nrfx_pin_configure+0x48>
    2d6e:	e792      	b.n	2c96 <gpio_nrfx_pin_configure+0x72>
    2d70:	0bad0000 	.word	0x0bad0000
    2d74:	00f00006 	.word	0x00f00006
    2d78:	00100006 	.word	0x00100006
    2d7c:	00400002 	.word	0x00400002

00002d80 <i2c_nrfx_twim_recover_bus>:

	return 0;
}

static int i2c_nrfx_twim_recover_bus(const struct device *dev)
{
    2d80:	b508      	push	{r3, lr}
	struct i2c_nrfx_twim_data *dev_data = dev->data;
    2d82:	6903      	ldr	r3, [r0, #16]
NRFX_STATIC_INLINE nrfx_err_t nrfx_twim_bus_recover(uint32_t scl_pin, uint32_t sda_pin);

#ifndef NRFX_DECLARE_ONLY
NRFX_STATIC_INLINE nrfx_err_t nrfx_twim_bus_recover(uint32_t scl_pin, uint32_t sda_pin)
{
    return nrfx_twi_twim_bus_recover(scl_pin, sda_pin);
    2d84:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
    2d88:	f001 fea6 	bl	4ad8 <nrfx_twi_twim_bus_recover>

	nrfx_err_t err = nrfx_twim_bus_recover(dev_data->twim_config.scl,
					       dev_data->twim_config.sda);

	return (err == NRFX_SUCCESS ? 0 : -EBUSY);
    2d8c:	4b03      	ldr	r3, [pc, #12]	; (2d9c <i2c_nrfx_twim_recover_bus+0x1c>)
    2d8e:	4298      	cmp	r0, r3
}
    2d90:	bf14      	ite	ne
    2d92:	f06f 000f 	mvnne.w	r0, #15
    2d96:	2000      	moveq	r0, #0
    2d98:	bd08      	pop	{r3, pc}
    2d9a:	bf00      	nop
    2d9c:	0bad0000 	.word	0x0bad0000

00002da0 <init_twim>:
{
    2da0:	b510      	push	{r4, lr}
	struct i2c_nrfx_twim_data *dev_data = dev->data;
    2da2:	6904      	ldr	r4, [r0, #16]
	nrfx_err_t result = nrfx_twim_init(&dev_config->twim,
    2da4:	4a08      	ldr	r2, [pc, #32]	; (2dc8 <init_twim+0x28>)
    2da6:	6840      	ldr	r0, [r0, #4]
    2da8:	4623      	mov	r3, r4
    2daa:	f104 0120 	add.w	r1, r4, #32
    2dae:	f001 fc51 	bl	4654 <nrfx_twim_init>
	if (result != NRFX_SUCCESS) {
    2db2:	4b06      	ldr	r3, [pc, #24]	; (2dcc <init_twim+0x2c>)
    2db4:	4298      	cmp	r0, r3
	dev_data->twim_initialized = true;
    2db6:	bf03      	ittte	eq
    2db8:	2301      	moveq	r3, #1
    2dba:	f884 3030 	strbeq.w	r3, [r4, #48]	; 0x30
	return 0;
    2dbe:	2000      	moveq	r0, #0
		return -EIO;
    2dc0:	f06f 0004 	mvnne.w	r0, #4
}
    2dc4:	bd10      	pop	{r4, pc}
    2dc6:	bf00      	nop
    2dc8:	00002dd1 	.word	0x00002dd1
    2dcc:	0bad0000 	.word	0x0bad0000

00002dd0 <event_handler>:
	switch (p_event->type) {
    2dd0:	7803      	ldrb	r3, [r0, #0]
    2dd2:	2b01      	cmp	r3, #1
    2dd4:	d008      	beq.n	2de8 <event_handler+0x18>
    2dd6:	2b02      	cmp	r3, #2
    2dd8:	d008      	beq.n	2dec <event_handler+0x1c>
    2dda:	b94b      	cbnz	r3, 2df0 <event_handler+0x20>
		dev_data->res = NRFX_SUCCESS;
    2ddc:	4b05      	ldr	r3, [pc, #20]	; (2df4 <event_handler+0x24>)
		dev_data->res = NRFX_ERROR_INTERNAL;
    2dde:	634b      	str	r3, [r1, #52]	; 0x34
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    2de0:	f101 0010 	add.w	r0, r1, #16
    2de4:	f002 b90a 	b.w	4ffc <z_impl_k_sem_give>
		dev_data->res = NRFX_ERROR_DRV_TWI_ERR_ANACK;
    2de8:	4b03      	ldr	r3, [pc, #12]	; (2df8 <event_handler+0x28>)
    2dea:	e7f8      	b.n	2dde <event_handler+0xe>
		dev_data->res = NRFX_ERROR_DRV_TWI_ERR_DNACK;
    2dec:	4b03      	ldr	r3, [pc, #12]	; (2dfc <event_handler+0x2c>)
    2dee:	e7f6      	b.n	2dde <event_handler+0xe>
		dev_data->res = NRFX_ERROR_INTERNAL;
    2df0:	4b03      	ldr	r3, [pc, #12]	; (2e00 <event_handler+0x30>)
    2df2:	e7f4      	b.n	2dde <event_handler+0xe>
    2df4:	0bad0000 	.word	0x0bad0000
    2df8:	0bae0001 	.word	0x0bae0001
    2dfc:	0bae0002 	.word	0x0bae0002
    2e00:	0bad0001 	.word	0x0bad0001

00002e04 <i2c_nrfx_twim_transfer>:
{
    2e04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	const struct i2c_nrfx_twim_config *dev_config = dev->config;
    2e08:	6847      	ldr	r7, [r0, #4]
	struct i2c_nrfx_twim_data *dev_data = dev->data;
    2e0a:	6906      	ldr	r6, [r0, #16]
{
    2e0c:	b089      	sub	sp, #36	; 0x24
    2e0e:	4698      	mov	r8, r3
    2e10:	4605      	mov	r5, r0
	uint16_t concat_buf_size = dev_config->concat_buf_size;
    2e12:	893b      	ldrh	r3, [r7, #8]
    2e14:	9300      	str	r3, [sp, #0]
{
    2e16:	460c      	mov	r4, r1
    2e18:	4693      	mov	fp, r2
	nrfx_twim_xfer_desc_t cur_xfer = {
    2e1a:	2100      	movs	r1, #0
    2e1c:	2214      	movs	r2, #20
    2e1e:	a803      	add	r0, sp, #12
	uint8_t *msg_buf = dev_data->msg_buf;
    2e20:	f8d6 9038 	ldr.w	r9, [r6, #56]	; 0x38
	nrfx_twim_xfer_desc_t cur_xfer = {
    2e24:	f003 f90c 	bl	6040 <memset>
	if (!dev_data->twim_initialized && init_twim(dev) < 0) {
    2e28:	f896 3030 	ldrb.w	r3, [r6, #48]	; 0x30
	nrfx_twim_xfer_desc_t cur_xfer = {
    2e2c:	f88d 800d 	strb.w	r8, [sp, #13]
	if (!dev_data->twim_initialized && init_twim(dev) < 0) {
    2e30:	b1bb      	cbz	r3, 2e62 <i2c_nrfx_twim_transfer+0x5e>
	return z_impl_k_sem_take(sem, timeout);
    2e32:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    2e36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    2e3a:	4630      	mov	r0, r6
    2e3c:	f002 f8fe 	bl	503c <z_impl_k_sem_take>
	k_sem_take(&dev_data->completion_sync, K_NO_WAIT);
    2e40:	f106 0a10 	add.w	sl, r6, #16
    2e44:	2200      	movs	r2, #0
    2e46:	2300      	movs	r3, #0
    2e48:	4650      	mov	r0, sl
    2e4a:	f002 f8f7 	bl	503c <z_impl_k_sem_take>
	nrfx_twim_enable(&dev_config->twim);
    2e4e:	4638      	mov	r0, r7
    2e50:	f001 fc50 	bl	46f4 <nrfx_twim_enable>
	for (size_t i = 0; i < num_msgs; i++) {
    2e54:	f04f 0800 	mov.w	r8, #0
	uint16_t msg_buf_used = 0;
    2e58:	4645      	mov	r5, r8
	for (size_t i = 0; i < num_msgs; i++) {
    2e5a:	45d8      	cmp	r8, fp
    2e5c:	d309      	bcc.n	2e72 <i2c_nrfx_twim_transfer+0x6e>
    2e5e:	2400      	movs	r4, #0
    2e60:	e051      	b.n	2f06 <i2c_nrfx_twim_transfer+0x102>
	if (!dev_data->twim_initialized && init_twim(dev) < 0) {
    2e62:	4628      	mov	r0, r5
    2e64:	f7ff ff9c 	bl	2da0 <init_twim>
    2e68:	2800      	cmp	r0, #0
    2e6a:	dae2      	bge.n	2e32 <i2c_nrfx_twim_transfer+0x2e>
		return -EIO;
    2e6c:	f06f 0404 	mvn.w	r4, #4
    2e70:	e04f      	b.n	2f12 <i2c_nrfx_twim_transfer+0x10e>
		if (I2C_MSG_ADDR_10_BITS & msgs[i].flags) {
    2e72:	7a21      	ldrb	r1, [r4, #8]
    2e74:	070a      	lsls	r2, r1, #28
    2e76:	f100 808f 	bmi.w	2f98 <i2c_nrfx_twim_transfer+0x194>
		bool concat_next = ((i + 1) < num_msgs)
    2e7a:	f108 0801 	add.w	r8, r8, #1
				&& ((msgs[i].flags & I2C_MSG_READ)
    2e7e:	45d8      	cmp	r8, fp
    2e80:	6862      	ldr	r2, [r4, #4]
    2e82:	d20a      	bcs.n	2e9a <i2c_nrfx_twim_transfer+0x96>
				&& !(msgs[i].flags & I2C_MSG_STOP)
    2e84:	078b      	lsls	r3, r1, #30
    2e86:	d408      	bmi.n	2e9a <i2c_nrfx_twim_transfer+0x96>
				&& !(msgs[i + 1].flags & I2C_MSG_RESTART)
    2e88:	7d23      	ldrb	r3, [r4, #20]
				    == (msgs[i + 1].flags & I2C_MSG_READ));
    2e8a:	ea81 0003 	eor.w	r0, r1, r3
				&& ((msgs[i].flags & I2C_MSG_READ)
    2e8e:	f000 0001 	and.w	r0, r0, #1
    2e92:	f003 0304 	and.w	r3, r3, #4
    2e96:	4303      	orrs	r3, r0
    2e98:	d016      	beq.n	2ec8 <i2c_nrfx_twim_transfer+0xc4>
		if (concat_next || (msg_buf_used != 0)) {
    2e9a:	b1bd      	cbz	r5, 2ecc <i2c_nrfx_twim_transfer+0xc8>
				&& ((msgs[i].flags & I2C_MSG_READ)
    2e9c:	2300      	movs	r3, #0
			if ((msg_buf_used + msgs[i].len) > concat_buf_size) {
    2e9e:	f8dd c000 	ldr.w	ip, [sp]
    2ea2:	18a8      	adds	r0, r5, r2
    2ea4:	4560      	cmp	r0, ip
    2ea6:	d87a      	bhi.n	2f9e <i2c_nrfx_twim_transfer+0x19a>
			if (!(msgs[i].flags & I2C_MSG_READ)) {
    2ea8:	07c8      	lsls	r0, r1, #31
    2eaa:	d406      	bmi.n	2eba <i2c_nrfx_twim_transfer+0xb6>
				memcpy(msg_buf + msg_buf_used,
    2eac:	6821      	ldr	r1, [r4, #0]
    2eae:	9301      	str	r3, [sp, #4]
    2eb0:	eb09 0005 	add.w	r0, r9, r5
    2eb4:	f003 f8b9 	bl	602a <memcpy>
    2eb8:	9b01      	ldr	r3, [sp, #4]
			msg_buf_used += msgs[i].len;
    2eba:	6862      	ldr	r2, [r4, #4]
    2ebc:	4415      	add	r5, r2
    2ebe:	b2ad      	uxth	r5, r5
		if (concat_next) {
    2ec0:	2b00      	cmp	r3, #0
    2ec2:	d037      	beq.n	2f34 <i2c_nrfx_twim_transfer+0x130>
    2ec4:	340c      	adds	r4, #12
    2ec6:	e7c8      	b.n	2e5a <i2c_nrfx_twim_transfer+0x56>
				&& ((msgs[i].flags & I2C_MSG_READ)
    2ec8:	2301      	movs	r3, #1
    2eca:	e7e8      	b.n	2e9e <i2c_nrfx_twim_transfer+0x9a>
		} else if (!(msgs[i].flags & I2C_MSG_READ) &&
    2ecc:	07c9      	lsls	r1, r1, #31
    2ece:	d524      	bpl.n	2f1a <i2c_nrfx_twim_transfer+0x116>
			cur_xfer.p_primary_buf = msgs[i].buf;
    2ed0:	6823      	ldr	r3, [r4, #0]
    2ed2:	9306      	str	r3, [sp, #24]
			cur_xfer.primary_length = msgs[i].len;
    2ed4:	6863      	ldr	r3, [r4, #4]
    2ed6:	9304      	str	r3, [sp, #16]
    2ed8:	2500      	movs	r5, #0
		cur_xfer.type = (msgs[i].flags & I2C_MSG_READ) ?
    2eda:	7a23      	ldrb	r3, [r4, #8]
			NRFX_TWIM_XFER_RX : NRFX_TWIM_XFER_TX;
    2edc:	f003 0201 	and.w	r2, r3, #1
		nrfx_err_t res = nrfx_twim_xfer(&dev_config->twim,
    2ee0:	f013 0f02 	tst.w	r3, #2
		cur_xfer.type = (msgs[i].flags & I2C_MSG_READ) ?
    2ee4:	f88d 200c 	strb.w	r2, [sp, #12]
		nrfx_err_t res = nrfx_twim_xfer(&dev_config->twim,
    2ee8:	a903      	add	r1, sp, #12
    2eea:	bf0c      	ite	eq
    2eec:	2220      	moveq	r2, #32
    2eee:	2200      	movne	r2, #0
    2ef0:	4638      	mov	r0, r7
    2ef2:	f001 fc63 	bl	47bc <nrfx_twim_xfer>
		if (res != NRFX_SUCCESS) {
    2ef6:	4b2e      	ldr	r3, [pc, #184]	; (2fb0 <i2c_nrfx_twim_transfer+0x1ac>)
    2ef8:	4298      	cmp	r0, r3
    2efa:	d021      	beq.n	2f40 <i2c_nrfx_twim_transfer+0x13c>
			if (res == NRFX_ERROR_BUSY) {
    2efc:	330b      	adds	r3, #11
    2efe:	4298      	cmp	r0, r3
    2f00:	d053      	beq.n	2faa <i2c_nrfx_twim_transfer+0x1a6>
			ret = -EIO;
    2f02:	f06f 0404 	mvn.w	r4, #4
	nrfx_twim_disable(&dev_config->twim);
    2f06:	4638      	mov	r0, r7
    2f08:	f001 fc04 	bl	4714 <nrfx_twim_disable>
	z_impl_k_sem_give(sem);
    2f0c:	4630      	mov	r0, r6
    2f0e:	f002 f875 	bl	4ffc <z_impl_k_sem_give>
}
    2f12:	4620      	mov	r0, r4
    2f14:	b009      	add	sp, #36	; 0x24
    2f16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			   !nrfx_is_in_ram(msgs[i].buf)) {
    2f1a:	6821      	ldr	r1, [r4, #0]

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrfx_is_in_ram(void const * p_object)
{
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    2f1c:	f001 4360 	and.w	r3, r1, #3758096384	; 0xe0000000
		} else if (!(msgs[i].flags & I2C_MSG_READ) &&
    2f20:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    2f24:	d0d4      	beq.n	2ed0 <i2c_nrfx_twim_transfer+0xcc>
			if (msgs[i].len > dev_config->flash_buf_max_size) {
    2f26:	897b      	ldrh	r3, [r7, #10]
    2f28:	4293      	cmp	r3, r2
    2f2a:	d33b      	bcc.n	2fa4 <i2c_nrfx_twim_transfer+0x1a0>
			memcpy(msg_buf, msgs[i].buf, msgs[i].len);
    2f2c:	4648      	mov	r0, r9
    2f2e:	f003 f87c 	bl	602a <memcpy>
			msg_buf_used = msgs[i].len;
    2f32:	88a5      	ldrh	r5, [r4, #4]
		if (msg_buf_used == 0) {
    2f34:	2d00      	cmp	r5, #0
    2f36:	d0cb      	beq.n	2ed0 <i2c_nrfx_twim_transfer+0xcc>
			cur_xfer.p_primary_buf = msg_buf;
    2f38:	f8cd 9018 	str.w	r9, [sp, #24]
			cur_xfer.primary_length = msg_buf_used;
    2f3c:	9504      	str	r5, [sp, #16]
    2f3e:	e7cc      	b.n	2eda <i2c_nrfx_twim_transfer+0xd6>
	return z_impl_k_sem_take(sem, timeout);
    2f40:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    2f44:	2300      	movs	r3, #0
    2f46:	4650      	mov	r0, sl
    2f48:	f002 f878 	bl	503c <z_impl_k_sem_take>
		if (ret != 0) {
    2f4c:	b138      	cbz	r0, 2f5e <i2c_nrfx_twim_transfer+0x15a>
			nrfx_twim_disable(&dev_config->twim);
    2f4e:	4638      	mov	r0, r7
    2f50:	f001 fbe0 	bl	4714 <nrfx_twim_disable>
    2f54:	e9d6 0108 	ldrd	r0, r1, [r6, #32]
    2f58:	f001 fdbe 	bl	4ad8 <nrfx_twi_twim_bus_recover>
    2f5c:	e7d1      	b.n	2f02 <i2c_nrfx_twim_transfer+0xfe>
		res = dev_data->res;
    2f5e:	6b73      	ldr	r3, [r6, #52]	; 0x34
		if (res != NRFX_SUCCESS) {
    2f60:	4a13      	ldr	r2, [pc, #76]	; (2fb0 <i2c_nrfx_twim_transfer+0x1ac>)
    2f62:	4293      	cmp	r3, r2
    2f64:	d1cd      	bne.n	2f02 <i2c_nrfx_twim_transfer+0xfe>
		if ((msgs[i].flags & I2C_MSG_READ)
    2f66:	7a23      	ldrb	r3, [r4, #8]
    2f68:	07db      	lsls	r3, r3, #31
    2f6a:	d401      	bmi.n	2f70 <i2c_nrfx_twim_transfer+0x16c>
		msg_buf_used = 0;
    2f6c:	2500      	movs	r5, #0
    2f6e:	e7a9      	b.n	2ec4 <i2c_nrfx_twim_transfer+0xc0>
		    && cur_xfer.p_primary_buf == msg_buf) {
    2f70:	9b06      	ldr	r3, [sp, #24]
    2f72:	4599      	cmp	r9, r3
    2f74:	d1fa      	bne.n	2f6c <i2c_nrfx_twim_transfer+0x168>
    2f76:	4623      	mov	r3, r4
    2f78:	e008      	b.n	2f8c <i2c_nrfx_twim_transfer+0x188>
				msg_buf_used -= msgs[j].len;
    2f7a:	1aa9      	subs	r1, r5, r2
				memcpy(msgs[j].buf,
    2f7c:	68d8      	ldr	r0, [r3, #12]
    2f7e:	9301      	str	r3, [sp, #4]
				msg_buf_used -= msgs[j].len;
    2f80:	b28d      	uxth	r5, r1
				memcpy(msgs[j].buf,
    2f82:	fa19 f181 	uxtah	r1, r9, r1
    2f86:	f003 f850 	bl	602a <memcpy>
				j--;
    2f8a:	9b01      	ldr	r3, [sp, #4]
			while (msg_buf_used >= msgs[j].len) {
    2f8c:	685a      	ldr	r2, [r3, #4]
    2f8e:	4295      	cmp	r5, r2
    2f90:	f1a3 030c 	sub.w	r3, r3, #12
    2f94:	d2f1      	bcs.n	2f7a <i2c_nrfx_twim_transfer+0x176>
    2f96:	e7e9      	b.n	2f6c <i2c_nrfx_twim_transfer+0x168>
			ret = -ENOTSUP;
    2f98:	f06f 0485 	mvn.w	r4, #133	; 0x85
    2f9c:	e7b3      	b.n	2f06 <i2c_nrfx_twim_transfer+0x102>
				ret = -ENOSPC;
    2f9e:	f06f 041b 	mvn.w	r4, #27
    2fa2:	e7b0      	b.n	2f06 <i2c_nrfx_twim_transfer+0x102>
				ret = -EINVAL;
    2fa4:	f06f 0415 	mvn.w	r4, #21
    2fa8:	e7ad      	b.n	2f06 <i2c_nrfx_twim_transfer+0x102>
				ret = -EBUSY;
    2faa:	f06f 040f 	mvn.w	r4, #15
    2fae:	e7aa      	b.n	2f06 <i2c_nrfx_twim_transfer+0x102>
    2fb0:	0bad0000 	.word	0x0bad0000

00002fb4 <lis2dh_channel_get>:
	struct lis2dh_data *lis2dh = dev->data;
    2fb4:	2903      	cmp	r1, #3
{
    2fb6:	b570      	push	{r4, r5, r6, lr}
	struct lis2dh_data *lis2dh = dev->data;
    2fb8:	6904      	ldr	r4, [r0, #16]
	switch (chan) {
    2fba:	d81c      	bhi.n	2ff6 <lis2dh_channel_get+0x42>
    2fbc:	4b0f      	ldr	r3, [pc, #60]	; (2ffc <lis2dh_channel_get+0x48>)
    2fbe:	5658      	ldrsb	r0, [r3, r1]
    2fc0:	4b0f      	ldr	r3, [pc, #60]	; (3000 <lis2dh_channel_get+0x4c>)
    2fc2:	565e      	ldrsb	r6, [r3, r1]
	val->val1 = converted_val / 1000000;
    2fc4:	490f      	ldr	r1, [pc, #60]	; (3004 <lis2dh_channel_get+0x50>)
	for (i = ofs_start; i <= ofs_end; i++, val++) {
    2fc6:	42b0      	cmp	r0, r6
    2fc8:	f102 0208 	add.w	r2, r2, #8
    2fcc:	dd01      	ble.n	2fd2 <lis2dh_channel_get+0x1e>
	return 0;
    2fce:	2000      	movs	r0, #0
}
    2fd0:	bd70      	pop	{r4, r5, r6, pc}
		lis2dh_convert(lis2dh->sample.xyz[i], lis2dh->scale, val);
    2fd2:	1d03      	adds	r3, r0, #4
    2fd4:	eb04 0343 	add.w	r3, r4, r3, lsl #1
	converted_val = (raw_val >> 4) * scale;
    2fd8:	6925      	ldr	r5, [r4, #16]
    2fda:	f9b3 3001 	ldrsh.w	r3, [r3, #1]
    2fde:	111b      	asrs	r3, r3, #4
    2fe0:	436b      	muls	r3, r5
	val->val1 = converted_val / 1000000;
    2fe2:	fb93 f5f1 	sdiv	r5, r3, r1
	val->val2 = converted_val % 1000000;
    2fe6:	fb01 3315 	mls	r3, r1, r5, r3
	val->val1 = converted_val / 1000000;
    2fea:	f842 5c08 	str.w	r5, [r2, #-8]
	val->val2 = converted_val % 1000000;
    2fee:	f842 3c04 	str.w	r3, [r2, #-4]
	for (i = ofs_start; i <= ofs_end; i++, val++) {
    2ff2:	3001      	adds	r0, #1
    2ff4:	e7e7      	b.n	2fc6 <lis2dh_channel_get+0x12>
		return -ENOTSUP;
    2ff6:	f06f 0085 	mvn.w	r0, #133	; 0x85
    2ffa:	e7e9      	b.n	2fd0 <lis2dh_channel_get+0x1c>
    2ffc:	0000766e 	.word	0x0000766e
    3000:	00007672 	.word	0x00007672
    3004:	000f4240 	.word	0x000f4240

00003008 <lis2dh_init>:
	.sample_fetch = lis2dh_sample_fetch,
	.channel_get = lis2dh_channel_get,
};

int lis2dh_init(const struct device *dev)
{
    3008:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	struct lis2dh_data *lis2dh = dev->data;
	const struct lis2dh_config *cfg = dev->config;
    300a:	6846      	ldr	r6, [r0, #4]
	struct lis2dh_data *lis2dh = dev->data;
    300c:	6905      	ldr	r5, [r0, #16]
{
    300e:	4604      	mov	r4, r0
	int status;
	uint8_t id;
	uint8_t raw[6];

	lis2dh->bus = device_get_binding(cfg->bus_name);
    3010:	6830      	ldr	r0, [r6, #0]
    3012:	f001 fe2f 	bl	4c74 <z_impl_device_get_binding>
    3016:	6028      	str	r0, [r5, #0]
	if (!lis2dh->bus) {
    3018:	b918      	cbnz	r0, 3022 <lis2dh_init+0x1a>
		LOG_ERR("master not found: %s", cfg->bus_name);
		return -EINVAL;
    301a:	f06f 0015 	mvn.w	r0, #21

	/* enable accel measurements and set power mode and data rate */
	return lis2dh->hw_tf->write_reg(dev, LIS2DH_REG_CTRL1,
					LIS2DH_ACCEL_EN_BITS | LIS2DH_LP_EN_BIT |
					LIS2DH_ODR_BITS);
}
    301e:	b004      	add	sp, #16
    3020:	bd70      	pop	{r4, r5, r6, pc}
	cfg->bus_init(dev);
    3022:	6873      	ldr	r3, [r6, #4]
    3024:	4620      	mov	r0, r4
    3026:	4798      	blx	r3
	status = lis2dh->hw_tf->read_reg(dev, LIS2DH_REG_WAI, &id);
    3028:	686b      	ldr	r3, [r5, #4]
    302a:	f10d 0207 	add.w	r2, sp, #7
    302e:	689b      	ldr	r3, [r3, #8]
    3030:	210f      	movs	r1, #15
    3032:	4620      	mov	r0, r4
    3034:	4798      	blx	r3
	if (status < 0) {
    3036:	2800      	cmp	r0, #0
    3038:	dbf1      	blt.n	301e <lis2dh_init+0x16>
	if (id != LIS2DH_CHIP_ID) {
    303a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    303e:	2b33      	cmp	r3, #51	; 0x33
    3040:	d1eb      	bne.n	301a <lis2dh_init+0x12>
	if (cfg->is_lsm303agr_dev) {
    3042:	7ab3      	ldrb	r3, [r6, #10]
    3044:	b15b      	cbz	r3, 305e <lis2dh_init+0x56>
		lis2dh_reg_val_to_scale[0] = ACCEL_SCALE(1563);
    3046:	4b1d      	ldr	r3, [pc, #116]	; (30bc <lis2dh_init+0xb4>)
		lis2dh_reg_val_to_scale[1] = ACCEL_SCALE(3126);
    3048:	f644 1216 	movw	r2, #18710	; 0x4916
    304c:	f242 418b 	movw	r1, #9355	; 0x248b
    3050:	e9c3 1200 	strd	r1, r2, [r3]
		lis2dh_reg_val_to_scale[3] = ACCEL_SCALE(18758);
    3054:	4a1a      	ldr	r2, [pc, #104]	; (30c0 <lis2dh_init+0xb8>)
    3056:	f249 202d 	movw	r0, #37421	; 0x922d
    305a:	e9c3 0202 	strd	r0, r2, [r3, #8]
	if (cfg->disc_pull_up) {
    305e:	7af3      	ldrb	r3, [r6, #11]
    3060:	bb13      	cbnz	r3, 30a8 <lis2dh_init+0xa0>
	(void)memset(raw, 0, sizeof(raw));
    3062:	2206      	movs	r2, #6
    3064:	2100      	movs	r1, #0
    3066:	a802      	add	r0, sp, #8
    3068:	f002 ffea 	bl	6040 <memset>
	raw[0] = LIS2DH_ACCEL_EN_BITS;
    306c:	2307      	movs	r3, #7
    306e:	f88d 3008 	strb.w	r3, [sp, #8]
	status = lis2dh->hw_tf->write_data(dev, LIS2DH_REG_CTRL1, raw,
    3072:	686b      	ldr	r3, [r5, #4]
    3074:	aa02      	add	r2, sp, #8
    3076:	685e      	ldr	r6, [r3, #4]
    3078:	2120      	movs	r1, #32
    307a:	2306      	movs	r3, #6
    307c:	4620      	mov	r0, r4
    307e:	47b0      	blx	r6
	if (status < 0) {
    3080:	2800      	cmp	r0, #0
    3082:	dbcc      	blt.n	301e <lis2dh_init+0x16>
	lis2dh->scale = lis2dh_reg_val_to_scale[LIS2DH_FS_IDX];
    3084:	4b0d      	ldr	r3, [pc, #52]	; (30bc <lis2dh_init+0xb4>)
    3086:	681b      	ldr	r3, [r3, #0]
    3088:	612b      	str	r3, [r5, #16]
	status = lis2dh->hw_tf->write_reg(dev, LIS2DH_REG_CTRL4, LIS2DH_FS_BITS | LIS2DH_HR_BIT);
    308a:	686b      	ldr	r3, [r5, #4]
    308c:	2200      	movs	r2, #0
    308e:	68db      	ldr	r3, [r3, #12]
    3090:	2123      	movs	r1, #35	; 0x23
    3092:	4620      	mov	r0, r4
    3094:	4798      	blx	r3
	if (status < 0) {
    3096:	2800      	cmp	r0, #0
    3098:	dbc1      	blt.n	301e <lis2dh_init+0x16>
	return lis2dh->hw_tf->write_reg(dev, LIS2DH_REG_CTRL1,
    309a:	686b      	ldr	r3, [r5, #4]
    309c:	2247      	movs	r2, #71	; 0x47
    309e:	68db      	ldr	r3, [r3, #12]
    30a0:	2120      	movs	r1, #32
    30a2:	4620      	mov	r0, r4
    30a4:	4798      	blx	r3
    30a6:	e7ba      	b.n	301e <lis2dh_init+0x16>
		status = lis2dh->hw_tf->update_reg(dev, LIS2DH_REG_CTRL0,
    30a8:	686b      	ldr	r3, [r5, #4]
    30aa:	691e      	ldr	r6, [r3, #16]
    30ac:	2380      	movs	r3, #128	; 0x80
    30ae:	461a      	mov	r2, r3
    30b0:	211e      	movs	r1, #30
    30b2:	4620      	mov	r0, r4
    30b4:	47b0      	blx	r6
		if (status < 0) {
    30b6:	2800      	cmp	r0, #0
    30b8:	dad3      	bge.n	3062 <lis2dh_init+0x5a>
    30ba:	e7b0      	b.n	301e <lis2dh_init+0x16>
    30bc:	200000b0 	.word	0x200000b0
    30c0:	0001b694 	.word	0x0001b694

000030c4 <lis2dh_i2c_init>:

int lis2dh_i2c_init(const struct device *dev)
{
	struct lis2dh_data *data = dev->data;

	data->hw_tf = &lis2dh_i2c_transfer_fn;
    30c4:	6903      	ldr	r3, [r0, #16]
    30c6:	4a02      	ldr	r2, [pc, #8]	; (30d0 <lis2dh_i2c_init+0xc>)
    30c8:	605a      	str	r2, [r3, #4]

	return 0;
}
    30ca:	2000      	movs	r0, #0
    30cc:	4770      	bx	lr
    30ce:	bf00      	nop
    30d0:	0000749c 	.word	0x0000749c

000030d4 <regulator_fixed_init_onoff>:
	.enable = enable_onoff,
	.disable = disable_onoff,
};

static int regulator_fixed_init_onoff(const struct device *dev)
{
    30d4:	b538      	push	{r3, r4, r5, lr}
	struct driver_data_onoff *data = dev->data;
    30d6:	6905      	ldr	r5, [r0, #16]
	int rc;

	data->dev = dev;
	rc = onoff_manager_init(&data->mgr, &transitions);
    30d8:	4908      	ldr	r1, [pc, #32]	; (30fc <regulator_fixed_init_onoff+0x28>)
{
    30da:	4604      	mov	r4, r0
	data->dev = dev;
    30dc:	4628      	mov	r0, r5
    30de:	f840 4b04 	str.w	r4, [r0], #4
	rc = onoff_manager_init(&data->mgr, &transitions);
    30e2:	f002 fe28 	bl	5d36 <onoff_manager_init>
	__ASSERT_NO_MSG(rc == 0);

#ifdef CONFIG_MULTITHREADING
	k_work_init_delayable(&data->dwork, onoff_worker);
    30e6:	4906      	ldr	r1, [pc, #24]	; (3100 <regulator_fixed_init_onoff+0x2c>)
    30e8:	f105 0020 	add.w	r0, r5, #32
    30ec:	f003 fe55 	bl	6d9a <k_work_init_delayable>
#endif /* CONFIG_MULTITHREADING */

	rc = common_init(dev);
    30f0:	6860      	ldr	r0, [r4, #4]
    30f2:	f003 fc0d 	bl	6910 <common_init.isra.0>
	}

	LOG_INF("%s onoff: %d", dev->name, rc);

	return rc;
}
    30f6:	ea00 70e0 	and.w	r0, r0, r0, asr #31
    30fa:	bd38      	pop	{r3, r4, r5, pc}
    30fc:	00007538 	.word	0x00007538
    3100:	0000697b 	.word	0x0000697b

00003104 <finalize_transition>:
{
    3104:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if ((rc >= 0) && (delay_us > 0)) {
    3108:	1e1c      	subs	r4, r3, #0
{
    310a:	4605      	mov	r5, r0
    310c:	460f      	mov	r7, r1
    310e:	4690      	mov	r8, r2
	if ((rc >= 0) && (delay_us > 0)) {
    3110:	db10      	blt.n	3134 <finalize_transition+0x30>
    3112:	b17a      	cbz	r2, 3134 <finalize_transition+0x30>
    3114:	ea4f 4952 	mov.w	r9, r2, lsr #17
    3118:	03d6      	lsls	r6, r2, #15
    311a:	2300      	movs	r3, #0
    311c:	4a14      	ldr	r2, [pc, #80]	; (3170 <finalize_transition+0x6c>)
    311e:	4630      	mov	r0, r6
    3120:	4649      	mov	r1, r9
    3122:	f7fd fbfb 	bl	91c <__aeabi_uldivmod>
		    || k_is_pre_kernel()
    3126:	b110      	cbz	r0, 312e <finalize_transition+0x2a>
	return !z_sys_post_kernel;
    3128:	4b12      	ldr	r3, [pc, #72]	; (3174 <finalize_transition+0x70>)
    312a:	781b      	ldrb	r3, [r3, #0]
    312c:	b943      	cbnz	r3, 3140 <finalize_transition+0x3c>
	z_impl_k_busy_wait(usec_to_wait);
    312e:	4640      	mov	r0, r8
    3130:	f003 ff44 	bl	6fbc <z_impl_k_busy_wait>
	notify(&data->mgr, rc);
    3134:	4621      	mov	r1, r4
    3136:	1d28      	adds	r0, r5, #4
    3138:	463b      	mov	r3, r7
}
    313a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	notify(&data->mgr, rc);
    313e:	4718      	bx	r3
			return ((t * to_hz + off) / from_hz);
    3140:	480d      	ldr	r0, [pc, #52]	; (3178 <finalize_transition+0x74>)
    3142:	4a0b      	ldr	r2, [pc, #44]	; (3170 <finalize_transition+0x6c>)
			data->notify = notify;
    3144:	652f      	str	r7, [r5, #80]	; 0x50
    3146:	1830      	adds	r0, r6, r0
			data->task = WORK_TASK_DELAY;
    3148:	f04f 0303 	mov.w	r3, #3
    314c:	f149 0100 	adc.w	r1, r9, #0
    3150:	f885 3054 	strb.w	r3, [r5, #84]	; 0x54
    3154:	2300      	movs	r3, #0
    3156:	f7fd fbe1 	bl	91c <__aeabi_uldivmod>
    315a:	4602      	mov	r2, r0
    315c:	460b      	mov	r3, r1
			rc = k_work_schedule(&data->dwork, K_USEC(delay_us));
    315e:	f105 0020 	add.w	r0, r5, #32
    3162:	f002 f8db 	bl	531c <k_work_schedule>
			if (rc >= 0) {
    3166:	1e04      	subs	r4, r0, #0
    3168:	dbe4      	blt.n	3134 <finalize_transition+0x30>
}
    316a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    316e:	bf00      	nop
    3170:	000f4240 	.word	0x000f4240
    3174:	20000ab7 	.word	0x20000ab7
    3178:	000f423f 	.word	0x000f423f

0000317c <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    317c:	b570      	push	{r4, r5, r6, lr}
		break;
	default:
		return -ENOTSUP;
	}
#else
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
    317e:	794b      	ldrb	r3, [r1, #5]
    3180:	2b01      	cmp	r3, #1
    3182:	d120      	bne.n	31c6 <uarte_nrfx_configure+0x4a>
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    3184:	798b      	ldrb	r3, [r1, #6]
    3186:	2b03      	cmp	r3, #3
    3188:	d11d      	bne.n	31c6 <uarte_nrfx_configure+0x4a>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    318a:	79cc      	ldrb	r4, [r1, #7]
    318c:	b10c      	cbz	r4, 3192 <uarte_nrfx_configure+0x16>
    318e:	2c01      	cmp	r4, #1
    3190:	d119      	bne.n	31c6 <uarte_nrfx_configure+0x4a>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    3192:	790a      	ldrb	r2, [r1, #4]
    3194:	b112      	cbz	r2, 319c <uarte_nrfx_configure+0x20>
    3196:	2a02      	cmp	r2, #2
    3198:	d115      	bne.n	31c6 <uarte_nrfx_configure+0x4a>
    319a:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    319c:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    319e:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    31a0:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    31a4:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    31a6:	d062      	beq.n	326e <uarte_nrfx_configure+0xf2>
    31a8:	d82b      	bhi.n	3202 <uarte_nrfx_configure+0x86>
    31aa:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    31ae:	d061      	beq.n	3274 <uarte_nrfx_configure+0xf8>
    31b0:	d814      	bhi.n	31dc <uarte_nrfx_configure+0x60>
    31b2:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    31b6:	d05f      	beq.n	3278 <uarte_nrfx_configure+0xfc>
    31b8:	d808      	bhi.n	31cc <uarte_nrfx_configure+0x50>
    31ba:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    31be:	d05e      	beq.n	327e <uarte_nrfx_configure+0x102>
    31c0:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    31c4:	d05e      	beq.n	3284 <uarte_nrfx_configure+0x108>
    31c6:	f06f 0085 	mvn.w	r0, #133	; 0x85
    31ca:	e04f      	b.n	326c <uarte_nrfx_configure+0xf0>
    31cc:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    31d0:	d05b      	beq.n	328a <uarte_nrfx_configure+0x10e>
    31d2:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    31d6:	d1f6      	bne.n	31c6 <uarte_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    31d8:	4b36      	ldr	r3, [pc, #216]	; (32b4 <uarte_nrfx_configure+0x138>)
    31da:	e03c      	b.n	3256 <uarte_nrfx_configure+0xda>
	switch (baudrate) {
    31dc:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    31e0:	d056      	beq.n	3290 <uarte_nrfx_configure+0x114>
    31e2:	d807      	bhi.n	31f4 <uarte_nrfx_configure+0x78>
    31e4:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    31e8:	d054      	beq.n	3294 <uarte_nrfx_configure+0x118>
    31ea:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    31ee:	d1ea      	bne.n	31c6 <uarte_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    31f0:	4b31      	ldr	r3, [pc, #196]	; (32b8 <uarte_nrfx_configure+0x13c>)
    31f2:	e030      	b.n	3256 <uarte_nrfx_configure+0xda>
	switch (baudrate) {
    31f4:	f647 2612 	movw	r6, #31250	; 0x7a12
    31f8:	42b3      	cmp	r3, r6
    31fa:	d1e4      	bne.n	31c6 <uarte_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    31fc:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    3200:	e029      	b.n	3256 <uarte_nrfx_configure+0xda>
	switch (baudrate) {
    3202:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    3206:	d047      	beq.n	3298 <uarte_nrfx_configure+0x11c>
    3208:	d813      	bhi.n	3232 <uarte_nrfx_configure+0xb6>
    320a:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    320e:	d046      	beq.n	329e <uarte_nrfx_configure+0x122>
    3210:	d809      	bhi.n	3226 <uarte_nrfx_configure+0xaa>
    3212:	f64d 26c0 	movw	r6, #56000	; 0xdac0
    3216:	42b3      	cmp	r3, r6
    3218:	d043      	beq.n	32a2 <uarte_nrfx_configure+0x126>
    321a:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    321e:	d1d2      	bne.n	31c6 <uarte_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    3220:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    3224:	e017      	b.n	3256 <uarte_nrfx_configure+0xda>
	switch (baudrate) {
    3226:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    322a:	d1cc      	bne.n	31c6 <uarte_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    322c:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    3230:	e011      	b.n	3256 <uarte_nrfx_configure+0xda>
	switch (baudrate) {
    3232:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    3236:	d037      	beq.n	32a8 <uarte_nrfx_configure+0x12c>
    3238:	d808      	bhi.n	324c <uarte_nrfx_configure+0xd0>
    323a:	4e20      	ldr	r6, [pc, #128]	; (32bc <uarte_nrfx_configure+0x140>)
    323c:	42b3      	cmp	r3, r6
    323e:	d036      	beq.n	32ae <uarte_nrfx_configure+0x132>
    3240:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    3244:	d1bf      	bne.n	31c6 <uarte_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    3246:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    324a:	e004      	b.n	3256 <uarte_nrfx_configure+0xda>
	switch (baudrate) {
    324c:	4e1c      	ldr	r6, [pc, #112]	; (32c0 <uarte_nrfx_configure+0x144>)
    324e:	42b3      	cmp	r3, r6
    3250:	d1b9      	bne.n	31c6 <uarte_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    3252:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
	struct uarte_nrfx_data *data = dev->data;
    3256:	6900      	ldr	r0, [r0, #16]
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    3258:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	data->uart_config = *cfg;
    325c:	1d03      	adds	r3, r0, #4
    325e:	c903      	ldmia	r1, {r0, r1}
                    | (uint32_t)p_cfg->hwfc;
    3260:	4322      	orrs	r2, r4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    3262:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    3266:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    326a:	2000      	movs	r0, #0
}
    326c:	bd70      	pop	{r4, r5, r6, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    326e:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    3272:	e7f0      	b.n	3256 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    3274:	4b13      	ldr	r3, [pc, #76]	; (32c4 <uarte_nrfx_configure+0x148>)
    3276:	e7ee      	b.n	3256 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    3278:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    327c:	e7eb      	b.n	3256 <uarte_nrfx_configure+0xda>
		nrf_baudrate = 0x00014000;
    327e:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    3282:	e7e8      	b.n	3256 <uarte_nrfx_configure+0xda>
	switch (baudrate) {
    3284:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    3288:	e7e5      	b.n	3256 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    328a:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    328e:	e7e2      	b.n	3256 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    3290:	4b0d      	ldr	r3, [pc, #52]	; (32c8 <uarte_nrfx_configure+0x14c>)
    3292:	e7e0      	b.n	3256 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    3294:	4b0d      	ldr	r3, [pc, #52]	; (32cc <uarte_nrfx_configure+0x150>)
    3296:	e7de      	b.n	3256 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    3298:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    329c:	e7db      	b.n	3256 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    329e:	4b0c      	ldr	r3, [pc, #48]	; (32d0 <uarte_nrfx_configure+0x154>)
    32a0:	e7d9      	b.n	3256 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    32a2:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    32a6:	e7d6      	b.n	3256 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    32a8:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    32ac:	e7d3      	b.n	3256 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    32ae:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    32b2:	e7d0      	b.n	3256 <uarte_nrfx_configure+0xda>
    32b4:	0013b000 	.word	0x0013b000
    32b8:	004ea000 	.word	0x004ea000
    32bc:	0003d090 	.word	0x0003d090
    32c0:	000f4240 	.word	0x000f4240
    32c4:	00275000 	.word	0x00275000
    32c8:	0075c000 	.word	0x0075c000
    32cc:	003af000 	.word	0x003af000
    32d0:	013a9000 	.word	0x013a9000

000032d4 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    32d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = dev->data;
    32d6:	6906      	ldr	r6, [r0, #16]
{
    32d8:	4605      	mov	r5, r0
    32da:	460f      	mov	r7, r1
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    32dc:	f003 fd1a 	bl	6d14 <k_is_in_isr>
    32e0:	b910      	cbnz	r0, 32e8 <uarte_nrfx_poll_out+0x14>
    32e2:	4b2c      	ldr	r3, [pc, #176]	; (3394 <uarte_nrfx_poll_out+0xc0>)
	int key;

	if (isr_mode) {
    32e4:	781b      	ldrb	r3, [r3, #0]
    32e6:	b983      	cbnz	r3, 330a <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    32e8:	f04f 0320 	mov.w	r3, #32
    32ec:	f3ef 8411 	mrs	r4, BASEPRI
    32f0:	f383 8812 	msr	BASEPRI_MAX, r3
    32f4:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
			if (is_tx_ready(dev)) {
    32f8:	6868      	ldr	r0, [r5, #4]
    32fa:	f003 fbdc 	bl	6ab6 <is_tx_ready.isra.0>
    32fe:	bb28      	cbnz	r0, 334c <uarte_nrfx_poll_out+0x78>
	__asm__ volatile(
    3300:	f384 8811 	msr	BASEPRI, r4
    3304:	f3bf 8f6f 	isb	sy
}
    3308:	e7ee      	b.n	32e8 <uarte_nrfx_poll_out+0x14>
{
    330a:	2464      	movs	r4, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    330c:	6868      	ldr	r0, [r5, #4]
    330e:	f003 fbd2 	bl	6ab6 <is_tx_ready.isra.0>
    3312:	b970      	cbnz	r0, 3332 <uarte_nrfx_poll_out+0x5e>
    3314:	2001      	movs	r0, #1
    3316:	f003 fc27 	bl	6b68 <nrfx_busy_wait>
    331a:	3c01      	subs	r4, #1
    331c:	d1f6      	bne.n	330c <uarte_nrfx_poll_out+0x38>
	return z_impl_k_sleep(timeout);
    331e:	2100      	movs	r1, #0
    3320:	2021      	movs	r0, #33	; 0x21
    3322:	f002 fa8f 	bl	5844 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    3326:	e7f0      	b.n	330a <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    3328:	f384 8811 	msr	BASEPRI, r4
    332c:	f3bf 8f6f 	isb	sy
}
    3330:	e7f5      	b.n	331e <uarte_nrfx_poll_out+0x4a>
	__asm__ volatile(
    3332:	f04f 0320 	mov.w	r3, #32
    3336:	f3ef 8411 	mrs	r4, BASEPRI
    333a:	f383 8812 	msr	BASEPRI_MAX, r3
    333e:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    3342:	6868      	ldr	r0, [r5, #4]
    3344:	f003 fbb7 	bl	6ab6 <is_tx_ready.isra.0>
    3348:	2800      	cmp	r0, #0
    334a:	d0ed      	beq.n	3328 <uarte_nrfx_poll_out+0x54>
		}
	} else {
		key = wait_tx_ready(dev);
	}

	data->char_out = c;
    334c:	f806 7f10 	strb.w	r7, [r6, #16]!
	tx_start(dev, &data->char_out, 1);
    3350:	6869      	ldr	r1, [r5, #4]
	return config->uarte_regs;
    3352:	680b      	ldr	r3, [r1, #0]
NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    p_reg->TXD.MAXCNT = length;
    3354:	2201      	movs	r2, #1
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    3356:	f8c3 6544 	str.w	r6, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    335a:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    335e:	2200      	movs	r2, #0
    3360:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    3364:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    3368:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    336c:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    3370:	684a      	ldr	r2, [r1, #4]
    3372:	06d2      	lsls	r2, r2, #27
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    3374:	bf41      	itttt	mi
    3376:	2208      	movmi	r2, #8
    3378:	f8c3 2500 	strmi.w	r2, [r3, #1280]	; 0x500
    p_reg->INTENSET = mask;
    337c:	f44f 0280 	movmi.w	r2, #4194304	; 0x400000
    3380:	f8c3 2304 	strmi.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3384:	2201      	movs	r2, #1
    3386:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
    3388:	f384 8811 	msr	BASEPRI, r4
    338c:	f3bf 8f6f 	isb	sy

	irq_unlock(key);
}
    3390:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3392:	bf00      	nop
    3394:	20000ab7 	.word	0x20000ab7

00003398 <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    3398:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    339c:	2101      	movs	r1, #1
    339e:	4606      	mov	r6, r0
    33a0:	2200      	movs	r2, #0
    33a2:	2002      	movs	r0, #2
    33a4:	f7fe fe80 	bl	20a8 <z_arm_irq_priority_set>
    33a8:	2002      	movs	r0, #2
    33aa:	f7fe fe4b 	bl	2044 <arch_irq_enable>
	const struct uarte_nrfx_config *config = dev->config;
    33ae:	6877      	ldr	r7, [r6, #4]
	struct uarte_nrfx_data *data = dev->data;
    33b0:	6935      	ldr	r5, [r6, #16]
	return config->uarte_regs;
    33b2:	683c      	ldr	r4, [r7, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    33b4:	2300      	movs	r3, #0
    33b6:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
	data->dev = dev;
    33ba:	602e      	str	r6, [r5, #0]
	uarte_nrfx_pins_configure(dev, false);
    33bc:	6873      	ldr	r3, [r6, #4]
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    33be:	68d8      	ldr	r0, [r3, #12]
    33c0:	1c41      	adds	r1, r0, #1
    33c2:	d00c      	beq.n	33de <uarte_0_init+0x46>
    *p_pin = pin_number & 0x1F;
    33c4:	f000 021f 	and.w	r2, r0, #31
    p_reg->OUTSET = set_mask;
    33c8:	f04f 4ca0 	mov.w	ip, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    33cc:	2101      	movs	r1, #1
    33ce:	4091      	lsls	r1, r2
    reg->PIN_CNF[pin_number] = cnf;
    33d0:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    p_reg->OUTSET = set_mask;
    33d4:	f8cc 1508 	str.w	r1, [ip, #1288]	; 0x508
    reg->PIN_CNF[pin_number] = cnf;
    33d8:	2103      	movs	r1, #3
    33da:	f84c 1022 	str.w	r1, [ip, r2, lsl #2]
		if (cfg->rx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    33de:	6919      	ldr	r1, [r3, #16]
    33e0:	1c4a      	adds	r2, r1, #1
    33e2:	d010      	beq.n	3406 <uarte_0_init+0x6e>
			nrf_gpio_cfg_input(cfg->rx_pin,
    33e4:	7f1a      	ldrb	r2, [r3, #28]
    33e6:	2a00      	cmp	r2, #0
    *p_pin = pin_number & 0x1F;
    33e8:	f001 021f 	and.w	r2, r1, #31
    33ec:	bf14      	ite	ne
    33ee:	f04f 0c03 	movne.w	ip, #3
    33f2:	f04f 0c00 	moveq.w	ip, #0
    reg->PIN_CNF[pin_number] = cnf;
    33f6:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    33fa:	f04f 4ea0 	mov.w	lr, #1342177280	; 0x50000000
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    33fe:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    3402:	f84e c022 	str.w	ip, [lr, r2, lsl #2]
		if (cfg->rts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    3406:	f8d3 c014 	ldr.w	ip, [r3, #20]
    340a:	f1bc 3fff 	cmp.w	ip, #4294967295	; 0xffffffff
    340e:	d00f      	beq.n	3430 <uarte_0_init+0x98>
    *p_pin = pin_number & 0x1F;
    3410:	f00c 021f 	and.w	r2, ip, #31
    p_reg->OUTSET = set_mask;
    3414:	f04f 48a0 	mov.w	r8, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    3418:	f04f 0e01 	mov.w	lr, #1
    341c:	fa0e fe02 	lsl.w	lr, lr, r2
    reg->PIN_CNF[pin_number] = cnf;
    3420:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    p_reg->OUTSET = set_mask;
    3424:	f8c8 e508 	str.w	lr, [r8, #1288]	; 0x508
    reg->PIN_CNF[pin_number] = cnf;
    3428:	f04f 0e03 	mov.w	lr, #3
    342c:	f848 e022 	str.w	lr, [r8, r2, lsl #2]
		if (cfg->cts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    3430:	f8d3 e018 	ldr.w	lr, [r3, #24]
    3434:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
    3438:	d010      	beq.n	345c <uarte_0_init+0xc4>
			nrf_gpio_cfg_input(cfg->cts_pin,
    343a:	7f5a      	ldrb	r2, [r3, #29]
    343c:	2a00      	cmp	r2, #0
    *p_pin = pin_number & 0x1F;
    343e:	f00e 021f 	and.w	r2, lr, #31
    3442:	bf14      	ite	ne
    3444:	f04f 0803 	movne.w	r8, #3
    3448:	f04f 0800 	moveq.w	r8, #0
    reg->PIN_CNF[pin_number] = cnf;
    344c:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    3450:	f04f 49a0 	mov.w	r9, #1342177280	; 0x50000000
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    3454:	ea4f 0888 	mov.w	r8, r8, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    3458:	f849 8022 	str.w	r8, [r9, r2, lsl #2]
	nrf_uarte_txrx_pins_set(cfg->uarte_regs, cfg->tx_pin, cfg->rx_pin);
    345c:	681b      	ldr	r3, [r3, #0]
    p_reg->PSEL.TXD = pseltxd;
    345e:	f8c3 050c 	str.w	r0, [r3, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    3462:	f8c3 1514 	str.w	r1, [r3, #1300]	; 0x514
	err = uarte_nrfx_configure(dev, &data->uart_config);
    3466:	4630      	mov	r0, r6
    p_reg->PSEL.RTS = pselrts;
    3468:	f8c3 c508 	str.w	ip, [r3, #1288]	; 0x508
    346c:	1d29      	adds	r1, r5, #4
    p_reg->PSEL.CTS = pselcts;
    346e:	f8c3 e510 	str.w	lr, [r3, #1296]	; 0x510
    3472:	f7ff fe83 	bl	317c <uarte_nrfx_configure>
	if (err) {
    3476:	4606      	mov	r6, r0
    3478:	2800      	cmp	r0, #0
    347a:	d143      	bne.n	3504 <uarte_0_init+0x16c>
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    347c:	687b      	ldr	r3, [r7, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    347e:	0799      	lsls	r1, r3, #30
    3480:	d519      	bpl.n	34b6 <uarte_0_init+0x11e>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    3482:	f105 0012 	add.w	r0, r5, #18
    3486:	f001 f821 	bl	44cc <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    348a:	4b21      	ldr	r3, [pc, #132]	; (3510 <uarte_0_init+0x178>)
    348c:	4298      	cmp	r0, r3
    348e:	d13c      	bne.n	350a <uarte_0_init+0x172>
	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    3490:	7ca8      	ldrb	r0, [r5, #18]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    3492:	00c3      	lsls	r3, r0, #3
    3494:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    3498:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    return (uint32_t)p_reg + (uint32_t)task;
    349c:	f104 020c 	add.w	r2, r4, #12
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    34a0:	f504 7190 	add.w	r1, r4, #288	; 0x120
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    34a4:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    34a8:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CHENSET = mask;
    34ac:	4a19      	ldr	r2, [pc, #100]	; (3514 <uarte_0_init+0x17c>)
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    34ae:	2301      	movs	r3, #1
    34b0:	4083      	lsls	r3, r0
    34b2:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    34b6:	2308      	movs	r3, #8
    34b8:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
		if (!cfg->disable_rx) {
    34bc:	7a3b      	ldrb	r3, [r7, #8]
    34be:	b95b      	cbnz	r3, 34d8 <uarte_0_init+0x140>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    34c0:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    34c4:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    34c8:	f105 0311 	add.w	r3, r5, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    34cc:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    34d0:	2301      	movs	r3, #1
    34d2:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    34d6:	6023      	str	r3, [r4, #0]
	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    34d8:	687b      	ldr	r3, [r7, #4]
    34da:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    34dc:	bf5c      	itt	pl
    34de:	f44f 7280 	movpl.w	r2, #256	; 0x100
    34e2:	f8c4 2304 	strpl.w	r2, [r4, #772]	; 0x304
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    34e6:	06db      	lsls	r3, r3, #27
    34e8:	bf44      	itt	mi
    34ea:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    34ee:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    34f2:	3510      	adds	r5, #16
    p_reg->TXD.MAXCNT = length;
    34f4:	2300      	movs	r3, #0
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    34f6:	f8c4 5544 	str.w	r5, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    34fa:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    34fe:	2301      	movs	r3, #1
    3500:	60a3      	str	r3, [r4, #8]
    3502:	60e3      	str	r3, [r4, #12]
UART_NRF_UARTE_DEVICE(0);
    3504:	4630      	mov	r0, r6
    3506:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return -EIO;
    350a:	f06f 0604 	mvn.w	r6, #4
UART_NRF_UARTE_DEVICE(0);
    350e:	e7f9      	b.n	3504 <uarte_0_init+0x16c>
    3510:	0bad0000 	.word	0x0bad0000
    3514:	4001f000 	.word	0x4001f000

00003518 <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
    3518:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    351a:	2301      	movs	r3, #1
    351c:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    351e:	4a11      	ldr	r2, [pc, #68]	; (3564 <compare_int_lock+0x4c>)
    3520:	f3bf 8f5b 	dmb	ish
    3524:	43dc      	mvns	r4, r3
    3526:	e852 1f00 	ldrex	r1, [r2]
    352a:	ea01 0c04 	and.w	ip, r1, r4
    352e:	e842 ce00 	strex	lr, ip, [r2]
    3532:	f1be 0f00 	cmp.w	lr, #0
    3536:	d1f6      	bne.n	3526 <compare_int_lock+0xe>
    3538:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    353c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    3540:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_int_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
    3544:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    3548:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    354c:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
    3550:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3554:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    3558:	420b      	tst	r3, r1
}
    355a:	bf14      	ite	ne
    355c:	2001      	movne	r0, #1
    355e:	2000      	moveq	r0, #0
    3560:	bd10      	pop	{r4, pc}
    3562:	bf00      	nop
    3564:	20000524 	.word	0x20000524

00003568 <sys_clock_timeout_handler>:
static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    3568:	4919      	ldr	r1, [pc, #100]	; (35d0 <sys_clock_timeout_handler+0x68>)
{
    356a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    356c:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
    356e:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    3572:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
    3574:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    3578:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    357c:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
    357e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    3582:	d222      	bcs.n	35ca <sys_clock_timeout_handler+0x62>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    3584:	4b13      	ldr	r3, [pc, #76]	; (35d4 <sys_clock_timeout_handler+0x6c>)
    3586:	681b      	ldr	r3, [r3, #0]
    3588:	0a1a      	lsrs	r2, r3, #8
    358a:	061b      	lsls	r3, r3, #24
    358c:	195e      	adds	r6, r3, r5
    358e:	4b12      	ldr	r3, [pc, #72]	; (35d8 <sys_clock_timeout_handler+0x70>)
    3590:	f142 0700 	adc.w	r7, r2, #0
    3594:	e9c3 6700 	strd	r6, r7, [r3]
		return true;
    3598:	2601      	movs	r6, #1
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    359a:	f002 fab5 	bl	5b08 <sys_clock_announce>
    return p_reg->CC[ch];
    359e:	00a3      	lsls	r3, r4, #2
    35a0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    35a4:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    35a8:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
    35ac:	42aa      	cmp	r2, r5
    35ae:	d10b      	bne.n	35c8 <sys_clock_timeout_handler+0x60>
		 * If anchor was updated we can enable same CC value to trigger
		 * interrupt after full cycle. Else set event in anchor update
		 * range. Since anchor was not updated we know that it's very
		 * far from mid point so setting is done without any protection.
		 */
		if (!anchor_updated) {
    35b0:	b91e      	cbnz	r6, 35ba <sys_clock_timeout_handler+0x52>
    p_reg->CC[ch] = cc_val;
    35b2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    35b6:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    35ba:	4b08      	ldr	r3, [pc, #32]	; (35dc <sys_clock_timeout_handler+0x74>)
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    35bc:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    35c0:	fa00 f404 	lsl.w	r4, r0, r4
    35c4:	f8c3 4344 	str.w	r4, [r3, #836]	; 0x344
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
    35c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return false;
    35ca:	2600      	movs	r6, #0
    35cc:	e7e5      	b.n	359a <sys_clock_timeout_handler+0x32>
    35ce:	bf00      	nop
    35d0:	20000298 	.word	0x20000298
    35d4:	20000528 	.word	0x20000528
    35d8:	20000280 	.word	0x20000280
    35dc:	40011000 	.word	0x40011000

000035e0 <compare_int_unlock>:
	if (key) {
    35e0:	b319      	cbz	r1, 362a <compare_int_unlock+0x4a>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    35e2:	f3bf 8f5b 	dmb	ish
		atomic_or(&int_mask, BIT(chan));
    35e6:	2301      	movs	r3, #1
    35e8:	4a10      	ldr	r2, [pc, #64]	; (362c <compare_int_unlock+0x4c>)
    35ea:	4083      	lsls	r3, r0
    35ec:	e852 1f00 	ldrex	r1, [r2]
    35f0:	4319      	orrs	r1, r3
    35f2:	e842 1c00 	strex	ip, r1, [r2]
    35f6:	f1bc 0f00 	cmp.w	ip, #0
    35fa:	d1f7      	bne.n	35ec <compare_int_unlock+0xc>
    35fc:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    3600:	4a0b      	ldr	r2, [pc, #44]	; (3630 <compare_int_unlock+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3602:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    3606:	4083      	lsls	r3, r0
    3608:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    360c:	4b09      	ldr	r3, [pc, #36]	; (3634 <compare_int_unlock+0x54>)
    360e:	f3bf 8f5b 	dmb	ish
    3612:	681b      	ldr	r3, [r3, #0]
    3614:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    3618:	fa23 f000 	lsr.w	r0, r3, r0
    361c:	07c3      	lsls	r3, r0, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    361e:	bf42      	ittt	mi
    3620:	4b05      	ldrmi	r3, [pc, #20]	; (3638 <compare_int_unlock+0x58>)
    3622:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    3626:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    362a:	4770      	bx	lr
    362c:	20000524 	.word	0x20000524
    3630:	40011000 	.word	0x40011000
    3634:	20000520 	.word	0x20000520
    3638:	e000e100 	.word	0xe000e100

0000363c <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    363c:	4b0d      	ldr	r3, [pc, #52]	; (3674 <z_nrf_rtc_timer_read+0x38>)
    363e:	6818      	ldr	r0, [r3, #0]
    3640:	0a01      	lsrs	r1, r0, #8
    3642:	0600      	lsls	r0, r0, #24
  __ASM volatile ("dmb 0xF":::"memory");
    3644:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
    3648:	4b0b      	ldr	r3, [pc, #44]	; (3678 <z_nrf_rtc_timer_read+0x3c>)
    364a:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    364e:	1818      	adds	r0, r3, r0
    3650:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    3654:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    3658:	d20a      	bcs.n	3670 <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    365a:	4b08      	ldr	r3, [pc, #32]	; (367c <z_nrf_rtc_timer_read+0x40>)
    365c:	e9d3 2300 	ldrd	r2, r3, [r3]
    3660:	4290      	cmp	r0, r2
    3662:	eb71 0303 	sbcs.w	r3, r1, r3
    3666:	d203      	bcs.n	3670 <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    3668:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    366c:	f141 0100 	adc.w	r1, r1, #0
}
    3670:	4770      	bx	lr
    3672:	bf00      	nop
    3674:	20000528 	.word	0x20000528
    3678:	40011000 	.word	0x40011000
    367c:	20000280 	.word	0x20000280

00003680 <compare_set>:
{
    3680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3684:	b085      	sub	sp, #20
    3686:	4616      	mov	r6, r2
    3688:	4698      	mov	r8, r3
    368a:	4605      	mov	r5, r0
	key = compare_int_lock(chan);
    368c:	f7ff ff44 	bl	3518 <compare_int_lock>
    3690:	9000      	str	r0, [sp, #0]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    3692:	f7ff ffd3 	bl	363c <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    3696:	42b0      	cmp	r0, r6
    3698:	eb71 0308 	sbcs.w	r3, r1, r8
    369c:	d278      	bcs.n	3790 <compare_set+0x110>
		if (target_time - curr_time > COUNTER_SPAN) {
    369e:	4b46      	ldr	r3, [pc, #280]	; (37b8 <compare_set+0x138>)
    36a0:	1a30      	subs	r0, r6, r0
    36a2:	eb68 0101 	sbc.w	r1, r8, r1
    36a6:	4298      	cmp	r0, r3
    36a8:	f171 0300 	sbcs.w	r3, r1, #0
    36ac:	f080 8081 	bcs.w	37b2 <compare_set+0x132>
		if (target_time != cc_data[chan].target_time) {
    36b0:	4b42      	ldr	r3, [pc, #264]	; (37bc <compare_set+0x13c>)
    36b2:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    36b6:	e9d3 ab02 	ldrd	sl, fp, [r3, #8]
    36ba:	45d8      	cmp	r8, fp
    36bc:	bf08      	it	eq
    36be:	4556      	cmpeq	r6, sl
    36c0:	d051      	beq.n	3766 <compare_set+0xe6>
    36c2:	ea4f 0985 	mov.w	r9, r5, lsl #2
    36c6:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    36ca:	f105 0750 	add.w	r7, r5, #80	; 0x50
    36ce:	f509 3988 	add.w	r9, r9, #69632	; 0x11000
    36d2:	00bf      	lsls	r7, r7, #2
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    36d4:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    36d8:	fa01 f305 	lsl.w	r3, r1, r5
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    36dc:	b2bf      	uxth	r7, r7
	return absolute_time & COUNTER_MAX;
    36de:	f026 427f 	bic.w	r2, r6, #4278190080	; 0xff000000
    36e2:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    36e6:	9301      	str	r3, [sp, #4]
    return p_reg->CC[ch];
    36e8:	f8d9 0540 	ldr.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    36ec:	4b34      	ldr	r3, [pc, #208]	; (37c0 <compare_set+0x140>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    36ee:	f507 3788 	add.w	r7, r7, #69632	; 0x11000
	uint32_t cc_val = abs_val & COUNTER_MAX;
    36f2:	4614      	mov	r4, r2
     return p_reg->COUNTER;
    36f4:	f8d3 1504 	ldr.w	r1, [r3, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    36f8:	1a40      	subs	r0, r0, r1
    36fa:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    36fe:	f021 4c7f 	bic.w	ip, r1, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    3702:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
    3704:	f8c9 c540 	str.w	ip, [r9, #1344]	; 0x540
    3708:	d107      	bne.n	371a <compare_set+0x9a>
    370a:	e9cd 2102 	strd	r2, r1, [sp, #8]
	z_impl_k_busy_wait(usec_to_wait);
    370e:	2013      	movs	r0, #19
    3710:	f003 fc54 	bl	6fbc <z_impl_k_busy_wait>
    3714:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
    3718:	4b29      	ldr	r3, [pc, #164]	; (37c0 <compare_set+0x140>)
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    371a:	f101 0c02 	add.w	ip, r1, #2
	return (a - b) & COUNTER_MAX;
    371e:	eba4 000c 	sub.w	r0, r4, ip
    3722:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
    3726:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    372a:	bf88      	it	hi
    372c:	4664      	movhi	r4, ip
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    372e:	2000      	movs	r0, #0
    3730:	6038      	str	r0, [r7, #0]
    3732:	6838      	ldr	r0, [r7, #0]
    p_reg->EVTENSET = mask;
    3734:	9801      	ldr	r0, [sp, #4]
    3736:	f8c3 0344 	str.w	r0, [r3, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    373a:	f024 407f 	bic.w	r0, r4, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    373e:	f8c9 0540 	str.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    3742:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    3746:	4281      	cmp	r1, r0
    3748:	d006      	beq.n	3758 <compare_set+0xd8>
	return (a - b) & COUNTER_MAX;
    374a:	1a20      	subs	r0, r4, r0
    374c:	3802      	subs	r0, #2
    374e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    3752:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    3756:	d819      	bhi.n	378c <compare_set+0x10c>
	return (a - b) & COUNTER_MAX;
    3758:	1aa4      	subs	r4, r4, r2
    375a:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
    375e:	eb14 0a06 	adds.w	sl, r4, r6
    3762:	f148 0b00 	adc.w	fp, r8, #0
	cc_data[chan].target_time = target_time;
    3766:	4915      	ldr	r1, [pc, #84]	; (37bc <compare_set+0x13c>)
	cc_data[chan].callback = handler;
    3768:	980e      	ldr	r0, [sp, #56]	; 0x38
	cc_data[chan].target_time = target_time;
    376a:	012b      	lsls	r3, r5, #4
    376c:	eb01 1205 	add.w	r2, r1, r5, lsl #4
    3770:	e9c2 ab02 	strd	sl, fp, [r2, #8]
	cc_data[chan].callback = handler;
    3774:	50c8      	str	r0, [r1, r3]
	cc_data[chan].user_context = user_data;
    3776:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    3778:	6053      	str	r3, [r2, #4]
	return ret;
    377a:	2400      	movs	r4, #0
	compare_int_unlock(chan, key);
    377c:	4628      	mov	r0, r5
    377e:	9900      	ldr	r1, [sp, #0]
    3780:	f7ff ff2e 	bl	35e0 <compare_int_unlock>
}
    3784:	4620      	mov	r0, r4
    3786:	b005      	add	sp, #20
    3788:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    378c:	4620      	mov	r0, r4
    378e:	e7b1      	b.n	36f4 <compare_set+0x74>
		atomic_or(&force_isr_mask, BIT(chan));
    3790:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    3792:	4a0c      	ldr	r2, [pc, #48]	; (37c4 <compare_set+0x144>)
    3794:	f3bf 8f5b 	dmb	ish
    3798:	40ab      	lsls	r3, r5
    379a:	e852 1f00 	ldrex	r1, [r2]
    379e:	4319      	orrs	r1, r3
    37a0:	e842 1000 	strex	r0, r1, [r2]
    37a4:	2800      	cmp	r0, #0
    37a6:	d1f8      	bne.n	379a <compare_set+0x11a>
    37a8:	f3bf 8f5b 	dmb	ish
    37ac:	46b2      	mov	sl, r6
    37ae:	46c3      	mov	fp, r8
    37b0:	e7d9      	b.n	3766 <compare_set+0xe6>
			return -EINVAL;
    37b2:	f06f 0415 	mvn.w	r4, #21
    37b6:	e7e1      	b.n	377c <compare_set+0xfc>
    37b8:	01000001 	.word	0x01000001
    37bc:	20000288 	.word	0x20000288
    37c0:	40011000 	.word	0x40011000
    37c4:	20000520 	.word	0x20000520

000037c8 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    37c8:	b573      	push	{r0, r1, r4, r5, r6, lr}
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    37ca:	4b19      	ldr	r3, [pc, #100]	; (3830 <sys_clock_driver_init+0x68>)
    p_reg->PRESCALER = val;
    37cc:	4d19      	ldr	r5, [pc, #100]	; (3834 <sys_clock_driver_init+0x6c>)
    37ce:	2400      	movs	r4, #0
    37d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    37d4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    37d8:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    37dc:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    37e0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    37e4:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    37e8:	4b13      	ldr	r3, [pc, #76]	; (3838 <sys_clock_driver_init+0x70>)
    37ea:	2602      	movs	r6, #2
    37ec:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    37f0:	2101      	movs	r1, #1
    37f2:	f8c5 6304 	str.w	r6, [r5, #772]	; 0x304
    37f6:	2011      	movs	r0, #17
    37f8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    37fc:	4622      	mov	r2, r4
    37fe:	f7fe fc53 	bl	20a8 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    3802:	2011      	movs	r0, #17
    3804:	f7fe fc1e 	bl	2044 <arch_irq_enable>

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    3808:	4a0c      	ldr	r2, [pc, #48]	; (383c <sys_clock_driver_init+0x74>)
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    380a:	2301      	movs	r3, #1
    380c:	60ab      	str	r3, [r5, #8]
    380e:	602b      	str	r3, [r5, #0]
    3810:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    3812:	4b0b      	ldr	r3, [pc, #44]	; (3840 <sys_clock_driver_init+0x78>)
    3814:	4a0b      	ldr	r2, [pc, #44]	; (3844 <sys_clock_driver_init+0x7c>)
    3816:	9300      	str	r3, [sp, #0]
    3818:	9401      	str	r4, [sp, #4]
    381a:	2300      	movs	r3, #0
    381c:	4620      	mov	r0, r4
    381e:	f7ff ff2f 	bl	3680 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    3822:	4630      	mov	r0, r6
    3824:	f7ff f8ac 	bl	2980 <z_nrf_clock_control_lf_on>

	return 0;
}
    3828:	4620      	mov	r0, r4
    382a:	b002      	add	sp, #8
    382c:	bd70      	pop	{r4, r5, r6, pc}
    382e:	bf00      	nop
    3830:	20000288 	.word	0x20000288
    3834:	40011000 	.word	0x40011000
    3838:	e000e100 	.word	0xe000e100
    383c:	20000524 	.word	0x20000524
    3840:	00003569 	.word	0x00003569
    3844:	007fffff 	.word	0x007fffff

00003848 <rtc_nrf_isr>:
{
    3848:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    384c:	4c35      	ldr	r4, [pc, #212]	; (3924 <rtc_nrf_isr+0xdc>)
    384e:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    3852:	079a      	lsls	r2, r3, #30
    3854:	d50b      	bpl.n	386e <rtc_nrf_isr+0x26>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3856:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    385a:	b143      	cbz	r3, 386e <rtc_nrf_isr+0x26>
		overflow_cnt++;
    385c:	4a32      	ldr	r2, [pc, #200]	; (3928 <rtc_nrf_isr+0xe0>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    385e:	2300      	movs	r3, #0
    3860:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
    3864:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    3868:	6813      	ldr	r3, [r2, #0]
    386a:	3301      	adds	r3, #1
    386c:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    386e:	f04f 0320 	mov.w	r3, #32
    3872:	f3ef 8211 	mrs	r2, BASEPRI
    3876:	f383 8812 	msr	BASEPRI_MAX, r3
    387a:	f3bf 8f6f 	isb	sy
    return p_reg->INTENSET & mask;
    387e:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    3882:	03db      	lsls	r3, r3, #15
    3884:	d512      	bpl.n	38ac <rtc_nrf_isr+0x64>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    3886:	f3bf 8f5b 	dmb	ish
    388a:	4b28      	ldr	r3, [pc, #160]	; (392c <rtc_nrf_isr+0xe4>)
    388c:	e853 1f00 	ldrex	r1, [r3]
    3890:	f021 0001 	bic.w	r0, r1, #1
    3894:	e843 0600 	strex	r6, r0, [r3]
    3898:	2e00      	cmp	r6, #0
    389a:	d1f7      	bne.n	388c <rtc_nrf_isr+0x44>
    389c:	f3bf 8f5b 	dmb	ish
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    38a0:	2900      	cmp	r1, #0
    38a2:	d136      	bne.n	3912 <rtc_nrf_isr+0xca>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    38a4:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
		if (result) {
    38a8:	2b00      	cmp	r3, #0
    38aa:	d132      	bne.n	3912 <rtc_nrf_isr+0xca>
{
    38ac:	2300      	movs	r3, #0
	__asm__ volatile(
    38ae:	f382 8811 	msr	BASEPRI, r2
    38b2:	f3bf 8f6f 	isb	sy
	if (channel_processing_check_and_clear(chan)) {
    38b6:	b34b      	cbz	r3, 390c <rtc_nrf_isr+0xc4>
		curr_time = z_nrf_rtc_timer_read();
    38b8:	f7ff fec0 	bl	363c <z_nrf_rtc_timer_read>
	__asm__ volatile(
    38bc:	f04f 0320 	mov.w	r3, #32
    38c0:	f3ef 8c11 	mrs	ip, BASEPRI
    38c4:	f383 8812 	msr	BASEPRI_MAX, r3
    38c8:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    38cc:	4b18      	ldr	r3, [pc, #96]	; (3930 <rtc_nrf_isr+0xe8>)
    38ce:	e9d3 6702 	ldrd	r6, r7, [r3, #8]
		if (curr_time >= expire_time) {
    38d2:	42b0      	cmp	r0, r6
    38d4:	eb71 0207 	sbcs.w	r2, r1, r7
    38d8:	f04f 0200 	mov.w	r2, #0
    38dc:	d320      	bcc.n	3920 <rtc_nrf_isr+0xd8>
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    38de:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    38e2:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
			user_context = cc_data[chan].user_context;
    38e6:	e9d3 1500 	ldrd	r1, r5, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    38ea:	e9c3 8902 	strd	r8, r9, [r3, #8]
			cc_data[chan].callback = NULL;
    38ee:	601a      	str	r2, [r3, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    38f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    38f4:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
	__asm__ volatile(
    38f8:	f38c 8811 	msr	BASEPRI, ip
    38fc:	f3bf 8f6f 	isb	sy
		if (handler) {
    3900:	b121      	cbz	r1, 390c <rtc_nrf_isr+0xc4>
			handler(chan, expire_time, user_context);
    3902:	9500      	str	r5, [sp, #0]
    3904:	4632      	mov	r2, r6
    3906:	463b      	mov	r3, r7
    3908:	2000      	movs	r0, #0
    390a:	4788      	blx	r1
}
    390c:	b003      	add	sp, #12
    390e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3912:	2300      	movs	r3, #0
    3914:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
    3918:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    391c:	2301      	movs	r3, #1
}
    391e:	e7c6      	b.n	38ae <rtc_nrf_isr+0x66>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    3920:	4611      	mov	r1, r2
    3922:	e7e9      	b.n	38f8 <rtc_nrf_isr+0xb0>
    3924:	40011000 	.word	0x40011000
    3928:	20000528 	.word	0x20000528
    392c:	20000520 	.word	0x20000520
    3930:	20000288 	.word	0x20000288

00003934 <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    3934:	1c43      	adds	r3, r0, #1
{
    3936:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    3938:	d021      	beq.n	397e <sys_clock_set_timeout+0x4a>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    393a:	2801      	cmp	r0, #1
    393c:	dd21      	ble.n	3982 <sys_clock_set_timeout+0x4e>
    393e:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    3942:	da20      	bge.n	3986 <sys_clock_set_timeout+0x52>
    3944:	1e44      	subs	r4, r0, #1
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    3946:	f7ff fe79 	bl	363c <z_nrf_rtc_timer_read>
    394a:	4b10      	ldr	r3, [pc, #64]	; (398c <sys_clock_set_timeout+0x58>)
    394c:	e9d3 1300 	ldrd	r1, r3, [r3]
    3950:	1a40      	subs	r0, r0, r1
		ticks = 0;
    3952:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    3956:	bf28      	it	cs
    3958:	2400      	movcs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    395a:	3001      	adds	r0, #1
    395c:	1902      	adds	r2, r0, r4
	uint64_t target_time = cyc + last_count;
    395e:	480c      	ldr	r0, [pc, #48]	; (3990 <sys_clock_set_timeout+0x5c>)
    3960:	4282      	cmp	r2, r0
    3962:	bf28      	it	cs
    3964:	4602      	movcs	r2, r0
    3966:	1852      	adds	r2, r2, r1
    3968:	f04f 0000 	mov.w	r0, #0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    396c:	4909      	ldr	r1, [pc, #36]	; (3994 <sys_clock_set_timeout+0x60>)
    396e:	9001      	str	r0, [sp, #4]
    3970:	9100      	str	r1, [sp, #0]
    3972:	f143 0300 	adc.w	r3, r3, #0
    3976:	f7ff fe83 	bl	3680 <compare_set>
}
    397a:	b002      	add	sp, #8
    397c:	bd10      	pop	{r4, pc}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    397e:	4804      	ldr	r0, [pc, #16]	; (3990 <sys_clock_set_timeout+0x5c>)
    3980:	e7e0      	b.n	3944 <sys_clock_set_timeout+0x10>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    3982:	2400      	movs	r4, #0
    3984:	e7df      	b.n	3946 <sys_clock_set_timeout+0x12>
    3986:	4c02      	ldr	r4, [pc, #8]	; (3990 <sys_clock_set_timeout+0x5c>)
    3988:	e7dd      	b.n	3946 <sys_clock_set_timeout+0x12>
    398a:	bf00      	nop
    398c:	20000298 	.word	0x20000298
    3990:	007fffff 	.word	0x007fffff
    3994:	00003569 	.word	0x00003569

00003998 <sys_clock_elapsed>:
{
    3998:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    399a:	f7ff fe4f 	bl	363c <z_nrf_rtc_timer_read>
    399e:	4b02      	ldr	r3, [pc, #8]	; (39a8 <sys_clock_elapsed+0x10>)
    39a0:	681b      	ldr	r3, [r3, #0]
}
    39a2:	1ac0      	subs	r0, r0, r3
    39a4:	bd08      	pop	{r3, pc}
    39a6:	bf00      	nop
    39a8:	20000298 	.word	0x20000298

000039ac <nrf52_errata_16>:
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            uint32_t var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    39ac:	f04f 4370 	mov.w	r3, #4026531840	; 0xf0000000
    39b0:	f893 2fe0 	ldrb.w	r2, [r3, #4064]	; 0xfe0
            uint32_t var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    39b4:	2a06      	cmp	r2, #6
    39b6:	d109      	bne.n	39cc <nrf52_errata_16+0x20>
            uint32_t var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
    39b8:	f8d3 3fe8 	ldr.w	r3, [r3, #4072]	; 0xfe8
    39bc:	f3c3 1303 	ubfx	r3, r3, #4, #4
    39c0:	3b03      	subs	r3, #3
    39c2:	2b04      	cmp	r3, #4
    39c4:	d802      	bhi.n	39cc <nrf52_errata_16+0x20>
    39c6:	4a02      	ldr	r2, [pc, #8]	; (39d0 <nrf52_errata_16+0x24>)
    39c8:	5cd0      	ldrb	r0, [r2, r3]
    39ca:	4770      	bx	lr
                    default:
                        return false;
                }
            }
        #endif
        return false;
    39cc:	2000      	movs	r0, #0
    #endif
}
    39ce:	4770      	bx	lr
    39d0:	000076cd 	.word	0x000076cd

000039d4 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    39d4:	4a02      	ldr	r2, [pc, #8]	; (39e0 <nvmc_wait+0xc>)
    39d6:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    39da:	2b00      	cmp	r3, #0
    39dc:	d0fb      	beq.n	39d6 <nvmc_wait+0x2>
}
    39de:	4770      	bx	lr
    39e0:	4001e000 	.word	0x4001e000

000039e4 <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
    39e4:	b510      	push	{r4, lr}
    #endif

    #if NRF52_ERRATA_12_ENABLE_WORKAROUND
        /* Workaround for Errata 12 "COMP: Reference ladder not correctly calibrated" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_12()){
    39e6:	f003 f8b0 	bl	6b4a <nrf52_errata_108>
    39ea:	b140      	cbz	r0, 39fe <SystemInit+0x1a>
            *(volatile uint32_t *)0x40013540 = (*(uint32_t *)0x10000324 & 0x00001F00) >> 8;
    39ec:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    39f0:	4a90      	ldr	r2, [pc, #576]	; (3c34 <SystemInit+0x250>)
    39f2:	f8d3 3324 	ldr.w	r3, [r3, #804]	; 0x324
    39f6:	f3c3 2304 	ubfx	r3, r3, #8, #5
    39fa:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
    #endif

    #if NRF52_ERRATA_16_ENABLE_WORKAROUND
        /* Workaround for Errata 16 "System: RAM may be corrupt on wakeup from CPU IDLE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_16()){
    39fe:	f7ff ffd5 	bl	39ac <nrf52_errata_16>
    3a02:	b110      	cbz	r0, 3a0a <SystemInit+0x26>
            *(volatile uint32_t *)0x4007C074 = 3131961357ul;
    3a04:	4b8c      	ldr	r3, [pc, #560]	; (3c38 <SystemInit+0x254>)
    3a06:	4a8d      	ldr	r2, [pc, #564]	; (3c3c <SystemInit+0x258>)
    3a08:	675a      	str	r2, [r3, #116]	; 0x74
    #endif

    #if NRF52_ERRATA_31_ENABLE_WORKAROUND
        /* Workaround for Errata 31 "CLOCK: Calibration values are not correctly loaded from FICR at reset" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_31()){
    3a0a:	f003 f89e 	bl	6b4a <nrf52_errata_108>
    3a0e:	b148      	cbz	r0, 3a24 <SystemInit+0x40>
            *(volatile uint32_t *)0x4000053C = ((*(volatile uint32_t *)0x10000244) & 0x0000E000) >> 13;
    3a10:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    3a14:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    3a18:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
    3a1c:	f3c3 3342 	ubfx	r3, r3, #13, #3
    3a20:	f8c2 353c 	str.w	r3, [r2, #1340]	; 0x53c
    #endif

    #if NRF52_ERRATA_32_ENABLE_WORKAROUND
        /* Workaround for Errata 32 "DIF: Debug session automatically enables TracePort pins" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_32()){
    3a24:	f7ff ffc2 	bl	39ac <nrf52_errata_16>
    3a28:	b130      	cbz	r0, 3a38 <SystemInit+0x54>
            CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
    3a2a:	4a85      	ldr	r2, [pc, #532]	; (3c40 <SystemInit+0x25c>)
    3a2c:	f8d2 30fc 	ldr.w	r3, [r2, #252]	; 0xfc
    3a30:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    3a34:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    3a38:	f003 f887 	bl	6b4a <nrf52_errata_108>
    3a3c:	b140      	cbz	r0, 3a50 <SystemInit+0x6c>
            NRF_CLOCK->EVENTS_DONE = 0;
    3a3e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3a42:	2200      	movs	r2, #0
    3a44:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    3a48:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    3a4c:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_37_ENABLE_WORKAROUND
        /* Workaround for Errata 37 "RADIO: Encryption engine is slow by default" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_37()){
    3a50:	f7ff ffac 	bl	39ac <nrf52_errata_16>
    3a54:	b120      	cbz	r0, 3a60 <SystemInit+0x7c>
            *(volatile uint32_t *)0x400005A0 = 0x3;
    3a56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3a5a:	2203      	movs	r2, #3
    3a5c:	f8c3 25a0 	str.w	r2, [r3, #1440]	; 0x5a0
    #endif

    #if NRF52_ERRATA_57_ENABLE_WORKAROUND
        /* Workaround for Errata 57 "NFCT: NFC Modulation amplitude" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_57()){
    3a60:	f7ff ffa4 	bl	39ac <nrf52_errata_16>
    3a64:	b160      	cbz	r0, 3a80 <SystemInit+0x9c>
            *(volatile uint32_t *)0x40005610 = 0x00000005;
    3a66:	4b77      	ldr	r3, [pc, #476]	; (3c44 <SystemInit+0x260>)
    3a68:	2205      	movs	r2, #5
    3a6a:	f8c3 2610 	str.w	r2, [r3, #1552]	; 0x610
            *(volatile uint32_t *)0x40005688 = 0x00000001;
    3a6e:	2201      	movs	r2, #1
    3a70:	f8c3 2688 	str.w	r2, [r3, #1672]	; 0x688
            *(volatile uint32_t *)0x40005618 = 0x00000000;
    3a74:	2200      	movs	r2, #0
    3a76:	f8c3 2618 	str.w	r2, [r3, #1560]	; 0x618
            *(volatile uint32_t *)0x40005614 = 0x0000003F;
    3a7a:	223f      	movs	r2, #63	; 0x3f
    3a7c:	f8c3 2614 	str.w	r2, [r3, #1556]	; 0x614
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            uint32_t var1;
            uint32_t var2;

            if (*(uint32_t *)0x10000130ul == 0xFFFFFFFF)
    3a80:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    3a84:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    3a88:	1c51      	adds	r1, r2, #1
            {
                var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    3a8a:	bf09      	itett	eq
    3a8c:	f04f 4370 	moveq.w	r3, #4026531840	; 0xf0000000
                var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
            }
            else
            {
                var1 = *(uint32_t *)0x10000130ul;
                var2 = *(uint32_t *)0x10000134ul;
    3a90:	f8d3 3134 	ldrne.w	r3, [r3, #308]	; 0x134
                var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    3a94:	f893 2fe0 	ldrbeq.w	r2, [r3, #4064]	; 0xfe0
                var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
    3a98:	f8d3 3fe8 	ldreq.w	r3, [r3, #4072]	; 0xfe8
    3a9c:	bf08      	it	eq
    3a9e:	f3c3 1303 	ubfxeq	r3, r3, #4, #4
            uint32_t var1 = *(uint32_t *)0x10000130ul;
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    3aa2:	2a06      	cmp	r2, #6
    3aa4:	d14d      	bne.n	3b42 <SystemInit+0x15e>
            {
                switch(var2)
    3aa6:	3b03      	subs	r3, #3
    3aa8:	2b04      	cmp	r3, #4
    3aaa:	d803      	bhi.n	3ab4 <SystemInit+0xd0>
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    3aac:	4a66      	ldr	r2, [pc, #408]	; (3c48 <SystemInit+0x264>)
    3aae:	5cd3      	ldrb	r3, [r2, r3]
    3ab0:	2b00      	cmp	r3, #0
    3ab2:	d046      	beq.n	3b42 <SystemInit+0x15e>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    3ab4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    3ab8:	4b64      	ldr	r3, [pc, #400]	; (3c4c <SystemInit+0x268>)
    3aba:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    3abe:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    3ac2:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    3ac6:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    3aca:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    3ace:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    3ad2:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    3ad6:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    3ada:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    3ade:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    3ae2:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    3ae6:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    3aea:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    3aee:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    3af2:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    3af6:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    3afa:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    3afe:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    3b02:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    3b06:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    3b0a:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    3b0e:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    3b12:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    3b16:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    3b1a:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    3b1e:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    3b22:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    3b26:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    3b2a:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    3b2e:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    3b32:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    3b36:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    3b3a:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    3b3e:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_108_ENABLE_WORKAROUND
        /* Workaround for Errata 108 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_108()){
    3b42:	f003 f802 	bl	6b4a <nrf52_errata_108>
    3b46:	b148      	cbz	r0, 3b5c <SystemInit+0x178>
            *(volatile uint32_t *)0x40000EE4ul = *(volatile uint32_t *)0x10000258ul & 0x0000004Ful;
    3b48:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    3b4c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    3b50:	f8d3 3258 	ldr.w	r3, [r3, #600]	; 0x258
    3b54:	f003 034f 	and.w	r3, r3, #79	; 0x4f
    3b58:	f8c2 3ee4 	str.w	r3, [r2, #3812]	; 0xee4
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    3b5c:	f002 fff5 	bl	6b4a <nrf52_errata_108>
    3b60:	b148      	cbz	r0, 3b76 <SystemInit+0x192>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    3b62:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3b66:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    3b6a:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    3b6c:	bf44      	itt	mi
    3b6e:	f06f 0201 	mvnmi.w	r2, #1
    3b72:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    3b76:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    3b7a:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    3b7e:	2a06      	cmp	r2, #6
    3b80:	d126      	bne.n	3bd0 <SystemInit+0x1ec>
            {
                switch(var2)
    3b82:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
    3b86:	3b03      	subs	r3, #3
    3b88:	2b04      	cmp	r3, #4
    3b8a:	d802      	bhi.n	3b92 <SystemInit+0x1ae>
    #endif

    #if NRF52_ERRATA_182_ENABLE_WORKAROUND
        /* Workaround for Errata 182 "RADIO: Fixes for anomalies #102, #106, and #107 do not take effect" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_182()){
    3b8c:	4a30      	ldr	r2, [pc, #192]	; (3c50 <SystemInit+0x26c>)
    3b8e:	5cd3      	ldrb	r3, [r2, r3]
    3b90:	b163      	cbz	r3, 3bac <SystemInit+0x1c8>
            *(volatile uint32_t *) 0x4000173C |= (0x1 << 10);
    3b92:	4a30      	ldr	r2, [pc, #192]	; (3c54 <SystemInit+0x270>)
    3b94:	f8d2 373c 	ldr.w	r3, [r2, #1852]	; 0x73c
    3b98:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    3b9c:	f8c2 373c 	str.w	r3, [r2, #1852]	; 0x73c
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    3ba0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    3ba4:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    3ba8:	2b06      	cmp	r3, #6
    3baa:	d111      	bne.n	3bd0 <SystemInit+0x1ec>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    3bac:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    3bb0:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
    3bb4:	3b03      	subs	r3, #3
    3bb6:	2b04      	cmp	r3, #4
    3bb8:	d802      	bhi.n	3bc0 <SystemInit+0x1dc>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    3bba:	4a27      	ldr	r2, [pc, #156]	; (3c58 <SystemInit+0x274>)
    3bbc:	5cd3      	ldrb	r3, [r2, r3]
    3bbe:	b13b      	cbz	r3, 3bd0 <SystemInit+0x1ec>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    3bc0:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    3bc4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    3bc8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3bcc:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    3bd0:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    3bd4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    3bd8:	2a00      	cmp	r2, #0
    3bda:	db03      	blt.n	3be4 <SystemInit+0x200>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    3bdc:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    3be0:	2b00      	cmp	r3, #0
    3be2:	da22      	bge.n	3c2a <SystemInit+0x246>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    3be4:	491d      	ldr	r1, [pc, #116]	; (3c5c <SystemInit+0x278>)
    3be6:	2301      	movs	r3, #1
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    3be8:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    3bec:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    3bf0:	2415      	movs	r4, #21
    nvmc_wait();
    3bf2:	f7ff feef 	bl	39d4 <nvmc_wait>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    3bf6:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    3bfa:	f7ff feeb 	bl	39d4 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    3bfe:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    3c02:	f7ff fee7 	bl	39d4 <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    3c06:	2300      	movs	r3, #0
    3c08:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    3c0c:	f7ff fee2 	bl	39d4 <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    3c10:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    3c14:	490a      	ldr	r1, [pc, #40]	; (3c40 <SystemInit+0x25c>)
    3c16:	4b12      	ldr	r3, [pc, #72]	; (3c60 <SystemInit+0x27c>)
    3c18:	68ca      	ldr	r2, [r1, #12]
    3c1a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    3c1e:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    3c20:	60cb      	str	r3, [r1, #12]
    3c22:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    3c26:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    3c28:	e7fd      	b.n	3c26 <SystemInit+0x242>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    3c2a:	4b0e      	ldr	r3, [pc, #56]	; (3c64 <SystemInit+0x280>)
    3c2c:	4a0e      	ldr	r2, [pc, #56]	; (3c68 <SystemInit+0x284>)
    3c2e:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
    3c30:	bd10      	pop	{r4, pc}
    3c32:	bf00      	nop
    3c34:	40013000 	.word	0x40013000
    3c38:	4007c000 	.word	0x4007c000
    3c3c:	baadf00d 	.word	0xbaadf00d
    3c40:	e000ed00 	.word	0xe000ed00
    3c44:	40005000 	.word	0x40005000
    3c48:	000076be 	.word	0x000076be
    3c4c:	4000c000 	.word	0x4000c000
    3c50:	000076c3 	.word	0x000076c3
    3c54:	40001000 	.word	0x40001000
    3c58:	000076c8 	.word	0x000076c8
    3c5c:	4001e000 	.word	0x4001e000
    3c60:	05fa0004 	.word	0x05fa0004
    3c64:	200000d4 	.word	0x200000d4
    3c68:	03d09000 	.word	0x03d09000

00003c6c <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    3c6c:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    3c6e:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    3c70:	6802      	ldr	r2, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    3c72:	fab2 f382 	clz	r3, r2
    3c76:	f1c3 031f 	rsb	r3, r3, #31
        if (idx < 0) {
    3c7a:	1c5e      	adds	r6, r3, #1
        idx = 31 - NRF_CLZ(prev_mask);
    3c7c:	b2dc      	uxtb	r4, r3
        if (idx < 0) {
    3c7e:	d014      	beq.n	3caa <nrfx_flag32_alloc+0x3e>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    3c80:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask & ~NRFX_BIT(idx);
    3c84:	fa05 f303 	lsl.w	r3, r5, r3
    3c88:	ea22 0303 	bic.w	r3, r2, r3
    3c8c:	e850 6f00 	ldrex	r6, [r0]
    3c90:	4296      	cmp	r6, r2
    3c92:	d104      	bne.n	3c9e <nrfx_flag32_alloc+0x32>
    3c94:	e840 3c00 	strex	ip, r3, [r0]
    3c98:	f1bc 0f00 	cmp.w	ip, #0
    3c9c:	d1f6      	bne.n	3c8c <nrfx_flag32_alloc+0x20>
    3c9e:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    3ca2:	d1e5      	bne.n	3c70 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
    3ca4:	4802      	ldr	r0, [pc, #8]	; (3cb0 <nrfx_flag32_alloc+0x44>)
    *p_flag = idx;
    3ca6:	700c      	strb	r4, [r1, #0]
}
    3ca8:	bd70      	pop	{r4, r5, r6, pc}
            return NRFX_ERROR_NO_MEM;
    3caa:	4802      	ldr	r0, [pc, #8]	; (3cb4 <nrfx_flag32_alloc+0x48>)
    3cac:	e7fc      	b.n	3ca8 <nrfx_flag32_alloc+0x3c>
    3cae:	bf00      	nop
    3cb0:	0bad0000 	.word	0x0bad0000
    3cb4:	0bad0002 	.word	0x0bad0002

00003cb8 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    3cb8:	6803      	ldr	r3, [r0, #0]
    3cba:	40cb      	lsrs	r3, r1
    3cbc:	07db      	lsls	r3, r3, #31
{
    3cbe:	b510      	push	{r4, lr}
    if ((NRFX_BIT(flag) & *p_mask))
    3cc0:	d415      	bmi.n	3cee <nrfx_flag32_free+0x36>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    3cc2:	2301      	movs	r3, #1
    3cc4:	fa03 f101 	lsl.w	r1, r3, r1
        prev_mask = *p_mask;
    3cc8:	6803      	ldr	r3, [r0, #0]
    3cca:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    3cce:	ea41 0203 	orr.w	r2, r1, r3
    3cd2:	e850 4f00 	ldrex	r4, [r0]
    3cd6:	429c      	cmp	r4, r3
    3cd8:	d104      	bne.n	3ce4 <nrfx_flag32_free+0x2c>
    3cda:	e840 2c00 	strex	ip, r2, [r0]
    3cde:	f1bc 0f00 	cmp.w	ip, #0
    3ce2:	d1f6      	bne.n	3cd2 <nrfx_flag32_free+0x1a>
    3ce4:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    3ce8:	d1ee      	bne.n	3cc8 <nrfx_flag32_free+0x10>

    return NRFX_SUCCESS;
    3cea:	4802      	ldr	r0, [pc, #8]	; (3cf4 <nrfx_flag32_free+0x3c>)
}
    3cec:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    3cee:	4802      	ldr	r0, [pc, #8]	; (3cf8 <nrfx_flag32_free+0x40>)
    3cf0:	e7fc      	b.n	3cec <nrfx_flag32_free+0x34>
    3cf2:	bf00      	nop
    3cf4:	0bad0000 	.word	0x0bad0000
    3cf8:	0bad0004 	.word	0x0bad0004

00003cfc <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    3cfc:	4b04      	ldr	r3, [pc, #16]	; (3d10 <nrfx_clock_init+0x14>)
    3cfe:	791a      	ldrb	r2, [r3, #4]
    3d00:	b922      	cbnz	r2, 3d0c <nrfx_clock_init+0x10>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    3d02:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
    3d04:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    3d06:	809a      	strh	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    3d08:	4802      	ldr	r0, [pc, #8]	; (3d14 <nrfx_clock_init+0x18>)
    3d0a:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    3d0c:	4802      	ldr	r0, [pc, #8]	; (3d18 <nrfx_clock_init+0x1c>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    3d0e:	4770      	bx	lr
    3d10:	2000052c 	.word	0x2000052c
    3d14:	0bad0000 	.word	0x0bad0000
    3d18:	0bad000c 	.word	0x0bad000c

00003d1c <nrfx_clock_start>:
    m_clock_cb.module_initialized = false;
    NRFX_LOG_INFO("Uninitialized.");
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    3d1c:	b530      	push	{r4, r5, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    3d1e:	b110      	cbz	r0, 3d26 <nrfx_clock_start+0xa>
    3d20:	2801      	cmp	r0, #1
    3d22:	d034      	beq.n	3d8e <nrfx_clock_start+0x72>
#endif
        default:
            NRFX_ASSERT(0);
            break;
    }
}
    3d24:	bd30      	pop	{r4, r5, pc}
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    3d26:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3d2a:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3d2e:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
    3d32:	03c9      	lsls	r1, r1, #15
    3d34:	d529      	bpl.n	3d8a <nrfx_clock_start+0x6e>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    3d36:	f002 0203 	and.w	r2, r2, #3
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    3d3a:	2a01      	cmp	r2, #1
    3d3c:	d125      	bne.n	3d8a <nrfx_clock_start+0x6e>
    p_reg->LFCLKSRC = (uint32_t)(source);
    3d3e:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3d42:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3d46:	2200      	movs	r2, #0
    3d48:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    3d4c:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->INTENSET = mask;
    3d50:	2202      	movs	r2, #2
    3d52:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    core_debug = CoreDebug->DEMCR;
    3d56:	4a13      	ldr	r2, [pc, #76]	; (3da4 <nrfx_clock_start+0x88>)
    3d58:	f8d2 00fc 	ldr.w	r0, [r2, #252]	; 0xfc
    CoreDebug->DEMCR = core_debug | CoreDebug_DEMCR_TRCENA_Msk;
    3d5c:	f040 7380 	orr.w	r3, r0, #16777216	; 0x1000000
    3d60:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
    dwt_ctrl = DWT->CTRL;
    3d64:	4b10      	ldr	r3, [pc, #64]	; (3da8 <nrfx_clock_start+0x8c>)
    3d66:	681c      	ldr	r4, [r3, #0]
    DWT->CTRL = dwt_ctrl | DWT_CTRL_CYCCNTENA_Msk;
    3d68:	f044 0101 	orr.w	r1, r4, #1
    3d6c:	6019      	str	r1, [r3, #0]
    cyccnt_inital = DWT->CYCCNT;
    3d6e:	685d      	ldr	r5, [r3, #4]
    while ((DWT->CYCCNT - cyccnt_inital) < ANOMALY_132_DELAY_CYCLES)
    3d70:	6859      	ldr	r1, [r3, #4]
    3d72:	1b49      	subs	r1, r1, r5
    3d74:	f5b1 5f0a 	cmp.w	r1, #8832	; 0x2280
    3d78:	d3fa      	bcc.n	3d70 <nrfx_clock_start+0x54>
    DWT->CTRL = dwt_ctrl;
    3d7a:	601c      	str	r4, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3d7c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    CoreDebug->DEMCR = core_debug;
    3d80:	f8c2 00fc 	str.w	r0, [r2, #252]	; 0xfc
    3d84:	2201      	movs	r2, #1
    3d86:	609a      	str	r2, [r3, #8]
}
    3d88:	e7cc      	b.n	3d24 <nrfx_clock_start+0x8>
    p_reg->LFCLKSRC = (uint32_t)(source);
    3d8a:	2200      	movs	r2, #0
    3d8c:	e7d7      	b.n	3d3e <nrfx_clock_start+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3d8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3d92:	2200      	movs	r2, #0
    3d94:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    3d98:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    3d9c:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3da0:	6018      	str	r0, [r3, #0]
}
    3da2:	e7bf      	b.n	3d24 <nrfx_clock_start+0x8>
    3da4:	e000ed00 	.word	0xe000ed00
    3da8:	e0001000 	.word	0xe0001000

00003dac <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    3dac:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    3dae:	b110      	cbz	r0, 3db6 <nrfx_clock_stop+0xa>
    3db0:	2801      	cmp	r0, #1
    3db2:	d017      	beq.n	3de4 <nrfx_clock_stop+0x38>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    3db4:	bd38      	pop	{r3, r4, r5, pc}
    p_reg->INTENCLR = mask;
    3db6:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
    3dba:	2302      	movs	r3, #2
    3dbc:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3dc0:	f8c4 0104 	str.w	r0, [r4, #260]	; 0x104
    3dc4:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3dc8:	2301      	movs	r3, #1
    3dca:	60e3      	str	r3, [r4, #12]
    3dcc:	f242 7510 	movw	r5, #10000	; 0x2710
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3dd0:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
    3dd4:	03db      	lsls	r3, r3, #15
    3dd6:	d5ed      	bpl.n	3db4 <nrfx_clock_stop+0x8>
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    3dd8:	2001      	movs	r0, #1
    3dda:	f002 fec5 	bl	6b68 <nrfx_busy_wait>
    3dde:	3d01      	subs	r5, #1
    3de0:	d1f6      	bne.n	3dd0 <nrfx_clock_stop+0x24>
    3de2:	e7e7      	b.n	3db4 <nrfx_clock_stop+0x8>
    p_reg->INTENCLR = mask;
    3de4:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3de8:	2300      	movs	r3, #0
    p_reg->INTENCLR = mask;
    3dea:	f8c4 0308 	str.w	r0, [r4, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3dee:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
    3df2:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3df6:	6060      	str	r0, [r4, #4]
    3df8:	f242 7510 	movw	r5, #10000	; 0x2710
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    3dfc:	f8d4 340c 	ldr.w	r3, [r4, #1036]	; 0x40c
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    3e00:	f8d4 240c 	ldr.w	r2, [r4, #1036]	; 0x40c
    3e04:	03d2      	lsls	r2, r2, #15
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    3e06:	f003 0301 	and.w	r3, r3, #1
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    3e0a:	d505      	bpl.n	3e18 <nrfx_clock_stop+0x6c>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    3e0c:	b123      	cbz	r3, 3e18 <nrfx_clock_stop+0x6c>
    3e0e:	2001      	movs	r0, #1
    3e10:	f002 feaa 	bl	6b68 <nrfx_busy_wait>
    3e14:	3d01      	subs	r5, #1
    3e16:	d1f1      	bne.n	3dfc <nrfx_clock_stop+0x50>
            m_clock_cb.hfclk_started = false;
    3e18:	4b01      	ldr	r3, [pc, #4]	; (3e20 <nrfx_clock_stop+0x74>)
    3e1a:	2200      	movs	r2, #0
    3e1c:	715a      	strb	r2, [r3, #5]
    3e1e:	e7c9      	b.n	3db4 <nrfx_clock_stop+0x8>
    3e20:	2000052c 	.word	0x2000052c

00003e24 <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3e24:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    3e28:	b510      	push	{r4, lr}
    3e2a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    3e2e:	b16a      	cbz	r2, 3e4c <nrfx_power_clock_irq_handler+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3e30:	2200      	movs	r2, #0
    3e32:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    3e36:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    3e3a:	2201      	movs	r2, #1
    3e3c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    3e40:	4b11      	ldr	r3, [pc, #68]	; (3e88 <nrfx_power_clock_irq_handler+0x64>)
    3e42:	7958      	ldrb	r0, [r3, #5]
    3e44:	b910      	cbnz	r0, 3e4c <nrfx_power_clock_irq_handler+0x28>
        {
            m_clock_cb.hfclk_started = true;
    3e46:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    3e48:	681b      	ldr	r3, [r3, #0]
    3e4a:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3e4c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3e50:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    3e54:	b172      	cbz	r2, 3e74 <nrfx_power_clock_irq_handler+0x50>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3e56:	2200      	movs	r2, #0
    3e58:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    3e5c:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    3e60:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3e64:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    3e68:	0792      	lsls	r2, r2, #30
    3e6a:	d104      	bne.n	3e76 <nrfx_power_clock_irq_handler+0x52>
    p_reg->LFCLKSRC = (uint32_t)(source);
    3e6c:	2201      	movs	r2, #1
    3e6e:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3e72:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    3e74:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
    3e76:	2202      	movs	r2, #2
    3e78:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    3e7c:	4b02      	ldr	r3, [pc, #8]	; (3e88 <nrfx_power_clock_irq_handler+0x64>)
}
    3e7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    3e82:	681b      	ldr	r3, [r3, #0]
    3e84:	2001      	movs	r0, #1
    3e86:	4718      	bx	r3
    3e88:	2000052c 	.word	0x2000052c

00003e8c <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    3e8c:	4b03      	ldr	r3, [pc, #12]	; (3e9c <pin_in_use_by_te+0x10>)
    3e8e:	3008      	adds	r0, #8
    3e90:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    3e94:	f3c0 1040 	ubfx	r0, r0, #5, #1
    3e98:	4770      	bx	lr
    3e9a:	bf00      	nop
    3e9c:	200000d8 	.word	0x200000d8

00003ea0 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    3ea0:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    3ea2:	f100 0308 	add.w	r3, r0, #8
    3ea6:	4c0c      	ldr	r4, [pc, #48]	; (3ed8 <call_handler+0x38>)
    3ea8:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    3eac:	05da      	lsls	r2, r3, #23
{
    3eae:	4605      	mov	r5, r0
    3eb0:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    3eb2:	d507      	bpl.n	3ec4 <call_handler+0x24>
    3eb4:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    3eb8:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    3ebc:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    3ec0:	6852      	ldr	r2, [r2, #4]
    3ec2:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    3ec4:	68a3      	ldr	r3, [r4, #8]
    3ec6:	b12b      	cbz	r3, 3ed4 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    3ec8:	68e2      	ldr	r2, [r4, #12]
    3eca:	4631      	mov	r1, r6
    3ecc:	4628      	mov	r0, r5
    }
}
    3ece:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    3ed2:	4718      	bx	r3
}
    3ed4:	bd70      	pop	{r4, r5, r6, pc}
    3ed6:	bf00      	nop
    3ed8:	200000d8 	.word	0x200000d8

00003edc <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    3edc:	4a12      	ldr	r2, [pc, #72]	; (3f28 <release_handler+0x4c>)
    3ede:	3008      	adds	r0, #8
{
    3ee0:	b410      	push	{r4}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    3ee2:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
    3ee6:	05d9      	lsls	r1, r3, #23
    3ee8:	d51b      	bpl.n	3f22 <release_handler+0x46>
    3eea:	f3c3 2143 	ubfx	r1, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    3eee:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    3ef2:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    3ef6:	f102 0410 	add.w	r4, r2, #16
    3efa:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    3efc:	f834 3b02 	ldrh.w	r3, [r4], #2
    3f00:	f413 7f80 	tst.w	r3, #256	; 0x100
    3f04:	d003      	beq.n	3f0e <release_handler+0x32>
    3f06:	f3c3 2343 	ubfx	r3, r3, #9, #4
    3f0a:	4299      	cmp	r1, r3
    3f0c:	d009      	beq.n	3f22 <release_handler+0x46>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    3f0e:	3001      	adds	r0, #1
    3f10:	2820      	cmp	r0, #32
    3f12:	d1f3      	bne.n	3efc <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    3f14:	2300      	movs	r3, #0
    3f16:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    3f1a:	4804      	ldr	r0, [pc, #16]	; (3f2c <release_handler+0x50>)
}
    3f1c:	bc10      	pop	{r4}
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    3f1e:	f7ff becb 	b.w	3cb8 <nrfx_flag32_free>
}
    3f22:	bc10      	pop	{r4}
    3f24:	4770      	bx	lr
    3f26:	bf00      	nop
    3f28:	200000d8 	.word	0x200000d8
    3f2c:	2000012c 	.word	0x2000012c

00003f30 <pin_handler_trigger_uninit>:
{
    3f30:	b538      	push	{r3, r4, r5, lr}
    3f32:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    3f34:	f7ff ffaa 	bl	3e8c <pin_in_use_by_te>
    3f38:	4c09      	ldr	r4, [pc, #36]	; (3f60 <pin_handler_trigger_uninit+0x30>)
    3f3a:	f102 0508 	add.w	r5, r2, #8
    3f3e:	b140      	cbz	r0, 3f52 <pin_handler_trigger_uninit+0x22>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3f40:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    3f44:	4907      	ldr	r1, [pc, #28]	; (3f64 <pin_handler_trigger_uninit+0x34>)
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    3f46:	0b5b      	lsrs	r3, r3, #13
    3f48:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    3f4c:	2000      	movs	r0, #0
    3f4e:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    release_handler(pin);
    3f52:	4610      	mov	r0, r2
    3f54:	f7ff ffc2 	bl	3edc <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    3f58:	2300      	movs	r3, #0
    3f5a:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    3f5e:	bd38      	pop	{r3, r4, r5, pc}
    3f60:	200000d8 	.word	0x200000d8
    3f64:	40006000 	.word	0x40006000

00003f68 <nrfx_gpiote_input_configure>:
{
    3f68:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    3f6c:	4604      	mov	r4, r0
    3f6e:	461e      	mov	r6, r3
    if (p_input_config)
    3f70:	b309      	cbz	r1, 3fb6 <nrfx_gpiote_input_configure+0x4e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3f72:	4f4d      	ldr	r7, [pc, #308]	; (40a8 <nrfx_gpiote_input_configure+0x140>)
    3f74:	f100 0808 	add.w	r8, r0, #8
    3f78:	f837 5018 	ldrh.w	r5, [r7, r8, lsl #1]
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    3f7c:	07ab      	lsls	r3, r5, #30
    3f7e:	d506      	bpl.n	3f8e <nrfx_gpiote_input_configure+0x26>
    3f80:	f7ff ff84 	bl	3e8c <pin_in_use_by_te>
        if (pin_is_task_output(pin))
    3f84:	b118      	cbz	r0, 3f8e <nrfx_gpiote_input_configure+0x26>
            return NRFX_ERROR_INVALID_PARAM;
    3f86:	4849      	ldr	r0, [pc, #292]	; (40ac <nrfx_gpiote_input_configure+0x144>)
}
    3f88:	b002      	add	sp, #8
    3f8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    *p_pin = pin_number & 0x1F;
    3f8e:	f004 001f 	and.w	r0, r4, #31
    3f92:	0080      	lsls	r0, r0, #2
    3f94:	f100 40a0 	add.w	r0, r0, #1342177280	; 0x50000000
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    3f98:	7809      	ldrb	r1, [r1, #0]
    uint32_t cnf = reg->PIN_CNF[pin_number];
    3f9a:	f8d0 3700 	ldr.w	r3, [r0, #1792]	; 0x700
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    3f9e:	f025 0502 	bic.w	r5, r5, #2
    cnf &= ~to_update;
    3fa2:	f023 030f 	bic.w	r3, r3, #15
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    3fa6:	f045 0501 	orr.w	r5, r5, #1
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    3faa:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
    3fae:	f827 5018 	strh.w	r5, [r7, r8, lsl #1]
    reg->PIN_CNF[pin_number] = cnf;
    3fb2:	f8c0 3700 	str.w	r3, [r0, #1792]	; 0x700
    if (p_trigger_config)
    3fb6:	b192      	cbz	r2, 3fde <nrfx_gpiote_input_configure+0x76>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3fb8:	4b3b      	ldr	r3, [pc, #236]	; (40a8 <nrfx_gpiote_input_configure+0x140>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    3fba:	7815      	ldrb	r5, [r2, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    3fbc:	6852      	ldr	r2, [r2, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3fbe:	f104 0008 	add.w	r0, r4, #8
    3fc2:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
        if (pin_is_output(pin))
    3fc6:	078f      	lsls	r7, r1, #30
    3fc8:	d50c      	bpl.n	3fe4 <nrfx_gpiote_input_configure+0x7c>
            if (use_evt)
    3fca:	2a00      	cmp	r2, #0
    3fcc:	d1db      	bne.n	3f86 <nrfx_gpiote_input_configure+0x1e>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    3fce:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    3fd2:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    3fd6:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
    3fda:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    if (p_handler_config)
    3fde:	bbce      	cbnz	r6, 4054 <nrfx_gpiote_input_configure+0xec>
    return NRFX_SUCCESS;
    3fe0:	4833      	ldr	r0, [pc, #204]	; (40b0 <nrfx_gpiote_input_configure+0x148>)
    3fe2:	e7d1      	b.n	3f88 <nrfx_gpiote_input_configure+0x20>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    3fe4:	f021 0120 	bic.w	r1, r1, #32
    3fe8:	04c9      	lsls	r1, r1, #19
    3fea:	0cc9      	lsrs	r1, r1, #19
    3fec:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
            if (use_evt)
    3ff0:	2a00      	cmp	r2, #0
    3ff2:	d0ec      	beq.n	3fce <nrfx_gpiote_input_configure+0x66>
                if (!edge)
    3ff4:	2d03      	cmp	r5, #3
    3ff6:	d8c6      	bhi.n	3f86 <nrfx_gpiote_input_configure+0x1e>
                uint8_t ch = *p_trigger_config->p_in_channel;
    3ff8:	7817      	ldrb	r7, [r2, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    3ffa:	b92d      	cbnz	r5, 4008 <nrfx_gpiote_input_configure+0xa0>
    3ffc:	4a2d      	ldr	r2, [pc, #180]	; (40b4 <nrfx_gpiote_input_configure+0x14c>)
    3ffe:	f507 71a2 	add.w	r1, r7, #324	; 0x144
    4002:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    4006:	e7e2      	b.n	3fce <nrfx_gpiote_input_configure+0x66>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    4008:	00ba      	lsls	r2, r7, #2
    400a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    400e:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    4012:	ea41 3147 	orr.w	r1, r1, r7, lsl #13
    4016:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    401a:	f02c 0c03 	bic.w	ip, ip, #3
    401e:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    4022:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    4026:	f42c 3c47 	bic.w	ip, ip, #203776	; 0x31c00
    402a:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
    402e:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4032:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    4036:	ea4f 2c04 	mov.w	ip, r4, lsl #8
    403a:	f40c 5cf8 	and.w	ip, ip, #7936	; 0x1f00
    403e:	ea4e 4e05 	orr.w	lr, lr, r5, lsl #16
    4042:	ea4c 0c0e 	orr.w	ip, ip, lr
    4046:	f041 0120 	orr.w	r1, r1, #32
    404a:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
    404e:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
    4052:	e7bc      	b.n	3fce <nrfx_gpiote_input_configure+0x66>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    4054:	e9d6 7600 	ldrd	r7, r6, [r6]
    release_handler(pin);
    4058:	4620      	mov	r0, r4
    405a:	f7ff ff3f 	bl	3edc <release_handler>
    if (!handler)
    405e:	2f00      	cmp	r7, #0
    4060:	d0be      	beq.n	3fe0 <nrfx_gpiote_input_configure+0x78>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    4062:	4d11      	ldr	r5, [pc, #68]	; (40a8 <nrfx_gpiote_input_configure+0x140>)
    4064:	682b      	ldr	r3, [r5, #0]
    4066:	429f      	cmp	r7, r3
    4068:	d104      	bne.n	4074 <nrfx_gpiote_input_configure+0x10c>
    406a:	686b      	ldr	r3, [r5, #4]
    406c:	429e      	cmp	r6, r3
    406e:	d101      	bne.n	4074 <nrfx_gpiote_input_configure+0x10c>
    4070:	2200      	movs	r2, #0
    4072:	e009      	b.n	4088 <nrfx_gpiote_input_configure+0x120>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    4074:	4810      	ldr	r0, [pc, #64]	; (40b8 <nrfx_gpiote_input_configure+0x150>)
    4076:	f10d 0107 	add.w	r1, sp, #7
    407a:	f7ff fdf7 	bl	3c6c <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    407e:	4b0c      	ldr	r3, [pc, #48]	; (40b0 <nrfx_gpiote_input_configure+0x148>)
    4080:	4298      	cmp	r0, r3
    4082:	d181      	bne.n	3f88 <nrfx_gpiote_input_configure+0x20>
        handler_id = (int32_t)id;
    4084:	f89d 2007 	ldrb.w	r2, [sp, #7]
    m_cb.handlers[handler_id].handler = handler;
    4088:	f845 7032 	str.w	r7, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    408c:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    4090:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    4092:	605e      	str	r6, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    4094:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    4098:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    409c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    40a0:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    40a4:	e79c      	b.n	3fe0 <nrfx_gpiote_input_configure+0x78>
    40a6:	bf00      	nop
    40a8:	200000d8 	.word	0x200000d8
    40ac:	0bad0004 	.word	0x0bad0004
    40b0:	0bad0000 	.word	0x0bad0000
    40b4:	40006000 	.word	0x40006000
    40b8:	2000012c 	.word	0x2000012c

000040bc <nrfx_gpiote_output_configure>:
{
    40bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    40be:	4604      	mov	r4, r0
    if (p_config)
    40c0:	b371      	cbz	r1, 4120 <nrfx_gpiote_output_configure+0x64>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    40c2:	4e37      	ldr	r6, [pc, #220]	; (41a0 <nrfx_gpiote_output_configure+0xe4>)
    40c4:	f100 0708 	add.w	r7, r0, #8
    40c8:	f836 5017 	ldrh.w	r5, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    40cc:	07ab      	lsls	r3, r5, #30
    40ce:	d404      	bmi.n	40da <nrfx_gpiote_output_configure+0x1e>
    40d0:	f7ff fedc 	bl	3e8c <pin_in_use_by_te>
    40d4:	b108      	cbz	r0, 40da <nrfx_gpiote_output_configure+0x1e>
    return NRFX_SUCCESS;
    40d6:	4833      	ldr	r0, [pc, #204]	; (41a4 <nrfx_gpiote_output_configure+0xe8>)
}
    40d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    40da:	f015 0f1c 	tst.w	r5, #28
    40de:	784b      	ldrb	r3, [r1, #1]
    40e0:	d001      	beq.n	40e6 <nrfx_gpiote_output_configure+0x2a>
    40e2:	2b01      	cmp	r3, #1
    40e4:	d0f7      	beq.n	40d6 <nrfx_gpiote_output_configure+0x1a>
    *p_pin = pin_number & 0x1F;
    40e6:	f004 001f 	and.w	r0, r4, #31
    40ea:	0080      	lsls	r0, r0, #2
    40ec:	f100 40a0 	add.w	r0, r0, #1342177280	; 0x50000000
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    40f0:	f891 e000 	ldrb.w	lr, [r1]
    uint32_t cnf = reg->PIN_CNF[pin_number];
    40f4:	f8d0 c700 	ldr.w	ip, [r0, #1792]	; 0x700
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    40f8:	7889      	ldrb	r1, [r1, #2]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    40fa:	005b      	lsls	r3, r3, #1
    cnf &= ~to_update;
    40fc:	f42c 6ce1 	bic.w	ip, ip, #1800	; 0x708
    4100:	ea43 230e 	orr.w	r3, r3, lr, lsl #8
    4104:	f02c 0c07 	bic.w	ip, ip, #7
    4108:	ea43 030c 	orr.w	r3, r3, ip
    410c:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    4110:	f045 0503 	orr.w	r5, r5, #3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    4114:	f043 0301 	orr.w	r3, r3, #1
    4118:	f826 5017 	strh.w	r5, [r6, r7, lsl #1]
    reg->PIN_CNF[pin_number] = cnf;
    411c:	f8c0 3700 	str.w	r3, [r0, #1792]	; 0x700
    if (p_task_config)
    4120:	b90a      	cbnz	r2, 4126 <nrfx_gpiote_output_configure+0x6a>
    return NRFX_SUCCESS;
    4122:	4821      	ldr	r0, [pc, #132]	; (41a8 <nrfx_gpiote_output_configure+0xec>)
    4124:	e7d8      	b.n	40d8 <nrfx_gpiote_output_configure+0x1c>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4126:	4e1e      	ldr	r6, [pc, #120]	; (41a0 <nrfx_gpiote_output_configure+0xe4>)
    4128:	f104 0708 	add.w	r7, r4, #8
    412c:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    4130:	0783      	lsls	r3, r0, #30
    4132:	d5d0      	bpl.n	40d6 <nrfx_gpiote_output_configure+0x1a>
        uint32_t ch = p_task_config->task_ch;
    4134:	f892 c000 	ldrb.w	ip, [r2]
    p_reg->CONFIG[idx] = 0;
    4138:	4661      	mov	r1, ip
    413a:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    413c:	f020 0020 	bic.w	r0, r0, #32
    4140:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    4144:	04c0      	lsls	r0, r0, #19
    4146:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    414a:	0cc0      	lsrs	r0, r0, #19
    414c:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    4150:	2300      	movs	r3, #0
    4152:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    4156:	7855      	ldrb	r5, [r2, #1]
    4158:	2d00      	cmp	r5, #0
    415a:	d0e2      	beq.n	4122 <nrfx_gpiote_output_configure+0x66>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    415c:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    4160:	7892      	ldrb	r2, [r2, #2]
    4162:	f423 1398 	bic.w	r3, r3, #1245184	; 0x130000
    4166:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    416a:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    416e:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    4172:	0223      	lsls	r3, r4, #8
    4174:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    4178:	042d      	lsls	r5, r5, #16
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    417a:	ea43 030e 	orr.w	r3, r3, lr
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    417e:	f405 3540 	and.w	r5, r5, #196608	; 0x30000
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    4182:	0512      	lsls	r2, r2, #20
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4184:	432b      	orrs	r3, r5
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    4186:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    418a:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    418e:	4313      	orrs	r3, r2
    4190:	f040 0020 	orr.w	r0, r0, #32
    4194:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    4198:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    419c:	e7c1      	b.n	4122 <nrfx_gpiote_output_configure+0x66>
    419e:	bf00      	nop
    41a0:	200000d8 	.word	0x200000d8
    41a4:	0bad0004 	.word	0x0bad0004
    41a8:	0bad0000 	.word	0x0bad0000

000041ac <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    41ac:	4b01      	ldr	r3, [pc, #4]	; (41b4 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    41ae:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    41b2:	4770      	bx	lr
    41b4:	200000d8 	.word	0x200000d8

000041b8 <nrfx_gpiote_channel_get>:
{
    41b8:	b508      	push	{r3, lr}
    41ba:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    41bc:	f7ff fe66 	bl	3e8c <pin_in_use_by_te>
    41c0:	b138      	cbz	r0, 41d2 <nrfx_gpiote_channel_get+0x1a>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    41c2:	4b05      	ldr	r3, [pc, #20]	; (41d8 <nrfx_gpiote_channel_get+0x20>)
        return NRFX_SUCCESS;
    41c4:	4805      	ldr	r0, [pc, #20]	; (41dc <nrfx_gpiote_channel_get+0x24>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    41c6:	3208      	adds	r2, #8
    41c8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    41cc:	0b5b      	lsrs	r3, r3, #13
    41ce:	700b      	strb	r3, [r1, #0]
}
    41d0:	bd08      	pop	{r3, pc}
        return NRFX_ERROR_INVALID_PARAM;
    41d2:	4803      	ldr	r0, [pc, #12]	; (41e0 <nrfx_gpiote_channel_get+0x28>)
    41d4:	e7fc      	b.n	41d0 <nrfx_gpiote_channel_get+0x18>
    41d6:	bf00      	nop
    41d8:	200000d8 	.word	0x200000d8
    41dc:	0bad0000 	.word	0x0bad0000
    41e0:	0bad0004 	.word	0x0bad0004

000041e4 <nrfx_gpiote_init>:
{
    41e4:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    41e6:	4c0f      	ldr	r4, [pc, #60]	; (4224 <nrfx_gpiote_init+0x40>)
    41e8:	f894 5058 	ldrb.w	r5, [r4, #88]	; 0x58
    41ec:	b9bd      	cbnz	r5, 421e <nrfx_gpiote_init+0x3a>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    41ee:	2240      	movs	r2, #64	; 0x40
    41f0:	4629      	mov	r1, r5
    41f2:	f104 0010 	add.w	r0, r4, #16
    41f6:	f001 ff23 	bl	6040 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    41fa:	2006      	movs	r0, #6
    41fc:	f7fd ff22 	bl	2044 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4200:	4b09      	ldr	r3, [pc, #36]	; (4228 <nrfx_gpiote_init+0x44>)
    return err_code;
    4202:	480a      	ldr	r0, [pc, #40]	; (422c <nrfx_gpiote_init+0x48>)
    4204:	f8c3 517c 	str.w	r5, [r3, #380]	; 0x17c
    4208:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    420c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    4210:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    4214:	2301      	movs	r3, #1
    4216:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    421a:	6563      	str	r3, [r4, #84]	; 0x54
}
    421c:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    421e:	4804      	ldr	r0, [pc, #16]	; (4230 <nrfx_gpiote_init+0x4c>)
    4220:	e7fc      	b.n	421c <nrfx_gpiote_init+0x38>
    4222:	bf00      	nop
    4224:	200000d8 	.word	0x200000d8
    4228:	40006000 	.word	0x40006000
    422c:	0bad0000 	.word	0x0bad0000
    4230:	0bad0005 	.word	0x0bad0005

00004234 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    4234:	4b03      	ldr	r3, [pc, #12]	; (4244 <nrfx_gpiote_is_init+0x10>)
    4236:	f893 0058 	ldrb.w	r0, [r3, #88]	; 0x58
}
    423a:	3800      	subs	r0, #0
    423c:	bf18      	it	ne
    423e:	2001      	movne	r0, #1
    4240:	4770      	bx	lr
    4242:	bf00      	nop
    4244:	200000d8 	.word	0x200000d8

00004248 <nrfx_gpiote_channel_free>:
{
    4248:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    424a:	4801      	ldr	r0, [pc, #4]	; (4250 <nrfx_gpiote_channel_free+0x8>)
    424c:	f7ff bd34 	b.w	3cb8 <nrfx_flag32_free>
    4250:	20000128 	.word	0x20000128

00004254 <nrfx_gpiote_channel_alloc>:
{
    4254:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    4256:	4801      	ldr	r0, [pc, #4]	; (425c <nrfx_gpiote_channel_alloc+0x8>)
    4258:	f7ff bd08 	b.w	3c6c <nrfx_flag32_alloc>
    425c:	20000128 	.word	0x20000128

00004260 <nrfx_gpiote_trigger_enable>:
{
    4260:	b510      	push	{r4, lr}
    4262:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    4264:	f7ff fe12 	bl	3e8c <pin_in_use_by_te>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4268:	f102 0408 	add.w	r4, r2, #8
    426c:	4b1c      	ldr	r3, [pc, #112]	; (42e0 <nrfx_gpiote_trigger_enable+0x80>)
    426e:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    4272:	b1e0      	cbz	r0, 42ae <nrfx_gpiote_trigger_enable+0x4e>
    4274:	f013 0402 	ands.w	r4, r3, #2
    4278:	d119      	bne.n	42ae <nrfx_gpiote_trigger_enable+0x4e>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    427a:	0b5b      	lsrs	r3, r3, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    427c:	009a      	lsls	r2, r3, #2
    return ((uint32_t)p_reg + event);
    427e:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
    4282:	f500 40c2 	add.w	r0, r0, #24832	; 0x6100
    4286:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    428a:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    428e:	6004      	str	r4, [r0, #0]
    4290:	6800      	ldr	r0, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    4292:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    4296:	f040 0001 	orr.w	r0, r0, #1
    429a:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
        if (int_enable)
    429e:	b129      	cbz	r1, 42ac <nrfx_gpiote_trigger_enable+0x4c>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    42a0:	2201      	movs	r2, #1
    42a2:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->INTENSET = mask;
    42a6:	4a0f      	ldr	r2, [pc, #60]	; (42e4 <nrfx_gpiote_trigger_enable+0x84>)
    42a8:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    42ac:	bd10      	pop	{r4, pc}
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    42ae:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    42b2:	2b04      	cmp	r3, #4
    42b4:	d010      	beq.n	42d8 <nrfx_gpiote_trigger_enable+0x78>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    42b6:	2b05      	cmp	r3, #5
    42b8:	d010      	beq.n	42dc <nrfx_gpiote_trigger_enable+0x7c>
    return p_reg->IN;
    42ba:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    42be:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
    *p_pin = pin_number & 0x1F;
    42c2:	f002 031f 	and.w	r3, r2, #31
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    42c6:	40d9      	lsrs	r1, r3
    42c8:	f001 0101 	and.w	r1, r1, #1
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    42cc:	3102      	adds	r1, #2
}
    42ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    42d2:	4610      	mov	r0, r2
    42d4:	f002 bc54 	b.w	6b80 <nrf_gpio_cfg_sense_set>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    42d8:	2103      	movs	r1, #3
    42da:	e7f8      	b.n	42ce <nrfx_gpiote_trigger_enable+0x6e>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    42dc:	2102      	movs	r1, #2
    42de:	e7f6      	b.n	42ce <nrfx_gpiote_trigger_enable+0x6e>
    42e0:	200000d8 	.word	0x200000d8
    42e4:	40006000 	.word	0x40006000

000042e8 <nrfx_gpiote_trigger_disable>:
{
    42e8:	b508      	push	{r3, lr}
    42ea:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    42ec:	f7ff fdce 	bl	3e8c <pin_in_use_by_te>
    42f0:	b1c0      	cbz	r0, 4324 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    42f2:	f102 0108 	add.w	r1, r2, #8
    42f6:	4b0e      	ldr	r3, [pc, #56]	; (4330 <nrfx_gpiote_trigger_disable+0x48>)
    42f8:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    42fc:	0799      	lsls	r1, r3, #30
    42fe:	d411      	bmi.n	4324 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    4300:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    4302:	2201      	movs	r2, #1
    4304:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    4306:	009b      	lsls	r3, r3, #2
    4308:	490a      	ldr	r1, [pc, #40]	; (4334 <nrfx_gpiote_trigger_disable+0x4c>)
    430a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    430e:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    4312:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    4316:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    431a:	f022 0203 	bic.w	r2, r2, #3
    431e:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    4322:	bd08      	pop	{r3, pc}
    4324:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    4328:	2100      	movs	r1, #0
    432a:	4610      	mov	r0, r2
    432c:	f002 bc28 	b.w	6b80 <nrf_gpio_cfg_sense_set>
    4330:	200000d8 	.word	0x200000d8
    4334:	40006000 	.word	0x40006000

00004338 <nrfx_gpiote_pin_uninit>:
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    4338:	4b0d      	ldr	r3, [pc, #52]	; (4370 <nrfx_gpiote_pin_uninit+0x38>)
    433a:	f100 0208 	add.w	r2, r0, #8
{
    433e:	b510      	push	{r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    4340:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    4344:	07db      	lsls	r3, r3, #31
{
    4346:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    4348:	d50f      	bpl.n	436a <nrfx_gpiote_pin_uninit+0x32>
    nrfx_gpiote_trigger_disable(pin);
    434a:	f7ff ffcd 	bl	42e8 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    434e:	4620      	mov	r0, r4
    *p_pin = pin_number & 0x1F;
    4350:	f004 041f 	and.w	r4, r4, #31
    4354:	f7ff fdec 	bl	3f30 <pin_handler_trigger_uninit>
    reg->PIN_CNF[pin_number] = cnf;
    4358:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
    435c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    4360:	2202      	movs	r2, #2
    4362:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
    4366:	4803      	ldr	r0, [pc, #12]	; (4374 <nrfx_gpiote_pin_uninit+0x3c>)
}
    4368:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    436a:	4803      	ldr	r0, [pc, #12]	; (4378 <nrfx_gpiote_pin_uninit+0x40>)
    436c:	e7fc      	b.n	4368 <nrfx_gpiote_pin_uninit+0x30>
    436e:	bf00      	nop
    4370:	200000d8 	.word	0x200000d8
    4374:	0bad0000 	.word	0x0bad0000
    4378:	0bad0004 	.word	0x0bad0004

0000437c <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    437c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4380:	4b4e      	ldr	r3, [pc, #312]	; (44bc <nrfx_gpiote_irq_handler+0x140>)
    return p_reg->INTENSET & mask;
    4382:	484f      	ldr	r0, [pc, #316]	; (44c0 <nrfx_gpiote_irq_handler+0x144>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    4384:	494f      	ldr	r1, [pc, #316]	; (44c4 <nrfx_gpiote_irq_handler+0x148>)
    uint32_t status = 0;
    4386:	2500      	movs	r5, #0
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    4388:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    438a:	462c      	mov	r4, r5
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    438c:	681e      	ldr	r6, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    438e:	b136      	cbz	r6, 439e <nrfx_gpiote_irq_handler+0x22>
    return p_reg->INTENSET & mask;
    4390:	f8d0 6304 	ldr.w	r6, [r0, #772]	; 0x304
    4394:	4216      	tst	r6, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4396:	bf1e      	ittt	ne
    4398:	601c      	strne	r4, [r3, #0]
    439a:	681e      	ldrne	r6, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    439c:	4315      	orrne	r5, r2
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    439e:	3304      	adds	r3, #4
    43a0:	428b      	cmp	r3, r1
        }
        mask <<= 1;
    43a2:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    43a6:	d1f1      	bne.n	438c <nrfx_gpiote_irq_handler+0x10>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    43a8:	4b45      	ldr	r3, [pc, #276]	; (44c0 <nrfx_gpiote_irq_handler+0x144>)
    43aa:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    43ae:	b1bb      	cbz	r3, 43e0 <nrfx_gpiote_irq_handler+0x64>
        *p_masks = gpio_regs[i]->LATCH;
    43b0:	f04f 46a0 	mov.w	r6, #1342177280	; 0x50000000
    43b4:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    43b8:	9301      	str	r3, [sp, #4]
        gpio_regs[i]->LATCH = *p_masks;
    43ba:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    43be:	af01      	add	r7, sp, #4
    43c0:	f04f 0801 	mov.w	r8, #1
            while (latch[i])
    43c4:	9c01      	ldr	r4, [sp, #4]
    43c6:	b96c      	cbnz	r4, 43e4 <nrfx_gpiote_irq_handler+0x68>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    43c8:	4b3d      	ldr	r3, [pc, #244]	; (44c0 <nrfx_gpiote_irq_handler+0x144>)
    43ca:	f8c3 417c 	str.w	r4, [r3, #380]	; 0x17c
    43ce:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
        *p_masks = gpio_regs[i]->LATCH;
    43d2:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    43d6:	9301      	str	r3, [sp, #4]
        gpio_regs[i]->LATCH = *p_masks;
    43d8:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
        if (latch[port_idx])
    43dc:	2b00      	cmp	r3, #0
    43de:	d1ee      	bne.n	43be <nrfx_gpiote_irq_handler+0x42>
        mask &= ~NRFX_BIT(ch);
    43e0:	2401      	movs	r4, #1
    43e2:	e066      	b.n	44b2 <nrfx_gpiote_irq_handler+0x136>
                uint32_t pin = NRF_CTZ(latch[i]);
    43e4:	fa94 f4a4 	rbit	r4, r4
    43e8:	fab4 f484 	clz	r4, r4
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    43ec:	4a36      	ldr	r2, [pc, #216]	; (44c8 <nrfx_gpiote_irq_handler+0x14c>)
    43ee:	f104 0308 	add.w	r3, r4, #8
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    43f2:	08e0      	lsrs	r0, r4, #3
    43f4:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
    bit = BITMASK_RELBIT_GET(bit);
    43f8:	f004 0307 	and.w	r3, r4, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    43fc:	fa08 f203 	lsl.w	r2, r8, r3
    4400:	5c3b      	ldrb	r3, [r7, r0]
    4402:	ea23 0302 	bic.w	r3, r3, r2
    4406:	543b      	strb	r3, [r7, r0]
    4408:	00a3      	lsls	r3, r4, #2
    440a:	f103 49a0 	add.w	r9, r3, #1342177280	; 0x50000000
    440e:	f3c1 0a82 	ubfx	sl, r1, #2, #3
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    4412:	f8d9 2700 	ldr.w	r2, [r9, #1792]	; 0x700
    if (is_level(trigger))
    4416:	06cb      	lsls	r3, r1, #27
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    4418:	46d3      	mov	fp, sl
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    441a:	f3c2 4201 	ubfx	r2, r2, #16, #2
    if (is_level(trigger))
    441e:	d518      	bpl.n	4452 <nrfx_gpiote_irq_handler+0xd6>
        call_handler(pin, trigger);
    4420:	4659      	mov	r1, fp
    4422:	4620      	mov	r0, r4
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    4424:	fa5f fa82 	uxtb.w	sl, r2
    4428:	f7ff fd3a 	bl	3ea0 <call_handler>
    442c:	f8d9 3700 	ldr.w	r3, [r9, #1792]	; 0x700
        if (nrf_gpio_pin_sense_get(pin) == sense)
    4430:	f3c3 4301 	ubfx	r3, r3, #16, #2
    4434:	459a      	cmp	sl, r3
    4436:	d107      	bne.n	4448 <nrfx_gpiote_irq_handler+0xcc>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    4438:	2100      	movs	r1, #0
    443a:	4620      	mov	r0, r4
    443c:	f002 fba0 	bl	6b80 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    4440:	4651      	mov	r1, sl
    4442:	4620      	mov	r0, r4
    4444:	f002 fb9c 	bl	6b80 <nrf_gpio_cfg_sense_set>
    reg->LATCH = (1 << pin_number);
    4448:	fa08 f404 	lsl.w	r4, r8, r4
    444c:	f8c6 4520 	str.w	r4, [r6, #1312]	; 0x520
}
    4450:	e7b8      	b.n	43c4 <nrfx_gpiote_irq_handler+0x48>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    4452:	2a02      	cmp	r2, #2
        nrf_gpio_cfg_sense_set(pin, next_sense);
    4454:	bf0c      	ite	eq
    4456:	2103      	moveq	r1, #3
    4458:	2102      	movne	r1, #2
    445a:	4620      	mov	r0, r4
    445c:	f002 fb90 	bl	6b80 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    4460:	f1ba 0f03 	cmp.w	sl, #3
    4464:	d004      	beq.n	4470 <nrfx_gpiote_irq_handler+0xf4>
    4466:	2a02      	cmp	r2, #2
    4468:	d107      	bne.n	447a <nrfx_gpiote_irq_handler+0xfe>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    446a:	f1ba 0f01 	cmp.w	sl, #1
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    446e:	d1eb      	bne.n	4448 <nrfx_gpiote_irq_handler+0xcc>
            call_handler(pin, trigger);
    4470:	4659      	mov	r1, fp
    4472:	4620      	mov	r0, r4
    4474:	f7ff fd14 	bl	3ea0 <call_handler>
    4478:	e7e6      	b.n	4448 <nrfx_gpiote_irq_handler+0xcc>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    447a:	2a03      	cmp	r2, #3
    447c:	d1e4      	bne.n	4448 <nrfx_gpiote_irq_handler+0xcc>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    447e:	f1ba 0f02 	cmp.w	sl, #2
    4482:	e7f4      	b.n	446e <nrfx_gpiote_irq_handler+0xf2>
        uint32_t ch = NRF_CTZ(mask);
    4484:	fa95 f3a5 	rbit	r3, r5
    4488:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    448c:	fa04 f203 	lsl.w	r2, r4, r3
    4490:	009b      	lsls	r3, r3, #2
    4492:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    4496:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    449a:	ea25 0502 	bic.w	r5, r5, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    449e:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    44a2:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    44a6:	f3c0 2004 	ubfx	r0, r0, #8, #5
    44aa:	f3c1 4101 	ubfx	r1, r1, #16, #2
    44ae:	f7ff fcf7 	bl	3ea0 <call_handler>
    while (mask)
    44b2:	2d00      	cmp	r5, #0
    44b4:	d1e6      	bne.n	4484 <nrfx_gpiote_irq_handler+0x108>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    44b6:	b003      	add	sp, #12
    44b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    44bc:	40006100 	.word	0x40006100
    44c0:	40006000 	.word	0x40006000
    44c4:	40006120 	.word	0x40006120
    44c8:	200000d8 	.word	0x200000d8

000044cc <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    44cc:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    44ce:	4801      	ldr	r0, [pc, #4]	; (44d4 <nrfx_ppi_channel_alloc+0x8>)
    44d0:	f7ff bbcc 	b.w	3c6c <nrfx_flag32_alloc>
    44d4:	20000134 	.word	0x20000134

000044d8 <twim_irq_handler>:
{
    return nrf_twim_event_address_get(p_instance->p_twim, NRF_TWIM_EVENT_STOPPED);
}

static void twim_irq_handler(NRF_TWIM_Type * p_twim, twim_control_block_t * p_cb)
{
    44d8:	b5f0      	push	{r4, r5, r6, r7, lr}
}

NRF_STATIC_INLINE bool nrf_twim_event_check(NRF_TWIM_Type const * p_reg,
                                            nrf_twim_event_t      event)
{
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    44da:	f8d0 3124 	ldr.w	r3, [r0, #292]	; 0x124
    44de:	b087      	sub	sp, #28
    44e0:	4604      	mov	r4, r0
    44e2:	460d      	mov	r5, r1
    }
#endif

    NRFX_ASSERT(p_cb->handler);

    if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_ERROR))
    44e4:	b1f3      	cbz	r3, 4524 <twim_irq_handler+0x4c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    44e6:	2300      	movs	r3, #0
    44e8:	f8c0 3124 	str.w	r3, [r0, #292]	; 0x124
    44ec:	f8d0 3124 	ldr.w	r3, [r0, #292]	; 0x124
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    44f0:	f8d0 3104 	ldr.w	r3, [r0, #260]	; 0x104
    {
        nrf_twim_event_clear(p_twim, NRF_TWIM_EVENT_ERROR);
        NRFX_LOG_DEBUG("TWIM: Event: %s.", EVT_TO_STR_TWIM(NRF_TWIM_EVENT_ERROR));
        if (!nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_STOPPED))
    44f4:	b9b3      	cbnz	r3, 4524 <twim_irq_handler+0x4c>
        {
            nrf_twim_int_disable(p_twim, p_cb->int_mask);
    44f6:	688b      	ldr	r3, [r1, #8]
}

NRF_STATIC_INLINE void nrf_twim_int_disable(NRF_TWIM_Type * p_reg,
                                            uint32_t mask)
{
    p_reg->INTENCLR = mask;
    44f8:	f8c0 3308 	str.w	r3, [r0, #776]	; 0x308
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    44fc:	2302      	movs	r3, #2
    44fe:	608b      	str	r3, [r1, #8]
            nrf_twim_int_enable(p_twim, p_cb->int_mask);
    4500:	688b      	ldr	r3, [r1, #8]
    p_reg->INTENSET = mask;
    4502:	f8c0 3304 	str.w	r3, [r0, #772]	; 0x304
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4506:	f8d0 3160 	ldr.w	r3, [r0, #352]	; 0x160

            if (!(nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_LASTTX) &&
    450a:	b11b      	cbz	r3, 4514 <twim_irq_handler+0x3c>
    p_reg->SHORTS = mask;
}

NRF_STATIC_INLINE uint32_t nrf_twim_shorts_get(NRF_TWIM_Type const * p_reg)
{
    return p_reg->SHORTS;
    450c:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
    4510:	059f      	lsls	r7, r3, #22
    4512:	d402      	bmi.n	451a <twim_irq_handler+0x42>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4514:	2301      	movs	r3, #1
    4516:	6223      	str	r3, [r4, #32]
    4518:	6163      	str	r3, [r4, #20]
            {
                nrf_twim_task_trigger(p_twim, NRF_TWIM_TASK_RESUME);
                nrf_twim_task_trigger(p_twim, NRF_TWIM_TASK_STOP);
            }

            p_cb->error = true;
    451a:	2301      	movs	r3, #1
    451c:	f885 302e 	strb.w	r3, [r5, #46]	; 0x2e

    if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER) || p_cb->error)
    {
        p_cb->handler(&event, p_cb->p_context);
    }
}
    4520:	b007      	add	sp, #28
    4522:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4524:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_STOPPED))
    4528:	2b00      	cmp	r3, #0
    452a:	d044      	beq.n	45b6 <twim_irq_handler+0xde>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    452c:	2300      	movs	r3, #0
    452e:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
    4532:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
        if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_SPURIOUS_STOP_CHECK) && !p_cb->error)
    4536:	6a2b      	ldr	r3, [r5, #32]
    4538:	065e      	lsls	r6, r3, #25
    453a:	d40a      	bmi.n	4552 <twim_irq_handler+0x7a>
    453c:	f895 302e 	ldrb.w	r3, [r5, #46]	; 0x2e
    4540:	b93b      	cbnz	r3, 4552 <twim_irq_handler+0x7a>
            p_cb->error = !xfer_completeness_check(p_twim, p_cb);
    4542:	4629      	mov	r1, r5
    4544:	4620      	mov	r0, r4
    4546:	f002 fb29 	bl	6b9c <xfer_completeness_check>
    454a:	f080 0001 	eor.w	r0, r0, #1
    454e:	f885 002e 	strb.w	r0, [r5, #46]	; 0x2e
        if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER))
    4552:	6a2b      	ldr	r3, [r5, #32]
    4554:	f013 0c04 	ands.w	ip, r3, #4
    4558:	d13e      	bne.n	45d8 <twim_irq_handler+0x100>
            event.xfer_desc = p_cb->xfer_desc;
    455a:	f105 070c 	add.w	r7, r5, #12
    455e:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
    4560:	ae01      	add	r6, sp, #4
    4562:	c60f      	stmia	r6!, {r0, r1, r2, r3}
            if (!p_cb->repeated || p_cb->error)
    4564:	f895 e030 	ldrb.w	lr, [r5, #48]	; 0x30
            event.xfer_desc = p_cb->xfer_desc;
    4568:	683b      	ldr	r3, [r7, #0]
    456a:	f8c4 c160 	str.w	ip, [r4, #352]	; 0x160
    456e:	6033      	str	r3, [r6, #0]
    4570:	f8d4 3160 	ldr.w	r3, [r4, #352]	; 0x160
    4574:	f8c4 c15c 	str.w	ip, [r4, #348]	; 0x15c
    4578:	f8d4 315c 	ldr.w	r3, [r4, #348]	; 0x15c
            if (!p_cb->repeated || p_cb->error)
    457c:	f1be 0f00 	cmp.w	lr, #0
    4580:	d002      	beq.n	4588 <twim_irq_handler+0xb0>
    4582:	f895 302e 	ldrb.w	r3, [r5, #46]	; 0x2e
    4586:	b33b      	cbz	r3, 45d8 <twim_irq_handler+0x100>
    p_reg->SHORTS = mask;
    4588:	2300      	movs	r3, #0
    458a:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
                p_cb->int_mask = 0;
    458e:	60ab      	str	r3, [r5, #8]
    p_reg->INTENCLR = mask;
    4590:	4b2e      	ldr	r3, [pc, #184]	; (464c <twim_irq_handler+0x174>)
    4592:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
    return ((((uint32_t)p_object) & 0x3u) == 0u);
}

NRF_STATIC_INLINE IRQn_Type nrfx_get_irq_number(void const * p_reg)
{
    return (IRQn_Type)NRFX_IRQ_NUMBER_GET(p_reg);
    4596:	f344 3307 	sbfx	r3, r4, #12, #8
  if ((int32_t)(IRQn) >= 0)
    459a:	2b00      	cmp	r3, #0
    459c:	ea4f 3214 	mov.w	r2, r4, lsr #12
    45a0:	db1a      	blt.n	45d8 <twim_irq_handler+0x100>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    45a2:	f002 011f 	and.w	r1, r2, #31
    45a6:	095b      	lsrs	r3, r3, #5
    45a8:	2201      	movs	r2, #1
    45aa:	408a      	lsls	r2, r1
    45ac:	3360      	adds	r3, #96	; 0x60
    45ae:	4928      	ldr	r1, [pc, #160]	; (4650 <twim_irq_handler+0x178>)
    45b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    45b4:	e010      	b.n	45d8 <twim_irq_handler+0x100>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    45b6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
    45ba:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
        if (p_cb->xfer_desc.type == NRFX_TWIM_XFER_TX)
    45be:	7b2b      	ldrb	r3, [r5, #12]
    45c0:	bb23      	cbnz	r3, 460c <twim_irq_handler+0x134>
            event.xfer_desc = p_cb->xfer_desc;
    45c2:	f105 070c 	add.w	r7, r5, #12
    45c6:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
    45c8:	ae01      	add	r6, sp, #4
    45ca:	c60f      	stmia	r6!, {r0, r1, r2, r3}
    45cc:	683b      	ldr	r3, [r7, #0]
    45ce:	6033      	str	r3, [r6, #0]
            if (!p_cb->repeated)
    45d0:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
    45d4:	2b00      	cmp	r3, #0
    45d6:	d0d8      	beq.n	458a <twim_irq_handler+0xb2>
    uint32_t error_source = p_reg->ERRORSRC;
    45d8:	f8d4 34c4 	ldr.w	r3, [r4, #1220]	; 0x4c4
    p_reg->ERRORSRC = error_source;
    45dc:	f8c4 34c4 	str.w	r3, [r4, #1220]	; 0x4c4
    if (errorsrc & NRF_TWIM_ERROR_ADDRESS_NACK)
    45e0:	0798      	lsls	r0, r3, #30
    45e2:	d525      	bpl.n	4630 <twim_irq_handler+0x158>
        event.type = NRFX_TWIM_EVT_ADDRESS_NACK;
    45e4:	2301      	movs	r3, #1
        event.type = NRFX_TWIM_EVT_DONE;
    45e6:	f88d 3000 	strb.w	r3, [sp]
    if (!p_cb->repeated)
    45ea:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
    45ee:	b90b      	cbnz	r3, 45f4 <twim_irq_handler+0x11c>
        p_cb->busy = false;
    45f0:	f885 302f 	strb.w	r3, [r5, #47]	; 0x2f
    if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER) || p_cb->error)
    45f4:	6a2b      	ldr	r3, [r5, #32]
    45f6:	075b      	lsls	r3, r3, #29
    45f8:	d503      	bpl.n	4602 <twim_irq_handler+0x12a>
    45fa:	f895 302e 	ldrb.w	r3, [r5, #46]	; 0x2e
    45fe:	2b00      	cmp	r3, #0
    4600:	d08e      	beq.n	4520 <twim_irq_handler+0x48>
        p_cb->handler(&event, p_cb->p_context);
    4602:	e9d5 3100 	ldrd	r3, r1, [r5]
    4606:	4668      	mov	r0, sp
    4608:	4798      	blx	r3
    460a:	e789      	b.n	4520 <twim_irq_handler+0x48>
    p_reg->SHORTS = mask;
    460c:	f44f 7300 	mov.w	r3, #512	; 0x200
    4610:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK | NRF_TWIM_INT_ERROR_MASK;
    4614:	f240 2302 	movw	r3, #514	; 0x202
    4618:	60ab      	str	r3, [r5, #8]
    p_reg->INTENCLR = mask;
    461a:	f103 73ce 	add.w	r3, r3, #27000832	; 0x19c0000
    461e:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
            nrf_twim_int_enable(p_twim, p_cb->int_mask);
    4622:	68ab      	ldr	r3, [r5, #8]
    p_reg->INTENSET = mask;
    4624:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4628:	2301      	movs	r3, #1
    462a:	60a3      	str	r3, [r4, #8]
    462c:	6223      	str	r3, [r4, #32]
            return;
    462e:	e777      	b.n	4520 <twim_irq_handler+0x48>
    else if (errorsrc & NRF_TWIM_ERROR_DATA_NACK)
    4630:	0759      	lsls	r1, r3, #29
    4632:	d501      	bpl.n	4638 <twim_irq_handler+0x160>
        event.type = NRFX_TWIM_EVT_DATA_NACK;
    4634:	2302      	movs	r3, #2
    4636:	e7d6      	b.n	45e6 <twim_irq_handler+0x10e>
    else if (errorsrc & NRF_TWIM_ERROR_OVERRUN)
    4638:	07da      	lsls	r2, r3, #31
    463a:	d501      	bpl.n	4640 <twim_irq_handler+0x168>
        event.type = NRFX_TWIM_EVT_OVERRUN;
    463c:	2303      	movs	r3, #3
    463e:	e7d2      	b.n	45e6 <twim_irq_handler+0x10e>
    else if (p_cb->error)
    4640:	f895 302e 	ldrb.w	r3, [r5, #46]	; 0x2e
    4644:	2b00      	cmp	r3, #0
    4646:	d0ce      	beq.n	45e6 <twim_irq_handler+0x10e>
        event.type = NRFX_TWIM_EVT_BUS_ERROR;
    4648:	2304      	movs	r3, #4
    464a:	e7cc      	b.n	45e6 <twim_irq_handler+0x10e>
    464c:	019c0202 	.word	0x019c0202
    4650:	e000e100 	.word	0xe000e100

00004654 <nrfx_twim_init>:
{
    4654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    twim_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    4656:	7906      	ldrb	r6, [r0, #4]
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    4658:	4d23      	ldr	r5, [pc, #140]	; (46e8 <nrfx_twim_init+0x94>)
    465a:	f04f 0c34 	mov.w	ip, #52	; 0x34
    465e:	fb0c fc06 	mul.w	ip, ip, r6
    4662:	eb05 040c 	add.w	r4, r5, ip
    4666:	f894 702d 	ldrb.w	r7, [r4, #45]	; 0x2d
    466a:	2f00      	cmp	r7, #0
    466c:	d13a      	bne.n	46e4 <nrfx_twim_init+0x90>
    NRF_TWIM_Type * p_twim = p_instance->p_twim;
    466e:	6800      	ldr	r0, [r0, #0]
    p_cb->p_context       = p_context;
    4670:	6063      	str	r3, [r4, #4]
    p_cb->hold_bus_uninit = p_config->hold_bus_uninit;
    4672:	7b4b      	ldrb	r3, [r1, #13]
    4674:	f884 3032 	strb.w	r3, [r4, #50]	; 0x32
    p_cb->skip_gpio_cfg   = p_config->skip_gpio_cfg;
    4678:	7b8b      	ldrb	r3, [r1, #14]
    p_cb->int_mask        = 0;
    467a:	60a7      	str	r7, [r4, #8]
    p_cb->repeated        = false;
    467c:	f884 7030 	strb.w	r7, [r4, #48]	; 0x30
    p_cb->busy            = false;
    4680:	f884 702f 	strb.w	r7, [r4, #47]	; 0x2f
    p_cb->skip_gpio_cfg   = p_config->skip_gpio_cfg;
    4684:	f884 3033 	strb.w	r3, [r4, #51]	; 0x33
    p_cb->handler         = event_handler;
    4688:	f845 200c 	str.w	r2, [r5, ip]
    if (p_config->skip_gpio_cfg && p_config->skip_psel_cfg)
    468c:	7bcc      	ldrb	r4, [r1, #15]
    468e:	b1b3      	cbz	r3, 46be <nrfx_twim_init+0x6a>
    4690:	b92c      	cbnz	r4, 469e <nrfx_twim_init+0x4a>
        nrf_twim_pins_set(p_twim, p_config->scl, p_config->sda);
    4692:	e9d1 4300 	ldrd	r4, r3, [r1]
    p_reg->PSEL.SCL = scl_pin;
    4696:	f8c0 4508 	str.w	r4, [r0, #1288]	; 0x508
    p_reg->PSEL.SDA = sda_pin;
    469a:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
    nrf_twim_frequency_set(p_twim, (nrf_twim_frequency_t)p_config->frequency);
    469e:	688b      	ldr	r3, [r1, #8]
    p_reg->FREQUENCY = frequency;
    46a0:	f8c0 3524 	str.w	r3, [r0, #1316]	; 0x524
    if (p_cb->handler)
    46a4:	b11a      	cbz	r2, 46ae <nrfx_twim_init+0x5a>
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_twim));
    46a6:	f340 3007 	sbfx	r0, r0, #12, #8
    46aa:	f7fd fccb 	bl	2044 <arch_irq_enable>
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    46ae:	2334      	movs	r3, #52	; 0x34
    46b0:	fb03 5506 	mla	r5, r3, r6, r5
    return err_code;
    46b4:	480d      	ldr	r0, [pc, #52]	; (46ec <nrfx_twim_init+0x98>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    46b6:	2301      	movs	r3, #1
    46b8:	f885 302d 	strb.w	r3, [r5, #45]	; 0x2d
}
    46bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    *p_pin = pin_number & 0x1F;
    46be:	680b      	ldr	r3, [r1, #0]
    46c0:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    46c4:	f04f 47a0 	mov.w	r7, #1342177280	; 0x50000000
    46c8:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    46cc:	f240 6c0c 	movw	ip, #1548	; 0x60c
    46d0:	f847 c023 	str.w	ip, [r7, r3, lsl #2]
    *p_pin = pin_number & 0x1F;
    46d4:	684b      	ldr	r3, [r1, #4]
    46d6:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    46da:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    46de:	f847 c023 	str.w	ip, [r7, r3, lsl #2]
    if (!p_config->skip_psel_cfg)
    46e2:	e7d5      	b.n	4690 <nrfx_twim_init+0x3c>
        return err_code;
    46e4:	4802      	ldr	r0, [pc, #8]	; (46f0 <nrfx_twim_init+0x9c>)
    46e6:	e7e9      	b.n	46bc <nrfx_twim_init+0x68>
    46e8:	20000534 	.word	0x20000534
    46ec:	0bad0000 	.word	0x0bad0000
    46f0:	0bad0005 	.word	0x0bad0005

000046f4 <nrfx_twim_enable>:
    nrf_twim_enable(p_instance->p_twim);
    46f4:	6803      	ldr	r3, [r0, #0]
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    46f6:	7902      	ldrb	r2, [r0, #4]
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Enabled << TWIM_ENABLE_ENABLE_Pos);
    46f8:	2106      	movs	r1, #6
    46fa:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_cb->state = NRFX_DRV_STATE_POWERED_ON;
    46fe:	4b04      	ldr	r3, [pc, #16]	; (4710 <nrfx_twim_enable+0x1c>)
    4700:	2134      	movs	r1, #52	; 0x34
    4702:	fb01 3302 	mla	r3, r1, r2, r3
    4706:	2202      	movs	r2, #2
    4708:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
    470c:	4770      	bx	lr
    470e:	bf00      	nop
    4710:	20000534 	.word	0x20000534

00004714 <nrfx_twim_disable>:
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    4714:	7901      	ldrb	r1, [r0, #4]
    p_cb->int_mask = 0;
    4716:	4b0c      	ldr	r3, [pc, #48]	; (4748 <nrfx_twim_disable+0x34>)
    NRF_TWIM_Type * p_twim = p_instance->p_twim;
    4718:	6802      	ldr	r2, [r0, #0]
    p_cb->int_mask = 0;
    471a:	2034      	movs	r0, #52	; 0x34
    471c:	fb00 3301 	mla	r3, r0, r1, r3
    4720:	2100      	movs	r1, #0
    p_reg->INTENCLR = mask;
    4722:	480a      	ldr	r0, [pc, #40]	; (474c <nrfx_twim_disable+0x38>)
    4724:	6099      	str	r1, [r3, #8]
    4726:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
    p_reg->SHORTS &= ~(mask);
    472a:	f8d2 0200 	ldr.w	r0, [r2, #512]	; 0x200
    472e:	f420 50bc 	bic.w	r0, r0, #6016	; 0x1780
    4732:	f8c2 0200 	str.w	r0, [r2, #512]	; 0x200
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Disabled << TWIM_ENABLE_ENABLE_Pos);
    4736:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    473a:	2201      	movs	r2, #1
    473c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    p_cb->busy = false;
    4740:	f883 102f 	strb.w	r1, [r3, #47]	; 0x2f
}
    4744:	4770      	bx	lr
    4746:	bf00      	nop
    4748:	20000534 	.word	0x20000534
    474c:	019c0202 	.word	0x019c0202

00004750 <nrfx_twim_uninit>:
{
    4750:	b570      	push	{r4, r5, r6, lr}
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    4752:	7906      	ldrb	r6, [r0, #4]
    if (p_cb->handler)
    4754:	4d18      	ldr	r5, [pc, #96]	; (47b8 <nrfx_twim_uninit+0x68>)
    4756:	2334      	movs	r3, #52	; 0x34
    4758:	4373      	muls	r3, r6
{
    475a:	4604      	mov	r4, r0
    if (p_cb->handler)
    475c:	58eb      	ldr	r3, [r5, r3]
    475e:	b123      	cbz	r3, 476a <nrfx_twim_uninit+0x1a>
    4760:	6800      	ldr	r0, [r0, #0]
        NRFX_IRQ_DISABLE(nrfx_get_irq_number(p_instance->p_twim));
    4762:	f340 3007 	sbfx	r0, r0, #12, #8
    4766:	f7fd fc7d 	bl	2064 <arch_irq_disable>
    nrfx_twim_disable(p_instance);
    476a:	4620      	mov	r0, r4
    476c:	f7ff ffd2 	bl	4714 <nrfx_twim_disable>
    if (!p_cb->skip_gpio_cfg && !p_cb->hold_bus_uninit)
    4770:	2334      	movs	r3, #52	; 0x34
    4772:	fb03 5306 	mla	r3, r3, r6, r5
    4776:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
    477a:	b9b2      	cbnz	r2, 47aa <nrfx_twim_uninit+0x5a>
    477c:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
    4780:	b99b      	cbnz	r3, 47aa <nrfx_twim_uninit+0x5a>
        nrf_gpio_cfg_default(nrf_twim_scl_pin_get(p_instance->p_twim));
    4782:	6820      	ldr	r0, [r4, #0]
    return p_reg->PSEL.SCL;
    4784:	f8d0 3508 	ldr.w	r3, [r0, #1288]	; 0x508
    *p_pin = pin_number & 0x1F;
    4788:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    478c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    4790:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    4794:	2102      	movs	r1, #2
    4796:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    return p_reg->PSEL.SDA;
    479a:	f8d0 350c 	ldr.w	r3, [r0, #1292]	; 0x50c
    *p_pin = pin_number & 0x1F;
    479e:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    47a2:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    47a6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    p_cb->state = NRFX_DRV_STATE_UNINITIALIZED;
    47aa:	2334      	movs	r3, #52	; 0x34
    47ac:	fb03 5506 	mla	r5, r3, r6, r5
    47b0:	2300      	movs	r3, #0
    47b2:	f885 302d 	strb.w	r3, [r5, #45]	; 0x2d
}
    47b6:	bd70      	pop	{r4, r5, r6, pc}
    47b8:	20000534 	.word	0x20000534

000047bc <nrfx_twim_xfer>:
{
    47bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    p_cb->error = false;
    47c0:	f8df c2d0 	ldr.w	ip, [pc, #720]	; 4a94 <nrfx_twim_xfer+0x2d8>
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    47c4:	f890 e004 	ldrb.w	lr, [r0, #4]
    err_code = twim_xfer(p_cb, (NRF_TWIM_Type *)p_instance->p_twim, p_xfer_desc, flags);
    47c8:	6804      	ldr	r4, [r0, #0]
    p_cb->error = false;
    47ca:	2334      	movs	r3, #52	; 0x34
    47cc:	fb03 c30e 	mla	r3, r3, lr, ip
{
    47d0:	4617      	mov	r7, r2
    p_cb->error = false;
    47d2:	2200      	movs	r2, #0
    47d4:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
    if (p_xfer_desc->primary_length != 0 && !nrfx_is_in_ram(p_xfer_desc->p_primary_buf))
    47d8:	684b      	ldr	r3, [r1, #4]
{
    47da:	460d      	mov	r5, r1
    if (p_xfer_desc->primary_length != 0 && !nrfx_is_in_ram(p_xfer_desc->p_primary_buf))
    47dc:	b14b      	cbz	r3, 47f2 <nrfx_twim_xfer+0x36>
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    47de:	68cb      	ldr	r3, [r1, #12]
    47e0:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
    47e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    47e8:	d003      	beq.n	47f2 <nrfx_twim_xfer+0x36>
        return err_code;
    47ea:	4eab      	ldr	r6, [pc, #684]	; (4a98 <nrfx_twim_xfer+0x2dc>)
}
    47ec:	4630      	mov	r0, r6
    47ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (p_cb->busy)
    47f2:	2634      	movs	r6, #52	; 0x34
    p_reg->INTENCLR = mask;
    47f4:	4ba9      	ldr	r3, [pc, #676]	; (4a9c <nrfx_twim_xfer+0x2e0>)
    47f6:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
    47fa:	fb06 c60e 	mla	r6, r6, lr, ip
    47fe:	f896 302f 	ldrb.w	r3, [r6, #47]	; 0x2f
    4802:	f003 0aff 	and.w	sl, r3, #255	; 0xff
    4806:	b123      	cbz	r3, 4812 <nrfx_twim_xfer+0x56>
        nrf_twim_int_enable(p_twim, p_cb->int_mask);
    4808:	68b3      	ldr	r3, [r6, #8]
    p_reg->INTENSET = mask;
    480a:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
        return err_code;
    480e:	4ea4      	ldr	r6, [pc, #656]	; (4aa0 <nrfx_twim_xfer+0x2e4>)
    4810:	e7ec      	b.n	47ec <nrfx_twim_xfer+0x30>
                      (NRFX_TWIM_FLAG_REPEATED_XFER & flags)) ? false: true;
    4812:	f017 0f14 	tst.w	r7, #20
    4816:	bf0c      	ite	eq
    4818:	2301      	moveq	r3, #1
    481a:	2300      	movne	r3, #0
        p_cb->busy = ((NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER & flags) ||
    481c:	f886 302f 	strb.w	r3, [r6, #47]	; 0x2f
    p_cb->xfer_desc = *p_xfer_desc;
    4820:	46a9      	mov	r9, r5
    4822:	e8b9 000f 	ldmia.w	r9!, {r0, r1, r2, r3}
    4826:	f106 080c 	add.w	r8, r6, #12
    482a:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
    482e:	f8d9 3000 	ldr.w	r3, [r9]
    4832:	f8c8 3000 	str.w	r3, [r8]
    p_cb->repeated = (flags & NRFX_TWIM_FLAG_REPEATED_XFER) ? true : false;
    4836:	f3c7 1300 	ubfx	r3, r7, #4, #1
    483a:	f886 3030 	strb.w	r3, [r6, #48]	; 0x30
    p_cb->flags = flags;
    483e:	6237      	str	r7, [r6, #32]
    p_reg->ADDRESS = address;
    4840:	786b      	ldrb	r3, [r5, #1]
    4842:	f8c4 3588 	str.w	r3, [r4, #1416]	; 0x588
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4846:	f8c4 a104 	str.w	sl, [r4, #260]	; 0x104
    484a:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    484e:	f8c4 a124 	str.w	sl, [r4, #292]	; 0x124
    4852:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
    4856:	f8c4 a160 	str.w	sl, [r4, #352]	; 0x160
    485a:	f8d4 3160 	ldr.w	r3, [r4, #352]	; 0x160
    485e:	f8c4 a148 	str.w	sl, [r4, #328]	; 0x148
    4862:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
    if (NRFX_TWIM_FLAG_TX_POSTINC & flags)
    4866:	f017 0301 	ands.w	r3, r7, #1
    return p_reg->RXD.AMOUNT;
}

NRF_STATIC_INLINE void nrf_twim_tx_list_enable(NRF_TWIM_Type * p_reg)
{
    p_reg->TXD.LIST = TWIM_TXD_LIST_LIST_ArrayList << TWIM_TXD_LIST_LIST_Pos;
    486a:	bf18      	it	ne
    486c:	2301      	movne	r3, #1
}

NRF_STATIC_INLINE void nrf_twim_tx_list_disable(NRF_TWIM_Type * p_reg)
{
    p_reg->TXD.LIST = TWIM_TXD_LIST_LIST_Disabled << TWIM_TXD_LIST_LIST_Pos;
    486e:	f8c4 3550 	str.w	r3, [r4, #1360]	; 0x550
    if (NRFX_TWIM_FLAG_RX_POSTINC & flags)
    4872:	f017 0302 	ands.w	r3, r7, #2
}

NRF_STATIC_INLINE void nrf_twim_rx_list_enable(NRF_TWIM_Type * p_reg)
{
    p_reg->RXD.LIST = TWIM_RXD_LIST_LIST_ArrayList << TWIM_RXD_LIST_LIST_Pos;
    4876:	bf18      	it	ne
    4878:	2301      	movne	r3, #1
}

NRF_STATIC_INLINE void nrf_twim_rx_list_disable(NRF_TWIM_Type * p_reg)
{
    p_reg->RXD.LIST = TWIM_RXD_LIST_LIST_Disabled << TWIM_RXD_LIST_LIST_Pos;
    487a:	f8c4 3540 	str.w	r3, [r4, #1344]	; 0x540
    switch (p_xfer_desc->type)
    487e:	782a      	ldrb	r2, [r5, #0]
    4880:	2a03      	cmp	r2, #3
    4882:	f200 80b5 	bhi.w	49f0 <nrfx_twim_xfer+0x234>
    4886:	e8df f002 	tbb	[pc, r2]
    488a:	a084      	.short	0xa084
    488c:	0269      	.short	0x0269
    488e:	692b      	ldr	r3, [r5, #16]
    4890:	f003 4160 	and.w	r1, r3, #3758096384	; 0xe0000000
        if (!nrfx_is_in_ram(p_xfer_desc->p_secondary_buf))
    4894:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
    4898:	d1a7      	bne.n	47ea <nrfx_twim_xfer+0x2e>
    p_reg->SHORTS = mask;
    489a:	f44f 7180 	mov.w	r1, #256	; 0x100
    489e:	f8c4 1200 	str.w	r1, [r4, #512]	; 0x200
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    48a2:	68e8      	ldr	r0, [r5, #12]
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
    48a4:	6869      	ldr	r1, [r5, #4]
    48a6:	f8c4 0544 	str.w	r0, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    48aa:	f8c4 1548 	str.w	r1, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    48ae:	2100      	movs	r1, #0
    48b0:	f8c4 1150 	str.w	r1, [r4, #336]	; 0x150
    48b4:	f8d4 0150 	ldr.w	r0, [r4, #336]	; 0x150
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    48b8:	2001      	movs	r0, #1
    48ba:	6220      	str	r0, [r4, #32]
    48bc:	60a0      	str	r0, [r4, #8]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    48be:	f8d4 0150 	ldr.w	r0, [r4, #336]	; 0x150
        while (!nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_TXSTARTED))
    48c2:	2800      	cmp	r0, #0
    48c4:	d0fb      	beq.n	48be <nrfx_twim_xfer+0x102>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    48c6:	f8c4 1150 	str.w	r1, [r4, #336]	; 0x150
    48ca:	f8d4 1150 	ldr.w	r1, [r4, #336]	; 0x150
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_secondary_buf, p_xfer_desc->secondary_length);
    48ce:	68a9      	ldr	r1, [r5, #8]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    48d0:	f8c4 3544 	str.w	r3, [r4, #1348]	; 0x544
        p_cb->int_mask = NRF_TWIM_INT_SUSPENDED_MASK;
    48d4:	2334      	movs	r3, #52	; 0x34
    48d6:	fb03 c30e 	mla	r3, r3, lr, ip
    p_reg->TXD.MAXCNT = length;
    48da:	f8c4 1548 	str.w	r1, [r4, #1352]	; 0x548
    48de:	f44f 2180 	mov.w	r1, #262144	; 0x40000
    48e2:	6099      	str	r1, [r3, #8]
    nrf_twim_task_t  start_task = NRF_TWIM_TASK_STARTTX;
    48e4:	2308      	movs	r3, #8
    nrfx_err_t err_code = NRFX_SUCCESS;
    48e6:	4e6f      	ldr	r6, [pc, #444]	; (4aa4 <nrfx_twim_xfer+0x2e8>)
    if (!(flags & NRFX_TWIM_FLAG_HOLD_XFER) && (p_xfer_desc->type != NRFX_TWIM_XFER_TXTX))
    48e8:	0739      	lsls	r1, r7, #28
    48ea:	d406      	bmi.n	48fa <nrfx_twim_xfer+0x13e>
    48ec:	2a03      	cmp	r2, #3
    48ee:	d004      	beq.n	48fa <nrfx_twim_xfer+0x13e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    48f0:	2201      	movs	r2, #1
    48f2:	50e2      	str	r2, [r4, r3]
        if (p_xfer_desc->primary_length == 0)
    48f4:	686b      	ldr	r3, [r5, #4]
    48f6:	b903      	cbnz	r3, 48fa <nrfx_twim_xfer+0x13e>
    48f8:	6162      	str	r2, [r4, #20]
    if (p_cb->handler)
    48fa:	2334      	movs	r3, #52	; 0x34
    48fc:	fb03 f30e 	mul.w	r3, r3, lr
    4900:	eb0c 0103 	add.w	r1, ip, r3
    4904:	f85c 2003 	ldr.w	r2, [ip, r3]
    4908:	2a00      	cmp	r2, #0
    490a:	d174      	bne.n	49f6 <nrfx_twim_xfer+0x23a>
                transmission_finished = true;
    490c:	2101      	movs	r1, #1
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    490e:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
    4912:	f8d4 0104 	ldr.w	r0, [r4, #260]	; 0x104
            if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_STOPPED))
    4916:	2800      	cmp	r0, #0
    4918:	f040 8088 	bne.w	4a2c <nrfx_twim_xfer+0x270>
            if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_SUSPENDED))
    491c:	3b00      	subs	r3, #0
    491e:	bf18      	it	ne
    4920:	2301      	movne	r3, #1
    4922:	f8d4 0124 	ldr.w	r0, [r4, #292]	; 0x124
            if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_ERROR))
    4926:	2800      	cmp	r0, #0
    4928:	f000 8086 	beq.w	4a38 <nrfx_twim_xfer+0x27c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    492c:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
    4930:	f8d4 0124 	ldr.w	r0, [r4, #292]	; 0x124
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4934:	f8d4 5160 	ldr.w	r5, [r4, #352]	; 0x160
    return p_reg->SHORTS;
    4938:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
                if (!(lasttx_triggered && (shorts_mask & NRF_TWIM_SHORT_LASTTX_STOP_MASK)))
    493c:	b115      	cbz	r5, 4944 <nrfx_twim_xfer+0x188>
    493e:	f410 7f00 	tst.w	r0, #512	; 0x200
    4942:	d104      	bne.n	494e <nrfx_twim_xfer+0x192>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4944:	6221      	str	r1, [r4, #32]
    4946:	6161      	str	r1, [r4, #20]
                if (lasttx_triggered && (shorts_mask & NRF_TWIM_SHORT_LASTTX_SUSPEND_MASK))
    4948:	2d00      	cmp	r5, #0
    494a:	d0e0      	beq.n	490e <nrfx_twim_xfer+0x152>
                    transmission_finished = false;
    494c:	2300      	movs	r3, #0
                if (lasttx_triggered && (shorts_mask & NRF_TWIM_SHORT_LASTTX_SUSPEND_MASK))
    494e:	05c0      	lsls	r0, r0, #23
    4950:	d572      	bpl.n	4a38 <nrfx_twim_xfer+0x27c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4952:	f8c4 2148 	str.w	r2, [r4, #328]	; 0x148
    4956:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
        } while (!transmission_finished);
    495a:	e7d8      	b.n	490e <nrfx_twim_xfer+0x152>
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
    495c:	686b      	ldr	r3, [r5, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    495e:	68e9      	ldr	r1, [r5, #12]
    4960:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    4964:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    4968:	692b      	ldr	r3, [r5, #16]
    496a:	f003 4160 	and.w	r1, r3, #3758096384	; 0xe0000000
        if (!nrfx_is_in_ram(p_xfer_desc->p_secondary_buf))
    496e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
    4972:	f47f af3a 	bne.w	47ea <nrfx_twim_xfer+0x2e>
        nrf_twim_rx_buffer_set(p_twim, p_xfer_desc->p_secondary_buf, p_xfer_desc->secondary_length);
    4976:	68a9      	ldr	r1, [r5, #8]
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    4978:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->SHORTS = mask;
    497c:	f44f 5384 	mov.w	r3, #4224	; 0x1080
    p_reg->RXD.MAXCNT = length;
    4980:	f8c4 1538 	str.w	r1, [r4, #1336]	; 0x538
    p_reg->SHORTS = mask;
    4984:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
        p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    4988:	2334      	movs	r3, #52	; 0x34
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    498a:	fb03 c30e 	mla	r3, r3, lr, ip
    498e:	2102      	movs	r1, #2
    4990:	e012      	b.n	49b8 <nrfx_twim_xfer+0x1fc>
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
    4992:	686b      	ldr	r3, [r5, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    4994:	68e9      	ldr	r1, [r5, #12]
    4996:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
        if (NRFX_TWIM_FLAG_TX_NO_STOP & flags)
    499a:	f017 0f20 	tst.w	r7, #32
    p_reg->TXD.MAXCNT = length;
    499e:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    49a2:	f04f 0334 	mov.w	r3, #52	; 0x34
    49a6:	d00b      	beq.n	49c0 <nrfx_twim_xfer+0x204>
    p_reg->SHORTS = mask;
    49a8:	f44f 7180 	mov.w	r1, #256	; 0x100
    49ac:	f8c4 1200 	str.w	r1, [r4, #512]	; 0x200
            p_cb->int_mask = NRF_TWIM_INT_SUSPENDED_MASK;
    49b0:	fb03 c30e 	mla	r3, r3, lr, ip
    49b4:	f44f 2180 	mov.w	r1, #262144	; 0x40000
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    49b8:	6099      	str	r1, [r3, #8]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    49ba:	2301      	movs	r3, #1
    49bc:	6223      	str	r3, [r4, #32]
    49be:	e791      	b.n	48e4 <nrfx_twim_xfer+0x128>
    p_reg->SHORTS = mask;
    49c0:	f44f 7100 	mov.w	r1, #512	; 0x200
    49c4:	f8c4 1200 	str.w	r1, [r4, #512]	; 0x200
    49c8:	e7df      	b.n	498a <nrfx_twim_xfer+0x1ce>
        nrf_twim_rx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
    49ca:	686b      	ldr	r3, [r5, #4]
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    49cc:	68e9      	ldr	r1, [r5, #12]
    49ce:	f8c4 1534 	str.w	r1, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    49d2:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    p_reg->SHORTS = mask;
    49d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    49da:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
        p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    49de:	2334      	movs	r3, #52	; 0x34
    49e0:	fb03 c30e 	mla	r3, r3, lr, ip
    49e4:	2102      	movs	r1, #2
    49e6:	6099      	str	r1, [r3, #8]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    49e8:	2301      	movs	r3, #1
    49ea:	6223      	str	r3, [r4, #32]
        start_task = NRF_TWIM_TASK_STARTRX;
    49ec:	2300      	movs	r3, #0
    49ee:	e77a      	b.n	48e6 <nrfx_twim_xfer+0x12a>
    switch (p_xfer_desc->type)
    49f0:	4e2d      	ldr	r6, [pc, #180]	; (4aa8 <nrfx_twim_xfer+0x2ec>)
    49f2:	2308      	movs	r3, #8
    49f4:	e778      	b.n	48e8 <nrfx_twim_xfer+0x12c>
        if (flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER)
    49f6:	077a      	lsls	r2, r7, #29
            p_cb->int_mask = 0;
    49f8:	bf44      	itt	mi
    49fa:	2300      	movmi	r3, #0
    49fc:	608b      	strmi	r3, [r1, #8]
        if (!(flags & NRFX_TWIM_FLAG_NO_SPURIOUS_STOP_CHECK))
    49fe:	067b      	lsls	r3, r7, #25
    4a00:	d406      	bmi.n	4a10 <nrfx_twim_xfer+0x254>
            p_cb->int_mask |= NRF_TWIM_INT_STOPPED_MASK;
    4a02:	2334      	movs	r3, #52	; 0x34
    4a04:	fb03 c30e 	mla	r3, r3, lr, ip
    4a08:	689a      	ldr	r2, [r3, #8]
    4a0a:	f042 0202 	orr.w	r2, r2, #2
    4a0e:	609a      	str	r2, [r3, #8]
        p_cb->int_mask |= NRF_TWIM_INT_ERROR_MASK;
    4a10:	2334      	movs	r3, #52	; 0x34
    4a12:	fb03 cc0e 	mla	ip, r3, lr, ip
    4a16:	f8dc 3008 	ldr.w	r3, [ip, #8]
    4a1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    4a1e:	f8cc 3008 	str.w	r3, [ip, #8]
        nrf_twim_int_enable(p_twim, p_cb->int_mask);
    4a22:	f8dc 3008 	ldr.w	r3, [ip, #8]
    p_reg->INTENSET = mask;
    4a26:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
}
    4a2a:	e6df      	b.n	47ec <nrfx_twim_xfer+0x30>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4a2c:	f8c4 2104 	str.w	r2, [r4, #260]	; 0x104
    4a30:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
                transmission_finished = true;
    4a34:	2301      	movs	r3, #1
    4a36:	e774      	b.n	4922 <nrfx_twim_xfer+0x166>
        } while (!transmission_finished);
    4a38:	2b00      	cmp	r3, #0
    4a3a:	f43f af68 	beq.w	490e <nrfx_twim_xfer+0x152>
        p_cb->busy = false;
    4a3e:	2134      	movs	r1, #52	; 0x34
    uint32_t error_source = p_reg->ERRORSRC;
    4a40:	f8d4 34c4 	ldr.w	r3, [r4, #1220]	; 0x4c4
    p_reg->ERRORSRC = error_source;
    4a44:	f8c4 34c4 	str.w	r3, [r4, #1220]	; 0x4c4
    4a48:	fb01 c20e 	mla	r2, r1, lr, ip
    4a4c:	2000      	movs	r0, #0
    4a4e:	f882 002f 	strb.w	r0, [r2, #47]	; 0x2f
        if (errorsrc)
    4a52:	b18b      	cbz	r3, 4a78 <nrfx_twim_xfer+0x2bc>
        ret = NRFX_ERROR_DRV_TWI_ERR_OVERRUN;
    4a54:	4a15      	ldr	r2, [pc, #84]	; (4aac <nrfx_twim_xfer+0x2f0>)
    4a56:	4e16      	ldr	r6, [pc, #88]	; (4ab0 <nrfx_twim_xfer+0x2f4>)
    4a58:	f013 0f01 	tst.w	r3, #1
    4a5c:	bf18      	it	ne
    4a5e:	4616      	movne	r6, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_ANACK;
    4a60:	f013 0f02 	tst.w	r3, #2
    4a64:	f102 0201 	add.w	r2, r2, #1
    4a68:	bf18      	it	ne
    4a6a:	4616      	movne	r6, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_DNACK;
    4a6c:	f013 0f04 	tst.w	r3, #4
    4a70:	4b10      	ldr	r3, [pc, #64]	; (4ab4 <nrfx_twim_xfer+0x2f8>)
    4a72:	bf18      	it	ne
    4a74:	461e      	movne	r6, r3
    4a76:	e6b9      	b.n	47ec <nrfx_twim_xfer+0x30>
            if (!(flags & NRFX_TWIM_FLAG_NO_SPURIOUS_STOP_CHECK) &&
    4a78:	067b      	lsls	r3, r7, #25
    4a7a:	f53f aeb7 	bmi.w	47ec <nrfx_twim_xfer+0x30>
                !xfer_completeness_check(p_twim, p_cb))
    4a7e:	fb0e c101 	mla	r1, lr, r1, ip
    4a82:	4620      	mov	r0, r4
    4a84:	f002 f88a 	bl	6b9c <xfer_completeness_check>
                err_code = NRFX_ERROR_INTERNAL;
    4a88:	4b09      	ldr	r3, [pc, #36]	; (4ab0 <nrfx_twim_xfer+0x2f4>)
    4a8a:	2800      	cmp	r0, #0
    4a8c:	bf08      	it	eq
    4a8e:	461e      	moveq	r6, r3
    4a90:	e6ac      	b.n	47ec <nrfx_twim_xfer+0x30>
    4a92:	bf00      	nop
    4a94:	20000534 	.word	0x20000534
    4a98:	0bad000a 	.word	0x0bad000a
    4a9c:	019c0202 	.word	0x019c0202
    4aa0:	0bad000b 	.word	0x0bad000b
    4aa4:	0bad0000 	.word	0x0bad0000
    4aa8:	0bad0004 	.word	0x0bad0004
    4aac:	0bae0000 	.word	0x0bae0000
    4ab0:	0bad0001 	.word	0x0bad0001
    4ab4:	0bae0002 	.word	0x0bae0002

00004ab8 <nrfx_twim_0_irq_handler>:

#if NRFX_CHECK(NRFX_TWIM0_ENABLED)
void nrfx_twim_0_irq_handler(void)
{
    twim_irq_handler(NRF_TWIM0, &m_cb[NRFX_TWIM0_INST_IDX]);
    4ab8:	4901      	ldr	r1, [pc, #4]	; (4ac0 <nrfx_twim_0_irq_handler+0x8>)
    4aba:	4802      	ldr	r0, [pc, #8]	; (4ac4 <nrfx_twim_0_irq_handler+0xc>)
    4abc:	f7ff bd0c 	b.w	44d8 <twim_irq_handler>
    4ac0:	20000534 	.word	0x20000534
    4ac4:	40003000 	.word	0x40003000

00004ac8 <nrfx_twim_1_irq_handler>:
#endif

#if NRFX_CHECK(NRFX_TWIM1_ENABLED)
void nrfx_twim_1_irq_handler(void)
{
    twim_irq_handler(NRF_TWIM1, &m_cb[NRFX_TWIM1_INST_IDX]);
    4ac8:	4902      	ldr	r1, [pc, #8]	; (4ad4 <nrfx_twim_1_irq_handler+0xc>)
    4aca:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
    4ace:	f7ff bd03 	b.w	44d8 <twim_irq_handler>
    4ad2:	bf00      	nop
    4ad4:	20000568 	.word	0x20000568

00004ad8 <nrfx_twi_twim_bus_recover>:
                                                  NRF_GPIO_PIN_PULLUP,        \
                                                  NRF_GPIO_PIN_S0D1,          \
                                                  NRF_GPIO_PIN_NOSENSE)

nrfx_err_t nrfx_twi_twim_bus_recover(uint32_t scl_pin, uint32_t sda_pin)
{
    4ad8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    *p_pin = pin_number & 0x1F;
    4adc:	f000 001f 	and.w	r0, r0, #31
    4ae0:	f001 061f 	and.w	r6, r1, #31
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    4ae4:	2401      	movs	r4, #1
    p_reg->OUTSET = set_mask;
    4ae6:	f04f 45a0 	mov.w	r5, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    4aea:	fa04 f800 	lsl.w	r8, r4, r0
    reg->PIN_CNF[pin_number] = cnf;
    4aee:	f506 72e0 	add.w	r2, r6, #448	; 0x1c0
    4af2:	f500 70e0 	add.w	r0, r0, #448	; 0x1c0
    4af6:	f240 630d 	movw	r3, #1549	; 0x60d
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    4afa:	40b4      	lsls	r4, r6
    p_reg->OUTSET = set_mask;
    4afc:	f8c5 8508 	str.w	r8, [r5, #1288]	; 0x508
    4b00:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    reg->PIN_CNF[pin_number] = cnf;
    4b04:	f845 3020 	str.w	r3, [r5, r0, lsl #2]
    4b08:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
    nrf_gpio_pin_set(scl_pin);
    nrf_gpio_pin_set(sda_pin);

    TWI_TWIM_PIN_CONFIGURE(scl_pin);
    TWI_TWIM_PIN_CONFIGURE(sda_pin);
    NRFX_DELAY_US(4);
    4b0c:	2004      	movs	r0, #4
    4b0e:	f002 f82b 	bl	6b68 <nrfx_busy_wait>
    4b12:	2709      	movs	r7, #9
    return p_reg->IN;
    4b14:	f8d5 3510 	ldr.w	r3, [r5, #1296]	; 0x510

    for (uint8_t i = 0; i < 9; i++)
    {
        if (nrf_gpio_pin_read(sda_pin))
    4b18:	421c      	tst	r4, r3
    4b1a:	d10d      	bne.n	4b38 <nrfx_twi_twim_bus_recover+0x60>
        }
        else
        {
            // Pulse CLOCK signal
            nrf_gpio_pin_clear(scl_pin);
            NRFX_DELAY_US(4);
    4b1c:	2004      	movs	r0, #4
    p_reg->OUTCLR = clr_mask;
    4b1e:	f8c5 850c 	str.w	r8, [r5, #1292]	; 0x50c
    4b22:	f002 f821 	bl	6b68 <nrfx_busy_wait>
    for (uint8_t i = 0; i < 9; i++)
    4b26:	3f01      	subs	r7, #1
    p_reg->OUTSET = set_mask;
    4b28:	f8c5 8508 	str.w	r8, [r5, #1288]	; 0x508
            nrf_gpio_pin_set(scl_pin);
            NRFX_DELAY_US(4);
    4b2c:	2004      	movs	r0, #4
    4b2e:	f002 f81b 	bl	6b68 <nrfx_busy_wait>
    for (uint8_t i = 0; i < 9; i++)
    4b32:	f017 07ff 	ands.w	r7, r7, #255	; 0xff
    4b36:	d1ed      	bne.n	4b14 <nrfx_twi_twim_bus_recover+0x3c>
    p_reg->OUTCLR = clr_mask;
    4b38:	f04f 45a0 	mov.w	r5, #1342177280	; 0x50000000
        }
    }

    // Generate a STOP condition on the bus
    nrf_gpio_pin_clear(sda_pin);
    NRFX_DELAY_US(4);
    4b3c:	2004      	movs	r0, #4
    4b3e:	f8c5 450c 	str.w	r4, [r5, #1292]	; 0x50c
    4b42:	f002 f811 	bl	6b68 <nrfx_busy_wait>
    p_reg->OUTSET = set_mask;
    4b46:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    nrf_gpio_pin_set(sda_pin);
    NRFX_DELAY_US(4);
    4b4a:	2004      	movs	r0, #4
    4b4c:	f002 f80c 	bl	6b68 <nrfx_busy_wait>
    return p_reg->IN;
    4b50:	f8d5 1510 	ldr.w	r1, [r5, #1296]	; 0x510

    if (nrf_gpio_pin_read(sda_pin))
    4b54:	4803      	ldr	r0, [pc, #12]	; (4b64 <nrfx_twi_twim_bus_recover+0x8c>)
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    4b56:	fa21 f606 	lsr.w	r6, r1, r6
    4b5a:	f006 0601 	and.w	r6, r6, #1
    4b5e:	1b80      	subs	r0, r0, r6
    }
    else
    {
        return NRFX_ERROR_INTERNAL;
    }
}
    4b60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4b64:	0bad0001 	.word	0x0bad0001

00004b68 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    4b68:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    4b6a:	4c14      	ldr	r4, [pc, #80]	; (4bbc <_DoInit+0x54>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    4b6c:	4a14      	ldr	r2, [pc, #80]	; (4bc0 <_DoInit+0x58>)
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    4b6e:	4915      	ldr	r1, [pc, #84]	; (4bc4 <_DoInit+0x5c>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    4b70:	2303      	movs	r3, #3
    4b72:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    4b74:	6163      	str	r3, [r4, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
    4b76:	4b14      	ldr	r3, [pc, #80]	; (4bc8 <_DoInit+0x60>)
  p->aUp[0].sName         = "Terminal";
    4b78:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    4b7a:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    4b7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    4b80:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    4b82:	2300      	movs	r3, #0
    4b84:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    4b86:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    4b88:	62e3      	str	r3, [r4, #44]	; 0x2c
  p->aDown[0].sName         = "Terminal";
    4b8a:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    4b8c:	4a0f      	ldr	r2, [pc, #60]	; (4bcc <_DoInit+0x64>)
    4b8e:	6662      	str	r2, [r4, #100]	; 0x64
  STRCPY((char*)&p->acID[7], "RTT");
    4b90:	1de0      	adds	r0, r4, #7
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    4b92:	2210      	movs	r2, #16
    4b94:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    4b96:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    4b98:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    4b9a:	6763      	str	r3, [r4, #116]	; 0x74
  STRCPY((char*)&p->acID[7], "RTT");
    4b9c:	f001 fa1f 	bl	5fde <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    4ba0:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
    4ba4:	490a      	ldr	r1, [pc, #40]	; (4bd0 <_DoInit+0x68>)
    4ba6:	4620      	mov	r0, r4
    4ba8:	f001 fa19 	bl	5fde <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    4bac:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
    4bb0:	2320      	movs	r3, #32
    4bb2:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    4bb4:	f3bf 8f5f 	dmb	sy
}
    4bb8:	bd10      	pop	{r4, pc}
    4bba:	bf00      	nop
    4bbc:	2000059c 	.word	0x2000059c
    4bc0:	000076d2 	.word	0x000076d2
    4bc4:	000076db 	.word	0x000076db
    4bc8:	200006b7 	.word	0x200006b7
    4bcc:	200006a7 	.word	0x200006a7
    4bd0:	000076df 	.word	0x000076df

00004bd4 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    4bd4:	b570      	push	{r4, r5, r6, lr}
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
    4bd6:	4b16      	ldr	r3, [pc, #88]	; (4c30 <SEGGER_RTT_WriteNoLock+0x5c>)
    4bd8:	2418      	movs	r4, #24
    4bda:	fb00 4504 	mla	r5, r0, r4, r4
    4bde:	441d      	add	r5, r3
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
    4be0:	fb04 3300 	mla	r3, r4, r0, r3
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    4be4:	4616      	mov	r6, r2
  switch (pRing->Flags) {
    4be6:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    4be8:	2c01      	cmp	r4, #1
    4bea:	d00e      	beq.n	4c0a <SEGGER_RTT_WriteNoLock+0x36>
    4bec:	2c02      	cmp	r4, #2
    4bee:	d018      	beq.n	4c22 <SEGGER_RTT_WriteNoLock+0x4e>
    4bf0:	b9e4      	cbnz	r4, 4c2c <SEGGER_RTT_WriteNoLock+0x58>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
    4bf2:	4628      	mov	r0, r5
    4bf4:	f002 f802 	bl	6bfc <_GetAvailWriteSpace>
    if (Avail < NumBytes) {
    4bf8:	4286      	cmp	r6, r0
    4bfa:	d804      	bhi.n	4c06 <SEGGER_RTT_WriteNoLock+0x32>
      Status = 0u;
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    4bfc:	4632      	mov	r2, r6
    4bfe:	4628      	mov	r0, r5
    4c00:	f002 f805 	bl	6c0e <_WriteNoCheck>
    4c04:	4634      	mov	r4, r6
  }
  //
  // Finish up.
  //
  return Status;
}
    4c06:	4620      	mov	r0, r4
    4c08:	bd70      	pop	{r4, r5, r6, pc}
    Avail = _GetAvailWriteSpace(pRing);
    4c0a:	4628      	mov	r0, r5
    4c0c:	f001 fff6 	bl	6bfc <_GetAvailWriteSpace>
    Status = Avail < NumBytes ? Avail : NumBytes;
    4c10:	4286      	cmp	r6, r0
    4c12:	4634      	mov	r4, r6
    4c14:	bf28      	it	cs
    4c16:	4604      	movcs	r4, r0
    _WriteNoCheck(pRing, pData, Status);
    4c18:	4622      	mov	r2, r4
    4c1a:	4628      	mov	r0, r5
    4c1c:	f001 fff7 	bl	6c0e <_WriteNoCheck>
    break;
    4c20:	e7f1      	b.n	4c06 <SEGGER_RTT_WriteNoLock+0x32>
    Status = _WriteBlocking(pRing, pData, NumBytes);
    4c22:	4628      	mov	r0, r5
}
    4c24:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    Status = _WriteBlocking(pRing, pData, NumBytes);
    4c28:	f002 b80f 	b.w	6c4a <_WriteBlocking>
  switch (pRing->Flags) {
    4c2c:	2400      	movs	r4, #0
  return Status;
    4c2e:	e7ea      	b.n	4c06 <SEGGER_RTT_WriteNoLock+0x32>
    4c30:	2000059c 	.word	0x2000059c

00004c34 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    4c34:	4b0e      	ldr	r3, [pc, #56]	; (4c70 <z_sys_init_run_level+0x3c>)
{
    4c36:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    4c38:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    4c3c:	3001      	adds	r0, #1
    4c3e:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    4c42:	42a6      	cmp	r6, r4
    4c44:	d800      	bhi.n	4c48 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    4c46:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    4c48:	e9d4 3500 	ldrd	r3, r5, [r4]
    4c4c:	4628      	mov	r0, r5
    4c4e:	4798      	blx	r3
		if (dev != NULL) {
    4c50:	b165      	cbz	r5, 4c6c <z_sys_init_run_level+0x38>
				dev->state->init_res = rc;
    4c52:	68eb      	ldr	r3, [r5, #12]
			if (rc != 0) {
    4c54:	b130      	cbz	r0, 4c64 <z_sys_init_run_level+0x30>
				if (rc < 0) {
    4c56:	2800      	cmp	r0, #0
    4c58:	bfb8      	it	lt
    4c5a:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    4c5c:	28ff      	cmp	r0, #255	; 0xff
    4c5e:	bfa8      	it	ge
    4c60:	20ff      	movge	r0, #255	; 0xff
    4c62:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    4c64:	785a      	ldrb	r2, [r3, #1]
    4c66:	f042 0201 	orr.w	r2, r2, #1
    4c6a:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    4c6c:	3408      	adds	r4, #8
    4c6e:	e7e8      	b.n	4c42 <z_sys_init_run_level+0xe>
    4c70:	00007578 	.word	0x00007578

00004c74 <z_impl_device_get_binding>:

const struct device *z_impl_device_get_binding(const char *name)
{
    4c74:	b570      	push	{r4, r5, r6, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
    4c76:	4605      	mov	r5, r0
    4c78:	b910      	cbnz	r0, 4c80 <z_impl_device_get_binding+0xc>
		return NULL;
    4c7a:	2400      	movs	r4, #0
			return dev;
		}
	}

	return NULL;
}
    4c7c:	4620      	mov	r0, r4
    4c7e:	bd70      	pop	{r4, r5, r6, pc}
	if ((name == NULL) || (name[0] == '\0')) {
    4c80:	7803      	ldrb	r3, [r0, #0]
    4c82:	2b00      	cmp	r3, #0
    4c84:	d0f9      	beq.n	4c7a <z_impl_device_get_binding+0x6>
	for (dev = __device_start; dev != __device_end; dev++) {
    4c86:	4c0e      	ldr	r4, [pc, #56]	; (4cc0 <z_impl_device_get_binding+0x4c>)
    4c88:	4e0e      	ldr	r6, [pc, #56]	; (4cc4 <z_impl_device_get_binding+0x50>)
    4c8a:	42b4      	cmp	r4, r6
    4c8c:	d108      	bne.n	4ca0 <z_impl_device_get_binding+0x2c>
	for (dev = __device_start; dev != __device_end; dev++) {
    4c8e:	4c0c      	ldr	r4, [pc, #48]	; (4cc0 <z_impl_device_get_binding+0x4c>)
    4c90:	42b4      	cmp	r4, r6
    4c92:	d0f2      	beq.n	4c7a <z_impl_device_get_binding+0x6>
		if (z_device_is_ready(dev) && (strcmp(name, dev->name) == 0)) {
    4c94:	4620      	mov	r0, r4
    4c96:	f002 f80c 	bl	6cb2 <z_device_is_ready>
    4c9a:	b950      	cbnz	r0, 4cb2 <z_impl_device_get_binding+0x3e>
	for (dev = __device_start; dev != __device_end; dev++) {
    4c9c:	3418      	adds	r4, #24
    4c9e:	e7f7      	b.n	4c90 <z_impl_device_get_binding+0x1c>
		if (z_device_is_ready(dev) && (dev->name == name)) {
    4ca0:	4620      	mov	r0, r4
    4ca2:	f002 f806 	bl	6cb2 <z_device_is_ready>
    4ca6:	b110      	cbz	r0, 4cae <z_impl_device_get_binding+0x3a>
    4ca8:	6823      	ldr	r3, [r4, #0]
    4caa:	42ab      	cmp	r3, r5
    4cac:	d0e6      	beq.n	4c7c <z_impl_device_get_binding+0x8>
	for (dev = __device_start; dev != __device_end; dev++) {
    4cae:	3418      	adds	r4, #24
    4cb0:	e7eb      	b.n	4c8a <z_impl_device_get_binding+0x16>
		if (z_device_is_ready(dev) && (strcmp(name, dev->name) == 0)) {
    4cb2:	6821      	ldr	r1, [r4, #0]
    4cb4:	4628      	mov	r0, r5
    4cb6:	f001 f9ac 	bl	6012 <strcmp>
    4cba:	2800      	cmp	r0, #0
    4cbc:	d1ee      	bne.n	4c9c <z_impl_device_get_binding+0x28>
    4cbe:	e7dd      	b.n	4c7c <z_impl_device_get_binding+0x8>
    4cc0:	00007068 	.word	0x00007068
    4cc4:	000071b8 	.word	0x000071b8

00004cc8 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    4cc8:	b530      	push	{r4, r5, lr}
	snprintk(tname, 8, "idle %02d", i);
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
    4cca:	2300      	movs	r3, #0
{
    4ccc:	b087      	sub	sp, #28
	z_setup_new_thread(thread, stack,
    4cce:	2201      	movs	r2, #1
    4cd0:	e9cd 2304 	strd	r2, r3, [sp, #16]
    4cd4:	220f      	movs	r2, #15
    4cd6:	e9cd 3202 	strd	r3, r2, [sp, #8]
    4cda:	9301      	str	r3, [sp, #4]
	struct k_thread *thread = &z_idle_threads[i];
    4cdc:	4c0c      	ldr	r4, [pc, #48]	; (4d10 <init_idle_thread+0x48>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    4cde:	4b0d      	ldr	r3, [pc, #52]	; (4d14 <init_idle_thread+0x4c>)
	z_setup_new_thread(thread, stack,
    4ce0:	490d      	ldr	r1, [pc, #52]	; (4d18 <init_idle_thread+0x50>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    4ce2:	2218      	movs	r2, #24
	struct k_thread *thread = &z_idle_threads[i];
    4ce4:	eb04 14c0 	add.w	r4, r4, r0, lsl #7
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    4ce8:	fb02 3300 	mla	r3, r2, r0, r3
	z_setup_new_thread(thread, stack,
    4cec:	f44f 75b0 	mov.w	r5, #352	; 0x160
    4cf0:	9300      	str	r3, [sp, #0]
    4cf2:	fb05 1100 	mla	r1, r5, r0, r1
    4cf6:	4b09      	ldr	r3, [pc, #36]	; (4d1c <init_idle_thread+0x54>)
    4cf8:	f44f 72a0 	mov.w	r2, #320	; 0x140
    4cfc:	4620      	mov	r0, r4
    4cfe:	f000 f8a7 	bl	4e50 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    4d02:	7b63      	ldrb	r3, [r4, #13]
    4d04:	f023 0304 	bic.w	r3, r3, #4
    4d08:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    4d0a:	b007      	add	sp, #28
    4d0c:	bd30      	pop	{r4, r5, pc}
    4d0e:	bf00      	nop
    4d10:	200002a0 	.word	0x200002a0
    4d14:	20000644 	.word	0x20000644
    4d18:	20000ee0 	.word	0x20000ee0
    4d1c:	00004fc5 	.word	0x00004fc5

00004d20 <bg_thread_main>:
{
    4d20:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    4d22:	4b0a      	ldr	r3, [pc, #40]	; (4d4c <bg_thread_main+0x2c>)
    4d24:	2201      	movs	r2, #1
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    4d26:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    4d28:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    4d2a:	f7ff ff83 	bl	4c34 <z_sys_init_run_level>
	boot_banner();
    4d2e:	f000 ff5f 	bl	5bf0 <boot_banner>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    4d32:	2003      	movs	r0, #3
    4d34:	f7ff ff7e 	bl	4c34 <z_sys_init_run_level>
	z_init_static_threads();
    4d38:	f000 f8e8 	bl	4f0c <z_init_static_threads>
	main();
    4d3c:	f7fb ff5c 	bl	bf8 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    4d40:	4a03      	ldr	r2, [pc, #12]	; (4d50 <bg_thread_main+0x30>)
    4d42:	7b13      	ldrb	r3, [r2, #12]
    4d44:	f023 0301 	bic.w	r3, r3, #1
    4d48:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    4d4a:	bd08      	pop	{r3, pc}
    4d4c:	20000ab7 	.word	0x20000ab7
    4d50:	20000320 	.word	0x20000320

00004d54 <z_bss_zero>:
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    4d54:	4802      	ldr	r0, [pc, #8]	; (4d60 <z_bss_zero+0xc>)
    4d56:	4a03      	ldr	r2, [pc, #12]	; (4d64 <z_bss_zero+0x10>)
    4d58:	2100      	movs	r1, #0
    4d5a:	1a12      	subs	r2, r2, r0
    4d5c:	f001 b970 	b.w	6040 <memset>
    4d60:	20000178 	.word	0x20000178
    4d64:	20000ab8 	.word	0x20000ab8

00004d68 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    4d68:	b580      	push	{r7, lr}
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    4d6a:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 4e30 <z_cstart+0xc8>
    4d6e:	b0a6      	sub	sp, #152	; 0x98
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    4d70:	f388 8808 	msr	MSP, r8
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    4d74:	4d2f      	ldr	r5, [pc, #188]	; (4e34 <z_cstart+0xcc>)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
#endif

	_current_cpu->current = dummy_thread;
    4d76:	4e30      	ldr	r6, [pc, #192]	; (4e38 <z_cstart+0xd0>)
    4d78:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    4d7a:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 4e3c <z_cstart+0xd4>
    4d7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    4d82:	2400      	movs	r4, #0
    4d84:	616b      	str	r3, [r5, #20]
    4d86:	23e0      	movs	r3, #224	; 0xe0
    4d88:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    4d8c:	77ec      	strb	r4, [r5, #31]
    4d8e:	762c      	strb	r4, [r5, #24]
    4d90:	766c      	strb	r4, [r5, #25]
    4d92:	76ac      	strb	r4, [r5, #26]
    4d94:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    4d98:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    4d9a:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    4d9e:	626b      	str	r3, [r5, #36]	; 0x24
    4da0:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    4da4:	f7fd fb72 	bl	248c <z_arm_fault_init>
	z_arm_cpu_idle_init();
    4da8:	f7fd f92e 	bl	2008 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    4dac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    4db0:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    4db2:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    4db4:	f7fd fc48 	bl	2648 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    4db8:	f7fd fbb0 	bl	251c <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
    4dbc:	f240 1301 	movw	r3, #257	; 0x101
    4dc0:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    4dc4:	ab06      	add	r3, sp, #24
    4dc6:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    4dc8:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	dummy_thread->resource_pool = NULL;
    4dcc:	9422      	str	r4, [sp, #136]	; 0x88
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    4dce:	f001 ff6f 	bl	6cb0 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    4dd2:	4620      	mov	r0, r4
    4dd4:	f7ff ff2e 	bl	4c34 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    4dd8:	2001      	movs	r0, #1
	_kernel.ready_q.cache = &z_main_thread;
    4dda:	4d19      	ldr	r5, [pc, #100]	; (4e40 <z_cstart+0xd8>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    4ddc:	f7ff ff2a 	bl	4c34 <z_sys_init_run_level>
	z_sched_init();
    4de0:	f000 fc9c 	bl	571c <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    4de4:	4b17      	ldr	r3, [pc, #92]	; (4e44 <z_cstart+0xdc>)
    4de6:	9305      	str	r3, [sp, #20]
    4de8:	2301      	movs	r3, #1
    4dea:	4917      	ldr	r1, [pc, #92]	; (4e48 <z_cstart+0xe0>)
    4dec:	9400      	str	r4, [sp, #0]
    4dee:	e9cd 4303 	strd	r4, r3, [sp, #12]
    4df2:	f44f 6280 	mov.w	r2, #1024	; 0x400
    4df6:	464b      	mov	r3, r9
    4df8:	e9cd 4401 	strd	r4, r4, [sp, #4]
    4dfc:	4628      	mov	r0, r5
	_kernel.ready_q.cache = &z_main_thread;
    4dfe:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    4e00:	f000 f826 	bl	4e50 <z_setup_new_thread>
    4e04:	7b6a      	ldrb	r2, [r5, #13]
    4e06:	4607      	mov	r7, r0
    4e08:	f022 0204 	bic.w	r2, r2, #4
	z_ready_thread(&z_main_thread);
    4e0c:	4628      	mov	r0, r5
    4e0e:	736a      	strb	r2, [r5, #13]
    4e10:	f001 fffd 	bl	6e0e <z_ready_thread>
		init_idle_thread(i);
    4e14:	4620      	mov	r0, r4
    4e16:	f7ff ff57 	bl	4cc8 <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    4e1a:	4b0c      	ldr	r3, [pc, #48]	; (4e4c <z_cstart+0xe4>)
    4e1c:	60f3      	str	r3, [r6, #12]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    4e1e:	464a      	mov	r2, r9
    4e20:	4639      	mov	r1, r7
    4e22:	4628      	mov	r0, r5
		_kernel.cpus[i].id = i;
    4e24:	7534      	strb	r4, [r6, #20]
		_kernel.cpus[i].irq_stack =
    4e26:	f8c6 8004 	str.w	r8, [r6, #4]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    4e2a:	f7fd fa03 	bl	2234 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    4e2e:	bf00      	nop
    4e30:	20001860 	.word	0x20001860
    4e34:	e000ed00 	.word	0xe000ed00
    4e38:	20000644 	.word	0x20000644
    4e3c:	00004d21 	.word	0x00004d21
    4e40:	20000320 	.word	0x20000320
    4e44:	000076e6 	.word	0x000076e6
    4e48:	20000ac0 	.word	0x20000ac0
    4e4c:	200002a0 	.word	0x200002a0

00004e50 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    4e50:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    4e54:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    4e56:	7306      	strb	r6, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    4e58:	2604      	movs	r6, #4
    4e5a:	7346      	strb	r6, [r0, #13]

	thread_base->prio = priority;
    4e5c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    4e5e:	7386      	strb	r6, [r0, #14]
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    4e60:	f100 0558 	add.w	r5, r0, #88	; 0x58
{
    4e64:	460f      	mov	r7, r1
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    4e66:	1dd6      	adds	r6, r2, #7
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
    4e68:	e9c0 5516 	strd	r5, r5, [r0, #88]	; 0x58
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    4e6c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
    4e6e:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    4e70:	f026 0607 	bic.w	r6, r6, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    4e74:	3720      	adds	r7, #32
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
    4e76:	e9c0 5506 	strd	r5, r5, [r0, #24]
	new_thread->stack_info.size = stack_buf_size;
    4e7a:	e9c0 7619 	strd	r7, r6, [r0, #100]	; 0x64
	thread_base->pended_on = NULL;
    4e7e:	6085      	str	r5, [r0, #8]

	thread_base->sched_locked = 0U;
    4e80:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
    4e82:	66c5      	str	r5, [r0, #108]	; 0x6c
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    4e84:	f106 0820 	add.w	r8, r6, #32
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    4e88:	9202      	str	r2, [sp, #8]
    4e8a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4e8c:	9201      	str	r2, [sp, #4]
	stack_ptr = (char *)stack + stack_obj_size;
    4e8e:	4488      	add	r8, r1
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    4e90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4e92:	9200      	str	r2, [sp, #0]
    4e94:	4642      	mov	r2, r8
{
    4e96:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    4e98:	f7fd f99a 	bl	21d0 <arch_new_thread>
	if (!_current) {
    4e9c:	4b04      	ldr	r3, [pc, #16]	; (4eb0 <z_setup_new_thread+0x60>)
	new_thread->init_data = NULL;
    4e9e:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
    4ea0:	689b      	ldr	r3, [r3, #8]
    4ea2:	b103      	cbz	r3, 4ea6 <z_setup_new_thread+0x56>
	new_thread->resource_pool = _current->resource_pool;
    4ea4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
    4ea6:	6723      	str	r3, [r4, #112]	; 0x70
}
    4ea8:	4640      	mov	r0, r8
    4eaa:	b004      	add	sp, #16
    4eac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4eb0:	20000644 	.word	0x20000644

00004eb4 <z_impl_k_thread_create>:
{
    4eb4:	b5f0      	push	{r4, r5, r6, r7, lr}
    4eb6:	b087      	sub	sp, #28
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    4eb8:	2700      	movs	r7, #0
    4eba:	9705      	str	r7, [sp, #20]
    4ebc:	9f10      	ldr	r7, [sp, #64]	; 0x40
    4ebe:	9704      	str	r7, [sp, #16]
    4ec0:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    4ec2:	9703      	str	r7, [sp, #12]
    4ec4:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    4ec6:	9702      	str	r7, [sp, #8]
{
    4ec8:	e9dd 6512 	ldrd	r6, r5, [sp, #72]	; 0x48
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    4ecc:	9f0d      	ldr	r7, [sp, #52]	; 0x34
    4ece:	9701      	str	r7, [sp, #4]
    4ed0:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    4ed2:	9700      	str	r7, [sp, #0]
{
    4ed4:	4604      	mov	r4, r0
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    4ed6:	f7ff ffbb 	bl	4e50 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
    4eda:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
    4ede:	bf08      	it	eq
    4ee0:	f1b6 3fff 	cmpeq.w	r6, #4294967295	; 0xffffffff
    4ee4:	d005      	beq.n	4ef2 <z_impl_k_thread_create+0x3e>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    4ee6:	ea55 0306 	orrs.w	r3, r5, r6
    4eea:	d105      	bne.n	4ef8 <z_impl_k_thread_create+0x44>
	z_sched_start(thread);
    4eec:	4620      	mov	r0, r4
    4eee:	f000 fb57 	bl	55a0 <z_sched_start>
}
    4ef2:	4620      	mov	r0, r4
    4ef4:	b007      	add	sp, #28
    4ef6:	bdf0      	pop	{r4, r5, r6, r7, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    4ef8:	4903      	ldr	r1, [pc, #12]	; (4f08 <z_impl_k_thread_create+0x54>)
    4efa:	4632      	mov	r2, r6
    4efc:	462b      	mov	r3, r5
    4efe:	f104 0018 	add.w	r0, r4, #24
    4f02:	f000 fd87 	bl	5a14 <z_add_timeout>
    4f06:	e7f4      	b.n	4ef2 <z_impl_k_thread_create+0x3e>
    4f08:	00006e2f 	.word	0x00006e2f

00004f0c <z_init_static_threads>:
{
    4f0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    4f10:	4c29      	ldr	r4, [pc, #164]	; (4fb8 <z_init_static_threads+0xac>)
	_FOREACH_STATIC_THREAD(thread_data) {
    4f12:	4d2a      	ldr	r5, [pc, #168]	; (4fbc <z_init_static_threads+0xb0>)
{
    4f14:	b087      	sub	sp, #28
    4f16:	4626      	mov	r6, r4
	_FOREACH_STATIC_THREAD(thread_data) {
    4f18:	42ae      	cmp	r6, r5
    4f1a:	f104 0430 	add.w	r4, r4, #48	; 0x30
    4f1e:	d30f      	bcc.n	4f40 <z_init_static_threads+0x34>
	k_sched_lock();
    4f20:	f000 fa5a 	bl	53d8 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    4f24:	4c24      	ldr	r4, [pc, #144]	; (4fb8 <z_init_static_threads+0xac>)
    4f26:	f8df 9098 	ldr.w	r9, [pc, #152]	; 4fc0 <z_init_static_threads+0xb4>
    4f2a:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    4f2e:	f240 37e7 	movw	r7, #999	; 0x3e7
    4f32:	42ac      	cmp	r4, r5
    4f34:	d320      	bcc.n	4f78 <z_init_static_threads+0x6c>
}
    4f36:	b007      	add	sp, #28
    4f38:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	k_sched_unlock();
    4f3c:	f000 bbd2 	b.w	56e4 <k_sched_unlock>
		z_setup_new_thread(
    4f40:	f854 3c04 	ldr.w	r3, [r4, #-4]
    4f44:	9305      	str	r3, [sp, #20]
    4f46:	f854 3c10 	ldr.w	r3, [r4, #-16]
    4f4a:	9304      	str	r3, [sp, #16]
    4f4c:	f854 3c14 	ldr.w	r3, [r4, #-20]
    4f50:	9303      	str	r3, [sp, #12]
    4f52:	f854 3c18 	ldr.w	r3, [r4, #-24]
    4f56:	9302      	str	r3, [sp, #8]
    4f58:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    4f5c:	9301      	str	r3, [sp, #4]
    4f5e:	f854 3c20 	ldr.w	r3, [r4, #-32]
    4f62:	9300      	str	r3, [sp, #0]
    4f64:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    4f68:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    4f6c:	f7ff ff70 	bl	4e50 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    4f70:	f854 3c30 	ldr.w	r3, [r4, #-48]
    4f74:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    4f76:	e7ce      	b.n	4f16 <z_init_static_threads+0xa>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    4f78:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4f7a:	1c5a      	adds	r2, r3, #1
    4f7c:	d00d      	beq.n	4f9a <z_init_static_threads+0x8e>
					    K_MSEC(thread_data->init_delay));
    4f7e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    4f82:	2100      	movs	r1, #0
    4f84:	4638      	mov	r0, r7
    4f86:	fbc3 0106 	smlal	r0, r1, r3, r6
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    4f8a:	ea51 33c3 	orrs.w	r3, r1, r3, lsl #15
			schedule_new_thread(thread_data->init_thread,
    4f8e:	f8d4 8000 	ldr.w	r8, [r4]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    4f92:	d104      	bne.n	4f9e <z_init_static_threads+0x92>
	z_sched_start(thread);
    4f94:	4640      	mov	r0, r8
    4f96:	f000 fb03 	bl	55a0 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    4f9a:	3430      	adds	r4, #48	; 0x30
    4f9c:	e7c9      	b.n	4f32 <z_init_static_threads+0x26>
    4f9e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    4fa2:	2300      	movs	r3, #0
    4fa4:	f7fb fcba 	bl	91c <__aeabi_uldivmod>
    4fa8:	4602      	mov	r2, r0
    4faa:	460b      	mov	r3, r1
    4fac:	f108 0018 	add.w	r0, r8, #24
    4fb0:	4649      	mov	r1, r9
    4fb2:	f000 fd2f 	bl	5a14 <z_add_timeout>
    4fb6:	e7f0      	b.n	4f9a <z_init_static_threads+0x8e>
    4fb8:	20000178 	.word	0x20000178
    4fbc:	20000178 	.word	0x20000178
    4fc0:	00006e2f 	.word	0x00006e2f

00004fc4 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    4fc4:	b508      	push	{r3, lr}
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    4fc6:	4c0b      	ldr	r4, [pc, #44]	; (4ff4 <idle+0x30>)
	return !z_sys_post_kernel;
    4fc8:	4d0b      	ldr	r5, [pc, #44]	; (4ff8 <idle+0x34>)
	__asm__ volatile(
    4fca:	f04f 0220 	mov.w	r2, #32
    4fce:	f3ef 8311 	mrs	r3, BASEPRI
    4fd2:	f382 8812 	msr	BASEPRI_MAX, r2
    4fd6:	f3bf 8f6f 	isb	sy
    4fda:	f001 ffbf 	bl	6f5c <z_get_next_timeout_expiry>
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    4fde:	782b      	ldrb	r3, [r5, #0]
		_kernel.idle = z_get_next_timeout_expiry();
    4fe0:	61a0      	str	r0, [r4, #24]
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    4fe2:	b913      	cbnz	r3, 4fea <idle+0x26>
	arch_cpu_idle();
    4fe4:	f7fd f816 	bl	2014 <arch_cpu_idle>
}
    4fe8:	e7ef      	b.n	4fca <idle+0x6>
    4fea:	f7fc ff35 	bl	1e58 <pm_system_suspend>
    4fee:	2800      	cmp	r0, #0
    4ff0:	d1eb      	bne.n	4fca <idle+0x6>
    4ff2:	e7f7      	b.n	4fe4 <idle+0x20>
    4ff4:	20000644 	.word	0x20000644
    4ff8:	20000ab7 	.word	0x20000ab7

00004ffc <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    4ffc:	b538      	push	{r3, r4, r5, lr}
    4ffe:	4604      	mov	r4, r0
    5000:	f04f 0320 	mov.w	r3, #32
    5004:	f3ef 8511 	mrs	r5, BASEPRI
    5008:	f383 8812 	msr	BASEPRI_MAX, r3
    500c:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    5010:	f001 ff59 	bl	6ec6 <z_unpend_first_thread>

	if (thread != NULL) {
    5014:	b148      	cbz	r0, 502a <z_impl_k_sem_give+0x2e>
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    5016:	2200      	movs	r2, #0
    5018:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    501a:	f001 fef8 	bl	6e0e <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    501e:	4629      	mov	r1, r5
    5020:	4805      	ldr	r0, [pc, #20]	; (5038 <z_impl_k_sem_give+0x3c>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    5022:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    5026:	f000 b9c5 	b.w	53b4 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    502a:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    502e:	429a      	cmp	r2, r3
    5030:	bf18      	it	ne
    5032:	3301      	addne	r3, #1
    5034:	60a3      	str	r3, [r4, #8]
}
    5036:	e7f2      	b.n	501e <z_impl_k_sem_give+0x22>
    5038:	20000ab8 	.word	0x20000ab8

0000503c <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    503c:	b513      	push	{r0, r1, r4, lr}
    503e:	f04f 0420 	mov.w	r4, #32
    5042:	f3ef 8111 	mrs	r1, BASEPRI
    5046:	f384 8812 	msr	BASEPRI_MAX, r4
    504a:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    504e:	6884      	ldr	r4, [r0, #8]
    5050:	b144      	cbz	r4, 5064 <z_impl_k_sem_take+0x28>
		sem->count--;
    5052:	3c01      	subs	r4, #1
    5054:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
    5056:	f381 8811 	msr	BASEPRI, r1
    505a:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    505e:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    5060:	b002      	add	sp, #8
    5062:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    5064:	ea52 0403 	orrs.w	r4, r2, r3
    5068:	d106      	bne.n	5078 <z_impl_k_sem_take+0x3c>
    506a:	f381 8811 	msr	BASEPRI, r1
    506e:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    5072:	f06f 000f 	mvn.w	r0, #15
    5076:	e7f3      	b.n	5060 <z_impl_k_sem_take+0x24>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    5078:	e9cd 2300 	strd	r2, r3, [sp]
    507c:	4602      	mov	r2, r0
    507e:	4802      	ldr	r0, [pc, #8]	; (5088 <z_impl_k_sem_take+0x4c>)
    5080:	f000 faea 	bl	5658 <z_pend_curr>
	return ret;
    5084:	e7ec      	b.n	5060 <z_impl_k_sem_take+0x24>
    5086:	bf00      	nop
    5088:	20000ab8 	.word	0x20000ab8

0000508c <work_queue_main>:
/* Loop executed by a work queue thread.
 *
 * @param workq_ptr pointer to the work queue structure
 */
static void work_queue_main(void *workq_ptr, void *p2, void *p3)
{
    508c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	return list->head;
    5090:	4e47      	ldr	r6, [pc, #284]	; (51b0 <work_queue_main+0x124>)
    5092:	b085      	sub	sp, #20
    5094:	4604      	mov	r4, r0
			 * stop.  Just go to sleep: when something happens the
			 * work thread will be woken and we can check again.
			 */

			(void)z_sched_wait(&lock, key, &queue->notifyq,
					   K_FOREVER, NULL);
    5096:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    509a:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
	__asm__ volatile(
    509e:	f04f 0320 	mov.w	r3, #32
    50a2:	f3ef 8711 	mrs	r7, BASEPRI
    50a6:	f383 8812 	msr	BASEPRI_MAX, r3
    50aa:	f3bf 8f6f 	isb	sy
    50ae:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
 *
 * @return A pointer to the first node of the list (or NULL if empty)
 */
static inline sys_snode_t *sys_slist_get(sys_slist_t *list);

Z_GENLIST_GET(slist, snode)
    50b2:	b98d      	cbnz	r5, 50d8 <work_queue_main+0x4c>
		} else if (flag_test_and_clear(&queue->flags,
    50b4:	2102      	movs	r1, #2
    50b6:	f104 0098 	add.w	r0, r4, #152	; 0x98
    50ba:	f001 fe3d 	bl	6d38 <flag_test_and_clear>
    50be:	2800      	cmp	r0, #0
    50c0:	d135      	bne.n	512e <work_queue_main+0xa2>
			(void)z_sched_wait(&lock, key, &queue->notifyq,
    50c2:	2300      	movs	r3, #0
    50c4:	e9cd 8900 	strd	r8, r9, [sp]
    50c8:	9302      	str	r3, [sp, #8]
    50ca:	f104 0288 	add.w	r2, r4, #136	; 0x88
    50ce:	4639      	mov	r1, r7
    50d0:	4838      	ldr	r0, [pc, #224]	; (51b4 <work_queue_main+0x128>)
    50d2:	f000 fc29 	bl	5928 <z_sched_wait>
			continue;
    50d6:	e7e2      	b.n	509e <work_queue_main+0x12>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    50d8:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
	return node->next;
    50dc:	682b      	ldr	r3, [r5, #0]
	list->head = node;
    50de:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    50e2:	4295      	cmp	r5, r2
    50e4:	d101      	bne.n	50ea <work_queue_main+0x5e>
	list->tail = node;
    50e6:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
	*flagp |= BIT(bit);
    50ea:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
    50ee:	f043 0302 	orr.w	r3, r3, #2
    50f2:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	*flagp &= ~BIT(bit);
    50f6:	68eb      	ldr	r3, [r5, #12]
    50f8:	f023 0304 	bic.w	r3, r3, #4
    50fc:	f043 0301 	orr.w	r3, r3, #1
    5100:	60eb      	str	r3, [r5, #12]
			handler = work->handler;
    5102:	686b      	ldr	r3, [r5, #4]
	__asm__ volatile(
    5104:	f387 8811 	msr	BASEPRI, r7
    5108:	f3bf 8f6f 	isb	sy
		}

		k_spin_unlock(&lock, key);

		__ASSERT_NO_MSG(handler != NULL);
		handler(work);
    510c:	4628      	mov	r0, r5
    510e:	4798      	blx	r3
	__asm__ volatile(
    5110:	f04f 0320 	mov.w	r3, #32
    5114:	f3ef 8b11 	mrs	fp, BASEPRI
    5118:	f383 8812 	msr	BASEPRI_MAX, r3
    511c:	f3bf 8f6f 	isb	sy
	*flagp &= ~BIT(bit);
    5120:	68eb      	ldr	r3, [r5, #12]
		 * starving other threads.
		 */
		key = k_spin_lock(&lock);

		flag_clear(&work->flags, K_WORK_RUNNING_BIT);
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    5122:	0799      	lsls	r1, r3, #30
	*flagp &= ~BIT(bit);
    5124:	f023 0201 	bic.w	r2, r3, #1
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    5128:	d40b      	bmi.n	5142 <work_queue_main+0xb6>
	*flagp &= ~BIT(bit);
    512a:	60ea      	str	r2, [r5, #12]
    512c:	e00e      	b.n	514c <work_queue_main+0xc0>
			(void)z_sched_wake_all(&queue->drainq, 1, NULL);
    512e:	f104 0590 	add.w	r5, r4, #144	; 0x90
static inline bool z_sched_wake_all(_wait_q_t *wait_q, int swap_retval,
				    void *swap_data)
{
	bool woken = false;

	while (z_sched_wake(wait_q, swap_retval, swap_data)) {
    5132:	2200      	movs	r2, #0
    5134:	2101      	movs	r1, #1
    5136:	4628      	mov	r0, r5
    5138:	f001 fedd 	bl	6ef6 <z_sched_wake>
    513c:	2800      	cmp	r0, #0
    513e:	d1f8      	bne.n	5132 <work_queue_main+0xa6>
    5140:	e7bf      	b.n	50c2 <work_queue_main+0x36>
	return list->head;
    5142:	6830      	ldr	r0, [r6, #0]
	*flagp &= ~BIT(bit);
    5144:	f023 0303 	bic.w	r3, r3, #3
    5148:	60eb      	str	r3, [r5, #12]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    514a:	b970      	cbnz	r0, 516a <work_queue_main+0xde>
	*flagp &= ~BIT(bit);
    514c:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
    5150:	f023 0302 	bic.w	r3, r3, #2
    5154:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	__asm__ volatile(
    5158:	f38b 8811 	msr	BASEPRI, fp
    515c:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		/* Optionally yield to prevent the work queue from
		 * starving other threads.
		 */
		if (yield) {
    5160:	05d8      	lsls	r0, r3, #23
    5162:	d49c      	bmi.n	509e <work_queue_main+0x12>
	z_impl_k_yield();
    5164:	f000 fae6 	bl	5734 <z_impl_k_yield>
}
    5168:	e799      	b.n	509e <work_queue_main+0x12>
	return node->next;
    516a:	2700      	movs	r7, #0
    516c:	f8d0 a000 	ldr.w	sl, [r0]
	parent->next = child;
    5170:	463b      	mov	r3, r7
		if (wc->work == work) {
    5172:	6842      	ldr	r2, [r0, #4]
    5174:	4295      	cmp	r5, r2
			sys_slist_remove(&pending_cancels, prev, &wc->node);
    5176:	4601      	mov	r1, r0
		if (wc->work == work) {
    5178:	d10c      	bne.n	5194 <work_queue_main+0x108>
	return node->next;
    517a:	6801      	ldr	r1, [r0, #0]
 */
static inline void sys_slist_remove(sys_slist_t *list,
				    sys_snode_t *prev_node,
				    sys_snode_t *node);

Z_GENLIST_REMOVE(slist, snode)
    517c:	b997      	cbnz	r7, 51a4 <work_queue_main+0x118>
    517e:	6872      	ldr	r2, [r6, #4]
	list->head = node;
    5180:	6031      	str	r1, [r6, #0]
Z_GENLIST_REMOVE(slist, snode)
    5182:	4282      	cmp	r2, r0
    5184:	d100      	bne.n	5188 <work_queue_main+0xfc>
	list->tail = node;
    5186:	6071      	str	r1, [r6, #4]
	parent->next = child;
    5188:	f840 3b08 	str.w	r3, [r0], #8
	z_impl_k_sem_give(sem);
    518c:	f7ff ff36 	bl	4ffc <z_impl_k_sem_give>
}
    5190:	4639      	mov	r1, r7
    5192:	2300      	movs	r3, #0
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    5194:	f1ba 0f00 	cmp.w	sl, #0
    5198:	d0d8      	beq.n	514c <work_queue_main+0xc0>
	return node->next;
    519a:	4650      	mov	r0, sl
    519c:	460f      	mov	r7, r1
    519e:	f8da a000 	ldr.w	sl, [sl]
    51a2:	e7e6      	b.n	5172 <work_queue_main+0xe6>
	return list->tail;
    51a4:	6872      	ldr	r2, [r6, #4]
	parent->next = child;
    51a6:	6039      	str	r1, [r7, #0]
Z_GENLIST_REMOVE(slist, snode)
    51a8:	4290      	cmp	r0, r2
	list->tail = node;
    51aa:	bf08      	it	eq
    51ac:	6077      	streq	r7, [r6, #4]
}
    51ae:	e7eb      	b.n	5188 <work_queue_main+0xfc>
    51b0:	2000066c 	.word	0x2000066c
    51b4:	20000ab8 	.word	0x20000ab8

000051b8 <submit_to_queue_locked>:
{
    51b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return (*flagp & BIT(bit)) != 0U;
    51ba:	68c3      	ldr	r3, [r0, #12]
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    51bc:	079a      	lsls	r2, r3, #30
{
    51be:	4604      	mov	r4, r0
    51c0:	460e      	mov	r6, r1
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    51c2:	f3c3 0540 	ubfx	r5, r3, #1, #1
    51c6:	d41f      	bmi.n	5208 <submit_to_queue_locked+0x50>
	} else if (!flag_test(&work->flags, K_WORK_QUEUED_BIT)) {
    51c8:	075f      	lsls	r7, r3, #29
    51ca:	d41f      	bmi.n	520c <submit_to_queue_locked+0x54>
		if (*queuep == NULL) {
    51cc:	680a      	ldr	r2, [r1, #0]
    51ce:	b90a      	cbnz	r2, 51d4 <submit_to_queue_locked+0x1c>
			*queuep = work->queue;
    51d0:	6882      	ldr	r2, [r0, #8]
    51d2:	600a      	str	r2, [r1, #0]
		if (flag_test(&work->flags, K_WORK_RUNNING_BIT)) {
    51d4:	07d8      	lsls	r0, r3, #31
			*queuep = work->queue;
    51d6:	bf44      	itt	mi
    51d8:	68a3      	ldrmi	r3, [r4, #8]
    51da:	6033      	strmi	r3, [r6, #0]
		int rc = queue_submit_locked(*queuep, work);
    51dc:	6837      	ldr	r7, [r6, #0]
			ret = 2;
    51de:	bf4c      	ite	mi
    51e0:	2502      	movmi	r5, #2
		ret = 1;
    51e2:	2501      	movpl	r5, #1
	if (queue == NULL) {
    51e4:	b37f      	cbz	r7, 5246 <submit_to_queue_locked+0x8e>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    51e6:	4b1b      	ldr	r3, [pc, #108]	; (5254 <submit_to_queue_locked+0x9c>)
    51e8:	689b      	ldr	r3, [r3, #8]
    51ea:	42bb      	cmp	r3, r7
    51ec:	d111      	bne.n	5212 <submit_to_queue_locked+0x5a>
    51ee:	f001 fd91 	bl	6d14 <k_is_in_isr>
    51f2:	f080 0001 	eor.w	r0, r0, #1
    51f6:	b2c0      	uxtb	r0, r0
	return (*flagp & BIT(bit)) != 0U;
    51f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    51fc:	07d9      	lsls	r1, r3, #31
	return (*flagp & BIT(bit)) != 0U;
    51fe:	f3c3 0280 	ubfx	r2, r3, #2, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    5202:	d523      	bpl.n	524c <submit_to_queue_locked+0x94>
	} else if (draining && !chained) {
    5204:	b13a      	cbz	r2, 5216 <submit_to_queue_locked+0x5e>
    5206:	b940      	cbnz	r0, 521a <submit_to_queue_locked+0x62>
		ret = -EBUSY;
    5208:	f06f 050f 	mvn.w	r5, #15
		*queuep = NULL;
    520c:	2300      	movs	r3, #0
    520e:	6033      	str	r3, [r6, #0]
	return ret;
    5210:	e013      	b.n	523a <submit_to_queue_locked+0x82>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    5212:	2000      	movs	r0, #0
    5214:	e7f0      	b.n	51f8 <submit_to_queue_locked+0x40>
	} else if (plugged && !draining) {
    5216:	071b      	lsls	r3, r3, #28
    5218:	d4f6      	bmi.n	5208 <submit_to_queue_locked+0x50>
	parent->next = child;
    521a:	2300      	movs	r3, #0
    521c:	6023      	str	r3, [r4, #0]
	return list->tail;
    521e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
Z_GENLIST_APPEND(slist, snode)
    5222:	b963      	cbnz	r3, 523e <submit_to_queue_locked+0x86>
	list->head = node;
    5224:	e9c7 4420 	strd	r4, r4, [r7, #128]	; 0x80
		(void)notify_queue_locked(queue);
    5228:	4638      	mov	r0, r7
    522a:	f001 fd90 	bl	6d4e <notify_queue_locked.isra.0>
	*flagp |= BIT(bit);
    522e:	68e3      	ldr	r3, [r4, #12]
    5230:	f043 0304 	orr.w	r3, r3, #4
    5234:	60e3      	str	r3, [r4, #12]
			work->queue = *queuep;
    5236:	6833      	ldr	r3, [r6, #0]
    5238:	60a3      	str	r3, [r4, #8]
}
    523a:	4628      	mov	r0, r5
    523c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	parent->next = child;
    523e:	601c      	str	r4, [r3, #0]
	list->tail = node;
    5240:	f8c7 4084 	str.w	r4, [r7, #132]	; 0x84
}
    5244:	e7f0      	b.n	5228 <submit_to_queue_locked+0x70>
		return -EINVAL;
    5246:	f06f 0515 	mvn.w	r5, #21
    524a:	e7df      	b.n	520c <submit_to_queue_locked+0x54>
		ret = -ENODEV;
    524c:	f06f 0512 	mvn.w	r5, #18
    5250:	e7dc      	b.n	520c <submit_to_queue_locked+0x54>
    5252:	bf00      	nop
    5254:	20000644 	.word	0x20000644

00005258 <k_work_queue_start>:
void k_work_queue_start(struct k_work_q *queue,
			k_thread_stack_t *stack,
			size_t stack_size,
			int prio,
			const struct k_work_queue_config *cfg)
{
    5258:	b5f0      	push	{r4, r5, r6, r7, lr}
    525a:	b089      	sub	sp, #36	; 0x24
    525c:	4604      	mov	r4, r0
	list->head = NULL;
    525e:	2000      	movs	r0, #0
	list->tail = NULL;
    5260:	e9c4 0020 	strd	r0, r0, [r4, #128]	; 0x80
    5264:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    5266:	f104 0088 	add.w	r0, r4, #136	; 0x88
	list->tail = (sys_dnode_t *)list;
    526a:	e9c4 0022 	strd	r0, r0, [r4, #136]	; 0x88
    526e:	f104 0090 	add.w	r0, r4, #144	; 0x90
    5272:	e9c4 0024 	strd	r0, r0, [r4, #144]	; 0x90

	sys_slist_init(&queue->pending);
	z_waitq_init(&queue->notifyq);
	z_waitq_init(&queue->drainq);

	if ((cfg != NULL) && cfg->no_yield) {
    5276:	b31d      	cbz	r5, 52c0 <k_work_queue_start+0x68>
    5278:	7928      	ldrb	r0, [r5, #4]
		flags |= K_WORK_QUEUE_NO_YIELD;
    527a:	2800      	cmp	r0, #0
    527c:	f240 1001 	movw	r0, #257	; 0x101
    5280:	bf08      	it	eq
    5282:	2001      	moveq	r0, #1
	*flagp = flags;
    5284:	f8c4 0098 	str.w	r0, [r4, #152]	; 0x98
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    5288:	2000      	movs	r0, #0
    528a:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    528e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
    5292:	e9cd 3003 	strd	r3, r0, [sp, #12]
    5296:	e9cd 0001 	strd	r0, r0, [sp, #4]
    529a:	e9cd 6706 	strd	r6, r7, [sp, #24]
    529e:	4b09      	ldr	r3, [pc, #36]	; (52c4 <k_work_queue_start+0x6c>)
    52a0:	9400      	str	r4, [sp, #0]
    52a2:	4620      	mov	r0, r4
    52a4:	f7ff fe06 	bl	4eb4 <z_impl_k_thread_create>

	(void)k_thread_create(&queue->thread, stack, stack_size,
			      work_queue_main, queue, NULL, NULL,
			      prio, 0, K_FOREVER);

	if ((cfg != NULL) && (cfg->name != NULL)) {
    52a8:	b125      	cbz	r5, 52b4 <k_work_queue_start+0x5c>
    52aa:	6829      	ldr	r1, [r5, #0]
    52ac:	b111      	cbz	r1, 52b4 <k_work_queue_start+0x5c>
	return z_impl_k_thread_name_set(thread, str);
    52ae:	4620      	mov	r0, r4
    52b0:	f001 fd36 	bl	6d20 <z_impl_k_thread_name_set>
	z_impl_k_thread_start(thread);
    52b4:	4620      	mov	r0, r4
	}

	k_thread_start(&queue->thread);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work_queue, start, queue);
}
    52b6:	b009      	add	sp, #36	; 0x24
    52b8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    52bc:	f001 bd33 	b.w	6d26 <z_impl_k_thread_start>
	uint32_t flags = K_WORK_QUEUE_STARTED;
    52c0:	2001      	movs	r0, #1
    52c2:	e7df      	b.n	5284 <k_work_queue_start+0x2c>
    52c4:	0000508d 	.word	0x0000508d

000052c8 <k_work_schedule_for_queue>:
}

int k_work_schedule_for_queue(struct k_work_q *queue,
			       struct k_work_delayable *dwork,
			       k_timeout_t delay)
{
    52c8:	b513      	push	{r0, r1, r4, lr}
    52ca:	9001      	str	r0, [sp, #4]
    52cc:	4608      	mov	r0, r1
	__asm__ volatile(
    52ce:	f04f 0120 	mov.w	r1, #32
    52d2:	f3ef 8411 	mrs	r4, BASEPRI
    52d6:	f381 8812 	msr	BASEPRI_MAX, r1
    52da:	f3bf 8f6f 	isb	sy
	return *flagp;
    52de:	68c1      	ldr	r1, [r0, #12]
	struct k_work *work = &dwork->work;
	int ret = 0;
	k_spinlock_key_t key = k_spin_lock(&lock);

	/* Schedule the work item if it's idle or running. */
	if ((work_busy_get_locked(work) & ~K_WORK_RUNNING) == 0U) {
    52e0:	f011 0f0e 	tst.w	r1, #14
    52e4:	d116      	bne.n	5314 <k_work_schedule_for_queue+0x4c>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    52e6:	ea53 0c02 	orrs.w	ip, r3, r2
    52ea:	d108      	bne.n	52fe <k_work_schedule_for_queue+0x36>
		return submit_to_queue_locked(work, queuep);
    52ec:	a901      	add	r1, sp, #4
    52ee:	f7ff ff63 	bl	51b8 <submit_to_queue_locked>
	__asm__ volatile(
    52f2:	f384 8811 	msr	BASEPRI, r4
    52f6:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&lock, key);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work, schedule_for_queue, queue, dwork, delay, ret);

	return ret;
}
    52fa:	b002      	add	sp, #8
    52fc:	bd10      	pop	{r4, pc}
	*flagp |= BIT(bit);
    52fe:	f041 0108 	orr.w	r1, r1, #8
    5302:	60c1      	str	r1, [r0, #12]
	dwork->queue = *queuep;
    5304:	9901      	ldr	r1, [sp, #4]
    5306:	6281      	str	r1, [r0, #40]	; 0x28
	z_add_timeout(&dwork->timeout, work_timeout, delay);
    5308:	3010      	adds	r0, #16
    530a:	4903      	ldr	r1, [pc, #12]	; (5318 <k_work_schedule_for_queue+0x50>)
    530c:	f000 fb82 	bl	5a14 <z_add_timeout>
	return ret;
    5310:	2001      	movs	r0, #1
    5312:	e7ee      	b.n	52f2 <k_work_schedule_for_queue+0x2a>
	int ret = 0;
    5314:	2000      	movs	r0, #0
    5316:	e7ec      	b.n	52f2 <k_work_schedule_for_queue+0x2a>
    5318:	00006d5d 	.word	0x00006d5d

0000531c <k_work_schedule>:

int k_work_schedule(struct k_work_delayable *dwork,
				   k_timeout_t delay)
{
    531c:	4601      	mov	r1, r0
	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_work, schedule, dwork, delay);

	int ret = k_work_schedule_for_queue(&k_sys_work_q, dwork, delay);
    531e:	4801      	ldr	r0, [pc, #4]	; (5324 <k_work_schedule+0x8>)
    5320:	f7ff bfd2 	b.w	52c8 <k_work_schedule_for_queue>
    5324:	200003a8 	.word	0x200003a8

00005328 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
    5328:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
    532a:	4c08      	ldr	r4, [pc, #32]	; (534c <z_reset_time_slice+0x24>)
    532c:	6823      	ldr	r3, [r4, #0]
    532e:	b15b      	cbz	r3, 5348 <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    5330:	f7fe fb32 	bl	3998 <sys_clock_elapsed>
    5334:	4603      	mov	r3, r0
    5336:	6820      	ldr	r0, [r4, #0]
    5338:	4a05      	ldr	r2, [pc, #20]	; (5350 <z_reset_time_slice+0x28>)
    533a:	4403      	add	r3, r0
		z_set_timeout_expiry(slice_time, false);
	}
}
    533c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    5340:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    5342:	2100      	movs	r1, #0
    5344:	f001 be1a 	b.w	6f7c <z_set_timeout_expiry>
}
    5348:	bd10      	pop	{r4, pc}
    534a:	bf00      	nop
    534c:	2000067c 	.word	0x2000067c
    5350:	20000644 	.word	0x20000644

00005354 <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
    5354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5356:	4604      	mov	r4, r0
    5358:	460d      	mov	r5, r1
	__asm__ volatile(
    535a:	f04f 0320 	mov.w	r3, #32
    535e:	f3ef 8611 	mrs	r6, BASEPRI
    5362:	f383 8812 	msr	BASEPRI_MAX, r3
    5366:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    536a:	4b0f      	ldr	r3, [pc, #60]	; (53a8 <k_sched_time_slice_set+0x54>)
    536c:	2100      	movs	r1, #0
			return (uint32_t)((t * to_hz + off) / from_hz);
    536e:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    5372:	f240 30e7 	movw	r0, #999	; 0x3e7
    5376:	6119      	str	r1, [r3, #16]
    5378:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    537c:	2300      	movs	r3, #0
    537e:	fbe4 0107 	umlal	r0, r1, r4, r7
    5382:	f7fb facb 	bl	91c <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    5386:	2c00      	cmp	r4, #0
    5388:	4b08      	ldr	r3, [pc, #32]	; (53ac <k_sched_time_slice_set+0x58>)
    538a:	dc09      	bgt.n	53a0 <k_sched_time_slice_set+0x4c>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_time = MAX(2, slice_time);
    538c:	6018      	str	r0, [r3, #0]
		}
		slice_max_prio = prio;
    538e:	4b08      	ldr	r3, [pc, #32]	; (53b0 <k_sched_time_slice_set+0x5c>)
    5390:	601d      	str	r5, [r3, #0]
		z_reset_time_slice();
    5392:	f7ff ffc9 	bl	5328 <z_reset_time_slice>
	__asm__ volatile(
    5396:	f386 8811 	msr	BASEPRI, r6
    539a:	f3bf 8f6f 	isb	sy
	}
}
    539e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			slice_time = MAX(2, slice_time);
    53a0:	2802      	cmp	r0, #2
    53a2:	bfb8      	it	lt
    53a4:	2002      	movlt	r0, #2
    53a6:	e7f1      	b.n	538c <k_sched_time_slice_set+0x38>
    53a8:	20000644 	.word	0x20000644
    53ac:	2000067c 	.word	0x2000067c
    53b0:	20000678 	.word	0x20000678

000053b4 <z_reschedule>:
{
#ifdef CONFIG_SMP
	_current_cpu->swap_ok = 0;
#endif

	return arch_irq_unlocked(key) && !arch_is_in_isr();
    53b4:	b949      	cbnz	r1, 53ca <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    53b6:	f3ef 8005 	mrs	r0, IPSR
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
	if (resched(key.key) && need_swap()) {
    53ba:	b930      	cbnz	r0, 53ca <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
    53bc:	4b05      	ldr	r3, [pc, #20]	; (53d4 <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
    53be:	69da      	ldr	r2, [r3, #28]
    53c0:	689b      	ldr	r3, [r3, #8]
    53c2:	429a      	cmp	r2, r3
    53c4:	d001      	beq.n	53ca <z_reschedule+0x16>
	ret = arch_swap(key);
    53c6:	f7fc beaf 	b.w	2128 <arch_swap>
    53ca:	f381 8811 	msr	BASEPRI, r1
    53ce:	f3bf 8f6f 	isb	sy
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
    53d2:	4770      	bx	lr
    53d4:	20000644 	.word	0x20000644

000053d8 <k_sched_lock>:
	__asm__ volatile(
    53d8:	f04f 0320 	mov.w	r3, #32
    53dc:	f3ef 8111 	mrs	r1, BASEPRI
    53e0:	f383 8812 	msr	BASEPRI_MAX, r3
    53e4:	f3bf 8f6f 	isb	sy
	--_current->base.sched_locked;
    53e8:	4b04      	ldr	r3, [pc, #16]	; (53fc <k_sched_lock+0x24>)
    53ea:	689a      	ldr	r2, [r3, #8]
    53ec:	7bd3      	ldrb	r3, [r2, #15]
    53ee:	3b01      	subs	r3, #1
    53f0:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    53f2:	f381 8811 	msr	BASEPRI, r1
    53f6:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    53fa:	4770      	bx	lr
    53fc:	20000644 	.word	0x20000644

00005400 <update_cache>:
{
    5400:	b538      	push	{r3, r4, r5, lr}
    5402:	4602      	mov	r2, r0
	return _priq_run_best(curr_cpu_runq());
    5404:	480c      	ldr	r0, [pc, #48]	; (5438 <update_cache+0x38>)
    5406:	4d0d      	ldr	r5, [pc, #52]	; (543c <update_cache+0x3c>)
    5408:	f001 fcfb 	bl	6e02 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    540c:	4604      	mov	r4, r0
    540e:	b900      	cbnz	r0, 5412 <update_cache+0x12>
    5410:	68ec      	ldr	r4, [r5, #12]
	if (z_is_thread_prevented_from_running(_current)) {
    5412:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
    5414:	b94a      	cbnz	r2, 542a <update_cache+0x2a>
	if (z_is_thread_prevented_from_running(_current)) {
    5416:	7b5a      	ldrb	r2, [r3, #13]
    5418:	06d2      	lsls	r2, r2, #27
    541a:	d106      	bne.n	542a <update_cache+0x2a>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    541c:	69a2      	ldr	r2, [r4, #24]
    541e:	b922      	cbnz	r2, 542a <update_cache+0x2a>
	if (is_preempt(_current) || is_metairq(thread)) {
    5420:	89da      	ldrh	r2, [r3, #14]
    5422:	2a7f      	cmp	r2, #127	; 0x7f
    5424:	d901      	bls.n	542a <update_cache+0x2a>
		_kernel.ready_q.cache = _current;
    5426:	61eb      	str	r3, [r5, #28]
}
    5428:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
    542a:	429c      	cmp	r4, r3
    542c:	d001      	beq.n	5432 <update_cache+0x32>
			z_reset_time_slice();
    542e:	f7ff ff7b 	bl	5328 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    5432:	61ec      	str	r4, [r5, #28]
}
    5434:	e7f8      	b.n	5428 <update_cache+0x28>
    5436:	bf00      	nop
    5438:	20000664 	.word	0x20000664
    543c:	20000644 	.word	0x20000644

00005440 <move_thread_to_end_of_prio_q>:
{
    5440:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    5442:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    5446:	7b43      	ldrb	r3, [r0, #13]
    5448:	2a00      	cmp	r2, #0
{
    544a:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    544c:	da04      	bge.n	5458 <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    544e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    5452:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
    5454:	f001 fcad 	bl	6db2 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    5458:	7b4b      	ldrb	r3, [r1, #13]
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    545a:	4a15      	ldr	r2, [pc, #84]	; (54b0 <move_thread_to_end_of_prio_q+0x70>)
    545c:	f063 037f 	orn	r3, r3, #127	; 0x7f
    5460:	734b      	strb	r3, [r1, #13]
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
    5462:	e9d2 3408 	ldrd	r3, r4, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5466:	f102 0520 	add.w	r5, r2, #32
    546a:	42ab      	cmp	r3, r5
    546c:	d01b      	beq.n	54a6 <move_thread_to_end_of_prio_q+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    546e:	b1d3      	cbz	r3, 54a6 <move_thread_to_end_of_prio_q+0x66>
	int32_t b1 = thread_1->base.prio;
    5470:	f991 600e 	ldrsb.w	r6, [r1, #14]
	int32_t b2 = thread_2->base.prio;
    5474:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    5478:	4286      	cmp	r6, r0
    547a:	d00f      	beq.n	549c <move_thread_to_end_of_prio_q+0x5c>
		return b2 - b1;
    547c:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    547e:	2800      	cmp	r0, #0
    5480:	dd0c      	ble.n	549c <move_thread_to_end_of_prio_q+0x5c>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    5482:	6858      	ldr	r0, [r3, #4]

	node->prev = prev;
	node->next = successor;
    5484:	e9c1 3000 	strd	r3, r0, [r1]
	prev->next = node;
    5488:	6001      	str	r1, [r0, #0]
	successor->prev = node;
    548a:	6059      	str	r1, [r3, #4]
	update_cache(thread == _current);
    548c:	6890      	ldr	r0, [r2, #8]
    548e:	1a43      	subs	r3, r0, r1
    5490:	4258      	negs	r0, r3
}
    5492:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    5496:	4158      	adcs	r0, r3
    5498:	f7ff bfb2 	b.w	5400 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    549c:	42a3      	cmp	r3, r4
    549e:	d002      	beq.n	54a6 <move_thread_to_end_of_prio_q+0x66>
    54a0:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    54a2:	2b00      	cmp	r3, #0
    54a4:	d1e6      	bne.n	5474 <move_thread_to_end_of_prio_q+0x34>
	node->prev = tail;
    54a6:	e9c1 5400 	strd	r5, r4, [r1]
	tail->next = node;
    54aa:	6021      	str	r1, [r4, #0]
	list->tail = node;
    54ac:	6251      	str	r1, [r2, #36]	; 0x24
}
    54ae:	e7ed      	b.n	548c <move_thread_to_end_of_prio_q+0x4c>
    54b0:	20000644 	.word	0x20000644

000054b4 <z_time_slice>:
{
    54b4:	b538      	push	{r3, r4, r5, lr}
    54b6:	4601      	mov	r1, r0
	__asm__ volatile(
    54b8:	f04f 0320 	mov.w	r3, #32
    54bc:	f3ef 8411 	mrs	r4, BASEPRI
    54c0:	f383 8812 	msr	BASEPRI_MAX, r3
    54c4:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    54c8:	4b15      	ldr	r3, [pc, #84]	; (5520 <z_time_slice+0x6c>)
    54ca:	4a16      	ldr	r2, [pc, #88]	; (5524 <z_time_slice+0x70>)
    54cc:	6898      	ldr	r0, [r3, #8]
    54ce:	6815      	ldr	r5, [r2, #0]
    54d0:	42a8      	cmp	r0, r5
    54d2:	d106      	bne.n	54e2 <z_time_slice+0x2e>
			z_reset_time_slice();
    54d4:	f7ff ff28 	bl	5328 <z_reset_time_slice>
	__asm__ volatile(
    54d8:	f384 8811 	msr	BASEPRI, r4
    54dc:	f3bf 8f6f 	isb	sy
}
    54e0:	bd38      	pop	{r3, r4, r5, pc}
	pending_current = NULL;
    54e2:	2500      	movs	r5, #0
    54e4:	6015      	str	r5, [r2, #0]
	if (slice_time && sliceable(_current)) {
    54e6:	4a10      	ldr	r2, [pc, #64]	; (5528 <z_time_slice+0x74>)
    54e8:	6812      	ldr	r2, [r2, #0]
    54ea:	b1ba      	cbz	r2, 551c <z_time_slice+0x68>
		&& !z_is_idle_thread_object(thread);
    54ec:	89c2      	ldrh	r2, [r0, #14]
    54ee:	2a7f      	cmp	r2, #127	; 0x7f
    54f0:	d814      	bhi.n	551c <z_time_slice+0x68>
		&& !z_is_thread_prevented_from_running(thread)
    54f2:	7b42      	ldrb	r2, [r0, #13]
    54f4:	06d2      	lsls	r2, r2, #27
    54f6:	d111      	bne.n	551c <z_time_slice+0x68>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    54f8:	4a0c      	ldr	r2, [pc, #48]	; (552c <z_time_slice+0x78>)
    54fa:	f990 500e 	ldrsb.w	r5, [r0, #14]
    54fe:	6812      	ldr	r2, [r2, #0]
    5500:	4295      	cmp	r5, r2
    5502:	db0b      	blt.n	551c <z_time_slice+0x68>
		&& !z_is_idle_thread_object(thread);
    5504:	4a0a      	ldr	r2, [pc, #40]	; (5530 <z_time_slice+0x7c>)
    5506:	4290      	cmp	r0, r2
    5508:	d008      	beq.n	551c <z_time_slice+0x68>
		if (ticks >= _current_cpu->slice_ticks) {
    550a:	691a      	ldr	r2, [r3, #16]
    550c:	428a      	cmp	r2, r1
    550e:	dc02      	bgt.n	5516 <z_time_slice+0x62>
			move_thread_to_end_of_prio_q(_current);
    5510:	f7ff ff96 	bl	5440 <move_thread_to_end_of_prio_q>
    5514:	e7de      	b.n	54d4 <z_time_slice+0x20>
			_current_cpu->slice_ticks -= ticks;
    5516:	1a52      	subs	r2, r2, r1
		_current_cpu->slice_ticks = 0;
    5518:	611a      	str	r2, [r3, #16]
    551a:	e7dd      	b.n	54d8 <z_time_slice+0x24>
    551c:	2200      	movs	r2, #0
    551e:	e7fb      	b.n	5518 <z_time_slice+0x64>
    5520:	20000644 	.word	0x20000644
    5524:	20000674 	.word	0x20000674
    5528:	2000067c 	.word	0x2000067c
    552c:	20000678 	.word	0x20000678
    5530:	200002a0 	.word	0x200002a0

00005534 <ready_thread>:
{
    5534:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    5536:	f990 200d 	ldrsb.w	r2, [r0, #13]
    553a:	7b43      	ldrb	r3, [r0, #13]
    553c:	2a00      	cmp	r2, #0
    553e:	db2a      	blt.n	5596 <ready_thread+0x62>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    5540:	06da      	lsls	r2, r3, #27
    5542:	d128      	bne.n	5596 <ready_thread+0x62>
    5544:	6982      	ldr	r2, [r0, #24]
    5546:	bb32      	cbnz	r2, 5596 <ready_thread+0x62>
	return list->head == list;
    5548:	4a14      	ldr	r2, [pc, #80]	; (559c <ready_thread+0x68>)
	thread->base.thread_state |= _THREAD_QUEUED;
    554a:	f063 037f 	orn	r3, r3, #127	; 0x7f
    554e:	7343      	strb	r3, [r0, #13]
	return (node == list->tail) ? NULL : node->next;
    5550:	e9d2 3408 	ldrd	r3, r4, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5554:	f102 0520 	add.w	r5, r2, #32
    5558:	42ab      	cmp	r3, r5
    555a:	d017      	beq.n	558c <ready_thread+0x58>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    555c:	b1b3      	cbz	r3, 558c <ready_thread+0x58>
	int32_t b1 = thread_1->base.prio;
    555e:	f990 600e 	ldrsb.w	r6, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    5562:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
    5566:	428e      	cmp	r6, r1
    5568:	d00b      	beq.n	5582 <ready_thread+0x4e>
		return b2 - b1;
    556a:	1b89      	subs	r1, r1, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    556c:	2900      	cmp	r1, #0
    556e:	dd08      	ble.n	5582 <ready_thread+0x4e>
	sys_dnode_t *const prev = successor->prev;
    5570:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    5572:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
    5576:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    5578:	6058      	str	r0, [r3, #4]
}
    557a:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    557c:	2000      	movs	r0, #0
    557e:	f7ff bf3f 	b.w	5400 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    5582:	42a3      	cmp	r3, r4
    5584:	d002      	beq.n	558c <ready_thread+0x58>
    5586:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5588:	2b00      	cmp	r3, #0
    558a:	d1ea      	bne.n	5562 <ready_thread+0x2e>
	node->prev = tail;
    558c:	e9c0 5400 	strd	r5, r4, [r0]
	tail->next = node;
    5590:	6020      	str	r0, [r4, #0]
	list->tail = node;
    5592:	6250      	str	r0, [r2, #36]	; 0x24
}
    5594:	e7f1      	b.n	557a <ready_thread+0x46>
}
    5596:	bc70      	pop	{r4, r5, r6}
    5598:	4770      	bx	lr
    559a:	bf00      	nop
    559c:	20000644 	.word	0x20000644

000055a0 <z_sched_start>:
{
    55a0:	b510      	push	{r4, lr}
	__asm__ volatile(
    55a2:	f04f 0220 	mov.w	r2, #32
    55a6:	f3ef 8411 	mrs	r4, BASEPRI
    55aa:	f382 8812 	msr	BASEPRI_MAX, r2
    55ae:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    55b2:	7b42      	ldrb	r2, [r0, #13]
	if (z_has_thread_started(thread)) {
    55b4:	0751      	lsls	r1, r2, #29
    55b6:	d404      	bmi.n	55c2 <z_sched_start+0x22>
	__asm__ volatile(
    55b8:	f384 8811 	msr	BASEPRI, r4
    55bc:	f3bf 8f6f 	isb	sy
}
    55c0:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    55c2:	f022 0204 	bic.w	r2, r2, #4
    55c6:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
    55c8:	f7ff ffb4 	bl	5534 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    55cc:	4621      	mov	r1, r4
    55ce:	4802      	ldr	r0, [pc, #8]	; (55d8 <z_sched_start+0x38>)
}
    55d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    55d4:	f7ff beee 	b.w	53b4 <z_reschedule>
    55d8:	20000ab8 	.word	0x20000ab8

000055dc <unready_thread>:
{
    55dc:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
    55de:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    55e2:	7b43      	ldrb	r3, [r0, #13]
    55e4:	2a00      	cmp	r2, #0
{
    55e6:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    55e8:	da04      	bge.n	55f4 <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    55ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    55ee:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    55f0:	f001 fbdf 	bl	6db2 <sys_dlist_remove>
	update_cache(thread == _current);
    55f4:	4b04      	ldr	r3, [pc, #16]	; (5608 <unready_thread+0x2c>)
    55f6:	6898      	ldr	r0, [r3, #8]
    55f8:	1a43      	subs	r3, r0, r1
    55fa:	4258      	negs	r0, r3
    55fc:	4158      	adcs	r0, r3
}
    55fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
    5602:	f7ff befd 	b.w	5400 <update_cache>
    5606:	bf00      	nop
    5608:	20000644 	.word	0x20000644

0000560c <pend>:
{
    560c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5610:	4606      	mov	r6, r0
    5612:	4615      	mov	r5, r2
    5614:	461c      	mov	r4, r3
	__asm__ volatile(
    5616:	f04f 0320 	mov.w	r3, #32
    561a:	f3ef 8711 	mrs	r7, BASEPRI
    561e:	f383 8812 	msr	BASEPRI_MAX, r3
    5622:	f3bf 8f6f 	isb	sy
		add_to_waitq_locked(thread, wait_q);
    5626:	f001 fc24 	bl	6e72 <add_to_waitq_locked>
	__asm__ volatile(
    562a:	f387 8811 	msr	BASEPRI, r7
    562e:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    5632:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
    5636:	bf08      	it	eq
    5638:	f1b5 3fff 	cmpeq.w	r5, #4294967295	; 0xffffffff
    563c:	d008      	beq.n	5650 <pend+0x44>
    563e:	462a      	mov	r2, r5
    5640:	4623      	mov	r3, r4
    5642:	f106 0018 	add.w	r0, r6, #24
    5646:	4903      	ldr	r1, [pc, #12]	; (5654 <pend+0x48>)
}
    5648:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    564c:	f000 b9e2 	b.w	5a14 <z_add_timeout>
    5650:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5654:	00006e2f 	.word	0x00006e2f

00005658 <z_pend_curr>:
{
    5658:	b510      	push	{r4, lr}
	pending_current = _current;
    565a:	4b07      	ldr	r3, [pc, #28]	; (5678 <z_pend_curr+0x20>)
    565c:	6898      	ldr	r0, [r3, #8]
    565e:	4b07      	ldr	r3, [pc, #28]	; (567c <z_pend_curr+0x24>)
{
    5660:	460c      	mov	r4, r1
	pending_current = _current;
    5662:	6018      	str	r0, [r3, #0]
{
    5664:	4611      	mov	r1, r2
	pend(_current, wait_q, timeout);
    5666:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    566a:	f7ff ffcf 	bl	560c <pend>
    566e:	4620      	mov	r0, r4
}
    5670:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    5674:	f7fc bd58 	b.w	2128 <arch_swap>
    5678:	20000644 	.word	0x20000644
    567c:	20000674 	.word	0x20000674

00005680 <z_impl_k_thread_suspend>:
{
    5680:	b570      	push	{r4, r5, r6, lr}
    5682:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    5684:	3018      	adds	r0, #24
    5686:	f001 fc53 	bl	6f30 <z_abort_timeout>
	__asm__ volatile(
    568a:	f04f 0320 	mov.w	r3, #32
    568e:	f3ef 8611 	mrs	r6, BASEPRI
    5692:	f383 8812 	msr	BASEPRI_MAX, r3
    5696:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    569a:	f994 200d 	ldrsb.w	r2, [r4, #13]
    569e:	7b63      	ldrb	r3, [r4, #13]
    56a0:	2a00      	cmp	r2, #0
    56a2:	da05      	bge.n	56b0 <z_impl_k_thread_suspend+0x30>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    56a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    56a8:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    56aa:	4620      	mov	r0, r4
    56ac:	f001 fb81 	bl	6db2 <sys_dlist_remove>
		update_cache(thread == _current);
    56b0:	4d0b      	ldr	r5, [pc, #44]	; (56e0 <z_impl_k_thread_suspend+0x60>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    56b2:	7b63      	ldrb	r3, [r4, #13]
    56b4:	68a8      	ldr	r0, [r5, #8]
    56b6:	f043 0310 	orr.w	r3, r3, #16
    56ba:	7363      	strb	r3, [r4, #13]
    56bc:	1b03      	subs	r3, r0, r4
    56be:	4258      	negs	r0, r3
    56c0:	4158      	adcs	r0, r3
    56c2:	f7ff fe9d 	bl	5400 <update_cache>
	__asm__ volatile(
    56c6:	f386 8811 	msr	BASEPRI, r6
    56ca:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    56ce:	68ab      	ldr	r3, [r5, #8]
    56d0:	42a3      	cmp	r3, r4
    56d2:	d103      	bne.n	56dc <z_impl_k_thread_suspend+0x5c>
}
    56d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    56d8:	f001 bb89 	b.w	6dee <z_reschedule_unlocked>
}
    56dc:	bd70      	pop	{r4, r5, r6, pc}
    56de:	bf00      	nop
    56e0:	20000644 	.word	0x20000644

000056e4 <k_sched_unlock>:
{
    56e4:	b510      	push	{r4, lr}
	__asm__ volatile(
    56e6:	f04f 0320 	mov.w	r3, #32
    56ea:	f3ef 8411 	mrs	r4, BASEPRI
    56ee:	f383 8812 	msr	BASEPRI_MAX, r3
    56f2:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    56f6:	4b08      	ldr	r3, [pc, #32]	; (5718 <k_sched_unlock+0x34>)
    56f8:	689a      	ldr	r2, [r3, #8]
    56fa:	7bd3      	ldrb	r3, [r2, #15]
    56fc:	3301      	adds	r3, #1
    56fe:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    5700:	2000      	movs	r0, #0
    5702:	f7ff fe7d 	bl	5400 <update_cache>
	__asm__ volatile(
    5706:	f384 8811 	msr	BASEPRI, r4
    570a:	f3bf 8f6f 	isb	sy
}
    570e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    5712:	f001 bb6c 	b.w	6dee <z_reschedule_unlocked>
    5716:	bf00      	nop
    5718:	20000644 	.word	0x20000644

0000571c <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    571c:	4b04      	ldr	r3, [pc, #16]	; (5730 <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    571e:	2100      	movs	r1, #0
    5720:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
    5724:	e9c3 2208 	strd	r2, r2, [r3, #32]
    5728:	4608      	mov	r0, r1
    572a:	f7ff be13 	b.w	5354 <k_sched_time_slice_set>
    572e:	bf00      	nop
    5730:	20000644 	.word	0x20000644

00005734 <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
    5734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    5736:	f04f 0320 	mov.w	r3, #32
    573a:	f3ef 8511 	mrs	r5, BASEPRI
    573e:	f383 8812 	msr	BASEPRI_MAX, r3
    5742:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    5746:	491a      	ldr	r1, [pc, #104]	; (57b0 <z_impl_k_yield+0x7c>)
    5748:	6888      	ldr	r0, [r1, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    574a:	7b43      	ldrb	r3, [r0, #13]
    574c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    5750:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    5752:	f001 fb2e 	bl	6db2 <sys_dlist_remove>
	}
	queue_thread(_current);
    5756:	688b      	ldr	r3, [r1, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    5758:	7b5a      	ldrb	r2, [r3, #13]
	return list->head == list;
    575a:	4608      	mov	r0, r1
    575c:	f062 027f 	orn	r2, r2, #127	; 0x7f
    5760:	735a      	strb	r2, [r3, #13]
    5762:	f850 2f20 	ldr.w	r2, [r0, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5766:	4282      	cmp	r2, r0
    5768:	d01c      	beq.n	57a4 <z_impl_k_yield+0x70>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    576a:	b1da      	cbz	r2, 57a4 <z_impl_k_yield+0x70>
	return (node == list->tail) ? NULL : node->next;
    576c:	6a4f      	ldr	r7, [r1, #36]	; 0x24
	int32_t b1 = thread_1->base.prio;
    576e:	f993 600e 	ldrsb.w	r6, [r3, #14]
	int32_t b2 = thread_2->base.prio;
    5772:	f992 400e 	ldrsb.w	r4, [r2, #14]
	if (b1 != b2) {
    5776:	42a6      	cmp	r6, r4
    5778:	d00f      	beq.n	579a <z_impl_k_yield+0x66>
		return b2 - b1;
    577a:	1ba4      	subs	r4, r4, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    577c:	2c00      	cmp	r4, #0
    577e:	dd0c      	ble.n	579a <z_impl_k_yield+0x66>
	sys_dnode_t *const prev = successor->prev;
    5780:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    5782:	e9c3 2100 	strd	r2, r1, [r3]
	prev->next = node;
    5786:	600b      	str	r3, [r1, #0]
	successor->prev = node;
    5788:	6053      	str	r3, [r2, #4]
	update_cache(1);
    578a:	2001      	movs	r0, #1
    578c:	f7ff fe38 	bl	5400 <update_cache>
    5790:	4628      	mov	r0, r5
	z_swap(&sched_spinlock, key);
}
    5792:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    5796:	f7fc bcc7 	b.w	2128 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    579a:	42ba      	cmp	r2, r7
    579c:	d002      	beq.n	57a4 <z_impl_k_yield+0x70>
    579e:	6812      	ldr	r2, [r2, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    57a0:	2a00      	cmp	r2, #0
    57a2:	d1e6      	bne.n	5772 <z_impl_k_yield+0x3e>
	sys_dnode_t *const tail = list->tail;
    57a4:	6a4a      	ldr	r2, [r1, #36]	; 0x24
	node->prev = tail;
    57a6:	e9c3 0200 	strd	r0, r2, [r3]
	tail->next = node;
    57aa:	6013      	str	r3, [r2, #0]
	list->tail = node;
    57ac:	624b      	str	r3, [r1, #36]	; 0x24
}
    57ae:	e7ec      	b.n	578a <z_impl_k_yield+0x56>
    57b0:	20000644 	.word	0x20000644

000057b4 <z_tick_sleep>:
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    57b4:	ea50 0301 	orrs.w	r3, r0, r1
{
    57b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    57bc:	4605      	mov	r5, r0
    57be:	460e      	mov	r6, r1
	if (ticks == 0) {
    57c0:	d103      	bne.n	57ca <z_tick_sleep+0x16>
	z_impl_k_yield();
    57c2:	f7ff ffb7 	bl	5734 <z_impl_k_yield>
	if (ticks > 0) {
		return ticks;
	}
#endif

	return 0;
    57c6:	2000      	movs	r0, #0
    57c8:	e033      	b.n	5832 <z_tick_sleep+0x7e>
	if (Z_TICK_ABS(ticks) <= 0) {
    57ca:	f06f 0401 	mvn.w	r4, #1
    57ce:	1a24      	subs	r4, r4, r0
    57d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    57d4:	eb63 0301 	sbc.w	r3, r3, r1
    57d8:	2c01      	cmp	r4, #1
    57da:	f173 0300 	sbcs.w	r3, r3, #0
    57de:	da02      	bge.n	57e6 <z_tick_sleep+0x32>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    57e0:	f001 fbe6 	bl	6fb0 <sys_clock_tick_get_32>
    57e4:	1944      	adds	r4, r0, r5
    57e6:	f04f 0320 	mov.w	r3, #32
    57ea:	f3ef 8811 	mrs	r8, BASEPRI
    57ee:	f383 8812 	msr	BASEPRI_MAX, r3
    57f2:	f3bf 8f6f 	isb	sy
	pending_current = _current;
    57f6:	4f10      	ldr	r7, [pc, #64]	; (5838 <z_tick_sleep+0x84>)
    57f8:	4b10      	ldr	r3, [pc, #64]	; (583c <z_tick_sleep+0x88>)
    57fa:	68b8      	ldr	r0, [r7, #8]
    57fc:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    57fe:	f7ff feed 	bl	55dc <unready_thread>
	z_add_thread_timeout(_current, timeout);
    5802:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    5804:	490e      	ldr	r1, [pc, #56]	; (5840 <z_tick_sleep+0x8c>)
    5806:	462a      	mov	r2, r5
    5808:	4633      	mov	r3, r6
    580a:	3018      	adds	r0, #24
    580c:	f000 f902 	bl	5a14 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    5810:	68ba      	ldr	r2, [r7, #8]
    5812:	7b53      	ldrb	r3, [r2, #13]
    5814:	f043 0310 	orr.w	r3, r3, #16
    5818:	7353      	strb	r3, [r2, #13]
    581a:	4640      	mov	r0, r8
    581c:	f7fc fc84 	bl	2128 <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    5820:	f001 fbc6 	bl	6fb0 <sys_clock_tick_get_32>
    5824:	1a20      	subs	r0, r4, r0
    5826:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    582a:	2801      	cmp	r0, #1
    582c:	f173 0300 	sbcs.w	r3, r3, #0
    5830:	dbc9      	blt.n	57c6 <z_tick_sleep+0x12>
}
    5832:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5836:	bf00      	nop
    5838:	20000644 	.word	0x20000644
    583c:	20000674 	.word	0x20000674
    5840:	00006e2f 	.word	0x00006e2f

00005844 <z_impl_k_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    5844:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
    5848:	bf08      	it	eq
    584a:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
{
    584e:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    5850:	d106      	bne.n	5860 <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
    5852:	4b08      	ldr	r3, [pc, #32]	; (5874 <z_impl_k_sleep+0x30>)
    5854:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    5856:	f7ff ff13 	bl	5680 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    585a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    585e:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
    5860:	f7ff ffa8 	bl	57b4 <z_tick_sleep>
			return ((t * to_hz + off) / from_hz);
    5864:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    5868:	fb80 0303 	smull	r0, r3, r0, r3
    586c:	0bc0      	lsrs	r0, r0, #15
    586e:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
    5872:	e7f4      	b.n	585e <z_impl_k_sleep+0x1a>
    5874:	20000644 	.word	0x20000644

00005878 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    5878:	4b01      	ldr	r3, [pc, #4]	; (5880 <z_impl_z_current_get+0x8>)
    587a:	6898      	ldr	r0, [r3, #8]
    587c:	4770      	bx	lr
    587e:	bf00      	nop
    5880:	20000644 	.word	0x20000644

00005884 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    5884:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5888:	4604      	mov	r4, r0
    588a:	f04f 0320 	mov.w	r3, #32
    588e:	f3ef 8611 	mrs	r6, BASEPRI
    5892:	f383 8812 	msr	BASEPRI_MAX, r3
    5896:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    589a:	7b43      	ldrb	r3, [r0, #13]
    589c:	071a      	lsls	r2, r3, #28
    589e:	d505      	bpl.n	58ac <z_thread_abort+0x28>
	__asm__ volatile(
    58a0:	f386 8811 	msr	BASEPRI, r6
    58a4:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    58a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
    58ac:	f023 0220 	bic.w	r2, r3, #32
    58b0:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    58b4:	09d2      	lsrs	r2, r2, #7
    58b6:	d120      	bne.n	58fa <z_thread_abort+0x76>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    58b8:	7341      	strb	r1, [r0, #13]
		if (thread->base.pended_on != NULL) {
    58ba:	68a3      	ldr	r3, [r4, #8]
    58bc:	b113      	cbz	r3, 58c4 <z_thread_abort+0x40>
			unpend_thread_no_timeout(thread);
    58be:	4620      	mov	r0, r4
    58c0:	f001 fa7f 	bl	6dc2 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    58c4:	f104 0018 	add.w	r0, r4, #24
    58c8:	f001 fb32 	bl	6f30 <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    58cc:	f104 0758 	add.w	r7, r4, #88	; 0x58
    58d0:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    58d4:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    58d6:	42bd      	cmp	r5, r7
    58d8:	d000      	beq.n	58dc <z_thread_abort+0x58>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    58da:	b9b5      	cbnz	r5, 590a <z_thread_abort+0x86>
		update_cache(1);
    58dc:	2001      	movs	r0, #1
    58de:	f7ff fd8f 	bl	5400 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    58e2:	4b10      	ldr	r3, [pc, #64]	; (5924 <z_thread_abort+0xa0>)
    58e4:	689b      	ldr	r3, [r3, #8]
    58e6:	42a3      	cmp	r3, r4
    58e8:	d1da      	bne.n	58a0 <z_thread_abort+0x1c>
    58ea:	f3ef 8305 	mrs	r3, IPSR
    58ee:	2b00      	cmp	r3, #0
    58f0:	d1d6      	bne.n	58a0 <z_thread_abort+0x1c>
    58f2:	4630      	mov	r0, r6
    58f4:	f7fc fc18 	bl	2128 <arch_swap>
	return ret;
    58f8:	e7d2      	b.n	58a0 <z_thread_abort+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    58fa:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    58fe:	f043 0308 	orr.w	r3, r3, #8
    5902:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    5904:	f001 fa55 	bl	6db2 <sys_dlist_remove>
}
    5908:	e7d7      	b.n	58ba <z_thread_abort+0x36>
		unpend_thread_no_timeout(thread);
    590a:	4628      	mov	r0, r5
    590c:	f001 fa59 	bl	6dc2 <unpend_thread_no_timeout>
    5910:	f105 0018 	add.w	r0, r5, #24
    5914:	f001 fb0c 	bl	6f30 <z_abort_timeout>
    5918:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
    591c:	4628      	mov	r0, r5
    591e:	f7ff fe09 	bl	5534 <ready_thread>
    5922:	e7d7      	b.n	58d4 <z_thread_abort+0x50>
    5924:	20000644 	.word	0x20000644

00005928 <z_sched_wait>:
	return ret;
}

int z_sched_wait(struct k_spinlock *lock, k_spinlock_key_t key,
		 _wait_q_t *wait_q, k_timeout_t timeout, void **data)
{
    5928:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
	int ret = z_pend_curr(lock, key, wait_q, timeout);
    592a:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
{
    592e:	9c08      	ldr	r4, [sp, #32]
	int ret = z_pend_curr(lock, key, wait_q, timeout);
    5930:	e9cd 6700 	strd	r6, r7, [sp]
    5934:	f7ff fe90 	bl	5658 <z_pend_curr>

	if (data != NULL) {
    5938:	b11c      	cbz	r4, 5942 <z_sched_wait+0x1a>
		*data = _current->base.swap_data;
    593a:	4b03      	ldr	r3, [pc, #12]	; (5948 <z_sched_wait+0x20>)
    593c:	689b      	ldr	r3, [r3, #8]
    593e:	695b      	ldr	r3, [r3, #20]
    5940:	6023      	str	r3, [r4, #0]
	}
	return ret;
}
    5942:	b002      	add	sp, #8
    5944:	bdd0      	pop	{r4, r6, r7, pc}
    5946:	bf00      	nop
    5948:	20000644 	.word	0x20000644

0000594c <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    594c:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
		 __data_region_end - __data_region_start);
    594e:	4806      	ldr	r0, [pc, #24]	; (5968 <z_data_copy+0x1c>)
	(void)memcpy(&__data_region_start, &__data_region_load_start,
    5950:	4a06      	ldr	r2, [pc, #24]	; (596c <z_data_copy+0x20>)
    5952:	4907      	ldr	r1, [pc, #28]	; (5970 <z_data_copy+0x24>)
    5954:	1a12      	subs	r2, r2, r0
    5956:	f000 fb68 	bl	602a <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    595a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&__ramfunc_start, &__ramfunc_load_start,
    595e:	4a05      	ldr	r2, [pc, #20]	; (5974 <z_data_copy+0x28>)
    5960:	4905      	ldr	r1, [pc, #20]	; (5978 <z_data_copy+0x2c>)
    5962:	4806      	ldr	r0, [pc, #24]	; (597c <z_data_copy+0x30>)
    5964:	f000 bb61 	b.w	602a <memcpy>
    5968:	20000000 	.word	0x20000000
    596c:	20000178 	.word	0x20000178
    5970:	0000772c 	.word	0x0000772c
    5974:	00000000 	.word	0x00000000
    5978:	0000772c 	.word	0x0000772c
    597c:	20000000 	.word	0x20000000

00005980 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    5980:	4b03      	ldr	r3, [pc, #12]	; (5990 <elapsed+0x10>)
    5982:	681b      	ldr	r3, [r3, #0]
    5984:	b90b      	cbnz	r3, 598a <elapsed+0xa>
    5986:	f7fe b807 	b.w	3998 <sys_clock_elapsed>
}
    598a:	2000      	movs	r0, #0
    598c:	4770      	bx	lr
    598e:	bf00      	nop
    5990:	20000680 	.word	0x20000680

00005994 <next_timeout>:
	return list->head == list;
    5994:	4b10      	ldr	r3, [pc, #64]	; (59d8 <next_timeout+0x44>)

static int32_t next_timeout(void)
{
    5996:	b510      	push	{r4, lr}
    5998:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    599a:	429c      	cmp	r4, r3
    599c:	bf08      	it	eq
    599e:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    59a0:	f7ff ffee 	bl	5980 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
    59a4:	b1a4      	cbz	r4, 59d0 <next_timeout+0x3c>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    59a6:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
    59aa:	1a1b      	subs	r3, r3, r0
    59ac:	eb62 70e0 	sbc.w	r0, r2, r0, asr #31
	if ((to == NULL) ||
    59b0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    59b4:	f170 0200 	sbcs.w	r2, r0, #0
    59b8:	da0a      	bge.n	59d0 <next_timeout+0x3c>
		ret = MAX_WAIT;
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
    59ba:	2800      	cmp	r0, #0
    59bc:	bfac      	ite	ge
    59be:	4618      	movge	r0, r3
    59c0:	2000      	movlt	r0, #0
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    59c2:	4b06      	ldr	r3, [pc, #24]	; (59dc <next_timeout+0x48>)
    59c4:	691b      	ldr	r3, [r3, #16]
    59c6:	b113      	cbz	r3, 59ce <next_timeout+0x3a>
    59c8:	4298      	cmp	r0, r3
    59ca:	bfa8      	it	ge
    59cc:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    59ce:	bd10      	pop	{r4, pc}
		ret = MAX_WAIT;
    59d0:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    59d4:	e7f5      	b.n	59c2 <next_timeout+0x2e>
    59d6:	bf00      	nop
    59d8:	20000138 	.word	0x20000138
    59dc:	20000644 	.word	0x20000644

000059e0 <remove_timeout>:
{
    59e0:	b530      	push	{r4, r5, lr}
	return (node == list->tail) ? NULL : node->next;
    59e2:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    59e4:	b168      	cbz	r0, 5a02 <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
    59e6:	4a0a      	ldr	r2, [pc, #40]	; (5a10 <remove_timeout+0x30>)
    59e8:	6852      	ldr	r2, [r2, #4]
    59ea:	4290      	cmp	r0, r2
    59ec:	d009      	beq.n	5a02 <remove_timeout+0x22>
	if (next(t) != NULL) {
    59ee:	b143      	cbz	r3, 5a02 <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    59f0:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    59f4:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    59f8:	1912      	adds	r2, r2, r4
    59fa:	eb41 0105 	adc.w	r1, r1, r5
    59fe:	e9c3 2104 	strd	r2, r1, [r3, #16]
 * @param node the node to remove
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
    5a02:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;

	prev->next = next;
    5a04:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    5a06:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    5a08:	2300      	movs	r3, #0
	node->prev = NULL;
    5a0a:	e9c0 3300 	strd	r3, r3, [r0]
}
    5a0e:	bd30      	pop	{r4, r5, pc}
    5a10:	20000138 	.word	0x20000138

00005a14 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    5a14:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    5a18:	bf08      	it	eq
    5a1a:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
    5a1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5a20:	4604      	mov	r4, r0
    5a22:	461f      	mov	r7, r3
    5a24:	4615      	mov	r5, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    5a26:	d067      	beq.n	5af8 <z_add_timeout+0xe4>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    5a28:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
    5a2a:	f04f 0320 	mov.w	r3, #32
    5a2e:	f3ef 8611 	mrs	r6, BASEPRI
    5a32:	f383 8812 	msr	BASEPRI_MAX, r3
    5a36:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    5a3a:	f06f 0201 	mvn.w	r2, #1
    5a3e:	1b53      	subs	r3, r2, r5
    5a40:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
    5a44:	eb6c 0307 	sbc.w	r3, ip, r7
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    5a48:	2b00      	cmp	r3, #0
    5a4a:	db1b      	blt.n	5a84 <z_add_timeout+0x70>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    5a4c:	4b2b      	ldr	r3, [pc, #172]	; (5afc <z_add_timeout+0xe8>)
    5a4e:	e9d3 1300 	ldrd	r1, r3, [r3]
    5a52:	1a52      	subs	r2, r2, r1
    5a54:	eb6c 0303 	sbc.w	r3, ip, r3
    5a58:	1b55      	subs	r5, r2, r5

			to->dticks = MAX(1, ticks);
    5a5a:	eb63 0307 	sbc.w	r3, r3, r7
    5a5e:	2d01      	cmp	r5, #1
    5a60:	f173 0200 	sbcs.w	r2, r3, #0
    5a64:	bfbc      	itt	lt
    5a66:	2501      	movlt	r5, #1
    5a68:	2300      	movlt	r3, #0
    5a6a:	e9c0 5304 	strd	r5, r3, [r0, #16]
	return list->head == list;
    5a6e:	4824      	ldr	r0, [pc, #144]	; (5b00 <z_add_timeout+0xec>)
	sys_dnode_t *const tail = list->tail;
    5a70:	e9d0 3c00 	ldrd	r3, ip, [r0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5a74:	4283      	cmp	r3, r0
    5a76:	d118      	bne.n	5aaa <z_add_timeout+0x96>
	node->prev = tail;
    5a78:	e9c4 0c00 	strd	r0, ip, [r4]
	tail->next = node;
    5a7c:	f8cc 4000 	str.w	r4, [ip]
	list->tail = node;
    5a80:	6044      	str	r4, [r0, #4]
}
    5a82:	e026      	b.n	5ad2 <z_add_timeout+0xbe>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    5a84:	f7ff ff7c 	bl	5980 <elapsed>
    5a88:	3501      	adds	r5, #1
    5a8a:	f147 0700 	adc.w	r7, r7, #0
    5a8e:	182d      	adds	r5, r5, r0
    5a90:	eb47 77e0 	adc.w	r7, r7, r0, asr #31
    5a94:	e9c4 5704 	strd	r5, r7, [r4, #16]
    5a98:	e7e9      	b.n	5a6e <z_add_timeout+0x5a>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
    5a9a:	1a52      	subs	r2, r2, r1
    5a9c:	eb65 0507 	sbc.w	r5, r5, r7
	return (node == list->tail) ? NULL : node->next;
    5aa0:	459c      	cmp	ip, r3
    5aa2:	e9c4 2504 	strd	r2, r5, [r4, #16]
    5aa6:	d0e7      	beq.n	5a78 <z_add_timeout+0x64>
    5aa8:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
    5aaa:	2b00      	cmp	r3, #0
    5aac:	d0e4      	beq.n	5a78 <z_add_timeout+0x64>
			if (t->dticks > to->dticks) {
    5aae:	e9d3 1704 	ldrd	r1, r7, [r3, #16]
    5ab2:	e9d4 2504 	ldrd	r2, r5, [r4, #16]
    5ab6:	428a      	cmp	r2, r1
    5ab8:	eb75 0e07 	sbcs.w	lr, r5, r7
    5abc:	daed      	bge.n	5a9a <z_add_timeout+0x86>
				t->dticks -= to->dticks;
    5abe:	1a8a      	subs	r2, r1, r2
    5ac0:	eb67 0505 	sbc.w	r5, r7, r5
    5ac4:	e9c3 2504 	strd	r2, r5, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
    5ac8:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    5aca:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    5ace:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    5ad0:	605c      	str	r4, [r3, #4]
	return list->head == list;
    5ad2:	6803      	ldr	r3, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5ad4:	4283      	cmp	r3, r0
    5ad6:	d00b      	beq.n	5af0 <z_add_timeout+0xdc>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    5ad8:	429c      	cmp	r4, r3
    5ada:	d109      	bne.n	5af0 <z_add_timeout+0xdc>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    5adc:	f7ff ff5a 	bl	5994 <next_timeout>

			if (next_time == 0 ||
    5ae0:	b118      	cbz	r0, 5aea <z_add_timeout+0xd6>
			    _current_cpu->slice_ticks != next_time) {
    5ae2:	4b08      	ldr	r3, [pc, #32]	; (5b04 <z_add_timeout+0xf0>)
			if (next_time == 0 ||
    5ae4:	691b      	ldr	r3, [r3, #16]
    5ae6:	4283      	cmp	r3, r0
    5ae8:	d002      	beq.n	5af0 <z_add_timeout+0xdc>
				sys_clock_set_timeout(next_time, false);
    5aea:	2100      	movs	r1, #0
    5aec:	f7fd ff22 	bl	3934 <sys_clock_set_timeout>
	__asm__ volatile(
    5af0:	f386 8811 	msr	BASEPRI, r6
    5af4:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    5af8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5afa:	bf00      	nop
    5afc:	200003a0 	.word	0x200003a0
    5b00:	20000138 	.word	0x20000138
    5b04:	20000644 	.word	0x20000644

00005b08 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    5b08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5b0c:	4605      	mov	r5, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    5b0e:	f7ff fcd1 	bl	54b4 <z_time_slice>
	__asm__ volatile(
    5b12:	f04f 0320 	mov.w	r3, #32
    5b16:	f3ef 8411 	mrs	r4, BASEPRI
    5b1a:	f383 8812 	msr	BASEPRI_MAX, r3
    5b1e:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    5b22:	4e24      	ldr	r6, [pc, #144]	; (5bb4 <sys_clock_announce+0xac>)
	return list->head == list;
    5b24:	f8df 8090 	ldr.w	r8, [pc, #144]	; 5bb8 <sys_clock_announce+0xb0>
    5b28:	6035      	str	r5, [r6, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    5b2a:	4d24      	ldr	r5, [pc, #144]	; (5bbc <sys_clock_announce+0xb4>)
    5b2c:	f8d8 0000 	ldr.w	r0, [r8]
	while (first() != NULL && first()->dticks <= announce_remaining) {
    5b30:	6832      	ldr	r2, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5b32:	4540      	cmp	r0, r8
		curr_tick += dt;
    5b34:	e9d5 1e00 	ldrd	r1, lr, [r5]
    5b38:	ea4f 77e2 	mov.w	r7, r2, asr #31
    5b3c:	d00b      	beq.n	5b56 <sys_clock_announce+0x4e>
	while (first() != NULL && first()->dticks <= announce_remaining) {
    5b3e:	b150      	cbz	r0, 5b56 <sys_clock_announce+0x4e>
    5b40:	e9d0 3c04 	ldrd	r3, ip, [r0, #16]
    5b44:	429a      	cmp	r2, r3
    5b46:	eb77 090c 	sbcs.w	r9, r7, ip
    5b4a:	da16      	bge.n	5b7a <sys_clock_announce+0x72>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    5b4c:	1a9b      	subs	r3, r3, r2
    5b4e:	eb6c 0c07 	sbc.w	ip, ip, r7
    5b52:	e9c0 3c04 	strd	r3, ip, [r0, #16]
	}

	curr_tick += announce_remaining;
    5b56:	1852      	adds	r2, r2, r1
    5b58:	eb4e 0707 	adc.w	r7, lr, r7
    5b5c:	e9c5 2700 	strd	r2, r7, [r5]
	announce_remaining = 0;
    5b60:	2500      	movs	r5, #0
    5b62:	6035      	str	r5, [r6, #0]

	sys_clock_set_timeout(next_timeout(), false);
    5b64:	f7ff ff16 	bl	5994 <next_timeout>
    5b68:	4629      	mov	r1, r5
    5b6a:	f7fd fee3 	bl	3934 <sys_clock_set_timeout>
	__asm__ volatile(
    5b6e:	f384 8811 	msr	BASEPRI, r4
    5b72:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    5b76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		curr_tick += dt;
    5b7a:	1859      	adds	r1, r3, r1
    5b7c:	eb4e 77e3 	adc.w	r7, lr, r3, asr #31
		announce_remaining -= dt;
    5b80:	1ad3      	subs	r3, r2, r3
    5b82:	6033      	str	r3, [r6, #0]
		t->dticks = 0;
    5b84:	2200      	movs	r2, #0
    5b86:	2300      	movs	r3, #0
    5b88:	e9c0 2304 	strd	r2, r3, [r0, #16]
		curr_tick += dt;
    5b8c:	e9c5 1700 	strd	r1, r7, [r5]
		remove_timeout(t);
    5b90:	f7ff ff26 	bl	59e0 <remove_timeout>
    5b94:	f384 8811 	msr	BASEPRI, r4
    5b98:	f3bf 8f6f 	isb	sy
		t->fn(t);
    5b9c:	6883      	ldr	r3, [r0, #8]
    5b9e:	4798      	blx	r3
	__asm__ volatile(
    5ba0:	f04f 0320 	mov.w	r3, #32
    5ba4:	f3ef 8411 	mrs	r4, BASEPRI
    5ba8:	f383 8812 	msr	BASEPRI_MAX, r3
    5bac:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    5bb0:	e7bc      	b.n	5b2c <sys_clock_announce+0x24>
    5bb2:	bf00      	nop
    5bb4:	20000680 	.word	0x20000680
    5bb8:	20000138 	.word	0x20000138
    5bbc:	200003a0 	.word	0x200003a0

00005bc0 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    5bc0:	b510      	push	{r4, lr}
    5bc2:	f04f 0320 	mov.w	r3, #32
    5bc6:	f3ef 8411 	mrs	r4, BASEPRI
    5bca:	f383 8812 	msr	BASEPRI_MAX, r3
    5bce:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
    5bd2:	f7fd fee1 	bl	3998 <sys_clock_elapsed>
    5bd6:	4a05      	ldr	r2, [pc, #20]	; (5bec <sys_clock_tick_get+0x2c>)
    5bd8:	e9d2 3100 	ldrd	r3, r1, [r2]
    5bdc:	18c0      	adds	r0, r0, r3
    5bde:	f141 0100 	adc.w	r1, r1, #0
	__asm__ volatile(
    5be2:	f384 8811 	msr	BASEPRI, r4
    5be6:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    5bea:	bd10      	pop	{r4, pc}
    5bec:	200003a0 	.word	0x200003a0

00005bf0 <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    5bf0:	4a02      	ldr	r2, [pc, #8]	; (5bfc <boot_banner+0xc>)
    5bf2:	4903      	ldr	r1, [pc, #12]	; (5c00 <boot_banner+0x10>)
    5bf4:	4803      	ldr	r0, [pc, #12]	; (5c04 <boot_banner+0x14>)
    5bf6:	f000 b842 	b.w	5c7e <printk>
    5bfa:	bf00      	nop
    5bfc:	0000763d 	.word	0x0000763d
    5c00:	000076eb 	.word	0x000076eb
    5c04:	000076f9 	.word	0x000076f9

00005c08 <k_sys_work_q_init>:
			     CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE);

struct k_work_q k_sys_work_q;

static int k_sys_work_q_init(const struct device *dev)
{
    5c08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	ARG_UNUSED(dev);
	struct k_work_queue_config cfg = {
    5c0a:	4b09      	ldr	r3, [pc, #36]	; (5c30 <k_sys_work_q_init+0x28>)
    5c0c:	9302      	str	r3, [sp, #8]
		.name = "sysworkq",
		.no_yield = IS_ENABLED(CONFIG_SYSTEM_WORKQUEUE_NO_YIELD),
	};

	k_work_queue_start(&k_sys_work_q,
    5c0e:	ab02      	add	r3, sp, #8
	struct k_work_queue_config cfg = {
    5c10:	2400      	movs	r4, #0
	k_work_queue_start(&k_sys_work_q,
    5c12:	9300      	str	r3, [sp, #0]
    5c14:	4907      	ldr	r1, [pc, #28]	; (5c34 <k_sys_work_q_init+0x2c>)
    5c16:	4808      	ldr	r0, [pc, #32]	; (5c38 <k_sys_work_q_init+0x30>)
	struct k_work_queue_config cfg = {
    5c18:	f88d 400c 	strb.w	r4, [sp, #12]
	k_work_queue_start(&k_sys_work_q,
    5c1c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    5c20:	f44f 6280 	mov.w	r2, #1024	; 0x400
    5c24:	f7ff fb18 	bl	5258 <k_work_queue_start>
			    sys_work_q_stack,
			    K_KERNEL_STACK_SIZEOF(sys_work_q_stack),
			    CONFIG_SYSTEM_WORKQUEUE_PRIORITY, &cfg);
	return 0;
}
    5c28:	4620      	mov	r0, r4
    5c2a:	b004      	add	sp, #16
    5c2c:	bd10      	pop	{r4, pc}
    5c2e:	bf00      	nop
    5c30:	00007720 	.word	0x00007720
    5c34:	20001860 	.word	0x20001860
    5c38:	200003a8 	.word	0x200003a8

00005c3c <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    5c3c:	4770      	bx	lr

00005c3e <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    5c3e:	4603      	mov	r3, r0
    5c40:	b158      	cbz	r0, 5c5a <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    5c42:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    5c44:	f002 0203 	and.w	r2, r2, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    5c48:	2a01      	cmp	r2, #1
    5c4a:	d003      	beq.n	5c54 <sys_notify_validate+0x16>
    5c4c:	2a03      	cmp	r2, #3
    5c4e:	d104      	bne.n	5c5a <sys_notify_validate+0x1c>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    5c50:	6802      	ldr	r2, [r0, #0]
    5c52:	b112      	cbz	r2, 5c5a <sys_notify_validate+0x1c>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    5c54:	2000      	movs	r0, #0
    5c56:	6098      	str	r0, [r3, #8]
    5c58:	4770      	bx	lr
		return -EINVAL;
    5c5a:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    5c5e:	4770      	bx	lr

00005c60 <sys_notify_finalize>:
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    5c60:	6842      	ldr	r2, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    5c62:	6081      	str	r1, [r0, #8]
	return method & SYS_NOTIFY_METHOD_MASK;
    5c64:	f002 0203 	and.w	r2, r2, #3
	switch (method) {
    5c68:	2a03      	cmp	r2, #3
    5c6a:	f04f 0200 	mov.w	r2, #0
{
    5c6e:	4603      	mov	r3, r0
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    5c70:	bf0c      	ite	eq
    5c72:	6800      	ldreq	r0, [r0, #0]
	sys_notify_generic_callback rv = NULL;
    5c74:	4610      	movne	r0, r2
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    5c76:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    5c78:	4770      	bx	lr

00005c7a <arch_printk_char_out>:
}
    5c7a:	2000      	movs	r0, #0
    5c7c:	4770      	bx	lr

00005c7e <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
    5c7e:	b40f      	push	{r0, r1, r2, r3}
    5c80:	b507      	push	{r0, r1, r2, lr}
    5c82:	a904      	add	r1, sp, #16
    5c84:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    5c88:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
    5c8a:	f7fb f8e9 	bl	e60 <vprintk>

	va_end(ap);
}
    5c8e:	b003      	add	sp, #12
    5c90:	f85d eb04 	ldr.w	lr, [sp], #4
    5c94:	b004      	add	sp, #16
    5c96:	4770      	bx	lr

00005c98 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    5c98:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    5c9a:	f013 0307 	ands.w	r3, r3, #7
    5c9e:	d105      	bne.n	5cac <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    5ca0:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
    5ca2:	2b00      	cmp	r3, #0
    5ca4:	bf0c      	ite	eq
    5ca6:	2000      	moveq	r0, #0
    5ca8:	2003      	movne	r0, #3
    5caa:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    5cac:	2b02      	cmp	r3, #2
    5cae:	d105      	bne.n	5cbc <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    5cb0:	8b43      	ldrh	r3, [r0, #26]
		evt = EVT_STOP;
    5cb2:	2b00      	cmp	r3, #0
    5cb4:	bf14      	ite	ne
    5cb6:	2000      	movne	r0, #0
    5cb8:	2004      	moveq	r0, #4
    5cba:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    5cbc:	2b01      	cmp	r3, #1
    5cbe:	d105      	bne.n	5ccc <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    5cc0:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
    5cc2:	2b00      	cmp	r3, #0
    5cc4:	bf0c      	ite	eq
    5cc6:	2000      	moveq	r0, #0
    5cc8:	2005      	movne	r0, #5
    5cca:	4770      	bx	lr
	int evt = EVT_NOP;
    5ccc:	2000      	movs	r0, #0
}
    5cce:	4770      	bx	lr

00005cd0 <notify_one>:
{
    5cd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5cd4:	460d      	mov	r5, r1
    5cd6:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    5cd8:	4619      	mov	r1, r3
    5cda:	1d28      	adds	r0, r5, #4
{
    5cdc:	4690      	mov	r8, r2
    5cde:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    5ce0:	f7ff ffbe 	bl	5c60 <sys_notify_finalize>
	if (cb) {
    5ce4:	4604      	mov	r4, r0
    5ce6:	b138      	cbz	r0, 5cf8 <notify_one+0x28>
		cb(mgr, cli, state, res);
    5ce8:	4633      	mov	r3, r6
    5cea:	4642      	mov	r2, r8
    5cec:	4629      	mov	r1, r5
    5cee:	4638      	mov	r0, r7
    5cf0:	46a4      	mov	ip, r4
}
    5cf2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    5cf6:	4760      	bx	ip
}
    5cf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00005cfc <transition_complete>:
{
    5cfc:	b410      	push	{r4}
	__asm__ volatile(
    5cfe:	f04f 0420 	mov.w	r4, #32
    5d02:	f3ef 8211 	mrs	r2, BASEPRI
    5d06:	f384 8812 	msr	BASEPRI_MAX, r4
    5d0a:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    5d0e:	6141      	str	r1, [r0, #20]
}
    5d10:	bc10      	pop	{r4}
	process_event(mgr, EVT_COMPLETE, key);
    5d12:	2101      	movs	r1, #1
    5d14:	f7fb b8b2 	b.w	e7c <process_event>

00005d18 <validate_args>:
{
    5d18:	b510      	push	{r4, lr}
    5d1a:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    5d1c:	b140      	cbz	r0, 5d30 <validate_args+0x18>
    5d1e:	b139      	cbz	r1, 5d30 <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
    5d20:	1d08      	adds	r0, r1, #4
    5d22:	f7ff ff8c 	bl	5c3e <sys_notify_validate>
	if ((rv == 0)
    5d26:	b928      	cbnz	r0, 5d34 <validate_args+0x1c>
	    && ((cli->notify.flags
    5d28:	68a3      	ldr	r3, [r4, #8]
    5d2a:	f033 0303 	bics.w	r3, r3, #3
    5d2e:	d001      	beq.n	5d34 <validate_args+0x1c>
		rv = -EINVAL;
    5d30:	f06f 0015 	mvn.w	r0, #21
}
    5d34:	bd10      	pop	{r4, pc}

00005d36 <onoff_manager_init>:
{
    5d36:	b538      	push	{r3, r4, r5, lr}
    5d38:	460c      	mov	r4, r1
	if ((mgr == NULL)
    5d3a:	4605      	mov	r5, r0
    5d3c:	b158      	cbz	r0, 5d56 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    5d3e:	b151      	cbz	r1, 5d56 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    5d40:	680b      	ldr	r3, [r1, #0]
    5d42:	b143      	cbz	r3, 5d56 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    5d44:	684b      	ldr	r3, [r1, #4]
    5d46:	b133      	cbz	r3, 5d56 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    5d48:	221c      	movs	r2, #28
    5d4a:	2100      	movs	r1, #0
    5d4c:	f000 f978 	bl	6040 <memset>
    5d50:	612c      	str	r4, [r5, #16]
	return 0;
    5d52:	2000      	movs	r0, #0
}
    5d54:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    5d56:	f06f 0015 	mvn.w	r0, #21
    5d5a:	e7fb      	b.n	5d54 <onoff_manager_init+0x1e>

00005d5c <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    5d5c:	b570      	push	{r4, r5, r6, lr}
    5d5e:	4604      	mov	r4, r0
    5d60:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    5d62:	f7ff ffd9 	bl	5d18 <validate_args>

	if (rv < 0) {
    5d66:	1e05      	subs	r5, r0, #0
    5d68:	db31      	blt.n	5dce <onoff_request+0x72>
    5d6a:	f04f 0320 	mov.w	r3, #32
    5d6e:	f3ef 8111 	mrs	r1, BASEPRI
    5d72:	f383 8812 	msr	BASEPRI_MAX, r3
    5d76:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    5d7a:	8b63      	ldrh	r3, [r4, #26]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    5d7c:	8b20      	ldrh	r0, [r4, #24]
	if (mgr->refs == SERVICE_REFS_MAX) {
    5d7e:	f64f 75ff 	movw	r5, #65535	; 0xffff
    5d82:	42ab      	cmp	r3, r5
    5d84:	f000 0207 	and.w	r2, r0, #7
    5d88:	d02e      	beq.n	5de8 <onoff_request+0x8c>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    5d8a:	2a02      	cmp	r2, #2
    5d8c:	d10e      	bne.n	5dac <onoff_request+0x50>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    5d8e:	3301      	adds	r3, #1
    5d90:	8363      	strh	r3, [r4, #26]
	rv = state;
    5d92:	4615      	mov	r5, r2
		notify = true;
    5d94:	2301      	movs	r3, #1
	__asm__ volatile(
    5d96:	f381 8811 	msr	BASEPRI, r1
    5d9a:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    5d9e:	b1b3      	cbz	r3, 5dce <onoff_request+0x72>
			notify_one(mgr, cli, state, 0);
    5da0:	2300      	movs	r3, #0
    5da2:	4631      	mov	r1, r6
    5da4:	4620      	mov	r0, r4
    5da6:	f7ff ff93 	bl	5cd0 <notify_one>
    5daa:	e010      	b.n	5dce <onoff_request+0x72>
	} else if ((state == ONOFF_STATE_OFF)
    5dac:	0783      	lsls	r3, r0, #30
    5dae:	d001      	beq.n	5db4 <onoff_request+0x58>
		   || (state == ONOFF_STATE_TO_ON)) {
    5db0:	2a06      	cmp	r2, #6
    5db2:	d10e      	bne.n	5dd2 <onoff_request+0x76>
	parent->next = child;
    5db4:	2300      	movs	r3, #0
    5db6:	6033      	str	r3, [r6, #0]
	return list->tail;
    5db8:	6863      	ldr	r3, [r4, #4]
Z_GENLIST_APPEND(slist, snode)
    5dba:	b993      	cbnz	r3, 5de2 <onoff_request+0x86>
	list->head = node;
    5dbc:	e9c4 6600 	strd	r6, r6, [r4]
	if (start) {
    5dc0:	4615      	mov	r5, r2
    5dc2:	b962      	cbnz	r2, 5dde <onoff_request+0x82>
		process_event(mgr, EVT_RECHECK, key);
    5dc4:	460a      	mov	r2, r1
    5dc6:	4620      	mov	r0, r4
    5dc8:	2102      	movs	r1, #2
    5dca:	f7fb f857 	bl	e7c <process_event>
		}
	}

	return rv;
}
    5dce:	4628      	mov	r0, r5
    5dd0:	bd70      	pop	{r4, r5, r6, pc}
		rv = -EIO;
    5dd2:	2a05      	cmp	r2, #5
    5dd4:	bf0c      	ite	eq
    5dd6:	f06f 0585 	mvneq.w	r5, #133	; 0x85
    5dda:	f06f 0504 	mvnne.w	r5, #4
    5dde:	2300      	movs	r3, #0
    5de0:	e7d9      	b.n	5d96 <onoff_request+0x3a>
	parent->next = child;
    5de2:	601e      	str	r6, [r3, #0]
	list->tail = node;
    5de4:	6066      	str	r6, [r4, #4]
}
    5de6:	e7eb      	b.n	5dc0 <onoff_request+0x64>
		rv = -EAGAIN;
    5de8:	f06f 050a 	mvn.w	r5, #10
    5dec:	e7f7      	b.n	5dde <onoff_request+0x82>

00005dee <onoff_release>:

int onoff_release(struct onoff_manager *mgr)
{
    5dee:	b510      	push	{r4, lr}
	__asm__ volatile(
    5df0:	f04f 0320 	mov.w	r3, #32
    5df4:	f3ef 8211 	mrs	r2, BASEPRI
    5df8:	f383 8812 	msr	BASEPRI_MAX, r3
    5dfc:	f3bf 8f6f 	isb	sy
	bool stop = false;      /* trigger a stop transition */

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    5e00:	8b04      	ldrh	r4, [r0, #24]
    5e02:	f004 0407 	and.w	r4, r4, #7
	int rv = state;

	if (state != ONOFF_STATE_ON) {
    5e06:	2c02      	cmp	r4, #2
    5e08:	d00a      	beq.n	5e20 <onoff_release+0x32>
		if (state == ONOFF_STATE_ERROR) {
			rv = -EIO;
		} else {
			rv = -ENOTSUP;
    5e0a:	2c01      	cmp	r4, #1
    5e0c:	bf0c      	ite	eq
    5e0e:	f06f 0004 	mvneq.w	r0, #4
    5e12:	f06f 0085 	mvnne.w	r0, #133	; 0x85
	__asm__ volatile(
    5e16:	f382 8811 	msr	BASEPRI, r2
    5e1a:	f3bf 8f6f 	isb	sy
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);
	}

	return rv;
    5e1e:	e008      	b.n	5e32 <onoff_release+0x44>
	mgr->refs -= 1U;
    5e20:	8b43      	ldrh	r3, [r0, #26]
    5e22:	3b01      	subs	r3, #1
    5e24:	b29b      	uxth	r3, r3
    5e26:	8343      	strh	r3, [r0, #26]
	if (stop) {
    5e28:	b923      	cbnz	r3, 5e34 <onoff_release+0x46>
		process_event(mgr, EVT_RECHECK, key);
    5e2a:	4621      	mov	r1, r4
    5e2c:	f7fb f826 	bl	e7c <process_event>
	int rv = state;
    5e30:	4620      	mov	r0, r4
}
    5e32:	bd10      	pop	{r4, pc}
	int rv = state;
    5e34:	4620      	mov	r0, r4
    5e36:	e7ee      	b.n	5e16 <onoff_release+0x28>

00005e38 <onoff_sync_lock>:
	__asm__ volatile(
    5e38:	f04f 0220 	mov.w	r2, #32
    5e3c:	f3ef 8311 	mrs	r3, BASEPRI
    5e40:	f382 8812 	msr	BASEPRI_MAX, r2
    5e44:	f3bf 8f6f 	isb	sy
int onoff_sync_lock(struct onoff_sync_service *srv,
		    k_spinlock_key_t *keyp)
{
	*keyp = k_spin_lock(&srv->lock);
	return srv->count;
}
    5e48:	6800      	ldr	r0, [r0, #0]
	*keyp = k_spin_lock(&srv->lock);
    5e4a:	600b      	str	r3, [r1, #0]
}
    5e4c:	4770      	bx	lr

00005e4e <onoff_sync_finalize>:
int onoff_sync_finalize(struct onoff_sync_service *srv,
			k_spinlock_key_t key,
			struct onoff_client *cli,
			int res,
			bool on)
{
    5e4e:	b538      	push	{r3, r4, r5, lr}

	/* Clear errors visible when locked.  If they are to be
	 * preserved the caller must finalize with the previous
	 * error code.
	 */
	if (srv->count < 0) {
    5e50:	6804      	ldr	r4, [r0, #0]
    5e52:	2c00      	cmp	r4, #0
		srv->count = 0;
    5e54:	bfbc      	itt	lt
    5e56:	2400      	movlt	r4, #0
    5e58:	6004      	strlt	r4, [r0, #0]
	}
	if (res < 0) {
    5e5a:	2b00      	cmp	r3, #0
{
    5e5c:	460d      	mov	r5, r1
    5e5e:	4611      	mov	r1, r2
    5e60:	f89d 2010 	ldrb.w	r2, [sp, #16]
	if (res < 0) {
    5e64:	da0c      	bge.n	5e80 <onoff_sync_finalize+0x32>
		srv->count = res;
    5e66:	6003      	str	r3, [r0, #0]
		state = ONOFF_STATE_ERROR;
    5e68:	2201      	movs	r2, #1
		 * callbacks are used only when turning on don't
		 * bother changing it.
		 */
	}

	int rv = srv->count;
    5e6a:	6804      	ldr	r4, [r0, #0]
	__asm__ volatile(
    5e6c:	f385 8811 	msr	BASEPRI, r5
    5e70:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&srv->lock, key);

	if (cli) {
    5e74:	b111      	cbz	r1, 5e7c <onoff_sync_finalize+0x2e>
		/* Detect service mis-use: onoff does not callback on transition
		 * to off, so no client should have been passed.
		 */
		__ASSERT_NO_MSG(on);
		notify_one(NULL, cli, state, res);
    5e76:	2000      	movs	r0, #0
    5e78:	f7ff ff2a 	bl	5cd0 <notify_one>
	}

	return rv;
}
    5e7c:	4620      	mov	r0, r4
    5e7e:	bd38      	pop	{r3, r4, r5, pc}
		srv->count += 1;
    5e80:	6804      	ldr	r4, [r0, #0]
	} else if (on) {
    5e82:	b11a      	cbz	r2, 5e8c <onoff_sync_finalize+0x3e>
		srv->count += 1;
    5e84:	3401      	adds	r4, #1
		srv->count -= 1;
    5e86:	6004      	str	r4, [r0, #0]
	uint32_t state = ONOFF_STATE_ON;
    5e88:	2202      	movs	r2, #2
    5e8a:	e7ee      	b.n	5e6a <onoff_sync_finalize+0x1c>
		srv->count -= 1;
    5e8c:	3c01      	subs	r4, #1
    5e8e:	e7fa      	b.n	5e86 <onoff_sync_finalize+0x38>

00005e90 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    5e90:	4604      	mov	r4, r0
    5e92:	b508      	push	{r3, lr}
    5e94:	4608      	mov	r0, r1
    5e96:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    5e98:	461a      	mov	r2, r3
    5e9a:	47a0      	blx	r4
	return z_impl_z_current_get();
    5e9c:	f7ff fcec 	bl	5878 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    5ea0:	f7fc fb2a 	bl	24f8 <z_impl_k_thread_abort>

00005ea4 <_ldiv5>:
	uint32_t v_lo = *v;
    5ea4:	e9d0 2100 	ldrd	r2, r1, [r0]
{
    5ea8:	b530      	push	{r4, r5, lr}
	__asm__ ("" : "+r" (m));
    5eaa:	f04f 3333 	mov.w	r3, #858993459	; 0x33333333
	result += (uint64_t)v_lo * m;
    5eae:	fba2 2403 	umull	r2, r4, r2, r3
    5eb2:	18d5      	adds	r5, r2, r3
    5eb4:	eb43 0504 	adc.w	r5, r3, r4
	result += (uint64_t)v_hi * m;
    5eb8:	fba1 1303 	umull	r1, r3, r1, r3
    5ebc:	1852      	adds	r2, r2, r1
    5ebe:	eb44 0403 	adc.w	r4, r4, r3
    5ec2:	1952      	adds	r2, r2, r5
    5ec4:	f144 0200 	adc.w	r2, r4, #0
	result += (uint64_t)v_hi * m;
    5ec8:	1889      	adds	r1, r1, r2
    5eca:	f143 0300 	adc.w	r3, r3, #0
	*v = result;
    5ece:	e9c0 1300 	strd	r1, r3, [r0]
}
    5ed2:	bd30      	pop	{r4, r5, pc}

00005ed4 <_get_digit>:
	if (*digit_count > 0) {
    5ed4:	680a      	ldr	r2, [r1, #0]
    5ed6:	2a00      	cmp	r2, #0
{
    5ed8:	b510      	push	{r4, lr}
    5eda:	4603      	mov	r3, r0
	if (*digit_count > 0) {
    5edc:	dd0f      	ble.n	5efe <_get_digit+0x2a>
		--*digit_count;
    5ede:	3a01      	subs	r2, #1
    5ee0:	600a      	str	r2, [r1, #0]
		*fr *= 10U;
    5ee2:	681a      	ldr	r2, [r3, #0]
    5ee4:	6844      	ldr	r4, [r0, #4]
    5ee6:	200a      	movs	r0, #10
    5ee8:	fba2 1200 	umull	r1, r2, r2, r0
    5eec:	fb00 2204 	mla	r2, r0, r4, r2
		rval = ((*fr >> 60) & 0xF) + '0';
    5ef0:	0f10      	lsrs	r0, r2, #28
		*fr &= (BIT64(60) - 1U);
    5ef2:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
    5ef6:	e9c3 1200 	strd	r1, r2, [r3]
		rval = ((*fr >> 60) & 0xF) + '0';
    5efa:	3030      	adds	r0, #48	; 0x30
}
    5efc:	bd10      	pop	{r4, pc}
		rval = '0';
    5efe:	2030      	movs	r0, #48	; 0x30
    5f00:	e7fc      	b.n	5efc <_get_digit+0x28>

00005f02 <encode_uint>:
{
    5f02:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5f06:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier);
    5f08:	78d3      	ldrb	r3, [r2, #3]
	switch (specifier) {
    5f0a:	2b6f      	cmp	r3, #111	; 0x6f
{
    5f0c:	4680      	mov	r8, r0
    5f0e:	460f      	mov	r7, r1
    5f10:	4615      	mov	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    5f12:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
    5f16:	d029      	beq.n	5f6c <encode_uint+0x6a>
    5f18:	d824      	bhi.n	5f64 <encode_uint+0x62>
		return 16;
    5f1a:	2b58      	cmp	r3, #88	; 0x58
    5f1c:	bf14      	ite	ne
    5f1e:	260a      	movne	r6, #10
    5f20:	2610      	moveq	r6, #16
	char *bp = bps + (bpe - bps);
    5f22:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
    5f26:	4632      	mov	r2, r6
    5f28:	2300      	movs	r3, #0
    5f2a:	4640      	mov	r0, r8
    5f2c:	4639      	mov	r1, r7
    5f2e:	f7fa fcf5 	bl	91c <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    5f32:	2a09      	cmp	r2, #9
    5f34:	b2d4      	uxtb	r4, r2
    5f36:	d81e      	bhi.n	5f76 <encode_uint+0x74>
    5f38:	3430      	adds	r4, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    5f3a:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
    5f3c:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
    5f3e:	f177 0300 	sbcs.w	r3, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
    5f42:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
    5f46:	d301      	bcc.n	5f4c <encode_uint+0x4a>
    5f48:	45d1      	cmp	r9, sl
    5f4a:	d811      	bhi.n	5f70 <encode_uint+0x6e>
	if (conv->flag_hash) {
    5f4c:	782b      	ldrb	r3, [r5, #0]
    5f4e:	069b      	lsls	r3, r3, #26
    5f50:	d505      	bpl.n	5f5e <encode_uint+0x5c>
		if (radix == 8) {
    5f52:	2e08      	cmp	r6, #8
    5f54:	d115      	bne.n	5f82 <encode_uint+0x80>
			conv->altform_0 = true;
    5f56:	78ab      	ldrb	r3, [r5, #2]
    5f58:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    5f5c:	70ab      	strb	r3, [r5, #2]
}
    5f5e:	4648      	mov	r0, r9
    5f60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    5f64:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
    5f68:	2b70      	cmp	r3, #112	; 0x70
    5f6a:	e7d7      	b.n	5f1c <encode_uint+0x1a>
	switch (specifier) {
    5f6c:	2608      	movs	r6, #8
    5f6e:	e7d8      	b.n	5f22 <encode_uint+0x20>
		value /= radix;
    5f70:	4680      	mov	r8, r0
    5f72:	460f      	mov	r7, r1
    5f74:	e7d7      	b.n	5f26 <encode_uint+0x24>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    5f76:	f1bb 0f19 	cmp.w	fp, #25
    5f7a:	bf94      	ite	ls
    5f7c:	3437      	addls	r4, #55	; 0x37
    5f7e:	3457      	addhi	r4, #87	; 0x57
    5f80:	e7db      	b.n	5f3a <encode_uint+0x38>
		} else if (radix == 16) {
    5f82:	2e10      	cmp	r6, #16
    5f84:	d1eb      	bne.n	5f5e <encode_uint+0x5c>
			conv->altform_0c = true;
    5f86:	78ab      	ldrb	r3, [r5, #2]
    5f88:	f043 0310 	orr.w	r3, r3, #16
    5f8c:	e7e6      	b.n	5f5c <encode_uint+0x5a>

00005f8e <outs>:
{
    5f8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5f92:	4607      	mov	r7, r0
    5f94:	4688      	mov	r8, r1
    5f96:	4615      	mov	r5, r2
    5f98:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    5f9a:	4614      	mov	r4, r2
    5f9c:	42b4      	cmp	r4, r6
    5f9e:	eba4 0005 	sub.w	r0, r4, r5
    5fa2:	d302      	bcc.n	5faa <outs+0x1c>
    5fa4:	b93e      	cbnz	r6, 5fb6 <outs+0x28>
    5fa6:	7823      	ldrb	r3, [r4, #0]
    5fa8:	b12b      	cbz	r3, 5fb6 <outs+0x28>
		int rc = out((int)*sp++, ctx);
    5faa:	f814 0b01 	ldrb.w	r0, [r4], #1
    5fae:	4641      	mov	r1, r8
    5fb0:	47b8      	blx	r7
		if (rc < 0) {
    5fb2:	2800      	cmp	r0, #0
    5fb4:	daf2      	bge.n	5f9c <outs+0xe>
}
    5fb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00005fba <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    5fba:	4770      	bx	lr

00005fbc <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    5fbc:	f000 be8f 	b.w	6cde <z_fatal_error>

00005fc0 <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    5fc0:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    5fc2:	6800      	ldr	r0, [r0, #0]
    5fc4:	f000 be8b 	b.w	6cde <z_fatal_error>

00005fc8 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    5fc8:	2100      	movs	r1, #0
    5fca:	2001      	movs	r0, #1
    5fcc:	f7ff bff6 	b.w	5fbc <z_arm_fatal_error>

00005fd0 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    5fd0:	b508      	push	{r3, lr}
	handler();
    5fd2:	f7fc f881 	bl	20d8 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    5fd6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    5fda:	f7fc b961 	b.w	22a0 <z_arm_exc_exit>

00005fde <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    5fde:	3901      	subs	r1, #1
    5fe0:	4603      	mov	r3, r0
    5fe2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    5fe6:	b90a      	cbnz	r2, 5fec <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
    5fe8:	701a      	strb	r2, [r3, #0]

	return dest;
}
    5fea:	4770      	bx	lr
		*d = *s;
    5fec:	f803 2b01 	strb.w	r2, [r3], #1
		s++;
    5ff0:	e7f7      	b.n	5fe2 <strcpy+0x4>

00005ff2 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    5ff2:	4603      	mov	r3, r0
	size_t n = 0;
    5ff4:	2000      	movs	r0, #0

	while (*s != '\0') {
    5ff6:	5c1a      	ldrb	r2, [r3, r0]
    5ff8:	b902      	cbnz	r2, 5ffc <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    5ffa:	4770      	bx	lr
		n++;
    5ffc:	3001      	adds	r0, #1
    5ffe:	e7fa      	b.n	5ff6 <strlen+0x4>

00006000 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    6000:	4603      	mov	r3, r0
	size_t n = 0;
    6002:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    6004:	5c1a      	ldrb	r2, [r3, r0]
    6006:	b10a      	cbz	r2, 600c <strnlen+0xc>
    6008:	4288      	cmp	r0, r1
    600a:	d100      	bne.n	600e <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    600c:	4770      	bx	lr
		n++;
    600e:	3001      	adds	r0, #1
    6010:	e7f8      	b.n	6004 <strnlen+0x4>

00006012 <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    6012:	1e43      	subs	r3, r0, #1
    6014:	3901      	subs	r1, #1
    6016:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    601a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
    601e:	4282      	cmp	r2, r0
    6020:	d101      	bne.n	6026 <strcmp+0x14>
    6022:	2a00      	cmp	r2, #0
    6024:	d1f7      	bne.n	6016 <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
    6026:	1a10      	subs	r0, r2, r0
    6028:	4770      	bx	lr

0000602a <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    602a:	b510      	push	{r4, lr}
    602c:	1e43      	subs	r3, r0, #1
    602e:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    6030:	4291      	cmp	r1, r2
    6032:	d100      	bne.n	6036 <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    6034:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    6036:	f811 4b01 	ldrb.w	r4, [r1], #1
    603a:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    603e:	e7f7      	b.n	6030 <memcpy+0x6>

00006040 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    6040:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    6042:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    6044:	4603      	mov	r3, r0
	while (n > 0) {
    6046:	4293      	cmp	r3, r2
    6048:	d100      	bne.n	604c <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    604a:	4770      	bx	lr
		*(d_byte++) = c_byte;
    604c:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    6050:	e7f9      	b.n	6046 <memset+0x6>

00006052 <_stdout_hook_default>:
}
    6052:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    6056:	4770      	bx	lr

00006058 <fputc>:
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&c, *(uintptr_t *)&stream, K_SYSCALL_ZEPHYR_FPUTC);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_fputc(c, stream);
    6058:	f7fc bb2c 	b.w	26b4 <z_impl_zephyr_fputc>

0000605c <pm_power_state_set>:
#include <logging/log.h>
LOG_MODULE_DECLARE(soc, CONFIG_SOC_LOG_LEVEL);

/* Invoke Low Power/System Off specific Tasks */
__weak void pm_power_state_set(struct pm_state_info info)
{
    605c:	b084      	sub	sp, #16
    605e:	ab04      	add	r3, sp, #16
    6060:	e903 0007 	stmdb	r3, {r0, r1, r2}
	switch (info.state) {
    6064:	f89d 3004 	ldrb.w	r3, [sp, #4]
    6068:	2b06      	cmp	r3, #6
    606a:	d108      	bne.n	607e <pm_power_state_set+0x22>
#endif // defined(POWER_RAMSTATUS_RAMBLOCK0_Msk)

#if defined(POWER_SYSTEMOFF_SYSTEMOFF_Enter)
NRF_STATIC_INLINE void nrf_power_system_off(NRF_POWER_Type * p_reg)
{
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    606c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6070:	2201      	movs	r2, #1
    6072:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    6076:	f3bf 8f4f 	dsb	sy
    __DSB();

    /* Solution for simulated System OFF in debug mode */
    while (true)
    {
        __WFE();
    607a:	bf20      	wfe
    while (true)
    607c:	e7fd      	b.n	607a <pm_power_state_set+0x1e>
		break;
	default:
		LOG_DBG("Unsupported power state %u", info.state);
		break;
	}
}
    607e:	b004      	add	sp, #16
    6080:	4770      	bx	lr

00006082 <pm_power_state_exit_post_ops>:

/* Handle SOC specific activity after Low Power Mode Exit */
__weak void pm_power_state_exit_post_ops(struct pm_state_info info)
{
    6082:	b084      	sub	sp, #16
    6084:	ab04      	add	r3, sp, #16
    6086:	e903 0007 	stmdb	r3, {r0, r1, r2}
    608a:	2300      	movs	r3, #0
    608c:	f383 8811 	msr	BASEPRI, r3
    6090:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    6094:	b004      	add	sp, #16
    6096:	4770      	bx	lr

00006098 <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
    6098:	6903      	ldr	r3, [r0, #16]
    609a:	b2c9      	uxtb	r1, r1
    609c:	220c      	movs	r2, #12
    609e:	fb01 3302 	mla	r3, r1, r2, r3
    60a2:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
    60a4:	f000 0007 	and.w	r0, r0, #7
    60a8:	4770      	bx	lr

000060aa <set_on_state>:
	__asm__ volatile(
    60aa:	f04f 0320 	mov.w	r3, #32
    60ae:	f3ef 8211 	mrs	r2, BASEPRI
    60b2:	f383 8812 	msr	BASEPRI_MAX, r3
    60b6:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    60ba:	6803      	ldr	r3, [r0, #0]
    60bc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    60c0:	f043 0302 	orr.w	r3, r3, #2
    60c4:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    60c6:	f382 8811 	msr	BASEPRI, r2
    60ca:	f3bf 8f6f 	isb	sy
}
    60ce:	4770      	bx	lr

000060d0 <stop>:
{
    60d0:	4603      	mov	r3, r0
    60d2:	b570      	push	{r4, r5, r6, lr}
	struct nrf_clock_control_data *data = dev->data;
    60d4:	6900      	ldr	r0, [r0, #16]
	return &data->subsys[type];
    60d6:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    60d8:	f04f 0420 	mov.w	r4, #32
    60dc:	f3ef 8611 	mrs	r6, BASEPRI
    60e0:	f384 8812 	msr	BASEPRI_MAX, r4
    60e4:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    60e8:	250c      	movs	r5, #12
    60ea:	fb05 0401 	mla	r4, r5, r1, r0
    60ee:	6c24      	ldr	r4, [r4, #64]	; 0x40
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    60f0:	f014 04c0 	ands.w	r4, r4, #192	; 0xc0
    60f4:	d001      	beq.n	60fa <stop+0x2a>
    60f6:	42a2      	cmp	r2, r4
    60f8:	d110      	bne.n	611c <stop+0x4c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    60fa:	fb05 0001 	mla	r0, r5, r1, r0
    60fe:	2201      	movs	r2, #1
    6100:	6402      	str	r2, [r0, #64]	; 0x40
	int err = 0;
    6102:	2000      	movs	r0, #0
	__asm__ volatile(
    6104:	f386 8811 	msr	BASEPRI, r6
    6108:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    610c:	b928      	cbnz	r0, 611a <stop+0x4a>
	get_sub_config(dev, type)->stop();
    610e:	685b      	ldr	r3, [r3, #4]
    6110:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    6114:	684b      	ldr	r3, [r1, #4]
    6116:	4798      	blx	r3
	return 0;
    6118:	2000      	movs	r0, #0
}
    611a:	bd70      	pop	{r4, r5, r6, pc}
		err = -EPERM;
    611c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    6120:	e7f0      	b.n	6104 <stop+0x34>

00006122 <api_stop>:
	return stop(dev, subsys, CTX_API);
    6122:	2280      	movs	r2, #128	; 0x80
    6124:	f7ff bfd4 	b.w	60d0 <stop>

00006128 <async_start>:
{
    6128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    612a:	9f06      	ldr	r7, [sp, #24]
	struct nrf_clock_control_data *data = dev->data;
    612c:	6904      	ldr	r4, [r0, #16]
{
    612e:	4605      	mov	r5, r0
    6130:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    6132:	f04f 0020 	mov.w	r0, #32
    6136:	f3ef 8c11 	mrs	ip, BASEPRI
    613a:	f380 8812 	msr	BASEPRI_MAX, r0
    613e:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    6142:	260c      	movs	r6, #12
    6144:	fb06 4601 	mla	r6, r6, r1, r4
    6148:	6c30      	ldr	r0, [r6, #64]	; 0x40
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    614a:	f000 0e07 	and.w	lr, r0, #7
    614e:	f1be 0f01 	cmp.w	lr, #1
    6152:	d111      	bne.n	6178 <async_start+0x50>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    6154:	6437      	str	r7, [r6, #64]	; 0x40
	int err = 0;
    6156:	2600      	movs	r6, #0
	__asm__ volatile(
    6158:	f38c 8811 	msr	BASEPRI, ip
    615c:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    6160:	b946      	cbnz	r6, 6174 <async_start+0x4c>
	subdata->cb = cb;
    6162:	200c      	movs	r0, #12
    6164:	fb00 4401 	mla	r4, r0, r1, r4
	subdata->user_data = user_data;
    6168:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    616c:	686b      	ldr	r3, [r5, #4]
    616e:	f853 3031 	ldr.w	r3, [r3, r1, lsl #3]
    6172:	4798      	blx	r3
}
    6174:	4630      	mov	r0, r6
    6176:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    6178:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
		err = -EALREADY;
    617c:	4287      	cmp	r7, r0
    617e:	bf14      	ite	ne
    6180:	f04f 36ff 	movne.w	r6, #4294967295	; 0xffffffff
    6184:	f06f 0677 	mvneq.w	r6, #119	; 0x77
    6188:	e7e6      	b.n	6158 <async_start+0x30>

0000618a <api_start>:
{
    618a:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
    618c:	2480      	movs	r4, #128	; 0x80
    618e:	9400      	str	r4, [sp, #0]
    6190:	f7ff ffca 	bl	6128 <async_start>
}
    6194:	b002      	add	sp, #8
    6196:	bd10      	pop	{r4, pc}

00006198 <onoff_started_callback>:
	return &data->mgr[type];
    6198:	6900      	ldr	r0, [r0, #16]
{
    619a:	b410      	push	{r4}
	return &data->mgr[type];
    619c:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    619e:	241c      	movs	r4, #28
    61a0:	fb03 0004 	mla	r0, r3, r4, r0
    61a4:	2100      	movs	r1, #0
}
    61a6:	bc10      	pop	{r4}
	notify(mgr, 0);
    61a8:	4710      	bx	r2

000061aa <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    61aa:	2000      	movs	r0, #0
    61ac:	f7fd bdfe 	b.w	3dac <nrfx_clock_stop>

000061b0 <blocking_start_callback>:
{
    61b0:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
    61b2:	f7fe bf23 	b.w	4ffc <z_impl_k_sem_give>

000061b6 <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    61b6:	6843      	ldr	r3, [r0, #4]
    61b8:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    61ba:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    61be:	600b      	str	r3, [r1, #0]
}
    61c0:	2000      	movs	r0, #0
    61c2:	4770      	bx	lr

000061c4 <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    61c4:	6843      	ldr	r3, [r0, #4]
    61c6:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    61c8:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    61cc:	4042      	eors	r2, r0
    61ce:	400a      	ands	r2, r1
    61d0:	4042      	eors	r2, r0
    p_reg->OUT = value;
    61d2:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    61d6:	2000      	movs	r0, #0
    61d8:	4770      	bx	lr

000061da <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    61da:	6843      	ldr	r3, [r0, #4]
    61dc:	685b      	ldr	r3, [r3, #4]
}
    61de:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    61e0:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    61e4:	4770      	bx	lr

000061e6 <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    61e6:	6843      	ldr	r3, [r0, #4]
    61e8:	685b      	ldr	r3, [r3, #4]
}
    61ea:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    61ec:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    61f0:	4770      	bx	lr

000061f2 <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    61f2:	6843      	ldr	r3, [r0, #4]
    61f4:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    61f6:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    61fa:	404b      	eors	r3, r1
    p_reg->OUT = value;
    61fc:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    6200:	2000      	movs	r0, #0
    6202:	4770      	bx	lr

00006204 <gpio_nrfx_manage_callback>:
	return port->data;
    6204:	6903      	ldr	r3, [r0, #16]
	return list->head;
    6206:	6858      	ldr	r0, [r3, #4]
{
    6208:	b530      	push	{r4, r5, lr}
	if (!sys_slist_is_empty(callbacks)) {
    620a:	b158      	cbz	r0, 6224 <gpio_nrfx_manage_callback+0x20>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    620c:	2400      	movs	r4, #0
    620e:	4281      	cmp	r1, r0
    6210:	d112      	bne.n	6238 <gpio_nrfx_manage_callback+0x34>
	return node->next;
    6212:	6808      	ldr	r0, [r1, #0]
	return list->tail;
    6214:	689d      	ldr	r5, [r3, #8]
Z_GENLIST_REMOVE(slist, snode)
    6216:	b954      	cbnz	r4, 622e <gpio_nrfx_manage_callback+0x2a>
    6218:	428d      	cmp	r5, r1
	list->head = node;
    621a:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
    621c:	d100      	bne.n	6220 <gpio_nrfx_manage_callback+0x1c>
	list->tail = node;
    621e:	6098      	str	r0, [r3, #8]
	parent->next = child;
    6220:	2000      	movs	r0, #0
    6222:	6008      	str	r0, [r1, #0]
	if (set) {
    6224:	b96a      	cbnz	r2, 6242 <gpio_nrfx_manage_callback+0x3e>
	return 0;
    6226:	2000      	movs	r0, #0
}
    6228:	bd30      	pop	{r4, r5, pc}
    622a:	4628      	mov	r0, r5
    622c:	e7ef      	b.n	620e <gpio_nrfx_manage_callback+0xa>
Z_GENLIST_REMOVE(slist, snode)
    622e:	428d      	cmp	r5, r1
	parent->next = child;
    6230:	6020      	str	r0, [r4, #0]
	list->tail = node;
    6232:	bf08      	it	eq
    6234:	609c      	streq	r4, [r3, #8]
}
    6236:	e7f3      	b.n	6220 <gpio_nrfx_manage_callback+0x1c>
	return node->next;
    6238:	6805      	ldr	r5, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    623a:	4604      	mov	r4, r0
    623c:	2d00      	cmp	r5, #0
    623e:	d1f4      	bne.n	622a <gpio_nrfx_manage_callback+0x26>
			if (!set) {
    6240:	b13a      	cbz	r2, 6252 <gpio_nrfx_manage_callback+0x4e>
Z_GENLIST_PREPEND(slist, snode)
    6242:	6898      	ldr	r0, [r3, #8]
	parent->next = child;
    6244:	685a      	ldr	r2, [r3, #4]
    6246:	600a      	str	r2, [r1, #0]
	list->head = node;
    6248:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
    624a:	2800      	cmp	r0, #0
    624c:	d1eb      	bne.n	6226 <gpio_nrfx_manage_callback+0x22>
	list->tail = node;
    624e:	6099      	str	r1, [r3, #8]
}
    6250:	e7ea      	b.n	6228 <gpio_nrfx_manage_callback+0x24>
				return -EINVAL;
    6252:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    6256:	e7e7      	b.n	6228 <gpio_nrfx_manage_callback+0x24>

00006258 <pin_interrupt_configure>:
{
	int rc = 0;

	if (!IS_ENABLED(CONFIG_GPIO_SX1509B_INTERRUPT)
	    && (mode != GPIO_INT_MODE_DISABLED)) {
		return -ENOTSUP;
    6258:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000

	k_sem_give(&drv_data->lock);
#endif /* CONFIG_GPIO_SX1509B_INTERRUPT */

	return rc;
}
    625c:	bf14      	ite	ne
    625e:	f06f 0085 	mvnne.w	r0, #133	; 0x85
    6262:	2000      	moveq	r0, #0
    6264:	4770      	bx	lr

00006266 <k_sem_take.constprop.0.isra.0>:
	return z_impl_k_sem_take(sem, timeout);
    6266:	f7fe bee9 	b.w	503c <z_impl_k_sem_take>

0000626a <i2c_write>:
 * @retval 0 If successful.
 * @retval -EIO General input / output error.
 */
static inline int i2c_write(const struct device *dev, const uint8_t *buf,
			    uint32_t num_bytes, uint16_t addr)
{
    626a:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct i2c_msg msg;

	msg.buf = (uint8_t *)buf;
	msg.len = num_bytes;
    626c:	e9cd 1201 	strd	r1, r2, [sp, #4]
	msg.flags = I2C_MSG_WRITE | I2C_MSG_STOP;
    6270:	2202      	movs	r2, #2
    6272:	f88d 200c 	strb.w	r2, [sp, #12]
	int res =  api->transfer(dev, msgs, num_msgs, addr);
    6276:	6882      	ldr	r2, [r0, #8]
    6278:	a901      	add	r1, sp, #4
    627a:	6894      	ldr	r4, [r2, #8]
    627c:	2201      	movs	r2, #1
    627e:	47a0      	blx	r4

	return i2c_transfer(dev, &msg, 1, addr);
}
    6280:	b004      	add	sp, #16
    6282:	bd10      	pop	{r4, pc}

00006284 <i2c_reg_write_word_be>:
{
    6284:	b507      	push	{r0, r1, r2, lr}
	uint8_t tx_buf[3] = { reg_addr, value >> 8, value & 0xff };
    6286:	f88d 2004 	strb.w	r2, [sp, #4]
    628a:	0a1a      	lsrs	r2, r3, #8
    628c:	f88d 2005 	strb.w	r2, [sp, #5]
    6290:	f88d 3006 	strb.w	r3, [sp, #6]
	return i2c_write(dev, tx_buf, 3, dev_addr);
    6294:	2203      	movs	r2, #3
    6296:	460b      	mov	r3, r1
    6298:	a901      	add	r1, sp, #4
    629a:	f7ff ffe6 	bl	626a <i2c_write>
}
    629e:	b003      	add	sp, #12
    62a0:	f85d fb04 	ldr.w	pc, [sp], #4

000062a4 <port_write>:
{
    62a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    62a8:	4605      	mov	r5, r0
    62aa:	4689      	mov	r9, r1
    62ac:	4614      	mov	r4, r2
    62ae:	4698      	mov	r8, r3
	if (k_is_in_isr()) {
    62b0:	f000 fd30 	bl	6d14 <k_is_in_isr>
    62b4:	bb08      	cbnz	r0, 62fa <port_write+0x56>
	const struct sx1509b_config *cfg = dev->config;
    62b6:	686f      	ldr	r7, [r5, #4]
	struct sx1509b_drv_data *drv_data = dev->data;
    62b8:	692d      	ldr	r5, [r5, #16]
	k_sem_take(&drv_data->lock, K_FOREVER);
    62ba:	f105 0620 	add.w	r6, r5, #32
    62be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    62c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    62c6:	4630      	mov	r0, r6
    62c8:	f7ff ffcd 	bl	6266 <k_sem_take.constprop.0.isra.0>
	uint16_t orig_out = *outp;
    62cc:	8b28      	ldrh	r0, [r5, #24]
	int rc = i2c_reg_write_word_be(drv_data->i2c_master, cfg->i2c_slave_addr,
    62ce:	8939      	ldrh	r1, [r7, #8]
	uint16_t out = ((orig_out & ~mask) | (value & mask)) ^ toggle;
    62d0:	4044      	eors	r4, r0
    62d2:	ea04 0409 	and.w	r4, r4, r9
    62d6:	ea84 0408 	eor.w	r4, r4, r8
    62da:	4044      	eors	r4, r0
    62dc:	b2a4      	uxth	r4, r4
	int rc = i2c_reg_write_word_be(drv_data->i2c_master, cfg->i2c_slave_addr,
    62de:	6868      	ldr	r0, [r5, #4]
    62e0:	4623      	mov	r3, r4
    62e2:	2210      	movs	r2, #16
    62e4:	f7ff ffce 	bl	6284 <i2c_reg_write_word_be>
	if (rc == 0) {
    62e8:	4607      	mov	r7, r0
    62ea:	b900      	cbnz	r0, 62ee <port_write+0x4a>
		*outp = out;
    62ec:	832c      	strh	r4, [r5, #24]
	z_impl_k_sem_give(sem);
    62ee:	4630      	mov	r0, r6
    62f0:	f7fe fe84 	bl	4ffc <z_impl_k_sem_give>
}
    62f4:	4638      	mov	r0, r7
    62f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return -EWOULDBLOCK;
    62fa:	f06f 070a 	mvn.w	r7, #10
    62fe:	e7f9      	b.n	62f4 <port_write+0x50>

00006300 <port_toggle_bits>:
	return port_write(dev, 0, 0, pins);
    6300:	2200      	movs	r2, #0
{
    6302:	460b      	mov	r3, r1
	return port_write(dev, 0, 0, pins);
    6304:	4611      	mov	r1, r2
    6306:	f7ff bfcd 	b.w	62a4 <port_write>

0000630a <port_clear_bits>:
	return port_write(dev, pins, 0, 0);
    630a:	2300      	movs	r3, #0
    630c:	461a      	mov	r2, r3
    630e:	f7ff bfc9 	b.w	62a4 <port_write>

00006312 <port_set_bits>:
{
    6312:	460a      	mov	r2, r1
	return port_write(dev, pins, pins, 0);
    6314:	2300      	movs	r3, #0
    6316:	f7ff bfc5 	b.w	62a4 <port_write>

0000631a <port_set_masked>:
	return port_write(dev, mask, value, 0);
    631a:	2300      	movs	r3, #0
    631c:	f7ff bfc2 	b.w	62a4 <port_write>

00006320 <write_pin_state>:
{
    6320:	b530      	push	{r4, r5, lr}
    6322:	b087      	sub	sp, #28
    6324:	460c      	mov	r4, r1
	pin_buf.reg = SX1509B_REG_INPUT_DISABLE;
    6326:	2100      	movs	r1, #0
    6328:	f88d 1004 	strb.w	r1, [sp, #4]
	pin_buf.pins.input_disable = sys_cpu_to_be16(pins->input_disable);
    632c:	8811      	ldrh	r1, [r2, #0]
    632e:	ba49      	rev16	r1, r1
    6330:	f8ad 1005 	strh.w	r1, [sp, #5]
	pin_buf.pins.long_slew = sys_cpu_to_be16(pins->long_slew);
    6334:	8851      	ldrh	r1, [r2, #2]
    6336:	ba49      	rev16	r1, r1
    6338:	f8ad 1007 	strh.w	r1, [sp, #7]
	pin_buf.pins.low_drive = sys_cpu_to_be16(pins->low_drive);
    633c:	8891      	ldrh	r1, [r2, #4]
    633e:	ba49      	rev16	r1, r1
    6340:	f8ad 1009 	strh.w	r1, [sp, #9]
	pin_buf.pins.pull_up = sys_cpu_to_be16(pins->pull_up);
    6344:	88d1      	ldrh	r1, [r2, #6]
    6346:	ba49      	rev16	r1, r1
    6348:	f8ad 100b 	strh.w	r1, [sp, #11]
	pin_buf.pins.pull_down = sys_cpu_to_be16(pins->pull_down);
    634c:	8911      	ldrh	r1, [r2, #8]
    634e:	ba49      	rev16	r1, r1
    6350:	f8ad 100d 	strh.w	r1, [sp, #13]
	pin_buf.pins.open_drain = sys_cpu_to_be16(pins->open_drain);
    6354:	8951      	ldrh	r1, [r2, #10]
    6356:	ba49      	rev16	r1, r1
    6358:	f8ad 100f 	strh.w	r1, [sp, #15]
	pin_buf.pins.polarity = sys_cpu_to_be16(pins->polarity);
    635c:	8991      	ldrh	r1, [r2, #12]
    635e:	ba49      	rev16	r1, r1
    6360:	f8ad 1011 	strh.w	r1, [sp, #17]
	pin_buf.pins.dir = sys_cpu_to_be16(pins->dir);
    6364:	89d1      	ldrh	r1, [r2, #14]
    6366:	8a12      	ldrh	r2, [r2, #16]
{
    6368:	4605      	mov	r5, r0
	pin_buf.pins.dir = sys_cpu_to_be16(pins->dir);
    636a:	ba49      	rev16	r1, r1
    636c:	f8ad 1013 	strh.w	r1, [sp, #19]
	pin_buf.pins.data = sys_cpu_to_be16(pins->data);
    6370:	ba51      	rev16	r1, r2
    6372:	f8ad 1015 	strh.w	r1, [sp, #21]
		rc = i2c_reg_write_word_be(drv_data->i2c_master,
    6376:	6860      	ldr	r0, [r4, #4]
    6378:	8929      	ldrh	r1, [r5, #8]
	if (data_first) {
    637a:	b163      	cbz	r3, 6396 <write_pin_state+0x76>
		rc = i2c_reg_write_word_be(drv_data->i2c_master,
    637c:	4613      	mov	r3, r2
    637e:	2210      	movs	r2, #16
    6380:	f7ff ff80 	bl	6284 <i2c_reg_write_word_be>
		if (rc == 0) {
    6384:	b928      	cbnz	r0, 6392 <write_pin_state+0x72>
			rc = i2c_write(drv_data->i2c_master, &pin_buf.reg,
    6386:	892b      	ldrh	r3, [r5, #8]
    6388:	6860      	ldr	r0, [r4, #4]
    638a:	2211      	movs	r2, #17
    638c:	a901      	add	r1, sp, #4
		rc = i2c_write(drv_data->i2c_master, &pin_buf.reg,
    638e:	f7ff ff6c 	bl	626a <i2c_write>
}
    6392:	b007      	add	sp, #28
    6394:	bd30      	pop	{r4, r5, pc}
		rc = i2c_write(drv_data->i2c_master, &pin_buf.reg,
    6396:	460b      	mov	r3, r1
    6398:	2213      	movs	r2, #19
    639a:	a901      	add	r1, sp, #4
    639c:	e7f7      	b.n	638e <write_pin_state+0x6e>

0000639e <sx1509b_init>:
 *
 * @param dev Device struct
 * @return 0 if successful, failed otherwise.
 */
static int sx1509b_init(const struct device *dev)
{
    639e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	const struct sx1509b_config *cfg = dev->config;
    63a2:	6846      	ldr	r6, [r0, #4]
	struct sx1509b_drv_data *drv_data = dev->data;
    63a4:	6905      	ldr	r5, [r0, #16]
	int rc;

	drv_data->i2c_master = device_get_binding(cfg->i2c_master_dev_name);
    63a6:	6870      	ldr	r0, [r6, #4]
    63a8:	f7fe fc64 	bl	4c74 <z_impl_device_get_binding>
    63ac:	6068      	str	r0, [r5, #4]
	if (!drv_data->i2c_master) {
    63ae:	2800      	cmp	r0, #0
    63b0:	d061      	beq.n	6476 <sx1509b_init+0xd8>
	drv_data->irq_state = (struct sx1509b_irq_state) {
		.interrupt_mask = ALL_PINS,
	};
#endif

	rc = i2c_reg_write_byte(drv_data->i2c_master, cfg->i2c_slave_addr,
    63b2:	8933      	ldrh	r3, [r6, #8]
 */
static inline int i2c_reg_write_byte(const struct device *dev,
				     uint16_t dev_addr,
				     uint8_t reg_addr, uint8_t value)
{
	uint8_t tx_buf[2] = {reg_addr, value};
    63b4:	f04f 087d 	mov.w	r8, #125	; 0x7d
    63b8:	2712      	movs	r7, #18

	return i2c_write(dev, tx_buf, 2, dev_addr);
    63ba:	2202      	movs	r2, #2
    63bc:	a901      	add	r1, sp, #4
	uint8_t tx_buf[2] = {reg_addr, value};
    63be:	f88d 8004 	strb.w	r8, [sp, #4]
    63c2:	f88d 7005 	strb.w	r7, [sp, #5]
	return i2c_write(dev, tx_buf, 2, dev_addr);
    63c6:	f7ff ff50 	bl	626a <i2c_write>
				SX1509B_REG_RESET, SX1509B_REG_RESET_MAGIC0);
	if (rc != 0) {
    63ca:	4604      	mov	r4, r0
    63cc:	2800      	cmp	r0, #0
    63ce:	d14a      	bne.n	6466 <sx1509b_init+0xc8>
	uint8_t tx_buf[2] = {reg_addr, value};
    63d0:	2234      	movs	r2, #52	; 0x34
		LOG_ERR("%s: reset m0 failed: %d\n", dev->name, rc);
		goto out;
	}
	rc = i2c_reg_write_byte(drv_data->i2c_master, cfg->i2c_slave_addr,
    63d2:	6868      	ldr	r0, [r5, #4]
    63d4:	8933      	ldrh	r3, [r6, #8]
    63d6:	f88d 2005 	strb.w	r2, [sp, #5]
	return i2c_write(dev, tx_buf, 2, dev_addr);
    63da:	a901      	add	r1, sp, #4
    63dc:	2202      	movs	r2, #2
	uint8_t tx_buf[2] = {reg_addr, value};
    63de:	f88d 8004 	strb.w	r8, [sp, #4]
	return i2c_write(dev, tx_buf, 2, dev_addr);
    63e2:	f7ff ff42 	bl	626a <i2c_write>
				SX1509B_REG_RESET, SX1509B_REG_RESET_MAGIC1);
	if (rc != 0) {
    63e6:	4604      	mov	r4, r0
    63e8:	2800      	cmp	r0, #0
    63ea:	d13c      	bne.n	6466 <sx1509b_init+0xc8>
	return z_impl_k_sleep(timeout);
    63ec:	2100      	movs	r1, #0
    63ee:	2063      	movs	r0, #99	; 0x63
    63f0:	f7ff fa28 	bl	5844 <z_impl_k_sleep>
	}

	k_sleep(K_MSEC(RESET_DELAY_MS));

	/* Reset state mediated by initial configuration */
	drv_data->pin_state = (struct sx1509b_pin_state) {
    63f4:	463a      	mov	r2, r7
    63f6:	4621      	mov	r1, r4
    63f8:	f105 0008 	add.w	r0, r5, #8
    63fc:	f7ff fe20 	bl	6040 <memset>
    6400:	f24e 03e0 	movw	r3, #57568	; 0xe0e0
	uint8_t tx_buf[2] = {reg_addr, value};
    6404:	221e      	movs	r2, #30
    6406:	832b      	strh	r3, [r5, #24]
			& ~(DT_INST_PROP(0, init_out_low)
			    | DT_INST_PROP(0, init_out_high))),
		.data = (ALL_PINS
			 & ~DT_INST_PROP(0, init_out_low)),
	};
	drv_data->debounce_state = (struct sx1509b_debounce_state) {
    6408:	83ac      	strh	r4, [r5, #28]
    640a:	77ac      	strb	r4, [r5, #30]
		.debounce_config = CONFIG_GPIO_SX1509B_DEBOUNCE_TIME,
	};

	rc = i2c_reg_write_byte(drv_data->i2c_master, cfg->i2c_slave_addr,
    640c:	6868      	ldr	r0, [r5, #4]
    640e:	8933      	ldrh	r3, [r6, #8]
    6410:	f88d 2004 	strb.w	r2, [sp, #4]
    6414:	2240      	movs	r2, #64	; 0x40
    6416:	f88d 2005 	strb.w	r2, [sp, #5]
	return i2c_write(dev, tx_buf, 2, dev_addr);
    641a:	a901      	add	r1, sp, #4
    641c:	2202      	movs	r2, #2
    641e:	f7ff ff24 	bl	626a <i2c_write>
	drv_data->debounce_state = (struct sx1509b_debounce_state) {
    6422:	4627      	mov	r7, r4
				SX1509B_REG_CLOCK,
				SX1509B_REG_CLOCK_FOSC_INT_2MHZ);
	if (rc == 0) {
    6424:	4604      	mov	r4, r0
    6426:	b9f0      	cbnz	r0, 6466 <sx1509b_init+0xc8>
		rc = i2c_reg_write_word_be(drv_data->i2c_master,
    6428:	8b2b      	ldrh	r3, [r5, #24]
    642a:	8931      	ldrh	r1, [r6, #8]
    642c:	6868      	ldr	r0, [r5, #4]
    642e:	2210      	movs	r2, #16
    6430:	f7ff ff28 	bl	6284 <i2c_reg_write_word_be>
					   cfg->i2c_slave_addr,
					   SX1509B_REG_DATA,
					   drv_data->pin_state.data);
	}
	if (rc == 0) {
    6434:	4604      	mov	r4, r0
    6436:	b9b0      	cbnz	r0, 6466 <sx1509b_init+0xc8>
		rc = i2c_reg_write_word_be(drv_data->i2c_master,
    6438:	8aeb      	ldrh	r3, [r5, #22]
    643a:	8931      	ldrh	r1, [r6, #8]
    643c:	6868      	ldr	r0, [r5, #4]
    643e:	220e      	movs	r2, #14
    6440:	f7ff ff20 	bl	6284 <i2c_reg_write_word_be>
					   cfg->i2c_slave_addr,
					   SX1509B_REG_DIR,
					   drv_data->pin_state.dir);
	}
	if (rc == 0) {
    6444:	4604      	mov	r4, r0
    6446:	b970      	cbnz	r0, 6466 <sx1509b_init+0xc8>
	uint8_t tx_buf[3] = { reg_addr, value };
    6448:	221f      	movs	r2, #31
		rc = i2c_reg_write_byte_be(
    644a:	6868      	ldr	r0, [r5, #4]
    644c:	8933      	ldrh	r3, [r6, #8]
	uint8_t tx_buf[3] = { reg_addr, value };
    644e:	f88d 2004 	strb.w	r2, [sp, #4]
    6452:	2298      	movs	r2, #152	; 0x98
    6454:	f88d 2005 	strb.w	r2, [sp, #5]
	return i2c_write(dev, tx_buf, 2, dev_addr);
    6458:	a901      	add	r1, sp, #4
    645a:	2202      	movs	r2, #2
	uint8_t tx_buf[3] = { reg_addr, value };
    645c:	f88d 7006 	strb.w	r7, [sp, #6]
	return i2c_write(dev, tx_buf, 2, dev_addr);
    6460:	f7ff ff03 	bl	626a <i2c_write>
    6464:	4604      	mov	r4, r0
	z_impl_k_sem_give(sem);
    6466:	f105 0020 	add.w	r0, r5, #32
    646a:	f7fe fdc7 	bl	4ffc <z_impl_k_sem_give>
	} else {
		LOG_INF("%s init ok", dev->name);
	}
	k_sem_give(&drv_data->lock);
	return rc;
}
    646e:	4620      	mov	r0, r4
    6470:	b002      	add	sp, #8
    6472:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		rc = -EINVAL;
    6476:	f06f 0415 	mvn.w	r4, #21
    647a:	e7f4      	b.n	6466 <sx1509b_init+0xc8>

0000647c <sx1509b_config>:
{
    647c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	const struct sx1509b_config *cfg = dev->config;
    6480:	f8d0 a004 	ldr.w	sl, [r0, #4]
	struct sx1509b_drv_data *drv_data = dev->data;
    6484:	6904      	ldr	r4, [r0, #16]
{
    6486:	460d      	mov	r5, r1
    6488:	4617      	mov	r7, r2
	if (k_is_in_isr()) {
    648a:	f000 fc43 	bl	6d14 <k_is_in_isr>
    648e:	4683      	mov	fp, r0
    6490:	2800      	cmp	r0, #0
    6492:	f040 808c 	bne.w	65ae <sx1509b_config+0x132>
	if ((flags & GPIO_DS_ALT) != 0) {
    6496:	f417 0fa0 	tst.w	r7, #5242880	; 0x500000
    649a:	f040 808b 	bne.w	65b4 <sx1509b_config+0x138>
	k_sem_take(&drv_data->lock, K_FOREVER);
    649e:	f104 0920 	add.w	r9, r4, #32
    64a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    64a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    64aa:	4648      	mov	r0, r9
    64ac:	f7ff fedb 	bl	6266 <k_sem_take.constprop.0.isra.0>
		drv_data->led_drv_enable &= ~BIT(pin);
    64b0:	2601      	movs	r6, #1
	if (drv_data->led_drv_enable & BIT(pin)) {
    64b2:	8b63      	ldrh	r3, [r4, #26]
		drv_data->led_drv_enable &= ~BIT(pin);
    64b4:	40ae      	lsls	r6, r5
    64b6:	b2b6      	uxth	r6, r6
	if (drv_data->led_drv_enable & BIT(pin)) {
    64b8:	fa23 f505 	lsr.w	r5, r3, r5
		drv_data->led_drv_enable &= ~BIT(pin);
    64bc:	ea6f 0806 	mvn.w	r8, r6
	if (drv_data->led_drv_enable & BIT(pin)) {
    64c0:	07e9      	lsls	r1, r5, #31
		drv_data->led_drv_enable &= ~BIT(pin);
    64c2:	fa1f f888 	uxth.w	r8, r8
	if (drv_data->led_drv_enable & BIT(pin)) {
    64c6:	d44f      	bmi.n	6568 <sx1509b_config+0xec>
	pins->open_drain &= ~BIT(pin);
    64c8:	8a63      	ldrh	r3, [r4, #18]
    64ca:	ea03 0208 	and.w	r2, r3, r8
    64ce:	8262      	strh	r2, [r4, #18]
	if ((flags & GPIO_SINGLE_ENDED) != 0) {
    64d0:	07ba      	lsls	r2, r7, #30
    64d2:	d45c      	bmi.n	658e <sx1509b_config+0x112>
		pins->pull_up |= BIT(pin);
    64d4:	89e3      	ldrh	r3, [r4, #14]
	if ((flags & GPIO_PULL_UP) != 0) {
    64d6:	06f8      	lsls	r0, r7, #27
		pins->pull_up |= BIT(pin);
    64d8:	bf4c      	ite	mi
    64da:	4333      	orrmi	r3, r6
		pins->pull_up &= ~BIT(pin);
    64dc:	ea08 0303 	andpl.w	r3, r8, r3
    64e0:	81e3      	strh	r3, [r4, #14]
		pins->pull_down |= BIT(pin);
    64e2:	8a23      	ldrh	r3, [r4, #16]
	if ((flags & GPIO_PULL_DOWN) != 0) {
    64e4:	06b9      	lsls	r1, r7, #26
		pins->pull_down |= BIT(pin);
    64e6:	bf4c      	ite	mi
    64e8:	4333      	orrmi	r3, r6
		pins->pull_down &= ~BIT(pin);
    64ea:	ea08 0303 	andpl.w	r3, r8, r3
    64ee:	8223      	strh	r3, [r4, #16]
		pins->input_disable &= ~BIT(pin);
    64f0:	8923      	ldrh	r3, [r4, #8]
	if ((flags & GPIO_INPUT) != 0) {
    64f2:	05fa      	lsls	r2, r7, #23
		pins->input_disable &= ~BIT(pin);
    64f4:	bf4c      	ite	mi
    64f6:	ea08 0303 	andmi.w	r3, r8, r3
		pins->input_disable |= BIT(pin);
    64fa:	4333      	orrpl	r3, r6
	if ((flags & GPIO_OUTPUT) != 0) {
    64fc:	05bd      	lsls	r5, r7, #22
    64fe:	8123      	strh	r3, [r4, #8]
		pins->dir &= ~BIT(pin);
    6500:	8ae3      	ldrh	r3, [r4, #22]
	if ((flags & GPIO_OUTPUT) != 0) {
    6502:	d54e      	bpl.n	65a2 <sx1509b_config+0x126>
		pins->dir &= ~BIT(pin);
    6504:	ea08 0303 	and.w	r3, r8, r3
		if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
    6508:	0578      	lsls	r0, r7, #21
		pins->dir &= ~BIT(pin);
    650a:	82e3      	strh	r3, [r4, #22]
		if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
    650c:	d544      	bpl.n	6598 <sx1509b_config+0x11c>
			pins->data &= ~BIT(pin);
    650e:	8b23      	ldrh	r3, [r4, #24]
    6510:	ea08 0303 	and.w	r3, r8, r3
			pins->data |= BIT(pin);
    6514:	8323      	strh	r3, [r4, #24]
			data_first = true;
    6516:	f04f 0b01 	mov.w	fp, #1
		debounce->debounce_enable |= BIT(pin);
    651a:	f8b4 301d 	ldrh.w	r3, [r4, #29]
	if ((flags & GPIO_INT_DEBOUNCE) != 0) {
    651e:	033a      	lsls	r2, r7, #12
		debounce->debounce_enable |= BIT(pin);
    6520:	bf4c      	ite	mi
    6522:	431e      	orrmi	r6, r3
		debounce->debounce_enable &= ~BIT(pin);
    6524:	ea08 0603 	andpl.w	r6, r8, r3
    6528:	f8a4 601d 	strh.w	r6, [r4, #29]
	rc = write_pin_state(cfg, drv_data, pins, data_first);
    652c:	465b      	mov	r3, fp
    652e:	f104 0208 	add.w	r2, r4, #8
    6532:	4621      	mov	r1, r4
    6534:	4650      	mov	r0, sl
    6536:	f7ff fef3 	bl	6320 <write_pin_state>
	if (rc == 0) {
    653a:	4605      	mov	r5, r0
    653c:	bb00      	cbnz	r0, 6580 <sx1509b_config+0x104>
		debounce_buf.reg = SX1509B_REG_DEBOUNCE_CONFIG;
    653e:	2322      	movs	r3, #34	; 0x22
    6540:	f88d 3004 	strb.w	r3, [sp, #4]
			= debounce->debounce_config;
    6544:	7f23      	ldrb	r3, [r4, #28]
    6546:	f88d 3005 	strb.w	r3, [sp, #5]
			= sys_cpu_to_be16(debounce->debounce_enable);
    654a:	f8b4 301d 	ldrh.w	r3, [r4, #29]
		rc = i2c_write(drv_data->i2c_master,
    654e:	6860      	ldr	r0, [r4, #4]
			= sys_cpu_to_be16(debounce->debounce_enable);
    6550:	ba5b      	rev16	r3, r3
		rc = i2c_write(drv_data->i2c_master,
    6552:	2204      	movs	r2, #4
			= sys_cpu_to_be16(debounce->debounce_enable);
    6554:	f8ad 3006 	strh.w	r3, [sp, #6]
		rc = i2c_write(drv_data->i2c_master,
    6558:	eb0d 0102 	add.w	r1, sp, r2
    655c:	f8ba 3008 	ldrh.w	r3, [sl, #8]
    6560:	f7ff fe83 	bl	626a <i2c_write>
    6564:	4605      	mov	r5, r0
    6566:	e00b      	b.n	6580 <sx1509b_config+0x104>
		drv_data->led_drv_enable &= ~BIT(pin);
    6568:	ea03 0308 	and.w	r3, r3, r8
		rc = i2c_reg_write_word_be(drv_data->i2c_master,
    656c:	f8ba 1008 	ldrh.w	r1, [sl, #8]
    6570:	6860      	ldr	r0, [r4, #4]
		drv_data->led_drv_enable &= ~BIT(pin);
    6572:	8363      	strh	r3, [r4, #26]
		rc = i2c_reg_write_word_be(drv_data->i2c_master,
    6574:	2220      	movs	r2, #32
    6576:	f7ff fe85 	bl	6284 <i2c_reg_write_word_be>
		if (rc) {
    657a:	4605      	mov	r5, r0
    657c:	2800      	cmp	r0, #0
    657e:	d0a3      	beq.n	64c8 <sx1509b_config+0x4c>
    6580:	4648      	mov	r0, r9
    6582:	f7fe fd3b 	bl	4ffc <z_impl_k_sem_give>
}
    6586:	4628      	mov	r0, r5
    6588:	b003      	add	sp, #12
    658a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if ((flags & GPIO_LINE_OPEN_DRAIN) != 0) {
    658e:	077d      	lsls	r5, r7, #29
    6590:	d50a      	bpl.n	65a8 <sx1509b_config+0x12c>
			pins->open_drain |= BIT(pin);
    6592:	4333      	orrs	r3, r6
    6594:	8263      	strh	r3, [r4, #18]
    6596:	e79d      	b.n	64d4 <sx1509b_config+0x58>
		} else if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0) {
    6598:	0539      	lsls	r1, r7, #20
    659a:	d5be      	bpl.n	651a <sx1509b_config+0x9e>
			pins->data |= BIT(pin);
    659c:	8b23      	ldrh	r3, [r4, #24]
    659e:	4333      	orrs	r3, r6
    65a0:	e7b8      	b.n	6514 <sx1509b_config+0x98>
		pins->dir |= BIT(pin);
    65a2:	4333      	orrs	r3, r6
    65a4:	82e3      	strh	r3, [r4, #22]
    65a6:	e7b8      	b.n	651a <sx1509b_config+0x9e>
			rc = -ENOTSUP;
    65a8:	f06f 0585 	mvn.w	r5, #133	; 0x85
    65ac:	e7e8      	b.n	6580 <sx1509b_config+0x104>
		return -EWOULDBLOCK;
    65ae:	f06f 050a 	mvn.w	r5, #10
    65b2:	e7e8      	b.n	6586 <sx1509b_config+0x10a>
		return -ENOTSUP;
    65b4:	f06f 0585 	mvn.w	r5, #133	; 0x85
    65b8:	e7e5      	b.n	6586 <sx1509b_config+0x10a>

000065ba <port_get>:
{
    65ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    65be:	b088      	sub	sp, #32
	const struct sx1509b_config *cfg = dev->config;
    65c0:	f8d0 8004 	ldr.w	r8, [r0, #4]
	struct sx1509b_drv_data *drv_data = dev->data;
    65c4:	6907      	ldr	r7, [r0, #16]
{
    65c6:	460d      	mov	r5, r1
	if (k_is_in_isr()) {
    65c8:	f000 fba4 	bl	6d14 <k_is_in_isr>
    65cc:	4604      	mov	r4, r0
    65ce:	bb78      	cbnz	r0, 6630 <port_get+0x76>
	k_sem_take(&drv_data->lock, K_FOREVER);
    65d0:	f107 0620 	add.w	r6, r7, #32
    65d4:	4630      	mov	r0, r6
    65d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    65da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    65de:	f7ff fe42 	bl	6266 <k_sem_take.constprop.0.isra.0>
	msg[0].buf = (uint8_t *)write_buf;
    65e2:	f10d 0205 	add.w	r2, sp, #5
    65e6:	9202      	str	r2, [sp, #8]
	msg[0].len = num_write;
    65e8:	2201      	movs	r2, #1
	rc = i2c_write_read(drv_data->i2c_master, cfg->i2c_slave_addr,
    65ea:	6878      	ldr	r0, [r7, #4]
    65ec:	9203      	str	r2, [sp, #12]
	uint8_t cmd = SX1509B_REG_DATA;
    65ee:	2310      	movs	r3, #16
	msg[1].buf = (uint8_t *)read_buf;
    65f0:	f10d 0206 	add.w	r2, sp, #6
    65f4:	f88d 3005 	strb.w	r3, [sp, #5]
	msg[1].flags = I2C_MSG_RESTART | I2C_MSG_READ | I2C_MSG_STOP;
    65f8:	2107      	movs	r1, #7
	rc = i2c_write_read(drv_data->i2c_master, cfg->i2c_slave_addr,
    65fa:	f8b8 3008 	ldrh.w	r3, [r8, #8]
	msg[1].buf = (uint8_t *)read_buf;
    65fe:	9205      	str	r2, [sp, #20]
	msg[1].len = num_read;
    6600:	2202      	movs	r2, #2
	msg[0].flags = I2C_MSG_WRITE;
    6602:	f88d 4010 	strb.w	r4, [sp, #16]
	msg[1].len = num_read;
    6606:	9206      	str	r2, [sp, #24]
	msg[1].flags = I2C_MSG_RESTART | I2C_MSG_READ | I2C_MSG_STOP;
    6608:	f88d 101c 	strb.w	r1, [sp, #28]
	int res =  api->transfer(dev, msgs, num_msgs, addr);
    660c:	6881      	ldr	r1, [r0, #8]
    660e:	688c      	ldr	r4, [r1, #8]
    6610:	a902      	add	r1, sp, #8
    6612:	47a0      	blx	r4
	if (rc != 0) {
    6614:	4604      	mov	r4, r0
    6616:	b920      	cbnz	r0, 6622 <port_get+0x68>
	*value = sys_be16_to_cpu(pin_data);
    6618:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    661c:	ba5b      	rev16	r3, r3
    661e:	b29b      	uxth	r3, r3
    6620:	602b      	str	r3, [r5, #0]
    6622:	4630      	mov	r0, r6
    6624:	f7fe fcea 	bl	4ffc <z_impl_k_sem_give>
}
    6628:	4620      	mov	r0, r4
    662a:	b008      	add	sp, #32
    662c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -EWOULDBLOCK;
    6630:	f06f 040a 	mvn.w	r4, #10
    6634:	e7f8      	b.n	6628 <port_get+0x6e>

00006636 <i2c_nrfx_twim_configure>:
{
    6636:	b538      	push	{r3, r4, r5, lr}
	if (I2C_ADDR_10_BITS & i2c_config) {
    6638:	07cb      	lsls	r3, r1, #31
{
    663a:	4604      	mov	r4, r0
	if (I2C_ADDR_10_BITS & i2c_config) {
    663c:	d41d      	bmi.n	667a <i2c_nrfx_twim_configure+0x44>
	switch (I2C_SPEED_GET(i2c_config)) {
    663e:	f3c1 0142 	ubfx	r1, r1, #1, #3
    6642:	2901      	cmp	r1, #1
    6644:	d016      	beq.n	6674 <i2c_nrfx_twim_configure+0x3e>
    6646:	2902      	cmp	r1, #2
    6648:	d117      	bne.n	667a <i2c_nrfx_twim_configure+0x44>
    664a:	f04f 63c8 	mov.w	r3, #104857600	; 0x6400000
	struct i2c_nrfx_twim_data *dev_data = dev->data;
    664e:	6925      	ldr	r5, [r4, #16]
	if (frequency != dev_data->twim_config.frequency) {
    6650:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    6652:	4293      	cmp	r3, r2
    6654:	d014      	beq.n	6680 <i2c_nrfx_twim_configure+0x4a>
		dev_data->twim_config.frequency = frequency;
    6656:	62ab      	str	r3, [r5, #40]	; 0x28
	if (dev_data->twim_initialized) {
    6658:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
    665c:	b12b      	cbz	r3, 666a <i2c_nrfx_twim_configure+0x34>
		nrfx_twim_uninit(&dev_config->twim);
    665e:	6860      	ldr	r0, [r4, #4]
    6660:	f7fe f876 	bl	4750 <nrfx_twim_uninit>
		dev_data->twim_initialized = false;
    6664:	2300      	movs	r3, #0
    6666:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
		return init_twim(dev);
    666a:	4620      	mov	r0, r4
}
    666c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		return init_twim(dev);
    6670:	f7fc bb96 	b.w	2da0 <init_twim>
		frequency = NRF_TWIM_FREQ_100K;
    6674:	f04f 73cc 	mov.w	r3, #26738688	; 0x1980000
    6678:	e7e9      	b.n	664e <i2c_nrfx_twim_configure+0x18>
	switch (I2C_SPEED_GET(i2c_config)) {
    667a:	f06f 0015 	mvn.w	r0, #21
}
    667e:	bd38      	pop	{r3, r4, r5, pc}
	return 0;
    6680:	2000      	movs	r0, #0
    6682:	e7fc      	b.n	667e <i2c_nrfx_twim_configure+0x48>

00006684 <twim_0_init>:
		      POST_KERNEL,					       \
		      CONFIG_I2C_INIT_PRIORITY,				       \
		      &i2c_nrfx_twim_driver_api)

#ifdef CONFIG_I2C_0_NRF_TWIM
I2C_NRFX_TWIM_DEVICE(0);
    6684:	b510      	push	{r4, lr}
    6686:	2200      	movs	r2, #0
    6688:	4604      	mov	r4, r0
    668a:	2101      	movs	r1, #1
    668c:	2003      	movs	r0, #3
    668e:	f7fb fd0b 	bl	20a8 <z_arm_irq_priority_set>
    6692:	4620      	mov	r0, r4
    6694:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    6698:	f7fc bb82 	b.w	2da0 <init_twim>

0000669c <twim_1_init>:
#endif

#ifdef CONFIG_I2C_1_NRF_TWIM
I2C_NRFX_TWIM_DEVICE(1);
    669c:	b510      	push	{r4, lr}
    669e:	2200      	movs	r2, #0
    66a0:	4604      	mov	r4, r0
    66a2:	2101      	movs	r1, #1
    66a4:	2004      	movs	r0, #4
    66a6:	f7fb fcff 	bl	20a8 <z_arm_irq_priority_set>
    66aa:	4620      	mov	r0, r4
    66ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    66b0:	f7fc bb76 	b.w	2da0 <init_twim>

000066b4 <lis2dh_fetch_xyz.constprop.0>:
static int lis2dh_fetch_xyz(const struct device *dev,
    66b4:	b538      	push	{r3, r4, r5, lr}
	struct lis2dh_data *lis2dh = dev->data;
    66b6:	6904      	ldr	r4, [r0, #16]
	status = lis2dh->hw_tf->read_data(dev, LIS2DH_REG_STATUS,
    66b8:	6863      	ldr	r3, [r4, #4]
    66ba:	f104 0208 	add.w	r2, r4, #8
    66be:	681d      	ldr	r5, [r3, #0]
    66c0:	2127      	movs	r1, #39	; 0x27
    66c2:	2307      	movs	r3, #7
    66c4:	47a8      	blx	r5
	if (status < 0) {
    66c6:	2800      	cmp	r0, #0
    66c8:	db04      	blt.n	66d4 <lis2dh_fetch_xyz.constprop.0+0x20>
	if (lis2dh->sample.status & LIS2DH_STATUS_DRDY_MASK) {
    66ca:	7a23      	ldrb	r3, [r4, #8]
		status = 0;
    66cc:	f013 0f0f 	tst.w	r3, #15
    66d0:	bf18      	it	ne
    66d2:	2000      	movne	r0, #0
}
    66d4:	bd38      	pop	{r3, r4, r5, pc}

000066d6 <lis2dh_sample_fetch>:
	if (chan == SENSOR_CHAN_ALL) {
    66d6:	2939      	cmp	r1, #57	; 0x39
    66d8:	d101      	bne.n	66de <lis2dh_sample_fetch+0x8>
		status = lis2dh_fetch_xyz(dev, chan);
    66da:	f7ff bfeb 	b.w	66b4 <lis2dh_fetch_xyz.constprop.0>
	} else if (chan == SENSOR_CHAN_ACCEL_XYZ) {
    66de:	2903      	cmp	r1, #3
    66e0:	d0fb      	beq.n	66da <lis2dh_sample_fetch+0x4>
		status = lis2dh_sample_fetch_temp(dev);
    66e2:	290c      	cmp	r1, #12
}
    66e4:	bf14      	ite	ne
    66e6:	f06f 003c 	mvnne.w	r0, #60	; 0x3c
    66ea:	f06f 0085 	mvneq.w	r0, #133	; 0x85
    66ee:	4770      	bx	lr

000066f0 <i2c_transfer>:

extern int z_impl_i2c_transfer(const struct device * dev, struct i2c_msg * msgs, uint8_t num_msgs, uint16_t addr);

__pinned_func
static inline int i2c_transfer(const struct device * dev, struct i2c_msg * msgs, uint8_t num_msgs, uint16_t addr)
{
    66f0:	b410      	push	{r4}
    66f2:	6884      	ldr	r4, [r0, #8]
    66f4:	68a4      	ldr	r4, [r4, #8]
    66f6:	46a4      	mov	ip, r4
		return (int) arch_syscall_invoke4(*(uintptr_t *)&dev, *(uintptr_t *)&msgs, *(uintptr_t *)&num_msgs, *(uintptr_t *)&addr, K_SYSCALL_I2C_TRANSFER);
	}
#endif
	compiler_barrier();
	return z_impl_i2c_transfer(dev, msgs, num_msgs, addr);
}
    66f8:	bc10      	pop	{r4}
    66fa:	4760      	bx	ip

000066fc <lis2dh_i2c_write_data>:
{
    66fc:	b530      	push	{r4, r5, lr}
    66fe:	461d      	mov	r5, r3
    6700:	b089      	sub	sp, #36	; 0x24
	return i2c_burst_write(data->bus, cfg->bus_cfg.i2c_slv_addr,
    6702:	6903      	ldr	r3, [r0, #16]
{
    6704:	4604      	mov	r4, r0
	return i2c_burst_write(data->bus, cfg->bus_cfg.i2c_slv_addr,
    6706:	f061 017f 	orn	r1, r1, #127	; 0x7f
    670a:	6818      	ldr	r0, [r3, #0]
    670c:	f88d 1007 	strb.w	r1, [sp, #7]
	msg[0].buf = &start_addr;
    6710:	f10d 0107 	add.w	r1, sp, #7
    6714:	6863      	ldr	r3, [r4, #4]
    6716:	9102      	str	r1, [sp, #8]
	msg[0].len = 1U;
    6718:	2101      	movs	r1, #1
    671a:	9103      	str	r1, [sp, #12]
	msg[0].flags = I2C_MSG_WRITE;
    671c:	2100      	movs	r1, #0
    671e:	891b      	ldrh	r3, [r3, #8]
    6720:	f88d 1010 	strb.w	r1, [sp, #16]
    6724:	e9cd 2505 	strd	r2, r5, [sp, #20]
	return i2c_transfer(dev, msg, 2, dev_addr);
    6728:	a902      	add	r1, sp, #8
	msg[1].flags = I2C_MSG_WRITE | I2C_MSG_STOP;
    672a:	2202      	movs	r2, #2
    672c:	f88d 201c 	strb.w	r2, [sp, #28]
	return i2c_transfer(dev, msg, 2, dev_addr);
    6730:	f7ff ffde 	bl	66f0 <i2c_transfer>
}
    6734:	b009      	add	sp, #36	; 0x24
    6736:	bd30      	pop	{r4, r5, pc}

00006738 <lis2dh_i2c_read_data>:
{
    6738:	b530      	push	{r4, r5, lr}
    673a:	4604      	mov	r4, r0
    673c:	b089      	sub	sp, #36	; 0x24
    673e:	461d      	mov	r5, r3
	return i2c_burst_read(data->bus, cfg->bus_cfg.i2c_slv_addr,
    6740:	6903      	ldr	r3, [r0, #16]
    6742:	f061 017f 	orn	r1, r1, #127	; 0x7f
    6746:	6818      	ldr	r0, [r3, #0]
    6748:	6863      	ldr	r3, [r4, #4]
    674a:	f88d 1007 	strb.w	r1, [sp, #7]
	msg[0].buf = (uint8_t *)write_buf;
    674e:	f10d 0107 	add.w	r1, sp, #7
    6752:	9102      	str	r1, [sp, #8]
	msg[0].len = num_write;
    6754:	2101      	movs	r1, #1
    6756:	891b      	ldrh	r3, [r3, #8]
    6758:	9103      	str	r1, [sp, #12]
    675a:	e9cd 2505 	strd	r2, r5, [sp, #20]
	msg[0].flags = I2C_MSG_WRITE;
    675e:	2100      	movs	r1, #0
	msg[1].flags = I2C_MSG_RESTART | I2C_MSG_READ | I2C_MSG_STOP;
    6760:	2207      	movs	r2, #7
	msg[0].flags = I2C_MSG_WRITE;
    6762:	f88d 1010 	strb.w	r1, [sp, #16]
	msg[1].flags = I2C_MSG_RESTART | I2C_MSG_READ | I2C_MSG_STOP;
    6766:	f88d 201c 	strb.w	r2, [sp, #28]
	return i2c_transfer(dev, msg, 2, addr);
    676a:	a902      	add	r1, sp, #8
    676c:	2202      	movs	r2, #2
    676e:	f7ff ffbf 	bl	66f0 <i2c_transfer>
}
    6772:	b009      	add	sp, #36	; 0x24
    6774:	bd30      	pop	{r4, r5, pc}

00006776 <lis2dh_i2c_write_reg>:
{
    6776:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    6778:	4603      	mov	r3, r0
	return i2c_reg_write_byte(data->bus,
    677a:	6900      	ldr	r0, [r0, #16]
    677c:	685b      	ldr	r3, [r3, #4]
    677e:	6800      	ldr	r0, [r0, #0]
	uint8_t tx_buf[2] = {reg_addr, value};
    6780:	f88d 2001 	strb.w	r2, [sp, #1]
	msg.len = num_bytes;
    6784:	2202      	movs	r2, #2
    6786:	891b      	ldrh	r3, [r3, #8]
	uint8_t tx_buf[2] = {reg_addr, value};
    6788:	f88d 1000 	strb.w	r1, [sp]
	msg.len = num_bytes;
    678c:	9202      	str	r2, [sp, #8]
	msg.flags = I2C_MSG_WRITE | I2C_MSG_STOP;
    678e:	f88d 200c 	strb.w	r2, [sp, #12]
	return i2c_transfer(dev, &msg, 1, addr);
    6792:	a901      	add	r1, sp, #4
    6794:	2201      	movs	r2, #1
	msg.buf = (uint8_t *)buf;
    6796:	f8cd d004 	str.w	sp, [sp, #4]
	return i2c_transfer(dev, &msg, 1, addr);
    679a:	f7ff ffa9 	bl	66f0 <i2c_transfer>
}
    679e:	b005      	add	sp, #20
    67a0:	f85d fb04 	ldr.w	pc, [sp], #4

000067a4 <lis2dh_i2c_read_reg>:
{
    67a4:	b510      	push	{r4, lr}
    67a6:	4603      	mov	r3, r0
    67a8:	b088      	sub	sp, #32
	return i2c_reg_read_byte(data->bus,
    67aa:	6900      	ldr	r0, [r0, #16]
    67ac:	685b      	ldr	r3, [r3, #4]
    67ae:	6800      	ldr	r0, [r0, #0]
    67b0:	f88d 1007 	strb.w	r1, [sp, #7]
	msg[0].buf = (uint8_t *)write_buf;
    67b4:	f10d 0107 	add.w	r1, sp, #7
    67b8:	9102      	str	r1, [sp, #8]
	msg[0].len = num_write;
    67ba:	2101      	movs	r1, #1
    67bc:	891b      	ldrh	r3, [r3, #8]
    67be:	9103      	str	r1, [sp, #12]
	msg[1].len = num_read;
    67c0:	e9cd 2105 	strd	r2, r1, [sp, #20]
	msg[1].flags = I2C_MSG_RESTART | I2C_MSG_READ | I2C_MSG_STOP;
    67c4:	2207      	movs	r2, #7
    67c6:	f88d 201c 	strb.w	r2, [sp, #28]
	msg[0].flags = I2C_MSG_WRITE;
    67ca:	2400      	movs	r4, #0
	return i2c_transfer(dev, msg, 2, addr);
    67cc:	2202      	movs	r2, #2
    67ce:	a902      	add	r1, sp, #8
	msg[0].flags = I2C_MSG_WRITE;
    67d0:	f88d 4010 	strb.w	r4, [sp, #16]
	return i2c_transfer(dev, msg, 2, addr);
    67d4:	f7ff ff8c 	bl	66f0 <i2c_transfer>
}
    67d8:	b008      	add	sp, #32
    67da:	bd10      	pop	{r4, pc}

000067dc <lis2dh_i2c_update_reg>:
{
    67dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    67e0:	4698      	mov	r8, r3
	return i2c_reg_update_byte(data->bus,
    67e2:	6903      	ldr	r3, [r0, #16]
    67e4:	f8d3 9000 	ldr.w	r9, [r3]
				   cfg->bus_cfg.i2c_slv_addr,
    67e8:	6843      	ldr	r3, [r0, #4]
{
    67ea:	b088      	sub	sp, #32
    67ec:	f893 a008 	ldrb.w	sl, [r3, #8]
    67f0:	f88d 1004 	strb.w	r1, [sp, #4]
	msg[0].flags = I2C_MSG_WRITE;
    67f4:	2300      	movs	r3, #0
	msg[0].len = num_write;
    67f6:	2701      	movs	r7, #1
	msg[0].flags = I2C_MSG_WRITE;
    67f8:	f88d 3010 	strb.w	r3, [sp, #16]
	msg[1].buf = (uint8_t *)read_buf;
    67fc:	f10d 0303 	add.w	r3, sp, #3
	msg[1].len = num_read;
    6800:	e9cd 3705 	strd	r3, r7, [sp, #20]
	msg[1].flags = I2C_MSG_RESTART | I2C_MSG_READ | I2C_MSG_STOP;
    6804:	2307      	movs	r3, #7
    6806:	460e      	mov	r6, r1
    6808:	4614      	mov	r4, r2
	msg[0].buf = (uint8_t *)write_buf;
    680a:	ad01      	add	r5, sp, #4
	msg[1].flags = I2C_MSG_RESTART | I2C_MSG_READ | I2C_MSG_STOP;
    680c:	f88d 301c 	strb.w	r3, [sp, #28]
	return i2c_transfer(dev, msg, 2, addr);
    6810:	2202      	movs	r2, #2
    6812:	4653      	mov	r3, sl
    6814:	a902      	add	r1, sp, #8
    6816:	4648      	mov	r0, r9
	msg[0].buf = (uint8_t *)write_buf;
    6818:	9502      	str	r5, [sp, #8]
	msg[0].len = num_write;
    681a:	9703      	str	r7, [sp, #12]
	return i2c_transfer(dev, msg, 2, addr);
    681c:	f7ff ff68 	bl	66f0 <i2c_transfer>
{
	uint8_t old_value, new_value;
	int rc;

	rc = i2c_reg_read_byte(dev, dev_addr, reg_addr, &old_value);
	if (rc != 0) {
    6820:	b9b8      	cbnz	r0, 6852 <lis2dh_i2c_update_reg+0x76>
		return rc;
	}

	new_value = (old_value & ~mask) | (value & mask);
    6822:	f89d 3003 	ldrb.w	r3, [sp, #3]
    6826:	ea23 0104 	bic.w	r1, r3, r4
    682a:	ea04 0408 	and.w	r4, r4, r8
    682e:	430c      	orrs	r4, r1
	if (new_value == old_value) {
    6830:	42a3      	cmp	r3, r4
    6832:	d00e      	beq.n	6852 <lis2dh_i2c_update_reg+0x76>
	msg.len = num_bytes;
    6834:	2302      	movs	r3, #2
    6836:	9303      	str	r3, [sp, #12]
	msg.flags = I2C_MSG_WRITE | I2C_MSG_STOP;
    6838:	f88d 3010 	strb.w	r3, [sp, #16]
	return i2c_transfer(dev, &msg, 1, addr);
    683c:	463a      	mov	r2, r7
    683e:	4653      	mov	r3, sl
    6840:	a902      	add	r1, sp, #8
    6842:	4648      	mov	r0, r9
	uint8_t tx_buf[2] = {reg_addr, value};
    6844:	f88d 6004 	strb.w	r6, [sp, #4]
    6848:	f88d 4005 	strb.w	r4, [sp, #5]
	msg.buf = (uint8_t *)buf;
    684c:	9502      	str	r5, [sp, #8]
	return i2c_transfer(dev, &msg, 1, addr);
    684e:	f7ff ff4f 	bl	66f0 <i2c_transfer>
}
    6852:	b008      	add	sp, #32
    6854:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00006858 <gpio_pin_set_dt>:
 * @param spec GPIO specification from devicetree
 * @param value Value assigned to the pin.
 * @return a value from gpio_pin_set()
 */
static inline int gpio_pin_set_dt(const struct gpio_dt_spec *spec, int value)
{
    6858:	4603      	mov	r3, r0
    685a:	460a      	mov	r2, r1
	return gpio_pin_set(spec->port, spec->pin, value);
    685c:	6800      	ldr	r0, [r0, #0]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
    685e:	7919      	ldrb	r1, [r3, #4]
    6860:	2301      	movs	r3, #1
    6862:	fa03 f101 	lsl.w	r1, r3, r1
    6866:	6903      	ldr	r3, [r0, #16]
    6868:	681b      	ldr	r3, [r3, #0]
    686a:	4219      	tst	r1, r3
		value = (value != 0) ? 0 : 1;
    686c:	bf18      	it	ne
    686e:	f082 0201 	eorne.w	r2, r2, #1
	if (value != 0)	{
    6872:	b112      	cbz	r2, 687a <gpio_pin_set_dt+0x22>
	return api->port_set_bits_raw(port, pins);
    6874:	6883      	ldr	r3, [r0, #8]
    6876:	68db      	ldr	r3, [r3, #12]
	return api->port_clear_bits_raw(port, pins);
    6878:	4718      	bx	r3
    687a:	6883      	ldr	r3, [r0, #8]
    687c:	691b      	ldr	r3, [r3, #16]
    687e:	e7fb      	b.n	6878 <gpio_pin_set_dt+0x20>

00006880 <disable_sync>:

	return onoff_sync_finalize(&data->srv, key, cli, rc, true);
}

static int disable_sync(const struct device *dev)
{
    6880:	b530      	push	{r4, r5, lr}
	struct driver_data_sync *data = dev->data;
	const struct driver_config *cfg = dev->config;
	k_spinlock_key_t key;
	int rc = onoff_sync_lock(&data->srv, &key);
    6882:	6904      	ldr	r4, [r0, #16]
	const struct driver_config *cfg = dev->config;
    6884:	6845      	ldr	r5, [r0, #4]
{
    6886:	b085      	sub	sp, #20
	int rc = onoff_sync_lock(&data->srv, &key);
    6888:	a903      	add	r1, sp, #12
    688a:	4620      	mov	r0, r4
    688c:	f7ff fad4 	bl	5e38 <onoff_sync_lock>

	if  ((cfg->options & OPTION_ALWAYS_ON) != 0) {
    6890:	7d29      	ldrb	r1, [r5, #20]
    6892:	f011 0101 	ands.w	r1, r1, #1
	int rc = onoff_sync_lock(&data->srv, &key);
    6896:	4603      	mov	r3, r0
	if  ((cfg->options & OPTION_ALWAYS_ON) != 0) {
    6898:	d114      	bne.n	68c4 <disable_sync+0x44>
		rc = 0;
	} else if (rc == 1) {
    689a:	2801      	cmp	r0, #1
    689c:	d10c      	bne.n	68b8 <disable_sync+0x38>
		rc = gpio_pin_set_dt(&cfg->enable, false);
    689e:	f105 000c 	add.w	r0, r5, #12
    68a2:	f7ff ffd9 	bl	6858 <gpio_pin_set_dt>
    68a6:	4603      	mov	r3, r0
	} else if (rc == 0) {
		rc = -EINVAL;
	} /* else rc > 0, leave it on */

	return onoff_sync_finalize(&data->srv, key, NULL, rc, false);
    68a8:	2200      	movs	r2, #0
    68aa:	9903      	ldr	r1, [sp, #12]
    68ac:	9200      	str	r2, [sp, #0]
    68ae:	4620      	mov	r0, r4
    68b0:	f7ff facd 	bl	5e4e <onoff_sync_finalize>
}
    68b4:	b005      	add	sp, #20
    68b6:	bd30      	pop	{r4, r5, pc}
		rc = -EINVAL;
    68b8:	2800      	cmp	r0, #0
    68ba:	bf14      	ite	ne
    68bc:	4603      	movne	r3, r0
    68be:	f06f 0315 	mvneq.w	r3, #21
    68c2:	e7f1      	b.n	68a8 <disable_sync+0x28>
		rc = 0;
    68c4:	2300      	movs	r3, #0
    68c6:	e7ef      	b.n	68a8 <disable_sync+0x28>

000068c8 <enable_sync>:
{
    68c8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	int rc = onoff_sync_lock(&data->srv, &key);
    68ca:	6905      	ldr	r5, [r0, #16]
	const struct driver_config *cfg = dev->config;
    68cc:	6846      	ldr	r6, [r0, #4]
{
    68ce:	460c      	mov	r4, r1
	int rc = onoff_sync_lock(&data->srv, &key);
    68d0:	4628      	mov	r0, r5
    68d2:	a903      	add	r1, sp, #12
    68d4:	f7ff fab0 	bl	5e38 <onoff_sync_lock>
	if ((rc == 0)
    68d8:	4603      	mov	r3, r0
    68da:	b940      	cbnz	r0, 68ee <enable_sync+0x26>
	    && ((cfg->options & OPTION_ALWAYS_ON) == 0)) {
    68dc:	7d32      	ldrb	r2, [r6, #20]
    68de:	07d2      	lsls	r2, r2, #31
    68e0:	d405      	bmi.n	68ee <enable_sync+0x26>
		rc = gpio_pin_set_dt(&cfg->enable, true);
    68e2:	2101      	movs	r1, #1
    68e4:	f106 000c 	add.w	r0, r6, #12
    68e8:	f7ff ffb6 	bl	6858 <gpio_pin_set_dt>
    68ec:	4603      	mov	r3, r0
	return onoff_sync_finalize(&data->srv, key, cli, rc, true);
    68ee:	2201      	movs	r2, #1
    68f0:	9200      	str	r2, [sp, #0]
    68f2:	9903      	ldr	r1, [sp, #12]
    68f4:	4622      	mov	r2, r4
    68f6:	4628      	mov	r0, r5
    68f8:	f7ff faa9 	bl	5e4e <onoff_sync_finalize>
}
    68fc:	b004      	add	sp, #16
    68fe:	bd70      	pop	{r4, r5, r6, pc}

00006900 <disable_onoff>:
	return onoff_release(&data->mgr);
    6900:	6900      	ldr	r0, [r0, #16]
    6902:	3004      	adds	r0, #4
    6904:	f7ff ba73 	b.w	5dee <onoff_release>

00006908 <enable_onoff>:
	return onoff_request(&data->mgr, cli);
    6908:	6900      	ldr	r0, [r0, #16]
    690a:	3004      	adds	r0, #4
    690c:	f7ff ba26 	b.w	5d5c <onoff_request>

00006910 <common_init.isra.0>:
static int common_init(const struct device *dev)
    6910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6912:	4605      	mov	r5, r0
	if (!device_is_ready(cfg->enable.port)) {
    6914:	68c0      	ldr	r0, [r0, #12]
    6916:	f000 f9cc 	bl	6cb2 <z_device_is_ready>
    691a:	b340      	cbz	r0, 696e <common_init.isra.0+0x5e>
	if (on) {
    691c:	7d2c      	ldrb	r4, [r5, #20]
				  spec->dt_flags | extra_flags);
    691e:	7c6b      	ldrb	r3, [r5, #17]
	return gpio_pin_configure(spec->port,
    6920:	68e8      	ldr	r0, [r5, #12]
    6922:	7c29      	ldrb	r1, [r5, #16]
    6924:	f014 0403 	ands.w	r4, r4, #3
		flags = GPIO_OUTPUT_ACTIVE;
    6928:	bf16      	itet	ne
    692a:	f44f 52d0 	movne.w	r2, #6656	; 0x1a00
		flags = GPIO_OUTPUT_INACTIVE;
    692e:	f44f 52b0 	moveq.w	r2, #5632	; 0x1600
		delay_us = cfg->startup_delay_us;
    6932:	686c      	ldrne	r4, [r5, #4]
    6934:	4313      	orrs	r3, r2
	struct gpio_driver_data *data =
    6936:	6907      	ldr	r7, [r0, #16]
	const struct gpio_driver_api *api =
    6938:	f8d0 c008 	ldr.w	ip, [r0, #8]
		data->invert |= (gpio_port_pins_t)BIT(pin);
    693c:	683d      	ldr	r5, [r7, #0]
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
    693e:	07da      	lsls	r2, r3, #31
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
    6940:	bf48      	it	mi
    6942:	f483 6340 	eormi.w	r3, r3, #3072	; 0xc00
		data->invert |= (gpio_port_pins_t)BIT(pin);
    6946:	2601      	movs	r6, #1
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
    6948:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
		data->invert |= (gpio_port_pins_t)BIT(pin);
    694c:	408e      	lsls	r6, r1
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
    694e:	07db      	lsls	r3, r3, #31
		data->invert |= (gpio_port_pins_t)BIT(pin);
    6950:	bf4c      	ite	mi
    6952:	4335      	orrmi	r5, r6
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    6954:	43b5      	bicpl	r5, r6
    6956:	603d      	str	r5, [r7, #0]
	return api->pin_configure(port, pin, flags);
    6958:	f8dc 3000 	ldr.w	r3, [ip]
    695c:	4798      	blx	r3
	if ((rc == 0) && (delay_us > 0)) {
    695e:	4605      	mov	r5, r0
    6960:	b918      	cbnz	r0, 696a <common_init.isra.0+0x5a>
    6962:	b114      	cbz	r4, 696a <common_init.isra.0+0x5a>
	z_impl_k_busy_wait(usec_to_wait);
    6964:	4620      	mov	r0, r4
    6966:	f000 fb29 	bl	6fbc <z_impl_k_busy_wait>
}
    696a:	4628      	mov	r0, r5
    696c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -ENODEV;
    696e:	f06f 0512 	mvn.w	r5, #18
    6972:	e7fa      	b.n	696a <common_init.isra.0+0x5a>

00006974 <regulator_fixed_init_sync>:
};

static int regulator_fixed_init_sync(const struct device *dev)
{
	const struct driver_config *cfg = dev->config;
	int rc = common_init(dev);
    6974:	6840      	ldr	r0, [r0, #4]
    6976:	f7ff bfcb 	b.w	6910 <common_init.isra.0>

0000697a <onoff_worker>:
{
    697a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (data->task == WORK_TASK_ENABLE) {
    697e:	f890 1034 	ldrb.w	r1, [r0, #52]	; 0x34
	const struct driver_config *cfg = data->dev->config;
    6982:	f850 3c20 	ldr.w	r3, [r0, #-32]
	onoff_notify_fn notify = data->notify;
    6986:	6b07      	ldr	r7, [r0, #48]	; 0x30
	const struct driver_config *cfg = data->dev->config;
    6988:	685d      	ldr	r5, [r3, #4]
	if (data->task == WORK_TASK_ENABLE) {
    698a:	2901      	cmp	r1, #1
{
    698c:	4604      	mov	r4, r0
	struct driver_data_onoff *data
    698e:	f1a0 0620 	sub.w	r6, r0, #32
	if (data->task == WORK_TASK_ENABLE) {
    6992:	d10f      	bne.n	69b4 <onoff_worker+0x3a>
		rc = gpio_pin_set_dt(&cfg->enable, true);
    6994:	f105 000c 	add.w	r0, r5, #12
    6998:	f7ff ff5e 	bl	6858 <gpio_pin_set_dt>
		delay_us = cfg->startup_delay_us;
    699c:	686a      	ldr	r2, [r5, #4]
		rc = gpio_pin_set_dt(&cfg->enable, true);
    699e:	4603      	mov	r3, r0
	data->notify = NULL;
    69a0:	2100      	movs	r1, #0
    69a2:	6321      	str	r1, [r4, #48]	; 0x30
	data->task = WORK_TASK_UNDEFINED;
    69a4:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
	finalize_transition(data, notify, delay_us, rc);
    69a8:	4630      	mov	r0, r6
    69aa:	4639      	mov	r1, r7
}
    69ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	finalize_transition(data, notify, delay_us, rc);
    69b0:	f7fc bba8 	b.w	3104 <finalize_transition>
	} else if (data->task == WORK_TASK_DISABLE) {
    69b4:	2902      	cmp	r1, #2
    69b6:	d107      	bne.n	69c8 <onoff_worker+0x4e>
		rc = gpio_pin_set_dt(&cfg->enable, false);
    69b8:	2100      	movs	r1, #0
    69ba:	f105 000c 	add.w	r0, r5, #12
    69be:	f7ff ff4b 	bl	6858 <gpio_pin_set_dt>
		delay_us = cfg->off_on_delay_us;
    69c2:	68aa      	ldr	r2, [r5, #8]
		rc = gpio_pin_set_dt(&cfg->enable, false);
    69c4:	4603      	mov	r3, r0
		delay_us = cfg->off_on_delay_us;
    69c6:	e7eb      	b.n	69a0 <onoff_worker+0x26>
	int rc = 0;
    69c8:	2300      	movs	r3, #0
	uint32_t delay_us = 0;
    69ca:	461a      	mov	r2, r3
    69cc:	e7e8      	b.n	69a0 <onoff_worker+0x26>

000069ce <stop>:
{
    69ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	const struct driver_config *cfg = data->dev->config;
    69d2:	f850 3c04 	ldr.w	r3, [r0, #-4]
{
    69d6:	4604      	mov	r4, r0
	struct driver_data_onoff *data =
    69d8:	1f06      	subs	r6, r0, #4
	const struct driver_config *cfg = data->dev->config;
    69da:	6858      	ldr	r0, [r3, #4]
{
    69dc:	460d      	mov	r5, r1
	if ((cfg->options & OPTION_ALWAYS_ON) != 0) {
    69de:	7d01      	ldrb	r1, [r0, #20]
    69e0:	f011 0101 	ands.w	r1, r1, #1
    69e4:	d113      	bne.n	6a0e <stop+0x40>
	uint32_t delay_us = cfg->off_on_delay_us;
    69e6:	6887      	ldr	r7, [r0, #8]
	rc = gpio_pin_set_dt(&cfg->enable, false);
    69e8:	300c      	adds	r0, #12
    69ea:	f7ff ff35 	bl	6858 <gpio_pin_set_dt>
	if (rc == -EWOULDBLOCK) {
    69ee:	f110 0f0b 	cmn.w	r0, #11
	rc = gpio_pin_set_dt(&cfg->enable, false);
    69f2:	4603      	mov	r3, r0
	if (rc == -EWOULDBLOCK) {
    69f4:	d10d      	bne.n	6a12 <stop+0x44>
		data->task = WORK_TASK_DISABLE;
    69f6:	2302      	movs	r3, #2
    69f8:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
		data->notify = notify;
    69fc:	64e5      	str	r5, [r4, #76]	; 0x4c
		k_work_schedule(&data->dwork, K_NO_WAIT);
    69fe:	f104 001c 	add.w	r0, r4, #28
    6a02:	2200      	movs	r2, #0
}
    6a04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		k_work_schedule(&data->dwork, K_NO_WAIT);
    6a08:	2300      	movs	r3, #0
    6a0a:	f7fe bc87 	b.w	531c <k_work_schedule>
	int rc = 0;
    6a0e:	2300      	movs	r3, #0
		delay_us = 0;
    6a10:	461f      	mov	r7, r3
	finalize_transition(data, notify, delay_us, rc);
    6a12:	463a      	mov	r2, r7
    6a14:	4629      	mov	r1, r5
    6a16:	4630      	mov	r0, r6
}
    6a18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	finalize_transition(data, notify, delay_us, rc);
    6a1c:	f7fc bb72 	b.w	3104 <finalize_transition>

00006a20 <start>:
{
    6a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	const struct driver_config *cfg = data->dev->config;
    6a24:	f850 3c04 	ldr.w	r3, [r0, #-4]
{
    6a28:	4604      	mov	r4, r0
	struct driver_data_onoff *data =
    6a2a:	1f07      	subs	r7, r0, #4
	const struct driver_config *cfg = data->dev->config;
    6a2c:	6858      	ldr	r0, [r3, #4]
	if ((cfg->options & OPTION_ALWAYS_ON) != 0) {
    6a2e:	7d03      	ldrb	r3, [r0, #20]
    6a30:	07db      	lsls	r3, r3, #31
{
    6a32:	460d      	mov	r5, r1
	if ((cfg->options & OPTION_ALWAYS_ON) != 0) {
    6a34:	d414      	bmi.n	6a60 <start+0x40>
	uint32_t delay_us = cfg->startup_delay_us;
    6a36:	6846      	ldr	r6, [r0, #4]
	rc = gpio_pin_set_dt(&cfg->enable, true);
    6a38:	2101      	movs	r1, #1
    6a3a:	300c      	adds	r0, #12
    6a3c:	f7ff ff0c 	bl	6858 <gpio_pin_set_dt>
	if (rc == -EWOULDBLOCK) {
    6a40:	f110 0f0b 	cmn.w	r0, #11
	rc = gpio_pin_set_dt(&cfg->enable, true);
    6a44:	4603      	mov	r3, r0
	if (rc == -EWOULDBLOCK) {
    6a46:	d10d      	bne.n	6a64 <start+0x44>
		data->task = WORK_TASK_ENABLE;
    6a48:	2301      	movs	r3, #1
    6a4a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
		data->notify = notify;
    6a4e:	64e5      	str	r5, [r4, #76]	; 0x4c
		k_work_schedule(&data->dwork, K_NO_WAIT);
    6a50:	f104 001c 	add.w	r0, r4, #28
    6a54:	2200      	movs	r2, #0
}
    6a56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		k_work_schedule(&data->dwork, K_NO_WAIT);
    6a5a:	2300      	movs	r3, #0
    6a5c:	f7fe bc5e 	b.w	531c <k_work_schedule>
	int rc = 0;
    6a60:	2300      	movs	r3, #0
		delay_us = 0;
    6a62:	461e      	mov	r6, r3
	finalize_transition(data, notify, delay_us, rc);
    6a64:	4632      	mov	r2, r6
    6a66:	4629      	mov	r1, r5
    6a68:	4638      	mov	r0, r7
}
    6a6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	finalize_transition(data, notify, delay_us, rc);
    6a6e:	f7fc bb49 	b.w	3104 <finalize_transition>

00006a72 <uarte_nrfx_config_get>:
	*cfg = data->uart_config;
    6a72:	6902      	ldr	r2, [r0, #16]
{
    6a74:	460b      	mov	r3, r1
	*cfg = data->uart_config;
    6a76:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    6a7a:	e883 0003 	stmia.w	r3, {r0, r1}
}
    6a7e:	2000      	movs	r0, #0
    6a80:	4770      	bx	lr

00006a82 <uarte_nrfx_err_check>:
	return config->uarte_regs;
    6a82:	6843      	ldr	r3, [r0, #4]
    6a84:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    6a86:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    6a8a:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    6a8e:	4770      	bx	lr

00006a90 <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    6a90:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = dev->data;
    6a92:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    6a94:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6a96:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    6a9a:	b148      	cbz	r0, 6ab0 <uarte_nrfx_poll_in+0x20>
	*c = data->rx_data;
    6a9c:	7c52      	ldrb	r2, [r2, #17]
    6a9e:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6aa0:	2000      	movs	r0, #0
    6aa2:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    6aa6:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6aaa:	2201      	movs	r2, #1
    6aac:	601a      	str	r2, [r3, #0]
	return 0;
    6aae:	4770      	bx	lr
		return -1;
    6ab0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    6ab4:	4770      	bx	lr

00006ab6 <is_tx_ready.isra.0>:
	return config->uarte_regs;
    6ab6:	6802      	ldr	r2, [r0, #0]
static bool is_tx_ready(const struct device *dev)
    6ab8:	4603      	mov	r3, r0
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6aba:	f8d2 0158 	ldr.w	r0, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    6abe:	b940      	cbnz	r0, 6ad2 <is_tx_ready.isra.0+0x1c>
	bool ppi_endtx = config->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    6ac0:	685b      	ldr	r3, [r3, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    6ac2:	079b      	lsls	r3, r3, #30
    6ac4:	d406      	bmi.n	6ad4 <is_tx_ready.isra.0+0x1e>
    6ac6:	f8d2 0120 	ldr.w	r0, [r2, #288]	; 0x120
    6aca:	3800      	subs	r0, #0
    6acc:	bf18      	it	ne
    6ace:	2001      	movne	r0, #1
    6ad0:	4770      	bx	lr
    6ad2:	2001      	movs	r0, #1
}
    6ad4:	4770      	bx	lr

00006ad6 <uarte_nrfx_isr_int>:
	const struct uarte_nrfx_config *config = dev->config;
    6ad6:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    6ad8:	6813      	ldr	r3, [r2, #0]
    return p_reg->INTENSET & mask;
    6ada:	f8d3 1304 	ldr.w	r1, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    6ade:	05c9      	lsls	r1, r1, #23
    6ae0:	d518      	bpl.n	6b14 <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6ae2:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    6ae6:	b1a9      	cbz	r1, 6b14 <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
    6ae8:	f04f 0020 	mov.w	r0, #32
    6aec:	f3ef 8111 	mrs	r1, BASEPRI
    6af0:	f380 8812 	msr	BASEPRI_MAX, r0
    6af4:	f3bf 8f6f 	isb	sy
    6af8:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    6afc:	b130      	cbz	r0, 6b0c <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6afe:	2000      	movs	r0, #0
    6b00:	f8c3 0120 	str.w	r0, [r3, #288]	; 0x120
    6b04:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6b08:	2001      	movs	r0, #1
    6b0a:	60d8      	str	r0, [r3, #12]
	__asm__ volatile(
    6b0c:	f381 8811 	msr	BASEPRI, r1
    6b10:	f3bf 8f6f 	isb	sy
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    6b14:	6852      	ldr	r2, [r2, #4]
    6b16:	06d2      	lsls	r2, r2, #27
    6b18:	d515      	bpl.n	6b46 <uarte_nrfx_isr_int+0x70>
	__asm__ volatile(
    6b1a:	f04f 0120 	mov.w	r1, #32
    6b1e:	f3ef 8211 	mrs	r2, BASEPRI
    6b22:	f381 8812 	msr	BASEPRI_MAX, r1
    6b26:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6b2a:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    6b2e:	b111      	cbz	r1, 6b36 <uarte_nrfx_isr_int+0x60>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    6b30:	2100      	movs	r1, #0
    6b32:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    6b36:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    6b3a:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
    6b3e:	f382 8811 	msr	BASEPRI, r2
    6b42:	f3bf 8f6f 	isb	sy
}
    6b46:	4770      	bx	lr

00006b48 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    6b48:	4770      	bx	lr

00006b4a <nrf52_errata_108>:
            if (*(uint32_t *)0x10000130ul == 0xFFFFFFFF)
    6b4a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    6b4e:	f8d3 0130 	ldr.w	r0, [r3, #304]	; 0x130
    6b52:	1c42      	adds	r2, r0, #1
                var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    6b54:	bf04      	itt	eq
    6b56:	f04f 4370 	moveq.w	r3, #4026531840	; 0xf0000000
    6b5a:	f893 0fe0 	ldrbeq.w	r0, [r3, #4064]	; 0xfe0
}
    6b5e:	1f83      	subs	r3, r0, #6
    6b60:	4258      	negs	r0, r3
    6b62:	4158      	adcs	r0, r3
    6b64:	4770      	bx	lr

00006b66 <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    6b66:	4700      	bx	r0

00006b68 <nrfx_busy_wait>:
    6b68:	f000 ba28 	b.w	6fbc <z_impl_k_busy_wait>

00006b6c <nrfx_clock_enable>:
{
    6b6c:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    6b6e:	2000      	movs	r0, #0
    6b70:	f7fb fa8c 	bl	208c <arch_irq_is_enabled>
    6b74:	b918      	cbnz	r0, 6b7e <nrfx_clock_enable+0x12>
}
    6b76:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    6b7a:	f7fb ba63 	b.w	2044 <arch_irq_enable>
    6b7e:	bd08      	pop	{r3, pc}

00006b80 <nrf_gpio_cfg_sense_set>:
    *p_pin = pin_number & 0x1F;
    6b80:	f000 001f 	and.w	r0, r0, #31
    6b84:	0080      	lsls	r0, r0, #2
    6b86:	f100 40a0 	add.w	r0, r0, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    6b8a:	f8d0 3700 	ldr.w	r3, [r0, #1792]	; 0x700
    cnf &= ~to_update;
    6b8e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    6b92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    6b96:	f8c0 3700 	str.w	r3, [r0, #1792]	; 0x700
}
    6b9a:	4770      	bx	lr

00006b9c <xfer_completeness_check>:
    switch (p_cb->xfer_desc.type)
    6b9c:	7b0a      	ldrb	r2, [r1, #12]
{
    6b9e:	4603      	mov	r3, r0
    switch (p_cb->xfer_desc.type)
    6ba0:	2a03      	cmp	r2, #3
    6ba2:	d829      	bhi.n	6bf8 <xfer_completeness_check+0x5c>
    6ba4:	e8df f002 	tbb	[pc, r2]
    6ba8:	02192521 	.word	0x02192521
            if (((p_cb->int_mask & NRF_TWIM_INT_SUSPENDED_MASK) &&
    6bac:	688a      	ldr	r2, [r1, #8]
    6bae:	0350      	lsls	r0, r2, #13
    6bb0:	d504      	bpl.n	6bbc <xfer_completeness_check+0x20>
    return p_reg->TXD.AMOUNT;
    6bb2:	f8d3 254c 	ldr.w	r2, [r3, #1356]	; 0x54c
    6bb6:	6908      	ldr	r0, [r1, #16]
    6bb8:	4290      	cmp	r0, r2
    6bba:	d107      	bne.n	6bcc <xfer_completeness_check+0x30>
                (!(p_cb->int_mask & NRF_TWIM_INT_SUSPENDED_MASK) &&
    6bbc:	688a      	ldr	r2, [r1, #8]
                 (nrf_twim_txd_amount_get(p_twim) != p_cb->xfer_desc.primary_length)) ||
    6bbe:	0352      	lsls	r2, r2, #13
    6bc0:	d41a      	bmi.n	6bf8 <xfer_completeness_check+0x5c>
    6bc2:	f8d3 254c 	ldr.w	r2, [r3, #1356]	; 0x54c
            if ((nrf_twim_txd_amount_get(p_twim) != p_cb->xfer_desc.primary_length) ||
    6bc6:	6949      	ldr	r1, [r1, #20]
            if (nrf_twim_rxd_amount_get(p_twim) != p_cb->xfer_desc.primary_length)
    6bc8:	4291      	cmp	r1, r2
    6bca:	d015      	beq.n	6bf8 <xfer_completeness_check+0x5c>
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Disabled << TWIM_ENABLE_ENABLE_Pos);
    6bcc:	2000      	movs	r0, #0
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Enabled << TWIM_ENABLE_ENABLE_Pos);
    6bce:	2206      	movs	r2, #6
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Disabled << TWIM_ENABLE_ENABLE_Pos);
    6bd0:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Enabled << TWIM_ENABLE_ENABLE_Pos);
    6bd4:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
}
    6bd8:	4770      	bx	lr
    return p_reg->TXD.AMOUNT;
    6bda:	f8d3 254c 	ldr.w	r2, [r3, #1356]	; 0x54c
            if ((nrf_twim_txd_amount_get(p_twim) != p_cb->xfer_desc.primary_length) ||
    6bde:	6908      	ldr	r0, [r1, #16]
    6be0:	4290      	cmp	r0, r2
    6be2:	d1f3      	bne.n	6bcc <xfer_completeness_check+0x30>
    return p_reg->RXD.AMOUNT;
    6be4:	f8d3 253c 	ldr.w	r2, [r3, #1340]	; 0x53c
    6be8:	e7ed      	b.n	6bc6 <xfer_completeness_check+0x2a>
    return p_reg->TXD.AMOUNT;
    6bea:	f8d3 254c 	ldr.w	r2, [r3, #1356]	; 0x54c
            if (nrf_twim_rxd_amount_get(p_twim) != p_cb->xfer_desc.primary_length)
    6bee:	6909      	ldr	r1, [r1, #16]
    6bf0:	e7ea      	b.n	6bc8 <xfer_completeness_check+0x2c>
    return p_reg->RXD.AMOUNT;
    6bf2:	f8d3 253c 	ldr.w	r2, [r3, #1340]	; 0x53c
    6bf6:	e7fa      	b.n	6bee <xfer_completeness_check+0x52>
    bool transfer_complete = true;
    6bf8:	2001      	movs	r0, #1
}
    6bfa:	4770      	bx	lr

00006bfc <_GetAvailWriteSpace>:
  RdOff = pRing->RdOff;
    6bfc:	6903      	ldr	r3, [r0, #16]
  WrOff = pRing->WrOff;
    6bfe:	68c2      	ldr	r2, [r0, #12]
  if (RdOff <= WrOff) {
    6c00:	4293      	cmp	r3, r2
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
    6c02:	bf9c      	itt	ls
    6c04:	6880      	ldrls	r0, [r0, #8]
    6c06:	181b      	addls	r3, r3, r0
    r = RdOff - WrOff - 1u;
    6c08:	3b01      	subs	r3, #1
    6c0a:	1a98      	subs	r0, r3, r2
}
    6c0c:	4770      	bx	lr

00006c0e <_WriteNoCheck>:
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
    6c0e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  Rem = pRing->SizeOfBuffer - WrOff;
    6c12:	e9d0 9402 	ldrd	r9, r4, [r0, #8]
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
    6c16:	4605      	mov	r5, r0
  Rem = pRing->SizeOfBuffer - WrOff;
    6c18:	eba9 0804 	sub.w	r8, r9, r4
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    6c1c:	6840      	ldr	r0, [r0, #4]
  if (Rem > NumBytes) {
    6c1e:	4590      	cmp	r8, r2
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    6c20:	4420      	add	r0, r4
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
    6c22:	460f      	mov	r7, r1
    pRing->WrOff = WrOff + NumBytes;
    6c24:	4414      	add	r4, r2
  if (Rem > NumBytes) {
    6c26:	d906      	bls.n	6c36 <_WriteNoCheck+0x28>
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    6c28:	f7ff f9ff 	bl	602a <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    6c2c:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
    6c30:	60ec      	str	r4, [r5, #12]
}
    6c32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
    6c36:	4642      	mov	r2, r8
    NumBytesAtOnce = NumBytes - Rem;
    6c38:	eba4 0409 	sub.w	r4, r4, r9
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
    6c3c:	f7ff f9f5 	bl	602a <memcpy>
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    6c40:	6868      	ldr	r0, [r5, #4]
    6c42:	4622      	mov	r2, r4
    6c44:	eb07 0108 	add.w	r1, r7, r8
    6c48:	e7ee      	b.n	6c28 <_WriteNoCheck+0x1a>

00006c4a <_WriteBlocking>:
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
    6c4a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  WrOff = pRing->WrOff;
    6c4e:	68c5      	ldr	r5, [r0, #12]
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
    6c50:	4606      	mov	r6, r0
    6c52:	4689      	mov	r9, r1
    6c54:	4617      	mov	r7, r2
  NumBytesWritten = 0u;
    6c56:	f04f 0800 	mov.w	r8, #0
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
    6c5a:	6934      	ldr	r4, [r6, #16]
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    6c5c:	68b3      	ldr	r3, [r6, #8]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    6c5e:	6870      	ldr	r0, [r6, #4]
    if (RdOff > WrOff) {
    6c60:	42a5      	cmp	r5, r4
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    6c62:	bf28      	it	cs
    6c64:	18e4      	addcs	r4, r4, r3
    6c66:	3c01      	subs	r4, #1
    6c68:	1b62      	subs	r2, r4, r5
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
    6c6a:	1b5c      	subs	r4, r3, r5
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
    6c6c:	42bc      	cmp	r4, r7
    6c6e:	bf28      	it	cs
    6c70:	463c      	movcs	r4, r7
    6c72:	4294      	cmp	r4, r2
    6c74:	bf28      	it	cs
    6c76:	4614      	movcs	r4, r2
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
    6c78:	4649      	mov	r1, r9
    6c7a:	4622      	mov	r2, r4
    6c7c:	4428      	add	r0, r5
    6c7e:	f7ff f9d4 	bl	602a <memcpy>
    if (WrOff == pRing->SizeOfBuffer) {
    6c82:	68b3      	ldr	r3, [r6, #8]
    WrOff           += NumBytesToWrite;
    6c84:	4425      	add	r5, r4
    NumBytesWritten += NumBytesToWrite;
    6c86:	44a0      	add	r8, r4
    pBuffer         += NumBytesToWrite;
    6c88:	44a1      	add	r9, r4
    NumBytes        -= NumBytesToWrite;
    6c8a:	1b3f      	subs	r7, r7, r4
      WrOff = 0u;
    6c8c:	42ab      	cmp	r3, r5
    6c8e:	bf08      	it	eq
    6c90:	2500      	moveq	r5, #0
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    6c92:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
    6c96:	60f5      	str	r5, [r6, #12]
  } while (NumBytes);
    6c98:	2f00      	cmp	r7, #0
    6c9a:	d1de      	bne.n	6c5a <_WriteBlocking+0x10>
}
    6c9c:	4640      	mov	r0, r8
    6c9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00006ca2 <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    6ca2:	f7fd bf61 	b.w	4b68 <_DoInit>

00006ca6 <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    6ca6:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    6ca8:	f7ff fffb 	bl	6ca2 <SEGGER_RTT_Init>

	return 0;
}
    6cac:	2000      	movs	r0, #0
    6cae:	bd08      	pop	{r3, pc}

00006cb0 <z_device_state_init>:
}
    6cb0:	4770      	bx	lr

00006cb2 <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    6cb2:	b138      	cbz	r0, 6cc4 <z_device_is_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    6cb4:	68c3      	ldr	r3, [r0, #12]
    6cb6:	8818      	ldrh	r0, [r3, #0]
    6cb8:	f3c0 0008 	ubfx	r0, r0, #0, #9
    6cbc:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
    6cc0:	4258      	negs	r0, r3
    6cc2:	4158      	adcs	r0, r3
}
    6cc4:	4770      	bx	lr

00006cc6 <arch_system_halt>:
	__asm__ volatile(
    6cc6:	f04f 0220 	mov.w	r2, #32
    6cca:	f3ef 8311 	mrs	r3, BASEPRI
    6cce:	f382 8812 	msr	BASEPRI_MAX, r2
    6cd2:	f3bf 8f6f 	isb	sy
	/* TODO: What's the best way to totally halt the system if SMP
	 * is enabled?
	 */

	(void)arch_irq_lock();
	for (;;) {
    6cd6:	e7fe      	b.n	6cd6 <arch_system_halt+0x10>

00006cd8 <k_sys_fatal_error_handler>:
/* LCOV_EXCL_STOP */

/* LCOV_EXCL_START */
__weak void k_sys_fatal_error_handler(unsigned int reason,
				      const z_arch_esf_t *esf)
{
    6cd8:	b508      	push	{r3, lr}
	ARG_UNUSED(esf);

	LOG_PANIC();
	LOG_ERR("Halting system");
	arch_system_halt(reason);
    6cda:	f7ff fff4 	bl	6cc6 <arch_system_halt>

00006cde <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    6cde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6ce0:	4605      	mov	r5, r0
    6ce2:	460e      	mov	r6, r1
    6ce4:	f04f 0320 	mov.w	r3, #32
    6ce8:	f3ef 8711 	mrs	r7, BASEPRI
    6cec:	f383 8812 	msr	BASEPRI_MAX, r3
    6cf0:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    6cf4:	f7fe fdc0 	bl	5878 <z_impl_z_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    6cf8:	4631      	mov	r1, r6
    6cfa:	4604      	mov	r4, r0
    6cfc:	4628      	mov	r0, r5
    6cfe:	f7ff ffeb 	bl	6cd8 <k_sys_fatal_error_handler>
	__asm__ volatile(
    6d02:	f387 8811 	msr	BASEPRI, r7
    6d06:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    6d0a:	4620      	mov	r0, r4
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    6d0c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    6d10:	f7fb bbf2 	b.w	24f8 <z_impl_k_thread_abort>

00006d14 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    6d14:	f3ef 8005 	mrs	r0, IPSR
}
    6d18:	3800      	subs	r0, #0
    6d1a:	bf18      	it	ne
    6d1c:	2001      	movne	r0, #1
    6d1e:	4770      	bx	lr

00006d20 <z_impl_k_thread_name_set>:
}
    6d20:	f06f 0057 	mvn.w	r0, #87	; 0x57
    6d24:	4770      	bx	lr

00006d26 <z_impl_k_thread_start>:
	z_sched_start(thread);
    6d26:	f7fe bc3b 	b.w	55a0 <z_sched_start>

00006d2a <z_pm_save_idle_exit>:
{
    6d2a:	b508      	push	{r3, lr}
	pm_system_resume();
    6d2c:	f7fb f850 	bl	1dd0 <pm_system_resume>
}
    6d30:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    6d34:	f7ff bf08 	b.w	6b48 <sys_clock_idle_exit>

00006d38 <flag_test_and_clear>:
	return (*flagp & BIT(bit)) != 0U;
    6d38:	6802      	ldr	r2, [r0, #0]
	*flagp &= ~BIT(bit);
    6d3a:	2301      	movs	r3, #1
    6d3c:	408b      	lsls	r3, r1
    6d3e:	ea22 0303 	bic.w	r3, r2, r3
    6d42:	6003      	str	r3, [r0, #0]
	return (*flagp & BIT(bit)) != 0U;
    6d44:	fa22 f001 	lsr.w	r0, r2, r1
}
    6d48:	f000 0001 	and.w	r0, r0, #1
    6d4c:	4770      	bx	lr

00006d4e <notify_queue_locked.isra.0>:
	if (queue != NULL) {
    6d4e:	b120      	cbz	r0, 6d5a <notify_queue_locked.isra.0+0xc>
		rv = z_sched_wake(&queue->notifyq, 0, NULL);
    6d50:	2200      	movs	r2, #0
    6d52:	4611      	mov	r1, r2
    6d54:	3088      	adds	r0, #136	; 0x88
    6d56:	f000 b8ce 	b.w	6ef6 <z_sched_wake>
}
    6d5a:	4770      	bx	lr

00006d5c <work_timeout>:
{
    6d5c:	b573      	push	{r0, r1, r4, r5, r6, lr}
    6d5e:	4604      	mov	r4, r0
	__asm__ volatile(
    6d60:	f04f 0320 	mov.w	r3, #32
    6d64:	f3ef 8511 	mrs	r5, BASEPRI
    6d68:	f383 8812 	msr	BASEPRI_MAX, r3
    6d6c:	f3bf 8f6f 	isb	sy
	struct k_work_q *queue = NULL;
    6d70:	2300      	movs	r3, #0
	if (flag_test_and_clear(&wp->flags, K_WORK_DELAYED_BIT)) {
    6d72:	f1a0 0610 	sub.w	r6, r0, #16
    6d76:	2103      	movs	r1, #3
    6d78:	3804      	subs	r0, #4
	struct k_work_q *queue = NULL;
    6d7a:	9301      	str	r3, [sp, #4]
	if (flag_test_and_clear(&wp->flags, K_WORK_DELAYED_BIT)) {
    6d7c:	f7ff ffdc 	bl	6d38 <flag_test_and_clear>
    6d80:	b128      	cbz	r0, 6d8e <work_timeout+0x32>
		queue = dw->queue;
    6d82:	69a3      	ldr	r3, [r4, #24]
    6d84:	9301      	str	r3, [sp, #4]
		(void)submit_to_queue_locked(wp, &queue);
    6d86:	a901      	add	r1, sp, #4
    6d88:	4630      	mov	r0, r6
    6d8a:	f7fe fa15 	bl	51b8 <submit_to_queue_locked>
	__asm__ volatile(
    6d8e:	f385 8811 	msr	BASEPRI, r5
    6d92:	f3bf 8f6f 	isb	sy
}
    6d96:	b002      	add	sp, #8
    6d98:	bd70      	pop	{r4, r5, r6, pc}

00006d9a <k_work_init_delayable>:
{
    6d9a:	b538      	push	{r3, r4, r5, lr}
	*dwork = (struct k_work_delayable){
    6d9c:	2230      	movs	r2, #48	; 0x30
{
    6d9e:	4604      	mov	r4, r0
    6da0:	460d      	mov	r5, r1
	*dwork = (struct k_work_delayable){
    6da2:	2100      	movs	r1, #0
    6da4:	f7ff f94c 	bl	6040 <memset>
    6da8:	f44f 7380 	mov.w	r3, #256	; 0x100
    6dac:	6065      	str	r5, [r4, #4]
    6dae:	60e3      	str	r3, [r4, #12]
}
    6db0:	bd38      	pop	{r3, r4, r5, pc}

00006db2 <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
    6db2:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    6db6:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    6db8:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    6dba:	2300      	movs	r3, #0
	node->prev = NULL;
    6dbc:	e9c0 3300 	strd	r3, r3, [r0]
	sys_dnode_init(node);
}
    6dc0:	4770      	bx	lr

00006dc2 <unpend_thread_no_timeout>:
{
    6dc2:	b508      	push	{r3, lr}
	sys_dlist_remove(&thread->base.qnode_dlist);
    6dc4:	f7ff fff5 	bl	6db2 <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    6dc8:	7b43      	ldrb	r3, [r0, #13]
    6dca:	f023 0302 	bic.w	r3, r3, #2
    6dce:	7343      	strb	r3, [r0, #13]
	thread->base.pended_on = NULL;
    6dd0:	2300      	movs	r3, #0
    6dd2:	6083      	str	r3, [r0, #8]
}
    6dd4:	bd08      	pop	{r3, pc}

00006dd6 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    6dd6:	4603      	mov	r3, r0
    6dd8:	b920      	cbnz	r0, 6de4 <z_reschedule_irqlock+0xe>
    6dda:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
    6dde:	b90a      	cbnz	r2, 6de4 <z_reschedule_irqlock+0xe>
	ret = arch_swap(key);
    6de0:	f7fb b9a2 	b.w	2128 <arch_swap>
    6de4:	f383 8811 	msr	BASEPRI, r3
    6de8:	f3bf 8f6f 	isb	sy
}
    6dec:	4770      	bx	lr

00006dee <z_reschedule_unlocked>:
	__asm__ volatile(
    6dee:	f04f 0320 	mov.w	r3, #32
    6df2:	f3ef 8011 	mrs	r0, BASEPRI
    6df6:	f383 8812 	msr	BASEPRI_MAX, r3
    6dfa:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    6dfe:	f7ff bfea 	b.w	6dd6 <z_reschedule_irqlock>

00006e02 <z_priq_dumb_best>:
{
    6e02:	4603      	mov	r3, r0
	return list->head == list;
    6e04:	6800      	ldr	r0, [r0, #0]
}
    6e06:	4283      	cmp	r3, r0
    6e08:	bf08      	it	eq
    6e0a:	2000      	moveq	r0, #0
    6e0c:	4770      	bx	lr

00006e0e <z_ready_thread>:
{
    6e0e:	b510      	push	{r4, lr}
    6e10:	f04f 0320 	mov.w	r3, #32
    6e14:	f3ef 8411 	mrs	r4, BASEPRI
    6e18:	f383 8812 	msr	BASEPRI_MAX, r3
    6e1c:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
    6e20:	f7fe fb88 	bl	5534 <ready_thread>
	__asm__ volatile(
    6e24:	f384 8811 	msr	BASEPRI, r4
    6e28:	f3bf 8f6f 	isb	sy
}
    6e2c:	bd10      	pop	{r4, pc}

00006e2e <z_thread_timeout>:
{
    6e2e:	b510      	push	{r4, lr}
    6e30:	4601      	mov	r1, r0
	__asm__ volatile(
    6e32:	f04f 0320 	mov.w	r3, #32
    6e36:	f3ef 8411 	mrs	r4, BASEPRI
    6e3a:	f383 8812 	msr	BASEPRI_MAX, r3
    6e3e:	f3bf 8f6f 	isb	sy
		if (!killed) {
    6e42:	f810 3c0b 	ldrb.w	r3, [r0, #-11]
    6e46:	f013 0f28 	tst.w	r3, #40	; 0x28
    6e4a:	d10d      	bne.n	6e68 <z_thread_timeout+0x3a>
			if (thread->base.pended_on != NULL) {
    6e4c:	f851 3c10 	ldr.w	r3, [r1, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    6e50:	3818      	subs	r0, #24
			if (thread->base.pended_on != NULL) {
    6e52:	b10b      	cbz	r3, 6e58 <z_thread_timeout+0x2a>
				unpend_thread_no_timeout(thread);
    6e54:	f7ff ffb5 	bl	6dc2 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    6e58:	f811 3c0b 	ldrb.w	r3, [r1, #-11]
    6e5c:	f023 0314 	bic.w	r3, r3, #20
    6e60:	f801 3c0b 	strb.w	r3, [r1, #-11]
			ready_thread(thread);
    6e64:	f7fe fb66 	bl	5534 <ready_thread>
	__asm__ volatile(
    6e68:	f384 8811 	msr	BASEPRI, r4
    6e6c:	f3bf 8f6f 	isb	sy
}
    6e70:	bd10      	pop	{r4, pc}

00006e72 <add_to_waitq_locked>:
{
    6e72:	b538      	push	{r3, r4, r5, lr}
    6e74:	4604      	mov	r4, r0
    6e76:	460d      	mov	r5, r1
	unready_thread(thread);
    6e78:	f7fe fbb0 	bl	55dc <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    6e7c:	7b63      	ldrb	r3, [r4, #13]
    6e7e:	f043 0302 	orr.w	r3, r3, #2
    6e82:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    6e84:	b195      	cbz	r5, 6eac <add_to_waitq_locked+0x3a>
    6e86:	682b      	ldr	r3, [r5, #0]
		thread->base.pended_on = wait_q;
    6e88:	60a5      	str	r5, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6e8a:	429d      	cmp	r5, r3
    6e8c:	d015      	beq.n	6eba <add_to_waitq_locked+0x48>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    6e8e:	b1a3      	cbz	r3, 6eba <add_to_waitq_locked+0x48>
	int32_t b1 = thread_1->base.prio;
    6e90:	f994 100e 	ldrsb.w	r1, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    6e94:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    6e98:	4291      	cmp	r1, r2
    6e9a:	d008      	beq.n	6eae <add_to_waitq_locked+0x3c>
		return b2 - b1;
    6e9c:	1a52      	subs	r2, r2, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    6e9e:	2a00      	cmp	r2, #0
    6ea0:	dd05      	ble.n	6eae <add_to_waitq_locked+0x3c>
	sys_dnode_t *const prev = successor->prev;
    6ea2:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    6ea4:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    6ea8:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    6eaa:	605c      	str	r4, [r3, #4]
}
    6eac:	bd38      	pop	{r3, r4, r5, pc}
	return (node == list->tail) ? NULL : node->next;
    6eae:	686a      	ldr	r2, [r5, #4]
    6eb0:	4293      	cmp	r3, r2
    6eb2:	d002      	beq.n	6eba <add_to_waitq_locked+0x48>
    6eb4:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    6eb6:	2b00      	cmp	r3, #0
    6eb8:	d1ec      	bne.n	6e94 <add_to_waitq_locked+0x22>
	sys_dnode_t *const tail = list->tail;
    6eba:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    6ebc:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    6ec0:	601c      	str	r4, [r3, #0]
	list->tail = node;
    6ec2:	606c      	str	r4, [r5, #4]
}
    6ec4:	e7f2      	b.n	6eac <add_to_waitq_locked+0x3a>

00006ec6 <z_unpend_first_thread>:
{
    6ec6:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    6ec8:	f04f 0320 	mov.w	r3, #32
    6ecc:	f3ef 8511 	mrs	r5, BASEPRI
    6ed0:	f383 8812 	msr	BASEPRI_MAX, r3
    6ed4:	f3bf 8f6f 	isb	sy
		thread = _priq_wait_best(&wait_q->waitq);
    6ed8:	f7ff ff93 	bl	6e02 <z_priq_dumb_best>
		if (thread != NULL) {
    6edc:	4604      	mov	r4, r0
    6ede:	b120      	cbz	r0, 6eea <z_unpend_first_thread+0x24>
			unpend_thread_no_timeout(thread);
    6ee0:	f7ff ff6f 	bl	6dc2 <unpend_thread_no_timeout>
    6ee4:	3018      	adds	r0, #24
    6ee6:	f000 f823 	bl	6f30 <z_abort_timeout>
	__asm__ volatile(
    6eea:	f385 8811 	msr	BASEPRI, r5
    6eee:	f3bf 8f6f 	isb	sy
}
    6ef2:	4620      	mov	r0, r4
    6ef4:	bd38      	pop	{r3, r4, r5, pc}

00006ef6 <z_sched_wake>:
{
    6ef6:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    6ef8:	f04f 0320 	mov.w	r3, #32
    6efc:	f3ef 8511 	mrs	r5, BASEPRI
    6f00:	f383 8812 	msr	BASEPRI_MAX, r3
    6f04:	f3bf 8f6f 	isb	sy
		thread = _priq_wait_best(&wait_q->waitq);
    6f08:	f7ff ff7b 	bl	6e02 <z_priq_dumb_best>
		if (thread != NULL) {
    6f0c:	4604      	mov	r4, r0
    6f0e:	b150      	cbz	r0, 6f26 <z_sched_wake+0x30>
    6f10:	6781      	str	r1, [r0, #120]	; 0x78
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    6f12:	6142      	str	r2, [r0, #20]
			unpend_thread_no_timeout(thread);
    6f14:	f7ff ff55 	bl	6dc2 <unpend_thread_no_timeout>
    6f18:	3018      	adds	r0, #24
    6f1a:	f000 f809 	bl	6f30 <z_abort_timeout>
			ready_thread(thread);
    6f1e:	4620      	mov	r0, r4
    6f20:	f7fe fb08 	bl	5534 <ready_thread>
			ret = true;
    6f24:	2001      	movs	r0, #1
	__asm__ volatile(
    6f26:	f385 8811 	msr	BASEPRI, r5
    6f2a:	f3bf 8f6f 	isb	sy
}
    6f2e:	bd38      	pop	{r3, r4, r5, pc}

00006f30 <z_abort_timeout>:
{
    6f30:	b510      	push	{r4, lr}
	__asm__ volatile(
    6f32:	f04f 0220 	mov.w	r2, #32
    6f36:	f3ef 8411 	mrs	r4, BASEPRI
    6f3a:	f382 8812 	msr	BASEPRI_MAX, r2
    6f3e:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    6f42:	6803      	ldr	r3, [r0, #0]
    6f44:	b13b      	cbz	r3, 6f56 <z_abort_timeout+0x26>
			remove_timeout(to);
    6f46:	f7fe fd4b 	bl	59e0 <remove_timeout>
			ret = 0;
    6f4a:	2000      	movs	r0, #0
	__asm__ volatile(
    6f4c:	f384 8811 	msr	BASEPRI, r4
    6f50:	f3bf 8f6f 	isb	sy
}
    6f54:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    6f56:	f06f 0015 	mvn.w	r0, #21
    6f5a:	e7f7      	b.n	6f4c <z_abort_timeout+0x1c>

00006f5c <z_get_next_timeout_expiry>:
{
    6f5c:	b510      	push	{r4, lr}
	__asm__ volatile(
    6f5e:	f04f 0320 	mov.w	r3, #32
    6f62:	f3ef 8411 	mrs	r4, BASEPRI
    6f66:	f383 8812 	msr	BASEPRI_MAX, r3
    6f6a:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    6f6e:	f7fe fd11 	bl	5994 <next_timeout>
	__asm__ volatile(
    6f72:	f384 8811 	msr	BASEPRI, r4
    6f76:	f3bf 8f6f 	isb	sy
}
    6f7a:	bd10      	pop	{r4, pc}

00006f7c <z_set_timeout_expiry>:
{
    6f7c:	b570      	push	{r4, r5, r6, lr}
    6f7e:	4604      	mov	r4, r0
    6f80:	460d      	mov	r5, r1
	__asm__ volatile(
    6f82:	f04f 0320 	mov.w	r3, #32
    6f86:	f3ef 8611 	mrs	r6, BASEPRI
    6f8a:	f383 8812 	msr	BASEPRI_MAX, r3
    6f8e:	f3bf 8f6f 	isb	sy
		int next_to = next_timeout();
    6f92:	f7fe fcff 	bl	5994 <next_timeout>
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    6f96:	2801      	cmp	r0, #1
    6f98:	dd05      	ble.n	6fa6 <z_set_timeout_expiry+0x2a>
    6f9a:	42a0      	cmp	r0, r4
    6f9c:	db03      	blt.n	6fa6 <z_set_timeout_expiry+0x2a>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    6f9e:	4629      	mov	r1, r5
    6fa0:	4620      	mov	r0, r4
    6fa2:	f7fc fcc7 	bl	3934 <sys_clock_set_timeout>
	__asm__ volatile(
    6fa6:	f386 8811 	msr	BASEPRI, r6
    6faa:	f3bf 8f6f 	isb	sy
}
    6fae:	bd70      	pop	{r4, r5, r6, pc}

00006fb0 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    6fb0:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    6fb2:	f7fe fe05 	bl	5bc0 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    6fb6:	bd08      	pop	{r3, pc}

00006fb8 <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
	return sys_clock_tick_get();
    6fb8:	f7fe be02 	b.w	5bc0 <sys_clock_tick_get>

00006fbc <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    6fbc:	b108      	cbz	r0, 6fc2 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    6fbe:	f7fb bbab 	b.w	2718 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    6fc2:	4770      	bx	lr

00006fc4 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    6fc4:	f7fc bd0e 	b.w	39e4 <SystemInit>
