#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 28 14:18:01 2024
# Process ID: 6172
# Current directory: C:/Users/CST/Desktop/3-28/LAB5_d_74LS138
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9116 C:\Users\CST\Desktop\3-28\LAB5_d_74LS138\LAB5_d_74LS138.xpr
# Log file: C:/Users/CST/Desktop/3-28/LAB5_d_74LS138/vivado.log
# Journal file: C:/Users/CST/Desktop/3-28/LAB5_d_74LS138\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/CST/Desktop/3-28/LAB5_d_74LS138/LAB5_d_74LS138.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/CST/Desktop/3-28/LAB5_d_74LS138/LAB5_d_74LS138.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Mar 28 14:18:27 2024] Launched synth_1...
Run output will be captured here: C:/Users/CST/Desktop/3-28/LAB5_d_74LS138/LAB5_d_74LS138.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/CST/Desktop/3-28/LAB5_d_74LS138/LAB5_d_74LS138.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'D_74LS138_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CST/Desktop/3-28/LAB5_d_74LS138/LAB5_d_74LS138.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj D_74LS138_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CST/Desktop/3-28/LAB5_d_74LS138/LAB5_d_74LS138.sim/sim_1/behav/xsim'
"xelab -wto 06ef7e49594d468c8b5774d002f0905d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot D_74LS138_TB_behav xil_defaultlib.D_74LS138_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 06ef7e49594d468c8b5774d002f0905d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot D_74LS138_TB_behav xil_defaultlib.D_74LS138_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CST/Desktop/3-28/LAB5_d_74LS138/LAB5_d_74LS138.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "D_74LS138_TB_behav -key {Behavioral:sim_1:Functional:D_74LS138_TB} -tclbatch {D_74LS138_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source D_74LS138_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'D_74LS138_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1141.297 ; gain = 21.258
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project LAB5_D_74LS138T C:/Users/CST/Desktop/3-28/LAB5_D_74LS138T -part xc7k160tffg676-2L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
add_files {C:/Users/CST/Desktop/2024.3.26/111/D_74LS138_TEST/verilog/gates/NOR_GATE_3_INPUTS.v C:/Users/CST/Desktop/2024.3.26/111/D_74LS138_TEST/verilog/gates/AND_GATE.v C:/Users/CST/Desktop/2024.3.26/111/D_74LS138_TEST/verilog/gates/NAND_GATE_3_INPUTS.v C:/Users/CST/Desktop/2024.3.26/111/D_74LS138_TEST/verilog/circuit/D_74LS138.v C:/Users/CST/Desktop/2024.3.26/111/D_74LS138_TEST/verilog/circuit/D_74LS138_TEST.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Thu Mar 28 14:33:13 2024] Launched synth_1...
Run output will be captured here: C:/Users/CST/Desktop/3-28/LAB5_D_74LS138T/LAB5_D_74LS138T.runs/synth_1/runme.log
file mkdir C:/Users/CST/Desktop/3-28/LAB5_D_74LS138T/LAB5_D_74LS138T.srcs/constrs_1
file mkdir C:/Users/CST/Desktop/3-28/LAB5_D_74LS138T/LAB5_D_74LS138T.srcs/constrs_1/new
close [ open C:/Users/CST/Desktop/3-28/LAB5_D_74LS138T/LAB5_D_74LS138T.srcs/constrs_1/new/D74LS138TEST.xdc w ]
add_files -fileset constrs_1 C:/Users/CST/Desktop/3-28/LAB5_D_74LS138T/LAB5_D_74LS138T.srcs/constrs_1/new/D74LS138TEST.xdc
close_project
create_project LAB5_LampCtrl138 C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138 -part xc7k160tffg676-2L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
add_files {C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/circuit/LampCtrl138.v C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/circuit/D_74LS138.v C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NAND_GATE_4_INPUTS.v C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NAND_GATE_3_INPUTS.v C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NOR_GATE_3_INPUTS.v C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/AND_GATE.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Thu Mar 28 14:50:07 2024] Launched synth_1...
Run output will be captured here: C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138/LAB5_LampCtrl138.runs/synth_1/runme.log
file mkdir C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138/LAB5_LampCtrl138.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138/LAB5_LampCtrl138.srcs/sim_1/new/LampCtrl138_tb.v w ]
add_files -fileset sim_1 C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138/LAB5_LampCtrl138.srcs/sim_1/new/LampCtrl138_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138/LAB5_LampCtrl138.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LampCtrl138_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138/LAB5_LampCtrl138.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LampCtrl138_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/circuit/D_74LS138.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_74LS138
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/circuit/LampCtrl138.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LampCtrl138
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NAND_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NAND_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NAND_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NAND_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NOR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138/LAB5_LampCtrl138.srcs/sim_1/new/LampCtrl138_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LampCtrl138_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138/LAB5_LampCtrl138.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138/LAB5_LampCtrl138.sim/sim_1/behav/xsim'
"xelab -wto 3548210ea0fd4398b59299a8b5be814d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LampCtrl138_tb_behav xil_defaultlib.LampCtrl138_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3548210ea0fd4398b59299a8b5be814d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LampCtrl138_tb_behav xil_defaultlib.LampCtrl138_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/circuit/LampCtrl138.v" Line 9. Module LampCtrl138 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NAND_GATE_4_INPUTS.v" Line 9. Module NAND_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/circuit/D_74LS138.v" Line 9. Module D_74LS138 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NOR_GATE_3_INPUTS.v" Line 9. Module NOR_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/AND_GATE.v" Line 9. Module AND_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/AND_GATE.v" Line 9. Module AND_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/AND_GATE.v" Line 9. Module AND_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/AND_GATE.v" Line 9. Module AND_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NAND_GATE_3_INPUTS.v" Line 9. Module NAND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NAND_GATE_3_INPUTS.v" Line 9. Module NAND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NAND_GATE_3_INPUTS.v" Line 9. Module NAND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NAND_GATE_3_INPUTS.v" Line 9. Module NAND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NAND_GATE_3_INPUTS.v" Line 9. Module NAND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NAND_GATE_3_INPUTS.v" Line 9. Module NAND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NAND_GATE_3_INPUTS.v" Line 9. Module NAND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NAND_GATE_3_INPUTS.v" Line 9. Module NAND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/circuit/LampCtrl138.v" Line 9. Module LampCtrl138 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NAND_GATE_4_INPUTS.v" Line 9. Module NAND_GATE_4_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/circuit/D_74LS138.v" Line 9. Module D_74LS138 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NOR_GATE_3_INPUTS.v" Line 9. Module NOR_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/AND_GATE.v" Line 9. Module AND_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/AND_GATE.v" Line 9. Module AND_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/AND_GATE.v" Line 9. Module AND_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/AND_GATE.v" Line 9. Module AND_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NAND_GATE_3_INPUTS.v" Line 9. Module NAND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NAND_GATE_3_INPUTS.v" Line 9. Module NAND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NAND_GATE_3_INPUTS.v" Line 9. Module NAND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NAND_GATE_3_INPUTS.v" Line 9. Module NAND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NAND_GATE_3_INPUTS.v" Line 9. Module NAND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NAND_GATE_3_INPUTS.v" Line 9. Module NAND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NAND_GATE_3_INPUTS.v" Line 9. Module NAND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CST/Desktop/2024.3.26/111/LampCtrl138/verilog/gates/NAND_GATE_3_INPUTS.v" Line 9. Module NAND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NAND_GATE_4_INPUTS(BubblesMask=6...
Compiling module xil_defaultlib.NOR_GATE_3_INPUTS(BubblesMask=65...
Compiling module xil_defaultlib.AND_GATE(BubblesMask=65'b0)
Compiling module xil_defaultlib.NAND_GATE_3_INPUTS(BubblesMask=6...
Compiling module xil_defaultlib.D_74LS138
Compiling module xil_defaultlib.LampCtrl138
Compiling module xil_defaultlib.LampCtrl138_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LampCtrl138_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138/LAB5_LampCtrl138.sim/sim_1/behav/xsim/xsim.dir/LampCtrl138_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 116.453 ; gain = 17.586
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 28 14:53:33 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1152.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138/LAB5_LampCtrl138.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LampCtrl138_tb_behav -key {Behavioral:sim_1:Functional:LampCtrl138_tb} -tclbatch {LampCtrl138_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source LampCtrl138_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LampCtrl138_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1170.441 ; gain = 17.797
file mkdir C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138/LAB5_LampCtrl138.srcs/constrs_1
file mkdir C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138/LAB5_LampCtrl138.srcs/constrs_1/new
close [ open C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138/LAB5_LampCtrl138.srcs/constrs_1/new/lamp_xdc.xdc w ]
add_files -fileset constrs_1 C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138/LAB5_LampCtrl138.srcs/constrs_1/new/lamp_xdc.xdc
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138/LAB5_LampCtrl138.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Mar 28 14:58:00 2024] Launched synth_1...
Run output will be captured here: C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138/LAB5_LampCtrl138.runs/synth_1/runme.log
[Thu Mar 28 14:58:00 2024] Launched impl_1...
Run output will be captured here: C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138/LAB5_LampCtrl138.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1477.309 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2106.504 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2106.504 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2106.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2300.113 ; gain = 1129.672
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2327.879 ; gain = 13.840
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138/LAB5_LampCtrl138.runs/impl_1/LampCtrl138.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/CST/Desktop/3-28/LAB5_LampCtrl138/LAB5_LampCtrl138.runs/impl_1/LampCtrl138.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3857.055 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 28 15:04:24 2024...
