<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Digital-SuperTwin: SuperTwin/probing/pmu_event_query/lib/events/itanium2_events.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Digital-SuperTwin
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_92d4a5352ab0afac7e05a68cac9cc019.html">SuperTwin</a></li><li class="navelem"><a class="el" href="dir_fb4e40e4ad679a3305b4b9e66fac07c2.html">probing</a></li><li class="navelem"><a class="el" href="dir_5e58d48f7ba847c50e188b3e974cd37d.html">pmu_event_query</a></li><li class="navelem"><a class="el" href="dir_28c7dbcc35bdf6d95c5deb2fa6c21aa0.html">lib</a></li><li class="navelem"><a class="el" href="dir_b2c2d74b96e83546d8b00166fc45f406.html">events</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">itanium2_events.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="itanium2__events_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2002-2006 Hewlett-Packard Development Company, L.P.</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Contributed by Stephane Eranian &lt;eranian@hpl.hp.com&gt;</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a copy</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * of this software and associated documentation files (the &quot;Software&quot;), to deal</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * in the Software without restriction, including without limitation the rights</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * of the Software, and to permit persons to whom the Software is furnished to do so,</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * subject to the following conditions:</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * The above copyright notice and this permission notice shall be included in all</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * copies or substantial portions of the Software.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED,</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * This file is part of libpfm, a performance monitoring support library for</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * applications on Linux.</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * This file is generated automatically</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * !! DO NOT CHANGE !!</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="itanium2__events_8h.html#a837b9d6c0fd449f7f2ee5728c3e20c51">   31</a></span>&#160;<span class="keyword">static</span> <a class="code" href="structpme__ita2__entry__t.html">pme_ita2_entry_t</a> <a class="code" href="itanium2__events_8h.html#a837b9d6c0fd449f7f2ee5728c3e20c51">itanium2_pe</a> []={</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define PME_ITA2_ALAT_CAPACITY_MISS_ALL 0</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;{ <span class="stringliteral">&quot;ALAT_CAPACITY_MISS_ALL&quot;</span>, {0x30058}, 0xf0, 2, {0xf00007}, <span class="stringliteral">&quot;ALAT Entry Replaced -- both integer and floating point instructions&quot;</span>},</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define PME_ITA2_ALAT_CAPACITY_MISS_FP 1</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;{ <span class="stringliteral">&quot;ALAT_CAPACITY_MISS_FP&quot;</span>, {0x20058}, 0xf0, 2, {0xf00007}, <span class="stringliteral">&quot;ALAT Entry Replaced -- only floating point instructions&quot;</span>},</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define PME_ITA2_ALAT_CAPACITY_MISS_INT 2</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;{ <span class="stringliteral">&quot;ALAT_CAPACITY_MISS_INT&quot;</span>, {0x10058}, 0xf0, 2, {0xf00007}, <span class="stringliteral">&quot;ALAT Entry Replaced -- only integer instructions&quot;</span>},</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define PME_ITA2_BACK_END_BUBBLE_ALL 3</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;{ <span class="stringliteral">&quot;BACK_END_BUBBLE_ALL&quot;</span>, {0x0}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe -- Front-end, RSE, EXE, FPU/L1D stall or a pipeline flush due to an exception/branch misprediction&quot;</span>},</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define PME_ITA2_BACK_END_BUBBLE_FE 4</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;{ <span class="stringliteral">&quot;BACK_END_BUBBLE_FE&quot;</span>, {0x10000}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe -- front-end&quot;</span>},</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define PME_ITA2_BACK_END_BUBBLE_L1D_FPU_RSE 5</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;{ <span class="stringliteral">&quot;BACK_END_BUBBLE_L1D_FPU_RSE&quot;</span>, {0x20000}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe -- L1D_FPU or RSE.&quot;</span>},</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_BR_MISPRED_DETAIL_ANY 6</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;{ <span class="stringliteral">&quot;BE_BR_MISPRED_DETAIL_ANY&quot;</span>, {0x61}, 0xf0, 1, {0xf00003}, <span class="stringliteral">&quot;BE Branch Misprediction Detail -- any back-end (be) mispredictions&quot;</span>},</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_BR_MISPRED_DETAIL_PFS 7</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;{ <span class="stringliteral">&quot;BE_BR_MISPRED_DETAIL_PFS&quot;</span>, {0x30061}, 0xf0, 1, {0xf00003}, <span class="stringliteral">&quot;BE Branch Misprediction Detail -- only back-end pfs mispredictions for taken branches&quot;</span>},</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_BR_MISPRED_DETAIL_ROT 8</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;{ <span class="stringliteral">&quot;BE_BR_MISPRED_DETAIL_ROT&quot;</span>, {0x20061}, 0xf0, 1, {0xf00003}, <span class="stringliteral">&quot;BE Branch Misprediction Detail -- only back-end rotate mispredictions&quot;</span>},</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_BR_MISPRED_DETAIL_STG 9</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;{ <span class="stringliteral">&quot;BE_BR_MISPRED_DETAIL_STG&quot;</span>, {0x10061}, 0xf0, 1, {0xf00003}, <span class="stringliteral">&quot;BE Branch Misprediction Detail -- only back-end stage mispredictions&quot;</span>},</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_EXE_BUBBLE_ALL 10</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;{ <span class="stringliteral">&quot;BE_EXE_BUBBLE_ALL&quot;</span>, {0x2}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to Execution Unit Stalls -- Back-end was stalled by exe&quot;</span>},</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_EXE_BUBBLE_ARCR 11</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;{ <span class="stringliteral">&quot;BE_EXE_BUBBLE_ARCR&quot;</span>, {0x40002}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to Execution Unit Stalls -- Back-end was stalled by exe due to AR or CR dependency&quot;</span>},</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_EXE_BUBBLE_ARCR_PR_CANCEL_BANK 12</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;{ <span class="stringliteral">&quot;BE_EXE_BUBBLE_ARCR_PR_CANCEL_BANK&quot;</span>, {0x80002}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to Execution Unit Stalls -- ARCR, PR, CANCEL or BANK_SWITCH&quot;</span>},</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_EXE_BUBBLE_BANK_SWITCH 13</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;{ <span class="stringliteral">&quot;BE_EXE_BUBBLE_BANK_SWITCH&quot;</span>, {0x70002}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to Execution Unit Stalls -- Back-end was stalled by exe due to bank switching.&quot;</span>},</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_EXE_BUBBLE_CANCEL 14</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;{ <span class="stringliteral">&quot;BE_EXE_BUBBLE_CANCEL&quot;</span>, {0x60002}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to Execution Unit Stalls -- Back-end was stalled by exe due to a canceled load&quot;</span>},</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_EXE_BUBBLE_FRALL 15</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;{ <span class="stringliteral">&quot;BE_EXE_BUBBLE_FRALL&quot;</span>, {0x20002}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to Execution Unit Stalls -- Back-end was stalled by exe due to FR/FR or FR/load dependency&quot;</span>},</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_EXE_BUBBLE_GRALL 16</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;{ <span class="stringliteral">&quot;BE_EXE_BUBBLE_GRALL&quot;</span>, {0x10002}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to Execution Unit Stalls -- Back-end was stalled by exe due to GR/GR or GR/load dependency&quot;</span>},</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_EXE_BUBBLE_GRGR 17</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;{ <span class="stringliteral">&quot;BE_EXE_BUBBLE_GRGR&quot;</span>, {0x50002}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to Execution Unit Stalls -- Back-end was stalled by exe due to GR/GR dependency&quot;</span>},</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_EXE_BUBBLE_PR 18</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;{ <span class="stringliteral">&quot;BE_EXE_BUBBLE_PR&quot;</span>, {0x30002}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to Execution Unit Stalls -- Back-end was stalled by exe due to PR dependency&quot;</span>},</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_FLUSH_BUBBLE_ALL 19</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;{ <span class="stringliteral">&quot;BE_FLUSH_BUBBLE_ALL&quot;</span>, {0x4}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to Flushes. -- Back-end was stalled due to either an exception/interruption or branch misprediction flush&quot;</span>},</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_FLUSH_BUBBLE_BRU 20</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;{ <span class="stringliteral">&quot;BE_FLUSH_BUBBLE_BRU&quot;</span>, {0x10004}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to Flushes. -- Back-end was stalled due to a branch misprediction flush&quot;</span>},</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_FLUSH_BUBBLE_XPN 21</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;{ <span class="stringliteral">&quot;BE_FLUSH_BUBBLE_XPN&quot;</span>, {0x20004}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to Flushes. -- Back-end was stalled due to an exception/interruption flush&quot;</span>},</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_L1D_FPU_BUBBLE_ALL 22</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_ALL&quot;</span>, {0xca}, 0xf0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D or FPU&quot;</span>},</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_L1D_FPU_BUBBLE_FPU 23</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_FPU&quot;</span>, {0x100ca}, 0xf0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by FPU.&quot;</span>},</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_L1D_FPU_BUBBLE_L1D 24</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_L1D&quot;</span>, {0x200ca}, 0xf0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D. This includes all stalls caused by the L1 pipeline (created in the L1D stage of the L1 pipeline which corresponds to the DET stage of the main pipe).&quot;</span>},</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_L1D_FPU_BUBBLE_L1D_DCS 25</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_L1D_DCS&quot;</span>, {0x800ca}, 0xf0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D due to DCS requiring a stall&quot;</span>},</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_L1D_FPU_BUBBLE_L1D_DCURECIR 26</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_L1D_DCURECIR&quot;</span>, {0x400ca}, 0xf0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D due to DCU recirculating&quot;</span>},</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_L1D_FPU_BUBBLE_L1D_FILLCONF 27</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_L1D_FILLCONF&quot;</span>, {0x700ca}, 0xf0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D due a store in conflict with a returning fill.&quot;</span>},</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_L1D_FPU_BUBBLE_L1D_FULLSTBUF 28</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_L1D_FULLSTBUF&quot;</span>, {0x300ca}, 0xf0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D due to store buffer being full&quot;</span>},</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_L1D_FPU_BUBBLE_L1D_HPW 29</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_L1D_HPW&quot;</span>, {0x500ca}, 0xf0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D due to Hardware Page Walker&quot;</span>},</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_L1D_FPU_BUBBLE_L1D_L2BPRESS 30</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_L1D_L2BPRESS&quot;</span>, {0x900ca}, 0xf0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D due to L2 Back Pressure&quot;</span>},</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_L1D_FPU_BUBBLE_L1D_LDCHK 31</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_L1D_LDCHK&quot;</span>, {0xc00ca}, 0xf0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D due to architectural ordering conflict&quot;</span>},</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_L1D_FPU_BUBBLE_L1D_LDCONF 32</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_L1D_LDCONF&quot;</span>, {0xb00ca}, 0xf0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D due to architectural ordering conflict&quot;</span>},</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_L1D_FPU_BUBBLE_L1D_NAT 33</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_L1D_NAT&quot;</span>, {0xd00ca}, 0xf0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D due to L1D data return needing recirculated NaT generation.&quot;</span>},</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_L1D_FPU_BUBBLE_L1D_NATCONF 34</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_L1D_NATCONF&quot;</span>, {0xf00ca}, 0xf0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D due to ld8.fill conflict with st8.spill not written to unat.&quot;</span>},</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_L1D_FPU_BUBBLE_L1D_STBUFRECIR 35</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_L1D_STBUFRECIR&quot;</span>, {0xe00ca}, 0xf0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D due to store buffer cancel needing recirculate.&quot;</span>},</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_L1D_FPU_BUBBLE_L1D_TLB 36</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_L1D_TLB&quot;</span>, {0xa00ca}, 0xf0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D due to L2DTLB to L1DTLB transfer&quot;</span>},</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_LOST_BW_DUE_TO_FE_ALL 37</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;{ <span class="stringliteral">&quot;BE_LOST_BW_DUE_TO_FE_ALL&quot;</span>, {0x72}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles if BE Not Stalled for Other Reasons. -- count regardless of cause&quot;</span>},</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_LOST_BW_DUE_TO_FE_BI 38</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;{ <span class="stringliteral">&quot;BE_LOST_BW_DUE_TO_FE_BI&quot;</span>, {0x90072}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles if BE Not Stalled for Other Reasons. -- only if caused by branch initialization stall&quot;</span>},</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_LOST_BW_DUE_TO_FE_BRQ 39</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;{ <span class="stringliteral">&quot;BE_LOST_BW_DUE_TO_FE_BRQ&quot;</span>, {0xa0072}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles if BE Not Stalled for Other Reasons. -- only if caused by branch retirement queue stall&quot;</span>},</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_LOST_BW_DUE_TO_FE_BR_ILOCK 40</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;{ <span class="stringliteral">&quot;BE_LOST_BW_DUE_TO_FE_BR_ILOCK&quot;</span>, {0xc0072}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles if BE Not Stalled for Other Reasons. -- only if caused by branch interlock stall&quot;</span>},</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_LOST_BW_DUE_TO_FE_BUBBLE 41</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;{ <span class="stringliteral">&quot;BE_LOST_BW_DUE_TO_FE_BUBBLE&quot;</span>, {0xd0072}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles if BE Not Stalled for Other Reasons. -- only if caused by branch resteer bubble stall&quot;</span>},</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_LOST_BW_DUE_TO_FE_FEFLUSH 42</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;{ <span class="stringliteral">&quot;BE_LOST_BW_DUE_TO_FE_FEFLUSH&quot;</span>, {0x10072}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles if BE Not Stalled for Other Reasons. -- only if caused by a front-end flush&quot;</span>},</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_LOST_BW_DUE_TO_FE_FILL_RECIRC 43</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;{ <span class="stringliteral">&quot;BE_LOST_BW_DUE_TO_FE_FILL_RECIRC&quot;</span>, {0x80072}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles if BE Not Stalled for Other Reasons. -- only if caused by a recirculate for a cache line fill operation&quot;</span>},</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_LOST_BW_DUE_TO_FE_IBFULL 44</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;{ <span class="stringliteral">&quot;BE_LOST_BW_DUE_TO_FE_IBFULL&quot;</span>, {0x50072}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles if BE Not Stalled for Other Reasons. -- (* meaningless for this event *)&quot;</span>},</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_LOST_BW_DUE_TO_FE_IMISS 45</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;{ <span class="stringliteral">&quot;BE_LOST_BW_DUE_TO_FE_IMISS&quot;</span>, {0x60072}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles if BE Not Stalled for Other Reasons. -- only if caused by instruction cache miss stall&quot;</span>},</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_LOST_BW_DUE_TO_FE_PLP 46</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;{ <span class="stringliteral">&quot;BE_LOST_BW_DUE_TO_FE_PLP&quot;</span>, {0xb0072}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles if BE Not Stalled for Other Reasons. -- only if caused by perfect loop prediction stall&quot;</span>},</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_LOST_BW_DUE_TO_FE_TLBMISS 47</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;{ <span class="stringliteral">&quot;BE_LOST_BW_DUE_TO_FE_TLBMISS&quot;</span>, {0x70072}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles if BE Not Stalled for Other Reasons. -- only if caused by TLB stall&quot;</span>},</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_LOST_BW_DUE_TO_FE_UNREACHED 48</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;{ <span class="stringliteral">&quot;BE_LOST_BW_DUE_TO_FE_UNREACHED&quot;</span>, {0x40072}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles if BE Not Stalled for Other Reasons. -- only if caused by unreachable bundle&quot;</span>},</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_RSE_BUBBLE_ALL 49</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;{ <span class="stringliteral">&quot;BE_RSE_BUBBLE_ALL&quot;</span>, {0x1}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to RSE Stalls -- Back-end was stalled by RSE&quot;</span>},</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_RSE_BUBBLE_AR_DEP 50</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;{ <span class="stringliteral">&quot;BE_RSE_BUBBLE_AR_DEP&quot;</span>, {0x20001}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to RSE Stalls -- Back-end was stalled by RSE due to AR dependencies&quot;</span>},</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_RSE_BUBBLE_BANK_SWITCH 51</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;{ <span class="stringliteral">&quot;BE_RSE_BUBBLE_BANK_SWITCH&quot;</span>, {0x10001}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to RSE Stalls -- Back-end was stalled by RSE due to bank switching&quot;</span>},</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_RSE_BUBBLE_LOADRS 52</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;{ <span class="stringliteral">&quot;BE_RSE_BUBBLE_LOADRS&quot;</span>, {0x50001}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to RSE Stalls -- Back-end was stalled by RSE due to loadrs calculations&quot;</span>},</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_RSE_BUBBLE_OVERFLOW 53</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;{ <span class="stringliteral">&quot;BE_RSE_BUBBLE_OVERFLOW&quot;</span>, {0x30001}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to RSE Stalls -- Back-end was stalled by RSE due to need to spill&quot;</span>},</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define PME_ITA2_BE_RSE_BUBBLE_UNDERFLOW 54</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;{ <span class="stringliteral">&quot;BE_RSE_BUBBLE_UNDERFLOW&quot;</span>, {0x40001}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to RSE Stalls -- Back-end was stalled by RSE due to need to fill&quot;</span>},</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define PME_ITA2_BRANCH_EVENT 55</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;{ <span class="stringliteral">&quot;BRANCH_EVENT&quot;</span>, {0x111}, 0xf0, 1, {0xf00003}, <span class="stringliteral">&quot;Branch Event Captured&quot;</span>},</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL_ALL_ALL_PRED 56</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_ALL_ALL_PRED&quot;</span>, {0x5b}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- All branch types regardless of prediction result&quot;</span>},</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL_ALL_CORRECT_PRED 57</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_ALL_CORRECT_PRED&quot;</span>, {0x1005b}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- All branch types, correctly predicted branches (outcome and target)&quot;</span>},</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL_ALL_WRONG_PATH 58</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_ALL_WRONG_PATH&quot;</span>, {0x2005b}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- All branch types, mispredicted branches due to wrong branch direction&quot;</span>},</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL_ALL_WRONG_TARGET 59</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_ALL_WRONG_TARGET&quot;</span>, {0x3005b}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- All branch types, mispredicted branches due to wrong target for taken branches&quot;</span>},</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL_IPREL_ALL_PRED 60</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_IPREL_ALL_PRED&quot;</span>, {0x4005b}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- Only IP relative branches, regardless of prediction result&quot;</span>},</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL_IPREL_CORRECT_PRED 61</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_IPREL_CORRECT_PRED&quot;</span>, {0x5005b}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- Only IP relative branches, correctly predicted branches (outcome and target)&quot;</span>},</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL_IPREL_WRONG_PATH 62</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_IPREL_WRONG_PATH&quot;</span>, {0x6005b}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- Only IP relative branches, mispredicted branches due to wrong branch direction&quot;</span>},</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL_IPREL_WRONG_TARGET 63</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_IPREL_WRONG_TARGET&quot;</span>, {0x7005b}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- Only IP relative branches, mispredicted branches due to wrong target for taken branches&quot;</span>},</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL_NTRETIND_ALL_PRED 64</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_NTRETIND_ALL_PRED&quot;</span>, {0xc005b}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- Only non-return indirect branches, regardless of prediction result&quot;</span>},</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL_NTRETIND_CORRECT_PRED 65</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_NTRETIND_CORRECT_PRED&quot;</span>, {0xd005b}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- Only non-return indirect branches, correctly predicted branches (outcome and target)&quot;</span>},</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL_NTRETIND_WRONG_PATH 66</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_NTRETIND_WRONG_PATH&quot;</span>, {0xe005b}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- Only non-return indirect branches, mispredicted branches due to wrong branch direction&quot;</span>},</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL_NTRETIND_WRONG_TARGET 67</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_NTRETIND_WRONG_TARGET&quot;</span>, {0xf005b}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- Only non-return indirect branches, mispredicted branches due to wrong target for taken branches&quot;</span>},</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL_RETURN_ALL_PRED 68</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_RETURN_ALL_PRED&quot;</span>, {0x8005b}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- Only return type branches, regardless of prediction result&quot;</span>},</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL_RETURN_CORRECT_PRED 69</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_RETURN_CORRECT_PRED&quot;</span>, {0x9005b}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- Only return type branches, correctly predicted branches (outcome and target)&quot;</span>},</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL_RETURN_WRONG_PATH 70</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_RETURN_WRONG_PATH&quot;</span>, {0xa005b}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- Only return type branches, mispredicted branches due to wrong branch direction&quot;</span>},</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL_RETURN_WRONG_TARGET 71</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_RETURN_WRONG_TARGET&quot;</span>, {0xb005b}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- Only return type branches, mispredicted branches due to wrong target for taken branches&quot;</span>},</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL2_ALL_ALL_UNKNOWN_PRED 72</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL2_ALL_ALL_UNKNOWN_PRED&quot;</span>, {0x68}, 0xf0, 2, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail (Unknown Path Component) -- All branch types, branches with unknown path prediction&quot;</span>},</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL2_ALL_UNKNOWN_PATH_CORRECT_PRED 73</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL2_ALL_UNKNOWN_PATH_CORRECT_PRED&quot;</span>, {0x10068}, 0xf0, 2, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail (Unknown Path Component) -- All branch types, branches with unknown path prediction and correctly predicted branch (outcome &amp; target)&quot;</span>},</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL2_ALL_UNKNOWN_PATH_WRONG_PATH 74</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL2_ALL_UNKNOWN_PATH_WRONG_PATH&quot;</span>, {0x20068}, 0xf0, 2, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail (Unknown Path Component) -- All branch types, branches with unknown path prediction and wrong branch direction&quot;</span>},</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL2_IPREL_ALL_UNKNOWN_PRED 75</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL2_IPREL_ALL_UNKNOWN_PRED&quot;</span>, {0x40068}, 0xf0, 2, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail (Unknown Path Component) -- Only IP relative branches, branches with unknown path prediction&quot;</span>},</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL2_IPREL_UNKNOWN_PATH_CORRECT_PRED 76</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL2_IPREL_UNKNOWN_PATH_CORRECT_PRED&quot;</span>, {0x50068}, 0xf0, 2, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail (Unknown Path Component) -- Only IP relative branches, branches with unknown path prediction and correct predicted branch (outcome &amp; target)&quot;</span>},</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL2_IPREL_UNKNOWN_PATH_WRONG_PATH 77</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL2_IPREL_UNKNOWN_PATH_WRONG_PATH&quot;</span>, {0x60068}, 0xf0, 2, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail (Unknown Path Component) -- Only IP relative branches, branches with unknown path prediction and wrong branch direction&quot;</span>},</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL2_NRETIND_ALL_UNKNOWN_PRED 78</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL2_NRETIND_ALL_UNKNOWN_PRED&quot;</span>, {0xc0068}, 0xf0, 2, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail (Unknown Path Component) -- Only non-return indirect branches, branches with unknown path prediction&quot;</span>},</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL2_NRETIND_UNKNOWN_PATH_CORRECT_PRED 79</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL2_NRETIND_UNKNOWN_PATH_CORRECT_PRED&quot;</span>, {0xd0068}, 0xf0, 2, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail (Unknown Path Component) -- Only non-return indirect branches, branches with unknown path prediction and correct predicted branch (outcome &amp; target)&quot;</span>},</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL2_NRETIND_UNKNOWN_PATH_WRONG_PATH 80</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL2_NRETIND_UNKNOWN_PATH_WRONG_PATH&quot;</span>, {0xe0068}, 0xf0, 2, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail (Unknown Path Component) -- Only non-return indirect branches, branches with unknown path prediction and wrong branch direction&quot;</span>},</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL2_RETURN_ALL_UNKNOWN_PRED 81</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL2_RETURN_ALL_UNKNOWN_PRED&quot;</span>, {0x80068}, 0xf0, 2, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail (Unknown Path Component) -- Only return type branches, branches with unknown path prediction&quot;</span>},</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL2_RETURN_UNKNOWN_PATH_CORRECT_PRED 82</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL2_RETURN_UNKNOWN_PATH_CORRECT_PRED&quot;</span>, {0x90068}, 0xf0, 2, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail (Unknown Path Component) -- Only return type branches, branches with unknown path prediction and correct predicted branch (outcome &amp; target)&quot;</span>},</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_MISPRED_DETAIL2_RETURN_UNKNOWN_PATH_WRONG_PATH 83</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL2_RETURN_UNKNOWN_PATH_WRONG_PATH&quot;</span>, {0xa0068}, 0xf0, 2, {0xf00003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail (Unknown Path Component) -- Only return type branches, branches with unknown path prediction and wrong branch direction&quot;</span>},</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_PATH_PRED_ALL_MISPRED_NOTTAKEN 84</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_ALL_MISPRED_NOTTAKEN&quot;</span>, {0x54}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- All branch types, incorrectly predicted path and not taken branch&quot;</span>},</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_PATH_PRED_ALL_MISPRED_TAKEN 85</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_ALL_MISPRED_TAKEN&quot;</span>, {0x10054}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- All branch types, incorrectly predicted path and taken branch&quot;</span>},</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_PATH_PRED_ALL_OKPRED_NOTTAKEN 86</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_ALL_OKPRED_NOTTAKEN&quot;</span>, {0x20054}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- All branch types, correctly predicted path and not taken branch&quot;</span>},</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_PATH_PRED_ALL_OKPRED_TAKEN 87</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_ALL_OKPRED_TAKEN&quot;</span>, {0x30054}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- All branch types, correctly predicted path and taken branch&quot;</span>},</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_PATH_PRED_IPREL_MISPRED_NOTTAKEN 88</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_IPREL_MISPRED_NOTTAKEN&quot;</span>, {0x40054}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- Only IP relative branches, incorrectly predicted path and not taken branch&quot;</span>},</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_PATH_PRED_IPREL_MISPRED_TAKEN 89</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_IPREL_MISPRED_TAKEN&quot;</span>, {0x50054}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- Only IP relative branches, incorrectly predicted path and taken branch&quot;</span>},</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_PATH_PRED_IPREL_OKPRED_NOTTAKEN 90</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_IPREL_OKPRED_NOTTAKEN&quot;</span>, {0x60054}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- Only IP relative branches, correctly predicted path and not taken branch&quot;</span>},</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_PATH_PRED_IPREL_OKPRED_TAKEN 91</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_IPREL_OKPRED_TAKEN&quot;</span>, {0x70054}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- Only IP relative branches, correctly predicted path and taken branch&quot;</span>},</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_PATH_PRED_NRETIND_MISPRED_NOTTAKEN 92</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_NRETIND_MISPRED_NOTTAKEN&quot;</span>, {0xc0054}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- Only non-return indirect branches, incorrectly predicted path and not taken branch&quot;</span>},</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_PATH_PRED_NRETIND_MISPRED_TAKEN 93</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_NRETIND_MISPRED_TAKEN&quot;</span>, {0xd0054}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- Only non-return indirect branches, incorrectly predicted path and taken branch&quot;</span>},</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_PATH_PRED_NRETIND_OKPRED_NOTTAKEN 94</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_NRETIND_OKPRED_NOTTAKEN&quot;</span>, {0xe0054}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- Only non-return indirect branches, correctly predicted path and not taken branch&quot;</span>},</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_PATH_PRED_NRETIND_OKPRED_TAKEN 95</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_NRETIND_OKPRED_TAKEN&quot;</span>, {0xf0054}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- Only non-return indirect branches, correctly predicted path and taken branch&quot;</span>},</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_PATH_PRED_RETURN_MISPRED_NOTTAKEN 96</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_RETURN_MISPRED_NOTTAKEN&quot;</span>, {0x80054}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- Only return type branches, incorrectly predicted path and not taken branch&quot;</span>},</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_PATH_PRED_RETURN_MISPRED_TAKEN 97</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_RETURN_MISPRED_TAKEN&quot;</span>, {0x90054}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- Only return type branches, incorrectly predicted path and taken branch&quot;</span>},</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_PATH_PRED_RETURN_OKPRED_NOTTAKEN 98</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_RETURN_OKPRED_NOTTAKEN&quot;</span>, {0xa0054}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- Only return type branches, correctly predicted path and not taken branch&quot;</span>},</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_PATH_PRED_RETURN_OKPRED_TAKEN 99</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_RETURN_OKPRED_TAKEN&quot;</span>, {0xb0054}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- Only return type branches, correctly predicted path and taken branch&quot;</span>},</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_PATH_PRED2_ALL_UNKNOWNPRED_NOTTAKEN 100</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED2_ALL_UNKNOWNPRED_NOTTAKEN&quot;</span>, {0x6a}, 0xf0, 2, {0xf00003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail (Unknown pred component) -- All branch types, unknown predicted path and not taken branch (which impacts OKPRED_NOTTAKEN)&quot;</span>},</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_PATH_PRED2_ALL_UNKNOWNPRED_TAKEN 101</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED2_ALL_UNKNOWNPRED_TAKEN&quot;</span>, {0x1006a}, 0xf0, 2, {0xf00003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail (Unknown pred component) -- All branch types, unknown predicted path and taken branch (which impacts MISPRED_TAKEN)&quot;</span>},</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_PATH_PRED2_IPREL_UNKNOWNPRED_NOTTAKEN 102</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED2_IPREL_UNKNOWNPRED_NOTTAKEN&quot;</span>, {0x4006a}, 0xf0, 2, {0xf00003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail (Unknown pred component) -- Only IP relative branches, unknown predicted path and not taken branch (which impacts OKPRED_NOTTAKEN)&quot;</span>},</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_PATH_PRED2_IPREL_UNKNOWNPRED_TAKEN 103</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED2_IPREL_UNKNOWNPRED_TAKEN&quot;</span>, {0x5006a}, 0xf0, 2, {0xf00003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail (Unknown pred component) -- Only IP relative branches, unknown predicted path and taken branch (which impacts MISPRED_TAKEN)&quot;</span>},</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_PATH_PRED2_NRETIND_UNKNOWNPRED_NOTTAKEN 104</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED2_NRETIND_UNKNOWNPRED_NOTTAKEN&quot;</span>, {0xc006a}, 0xf0, 2, {0xf00003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail (Unknown pred component) -- Only non-return indirect branches, unknown predicted path and not taken branch (which impacts OKPRED_NOTTAKEN)&quot;</span>},</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_PATH_PRED2_NRETIND_UNKNOWNPRED_TAKEN 105</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED2_NRETIND_UNKNOWNPRED_TAKEN&quot;</span>, {0xd006a}, 0xf0, 2, {0xf00003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail (Unknown pred component) -- Only non-return indirect branches, unknown predicted path and taken branch (which impacts MISPRED_TAKEN)&quot;</span>},</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_PATH_PRED2_RETURN_UNKNOWNPRED_NOTTAKEN 106</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED2_RETURN_UNKNOWNPRED_NOTTAKEN&quot;</span>, {0x8006a}, 0xf0, 2, {0xf00003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail (Unknown pred component) -- Only return type branches, unknown predicted path and not taken branch (which impacts OKPRED_NOTTAKEN)&quot;</span>},</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define PME_ITA2_BR_PATH_PRED2_RETURN_UNKNOWNPRED_TAKEN 107</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED2_RETURN_UNKNOWNPRED_TAKEN&quot;</span>, {0x9006a}, 0xf0, 2, {0xf00003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail (Unknown pred component) -- Only return type branches, unknown predicted path and taken branch (which impacts MISPRED_TAKEN)&quot;</span>},</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_ALL_ANY 108</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;{ <span class="stringliteral">&quot;BUS_ALL_ANY&quot;</span>, {0x30087}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Transactions -- CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_ALL_IO 109</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;{ <span class="stringliteral">&quot;BUS_ALL_IO&quot;</span>, {0x10087}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Transactions -- non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_ALL_SELF 110</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;{ <span class="stringliteral">&quot;BUS_ALL_SELF&quot;</span>, {0x20087}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Transactions -- local processor&quot;</span>},</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_BACKSNP_REQ_THIS 111</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;{ <span class="stringliteral">&quot;BUS_BACKSNP_REQ_THIS&quot;</span>, {0x1008e}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Back Snoop Requests -- Counts the number of bus back snoop me requests&quot;</span>},</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_BRQ_LIVE_REQ_HI 112</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;{ <span class="stringliteral">&quot;BUS_BRQ_LIVE_REQ_HI&quot;</span>, {0x9c}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;BRQ Live Requests (upper 2 bits)&quot;</span>},</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_BRQ_LIVE_REQ_LO 113</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;{ <span class="stringliteral">&quot;BUS_BRQ_LIVE_REQ_LO&quot;</span>, {0x9b}, 0xf0, 7, {0xf00000}, <span class="stringliteral">&quot;BRQ Live Requests (lower 3 bits)&quot;</span>},</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_BRQ_REQ_INSERTED 114</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;{ <span class="stringliteral">&quot;BUS_BRQ_REQ_INSERTED&quot;</span>, {0x9d}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;BRQ Requests Inserted&quot;</span>},</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_DATA_CYCLE 115</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;{ <span class="stringliteral">&quot;BUS_DATA_CYCLE&quot;</span>, {0x88}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Valid Data Cycle on the Bus&quot;</span>},</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_HITM 116</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;{ <span class="stringliteral">&quot;BUS_HITM&quot;</span>, {0x84}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Hit Modified Line Transactions&quot;</span>},</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_IO_ANY 117</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;{ <span class="stringliteral">&quot;BUS_IO_ANY&quot;</span>, {0x30090}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;IA-32 Compatible IO Bus Transactions -- CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_IO_IO 118</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;{ <span class="stringliteral">&quot;BUS_IO_IO&quot;</span>, {0x10090}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;IA-32 Compatible IO Bus Transactions -- non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_IO_SELF 119</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;{ <span class="stringliteral">&quot;BUS_IO_SELF&quot;</span>, {0x20090}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;IA-32 Compatible IO Bus Transactions -- local processor&quot;</span>},</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_IOQ_LIVE_REQ_HI 120</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;{ <span class="stringliteral">&quot;BUS_IOQ_LIVE_REQ_HI&quot;</span>, {0x98}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Inorder Bus Queue Requests (upper 2 bits)&quot;</span>},</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_IOQ_LIVE_REQ_LO 121</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;{ <span class="stringliteral">&quot;BUS_IOQ_LIVE_REQ_LO&quot;</span>, {0x97}, 0xf0, 3, {0xf00000}, <span class="stringliteral">&quot;Inorder Bus Queue Requests (lower2 bitst)&quot;</span>},</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_LOCK_ANY 122</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;{ <span class="stringliteral">&quot;BUS_LOCK_ANY&quot;</span>, {0x30093}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;IA-32 Compatible Bus Lock Transactions -- CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_LOCK_SELF 123</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;{ <span class="stringliteral">&quot;BUS_LOCK_SELF&quot;</span>, {0x20093}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;IA-32 Compatible Bus Lock Transactions -- local processor&quot;</span>},</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_MEMORY_ALL_ANY 124</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;{ <span class="stringliteral">&quot;BUS_MEMORY_ALL_ANY&quot;</span>, {0xf008a}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Memory Transactions -- All bus transactions from CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_MEMORY_ALL_IO 125</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;{ <span class="stringliteral">&quot;BUS_MEMORY_ALL_IO&quot;</span>, {0xd008a}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Memory Transactions -- All bus transactions from non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_MEMORY_ALL_SELF 126</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;{ <span class="stringliteral">&quot;BUS_MEMORY_ALL_SELF&quot;</span>, {0xe008a}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Memory Transactions -- All bus transactions from local processor&quot;</span>},</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_MEMORY_EQ_128BYTE_ANY 127</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;{ <span class="stringliteral">&quot;BUS_MEMORY_EQ_128BYTE_ANY&quot;</span>, {0x7008a}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Memory Transactions -- number of full cache line transactions (BRL, BRIL, BWL) from CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_MEMORY_EQ_128BYTE_IO 128</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;{ <span class="stringliteral">&quot;BUS_MEMORY_EQ_128BYTE_IO&quot;</span>, {0x5008a}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Memory Transactions -- number of full cache line transactions (BRL, BRIL, BWL) from non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_MEMORY_EQ_128BYTE_SELF 129</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;{ <span class="stringliteral">&quot;BUS_MEMORY_EQ_128BYTE_SELF&quot;</span>, {0x6008a}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Memory Transactions -- number of full cache line transactions (BRL, BRIL, BWL) from local processor&quot;</span>},</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_MEMORY_LT_128BYTE_ANY 130</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;{ <span class="stringliteral">&quot;BUS_MEMORY_LT_128BYTE_ANY&quot;</span>, {0xb008a}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Memory Transactions -- number of less than full cache line transactions (BRP, BWP) CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_MEMORY_LT_128BYTE_IO 131</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;{ <span class="stringliteral">&quot;BUS_MEMORY_LT_128BYTE_IO&quot;</span>, {0x9008a}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Memory Transactions -- number of less than full cache line transactions (BRP, BWP) from non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_MEMORY_LT_128BYTE_SELF 132</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;{ <span class="stringliteral">&quot;BUS_MEMORY_LT_128BYTE_SELF&quot;</span>, {0xa008a}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Memory Transactions -- number of less than full cache line transactions (BRP, BWP) local processor&quot;</span>},</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_MEM_READ_ALL_ANY 133</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_ALL_ANY&quot;</span>, {0xf008b}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- All memory read transactions from CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_MEM_READ_ALL_IO 134</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_ALL_IO&quot;</span>, {0xd008b}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- All memory read transactions from non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_MEM_READ_ALL_SELF 135</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_ALL_SELF&quot;</span>, {0xe008b}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- All memory read transactions from local processor&quot;</span>},</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_MEM_READ_BIL_ANY 136</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_BIL_ANY&quot;</span>, {0x3008b}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- Number of BIL 0-byte memory read invalidate transactions from CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_MEM_READ_BIL_IO 137</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_BIL_IO&quot;</span>, {0x1008b}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- Number of BIL 0-byte memory read invalidate transactions from non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_MEM_READ_BIL_SELF 138</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_BIL_SELF&quot;</span>, {0x2008b}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- Number of BIL 0-byte memory read invalidate transactions from local processor&quot;</span>},</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_MEM_READ_BRIL_ANY 139</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_BRIL_ANY&quot;</span>, {0xb008b}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- Number of full cache line memory read invalidate transactions from CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_MEM_READ_BRIL_IO 140</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_BRIL_IO&quot;</span>, {0x9008b}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- Number of full cache line memory read invalidate transactions from non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_MEM_READ_BRIL_SELF 141</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_BRIL_SELF&quot;</span>, {0xa008b}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- Number of full cache line memory read invalidate transactions from local processor&quot;</span>},</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_MEM_READ_BRL_ANY 142</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_BRL_ANY&quot;</span>, {0x7008b}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- Number of full cache line memory read transactions from CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_MEM_READ_BRL_IO 143</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_BRL_IO&quot;</span>, {0x5008b}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- Number of full cache line memory read transactions from non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_MEM_READ_BRL_SELF 144</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_BRL_SELF&quot;</span>, {0x6008b}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- Number of full cache line memory read transactions from local processor&quot;</span>},</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_MEM_READ_OUT_HI 145</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_OUT_HI&quot;</span>, {0x94}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Outstanding Memory Read Transactions (upper 2 bits)&quot;</span>},</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_MEM_READ_OUT_LO 146</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_OUT_LO&quot;</span>, {0x95}, 0xf0, 7, {0xf00000}, <span class="stringliteral">&quot;Outstanding Memory Read Transactions (lower 3 bits)&quot;</span>},</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_OOQ_LIVE_REQ_HI 147</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;{ <span class="stringliteral">&quot;BUS_OOQ_LIVE_REQ_HI&quot;</span>, {0x9a}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Out-of-order Bus Queue Requests (upper 2 bits)&quot;</span>},</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_OOQ_LIVE_REQ_LO 148</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;{ <span class="stringliteral">&quot;BUS_OOQ_LIVE_REQ_LO&quot;</span>, {0x99}, 0xf0, 7, {0xf00000}, <span class="stringliteral">&quot;Out-of-order Bus Queue Requests (lower 3 bits)&quot;</span>},</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_RD_DATA_ANY 149</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_DATA_ANY&quot;</span>, {0x3008c}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Read Data Transactions -- CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_RD_DATA_IO 150</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_DATA_IO&quot;</span>, {0x1008c}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Read Data Transactions -- non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_RD_DATA_SELF 151</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_DATA_SELF&quot;</span>, {0x2008c}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Read Data Transactions -- local processor&quot;</span>},</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_RD_HIT 152</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_HIT&quot;</span>, {0x80}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Read Hit Clean Non-local Cache Transactions&quot;</span>},</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_RD_HITM 153</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_HITM&quot;</span>, {0x81}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Read Hit Modified Non-local Cache Transactions&quot;</span>},</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_RD_INVAL_ALL_HITM 154</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_INVAL_ALL_HITM&quot;</span>, {0x83}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus BRIL Burst Transaction Results in HITM&quot;</span>},</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_RD_INVAL_HITM 155</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_INVAL_HITM&quot;</span>, {0x82}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus BIL Transaction Results in HITM&quot;</span>},</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_RD_IO_ANY 156</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_IO_ANY&quot;</span>, {0x30091}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;IA-32 Compatible IO Read Transactions -- CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_RD_IO_IO 157</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_IO_IO&quot;</span>, {0x10091}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;IA-32 Compatible IO Read Transactions -- non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_RD_IO_SELF 158</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_IO_SELF&quot;</span>, {0x20091}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;IA-32 Compatible IO Read Transactions -- local processor&quot;</span>},</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_RD_PRTL_ANY 159</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_PRTL_ANY&quot;</span>, {0x3008d}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Read Partial Transactions -- CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_RD_PRTL_IO 160</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_PRTL_IO&quot;</span>, {0x1008d}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Read Partial Transactions -- non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_RD_PRTL_SELF 161</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_PRTL_SELF&quot;</span>, {0x2008d}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Read Partial Transactions -- local processor&quot;</span>},</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_SNOOPQ_REQ 162</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;{ <span class="stringliteral">&quot;BUS_SNOOPQ_REQ&quot;</span>, {0x96}, 0xf0, 7, {0xf00000}, <span class="stringliteral">&quot;Bus Snoop Queue Requests&quot;</span>},</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_SNOOPS_ANY 163</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;{ <span class="stringliteral">&quot;BUS_SNOOPS_ANY&quot;</span>, {0x30086}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Snoops Total -- CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_SNOOPS_IO 164</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;{ <span class="stringliteral">&quot;BUS_SNOOPS_IO&quot;</span>, {0x10086}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Snoops Total -- non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_SNOOPS_SELF 165</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;{ <span class="stringliteral">&quot;BUS_SNOOPS_SELF&quot;</span>, {0x20086}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Snoops Total -- local processor&quot;</span>},</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_SNOOPS_HITM_ANY 166</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;{ <span class="stringliteral">&quot;BUS_SNOOPS_HITM_ANY&quot;</span>, {0x30085}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Snoops HIT Modified Cache Line -- CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_SNOOPS_HITM_SELF 167</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;{ <span class="stringliteral">&quot;BUS_SNOOPS_HITM_SELF&quot;</span>, {0x20085}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Snoops HIT Modified Cache Line -- local processor&quot;</span>},</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_SNOOP_STALL_CYCLES_ANY 168</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;{ <span class="stringliteral">&quot;BUS_SNOOP_STALL_CYCLES_ANY&quot;</span>, {0x3008f}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Snoop Stall Cycles (from any agent) -- CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_SNOOP_STALL_CYCLES_SELF 169</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;{ <span class="stringliteral">&quot;BUS_SNOOP_STALL_CYCLES_SELF&quot;</span>, {0x2008f}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Snoop Stall Cycles (from any agent) -- local processor&quot;</span>},</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_WR_WB_ALL_ANY 170</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;{ <span class="stringliteral">&quot;BUS_WR_WB_ALL_ANY&quot;</span>, {0xf0092}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Write Back Transactions -- CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_WR_WB_ALL_IO 171</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;{ <span class="stringliteral">&quot;BUS_WR_WB_ALL_IO&quot;</span>, {0xd0092}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Write Back Transactions -- non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_WR_WB_ALL_SELF 172</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;{ <span class="stringliteral">&quot;BUS_WR_WB_ALL_SELF&quot;</span>, {0xe0092}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Write Back Transactions -- local processor&quot;</span>},</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_WR_WB_CCASTOUT_ANY 173</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;{ <span class="stringliteral">&quot;BUS_WR_WB_CCASTOUT_ANY&quot;</span>, {0xb0092}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Write Back Transactions -- CPU or non-CPU (all transactions)/Only 0-byte transactions with write back attribute (clean cast outs) will be counted&quot;</span>},</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_WR_WB_CCASTOUT_SELF 174</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;{ <span class="stringliteral">&quot;BUS_WR_WB_CCASTOUT_SELF&quot;</span>, {0xa0092}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Write Back Transactions -- local processor/Only 0-byte transactions with write back attribute (clean cast outs) will be counted&quot;</span>},</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_WR_WB_EQ_128BYTE_ANY 175</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;{ <span class="stringliteral">&quot;BUS_WR_WB_EQ_128BYTE_ANY&quot;</span>, {0x70092}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Write Back Transactions -- CPU or non-CPU (all transactions)./Only cache line transactions with write back or write coalesce attributes will be counted.&quot;</span>},</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_WR_WB_EQ_128BYTE_IO 176</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;{ <span class="stringliteral">&quot;BUS_WR_WB_EQ_128BYTE_IO&quot;</span>, {0x50092}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Write Back Transactions -- non-CPU priority agents/Only cache line transactions with write back or write coalesce attributes will be counted.&quot;</span>},</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define PME_ITA2_BUS_WR_WB_EQ_128BYTE_SELF 177</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;{ <span class="stringliteral">&quot;BUS_WR_WB_EQ_128BYTE_SELF&quot;</span>, {0x60092}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bus Write Back Transactions -- local processor/Only cache line transactions with write back or write coalesce attributes will be counted.&quot;</span>},</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define PME_ITA2_CPU_CPL_CHANGES 178</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;{ <span class="stringliteral">&quot;CPU_CPL_CHANGES&quot;</span>, {0x13}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Privilege Level Changes&quot;</span>},</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define PME_ITA2_CPU_CYCLES 179</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;{ <span class="stringliteral">&quot;CPU_CYCLES&quot;</span>, {0x12}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;CPU Cycles&quot;</span>},</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define PME_ITA2_DATA_DEBUG_REGISTER_FAULT 180</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;{ <span class="stringliteral">&quot;DATA_DEBUG_REGISTER_FAULT&quot;</span>, {0x52}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Fault Due to Data Debug Reg. Match to Load/Store Instruction&quot;</span>},</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define PME_ITA2_DATA_DEBUG_REGISTER_MATCHES 181</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;{ <span class="stringliteral">&quot;DATA_DEBUG_REGISTER_MATCHES&quot;</span>, {0xc6}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;Data Debug Register Matches Data Address of Memory Reference.&quot;</span>},</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define PME_ITA2_DATA_EAR_ALAT 182</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_ALAT&quot;</span>, {0x6c8}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;Data EAR ALAT&quot;</span>},</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define PME_ITA2_DATA_EAR_CACHE_LAT1024 183</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_CACHE_LAT1024&quot;</span>, {0x805c8}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;Data EAR Cache -- &gt;= 1024 Cycles&quot;</span>},</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define PME_ITA2_DATA_EAR_CACHE_LAT128 184</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_CACHE_LAT128&quot;</span>, {0x505c8}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;Data EAR Cache -- &gt;= 128 Cycles&quot;</span>},</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define PME_ITA2_DATA_EAR_CACHE_LAT16 185</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_CACHE_LAT16&quot;</span>, {0x205c8}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;Data EAR Cache -- &gt;= 16 Cycles&quot;</span>},</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define PME_ITA2_DATA_EAR_CACHE_LAT2048 186</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_CACHE_LAT2048&quot;</span>, {0x905c8}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;Data EAR Cache -- &gt;= 2048 Cycles&quot;</span>},</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define PME_ITA2_DATA_EAR_CACHE_LAT256 187</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_CACHE_LAT256&quot;</span>, {0x605c8}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;Data EAR Cache -- &gt;= 256 Cycles&quot;</span>},</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define PME_ITA2_DATA_EAR_CACHE_LAT32 188</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_CACHE_LAT32&quot;</span>, {0x305c8}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;Data EAR Cache -- &gt;= 32 Cycles&quot;</span>},</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define PME_ITA2_DATA_EAR_CACHE_LAT4 189</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_CACHE_LAT4&quot;</span>, {0x5c8}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;Data EAR Cache -- &gt;= 4 Cycles&quot;</span>},</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define PME_ITA2_DATA_EAR_CACHE_LAT4096 190</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_CACHE_LAT4096&quot;</span>, {0xa05c8}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;Data EAR Cache -- &gt;= 4096 Cycles&quot;</span>},</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define PME_ITA2_DATA_EAR_CACHE_LAT512 191</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_CACHE_LAT512&quot;</span>, {0x705c8}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;Data EAR Cache -- &gt;= 512 Cycles&quot;</span>},</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define PME_ITA2_DATA_EAR_CACHE_LAT64 192</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_CACHE_LAT64&quot;</span>, {0x405c8}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;Data EAR Cache -- &gt;= 64 Cycles&quot;</span>},</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define PME_ITA2_DATA_EAR_CACHE_LAT8 193</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_CACHE_LAT8&quot;</span>, {0x105c8}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;Data EAR Cache -- &gt;= 8 Cycles&quot;</span>},</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define PME_ITA2_DATA_EAR_EVENTS 194</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_EVENTS&quot;</span>, {0xc8}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;L1 Data Cache EAR Events&quot;</span>},</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define PME_ITA2_DATA_EAR_TLB_ALL 195</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_TLB_ALL&quot;</span>, {0xe04c8}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;Data EAR TLB -- All L1 DTLB Misses&quot;</span>},</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define PME_ITA2_DATA_EAR_TLB_FAULT 196</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_TLB_FAULT&quot;</span>, {0x804c8}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;Data EAR TLB -- DTLB Misses which produce a software fault&quot;</span>},</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define PME_ITA2_DATA_EAR_TLB_L2DTLB 197</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_TLB_L2DTLB&quot;</span>, {0x204c8}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;Data EAR TLB -- L1 DTLB Misses which hit L2 DTLB&quot;</span>},</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define PME_ITA2_DATA_EAR_TLB_L2DTLB_OR_FAULT 198</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_TLB_L2DTLB_OR_FAULT&quot;</span>, {0xa04c8}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;Data EAR TLB -- L1 DTLB Misses which hit L2 DTLB or produce a software fault&quot;</span>},</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define PME_ITA2_DATA_EAR_TLB_L2DTLB_OR_VHPT 199</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_TLB_L2DTLB_OR_VHPT&quot;</span>, {0x604c8}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;Data EAR TLB -- L1 DTLB Misses which hit L2 DTLB or VHPT&quot;</span>},</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define PME_ITA2_DATA_EAR_TLB_VHPT 200</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_TLB_VHPT&quot;</span>, {0x404c8}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;Data EAR TLB -- L1 DTLB Misses which hit VHPT&quot;</span>},</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define PME_ITA2_DATA_EAR_TLB_VHPT_OR_FAULT 201</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_TLB_VHPT_OR_FAULT&quot;</span>, {0xc04c8}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;Data EAR TLB -- L1 DTLB Misses which hit VHPT or produce a software fault&quot;</span>},</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define PME_ITA2_DATA_REFERENCES_SET0 202</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;{ <span class="stringliteral">&quot;DATA_REFERENCES_SET0&quot;</span>, {0xc3}, 0xf0, 4, {0x5010007}, <span class="stringliteral">&quot;Data Memory References Issued to Memory Pipeline&quot;</span>},</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define PME_ITA2_DATA_REFERENCES_SET1 203</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;{ <span class="stringliteral">&quot;DATA_REFERENCES_SET1&quot;</span>, {0xc5}, 0xf0, 4, {0x5110007}, <span class="stringliteral">&quot;Data Memory References Issued to Memory Pipeline&quot;</span>},</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define PME_ITA2_DISP_STALLED 204</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;{ <span class="stringliteral">&quot;DISP_STALLED&quot;</span>, {0x49}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Number of Cycles Dispersal Stalled&quot;</span>},</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define PME_ITA2_DTLB_INSERTS_HPW 205</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;{ <span class="stringliteral">&quot;DTLB_INSERTS_HPW&quot;</span>, {0xc9}, 0xf0, 4, {0xf00007}, <span class="stringliteral">&quot;Hardware Page Walker Installs to DTLB&quot;</span>},</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define PME_ITA2_DTLB_INSERTS_HPW_RETIRED 206</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;{ <span class="stringliteral">&quot;DTLB_INSERTS_HPW_RETIRED&quot;</span>, {0x2c}, 0xf0, 4, {0xf00007}, <span class="stringliteral">&quot;VHPT Entries Inserted into DTLB by the Hardware Page Walker&quot;</span>},</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define PME_ITA2_ENCBR_MISPRED_DETAIL_ALL_ALL_PRED 207</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;{ <span class="stringliteral">&quot;ENCBR_MISPRED_DETAIL_ALL_ALL_PRED&quot;</span>, {0x63}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;Number of Encoded Branches Retired -- All encoded branches regardless of prediction result&quot;</span>},</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define PME_ITA2_ENCBR_MISPRED_DETAIL_ALL_CORRECT_PRED 208</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;{ <span class="stringliteral">&quot;ENCBR_MISPRED_DETAIL_ALL_CORRECT_PRED&quot;</span>, {0x10063}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;Number of Encoded Branches Retired -- All encoded branches, correctly predicted branches (outcome and target)&quot;</span>},</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define PME_ITA2_ENCBR_MISPRED_DETAIL_ALL_WRONG_PATH 209</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;{ <span class="stringliteral">&quot;ENCBR_MISPRED_DETAIL_ALL_WRONG_PATH&quot;</span>, {0x20063}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;Number of Encoded Branches Retired -- All encoded branches, mispredicted branches due to wrong branch direction&quot;</span>},</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define PME_ITA2_ENCBR_MISPRED_DETAIL_ALL_WRONG_TARGET 210</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;{ <span class="stringliteral">&quot;ENCBR_MISPRED_DETAIL_ALL_WRONG_TARGET&quot;</span>, {0x30063}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;Number of Encoded Branches Retired -- All encoded branches, mispredicted branches due to wrong target for taken branches&quot;</span>},</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define PME_ITA2_ENCBR_MISPRED_DETAIL_ALL2_ALL_PRED 211</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;{ <span class="stringliteral">&quot;ENCBR_MISPRED_DETAIL_ALL2_ALL_PRED&quot;</span>, {0xc0063}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;Number of Encoded Branches Retired -- Only non-return indirect branches, regardless of prediction result&quot;</span>},</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define PME_ITA2_ENCBR_MISPRED_DETAIL_ALL2_CORRECT_PRED 212</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;{ <span class="stringliteral">&quot;ENCBR_MISPRED_DETAIL_ALL2_CORRECT_PRED&quot;</span>, {0xd0063}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;Number of Encoded Branches Retired -- Only non-return indirect branches, correctly predicted branches (outcome and target)&quot;</span>},</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define PME_ITA2_ENCBR_MISPRED_DETAIL_ALL2_WRONG_PATH 213</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;{ <span class="stringliteral">&quot;ENCBR_MISPRED_DETAIL_ALL2_WRONG_PATH&quot;</span>, {0xe0063}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;Number of Encoded Branches Retired -- Only non-return indirect branches, mispredicted branches due to wrong branch direction&quot;</span>},</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define PME_ITA2_ENCBR_MISPRED_DETAIL_ALL2_WRONG_TARGET 214</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;{ <span class="stringliteral">&quot;ENCBR_MISPRED_DETAIL_ALL2_WRONG_TARGET&quot;</span>, {0xf0063}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;Number of Encoded Branches Retired -- Only non-return indirect branches, mispredicted branches due to wrong target for taken branches&quot;</span>},</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define PME_ITA2_ENCBR_MISPRED_DETAIL_OVERSUB_ALL_PRED 215</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;{ <span class="stringliteral">&quot;ENCBR_MISPRED_DETAIL_OVERSUB_ALL_PRED&quot;</span>, {0x80063}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;Number of Encoded Branches Retired -- Only return type branches, regardless of prediction result&quot;</span>},</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define PME_ITA2_ENCBR_MISPRED_DETAIL_OVERSUB_CORRECT_PRED 216</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;{ <span class="stringliteral">&quot;ENCBR_MISPRED_DETAIL_OVERSUB_CORRECT_PRED&quot;</span>, {0x90063}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;Number of Encoded Branches Retired -- Only return type branches, correctly predicted branches (outcome and target)&quot;</span>},</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define PME_ITA2_ENCBR_MISPRED_DETAIL_OVERSUB_WRONG_PATH 217</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;{ <span class="stringliteral">&quot;ENCBR_MISPRED_DETAIL_OVERSUB_WRONG_PATH&quot;</span>, {0xa0063}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;Number of Encoded Branches Retired -- Only return type branches, mispredicted branches due to wrong branch direction&quot;</span>},</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define PME_ITA2_ENCBR_MISPRED_DETAIL_OVERSUB_WRONG_TARGET 218</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;{ <span class="stringliteral">&quot;ENCBR_MISPRED_DETAIL_OVERSUB_WRONG_TARGET&quot;</span>, {0xb0063}, 0xf0, 3, {0xf00003}, <span class="stringliteral">&quot;Number of Encoded Branches Retired -- Only return type branches, mispredicted branches due to wrong target for taken branches&quot;</span>},</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define PME_ITA2_EXTERN_DP_PINS_0_TO_3_ALL 219</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;{ <span class="stringliteral">&quot;EXTERN_DP_PINS_0_TO_3_ALL&quot;</span>, {0xf009e}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;DP Pins 0-3 Asserted -- include pin3 assertion&quot;</span>},</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define PME_ITA2_EXTERN_DP_PINS_0_TO_3_PIN0 220</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;{ <span class="stringliteral">&quot;EXTERN_DP_PINS_0_TO_3_PIN0&quot;</span>, {0x1009e}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;DP Pins 0-3 Asserted -- include pin0 assertion&quot;</span>},</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define PME_ITA2_EXTERN_DP_PINS_0_TO_3_PIN0_OR_PIN1 221</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;{ <span class="stringliteral">&quot;EXTERN_DP_PINS_0_TO_3_PIN0_OR_PIN1&quot;</span>, {0x3009e}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;DP Pins 0-3 Asserted -- include pin0 or pin1 assertion&quot;</span>},</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define PME_ITA2_EXTERN_DP_PINS_0_TO_3_PIN0_OR_PIN1_OR_PIN2 222</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;{ <span class="stringliteral">&quot;EXTERN_DP_PINS_0_TO_3_PIN0_OR_PIN1_OR_PIN2&quot;</span>, {0x7009e}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;DP Pins 0-3 Asserted -- include pin0 or pin1 or pin2 assertion&quot;</span>},</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define PME_ITA2_EXTERN_DP_PINS_0_TO_3_PIN0_OR_PIN1_OR_PIN3 223</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;{ <span class="stringliteral">&quot;EXTERN_DP_PINS_0_TO_3_PIN0_OR_PIN1_OR_PIN3&quot;</span>, {0xb009e}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;DP Pins 0-3 Asserted -- include pin0 or pin1 or pin3 assertion&quot;</span>},</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define PME_ITA2_EXTERN_DP_PINS_0_TO_3_PIN0_OR_PIN2 224</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;{ <span class="stringliteral">&quot;EXTERN_DP_PINS_0_TO_3_PIN0_OR_PIN2&quot;</span>, {0x5009e}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;DP Pins 0-3 Asserted -- include pin0 or pin2 assertion&quot;</span>},</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define PME_ITA2_EXTERN_DP_PINS_0_TO_3_PIN0_OR_PIN2_OR_PIN3 225</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;{ <span class="stringliteral">&quot;EXTERN_DP_PINS_0_TO_3_PIN0_OR_PIN2_OR_PIN3&quot;</span>, {0xd009e}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;DP Pins 0-3 Asserted -- include pin0 or pin2 or pin3 assertion&quot;</span>},</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define PME_ITA2_EXTERN_DP_PINS_0_TO_3_PIN0_OR_PIN3 226</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;{ <span class="stringliteral">&quot;EXTERN_DP_PINS_0_TO_3_PIN0_OR_PIN3&quot;</span>, {0x9009e}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;DP Pins 0-3 Asserted -- include pin0 or pin3 assertion&quot;</span>},</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define PME_ITA2_EXTERN_DP_PINS_0_TO_3_PIN1 227</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;{ <span class="stringliteral">&quot;EXTERN_DP_PINS_0_TO_3_PIN1&quot;</span>, {0x2009e}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;DP Pins 0-3 Asserted -- include pin1 assertion&quot;</span>},</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define PME_ITA2_EXTERN_DP_PINS_0_TO_3_PIN1_OR_PIN2 228</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;{ <span class="stringliteral">&quot;EXTERN_DP_PINS_0_TO_3_PIN1_OR_PIN2&quot;</span>, {0x6009e}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;DP Pins 0-3 Asserted -- include pin1 or pin2 assertion&quot;</span>},</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define PME_ITA2_EXTERN_DP_PINS_0_TO_3_PIN1_OR_PIN2_OR_PIN3 229</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;{ <span class="stringliteral">&quot;EXTERN_DP_PINS_0_TO_3_PIN1_OR_PIN2_OR_PIN3&quot;</span>, {0xe009e}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;DP Pins 0-3 Asserted -- include pin1 or pin2 or pin3 assertion&quot;</span>},</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define PME_ITA2_EXTERN_DP_PINS_0_TO_3_PIN1_OR_PIN3 230</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;{ <span class="stringliteral">&quot;EXTERN_DP_PINS_0_TO_3_PIN1_OR_PIN3&quot;</span>, {0xa009e}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;DP Pins 0-3 Asserted -- include pin1 or pin3 assertion&quot;</span>},</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define PME_ITA2_EXTERN_DP_PINS_0_TO_3_PIN2 231</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;{ <span class="stringliteral">&quot;EXTERN_DP_PINS_0_TO_3_PIN2&quot;</span>, {0x4009e}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;DP Pins 0-3 Asserted -- include pin2 assertion&quot;</span>},</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define PME_ITA2_EXTERN_DP_PINS_0_TO_3_PIN2_OR_PIN3 232</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;{ <span class="stringliteral">&quot;EXTERN_DP_PINS_0_TO_3_PIN2_OR_PIN3&quot;</span>, {0xc009e}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;DP Pins 0-3 Asserted -- include pin2 or pin3 assertion&quot;</span>},</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define PME_ITA2_EXTERN_DP_PINS_0_TO_3_PIN3 233</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;{ <span class="stringliteral">&quot;EXTERN_DP_PINS_0_TO_3_PIN3&quot;</span>, {0x8009e}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;DP Pins 0-3 Asserted -- include pin3 assertion&quot;</span>},</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define PME_ITA2_EXTERN_DP_PINS_4_TO_5_ALL 234</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;{ <span class="stringliteral">&quot;EXTERN_DP_PINS_4_TO_5_ALL&quot;</span>, {0x3009f}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;DP Pins 4-5 Asserted -- include pin5 assertion&quot;</span>},</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define PME_ITA2_EXTERN_DP_PINS_4_TO_5_PIN4 235</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;{ <span class="stringliteral">&quot;EXTERN_DP_PINS_4_TO_5_PIN4&quot;</span>, {0x1009f}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;DP Pins 4-5 Asserted -- include pin4 assertion&quot;</span>},</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define PME_ITA2_EXTERN_DP_PINS_4_TO_5_PIN5 236</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;{ <span class="stringliteral">&quot;EXTERN_DP_PINS_4_TO_5_PIN5&quot;</span>, {0x2009f}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;DP Pins 4-5 Asserted -- include pin5 assertion&quot;</span>},</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define PME_ITA2_FE_BUBBLE_ALL 237</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;{ <span class="stringliteral">&quot;FE_BUBBLE_ALL&quot;</span>, {0x71}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bubbles Seen by FE -- count regardless of cause&quot;</span>},</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define PME_ITA2_FE_BUBBLE_ALLBUT_FEFLUSH_BUBBLE 238</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;{ <span class="stringliteral">&quot;FE_BUBBLE_ALLBUT_FEFLUSH_BUBBLE&quot;</span>, {0xb0071}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bubbles Seen by FE -- ALL except FEFLUSH and BUBBLE&quot;</span>},</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define PME_ITA2_FE_BUBBLE_ALLBUT_IBFULL 239</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;{ <span class="stringliteral">&quot;FE_BUBBLE_ALLBUT_IBFULL&quot;</span>, {0xc0071}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bubbles Seen by FE -- ALL except IBFULl&quot;</span>},</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define PME_ITA2_FE_BUBBLE_BRANCH 240</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;{ <span class="stringliteral">&quot;FE_BUBBLE_BRANCH&quot;</span>, {0x90071}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bubbles Seen by FE -- only if caused by any of 4 branch recirculates&quot;</span>},</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define PME_ITA2_FE_BUBBLE_BUBBLE 241</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;{ <span class="stringliteral">&quot;FE_BUBBLE_BUBBLE&quot;</span>, {0xd0071}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bubbles Seen by FE -- only if caused by branch bubble stall&quot;</span>},</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define PME_ITA2_FE_BUBBLE_FEFLUSH 242</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;{ <span class="stringliteral">&quot;FE_BUBBLE_FEFLUSH&quot;</span>, {0x10071}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bubbles Seen by FE -- only if caused by a front-end flush&quot;</span>},</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define PME_ITA2_FE_BUBBLE_FILL_RECIRC 243</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;{ <span class="stringliteral">&quot;FE_BUBBLE_FILL_RECIRC&quot;</span>, {0x80071}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bubbles Seen by FE -- only if caused by a recirculate for a cache line fill operation&quot;</span>},</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define PME_ITA2_FE_BUBBLE_GROUP1 244</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;{ <span class="stringliteral">&quot;FE_BUBBLE_GROUP1&quot;</span>, {0x30071}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bubbles Seen by FE -- BUBBLE or BRANCH&quot;</span>},</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define PME_ITA2_FE_BUBBLE_GROUP2 245</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;{ <span class="stringliteral">&quot;FE_BUBBLE_GROUP2&quot;</span>, {0x40071}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bubbles Seen by FE -- IMISS or TLBMISS&quot;</span>},</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define PME_ITA2_FE_BUBBLE_GROUP3 246</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;{ <span class="stringliteral">&quot;FE_BUBBLE_GROUP3&quot;</span>, {0xa0071}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bubbles Seen by FE -- FILL_RECIRC or BRANCH&quot;</span>},</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define PME_ITA2_FE_BUBBLE_IBFULL 247</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;{ <span class="stringliteral">&quot;FE_BUBBLE_IBFULL&quot;</span>, {0x50071}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bubbles Seen by FE -- only if caused by instruction buffer full stall&quot;</span>},</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define PME_ITA2_FE_BUBBLE_IMISS 248</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;{ <span class="stringliteral">&quot;FE_BUBBLE_IMISS&quot;</span>, {0x60071}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bubbles Seen by FE -- only if caused by instruction cache miss stall&quot;</span>},</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define PME_ITA2_FE_BUBBLE_TLBMISS 249</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;{ <span class="stringliteral">&quot;FE_BUBBLE_TLBMISS&quot;</span>, {0x70071}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Bubbles Seen by FE -- only if caused by TLB stall&quot;</span>},</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define PME_ITA2_FE_LOST_BW_ALL 250</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;{ <span class="stringliteral">&quot;FE_LOST_BW_ALL&quot;</span>, {0x70}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles at the Entrance to IB -- count regardless of cause&quot;</span>},</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define PME_ITA2_FE_LOST_BW_BI 251</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;{ <span class="stringliteral">&quot;FE_LOST_BW_BI&quot;</span>, {0x90070}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles at the Entrance to IB -- only if caused by branch initialization stall&quot;</span>},</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define PME_ITA2_FE_LOST_BW_BRQ 252</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;{ <span class="stringliteral">&quot;FE_LOST_BW_BRQ&quot;</span>, {0xa0070}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles at the Entrance to IB -- only if caused by branch retirement queue stall&quot;</span>},</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define PME_ITA2_FE_LOST_BW_BR_ILOCK 253</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;{ <span class="stringliteral">&quot;FE_LOST_BW_BR_ILOCK&quot;</span>, {0xc0070}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles at the Entrance to IB -- only if caused by branch interlock stall&quot;</span>},</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define PME_ITA2_FE_LOST_BW_BUBBLE 254</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;{ <span class="stringliteral">&quot;FE_LOST_BW_BUBBLE&quot;</span>, {0xd0070}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles at the Entrance to IB -- only if caused by branch resteer bubble stall&quot;</span>},</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define PME_ITA2_FE_LOST_BW_FEFLUSH 255</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;{ <span class="stringliteral">&quot;FE_LOST_BW_FEFLUSH&quot;</span>, {0x10070}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles at the Entrance to IB -- only if caused by a front-end flush&quot;</span>},</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define PME_ITA2_FE_LOST_BW_FILL_RECIRC 256</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;{ <span class="stringliteral">&quot;FE_LOST_BW_FILL_RECIRC&quot;</span>, {0x80070}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles at the Entrance to IB -- only if caused by a recirculate for a cache line fill operation&quot;</span>},</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define PME_ITA2_FE_LOST_BW_IBFULL 257</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;{ <span class="stringliteral">&quot;FE_LOST_BW_IBFULL&quot;</span>, {0x50070}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles at the Entrance to IB -- only if caused by instruction buffer full stall&quot;</span>},</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define PME_ITA2_FE_LOST_BW_IMISS 258</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;{ <span class="stringliteral">&quot;FE_LOST_BW_IMISS&quot;</span>, {0x60070}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles at the Entrance to IB -- only if caused by instruction cache miss stall&quot;</span>},</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define PME_ITA2_FE_LOST_BW_PLP 259</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;{ <span class="stringliteral">&quot;FE_LOST_BW_PLP&quot;</span>, {0xb0070}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles at the Entrance to IB -- only if caused by perfect loop prediction stall&quot;</span>},</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define PME_ITA2_FE_LOST_BW_TLBMISS 260</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;{ <span class="stringliteral">&quot;FE_LOST_BW_TLBMISS&quot;</span>, {0x70070}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles at the Entrance to IB -- only if caused by TLB stall&quot;</span>},</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define PME_ITA2_FE_LOST_BW_UNREACHED 261</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;{ <span class="stringliteral">&quot;FE_LOST_BW_UNREACHED&quot;</span>, {0x40070}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles at the Entrance to IB -- only if caused by unreachable bundle&quot;</span>},</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define PME_ITA2_FP_FAILED_FCHKF 262</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;{ <span class="stringliteral">&quot;FP_FAILED_FCHKF&quot;</span>, {0x6}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;Failed fchkf&quot;</span>},</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define PME_ITA2_FP_FALSE_SIRSTALL 263</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;{ <span class="stringliteral">&quot;FP_FALSE_SIRSTALL&quot;</span>, {0x5}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;SIR Stall Without a Trap&quot;</span>},</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define PME_ITA2_FP_FLUSH_TO_ZERO 264</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;{ <span class="stringliteral">&quot;FP_FLUSH_TO_ZERO&quot;</span>, {0xb}, 0xf0, 2, {0xf00001}, <span class="stringliteral">&quot;FP Result Flushed to Zero&quot;</span>},</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define PME_ITA2_FP_OPS_RETIRED 265</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;{ <span class="stringliteral">&quot;FP_OPS_RETIRED&quot;</span>, {0x9}, 0xf0, 4, {0xf00001}, <span class="stringliteral">&quot;Retired FP Operations&quot;</span>},</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define PME_ITA2_FP_TRUE_SIRSTALL 266</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;{ <span class="stringliteral">&quot;FP_TRUE_SIRSTALL&quot;</span>, {0x3}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;SIR stall asserted and leads to a trap&quot;</span>},</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define PME_ITA2_HPW_DATA_REFERENCES 267</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;{ <span class="stringliteral">&quot;HPW_DATA_REFERENCES&quot;</span>, {0x2d}, 0xf0, 4, {0xf00007}, <span class="stringliteral">&quot;Data Memory References to VHPT&quot;</span>},</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define PME_ITA2_IA32_INST_RETIRED 268</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;{ <span class="stringliteral">&quot;IA32_INST_RETIRED&quot;</span>, {0x59}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;IA-32 Instructions Retired&quot;</span>},</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define PME_ITA2_IA32_ISA_TRANSITIONS 269</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;{ <span class="stringliteral">&quot;IA32_ISA_TRANSITIONS&quot;</span>, {0x7}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;IA-64 to/from IA-32 ISA Transitions&quot;</span>},</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define PME_ITA2_IA64_INST_RETIRED 270</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;{ <span class="stringliteral">&quot;IA64_INST_RETIRED&quot;</span>, {0x8}, 0xf0, 6, {0xf00003}, <span class="stringliteral">&quot;Retired IA-64 Instructions, alias to IA64_INST_RETIRED_THIS&quot;</span>},</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define PME_ITA2_IA64_INST_RETIRED_THIS 271</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;{ <span class="stringliteral">&quot;IA64_INST_RETIRED_THIS&quot;</span>, {0x8}, 0xf0, 6, {0xf00003}, <span class="stringliteral">&quot;Retired IA-64 Instructions -- Retired IA-64 Instructions&quot;</span>},</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define PME_ITA2_IA64_TAGGED_INST_RETIRED_IBRP0_PMC8 272</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;{ <span class="stringliteral">&quot;IA64_TAGGED_INST_RETIRED_IBRP0_PMC8&quot;</span>, {0x8}, 0xf0, 6, {0xf00003}, <span class="stringliteral">&quot;Retired Tagged Instructions -- Instruction tagged by Instruction Breakpoint Pair 0 and opcode matcher PMC8. Code executed with PSR.is=1 is included.&quot;</span>},</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define PME_ITA2_IA64_TAGGED_INST_RETIRED_IBRP1_PMC9 273</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;{ <span class="stringliteral">&quot;IA64_TAGGED_INST_RETIRED_IBRP1_PMC9&quot;</span>, {0x10008}, 0xf0, 6, {0xf00003}, <span class="stringliteral">&quot;Retired Tagged Instructions -- Instruction tagged by Instruction Breakpoint Pair 1 and opcode matcher PMC9. Code executed with PSR.is=1 is included.&quot;</span>},</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define PME_ITA2_IA64_TAGGED_INST_RETIRED_IBRP2_PMC8 274</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;{ <span class="stringliteral">&quot;IA64_TAGGED_INST_RETIRED_IBRP2_PMC8&quot;</span>, {0x20008}, 0xf0, 6, {0xf00003}, <span class="stringliteral">&quot;Retired Tagged Instructions -- Instruction tagged by Instruction Breakpoint Pair 2 and opcode matcher PMC8. Code executed with PSR.is=1 is not included.&quot;</span>},</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define PME_ITA2_IA64_TAGGED_INST_RETIRED_IBRP3_PMC9 275</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;{ <span class="stringliteral">&quot;IA64_TAGGED_INST_RETIRED_IBRP3_PMC9&quot;</span>, {0x30008}, 0xf0, 6, {0xf00003}, <span class="stringliteral">&quot;Retired Tagged Instructions -- Instruction tagged by Instruction Breakpoint Pair 3 and opcode matcher PMC9. Code executed with PSR.is=1 is not included.&quot;</span>},</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define PME_ITA2_IDEAL_BE_LOST_BW_DUE_TO_FE_ALL 276</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;{ <span class="stringliteral">&quot;IDEAL_BE_LOST_BW_DUE_TO_FE_ALL&quot;</span>, {0x73}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles at the Exit from IB -- count regardless of cause&quot;</span>},</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define PME_ITA2_IDEAL_BE_LOST_BW_DUE_TO_FE_BI 277</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;{ <span class="stringliteral">&quot;IDEAL_BE_LOST_BW_DUE_TO_FE_BI&quot;</span>, {0x90073}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles at the Exit from IB -- only if caused by branch initialization stall&quot;</span>},</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define PME_ITA2_IDEAL_BE_LOST_BW_DUE_TO_FE_BRQ 278</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;{ <span class="stringliteral">&quot;IDEAL_BE_LOST_BW_DUE_TO_FE_BRQ&quot;</span>, {0xa0073}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles at the Exit from IB -- only if caused by branch retirement queue stall&quot;</span>},</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define PME_ITA2_IDEAL_BE_LOST_BW_DUE_TO_FE_BR_ILOCK 279</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;{ <span class="stringliteral">&quot;IDEAL_BE_LOST_BW_DUE_TO_FE_BR_ILOCK&quot;</span>, {0xc0073}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles at the Exit from IB -- only if caused by branch interlock stall&quot;</span>},</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define PME_ITA2_IDEAL_BE_LOST_BW_DUE_TO_FE_BUBBLE 280</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;{ <span class="stringliteral">&quot;IDEAL_BE_LOST_BW_DUE_TO_FE_BUBBLE&quot;</span>, {0xd0073}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles at the Exit from IB -- only if caused by branch resteer bubble stall&quot;</span>},</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define PME_ITA2_IDEAL_BE_LOST_BW_DUE_TO_FE_FEFLUSH 281</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;{ <span class="stringliteral">&quot;IDEAL_BE_LOST_BW_DUE_TO_FE_FEFLUSH&quot;</span>, {0x10073}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles at the Exit from IB -- only if caused by a front-end flush&quot;</span>},</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define PME_ITA2_IDEAL_BE_LOST_BW_DUE_TO_FE_FILL_RECIRC 282</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;{ <span class="stringliteral">&quot;IDEAL_BE_LOST_BW_DUE_TO_FE_FILL_RECIRC&quot;</span>, {0x80073}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles at the Exit from IB -- only if caused by a recirculate for a cache line fill operation&quot;</span>},</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define PME_ITA2_IDEAL_BE_LOST_BW_DUE_TO_FE_IBFULL 283</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;{ <span class="stringliteral">&quot;IDEAL_BE_LOST_BW_DUE_TO_FE_IBFULL&quot;</span>, {0x50073}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles at the Exit from IB -- (* meaningless for this event *)&quot;</span>},</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define PME_ITA2_IDEAL_BE_LOST_BW_DUE_TO_FE_IMISS 284</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;{ <span class="stringliteral">&quot;IDEAL_BE_LOST_BW_DUE_TO_FE_IMISS&quot;</span>, {0x60073}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles at the Exit from IB -- only if caused by instruction cache miss stall&quot;</span>},</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define PME_ITA2_IDEAL_BE_LOST_BW_DUE_TO_FE_PLP 285</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;{ <span class="stringliteral">&quot;IDEAL_BE_LOST_BW_DUE_TO_FE_PLP&quot;</span>, {0xb0073}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles at the Exit from IB -- only if caused by perfect loop prediction stall&quot;</span>},</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define PME_ITA2_IDEAL_BE_LOST_BW_DUE_TO_FE_TLBMISS 286</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;{ <span class="stringliteral">&quot;IDEAL_BE_LOST_BW_DUE_TO_FE_TLBMISS&quot;</span>, {0x70073}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles at the Exit from IB -- only if caused by TLB stall&quot;</span>},</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define PME_ITA2_IDEAL_BE_LOST_BW_DUE_TO_FE_UNREACHED 287</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;{ <span class="stringliteral">&quot;IDEAL_BE_LOST_BW_DUE_TO_FE_UNREACHED&quot;</span>, {0x40073}, 0xf0, 2, {0xf00000}, <span class="stringliteral">&quot;Invalid Bundles at the Exit from IB -- only if caused by unreachable bundle&quot;</span>},</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define PME_ITA2_INST_CHKA_LDC_ALAT_ALL 288</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;{ <span class="stringliteral">&quot;INST_CHKA_LDC_ALAT_ALL&quot;</span>, {0x30056}, 0xf0, 2, {0xf00007}, <span class="stringliteral">&quot;Retired chk.a and ld.c Instructions -- both integer and floating point instructions&quot;</span>},</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define PME_ITA2_INST_CHKA_LDC_ALAT_FP 289</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;{ <span class="stringliteral">&quot;INST_CHKA_LDC_ALAT_FP&quot;</span>, {0x20056}, 0xf0, 2, {0xf00007}, <span class="stringliteral">&quot;Retired chk.a and ld.c Instructions -- only floating point instructions&quot;</span>},</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define PME_ITA2_INST_CHKA_LDC_ALAT_INT 290</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;{ <span class="stringliteral">&quot;INST_CHKA_LDC_ALAT_INT&quot;</span>, {0x10056}, 0xf0, 2, {0xf00007}, <span class="stringliteral">&quot;Retired chk.a and ld.c Instructions -- only integer instructions&quot;</span>},</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define PME_ITA2_INST_DISPERSED 291</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;{ <span class="stringliteral">&quot;INST_DISPERSED&quot;</span>, {0x4d}, 0xf0, 6, {0xf00001}, <span class="stringliteral">&quot;Syllables Dispersed from REN to REG stage&quot;</span>},</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define PME_ITA2_INST_FAILED_CHKA_LDC_ALAT_ALL 292</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;{ <span class="stringliteral">&quot;INST_FAILED_CHKA_LDC_ALAT_ALL&quot;</span>, {0x30057}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;Failed chk.a and ld.c Instructions -- both integer and floating point instructions&quot;</span>},</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define PME_ITA2_INST_FAILED_CHKA_LDC_ALAT_FP 293</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;{ <span class="stringliteral">&quot;INST_FAILED_CHKA_LDC_ALAT_FP&quot;</span>, {0x20057}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;Failed chk.a and ld.c Instructions -- only floating point instructions&quot;</span>},</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define PME_ITA2_INST_FAILED_CHKA_LDC_ALAT_INT 294</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;{ <span class="stringliteral">&quot;INST_FAILED_CHKA_LDC_ALAT_INT&quot;</span>, {0x10057}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;Failed chk.a and ld.c Instructions -- only integer instructions&quot;</span>},</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define PME_ITA2_INST_FAILED_CHKS_RETIRED_ALL 295</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;{ <span class="stringliteral">&quot;INST_FAILED_CHKS_RETIRED_ALL&quot;</span>, {0x30055}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Failed chk.s Instructions -- both integer and floating point instructions&quot;</span>},</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define PME_ITA2_INST_FAILED_CHKS_RETIRED_FP 296</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;{ <span class="stringliteral">&quot;INST_FAILED_CHKS_RETIRED_FP&quot;</span>, {0x20055}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Failed chk.s Instructions -- only floating point instructions&quot;</span>},</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define PME_ITA2_INST_FAILED_CHKS_RETIRED_INT 297</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;{ <span class="stringliteral">&quot;INST_FAILED_CHKS_RETIRED_INT&quot;</span>, {0x10055}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Failed chk.s Instructions -- only integer instructions&quot;</span>},</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define PME_ITA2_ISB_BUNPAIRS_IN 298</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;{ <span class="stringliteral">&quot;ISB_BUNPAIRS_IN&quot;</span>, {0x46}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;Bundle Pairs Written from L2 into FE&quot;</span>},</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define PME_ITA2_ITLB_MISSES_FETCH_ALL 299</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;{ <span class="stringliteral">&quot;ITLB_MISSES_FETCH_ALL&quot;</span>, {0x30047}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;ITLB Misses Demand Fetch -- All tlb misses will be counted. Note that this is not equal to sum of the L1ITLB and L2ITLB umasks because any access could be a miss in L1ITLB and L2ITLB.&quot;</span>},</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define PME_ITA2_ITLB_MISSES_FETCH_L1ITLB 300</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;{ <span class="stringliteral">&quot;ITLB_MISSES_FETCH_L1ITLB&quot;</span>, {0x10047}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;ITLB Misses Demand Fetch -- All misses in L1ITLB will be counted. even if L1ITLB is not updated for an access (Uncacheable/nat page/not present page/faulting/some flushed), it will be counted here.&quot;</span>},</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define PME_ITA2_ITLB_MISSES_FETCH_L2ITLB 301</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;{ <span class="stringliteral">&quot;ITLB_MISSES_FETCH_L2ITLB&quot;</span>, {0x20047}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;ITLB Misses Demand Fetch -- All misses in L1ITLB which also missed in L2ITLB will be counted.&quot;</span>},</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define PME_ITA2_L1DTLB_TRANSFER 302</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;{ <span class="stringliteral">&quot;L1DTLB_TRANSFER&quot;</span>, {0xc0}, 0xf0, 1, {0x5010007}, <span class="stringliteral">&quot;L1DTLB Misses That Hit in the L2DTLB for Accesses Counted in L1D_READS&quot;</span>},</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define PME_ITA2_L1D_READS_SET0 303</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;{ <span class="stringliteral">&quot;L1D_READS_SET0&quot;</span>, {0xc2}, 0xf0, 2, {0x5010007}, <span class="stringliteral">&quot;L1 Data Cache Reads&quot;</span>},</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define PME_ITA2_L1D_READS_SET1 304</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;{ <span class="stringliteral">&quot;L1D_READS_SET1&quot;</span>, {0xc4}, 0xf0, 2, {0x5110007}, <span class="stringliteral">&quot;L1 Data Cache Reads&quot;</span>},</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define PME_ITA2_L1D_READ_MISSES_ALL 305</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;{ <span class="stringliteral">&quot;L1D_READ_MISSES_ALL&quot;</span>, {0xc7}, 0xf0, 2, {0x5110007}, <span class="stringliteral">&quot;L1 Data Cache Read Misses -- all L1D read misses will be counted.&quot;</span>},</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define PME_ITA2_L1D_READ_MISSES_RSE_FILL 306</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;{ <span class="stringliteral">&quot;L1D_READ_MISSES_RSE_FILL&quot;</span>, {0x100c7}, 0xf0, 2, {0x5110007}, <span class="stringliteral">&quot;L1 Data Cache Read Misses -- only L1D read misses caused by RSE fills will be counted&quot;</span>},</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define PME_ITA2_L1ITLB_INSERTS_HPW 307</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;{ <span class="stringliteral">&quot;L1ITLB_INSERTS_HPW&quot;</span>, {0x48}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;L1ITLB Hardware Page Walker Inserts&quot;</span>},</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_EAR_CACHE_LAT0 308</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_CACHE_LAT0&quot;</span>, {0x400343}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;L1I EAR Cache -- &gt; 0 Cycles (All L1 Misses)&quot;</span>},</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_EAR_CACHE_LAT1024 309</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_CACHE_LAT1024&quot;</span>, {0xc00343}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;L1I EAR Cache -- &gt;= 1024 Cycles&quot;</span>},</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_EAR_CACHE_LAT128 310</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_CACHE_LAT128&quot;</span>, {0xf00343}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;L1I EAR Cache -- &gt;= 128 Cycles&quot;</span>},</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_EAR_CACHE_LAT16 311</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_CACHE_LAT16&quot;</span>, {0xfc0343}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;L1I EAR Cache -- &gt;= 16 Cycles&quot;</span>},</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_EAR_CACHE_LAT256 312</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_CACHE_LAT256&quot;</span>, {0xe00343}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;L1I EAR Cache -- &gt;= 256 Cycles&quot;</span>},</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_EAR_CACHE_LAT32 313</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_CACHE_LAT32&quot;</span>, {0xf80343}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;L1I EAR Cache -- &gt;= 32 Cycles&quot;</span>},</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_EAR_CACHE_LAT4 314</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_CACHE_LAT4&quot;</span>, {0xff0343}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;L1I EAR Cache -- &gt;= 4 Cycles&quot;</span>},</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_EAR_CACHE_LAT4096 315</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_CACHE_LAT4096&quot;</span>, {0x800343}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;L1I EAR Cache -- &gt;= 4096 Cycles&quot;</span>},</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_EAR_CACHE_LAT8 316</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_CACHE_LAT8&quot;</span>, {0xfe0343}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;L1I EAR Cache -- &gt;= 8 Cycles&quot;</span>},</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_EAR_CACHE_RAB 317</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_CACHE_RAB&quot;</span>, {0x343}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;L1I EAR Cache -- RAB HIT&quot;</span>},</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_EAR_EVENTS 318</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_EVENTS&quot;</span>, {0x43}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;Instruction EAR Events&quot;</span>},</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_EAR_TLB_ALL 319</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_TLB_ALL&quot;</span>, {0x70243}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;L1I EAR TLB -- All L1 ITLB Misses&quot;</span>},</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_EAR_TLB_FAULT 320</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_TLB_FAULT&quot;</span>, {0x40243}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;L1I EAR TLB -- ITLB Misses which produced a fault&quot;</span>},</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_EAR_TLB_L2TLB 321</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_TLB_L2TLB&quot;</span>, {0x10243}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;L1I EAR TLB -- L1 ITLB Misses which hit L2 ITLB&quot;</span>},</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_EAR_TLB_L2TLB_OR_FAULT 322</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_TLB_L2TLB_OR_FAULT&quot;</span>, {0x50243}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;L1I EAR TLB -- L1 ITLB Misses which hit L2 ITLB or produce a software fault&quot;</span>},</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_EAR_TLB_L2TLB_OR_VHPT 323</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_TLB_L2TLB_OR_VHPT&quot;</span>, {0x30243}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;L1I EAR TLB -- L1 ITLB Misses which hit L2 ITLB or VHPT&quot;</span>},</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_EAR_TLB_VHPT 324</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_TLB_VHPT&quot;</span>, {0x20243}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;L1I EAR TLB -- L1 ITLB Misses which hit VHPT&quot;</span>},</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_EAR_TLB_VHPT_OR_FAULT 325</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_TLB_VHPT_OR_FAULT&quot;</span>, {0x60243}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;L1I EAR TLB -- L1 ITLB Misses which hit VHPT or produce a software fault&quot;</span>},</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_FETCH_ISB_HIT 326</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;{ <span class="stringliteral">&quot;L1I_FETCH_ISB_HIT&quot;</span>, {0x66}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;\&quot;Just-In-Time\&quot; Instruction Fetch Hitting in and Being Bypassed from ISB&quot;</span>},</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_FETCH_RAB_HIT 327</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;{ <span class="stringliteral">&quot;L1I_FETCH_RAB_HIT&quot;</span>, {0x65}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;Instruction Fetch Hitting in RAB&quot;</span>},</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_FILLS 328</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;{ <span class="stringliteral">&quot;L1I_FILLS&quot;</span>, {0x41}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;L1 Instruction Cache Fills&quot;</span>},</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_PREFETCHES 329</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;{ <span class="stringliteral">&quot;L1I_PREFETCHES&quot;</span>, {0x44}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;L1 Instruction Prefetch Requests&quot;</span>},</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_PREFETCH_STALL_ALL 330</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;{ <span class="stringliteral">&quot;L1I_PREFETCH_STALL_ALL&quot;</span>, {0x30067}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Prefetch Pipeline Stalls -- Number of clocks prefetch pipeline is stalled&quot;</span>},</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_PREFETCH_STALL_FLOW 331</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;{ <span class="stringliteral">&quot;L1I_PREFETCH_STALL_FLOW&quot;</span>, {0x20067}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Prefetch Pipeline Stalls -- Number of clocks flow is not asserted&quot;</span>},</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_PURGE 332</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;{ <span class="stringliteral">&quot;L1I_PURGE&quot;</span>, {0x4b}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;L1ITLB Purges Handled by L1I&quot;</span>},</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_PVAB_OVERFLOW 333</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;{ <span class="stringliteral">&quot;L1I_PVAB_OVERFLOW&quot;</span>, {0x69}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;PVAB Overflow&quot;</span>},</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_RAB_ALMOST_FULL 334</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;{ <span class="stringliteral">&quot;L1I_RAB_ALMOST_FULL&quot;</span>, {0x64}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Is RAB Almost Full?&quot;</span>},</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_RAB_FULL 335</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;{ <span class="stringliteral">&quot;L1I_RAB_FULL&quot;</span>, {0x60}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Is RAB Full?&quot;</span>},</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_READS 336</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;{ <span class="stringliteral">&quot;L1I_READS&quot;</span>, {0x40}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;L1 Instruction Cache Reads&quot;</span>},</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_SNOOP 337</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;{ <span class="stringliteral">&quot;L1I_SNOOP&quot;</span>, {0x4a}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;Snoop Requests Handled by L1I&quot;</span>},</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define PME_ITA2_L1I_STRM_PREFETCHES 338</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;{ <span class="stringliteral">&quot;L1I_STRM_PREFETCHES&quot;</span>, {0x5f}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;L1 Instruction Cache Line Prefetch Requests&quot;</span>},</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define PME_ITA2_L2DTLB_MISSES 339</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;{ <span class="stringliteral">&quot;L2DTLB_MISSES&quot;</span>, {0xc1}, 0xf0, 4, {0x5010007}, <span class="stringliteral">&quot;L2DTLB Misses&quot;</span>},</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_BAD_LINES_SELECTED_ANY 340</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;{ <span class="stringliteral">&quot;L2_BAD_LINES_SELECTED_ANY&quot;</span>, {0xb9}, 0xf0, 4, {0x4320007}, <span class="stringliteral">&quot;Valid Line Replaced When Invalid Line Is Available -- Valid line replaced when invalid line is available&quot;</span>},</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_BYPASS_L2_DATA1 341</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;{ <span class="stringliteral">&quot;L2_BYPASS_L2_DATA1&quot;</span>, {0xb8}, 0xf0, 1, {0x4320007}, <span class="stringliteral">&quot;Count L2 Bypasses -- Count only L2 data bypasses (L1D to L2A)&quot;</span>},</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_BYPASS_L2_DATA2 342</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;{ <span class="stringliteral">&quot;L2_BYPASS_L2_DATA2&quot;</span>, {0x100b8}, 0xf0, 1, {0x4320007}, <span class="stringliteral">&quot;Count L2 Bypasses -- Count only L2 data bypasses (L1W to L2I)&quot;</span>},</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_BYPASS_L2_INST1 343</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;{ <span class="stringliteral">&quot;L2_BYPASS_L2_INST1&quot;</span>, {0x400b8}, 0xf0, 1, {0x4320007}, <span class="stringliteral">&quot;Count L2 Bypasses -- Count only L2 instruction bypasses (L1D to L2A)&quot;</span>},</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_BYPASS_L2_INST2 344</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;{ <span class="stringliteral">&quot;L2_BYPASS_L2_INST2&quot;</span>, {0x500b8}, 0xf0, 1, {0x4320007}, <span class="stringliteral">&quot;Count L2 Bypasses -- Count only L2 instruction bypasses (L1W to L2I)&quot;</span>},</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_BYPASS_L3_DATA1 345</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;{ <span class="stringliteral">&quot;L2_BYPASS_L3_DATA1&quot;</span>, {0x200b8}, 0xf0, 1, {0x4320007}, <span class="stringliteral">&quot;Count L2 Bypasses -- Count only L3 data bypasses (L1D to L2A)&quot;</span>},</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_BYPASS_L3_INST1 346</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;{ <span class="stringliteral">&quot;L2_BYPASS_L3_INST1&quot;</span>, {0x600b8}, 0xf0, 1, {0x4320007}, <span class="stringliteral">&quot;Count L2 Bypasses -- Count only L3 instruction bypasses (L1D to L2A)&quot;</span>},</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_DATA_REFERENCES_L2_ALL 347</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;{ <span class="stringliteral">&quot;L2_DATA_REFERENCES_L2_ALL&quot;</span>, {0x300b2}, 0xf0, 4, {0x4120007}, <span class="stringliteral">&quot;Data Read/Write Access to L2 -- count both read and write operations (semaphores will count as 2)&quot;</span>},</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_DATA_REFERENCES_L2_DATA_READS 348</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;{ <span class="stringliteral">&quot;L2_DATA_REFERENCES_L2_DATA_READS&quot;</span>, {0x100b2}, 0xf0, 4, {0x4120007}, <span class="stringliteral">&quot;Data Read/Write Access to L2 -- count only data read and semaphore operations.&quot;</span>},</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_DATA_REFERENCES_L2_DATA_WRITES 349</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;{ <span class="stringliteral">&quot;L2_DATA_REFERENCES_L2_DATA_WRITES&quot;</span>, {0x200b2}, 0xf0, 4, {0x4120007}, <span class="stringliteral">&quot;Data Read/Write Access to L2 -- count only data write and semaphore operations&quot;</span>},</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_FILLB_FULL_THIS 350</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;{ <span class="stringliteral">&quot;L2_FILLB_FULL_THIS&quot;</span>, {0xbf}, 0xf0, 1, {0x4520000}, <span class="stringliteral">&quot;L2D Fill Buffer Is Full -- L2 Fill buffer is full&quot;</span>},</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_FORCE_RECIRC_ANY 351</span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;{ <span class="stringliteral">&quot;L2_FORCE_RECIRC_ANY&quot;</span>, {0xb4}, 0x10, 4, {0x4220007}, <span class="stringliteral">&quot;Forced Recirculates -- count forced recirculates regardless of cause. SMC_HIT, TRAN_PREF &amp; SNP_OR_L3 will not be included here.&quot;</span>},</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_FORCE_RECIRC_FILL_HIT 352</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;{ <span class="stringliteral">&quot;L2_FORCE_RECIRC_FILL_HIT&quot;</span>, {0x900b4}, 0x10, 4, {0x4220007}, <span class="stringliteral">&quot;Forced Recirculates -- count only those caused by an L2 miss which hit in the fill buffer.&quot;</span>},</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_FORCE_RECIRC_FRC_RECIRC 353</span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;{ <span class="stringliteral">&quot;L2_FORCE_RECIRC_FRC_RECIRC&quot;</span>, {0xe00b4}, 0x10, 4, {0x4220007}, <span class="stringliteral">&quot;Forced Recirculates -- caused by an L2 miss when a force recirculate already existed&quot;</span>},</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_FORCE_RECIRC_IPF_MISS 354</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;{ <span class="stringliteral">&quot;L2_FORCE_RECIRC_IPF_MISS&quot;</span>, {0xa00b4}, 0x10, 4, {0x4220007}, <span class="stringliteral">&quot;Forced Recirculates -- caused by L2 miss when instruction prefetch buffer miss already existed&quot;</span>},</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_FORCE_RECIRC_L1W 355</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;{ <span class="stringliteral">&quot;L2_FORCE_RECIRC_L1W&quot;</span>, {0x200b4}, 0x10, 4, {0x4220007}, <span class="stringliteral">&quot;Forced Recirculates -- count only those caused by forced limbo&quot;</span>},</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_FORCE_RECIRC_OZQ_MISS 356</span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;{ <span class="stringliteral">&quot;L2_FORCE_RECIRC_OZQ_MISS&quot;</span>, {0xc00b4}, 0x10, 4, {0x4220007}, <span class="stringliteral">&quot;Forced Recirculates -- caused by an L2 miss when an OZQ miss already existed&quot;</span>},</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_FORCE_RECIRC_SAME_INDEX 357</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;{ <span class="stringliteral">&quot;L2_FORCE_RECIRC_SAME_INDEX&quot;</span>, {0xd00b4}, 0x10, 4, {0x4220007}, <span class="stringliteral">&quot;Forced Recirculates -- caused by an L2 miss when a miss to the same index already existed&quot;</span>},</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_FORCE_RECIRC_SMC_HIT 358</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;{ <span class="stringliteral">&quot;L2_FORCE_RECIRC_SMC_HIT&quot;</span>, {0x100b4}, 0x10, 4, {0x4220007}, <span class="stringliteral">&quot;Forced Recirculates -- count only those caused by SMC hits due to an ifetch and load to same cache line or a pending WT store&quot;</span>},</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_FORCE_RECIRC_SNP_OR_L3 359</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;{ <span class="stringliteral">&quot;L2_FORCE_RECIRC_SNP_OR_L3&quot;</span>, {0x600b4}, 0x10, 4, {0x4220007}, <span class="stringliteral">&quot;Forced Recirculates -- count only those caused by a snoop or L3 issue&quot;</span>},</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_FORCE_RECIRC_TAG_NOTOK 360</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;{ <span class="stringliteral">&quot;L2_FORCE_RECIRC_TAG_NOTOK&quot;</span>, {0x400b4}, 0x10, 4, {0x4220007}, <span class="stringliteral">&quot;Forced Recirculates -- count only those caused by L2 hits caused by in flight snoops, stores with a sibling miss to the same index, sibling probe to the same line or pending sync.ia instructions.&quot;</span>},</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_FORCE_RECIRC_TRAN_PREF 361</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;{ <span class="stringliteral">&quot;L2_FORCE_RECIRC_TRAN_PREF&quot;</span>, {0x500b4}, 0x10, 4, {0x4220007}, <span class="stringliteral">&quot;Forced Recirculates -- count only those caused by transforms to prefetches&quot;</span>},</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_FORCE_RECIRC_VIC_BUF_FULL 362</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;{ <span class="stringliteral">&quot;L2_FORCE_RECIRC_VIC_BUF_FULL&quot;</span>, {0xb00b4}, 0x10, 4, {0x4220007}, <span class="stringliteral">&quot;Forced Recirculates -- count only those caused by an L2 miss with victim buffer full&quot;</span>},</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_FORCE_RECIRC_VIC_PEND 363</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;{ <span class="stringliteral">&quot;L2_FORCE_RECIRC_VIC_PEND&quot;</span>, {0x800b4}, 0x10, 4, {0x4220007}, <span class="stringliteral">&quot;Forced Recirculates -- count only those caused by an L2 miss with pending victim&quot;</span>},</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_GOT_RECIRC_IFETCH_ANY 364</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;{ <span class="stringliteral">&quot;L2_GOT_RECIRC_IFETCH_ANY&quot;</span>, {0x800ba}, 0xf0, 1, {0x4420007}, <span class="stringliteral">&quot;Instruction Fetch Recirculates Received by L2D -- Instruction fetch recirculates received by L2&quot;</span>},</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_GOT_RECIRC_OZQ_ACC 365</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;{ <span class="stringliteral">&quot;L2_GOT_RECIRC_OZQ_ACC&quot;</span>, {0xb6}, 0xf0, 1, {0x4220007}, <span class="stringliteral">&quot;Counts Number of OZQ Accesses Recirculated to L1D&quot;</span>},</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_IFET_CANCELS_ANY 366</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;{ <span class="stringliteral">&quot;L2_IFET_CANCELS_ANY&quot;</span>, {0xa1}, 0xf0, 1, {0x4020007}, <span class="stringliteral">&quot;Instruction Fetch Cancels by the L2 -- total instruction fetch cancels by L2&quot;</span>},</div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_IFET_CANCELS_BYPASS 367</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;{ <span class="stringliteral">&quot;L2_IFET_CANCELS_BYPASS&quot;</span>, {0x200a1}, 0xf0, 1, {0x4020007}, <span class="stringliteral">&quot;Instruction Fetch Cancels by the L2 -- ifetch cancels due to bypassing&quot;</span>},</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_IFET_CANCELS_CHG_PRIO 368</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;{ <span class="stringliteral">&quot;L2_IFET_CANCELS_CHG_PRIO&quot;</span>, {0xc00a1}, 0xf0, 1, {0x4020007}, <span class="stringliteral">&quot;Instruction Fetch Cancels by the L2 -- ifetch cancels due to change priority&quot;</span>},</div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_IFET_CANCELS_DATA_RD 369</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;{ <span class="stringliteral">&quot;L2_IFET_CANCELS_DATA_RD&quot;</span>, {0x700a1}, 0xf0, 1, {0x4020007}, <span class="stringliteral">&quot;Instruction Fetch Cancels by the L2 -- ifetch/prefetch cancels due to a data read&quot;</span>},</div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_IFET_CANCELS_DIDNT_RECIR 370</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;{ <span class="stringliteral">&quot;L2_IFET_CANCELS_DIDNT_RECIR&quot;</span>, {0x400a1}, 0xf0, 1, {0x4020007}, <span class="stringliteral">&quot;Instruction Fetch Cancels by the L2 -- ifetch cancels because it did not recirculate&quot;</span>},</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_IFET_CANCELS_IFETCH_BYP 371</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;{ <span class="stringliteral">&quot;L2_IFET_CANCELS_IFETCH_BYP&quot;</span>, {0xd00a1}, 0xf0, 1, {0x4020007}, <span class="stringliteral">&quot;Instruction Fetch Cancels by the L2 -- due to ifetch bypass during last clock&quot;</span>},</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_IFET_CANCELS_PREEMPT 372</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;{ <span class="stringliteral">&quot;L2_IFET_CANCELS_PREEMPT&quot;</span>, {0x800a1}, 0xf0, 1, {0x4020007}, <span class="stringliteral">&quot;Instruction Fetch Cancels by the L2 -- ifetch cancels due to preempts&quot;</span>},</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_IFET_CANCELS_RECIR_OVER_SUB 373</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;{ <span class="stringliteral">&quot;L2_IFET_CANCELS_RECIR_OVER_SUB&quot;</span>, {0x500a1}, 0xf0, 1, {0x4020007}, <span class="stringliteral">&quot;Instruction Fetch Cancels by the L2 -- ifetch cancels because of recirculate oversubscription&quot;</span>},</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_IFET_CANCELS_ST_FILL_WB 374</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;{ <span class="stringliteral">&quot;L2_IFET_CANCELS_ST_FILL_WB&quot;</span>, {0x600a1}, 0xf0, 1, {0x4020007}, <span class="stringliteral">&quot;Instruction Fetch Cancels by the L2 -- ifetch cancels due to a store or fill or write back&quot;</span>},</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_INST_DEMAND_READS 375</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;{ <span class="stringliteral">&quot;L2_INST_DEMAND_READS&quot;</span>, {0x42}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;L2 Instruction Demand Fetch Requests&quot;</span>},</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_INST_PREFETCHES 376</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;{ <span class="stringliteral">&quot;L2_INST_PREFETCHES&quot;</span>, {0x45}, 0xf0, 1, {0xf00001}, <span class="stringliteral">&quot;L2 Instruction Prefetch Requests&quot;</span>},</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_ISSUED_RECIRC_IFETCH_ANY 377</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;{ <span class="stringliteral">&quot;L2_ISSUED_RECIRC_IFETCH_ANY&quot;</span>, {0x800b9}, 0xf0, 1, {0x4420007}, <span class="stringliteral">&quot;Instruction Fetch Recirculates Issued by L2 -- Instruction fetch recirculates issued by L2&quot;</span>},</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_ISSUED_RECIRC_OZQ_ACC 378</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;{ <span class="stringliteral">&quot;L2_ISSUED_RECIRC_OZQ_ACC&quot;</span>, {0xb5}, 0xf0, 1, {0x4220007}, <span class="stringliteral">&quot;Count Number of Times a Recirculate Issue Was Attempted and Not Preempted&quot;</span>},</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_L3ACCESS_CANCEL_ANY 379</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;{ <span class="stringliteral">&quot;L2_L3ACCESS_CANCEL_ANY&quot;</span>, {0x900b0}, 0x10, 1, {0x4120007}, <span class="stringliteral">&quot;Canceled L3 Accesses -- count cancels due to any reason. This umask will count more than the sum of all the other umasks. It will count things that weren&#39;t committed accesses when they reached L1w, but the L2 attempted to bypass them to the L3 anyway (speculatively). This will include accesses made repeatedly while the main pipeline is stalled and the L1d is attempting to recirculate an access down the L1d pipeline. Thus, an access could get counted many times before it really does get bypassed to the L3. It is a measure of how many times we asserted a request to the L3 but didn&#39;t confirm it.&quot;</span>},</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_L3ACCESS_CANCEL_DFETCH 380</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;{ <span class="stringliteral">&quot;L2_L3ACCESS_CANCEL_DFETCH&quot;</span>, {0xa00b0}, 0x10, 1, {0x4120007}, <span class="stringliteral">&quot;Canceled L3 Accesses -- data fetches&quot;</span>},</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_L3ACCESS_CANCEL_EBL_REJECT 381</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;{ <span class="stringliteral">&quot;L2_L3ACCESS_CANCEL_EBL_REJECT&quot;</span>, {0x800b0}, 0x10, 1, {0x4120007}, <span class="stringliteral">&quot;Canceled L3 Accesses -- ebl rejects&quot;</span>},</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_L3ACCESS_CANCEL_FILLD_FULL 382</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;{ <span class="stringliteral">&quot;L2_L3ACCESS_CANCEL_FILLD_FULL&quot;</span>, {0x200b0}, 0x10, 1, {0x4120007}, <span class="stringliteral">&quot;Canceled L3 Accesses -- filld being full&quot;</span>},</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_L3ACCESS_CANCEL_IFETCH 383</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;{ <span class="stringliteral">&quot;L2_L3ACCESS_CANCEL_IFETCH&quot;</span>, {0xb00b0}, 0xf0, 1, {0x4120007}, <span class="stringliteral">&quot;Canceled L3 Accesses -- instruction fetches&quot;</span>},</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_L3ACCESS_CANCEL_INV_L3_BYP 384</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;{ <span class="stringliteral">&quot;L2_L3ACCESS_CANCEL_INV_L3_BYP&quot;</span>, {0x600b0}, 0x10, 1, {0x4120007}, <span class="stringliteral">&quot;Canceled L3 Accesses -- invalid L3 bypasses&quot;</span>},</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_L3ACCESS_CANCEL_SPEC_L3_BYP 385</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;{ <span class="stringliteral">&quot;L2_L3ACCESS_CANCEL_SPEC_L3_BYP&quot;</span>, {0x100b0}, 0x10, 1, {0x4120007}, <span class="stringliteral">&quot;Canceled L3 Accesses -- speculative L3 bypasses&quot;</span>},</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_L3ACCESS_CANCEL_UC_BLOCKED 386</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;{ <span class="stringliteral">&quot;L2_L3ACCESS_CANCEL_UC_BLOCKED&quot;</span>, {0x500b0}, 0x10, 1, {0x4120007}, <span class="stringliteral">&quot;Canceled L3 Accesses -- Uncacheable blocked L3 Accesses&quot;</span>},</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_MISSES 387</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;{ <span class="stringliteral">&quot;L2_MISSES&quot;</span>, {0xcb}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;L2 Misses&quot;</span>},</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OPS_ISSUED_FP_LOAD 388</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;{ <span class="stringliteral">&quot;L2_OPS_ISSUED_FP_LOAD&quot;</span>, {0x900b8}, 0xf0, 4, {0x4420007}, <span class="stringliteral">&quot;Different Operations Issued by L2D -- Count only valid floating point loads&quot;</span>},</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OPS_ISSUED_INT_LOAD 389</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;{ <span class="stringliteral">&quot;L2_OPS_ISSUED_INT_LOAD&quot;</span>, {0x800b8}, 0xf0, 4, {0x4420007}, <span class="stringliteral">&quot;Different Operations Issued by L2D -- Count only valid integer loads&quot;</span>},</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OPS_ISSUED_NST_NLD 390</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;{ <span class="stringliteral">&quot;L2_OPS_ISSUED_NST_NLD&quot;</span>, {0xc00b8}, 0xf0, 4, {0x4420007}, <span class="stringliteral">&quot;Different Operations Issued by L2D -- Count only valid non-load, no-store accesses&quot;</span>},</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OPS_ISSUED_RMW 391</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;{ <span class="stringliteral">&quot;L2_OPS_ISSUED_RMW&quot;</span>, {0xa00b8}, 0xf0, 4, {0x4420007}, <span class="stringliteral">&quot;Different Operations Issued by L2D -- Count only valid read_modify_write stores&quot;</span>},</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OPS_ISSUED_STORE 392</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;{ <span class="stringliteral">&quot;L2_OPS_ISSUED_STORE&quot;</span>, {0xb00b8}, 0xf0, 4, {0x4420007}, <span class="stringliteral">&quot;Different Operations Issued by L2D -- Count only valid non-read_modify_write stores&quot;</span>},</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZDB_FULL_THIS 393</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;{ <span class="stringliteral">&quot;L2_OZDB_FULL_THIS&quot;</span>, {0xbd}, 0xf0, 1, {0x4520000}, <span class="stringliteral">&quot;L2 OZ Data Buffer Is Full -- L2 OZ Data Buffer is full&quot;</span>},</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_ACQUIRE 394</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_ACQUIRE&quot;</span>, {0xa2}, 0xf0, 1, {0x4020000}, <span class="stringliteral">&quot;Clocks With Acquire Ordering Attribute Existed in L2 OZQ&quot;</span>},</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS0_ANY 395</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS0_ANY&quot;</span>, {0xa0}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Late or Any) -- counts the total OZ Queue cancels&quot;</span>},</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS0_LATE_ACQUIRE 396</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS0_LATE_ACQUIRE&quot;</span>, {0x300a0}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Late or Any) -- counts the late cancels caused by acquires&quot;</span>},</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS0_LATE_BYP_EFFRELEASE 397</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS0_LATE_BYP_EFFRELEASE&quot;</span>, {0x400a0}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Late or Any) -- counts the late cancels caused by L1D to L2A bypass effective releases&quot;</span>},</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS0_LATE_RELEASE 398</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS0_LATE_RELEASE&quot;</span>, {0x200a0}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Late or Any) -- counts the late cancels caused by releases&quot;</span>},</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS0_LATE_SPEC_BYP 399</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS0_LATE_SPEC_BYP&quot;</span>, {0x100a0}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Late or Any) -- counts the late cancels caused by speculative bypasses&quot;</span>},</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS1_BANK_CONF 400</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS1_BANK_CONF&quot;</span>, {0x100ac}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 1) -- bank conflicts&quot;</span>},</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS1_CANC_L2M_ST 401</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS1_CANC_L2M_ST&quot;</span>, {0x600ac}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 1) -- caused by a canceled store in L2M&quot;</span>},</div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS1_CCV 402</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS1_CCV&quot;</span>, {0x900ac}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 1) -- a ccv&quot;</span>},</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS1_ECC 403</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS1_ECC&quot;</span>, {0xf00ac}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 1) -- ECC hardware detecting a problem&quot;</span>},</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS1_HPW_IFETCH_CONF 404</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS1_HPW_IFETCH_CONF&quot;</span>, {0x500ac}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 1) -- a ifetch conflict (canceling HPW?)&quot;</span>},</div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS1_L1DF_L2M 405</span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS1_L1DF_L2M&quot;</span>, {0xe00ac}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 1) -- L1D fill in L2M&quot;</span>},</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS1_L1_FILL_CONF 406</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS1_L1_FILL_CONF&quot;</span>, {0x700ac}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 1) -- an L1 fill conflict&quot;</span>},</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS1_L2A_ST_MAT 407</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS1_L2A_ST_MAT&quot;</span>, {0xd00ac}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 1) -- a store match in L2A&quot;</span>},</div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS1_L2D_ST_MAT 408</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS1_L2D_ST_MAT&quot;</span>, {0x200ac}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 1) -- a store match in L2D&quot;</span>},</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS1_L2M_ST_MAT 409</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS1_L2M_ST_MAT&quot;</span>, {0xb00ac}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 1) -- a store match in L2M&quot;</span>},</div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS1_MFA 410</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS1_MFA&quot;</span>, {0xc00ac}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 1) -- a memory fence instruction&quot;</span>},</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS1_REL 411</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS1_REL&quot;</span>, {0xac}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 1) -- caused by release&quot;</span>},</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS1_SEM 412</span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS1_SEM&quot;</span>, {0xa00ac}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 1) -- a semaphore&quot;</span>},</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS1_ST_FILL_CONF 413</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS1_ST_FILL_CONF&quot;</span>, {0x800ac}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 1) -- a store fill conflict&quot;</span>},</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS1_SYNC 414</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS1_SYNC&quot;</span>, {0x400ac}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 1) -- caused by sync.i&quot;</span>},</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS2_ACQ 415</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS2_ACQ&quot;</span>, {0x400a8}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 2) -- caused by an acquire&quot;</span>},</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS2_CANC_L2C_ST 416</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS2_CANC_L2C_ST&quot;</span>, {0x100a8}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 2) -- caused by a canceled store in L2C&quot;</span>},</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS2_CANC_L2D_ST 417</span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS2_CANC_L2D_ST&quot;</span>, {0xd00a8}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 2) -- caused by a canceled store in L2D&quot;</span>},</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS2_DIDNT_RECIRC 418</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS2_DIDNT_RECIRC&quot;</span>, {0x900a8}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 2) -- caused because it did not recirculate&quot;</span>},</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS2_D_IFET 419</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS2_D_IFET&quot;</span>, {0xf00a8}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 2) -- a demand ifetch&quot;</span>},</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS2_L2C_ST_MAT 420</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS2_L2C_ST_MAT&quot;</span>, {0x200a8}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 2) -- a store match in L2C&quot;</span>},</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS2_L2FILL_ST_CONF 421</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS2_L2FILL_ST_CONF&quot;</span>, {0x800a8}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 2) -- a L2fill and store conflict in L2C&quot;</span>},</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS2_OVER_SUB 422</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS2_OVER_SUB&quot;</span>, {0xc00a8}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 2) -- oversubscription&quot;</span>},</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS2_OZ_DATA_CONF 423</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS2_OZ_DATA_CONF&quot;</span>, {0x600a8}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 2) -- an OZ data conflict&quot;</span>},</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS2_READ_WB_CONF 424</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS2_READ_WB_CONF&quot;</span>, {0x500a8}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 2) -- a write back conflict (canceling read?)&quot;</span>},</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS2_RECIRC_OVER_SUB 425</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS2_RECIRC_OVER_SUB&quot;</span>, {0xa8}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 2) -- caused by a recirculate oversubscription&quot;</span>},</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS2_SCRUB 426</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS2_SCRUB&quot;</span>, {0x300a8}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 2) -- 32/64 byte HPW/L2D fill which needs scrub&quot;</span>},</div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_CANCELS2_WEIRD 427</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_CANCELS2_WEIRD&quot;</span>, {0xa00a8}, 0xf0, 4, {0x4020007}, <span class="stringliteral">&quot;L2 OZQ Cancels (Specific Reason Set 2) -- counts the cancels caused by attempted 5-cycle bypasses for non-aligned accesses and bypasses blocking recirculates for too long&quot;</span>},</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_FULL_THIS 428</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_FULL_THIS&quot;</span>, {0xbc}, 0xf0, 1, {0x4520000}, <span class="stringliteral">&quot;L2D OZQ Is Full -- L2D OZQ is full&quot;</span>},</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_OZQ_RELEASE 429</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;{ <span class="stringliteral">&quot;L2_OZQ_RELEASE&quot;</span>, {0xa3}, 0xf0, 1, {0x4020000}, <span class="stringliteral">&quot;Clocks With Release Ordering Attribute Existed in L2 OZQ&quot;</span>},</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_REFERENCES 430</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;{ <span class="stringliteral">&quot;L2_REFERENCES&quot;</span>, {0xb1}, 0xf0, 4, {0x4120007}, <span class="stringliteral">&quot;Requests Made To L2&quot;</span>},</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_STORE_HIT_SHARED_ANY 431</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;{ <span class="stringliteral">&quot;L2_STORE_HIT_SHARED_ANY&quot;</span>, {0xba}, 0xf0, 2, {0x4320007}, <span class="stringliteral">&quot;Store Hit a Shared Line -- Store hit a shared line&quot;</span>},</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_SYNTH_PROBE 432</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;{ <span class="stringliteral">&quot;L2_SYNTH_PROBE&quot;</span>, {0xb7}, 0xf0, 1, {0x4220007}, <span class="stringliteral">&quot;Synthesized Probe&quot;</span>},</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define PME_ITA2_L2_VICTIMB_FULL_THIS 433</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;{ <span class="stringliteral">&quot;L2_VICTIMB_FULL_THIS&quot;</span>, {0xbe}, 0xf0, 1, {0x4520000}, <span class="stringliteral">&quot;L2D Victim Buffer Is Full -- L2D victim buffer is full&quot;</span>},</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define PME_ITA2_L3_LINES_REPLACED 434</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;{ <span class="stringliteral">&quot;L3_LINES_REPLACED&quot;</span>, {0xdf}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;L3 Cache Lines Replaced&quot;</span>},</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define PME_ITA2_L3_MISSES 435</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;{ <span class="stringliteral">&quot;L3_MISSES&quot;</span>, {0xdc}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;L3 Misses&quot;</span>},</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define PME_ITA2_L3_READS_ALL_ALL 436</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;{ <span class="stringliteral">&quot;L3_READS_ALL_ALL&quot;</span>, {0xf00dd}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;L3 Reads -- L3 Read References&quot;</span>},</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define PME_ITA2_L3_READS_ALL_HIT 437</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;{ <span class="stringliteral">&quot;L3_READS_ALL_HIT&quot;</span>, {0xd00dd}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;L3 Reads -- L3 Read Hits&quot;</span>},</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define PME_ITA2_L3_READS_ALL_MISS 438</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;{ <span class="stringliteral">&quot;L3_READS_ALL_MISS&quot;</span>, {0xe00dd}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;L3 Reads -- L3 Read Misses&quot;</span>},</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define PME_ITA2_L3_READS_DATA_READ_ALL 439</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;{ <span class="stringliteral">&quot;L3_READS_DATA_READ_ALL&quot;</span>, {0xb00dd}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;L3 Reads -- L3 Load References (excludes reads for ownership used to satisfy stores)&quot;</span>},</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define PME_ITA2_L3_READS_DATA_READ_HIT 440</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;{ <span class="stringliteral">&quot;L3_READS_DATA_READ_HIT&quot;</span>, {0x900dd}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;L3 Reads -- L3 Load Hits (excludes reads for ownership used to satisfy stores)&quot;</span>},</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define PME_ITA2_L3_READS_DATA_READ_MISS 441</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;{ <span class="stringliteral">&quot;L3_READS_DATA_READ_MISS&quot;</span>, {0xa00dd}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;L3 Reads -- L3 Load Misses (excludes reads for ownership used to satisfy stores)&quot;</span>},</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define PME_ITA2_L3_READS_DINST_FETCH_ALL 442</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;{ <span class="stringliteral">&quot;L3_READS_DINST_FETCH_ALL&quot;</span>, {0x300dd}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;L3 Reads -- L3 Demand Instruction References&quot;</span>},</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define PME_ITA2_L3_READS_DINST_FETCH_HIT 443</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;{ <span class="stringliteral">&quot;L3_READS_DINST_FETCH_HIT&quot;</span>, {0x100dd}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;L3 Reads -- L3 Demand Instruction Fetch Hits&quot;</span>},</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define PME_ITA2_L3_READS_DINST_FETCH_MISS 444</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;{ <span class="stringliteral">&quot;L3_READS_DINST_FETCH_MISS&quot;</span>, {0x200dd}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;L3 Reads -- L3 Demand Instruction Fetch Misses&quot;</span>},</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define PME_ITA2_L3_READS_INST_FETCH_ALL 445</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;{ <span class="stringliteral">&quot;L3_READS_INST_FETCH_ALL&quot;</span>, {0x700dd}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;L3 Reads -- L3 Instruction Fetch and Prefetch References&quot;</span>},</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define PME_ITA2_L3_READS_INST_FETCH_HIT 446</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;{ <span class="stringliteral">&quot;L3_READS_INST_FETCH_HIT&quot;</span>, {0x500dd}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;L3 Reads -- L3 Instruction Fetch and Prefetch Hits&quot;</span>},</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define PME_ITA2_L3_READS_INST_FETCH_MISS 447</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;{ <span class="stringliteral">&quot;L3_READS_INST_FETCH_MISS&quot;</span>, {0x600dd}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;L3 Reads -- L3 Instruction Fetch and Prefetch Misses&quot;</span>},</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define PME_ITA2_L3_REFERENCES 448</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;{ <span class="stringliteral">&quot;L3_REFERENCES&quot;</span>, {0xdb}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;L3 References&quot;</span>},</div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#define PME_ITA2_L3_WRITES_ALL_ALL 449</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;{ <span class="stringliteral">&quot;L3_WRITES_ALL_ALL&quot;</span>, {0xf00de}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;L3 Writes -- L3 Write References&quot;</span>},</div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define PME_ITA2_L3_WRITES_ALL_HIT 450</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;{ <span class="stringliteral">&quot;L3_WRITES_ALL_HIT&quot;</span>, {0xd00de}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;L3 Writes -- L3 Write Hits&quot;</span>},</div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define PME_ITA2_L3_WRITES_ALL_MISS 451</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;{ <span class="stringliteral">&quot;L3_WRITES_ALL_MISS&quot;</span>, {0xe00de}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;L3 Writes -- L3 Write Misses&quot;</span>},</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define PME_ITA2_L3_WRITES_DATA_WRITE_ALL 452</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;{ <span class="stringliteral">&quot;L3_WRITES_DATA_WRITE_ALL&quot;</span>, {0x700de}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;L3 Writes -- L3 Store References (excludes L2 write backs, includes L3 read for ownership requests that satisfy stores)&quot;</span>},</div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define PME_ITA2_L3_WRITES_DATA_WRITE_HIT 453</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;{ <span class="stringliteral">&quot;L3_WRITES_DATA_WRITE_HIT&quot;</span>, {0x500de}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;L3 Writes -- L3 Store Hits (excludes L2 write backs, includes L3 read for ownership requests that satisfy stores)&quot;</span>},</div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define PME_ITA2_L3_WRITES_DATA_WRITE_MISS 454</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;{ <span class="stringliteral">&quot;L3_WRITES_DATA_WRITE_MISS&quot;</span>, {0x600de}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;L3 Writes -- L3 Store Misses (excludes L2 write backs, includes L3 read for ownership requests that satisfy stores)&quot;</span>},</div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define PME_ITA2_L3_WRITES_L2_WB_ALL 455</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;{ <span class="stringliteral">&quot;L3_WRITES_L2_WB_ALL&quot;</span>, {0xb00de}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;L3 Writes -- L2 Write Back References&quot;</span>},</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define PME_ITA2_L3_WRITES_L2_WB_HIT 456</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;{ <span class="stringliteral">&quot;L3_WRITES_L2_WB_HIT&quot;</span>, {0x900de}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;L3 Writes -- L2 Write Back Hits&quot;</span>},</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define PME_ITA2_L3_WRITES_L2_WB_MISS 457</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;{ <span class="stringliteral">&quot;L3_WRITES_L2_WB_MISS&quot;</span>, {0xa00de}, 0xf0, 1, {0xf00007}, <span class="stringliteral">&quot;L3 Writes -- L2 Write Back Misses&quot;</span>},</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define PME_ITA2_LOADS_RETIRED 458</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;{ <span class="stringliteral">&quot;LOADS_RETIRED&quot;</span>, {0xcd}, 0xf0, 4, {0x5310007}, <span class="stringliteral">&quot;Retired Loads&quot;</span>},</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define PME_ITA2_MEM_READ_CURRENT_ANY 459</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;{ <span class="stringliteral">&quot;MEM_READ_CURRENT_ANY&quot;</span>, {0x30089}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Current Mem Read Transactions On Bus -- CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define PME_ITA2_MEM_READ_CURRENT_IO 460</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;{ <span class="stringliteral">&quot;MEM_READ_CURRENT_IO&quot;</span>, {0x10089}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Current Mem Read Transactions On Bus -- non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define PME_ITA2_MISALIGNED_LOADS_RETIRED 461</span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;{ <span class="stringliteral">&quot;MISALIGNED_LOADS_RETIRED&quot;</span>, {0xce}, 0xf0, 4, {0x5310007}, <span class="stringliteral">&quot;Retired Misaligned Load Instructions&quot;</span>},</div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define PME_ITA2_MISALIGNED_STORES_RETIRED 462</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;{ <span class="stringliteral">&quot;MISALIGNED_STORES_RETIRED&quot;</span>, {0xd2}, 0xf0, 2, {0x5410007}, <span class="stringliteral">&quot;Retired Misaligned Store Instructions&quot;</span>},</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define PME_ITA2_NOPS_RETIRED 463</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;{ <span class="stringliteral">&quot;NOPS_RETIRED&quot;</span>, {0x50}, 0xf0, 6, {0xf00003}, <span class="stringliteral">&quot;Retired NOP Instructions&quot;</span>},</div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define PME_ITA2_PREDICATE_SQUASHED_RETIRED 464</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;{ <span class="stringliteral">&quot;PREDICATE_SQUASHED_RETIRED&quot;</span>, {0x51}, 0xf0, 6, {0xf00003}, <span class="stringliteral">&quot;Instructions Squashed Due to Predicate Off&quot;</span>},</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define PME_ITA2_RSE_CURRENT_REGS_2_TO_0 465</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;{ <span class="stringliteral">&quot;RSE_CURRENT_REGS_2_TO_0&quot;</span>, {0x2b}, 0xf0, 7, {0xf00000}, <span class="stringliteral">&quot;Current RSE Registers (Bits 2:0)&quot;</span>},</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define PME_ITA2_RSE_CURRENT_REGS_5_TO_3 466</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;{ <span class="stringliteral">&quot;RSE_CURRENT_REGS_5_TO_3&quot;</span>, {0x2a}, 0xf0, 7, {0xf00000}, <span class="stringliteral">&quot;Current RSE Registers (Bits 5:3)&quot;</span>},</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define PME_ITA2_RSE_CURRENT_REGS_6 467</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;{ <span class="stringliteral">&quot;RSE_CURRENT_REGS_6&quot;</span>, {0x26}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Current RSE Registers (Bit 6)&quot;</span>},</div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define PME_ITA2_RSE_DIRTY_REGS_2_TO_0 468</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;{ <span class="stringliteral">&quot;RSE_DIRTY_REGS_2_TO_0&quot;</span>, {0x29}, 0xf0, 7, {0xf00000}, <span class="stringliteral">&quot;Dirty RSE Registers (Bits 2:0)&quot;</span>},</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define PME_ITA2_RSE_DIRTY_REGS_5_TO_3 469</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;{ <span class="stringliteral">&quot;RSE_DIRTY_REGS_5_TO_3&quot;</span>, {0x28}, 0xf0, 7, {0xf00000}, <span class="stringliteral">&quot;Dirty RSE Registers (Bits 5:3)&quot;</span>},</div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define PME_ITA2_RSE_DIRTY_REGS_6 470</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;{ <span class="stringliteral">&quot;RSE_DIRTY_REGS_6&quot;</span>, {0x24}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Dirty RSE Registers (Bit 6)&quot;</span>},</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define PME_ITA2_RSE_EVENT_RETIRED 471</span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;{ <span class="stringliteral">&quot;RSE_EVENT_RETIRED&quot;</span>, {0x32}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Retired RSE operations&quot;</span>},</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define PME_ITA2_RSE_REFERENCES_RETIRED_ALL 472</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;{ <span class="stringliteral">&quot;RSE_REFERENCES_RETIRED_ALL&quot;</span>, {0x30020}, 0xf0, 2, {0xf00007}, <span class="stringliteral">&quot;RSE Accesses -- Both RSE loads and stores will be counted.&quot;</span>},</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define PME_ITA2_RSE_REFERENCES_RETIRED_LOAD 473</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;{ <span class="stringliteral">&quot;RSE_REFERENCES_RETIRED_LOAD&quot;</span>, {0x10020}, 0xf0, 2, {0xf00007}, <span class="stringliteral">&quot;RSE Accesses -- Only RSE loads will be counted.&quot;</span>},</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define PME_ITA2_RSE_REFERENCES_RETIRED_STORE 474</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;{ <span class="stringliteral">&quot;RSE_REFERENCES_RETIRED_STORE&quot;</span>, {0x20020}, 0xf0, 2, {0xf00007}, <span class="stringliteral">&quot;RSE Accesses -- Only RSE stores will be counted.&quot;</span>},</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define PME_ITA2_SERIALIZATION_EVENTS 475</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;{ <span class="stringliteral">&quot;SERIALIZATION_EVENTS&quot;</span>, {0x53}, 0xf0, 1, {0xf00000}, <span class="stringliteral">&quot;Number of srlz.i Instructions&quot;</span>},</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define PME_ITA2_STORES_RETIRED 476</span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;{ <span class="stringliteral">&quot;STORES_RETIRED&quot;</span>, {0xd1}, 0xf0, 2, {0x5410007}, <span class="stringliteral">&quot;Retired Stores&quot;</span>},</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define PME_ITA2_SYLL_NOT_DISPERSED_ALL 477</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_ALL&quot;</span>, {0xf004e}, 0xf0, 5, {0xf00001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Counts all syllables not dispersed. NOTE: Any combination of b0000-b1111 is valid.&quot;</span>},</div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define PME_ITA2_SYLL_NOT_DISPERSED_EXPL 478</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_EXPL&quot;</span>, {0x1004e}, 0xf0, 5, {0xf00001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to explicit stop bits. These consist of  programmer specified architected S-bit and templates 1 and 5. Dispersal takes a 6-syllable (3-syllable) hit for every template 1/5 in bundle 0(1). Dispersal takes a 3-syllable (0 syllable) hit for every S-bit in bundle 0(1)&quot;</span>},</div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define PME_ITA2_SYLL_NOT_DISPERSED_EXPL_OR_FE 479</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_EXPL_OR_FE&quot;</span>, {0x5004e}, 0xf0, 5, {0xf00001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to explicit stop bits or front-end not providing valid bundles or providing valid illegal templates.&quot;</span>},</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define PME_ITA2_SYLL_NOT_DISPERSED_EXPL_OR_FE_OR_MLI 480</span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_EXPL_OR_FE_OR_MLI&quot;</span>, {0xd004e}, 0xf0, 5, {0xf00001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to explicit stop bits or due to front-end not providing valid bundles or providing valid illegal templates or due to MLI bundle and resteers to non-0 syllable.&quot;</span>},</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define PME_ITA2_SYLL_NOT_DISPERSED_EXPL_OR_IMPL 481</span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_EXPL_OR_IMPL&quot;</span>, {0x3004e}, 0xf0, 5, {0xf00001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to explicit/implicit stop bits.&quot;</span>},</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define PME_ITA2_SYLL_NOT_DISPERSED_EXPL_OR_IMPL_OR_FE 482</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_EXPL_OR_IMPL_OR_FE&quot;</span>, {0x7004e}, 0xf0, 5, {0xf00001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to explicit or implicit stop bits or due to front-end not providing valid bundles or providing valid illegal template.&quot;</span>},</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define PME_ITA2_SYLL_NOT_DISPERSED_EXPL_OR_IMPL_OR_MLI 483</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_EXPL_OR_IMPL_OR_MLI&quot;</span>, {0xb004e}, 0xf0, 5, {0xf00001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to explicit or implicit stop bits or due to MLI bundle and resteers to non-0 syllable.&quot;</span>},</div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define PME_ITA2_SYLL_NOT_DISPERSED_EXPL_OR_MLI 484</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_EXPL_OR_MLI&quot;</span>, {0x9004e}, 0xf0, 5, {0xf00001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to explicit stop bits or to MLI bundle and resteers to non-0 syllable.&quot;</span>},</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define PME_ITA2_SYLL_NOT_DISPERSED_FE 485</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_FE&quot;</span>, {0x4004e}, 0xf0, 5, {0xf00001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to front-end not providing valid bundles or providing valid illegal templates. Dispersal takes a 3-syllable hit for every invalid bundle or valid illegal template from front-end. Bundle 1 with front-end fault, is counted here (3-syllable hit)..&quot;</span>},</div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define PME_ITA2_SYLL_NOT_DISPERSED_FE_OR_MLI 486</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_FE_OR_MLI&quot;</span>, {0xc004e}, 0xf0, 5, {0xf00001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to MLI bundle and resteers to non-0 syllable or due to front-end not providing valid bundles or providing valid illegal templates.&quot;</span>},</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define PME_ITA2_SYLL_NOT_DISPERSED_IMPL 487</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_IMPL&quot;</span>, {0x2004e}, 0xf0, 5, {0xf00001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to implicit stop bits. These consist of all of the non-architected stop bits (asymmetry, oversubscription, implicit). Dispersal takes a 6-syllable(3-syllable) hit for every implicit stop bits in bundle 0(1).&quot;</span>},</div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define PME_ITA2_SYLL_NOT_DISPERSED_IMPL_OR_FE 488</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_IMPL_OR_FE&quot;</span>, {0x6004e}, 0xf0, 5, {0xf00001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to implicit stop bits or to front-end not providing valid bundles or providing valid illegal templates.&quot;</span>},</div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define PME_ITA2_SYLL_NOT_DISPERSED_IMPL_OR_FE_OR_MLI 489</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_IMPL_OR_FE_OR_MLI&quot;</span>, {0xe004e}, 0xf0, 5, {0xf00001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to implicit stop bits or due to front-end not providing valid bundles or providing valid illegal templates or due to MLI bundle and resteers to non-0 syllable.&quot;</span>},</div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define PME_ITA2_SYLL_NOT_DISPERSED_IMPL_OR_MLI 490</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_IMPL_OR_MLI&quot;</span>, {0xa004e}, 0xf0, 5, {0xf00001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to implicit stop bits or to MLI bundle and resteers to non-0 syllable.&quot;</span>},</div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define PME_ITA2_SYLL_NOT_DISPERSED_MLI 491</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_MLI&quot;</span>, {0x8004e}, 0xf0, 5, {0xf00001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to MLI bundle and resteers to non-0 syllable. Dispersal takes a 1 syllable hit for each MLI bundle . Dispersal could take 0-2 syllable hit depending on which syllable we resteer to. Bundle 1 with front-end fault which is split, is counted here (0-2 syllable hit).&quot;</span>},</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define PME_ITA2_SYLL_OVERCOUNT_ALL 492</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;{ <span class="stringliteral">&quot;SYLL_OVERCOUNT_ALL&quot;</span>, {0x3004f}, 0xf0, 2, {0xf00001}, <span class="stringliteral">&quot;Syllables Overcounted -- syllables overcounted in implicit &amp; explicit bucket&quot;</span>},</div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define PME_ITA2_SYLL_OVERCOUNT_EXPL 493</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;{ <span class="stringliteral">&quot;SYLL_OVERCOUNT_EXPL&quot;</span>, {0x1004f}, 0xf0, 2, {0xf00001}, <span class="stringliteral">&quot;Syllables Overcounted -- Only syllables overcounted in the explicit bucket&quot;</span>},</div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define PME_ITA2_SYLL_OVERCOUNT_IMPL 494</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;{ <span class="stringliteral">&quot;SYLL_OVERCOUNT_IMPL&quot;</span>, {0x2004f}, 0xf0, 2, {0xf00001}, <span class="stringliteral">&quot;Syllables Overcounted -- Only syllables overcounted in the implicit bucket&quot;</span>},</div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define PME_ITA2_UC_LOADS_RETIRED 495</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;{ <span class="stringliteral">&quot;UC_LOADS_RETIRED&quot;</span>, {0xcf}, 0xf0, 4, {0x5310007}, <span class="stringliteral">&quot;Retired Uncacheable Loads&quot;</span>},</div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define PME_ITA2_UC_STORES_RETIRED 496</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;{ <span class="stringliteral">&quot;UC_STORES_RETIRED&quot;</span>, {0xd0}, 0xf0, 2, {0x5410007}, <span class="stringliteral">&quot;Retired Uncacheable Stores&quot;</span>},</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;};</div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="itanium2__events_8h.html#a50374fbc6d9d92bfcb3474f0d8f1b307"> 1027</a></span>&#160;<span class="preprocessor">#define PME_ITA2_EVENT_COUNT 497</span></div>
<div class="ttc" id="aitanium2__events_8h_html_a837b9d6c0fd449f7f2ee5728c3e20c51"><div class="ttname"><a href="itanium2__events_8h.html#a837b9d6c0fd449f7f2ee5728c3e20c51">itanium2_pe</a></div><div class="ttdeci">static pme_ita2_entry_t itanium2_pe[]</div><div class="ttdef"><b>Definition:</b> <a href="itanium2__events_8h_source.html#l00031">itanium2_events.h:31</a></div></div>
<div class="ttc" id="astructpme__ita2__entry__t_html"><div class="ttname"><a href="structpme__ita2__entry__t.html">pme_ita2_entry_t</a></div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__itanium2__priv_8h_source.html#l00087">pfmlib_itanium2_priv.h:87</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 5 2024 23:54:10 for Digital-SuperTwin by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
