
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000020c8  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004020c8  004020c8  000120c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000e4c  20400000  004020d0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000002c4  20400e4c  00402f1c  00020e4c  2**2
                  ALLOC
  4 .stack        00002000  20401110  004031e0  00020e4c  2**0
                  ALLOC
  5 .heap         00000200  20403110  004051e0  00020e4c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020e4c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020e7a  2**0
                  CONTENTS, READONLY
  8 .debug_info   000127d0  00000000  00000000  00020ed3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000292a  00000000  00000000  000336a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00003d00  00000000  00000000  00035fcd  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000720  00000000  00000000  00039ccd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000007a8  00000000  00000000  0003a3ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001f217  00000000  00000000  0003ab95  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000aa45  00000000  00000000  00059dac  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008f80c  00000000  00000000  000647f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001398  00000000  00000000  000f4000  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	10 31 40 20 39 0c 40 00 35 0c 40 00 35 0c 40 00     .1@ 9.@.5.@.5.@.
  400010:	35 0c 40 00 35 0c 40 00 35 0c 40 00 00 00 00 00     5.@.5.@.5.@.....
	...
  40002c:	35 0c 40 00 35 0c 40 00 00 00 00 00 35 0c 40 00     5.@.5.@.....5.@.
  40003c:	35 0c 40 00 35 0c 40 00 35 0c 40 00 35 0c 40 00     5.@.5.@.5.@.5.@.
  40004c:	35 0c 40 00 35 0c 40 00 35 0c 40 00 35 0c 40 00     5.@.5.@.5.@.5.@.
  40005c:	35 0c 40 00 35 0c 40 00 00 00 00 00 5d 0a 40 00     5.@.5.@.....].@.
  40006c:	71 0a 40 00 85 0a 40 00 35 0c 40 00 35 0c 40 00     q.@...@.5.@.5.@.
  40007c:	35 0c 40 00 99 0a 40 00 ad 0a 40 00 35 0c 40 00     5.@...@...@.5.@.
  40008c:	35 0c 40 00 35 0c 40 00 35 0c 40 00 35 0c 40 00     5.@.5.@.5.@.5.@.
  40009c:	35 0c 40 00 35 0c 40 00 35 0c 40 00 35 0c 40 00     5.@.5.@.5.@.5.@.
  4000ac:	35 0c 40 00 35 0c 40 00 35 0c 40 00 35 0c 40 00     5.@.5.@.5.@.5.@.
  4000bc:	35 0c 40 00 35 0c 40 00 35 0c 40 00 35 0c 40 00     5.@.5.@.5.@.5.@.
  4000cc:	35 0c 40 00 00 00 00 00 35 0c 40 00 00 00 00 00     5.@.....5.@.....
  4000dc:	35 0c 40 00 35 0c 40 00 35 0c 40 00 35 0c 40 00     5.@.5.@.5.@.5.@.
  4000ec:	35 0c 40 00 35 0c 40 00 35 0c 40 00 35 0c 40 00     5.@.5.@.5.@.5.@.
  4000fc:	35 0c 40 00 35 0c 40 00 35 0c 40 00 35 0c 40 00     5.@.5.@.5.@.5.@.
  40010c:	35 0c 40 00 35 0c 40 00 00 00 00 00 00 00 00 00     5.@.5.@.........
  40011c:	00 00 00 00 35 0c 40 00 35 0c 40 00 35 0c 40 00     ....5.@.5.@.5.@.
  40012c:	35 0c 40 00 35 0c 40 00 00 00 00 00 35 0c 40 00     5.@.5.@.....5.@.
  40013c:	35 0c 40 00                                         5.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400e4c 	.word	0x20400e4c
  40015c:	00000000 	.word	0x00000000
  400160:	004020d0 	.word	0x004020d0

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004020d0 	.word	0x004020d0
  4001a0:	20400e50 	.word	0x20400e50
  4001a4:	004020d0 	.word	0x004020d0
  4001a8:	00000000 	.word	0x00000000

004001ac <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4001ac:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4001ae:	4b07      	ldr	r3, [pc, #28]	; (4001cc <spi_enable_clock+0x20>)
  4001b0:	4298      	cmp	r0, r3
  4001b2:	d003      	beq.n	4001bc <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4001b4:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <spi_enable_clock+0x24>)
  4001b6:	4298      	cmp	r0, r3
  4001b8:	d004      	beq.n	4001c4 <spi_enable_clock+0x18>
  4001ba:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4001bc:	2015      	movs	r0, #21
  4001be:	4b05      	ldr	r3, [pc, #20]	; (4001d4 <spi_enable_clock+0x28>)
  4001c0:	4798      	blx	r3
  4001c2:	bd08      	pop	{r3, pc}
  4001c4:	202a      	movs	r0, #42	; 0x2a
  4001c6:	4b03      	ldr	r3, [pc, #12]	; (4001d4 <spi_enable_clock+0x28>)
  4001c8:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4001ca:	e7f6      	b.n	4001ba <spi_enable_clock+0xe>
  4001cc:	40008000 	.word	0x40008000
  4001d0:	40058000 	.word	0x40058000
  4001d4:	00400be1 	.word	0x00400be1

004001d8 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4001d8:	6843      	ldr	r3, [r0, #4]
  4001da:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4001de:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4001e0:	6843      	ldr	r3, [r0, #4]
  4001e2:	0409      	lsls	r1, r1, #16
  4001e4:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4001e8:	4319      	orrs	r1, r3
  4001ea:	6041      	str	r1, [r0, #4]
  4001ec:	4770      	bx	lr

004001ee <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4001ee:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4001f0:	f643 2499 	movw	r4, #15001	; 0x3a99
  4001f4:	6905      	ldr	r5, [r0, #16]
  4001f6:	f015 0f02 	tst.w	r5, #2
  4001fa:	d103      	bne.n	400204 <spi_write+0x16>
		if (!timeout--) {
  4001fc:	3c01      	subs	r4, #1
  4001fe:	d1f9      	bne.n	4001f4 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  400200:	2001      	movs	r0, #1
  400202:	e00c      	b.n	40021e <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400204:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400206:	f014 0f02 	tst.w	r4, #2
  40020a:	d006      	beq.n	40021a <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40020c:	0412      	lsls	r2, r2, #16
  40020e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400212:	4311      	orrs	r1, r2
		if (uc_last) {
  400214:	b10b      	cbz	r3, 40021a <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400216:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40021a:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40021c:	2000      	movs	r0, #0
}
  40021e:	bc30      	pop	{r4, r5}
  400220:	4770      	bx	lr

00400222 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400222:	b932      	cbnz	r2, 400232 <spi_set_clock_polarity+0x10>
  400224:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400228:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40022a:	f023 0301 	bic.w	r3, r3, #1
  40022e:	6303      	str	r3, [r0, #48]	; 0x30
  400230:	4770      	bx	lr
  400232:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400236:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400238:	f043 0301 	orr.w	r3, r3, #1
  40023c:	6303      	str	r3, [r0, #48]	; 0x30
  40023e:	4770      	bx	lr

00400240 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400240:	b932      	cbnz	r2, 400250 <spi_set_clock_phase+0x10>
  400242:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400246:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400248:	f023 0302 	bic.w	r3, r3, #2
  40024c:	6303      	str	r3, [r0, #48]	; 0x30
  40024e:	4770      	bx	lr
  400250:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400254:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400256:	f043 0302 	orr.w	r3, r3, #2
  40025a:	6303      	str	r3, [r0, #48]	; 0x30
  40025c:	4770      	bx	lr

0040025e <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40025e:	2a04      	cmp	r2, #4
  400260:	d003      	beq.n	40026a <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400262:	b16a      	cbz	r2, 400280 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400264:	2a08      	cmp	r2, #8
  400266:	d016      	beq.n	400296 <spi_configure_cs_behavior+0x38>
  400268:	4770      	bx	lr
  40026a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40026e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400270:	f023 0308 	bic.w	r3, r3, #8
  400274:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400276:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400278:	f043 0304 	orr.w	r3, r3, #4
  40027c:	6303      	str	r3, [r0, #48]	; 0x30
  40027e:	4770      	bx	lr
  400280:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400284:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400286:	f023 0308 	bic.w	r3, r3, #8
  40028a:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  40028c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40028e:	f023 0304 	bic.w	r3, r3, #4
  400292:	6303      	str	r3, [r0, #48]	; 0x30
  400294:	4770      	bx	lr
  400296:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40029a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40029c:	f043 0308 	orr.w	r3, r3, #8
  4002a0:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  4002a2:	e7e1      	b.n	400268 <spi_configure_cs_behavior+0xa>

004002a4 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4002a4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4002a8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4002ae:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4002b0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002b2:	431a      	orrs	r2, r3
  4002b4:	630a      	str	r2, [r1, #48]	; 0x30
  4002b6:	4770      	bx	lr

004002b8 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4002b8:	1e43      	subs	r3, r0, #1
  4002ba:	4419      	add	r1, r3
  4002bc:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4002c0:	1e43      	subs	r3, r0, #1
  4002c2:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4002c4:	bf94      	ite	ls
  4002c6:	b200      	sxthls	r0, r0
		return -1;
  4002c8:	f04f 30ff 	movhi.w	r0, #4294967295
}
  4002cc:	4770      	bx	lr

004002ce <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  4002ce:	b17a      	cbz	r2, 4002f0 <spi_set_baudrate_div+0x22>
{
  4002d0:	b410      	push	{r4}
  4002d2:	4614      	mov	r4, r2
  4002d4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4002d8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4002de:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4002e0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4002e2:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4002e6:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4002e8:	2000      	movs	r0, #0
}
  4002ea:	f85d 4b04 	ldr.w	r4, [sp], #4
  4002ee:	4770      	bx	lr
        return -1;
  4002f0:	f04f 30ff 	mov.w	r0, #4294967295
  4002f4:	4770      	bx	lr
	...

004002f8 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  4002f8:	4b01      	ldr	r3, [pc, #4]	; (400300 <gfx_mono_set_framebuffer+0x8>)
  4002fa:	6018      	str	r0, [r3, #0]
  4002fc:	4770      	bx	lr
  4002fe:	bf00      	nop
  400300:	20400e68 	.word	0x20400e68

00400304 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400304:	4b02      	ldr	r3, [pc, #8]	; (400310 <gfx_mono_framebuffer_put_byte+0xc>)
  400306:	681b      	ldr	r3, [r3, #0]
  400308:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  40030c:	5442      	strb	r2, [r0, r1]
  40030e:	4770      	bx	lr
  400310:	20400e68 	.word	0x20400e68

00400314 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400314:	4b02      	ldr	r3, [pc, #8]	; (400320 <gfx_mono_framebuffer_get_byte+0xc>)
  400316:	681b      	ldr	r3, [r3, #0]
  400318:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  40031c:	5c40      	ldrb	r0, [r0, r1]
  40031e:	4770      	bx	lr
  400320:	20400e68 	.word	0x20400e68

00400324 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  400324:	b570      	push	{r4, r5, r6, lr}
  400326:	4604      	mov	r4, r0
  400328:	460d      	mov	r5, r1
  40032a:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  40032c:	b91b      	cbnz	r3, 400336 <gfx_mono_ssd1306_put_byte+0x12>
  40032e:	4b0d      	ldr	r3, [pc, #52]	; (400364 <gfx_mono_ssd1306_put_byte+0x40>)
  400330:	4798      	blx	r3
  400332:	42b0      	cmp	r0, r6
  400334:	d015      	beq.n	400362 <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  400336:	4632      	mov	r2, r6
  400338:	4629      	mov	r1, r5
  40033a:	4620      	mov	r0, r4
  40033c:	4b0a      	ldr	r3, [pc, #40]	; (400368 <gfx_mono_ssd1306_put_byte+0x44>)
  40033e:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  400340:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400344:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  400348:	4c08      	ldr	r4, [pc, #32]	; (40036c <gfx_mono_ssd1306_put_byte+0x48>)
  40034a:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  40034c:	f3c5 1002 	ubfx	r0, r5, #4, #3
  400350:	f040 0010 	orr.w	r0, r0, #16
  400354:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  400356:	f005 000f 	and.w	r0, r5, #15
  40035a:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  40035c:	4630      	mov	r0, r6
  40035e:	4b04      	ldr	r3, [pc, #16]	; (400370 <gfx_mono_ssd1306_put_byte+0x4c>)
  400360:	4798      	blx	r3
  400362:	bd70      	pop	{r4, r5, r6, pc}
  400364:	00400315 	.word	0x00400315
  400368:	00400305 	.word	0x00400305
  40036c:	004003c5 	.word	0x004003c5
  400370:	004005e5 	.word	0x004005e5

00400374 <gfx_mono_ssd1306_init>:
{
  400374:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  400378:	480d      	ldr	r0, [pc, #52]	; (4003b0 <gfx_mono_ssd1306_init+0x3c>)
  40037a:	4b0e      	ldr	r3, [pc, #56]	; (4003b4 <gfx_mono_ssd1306_init+0x40>)
  40037c:	4798      	blx	r3
	ssd1306_init();
  40037e:	4b0e      	ldr	r3, [pc, #56]	; (4003b8 <gfx_mono_ssd1306_init+0x44>)
  400380:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  400382:	2040      	movs	r0, #64	; 0x40
  400384:	4b0d      	ldr	r3, [pc, #52]	; (4003bc <gfx_mono_ssd1306_init+0x48>)
  400386:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400388:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  40038a:	f04f 0801 	mov.w	r8, #1
  40038e:	462f      	mov	r7, r5
  400390:	4e0b      	ldr	r6, [pc, #44]	; (4003c0 <gfx_mono_ssd1306_init+0x4c>)
{
  400392:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400394:	4643      	mov	r3, r8
  400396:	463a      	mov	r2, r7
  400398:	b2e1      	uxtb	r1, r4
  40039a:	4628      	mov	r0, r5
  40039c:	47b0      	blx	r6
  40039e:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  4003a0:	2c80      	cmp	r4, #128	; 0x80
  4003a2:	d1f7      	bne.n	400394 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4003a4:	3501      	adds	r5, #1
  4003a6:	b2ed      	uxtb	r5, r5
  4003a8:	2d04      	cmp	r5, #4
  4003aa:	d1f2      	bne.n	400392 <gfx_mono_ssd1306_init+0x1e>
  4003ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4003b0:	20400e6c 	.word	0x20400e6c
  4003b4:	004002f9 	.word	0x004002f9
  4003b8:	00400405 	.word	0x00400405
  4003bc:	004003c5 	.word	0x004003c5
  4003c0:	00400325 	.word	0x00400325

004003c4 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  4003c4:	b538      	push	{r3, r4, r5, lr}
  4003c6:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4003c8:	2208      	movs	r2, #8
  4003ca:	4b09      	ldr	r3, [pc, #36]	; (4003f0 <ssd1306_write_command+0x2c>)
  4003cc:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4003ce:	4c09      	ldr	r4, [pc, #36]	; (4003f4 <ssd1306_write_command+0x30>)
  4003d0:	2101      	movs	r1, #1
  4003d2:	4620      	mov	r0, r4
  4003d4:	4b08      	ldr	r3, [pc, #32]	; (4003f8 <ssd1306_write_command+0x34>)
  4003d6:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  4003d8:	2301      	movs	r3, #1
  4003da:	461a      	mov	r2, r3
  4003dc:	4629      	mov	r1, r5
  4003de:	4620      	mov	r0, r4
  4003e0:	4c06      	ldr	r4, [pc, #24]	; (4003fc <ssd1306_write_command+0x38>)
  4003e2:	47a0      	blx	r4
	delay_us(10);
  4003e4:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4003e8:	4b05      	ldr	r3, [pc, #20]	; (400400 <ssd1306_write_command+0x3c>)
  4003ea:	4798      	blx	r3
  4003ec:	bd38      	pop	{r3, r4, r5, pc}
  4003ee:	bf00      	nop
  4003f0:	400e1000 	.word	0x400e1000
  4003f4:	40008000 	.word	0x40008000
  4003f8:	004001d9 	.word	0x004001d9
  4003fc:	004001ef 	.word	0x004001ef
  400400:	20400001 	.word	0x20400001

00400404 <ssd1306_init>:
{
  400404:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400408:	4d66      	ldr	r5, [pc, #408]	; (4005a4 <ssd1306_init+0x1a0>)
  40040a:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  40040e:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400410:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400414:	4b64      	ldr	r3, [pc, #400]	; (4005a8 <ssd1306_init+0x1a4>)
  400416:	2708      	movs	r7, #8
  400418:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40041a:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  40041e:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400420:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  400424:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  400426:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400428:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40042c:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  40042e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400432:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400434:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  400436:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40043a:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  40043c:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40043e:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400442:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400444:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400446:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40044a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40044c:	f022 0208 	bic.w	r2, r2, #8
  400450:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400452:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400454:	f022 0208 	bic.w	r2, r2, #8
  400458:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  40045a:	601f      	str	r7, [r3, #0]
  40045c:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40045e:	631f      	str	r7, [r3, #48]	; 0x30
  400460:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400462:	f8df 817c 	ldr.w	r8, [pc, #380]	; 4005e0 <ssd1306_init+0x1dc>
  400466:	2300      	movs	r3, #0
  400468:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40046c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400470:	4640      	mov	r0, r8
  400472:	4c4e      	ldr	r4, [pc, #312]	; (4005ac <ssd1306_init+0x1a8>)
  400474:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400476:	2300      	movs	r3, #0
  400478:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40047c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400480:	4640      	mov	r0, r8
  400482:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400484:	2300      	movs	r3, #0
  400486:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40048a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40048e:	4640      	mov	r0, r8
  400490:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400492:	2300      	movs	r3, #0
  400494:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400498:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40049c:	4640      	mov	r0, r8
  40049e:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4004a0:	2300      	movs	r3, #0
  4004a2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4004a6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4004aa:	4640      	mov	r0, r8
  4004ac:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4004ae:	2300      	movs	r3, #0
  4004b0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4004b4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4004b8:	4640      	mov	r0, r8
  4004ba:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4004bc:	4c3c      	ldr	r4, [pc, #240]	; (4005b0 <ssd1306_init+0x1ac>)
  4004be:	f04f 0902 	mov.w	r9, #2
  4004c2:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4004c6:	f04f 0880 	mov.w	r8, #128	; 0x80
  4004ca:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4004ce:	6863      	ldr	r3, [r4, #4]
  4004d0:	f043 0301 	orr.w	r3, r3, #1
  4004d4:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  4004d6:	463a      	mov	r2, r7
  4004d8:	2101      	movs	r1, #1
  4004da:	4620      	mov	r0, r4
  4004dc:	4b35      	ldr	r3, [pc, #212]	; (4005b4 <ssd1306_init+0x1b0>)
  4004de:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  4004e0:	2200      	movs	r2, #0
  4004e2:	2101      	movs	r1, #1
  4004e4:	4620      	mov	r0, r4
  4004e6:	4b34      	ldr	r3, [pc, #208]	; (4005b8 <ssd1306_init+0x1b4>)
  4004e8:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  4004ea:	2200      	movs	r2, #0
  4004ec:	2101      	movs	r1, #1
  4004ee:	4620      	mov	r0, r4
  4004f0:	4b32      	ldr	r3, [pc, #200]	; (4005bc <ssd1306_init+0x1b8>)
  4004f2:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4004f4:	6863      	ldr	r3, [r4, #4]
  4004f6:	f023 0302 	bic.w	r3, r3, #2
  4004fa:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  4004fc:	2200      	movs	r2, #0
  4004fe:	2101      	movs	r1, #1
  400500:	4620      	mov	r0, r4
  400502:	4b2f      	ldr	r3, [pc, #188]	; (4005c0 <ssd1306_init+0x1bc>)
  400504:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400506:	6863      	ldr	r3, [r4, #4]
  400508:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40050c:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  40050e:	6863      	ldr	r3, [r4, #4]
  400510:	f043 0310 	orr.w	r3, r3, #16
  400514:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(1000000, sysclk_get_peripheral_hz());
  400516:	492b      	ldr	r1, [pc, #172]	; (4005c4 <ssd1306_init+0x1c0>)
  400518:	482b      	ldr	r0, [pc, #172]	; (4005c8 <ssd1306_init+0x1c4>)
  40051a:	4b2c      	ldr	r3, [pc, #176]	; (4005cc <ssd1306_init+0x1c8>)
  40051c:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  40051e:	b2c2      	uxtb	r2, r0
  400520:	2101      	movs	r1, #1
  400522:	4620      	mov	r0, r4
  400524:	4b2a      	ldr	r3, [pc, #168]	; (4005d0 <ssd1306_init+0x1cc>)
  400526:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400528:	4620      	mov	r0, r4
  40052a:	4b2a      	ldr	r3, [pc, #168]	; (4005d4 <ssd1306_init+0x1d0>)
  40052c:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40052e:	2301      	movs	r3, #1
  400530:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400532:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  400534:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400538:	4c27      	ldr	r4, [pc, #156]	; (4005d8 <ssd1306_init+0x1d4>)
  40053a:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40053c:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  40053e:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400542:	47a0      	blx	r4
  400544:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  400546:	20a8      	movs	r0, #168	; 0xa8
  400548:	4c24      	ldr	r4, [pc, #144]	; (4005dc <ssd1306_init+0x1d8>)
  40054a:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  40054c:	201f      	movs	r0, #31
  40054e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400550:	20d3      	movs	r0, #211	; 0xd3
  400552:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  400554:	2000      	movs	r0, #0
  400556:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400558:	2040      	movs	r0, #64	; 0x40
  40055a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  40055c:	20a1      	movs	r0, #161	; 0xa1
  40055e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400560:	20c8      	movs	r0, #200	; 0xc8
  400562:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400564:	20da      	movs	r0, #218	; 0xda
  400566:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400568:	4648      	mov	r0, r9
  40056a:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  40056c:	2081      	movs	r0, #129	; 0x81
  40056e:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400570:	208f      	movs	r0, #143	; 0x8f
  400572:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  400574:	20a4      	movs	r0, #164	; 0xa4
  400576:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400578:	20a6      	movs	r0, #166	; 0xa6
  40057a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  40057c:	20d5      	movs	r0, #213	; 0xd5
  40057e:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400580:	4640      	mov	r0, r8
  400582:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  400584:	208d      	movs	r0, #141	; 0x8d
  400586:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400588:	2014      	movs	r0, #20
  40058a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  40058c:	20db      	movs	r0, #219	; 0xdb
  40058e:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400590:	2040      	movs	r0, #64	; 0x40
  400592:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400594:	20d9      	movs	r0, #217	; 0xd9
  400596:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400598:	20f1      	movs	r0, #241	; 0xf1
  40059a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  40059c:	20af      	movs	r0, #175	; 0xaf
  40059e:	47a0      	blx	r4
  4005a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4005a4:	400e1200 	.word	0x400e1200
  4005a8:	400e1000 	.word	0x400e1000
  4005ac:	004008cd 	.word	0x004008cd
  4005b0:	40008000 	.word	0x40008000
  4005b4:	0040025f 	.word	0x0040025f
  4005b8:	00400223 	.word	0x00400223
  4005bc:	00400241 	.word	0x00400241
  4005c0:	004002a5 	.word	0x004002a5
  4005c4:	08f0d180 	.word	0x08f0d180
  4005c8:	000f4240 	.word	0x000f4240
  4005cc:	004002b9 	.word	0x004002b9
  4005d0:	004002cf 	.word	0x004002cf
  4005d4:	004001ad 	.word	0x004001ad
  4005d8:	20400001 	.word	0x20400001
  4005dc:	004003c5 	.word	0x004003c5
  4005e0:	400e1400 	.word	0x400e1400

004005e4 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  4005e4:	b538      	push	{r3, r4, r5, lr}
  4005e6:	4605      	mov	r5, r0
  4005e8:	2208      	movs	r2, #8
  4005ea:	4b09      	ldr	r3, [pc, #36]	; (400610 <ssd1306_write_data+0x2c>)
  4005ec:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4005ee:	4c09      	ldr	r4, [pc, #36]	; (400614 <ssd1306_write_data+0x30>)
  4005f0:	2101      	movs	r1, #1
  4005f2:	4620      	mov	r0, r4
  4005f4:	4b08      	ldr	r3, [pc, #32]	; (400618 <ssd1306_write_data+0x34>)
  4005f6:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  4005f8:	2301      	movs	r3, #1
  4005fa:	461a      	mov	r2, r3
  4005fc:	4629      	mov	r1, r5
  4005fe:	4620      	mov	r0, r4
  400600:	4c06      	ldr	r4, [pc, #24]	; (40061c <ssd1306_write_data+0x38>)
  400602:	47a0      	blx	r4
	delay_us(10);
  400604:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400608:	4b05      	ldr	r3, [pc, #20]	; (400620 <ssd1306_write_data+0x3c>)
  40060a:	4798      	blx	r3
  40060c:	bd38      	pop	{r3, r4, r5, pc}
  40060e:	bf00      	nop
  400610:	400e1000 	.word	0x400e1000
  400614:	40008000 	.word	0x40008000
  400618:	004001d9 	.word	0x004001d9
  40061c:	004001ef 	.word	0x004001ef
  400620:	20400001 	.word	0x20400001

00400624 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400624:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400626:	4810      	ldr	r0, [pc, #64]	; (400668 <sysclk_init+0x44>)
  400628:	4b10      	ldr	r3, [pc, #64]	; (40066c <sysclk_init+0x48>)
  40062a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40062c:	213e      	movs	r1, #62	; 0x3e
  40062e:	2000      	movs	r0, #0
  400630:	4b0f      	ldr	r3, [pc, #60]	; (400670 <sysclk_init+0x4c>)
  400632:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400634:	4c0f      	ldr	r4, [pc, #60]	; (400674 <sysclk_init+0x50>)
  400636:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400638:	2800      	cmp	r0, #0
  40063a:	d0fc      	beq.n	400636 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  40063c:	4b0e      	ldr	r3, [pc, #56]	; (400678 <sysclk_init+0x54>)
  40063e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400640:	4a0e      	ldr	r2, [pc, #56]	; (40067c <sysclk_init+0x58>)
  400642:	4b0f      	ldr	r3, [pc, #60]	; (400680 <sysclk_init+0x5c>)
  400644:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400646:	4c0f      	ldr	r4, [pc, #60]	; (400684 <sysclk_init+0x60>)
  400648:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40064a:	2800      	cmp	r0, #0
  40064c:	d0fc      	beq.n	400648 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  40064e:	2002      	movs	r0, #2
  400650:	4b0d      	ldr	r3, [pc, #52]	; (400688 <sysclk_init+0x64>)
  400652:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400654:	2000      	movs	r0, #0
  400656:	4b0d      	ldr	r3, [pc, #52]	; (40068c <sysclk_init+0x68>)
  400658:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40065a:	4b0d      	ldr	r3, [pc, #52]	; (400690 <sysclk_init+0x6c>)
  40065c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40065e:	4802      	ldr	r0, [pc, #8]	; (400668 <sysclk_init+0x44>)
  400660:	4b02      	ldr	r3, [pc, #8]	; (40066c <sysclk_init+0x48>)
  400662:	4798      	blx	r3
  400664:	bd10      	pop	{r4, pc}
  400666:	bf00      	nop
  400668:	11e1a300 	.word	0x11e1a300
  40066c:	00400e0d 	.word	0x00400e0d
  400670:	00400b5d 	.word	0x00400b5d
  400674:	00400bb1 	.word	0x00400bb1
  400678:	00400bc1 	.word	0x00400bc1
  40067c:	20183f01 	.word	0x20183f01
  400680:	400e0600 	.word	0x400e0600
  400684:	00400bd1 	.word	0x00400bd1
  400688:	00400ac1 	.word	0x00400ac1
  40068c:	00400af9 	.word	0x00400af9
  400690:	00400d01 	.word	0x00400d01

00400694 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400696:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40069a:	4b48      	ldr	r3, [pc, #288]	; (4007bc <board_init+0x128>)
  40069c:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40069e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4006a2:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4006a6:	4b46      	ldr	r3, [pc, #280]	; (4007c0 <board_init+0x12c>)
  4006a8:	2200      	movs	r2, #0
  4006aa:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4006ae:	695a      	ldr	r2, [r3, #20]
  4006b0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4006b4:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  4006b6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4006ba:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4006be:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4006c2:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4006c6:	f007 0007 	and.w	r0, r7, #7
  4006ca:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4006cc:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4006d0:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  4006d4:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  4006d8:	f3bf 8f4f 	dsb	sy
  4006dc:	f04f 34ff 	mov.w	r4, #4294967295
  4006e0:	fa04 fc00 	lsl.w	ip, r4, r0
  4006e4:	fa06 f000 	lsl.w	r0, r6, r0
  4006e8:	fa04 f40e 	lsl.w	r4, r4, lr
  4006ec:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  4006f0:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  4006f2:	463a      	mov	r2, r7
  4006f4:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  4006f6:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  4006fa:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  4006fe:	3a01      	subs	r2, #1
  400700:	4423      	add	r3, r4
  400702:	f1b2 3fff 	cmp.w	r2, #4294967295
  400706:	d1f6      	bne.n	4006f6 <board_init+0x62>
        } while(sets--);
  400708:	3e01      	subs	r6, #1
  40070a:	4460      	add	r0, ip
  40070c:	f1b6 3fff 	cmp.w	r6, #4294967295
  400710:	d1ef      	bne.n	4006f2 <board_init+0x5e>
  400712:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400716:	4b2a      	ldr	r3, [pc, #168]	; (4007c0 <board_init+0x12c>)
  400718:	695a      	ldr	r2, [r3, #20]
  40071a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40071e:	615a      	str	r2, [r3, #20]
  400720:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400724:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400728:	4a26      	ldr	r2, [pc, #152]	; (4007c4 <board_init+0x130>)
  40072a:	4927      	ldr	r1, [pc, #156]	; (4007c8 <board_init+0x134>)
  40072c:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40072e:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400732:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400734:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400738:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  40073c:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400740:	f022 0201 	bic.w	r2, r2, #1
  400744:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400748:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  40074c:	f022 0201 	bic.w	r2, r2, #1
  400750:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400754:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400758:	f3bf 8f6f 	isb	sy
  40075c:	200a      	movs	r0, #10
  40075e:	4c1b      	ldr	r4, [pc, #108]	; (4007cc <board_init+0x138>)
  400760:	47a0      	blx	r4
  400762:	200b      	movs	r0, #11
  400764:	47a0      	blx	r4
  400766:	200c      	movs	r0, #12
  400768:	47a0      	blx	r4
  40076a:	2010      	movs	r0, #16
  40076c:	47a0      	blx	r4
  40076e:	2011      	movs	r0, #17
  400770:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400772:	4b17      	ldr	r3, [pc, #92]	; (4007d0 <board_init+0x13c>)
  400774:	f44f 7280 	mov.w	r2, #256	; 0x100
  400778:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40077a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40077e:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400780:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400784:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400788:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40078a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  40078e:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400790:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400794:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400796:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400798:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  40079c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40079e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4007a2:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4007a4:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4007a6:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4007aa:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4007ac:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4007b0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4007b4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  4007b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4007ba:	bf00      	nop
  4007bc:	400e1850 	.word	0x400e1850
  4007c0:	e000ed00 	.word	0xe000ed00
  4007c4:	400e0c00 	.word	0x400e0c00
  4007c8:	5a00080c 	.word	0x5a00080c
  4007cc:	00400be1 	.word	0x00400be1
  4007d0:	400e1200 	.word	0x400e1200

004007d4 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  4007d4:	6301      	str	r1, [r0, #48]	; 0x30
  4007d6:	4770      	bx	lr

004007d8 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  4007d8:	6341      	str	r1, [r0, #52]	; 0x34
  4007da:	4770      	bx	lr

004007dc <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4007dc:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4007de:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4007e2:	d03a      	beq.n	40085a <pio_set_peripheral+0x7e>
  4007e4:	d813      	bhi.n	40080e <pio_set_peripheral+0x32>
  4007e6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4007ea:	d025      	beq.n	400838 <pio_set_peripheral+0x5c>
  4007ec:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4007f0:	d10a      	bne.n	400808 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4007f2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4007f4:	4313      	orrs	r3, r2
  4007f6:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4007f8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4007fa:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4007fc:	400b      	ands	r3, r1
  4007fe:	ea23 0302 	bic.w	r3, r3, r2
  400802:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400804:	6042      	str	r2, [r0, #4]
  400806:	4770      	bx	lr
	switch (ul_type) {
  400808:	2900      	cmp	r1, #0
  40080a:	d1fb      	bne.n	400804 <pio_set_peripheral+0x28>
  40080c:	4770      	bx	lr
  40080e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400812:	d021      	beq.n	400858 <pio_set_peripheral+0x7c>
  400814:	d809      	bhi.n	40082a <pio_set_peripheral+0x4e>
  400816:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40081a:	d1f3      	bne.n	400804 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  40081c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40081e:	4313      	orrs	r3, r2
  400820:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400822:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400824:	4313      	orrs	r3, r2
  400826:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400828:	e7ec      	b.n	400804 <pio_set_peripheral+0x28>
	switch (ul_type) {
  40082a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40082e:	d013      	beq.n	400858 <pio_set_peripheral+0x7c>
  400830:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400834:	d010      	beq.n	400858 <pio_set_peripheral+0x7c>
  400836:	e7e5      	b.n	400804 <pio_set_peripheral+0x28>
{
  400838:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  40083a:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40083c:	6f04      	ldr	r4, [r0, #112]	; 0x70
  40083e:	43d3      	mvns	r3, r2
  400840:	4021      	ands	r1, r4
  400842:	461c      	mov	r4, r3
  400844:	4019      	ands	r1, r3
  400846:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400848:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40084a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40084c:	400b      	ands	r3, r1
  40084e:	4023      	ands	r3, r4
  400850:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400852:	6042      	str	r2, [r0, #4]
}
  400854:	f85d 4b04 	ldr.w	r4, [sp], #4
  400858:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  40085a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40085c:	6f01      	ldr	r1, [r0, #112]	; 0x70
  40085e:	400b      	ands	r3, r1
  400860:	ea23 0302 	bic.w	r3, r3, r2
  400864:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400866:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400868:	4313      	orrs	r3, r2
  40086a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40086c:	e7ca      	b.n	400804 <pio_set_peripheral+0x28>

0040086e <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40086e:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400870:	f012 0f01 	tst.w	r2, #1
  400874:	d10d      	bne.n	400892 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400876:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400878:	f012 0f0a 	tst.w	r2, #10
  40087c:	d00b      	beq.n	400896 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  40087e:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400880:	f012 0f02 	tst.w	r2, #2
  400884:	d109      	bne.n	40089a <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400886:	f012 0f08 	tst.w	r2, #8
  40088a:	d008      	beq.n	40089e <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  40088c:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400890:	e005      	b.n	40089e <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400892:	6641      	str	r1, [r0, #100]	; 0x64
  400894:	e7f0      	b.n	400878 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400896:	6241      	str	r1, [r0, #36]	; 0x24
  400898:	e7f2      	b.n	400880 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  40089a:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  40089e:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4008a0:	6001      	str	r1, [r0, #0]
  4008a2:	4770      	bx	lr

004008a4 <pio_set_output>:
{
  4008a4:	b410      	push	{r4}
  4008a6:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  4008a8:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4008aa:	b94c      	cbnz	r4, 4008c0 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  4008ac:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  4008ae:	b14b      	cbz	r3, 4008c4 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  4008b0:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  4008b2:	b94a      	cbnz	r2, 4008c8 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  4008b4:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  4008b6:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4008b8:	6001      	str	r1, [r0, #0]
}
  4008ba:	f85d 4b04 	ldr.w	r4, [sp], #4
  4008be:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  4008c0:	6641      	str	r1, [r0, #100]	; 0x64
  4008c2:	e7f4      	b.n	4008ae <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  4008c4:	6541      	str	r1, [r0, #84]	; 0x54
  4008c6:	e7f4      	b.n	4008b2 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  4008c8:	6301      	str	r1, [r0, #48]	; 0x30
  4008ca:	e7f4      	b.n	4008b6 <pio_set_output+0x12>

004008cc <pio_configure>:
{
  4008cc:	b570      	push	{r4, r5, r6, lr}
  4008ce:	b082      	sub	sp, #8
  4008d0:	4605      	mov	r5, r0
  4008d2:	4616      	mov	r6, r2
  4008d4:	461c      	mov	r4, r3
	switch (ul_type) {
  4008d6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4008da:	d014      	beq.n	400906 <pio_configure+0x3a>
  4008dc:	d90a      	bls.n	4008f4 <pio_configure+0x28>
  4008de:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4008e2:	d024      	beq.n	40092e <pio_configure+0x62>
  4008e4:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4008e8:	d021      	beq.n	40092e <pio_configure+0x62>
  4008ea:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4008ee:	d017      	beq.n	400920 <pio_configure+0x54>
		return 0;
  4008f0:	2000      	movs	r0, #0
  4008f2:	e01a      	b.n	40092a <pio_configure+0x5e>
	switch (ul_type) {
  4008f4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4008f8:	d005      	beq.n	400906 <pio_configure+0x3a>
  4008fa:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4008fe:	d002      	beq.n	400906 <pio_configure+0x3a>
  400900:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400904:	d1f4      	bne.n	4008f0 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400906:	4632      	mov	r2, r6
  400908:	4628      	mov	r0, r5
  40090a:	4b11      	ldr	r3, [pc, #68]	; (400950 <pio_configure+0x84>)
  40090c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40090e:	f014 0f01 	tst.w	r4, #1
  400912:	d102      	bne.n	40091a <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400914:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400916:	2001      	movs	r0, #1
  400918:	e007      	b.n	40092a <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  40091a:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  40091c:	2001      	movs	r0, #1
  40091e:	e004      	b.n	40092a <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400920:	461a      	mov	r2, r3
  400922:	4631      	mov	r1, r6
  400924:	4b0b      	ldr	r3, [pc, #44]	; (400954 <pio_configure+0x88>)
  400926:	4798      	blx	r3
	return 1;
  400928:	2001      	movs	r0, #1
}
  40092a:	b002      	add	sp, #8
  40092c:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  40092e:	f004 0301 	and.w	r3, r4, #1
  400932:	9300      	str	r3, [sp, #0]
  400934:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400938:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40093c:	bf14      	ite	ne
  40093e:	2200      	movne	r2, #0
  400940:	2201      	moveq	r2, #1
  400942:	4631      	mov	r1, r6
  400944:	4628      	mov	r0, r5
  400946:	4c04      	ldr	r4, [pc, #16]	; (400958 <pio_configure+0x8c>)
  400948:	47a0      	blx	r4
	return 1;
  40094a:	2001      	movs	r0, #1
		break;
  40094c:	e7ed      	b.n	40092a <pio_configure+0x5e>
  40094e:	bf00      	nop
  400950:	004007dd 	.word	0x004007dd
  400954:	0040086f 	.word	0x0040086f
  400958:	004008a5 	.word	0x004008a5

0040095c <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  40095c:	f012 0f10 	tst.w	r2, #16
  400960:	d012      	beq.n	400988 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400962:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400966:	f012 0f20 	tst.w	r2, #32
  40096a:	d007      	beq.n	40097c <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  40096c:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400970:	f012 0f40 	tst.w	r2, #64	; 0x40
  400974:	d005      	beq.n	400982 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400976:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  40097a:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  40097c:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400980:	e7f6      	b.n	400970 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400982:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400986:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400988:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  40098c:	4770      	bx	lr

0040098e <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  40098e:	6401      	str	r1, [r0, #64]	; 0x40
  400990:	4770      	bx	lr

00400992 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400992:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400994:	4770      	bx	lr

00400996 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400996:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400998:	4770      	bx	lr
	...

0040099c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40099c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4009a0:	4604      	mov	r4, r0
  4009a2:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4009a4:	4b0e      	ldr	r3, [pc, #56]	; (4009e0 <pio_handler_process+0x44>)
  4009a6:	4798      	blx	r3
  4009a8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4009aa:	4620      	mov	r0, r4
  4009ac:	4b0d      	ldr	r3, [pc, #52]	; (4009e4 <pio_handler_process+0x48>)
  4009ae:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4009b0:	4005      	ands	r5, r0
  4009b2:	d013      	beq.n	4009dc <pio_handler_process+0x40>
  4009b4:	4c0c      	ldr	r4, [pc, #48]	; (4009e8 <pio_handler_process+0x4c>)
  4009b6:	f104 0660 	add.w	r6, r4, #96	; 0x60
  4009ba:	e003      	b.n	4009c4 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4009bc:	42b4      	cmp	r4, r6
  4009be:	d00d      	beq.n	4009dc <pio_handler_process+0x40>
  4009c0:	3410      	adds	r4, #16
		while (status != 0) {
  4009c2:	b15d      	cbz	r5, 4009dc <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  4009c4:	6820      	ldr	r0, [r4, #0]
  4009c6:	4540      	cmp	r0, r8
  4009c8:	d1f8      	bne.n	4009bc <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4009ca:	6861      	ldr	r1, [r4, #4]
  4009cc:	4229      	tst	r1, r5
  4009ce:	d0f5      	beq.n	4009bc <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4009d0:	68e3      	ldr	r3, [r4, #12]
  4009d2:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4009d4:	6863      	ldr	r3, [r4, #4]
  4009d6:	ea25 0503 	bic.w	r5, r5, r3
  4009da:	e7ef      	b.n	4009bc <pio_handler_process+0x20>
  4009dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4009e0:	00400993 	.word	0x00400993
  4009e4:	00400997 	.word	0x00400997
  4009e8:	2040106c 	.word	0x2040106c

004009ec <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4009ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4009ee:	4c18      	ldr	r4, [pc, #96]	; (400a50 <pio_handler_set+0x64>)
  4009f0:	6826      	ldr	r6, [r4, #0]
  4009f2:	2e06      	cmp	r6, #6
  4009f4:	d82a      	bhi.n	400a4c <pio_handler_set+0x60>
  4009f6:	f04f 0c00 	mov.w	ip, #0
  4009fa:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4009fc:	4f15      	ldr	r7, [pc, #84]	; (400a54 <pio_handler_set+0x68>)
  4009fe:	e004      	b.n	400a0a <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400a00:	3401      	adds	r4, #1
  400a02:	b2e4      	uxtb	r4, r4
  400a04:	46a4      	mov	ip, r4
  400a06:	42a6      	cmp	r6, r4
  400a08:	d309      	bcc.n	400a1e <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400a0a:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400a0c:	0125      	lsls	r5, r4, #4
  400a0e:	597d      	ldr	r5, [r7, r5]
  400a10:	428d      	cmp	r5, r1
  400a12:	d1f5      	bne.n	400a00 <pio_handler_set+0x14>
  400a14:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400a18:	686d      	ldr	r5, [r5, #4]
  400a1a:	4295      	cmp	r5, r2
  400a1c:	d1f0      	bne.n	400a00 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400a1e:	4d0d      	ldr	r5, [pc, #52]	; (400a54 <pio_handler_set+0x68>)
  400a20:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400a24:	eb05 040e 	add.w	r4, r5, lr
  400a28:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400a2c:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400a2e:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400a30:	9906      	ldr	r1, [sp, #24]
  400a32:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400a34:	3601      	adds	r6, #1
  400a36:	4566      	cmp	r6, ip
  400a38:	d005      	beq.n	400a46 <pio_handler_set+0x5a>
  400a3a:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400a3c:	461a      	mov	r2, r3
  400a3e:	4b06      	ldr	r3, [pc, #24]	; (400a58 <pio_handler_set+0x6c>)
  400a40:	4798      	blx	r3

	return 0;
  400a42:	2000      	movs	r0, #0
  400a44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400a46:	4902      	ldr	r1, [pc, #8]	; (400a50 <pio_handler_set+0x64>)
  400a48:	600e      	str	r6, [r1, #0]
  400a4a:	e7f6      	b.n	400a3a <pio_handler_set+0x4e>
		return 1;
  400a4c:	2001      	movs	r0, #1
}
  400a4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400a50:	204010dc 	.word	0x204010dc
  400a54:	2040106c 	.word	0x2040106c
  400a58:	0040095d 	.word	0x0040095d

00400a5c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400a5c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400a5e:	210a      	movs	r1, #10
  400a60:	4801      	ldr	r0, [pc, #4]	; (400a68 <PIOA_Handler+0xc>)
  400a62:	4b02      	ldr	r3, [pc, #8]	; (400a6c <PIOA_Handler+0x10>)
  400a64:	4798      	blx	r3
  400a66:	bd08      	pop	{r3, pc}
  400a68:	400e0e00 	.word	0x400e0e00
  400a6c:	0040099d 	.word	0x0040099d

00400a70 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400a70:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400a72:	210b      	movs	r1, #11
  400a74:	4801      	ldr	r0, [pc, #4]	; (400a7c <PIOB_Handler+0xc>)
  400a76:	4b02      	ldr	r3, [pc, #8]	; (400a80 <PIOB_Handler+0x10>)
  400a78:	4798      	blx	r3
  400a7a:	bd08      	pop	{r3, pc}
  400a7c:	400e1000 	.word	0x400e1000
  400a80:	0040099d 	.word	0x0040099d

00400a84 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400a84:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400a86:	210c      	movs	r1, #12
  400a88:	4801      	ldr	r0, [pc, #4]	; (400a90 <PIOC_Handler+0xc>)
  400a8a:	4b02      	ldr	r3, [pc, #8]	; (400a94 <PIOC_Handler+0x10>)
  400a8c:	4798      	blx	r3
  400a8e:	bd08      	pop	{r3, pc}
  400a90:	400e1200 	.word	0x400e1200
  400a94:	0040099d 	.word	0x0040099d

00400a98 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400a98:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400a9a:	2110      	movs	r1, #16
  400a9c:	4801      	ldr	r0, [pc, #4]	; (400aa4 <PIOD_Handler+0xc>)
  400a9e:	4b02      	ldr	r3, [pc, #8]	; (400aa8 <PIOD_Handler+0x10>)
  400aa0:	4798      	blx	r3
  400aa2:	bd08      	pop	{r3, pc}
  400aa4:	400e1400 	.word	0x400e1400
  400aa8:	0040099d 	.word	0x0040099d

00400aac <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400aac:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400aae:	2111      	movs	r1, #17
  400ab0:	4801      	ldr	r0, [pc, #4]	; (400ab8 <PIOE_Handler+0xc>)
  400ab2:	4b02      	ldr	r3, [pc, #8]	; (400abc <PIOE_Handler+0x10>)
  400ab4:	4798      	blx	r3
  400ab6:	bd08      	pop	{r3, pc}
  400ab8:	400e1600 	.word	0x400e1600
  400abc:	0040099d 	.word	0x0040099d

00400ac0 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400ac0:	2803      	cmp	r0, #3
  400ac2:	d011      	beq.n	400ae8 <pmc_mck_set_division+0x28>
  400ac4:	2804      	cmp	r0, #4
  400ac6:	d012      	beq.n	400aee <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400ac8:	2802      	cmp	r0, #2
  400aca:	bf0c      	ite	eq
  400acc:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400ad0:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400ad2:	4a08      	ldr	r2, [pc, #32]	; (400af4 <pmc_mck_set_division+0x34>)
  400ad4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400ad6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400ada:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400adc:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400ade:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ae0:	f013 0f08 	tst.w	r3, #8
  400ae4:	d0fb      	beq.n	400ade <pmc_mck_set_division+0x1e>
}
  400ae6:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400ae8:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400aec:	e7f1      	b.n	400ad2 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400aee:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400af2:	e7ee      	b.n	400ad2 <pmc_mck_set_division+0x12>
  400af4:	400e0600 	.word	0x400e0600

00400af8 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400af8:	4a17      	ldr	r2, [pc, #92]	; (400b58 <pmc_switch_mck_to_pllack+0x60>)
  400afa:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400afc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400b00:	4318      	orrs	r0, r3
  400b02:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b04:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b06:	f013 0f08 	tst.w	r3, #8
  400b0a:	d10a      	bne.n	400b22 <pmc_switch_mck_to_pllack+0x2a>
  400b0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400b10:	4911      	ldr	r1, [pc, #68]	; (400b58 <pmc_switch_mck_to_pllack+0x60>)
  400b12:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400b14:	f012 0f08 	tst.w	r2, #8
  400b18:	d103      	bne.n	400b22 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b1a:	3b01      	subs	r3, #1
  400b1c:	d1f9      	bne.n	400b12 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400b1e:	2001      	movs	r0, #1
  400b20:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400b22:	4a0d      	ldr	r2, [pc, #52]	; (400b58 <pmc_switch_mck_to_pllack+0x60>)
  400b24:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400b26:	f023 0303 	bic.w	r3, r3, #3
  400b2a:	f043 0302 	orr.w	r3, r3, #2
  400b2e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b30:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b32:	f013 0f08 	tst.w	r3, #8
  400b36:	d10a      	bne.n	400b4e <pmc_switch_mck_to_pllack+0x56>
  400b38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400b3c:	4906      	ldr	r1, [pc, #24]	; (400b58 <pmc_switch_mck_to_pllack+0x60>)
  400b3e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400b40:	f012 0f08 	tst.w	r2, #8
  400b44:	d105      	bne.n	400b52 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b46:	3b01      	subs	r3, #1
  400b48:	d1f9      	bne.n	400b3e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400b4a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400b4c:	4770      	bx	lr
	return 0;
  400b4e:	2000      	movs	r0, #0
  400b50:	4770      	bx	lr
  400b52:	2000      	movs	r0, #0
  400b54:	4770      	bx	lr
  400b56:	bf00      	nop
  400b58:	400e0600 	.word	0x400e0600

00400b5c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400b5c:	b9a0      	cbnz	r0, 400b88 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400b5e:	480e      	ldr	r0, [pc, #56]	; (400b98 <pmc_switch_mainck_to_xtal+0x3c>)
  400b60:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400b62:	0209      	lsls	r1, r1, #8
  400b64:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400b66:	4a0d      	ldr	r2, [pc, #52]	; (400b9c <pmc_switch_mainck_to_xtal+0x40>)
  400b68:	401a      	ands	r2, r3
  400b6a:	4b0d      	ldr	r3, [pc, #52]	; (400ba0 <pmc_switch_mainck_to_xtal+0x44>)
  400b6c:	4313      	orrs	r3, r2
  400b6e:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400b70:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400b72:	4602      	mov	r2, r0
  400b74:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b76:	f013 0f01 	tst.w	r3, #1
  400b7a:	d0fb      	beq.n	400b74 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400b7c:	4a06      	ldr	r2, [pc, #24]	; (400b98 <pmc_switch_mainck_to_xtal+0x3c>)
  400b7e:	6a11      	ldr	r1, [r2, #32]
  400b80:	4b08      	ldr	r3, [pc, #32]	; (400ba4 <pmc_switch_mainck_to_xtal+0x48>)
  400b82:	430b      	orrs	r3, r1
  400b84:	6213      	str	r3, [r2, #32]
  400b86:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400b88:	4903      	ldr	r1, [pc, #12]	; (400b98 <pmc_switch_mainck_to_xtal+0x3c>)
  400b8a:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400b8c:	4a06      	ldr	r2, [pc, #24]	; (400ba8 <pmc_switch_mainck_to_xtal+0x4c>)
  400b8e:	401a      	ands	r2, r3
  400b90:	4b06      	ldr	r3, [pc, #24]	; (400bac <pmc_switch_mainck_to_xtal+0x50>)
  400b92:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400b94:	620b      	str	r3, [r1, #32]
  400b96:	4770      	bx	lr
  400b98:	400e0600 	.word	0x400e0600
  400b9c:	ffc8fffc 	.word	0xffc8fffc
  400ba0:	00370001 	.word	0x00370001
  400ba4:	01370000 	.word	0x01370000
  400ba8:	fec8fffc 	.word	0xfec8fffc
  400bac:	01370002 	.word	0x01370002

00400bb0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400bb0:	4b02      	ldr	r3, [pc, #8]	; (400bbc <pmc_osc_is_ready_mainck+0xc>)
  400bb2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400bb4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400bb8:	4770      	bx	lr
  400bba:	bf00      	nop
  400bbc:	400e0600 	.word	0x400e0600

00400bc0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400bc0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400bc4:	4b01      	ldr	r3, [pc, #4]	; (400bcc <pmc_disable_pllack+0xc>)
  400bc6:	629a      	str	r2, [r3, #40]	; 0x28
  400bc8:	4770      	bx	lr
  400bca:	bf00      	nop
  400bcc:	400e0600 	.word	0x400e0600

00400bd0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400bd0:	4b02      	ldr	r3, [pc, #8]	; (400bdc <pmc_is_locked_pllack+0xc>)
  400bd2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400bd4:	f000 0002 	and.w	r0, r0, #2
  400bd8:	4770      	bx	lr
  400bda:	bf00      	nop
  400bdc:	400e0600 	.word	0x400e0600

00400be0 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400be0:	283f      	cmp	r0, #63	; 0x3f
  400be2:	d81e      	bhi.n	400c22 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400be4:	281f      	cmp	r0, #31
  400be6:	d80c      	bhi.n	400c02 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400be8:	4b11      	ldr	r3, [pc, #68]	; (400c30 <pmc_enable_periph_clk+0x50>)
  400bea:	699a      	ldr	r2, [r3, #24]
  400bec:	2301      	movs	r3, #1
  400bee:	4083      	lsls	r3, r0
  400bf0:	4393      	bics	r3, r2
  400bf2:	d018      	beq.n	400c26 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400bf4:	2301      	movs	r3, #1
  400bf6:	fa03 f000 	lsl.w	r0, r3, r0
  400bfa:	4b0d      	ldr	r3, [pc, #52]	; (400c30 <pmc_enable_periph_clk+0x50>)
  400bfc:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400bfe:	2000      	movs	r0, #0
  400c00:	4770      	bx	lr
		ul_id -= 32;
  400c02:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400c04:	4b0a      	ldr	r3, [pc, #40]	; (400c30 <pmc_enable_periph_clk+0x50>)
  400c06:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400c0a:	2301      	movs	r3, #1
  400c0c:	4083      	lsls	r3, r0
  400c0e:	4393      	bics	r3, r2
  400c10:	d00b      	beq.n	400c2a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400c12:	2301      	movs	r3, #1
  400c14:	fa03 f000 	lsl.w	r0, r3, r0
  400c18:	4b05      	ldr	r3, [pc, #20]	; (400c30 <pmc_enable_periph_clk+0x50>)
  400c1a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400c1e:	2000      	movs	r0, #0
  400c20:	4770      	bx	lr
		return 1;
  400c22:	2001      	movs	r0, #1
  400c24:	4770      	bx	lr
	return 0;
  400c26:	2000      	movs	r0, #0
  400c28:	4770      	bx	lr
  400c2a:	2000      	movs	r0, #0
}
  400c2c:	4770      	bx	lr
  400c2e:	bf00      	nop
  400c30:	400e0600 	.word	0x400e0600

00400c34 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400c34:	e7fe      	b.n	400c34 <Dummy_Handler>
	...

00400c38 <Reset_Handler>:
{
  400c38:	b500      	push	{lr}
  400c3a:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400c3c:	4b25      	ldr	r3, [pc, #148]	; (400cd4 <Reset_Handler+0x9c>)
  400c3e:	4a26      	ldr	r2, [pc, #152]	; (400cd8 <Reset_Handler+0xa0>)
  400c40:	429a      	cmp	r2, r3
  400c42:	d010      	beq.n	400c66 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400c44:	4b25      	ldr	r3, [pc, #148]	; (400cdc <Reset_Handler+0xa4>)
  400c46:	4a23      	ldr	r2, [pc, #140]	; (400cd4 <Reset_Handler+0x9c>)
  400c48:	429a      	cmp	r2, r3
  400c4a:	d20c      	bcs.n	400c66 <Reset_Handler+0x2e>
  400c4c:	3b01      	subs	r3, #1
  400c4e:	1a9b      	subs	r3, r3, r2
  400c50:	f023 0303 	bic.w	r3, r3, #3
  400c54:	3304      	adds	r3, #4
  400c56:	4413      	add	r3, r2
  400c58:	491f      	ldr	r1, [pc, #124]	; (400cd8 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400c5a:	f851 0b04 	ldr.w	r0, [r1], #4
  400c5e:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400c62:	429a      	cmp	r2, r3
  400c64:	d1f9      	bne.n	400c5a <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400c66:	4b1e      	ldr	r3, [pc, #120]	; (400ce0 <Reset_Handler+0xa8>)
  400c68:	4a1e      	ldr	r2, [pc, #120]	; (400ce4 <Reset_Handler+0xac>)
  400c6a:	429a      	cmp	r2, r3
  400c6c:	d20a      	bcs.n	400c84 <Reset_Handler+0x4c>
  400c6e:	3b01      	subs	r3, #1
  400c70:	1a9b      	subs	r3, r3, r2
  400c72:	f023 0303 	bic.w	r3, r3, #3
  400c76:	3304      	adds	r3, #4
  400c78:	4413      	add	r3, r2
                *pDest++ = 0;
  400c7a:	2100      	movs	r1, #0
  400c7c:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400c80:	4293      	cmp	r3, r2
  400c82:	d1fb      	bne.n	400c7c <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400c84:	4a18      	ldr	r2, [pc, #96]	; (400ce8 <Reset_Handler+0xb0>)
  400c86:	4b19      	ldr	r3, [pc, #100]	; (400cec <Reset_Handler+0xb4>)
  400c88:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400c8c:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400c8e:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400c92:	fab3 f383 	clz	r3, r3
  400c96:	095b      	lsrs	r3, r3, #5
  400c98:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400c9a:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400c9c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400ca0:	2200      	movs	r2, #0
  400ca2:	4b13      	ldr	r3, [pc, #76]	; (400cf0 <Reset_Handler+0xb8>)
  400ca4:	701a      	strb	r2, [r3, #0]
	return flags;
  400ca6:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400ca8:	4a12      	ldr	r2, [pc, #72]	; (400cf4 <Reset_Handler+0xbc>)
  400caa:	6813      	ldr	r3, [r2, #0]
  400cac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400cb0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400cb2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400cb6:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400cba:	b129      	cbz	r1, 400cc8 <Reset_Handler+0x90>
		cpu_irq_enable();
  400cbc:	2201      	movs	r2, #1
  400cbe:	4b0c      	ldr	r3, [pc, #48]	; (400cf0 <Reset_Handler+0xb8>)
  400cc0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400cc2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400cc6:	b662      	cpsie	i
        __libc_init_array();
  400cc8:	4b0b      	ldr	r3, [pc, #44]	; (400cf8 <Reset_Handler+0xc0>)
  400cca:	4798      	blx	r3
        main();
  400ccc:	4b0b      	ldr	r3, [pc, #44]	; (400cfc <Reset_Handler+0xc4>)
  400cce:	4798      	blx	r3
  400cd0:	e7fe      	b.n	400cd0 <Reset_Handler+0x98>
  400cd2:	bf00      	nop
  400cd4:	20400000 	.word	0x20400000
  400cd8:	004020d0 	.word	0x004020d0
  400cdc:	20400e4c 	.word	0x20400e4c
  400ce0:	20401110 	.word	0x20401110
  400ce4:	20400e4c 	.word	0x20400e4c
  400ce8:	e000ed00 	.word	0xe000ed00
  400cec:	00400000 	.word	0x00400000
  400cf0:	2040000a 	.word	0x2040000a
  400cf4:	e000ed88 	.word	0xe000ed88
  400cf8:	00401f31 	.word	0x00401f31
  400cfc:	00401151 	.word	0x00401151

00400d00 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400d00:	4b3b      	ldr	r3, [pc, #236]	; (400df0 <SystemCoreClockUpdate+0xf0>)
  400d02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d04:	f003 0303 	and.w	r3, r3, #3
  400d08:	2b01      	cmp	r3, #1
  400d0a:	d01d      	beq.n	400d48 <SystemCoreClockUpdate+0x48>
  400d0c:	b183      	cbz	r3, 400d30 <SystemCoreClockUpdate+0x30>
  400d0e:	2b02      	cmp	r3, #2
  400d10:	d036      	beq.n	400d80 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400d12:	4b37      	ldr	r3, [pc, #220]	; (400df0 <SystemCoreClockUpdate+0xf0>)
  400d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d16:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400d1a:	2b70      	cmp	r3, #112	; 0x70
  400d1c:	d05f      	beq.n	400dde <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400d1e:	4b34      	ldr	r3, [pc, #208]	; (400df0 <SystemCoreClockUpdate+0xf0>)
  400d20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400d22:	4934      	ldr	r1, [pc, #208]	; (400df4 <SystemCoreClockUpdate+0xf4>)
  400d24:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400d28:	680b      	ldr	r3, [r1, #0]
  400d2a:	40d3      	lsrs	r3, r2
  400d2c:	600b      	str	r3, [r1, #0]
  400d2e:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400d30:	4b31      	ldr	r3, [pc, #196]	; (400df8 <SystemCoreClockUpdate+0xf8>)
  400d32:	695b      	ldr	r3, [r3, #20]
  400d34:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400d38:	bf14      	ite	ne
  400d3a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400d3e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400d42:	4b2c      	ldr	r3, [pc, #176]	; (400df4 <SystemCoreClockUpdate+0xf4>)
  400d44:	601a      	str	r2, [r3, #0]
  400d46:	e7e4      	b.n	400d12 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400d48:	4b29      	ldr	r3, [pc, #164]	; (400df0 <SystemCoreClockUpdate+0xf0>)
  400d4a:	6a1b      	ldr	r3, [r3, #32]
  400d4c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400d50:	d003      	beq.n	400d5a <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400d52:	4a2a      	ldr	r2, [pc, #168]	; (400dfc <SystemCoreClockUpdate+0xfc>)
  400d54:	4b27      	ldr	r3, [pc, #156]	; (400df4 <SystemCoreClockUpdate+0xf4>)
  400d56:	601a      	str	r2, [r3, #0]
  400d58:	e7db      	b.n	400d12 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400d5a:	4a29      	ldr	r2, [pc, #164]	; (400e00 <SystemCoreClockUpdate+0x100>)
  400d5c:	4b25      	ldr	r3, [pc, #148]	; (400df4 <SystemCoreClockUpdate+0xf4>)
  400d5e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400d60:	4b23      	ldr	r3, [pc, #140]	; (400df0 <SystemCoreClockUpdate+0xf0>)
  400d62:	6a1b      	ldr	r3, [r3, #32]
  400d64:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400d68:	2b10      	cmp	r3, #16
  400d6a:	d005      	beq.n	400d78 <SystemCoreClockUpdate+0x78>
  400d6c:	2b20      	cmp	r3, #32
  400d6e:	d1d0      	bne.n	400d12 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  400d70:	4a22      	ldr	r2, [pc, #136]	; (400dfc <SystemCoreClockUpdate+0xfc>)
  400d72:	4b20      	ldr	r3, [pc, #128]	; (400df4 <SystemCoreClockUpdate+0xf4>)
  400d74:	601a      	str	r2, [r3, #0]
          break;
  400d76:	e7cc      	b.n	400d12 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  400d78:	4a22      	ldr	r2, [pc, #136]	; (400e04 <SystemCoreClockUpdate+0x104>)
  400d7a:	4b1e      	ldr	r3, [pc, #120]	; (400df4 <SystemCoreClockUpdate+0xf4>)
  400d7c:	601a      	str	r2, [r3, #0]
          break;
  400d7e:	e7c8      	b.n	400d12 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400d80:	4b1b      	ldr	r3, [pc, #108]	; (400df0 <SystemCoreClockUpdate+0xf0>)
  400d82:	6a1b      	ldr	r3, [r3, #32]
  400d84:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400d88:	d016      	beq.n	400db8 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400d8a:	4a1c      	ldr	r2, [pc, #112]	; (400dfc <SystemCoreClockUpdate+0xfc>)
  400d8c:	4b19      	ldr	r3, [pc, #100]	; (400df4 <SystemCoreClockUpdate+0xf4>)
  400d8e:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400d90:	4b17      	ldr	r3, [pc, #92]	; (400df0 <SystemCoreClockUpdate+0xf0>)
  400d92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d94:	f003 0303 	and.w	r3, r3, #3
  400d98:	2b02      	cmp	r3, #2
  400d9a:	d1ba      	bne.n	400d12 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400d9c:	4a14      	ldr	r2, [pc, #80]	; (400df0 <SystemCoreClockUpdate+0xf0>)
  400d9e:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400da0:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400da2:	4814      	ldr	r0, [pc, #80]	; (400df4 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400da4:	f3c1 410a 	ubfx	r1, r1, #16, #11
  400da8:	6803      	ldr	r3, [r0, #0]
  400daa:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400dae:	b2d2      	uxtb	r2, r2
  400db0:	fbb3 f3f2 	udiv	r3, r3, r2
  400db4:	6003      	str	r3, [r0, #0]
  400db6:	e7ac      	b.n	400d12 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400db8:	4a11      	ldr	r2, [pc, #68]	; (400e00 <SystemCoreClockUpdate+0x100>)
  400dba:	4b0e      	ldr	r3, [pc, #56]	; (400df4 <SystemCoreClockUpdate+0xf4>)
  400dbc:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400dbe:	4b0c      	ldr	r3, [pc, #48]	; (400df0 <SystemCoreClockUpdate+0xf0>)
  400dc0:	6a1b      	ldr	r3, [r3, #32]
  400dc2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400dc6:	2b10      	cmp	r3, #16
  400dc8:	d005      	beq.n	400dd6 <SystemCoreClockUpdate+0xd6>
  400dca:	2b20      	cmp	r3, #32
  400dcc:	d1e0      	bne.n	400d90 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  400dce:	4a0b      	ldr	r2, [pc, #44]	; (400dfc <SystemCoreClockUpdate+0xfc>)
  400dd0:	4b08      	ldr	r3, [pc, #32]	; (400df4 <SystemCoreClockUpdate+0xf4>)
  400dd2:	601a      	str	r2, [r3, #0]
          break;
  400dd4:	e7dc      	b.n	400d90 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  400dd6:	4a0b      	ldr	r2, [pc, #44]	; (400e04 <SystemCoreClockUpdate+0x104>)
  400dd8:	4b06      	ldr	r3, [pc, #24]	; (400df4 <SystemCoreClockUpdate+0xf4>)
  400dda:	601a      	str	r2, [r3, #0]
          break;
  400ddc:	e7d8      	b.n	400d90 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  400dde:	4a05      	ldr	r2, [pc, #20]	; (400df4 <SystemCoreClockUpdate+0xf4>)
  400de0:	6813      	ldr	r3, [r2, #0]
  400de2:	4909      	ldr	r1, [pc, #36]	; (400e08 <SystemCoreClockUpdate+0x108>)
  400de4:	fba1 1303 	umull	r1, r3, r1, r3
  400de8:	085b      	lsrs	r3, r3, #1
  400dea:	6013      	str	r3, [r2, #0]
  400dec:	4770      	bx	lr
  400dee:	bf00      	nop
  400df0:	400e0600 	.word	0x400e0600
  400df4:	2040000c 	.word	0x2040000c
  400df8:	400e1810 	.word	0x400e1810
  400dfc:	00b71b00 	.word	0x00b71b00
  400e00:	003d0900 	.word	0x003d0900
  400e04:	007a1200 	.word	0x007a1200
  400e08:	aaaaaaab 	.word	0xaaaaaaab

00400e0c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400e0c:	4b16      	ldr	r3, [pc, #88]	; (400e68 <system_init_flash+0x5c>)
  400e0e:	4298      	cmp	r0, r3
  400e10:	d913      	bls.n	400e3a <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  400e12:	4b16      	ldr	r3, [pc, #88]	; (400e6c <system_init_flash+0x60>)
  400e14:	4298      	cmp	r0, r3
  400e16:	d915      	bls.n	400e44 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  400e18:	4b15      	ldr	r3, [pc, #84]	; (400e70 <system_init_flash+0x64>)
  400e1a:	4298      	cmp	r0, r3
  400e1c:	d916      	bls.n	400e4c <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400e1e:	4b15      	ldr	r3, [pc, #84]	; (400e74 <system_init_flash+0x68>)
  400e20:	4298      	cmp	r0, r3
  400e22:	d917      	bls.n	400e54 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400e24:	4b14      	ldr	r3, [pc, #80]	; (400e78 <system_init_flash+0x6c>)
  400e26:	4298      	cmp	r0, r3
  400e28:	d918      	bls.n	400e5c <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  400e2a:	4b14      	ldr	r3, [pc, #80]	; (400e7c <system_init_flash+0x70>)
  400e2c:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400e2e:	bf94      	ite	ls
  400e30:	4a13      	ldrls	r2, [pc, #76]	; (400e80 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  400e32:	4a14      	ldrhi	r2, [pc, #80]	; (400e84 <system_init_flash+0x78>)
  400e34:	4b14      	ldr	r3, [pc, #80]	; (400e88 <system_init_flash+0x7c>)
  400e36:	601a      	str	r2, [r3, #0]
  400e38:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400e3a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400e3e:	4b12      	ldr	r3, [pc, #72]	; (400e88 <system_init_flash+0x7c>)
  400e40:	601a      	str	r2, [r3, #0]
  400e42:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400e44:	4a11      	ldr	r2, [pc, #68]	; (400e8c <system_init_flash+0x80>)
  400e46:	4b10      	ldr	r3, [pc, #64]	; (400e88 <system_init_flash+0x7c>)
  400e48:	601a      	str	r2, [r3, #0]
  400e4a:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400e4c:	4a10      	ldr	r2, [pc, #64]	; (400e90 <system_init_flash+0x84>)
  400e4e:	4b0e      	ldr	r3, [pc, #56]	; (400e88 <system_init_flash+0x7c>)
  400e50:	601a      	str	r2, [r3, #0]
  400e52:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400e54:	4a0f      	ldr	r2, [pc, #60]	; (400e94 <system_init_flash+0x88>)
  400e56:	4b0c      	ldr	r3, [pc, #48]	; (400e88 <system_init_flash+0x7c>)
  400e58:	601a      	str	r2, [r3, #0]
  400e5a:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400e5c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400e60:	4b09      	ldr	r3, [pc, #36]	; (400e88 <system_init_flash+0x7c>)
  400e62:	601a      	str	r2, [r3, #0]
  400e64:	4770      	bx	lr
  400e66:	bf00      	nop
  400e68:	015ef3bf 	.word	0x015ef3bf
  400e6c:	02bde77f 	.word	0x02bde77f
  400e70:	041cdb3f 	.word	0x041cdb3f
  400e74:	057bceff 	.word	0x057bceff
  400e78:	06dac2bf 	.word	0x06dac2bf
  400e7c:	0839b67f 	.word	0x0839b67f
  400e80:	04000500 	.word	0x04000500
  400e84:	04000600 	.word	0x04000600
  400e88:	400e0c00 	.word	0x400e0c00
  400e8c:	04000100 	.word	0x04000100
  400e90:	04000200 	.word	0x04000200
  400e94:	04000300 	.word	0x04000300

00400e98 <but1_callback>:
volatile char flag3;

 
// calbacks 
void but1_callback() {
	flag1 = 1;
  400e98:	2201      	movs	r2, #1
  400e9a:	4b01      	ldr	r3, [pc, #4]	; (400ea0 <but1_callback+0x8>)
  400e9c:	701a      	strb	r2, [r3, #0]
  400e9e:	4770      	bx	lr
  400ea0:	204010e9 	.word	0x204010e9

00400ea4 <but2_callback>:
}

void but2_callback() {
	started = !started;
  400ea4:	4a03      	ldr	r2, [pc, #12]	; (400eb4 <but2_callback+0x10>)
  400ea6:	7813      	ldrb	r3, [r2, #0]
  400ea8:	fab3 f383 	clz	r3, r3
  400eac:	095b      	lsrs	r3, r3, #5
  400eae:	7013      	strb	r3, [r2, #0]
  400eb0:	4770      	bx	lr
  400eb2:	bf00      	nop
  400eb4:	204010e8 	.word	0x204010e8

00400eb8 <pisca_led>:
}

// funcoes

// pisca led
void pisca_led(int n, int t){
  400eb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	for (int i=0; i<n; i++){
  400ebc:	f1b0 0800 	subs.w	r8, r0, #0
  400ec0:	dd30      	ble.n	400f24 <pisca_led+0x6c>
  400ec2:	460f      	mov	r7, r1
		pio_clear(LED1_PIO, LED1_PIO_IDX_MASK);
		delay_ms(t);
  400ec4:	17cd      	asrs	r5, r1, #31
  400ec6:	4b18      	ldr	r3, [pc, #96]	; (400f28 <pisca_led+0x70>)
  400ec8:	fba1 0103 	umull	r0, r1, r1, r3
  400ecc:	fb03 1105 	mla	r1, r3, r5, r1
  400ed0:	f241 722c 	movw	r2, #5932	; 0x172c
  400ed4:	2300      	movs	r3, #0
  400ed6:	f241 742b 	movw	r4, #5931	; 0x172b
  400eda:	2500      	movs	r5, #0
  400edc:	1900      	adds	r0, r0, r4
  400ede:	4169      	adcs	r1, r5
  400ee0:	4c12      	ldr	r4, [pc, #72]	; (400f2c <pisca_led+0x74>)
  400ee2:	47a0      	blx	r4
  400ee4:	4682      	mov	sl, r0
  400ee6:	2400      	movs	r4, #0
		pio_clear(LED1_PIO, LED1_PIO_IDX_MASK);
  400ee8:	4e11      	ldr	r6, [pc, #68]	; (400f30 <pisca_led+0x78>)
  400eea:	f8df 9050 	ldr.w	r9, [pc, #80]	; 400f3c <pisca_led+0x84>
		delay_ms(t);
  400eee:	4d11      	ldr	r5, [pc, #68]	; (400f34 <pisca_led+0x7c>)
  400ef0:	e00a      	b.n	400f08 <pisca_led+0x50>
  400ef2:	2033      	movs	r0, #51	; 0x33
  400ef4:	47a8      	blx	r5
		pio_set(LED1_PIO, LED1_PIO_IDX_MASK);
  400ef6:	2101      	movs	r1, #1
  400ef8:	4630      	mov	r0, r6
  400efa:	4b0f      	ldr	r3, [pc, #60]	; (400f38 <pisca_led+0x80>)
  400efc:	4798      	blx	r3
		delay_ms(t);
  400efe:	2033      	movs	r0, #51	; 0x33
  400f00:	47a8      	blx	r5
	for (int i=0; i<n; i++){
  400f02:	3401      	adds	r4, #1
  400f04:	45a0      	cmp	r8, r4
  400f06:	d00d      	beq.n	400f24 <pisca_led+0x6c>
		pio_clear(LED1_PIO, LED1_PIO_IDX_MASK);
  400f08:	2101      	movs	r1, #1
  400f0a:	4630      	mov	r0, r6
  400f0c:	47c8      	blx	r9
		delay_ms(t);
  400f0e:	2f00      	cmp	r7, #0
  400f10:	d0ef      	beq.n	400ef2 <pisca_led+0x3a>
  400f12:	4650      	mov	r0, sl
  400f14:	47a8      	blx	r5
		pio_set(LED1_PIO, LED1_PIO_IDX_MASK);
  400f16:	2101      	movs	r1, #1
  400f18:	4630      	mov	r0, r6
  400f1a:	4b07      	ldr	r3, [pc, #28]	; (400f38 <pisca_led+0x80>)
  400f1c:	4798      	blx	r3
		delay_ms(t);
  400f1e:	4650      	mov	r0, sl
  400f20:	47a8      	blx	r5
  400f22:	e7ee      	b.n	400f02 <pisca_led+0x4a>
  400f24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400f28:	11e1a300 	.word	0x11e1a300
  400f2c:	00401b99 	.word	0x00401b99
  400f30:	400e0e00 	.word	0x400e0e00
  400f34:	20400001 	.word	0x20400001
  400f38:	004007d5 	.word	0x004007d5
  400f3c:	004007d9 	.word	0x004007d9

00400f40 <play_buzzer>:
	}
}

void play_buzzer(int freq) {
  400f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400f42:	4606      	mov	r6, r0
	pio_set(BUZZER_PIO, BUZZER_PIO_IDX_MASK);
  400f44:	4d24      	ldr	r5, [pc, #144]	; (400fd8 <play_buzzer+0x98>)
  400f46:	2140      	movs	r1, #64	; 0x40
  400f48:	4628      	mov	r0, r5
  400f4a:	4c24      	ldr	r4, [pc, #144]	; (400fdc <play_buzzer+0x9c>)
  400f4c:	47a0      	blx	r4
	pio_set(LED1_PIO, LED1_PIO_IDX_MASK);
  400f4e:	2101      	movs	r1, #1
  400f50:	4628      	mov	r0, r5
  400f52:	47a0      	blx	r4
	delay_us((1e6)/freq);
  400f54:	4630      	mov	r0, r6
  400f56:	4b22      	ldr	r3, [pc, #136]	; (400fe0 <play_buzzer+0xa0>)
  400f58:	4798      	blx	r3
  400f5a:	4602      	mov	r2, r0
  400f5c:	460b      	mov	r3, r1
  400f5e:	a11c      	add	r1, pc, #112	; (adr r1, 400fd0 <play_buzzer+0x90>)
  400f60:	e9d1 0100 	ldrd	r0, r1, [r1]
  400f64:	4c1f      	ldr	r4, [pc, #124]	; (400fe4 <play_buzzer+0xa4>)
  400f66:	47a0      	blx	r4
  400f68:	4606      	mov	r6, r0
  400f6a:	460f      	mov	r7, r1
  400f6c:	2200      	movs	r2, #0
  400f6e:	2300      	movs	r3, #0
  400f70:	4c1d      	ldr	r4, [pc, #116]	; (400fe8 <play_buzzer+0xa8>)
  400f72:	47a0      	blx	r4
  400f74:	b9f0      	cbnz	r0, 400fb4 <play_buzzer+0x74>
  400f76:	4630      	mov	r0, r6
  400f78:	4639      	mov	r1, r7
  400f7a:	4b1c      	ldr	r3, [pc, #112]	; (400fec <play_buzzer+0xac>)
  400f7c:	4798      	blx	r3
  400f7e:	4b1c      	ldr	r3, [pc, #112]	; (400ff0 <play_buzzer+0xb0>)
  400f80:	fba0 4503 	umull	r4, r5, r0, r3
  400f84:	fb03 5501 	mla	r5, r3, r1, r5
  400f88:	4a1a      	ldr	r2, [pc, #104]	; (400ff4 <play_buzzer+0xb4>)
  400f8a:	2300      	movs	r3, #0
  400f8c:	481a      	ldr	r0, [pc, #104]	; (400ff8 <play_buzzer+0xb8>)
  400f8e:	2100      	movs	r1, #0
  400f90:	1900      	adds	r0, r0, r4
  400f92:	4169      	adcs	r1, r5
  400f94:	4c19      	ldr	r4, [pc, #100]	; (400ffc <play_buzzer+0xbc>)
  400f96:	47a0      	blx	r4
  400f98:	4607      	mov	r7, r0
  400f9a:	4c19      	ldr	r4, [pc, #100]	; (401000 <play_buzzer+0xc0>)
  400f9c:	47a0      	blx	r4
	pio_clear(BUZZER_PIO, BUZZER_PIO_IDX_MASK);
  400f9e:	4e0e      	ldr	r6, [pc, #56]	; (400fd8 <play_buzzer+0x98>)
  400fa0:	2140      	movs	r1, #64	; 0x40
  400fa2:	4630      	mov	r0, r6
  400fa4:	4d17      	ldr	r5, [pc, #92]	; (401004 <play_buzzer+0xc4>)
  400fa6:	47a8      	blx	r5
	pio_clear(LED1_PIO, LED1_PIO_IDX_MASK);
  400fa8:	2101      	movs	r1, #1
  400faa:	4630      	mov	r0, r6
  400fac:	47a8      	blx	r5
	delay_us((1e6)/freq);
  400fae:	4638      	mov	r0, r7
  400fb0:	47a0      	blx	r4
  400fb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	delay_us((1e6)/freq);
  400fb4:	2033      	movs	r0, #51	; 0x33
  400fb6:	4c12      	ldr	r4, [pc, #72]	; (401000 <play_buzzer+0xc0>)
  400fb8:	47a0      	blx	r4
	pio_clear(BUZZER_PIO, BUZZER_PIO_IDX_MASK);
  400fba:	4e07      	ldr	r6, [pc, #28]	; (400fd8 <play_buzzer+0x98>)
  400fbc:	2140      	movs	r1, #64	; 0x40
  400fbe:	4630      	mov	r0, r6
  400fc0:	4d10      	ldr	r5, [pc, #64]	; (401004 <play_buzzer+0xc4>)
  400fc2:	47a8      	blx	r5
	pio_clear(LED1_PIO, LED1_PIO_IDX_MASK);
  400fc4:	2101      	movs	r1, #1
  400fc6:	4630      	mov	r0, r6
  400fc8:	47a8      	blx	r5
	delay_us((1e6)/freq);
  400fca:	2033      	movs	r0, #51	; 0x33
  400fcc:	47a0      	blx	r4
  400fce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400fd0:	00000000 	.word	0x00000000
  400fd4:	412e8480 	.word	0x412e8480
  400fd8:	400e0e00 	.word	0x400e0e00
  400fdc:	004007d5 	.word	0x004007d5
  400fe0:	00401549 	.word	0x00401549
  400fe4:	00401869 	.word	0x00401869
  400fe8:	00401ae5 	.word	0x00401ae5
  400fec:	00401bc9 	.word	0x00401bc9
  400ff0:	11e1a300 	.word	0x11e1a300
  400ff4:	005a83e0 	.word	0x005a83e0
  400ff8:	005a83df 	.word	0x005a83df
  400ffc:	00401b99 	.word	0x00401b99
  401000:	20400001 	.word	0x20400001
  401004:	004007d9 	.word	0x004007d9

00401008 <tone>:


// freq = 1/T
// time = s
// t = time * freq (segundos)
void tone(int freq, int time){
  401008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40100a:	4605      	mov	r5, r0
	int tempo_musica = time*freq/1E3;
  40100c:	fb00 f001 	mul.w	r0, r0, r1
  401010:	4b08      	ldr	r3, [pc, #32]	; (401034 <tone+0x2c>)
  401012:	4798      	blx	r3
  401014:	2200      	movs	r2, #0
  401016:	4b08      	ldr	r3, [pc, #32]	; (401038 <tone+0x30>)
  401018:	4c08      	ldr	r4, [pc, #32]	; (40103c <tone+0x34>)
  40101a:	47a0      	blx	r4
  40101c:	4b08      	ldr	r3, [pc, #32]	; (401040 <tone+0x38>)
  40101e:	4798      	blx	r3
	for (int i = 0; i < tempo_musica; i++){
  401020:	1e06      	subs	r6, r0, #0
  401022:	dd06      	ble.n	401032 <tone+0x2a>
  401024:	2400      	movs	r4, #0
		play_buzzer(freq);
  401026:	4f07      	ldr	r7, [pc, #28]	; (401044 <tone+0x3c>)
  401028:	4628      	mov	r0, r5
  40102a:	47b8      	blx	r7
	for (int i = 0; i < tempo_musica; i++){
  40102c:	3401      	adds	r4, #1
  40102e:	42a6      	cmp	r6, r4
  401030:	d1fa      	bne.n	401028 <tone+0x20>
  401032:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401034:	00401549 	.word	0x00401549
  401038:	408f4000 	.word	0x408f4000
  40103c:	00401869 	.word	0x00401869
  401040:	00401b49 	.word	0x00401b49
  401044:	00400f41 	.word	0x00400f41

00401048 <init>:
	}
}

void init(void) {
  401048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40104c:	b082      	sub	sp, #8
	sysclk_init();
  40104e:	4b2f      	ldr	r3, [pc, #188]	; (40110c <init+0xc4>)
  401050:	4798      	blx	r3
	WDT->WDT_MR = WDT_MR_WDDIS;
  401052:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401056:	4b2e      	ldr	r3, [pc, #184]	; (401110 <init+0xc8>)
  401058:	605a      	str	r2, [r3, #4]
	board_init();
  40105a:	4b2e      	ldr	r3, [pc, #184]	; (401114 <init+0xcc>)
  40105c:	4798      	blx	r3
	delay_init();
	gfx_mono_ssd1306_init();
  40105e:	4b2e      	ldr	r3, [pc, #184]	; (401118 <init+0xd0>)
  401060:	4798      	blx	r3
	
	// Configura led
	pmc_enable_periph_clk(LED1_PIO_ID);
  401062:	200a      	movs	r0, #10
  401064:	4c2d      	ldr	r4, [pc, #180]	; (40111c <init+0xd4>)
  401066:	47a0      	blx	r4
	pio_configure(LED1_PIO, PIO_OUTPUT_0, LED1_PIO_IDX_MASK, PIO_DEFAULT);
  401068:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 401148 <init+0x100>
  40106c:	2300      	movs	r3, #0
  40106e:	2201      	movs	r2, #1
  401070:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  401074:	4640      	mov	r0, r8
  401076:	4f2a      	ldr	r7, [pc, #168]	; (401120 <init+0xd8>)
  401078:	47b8      	blx	r7
	
	// buttons
	pmc_enable_periph_clk(BUT1_PIO_ID);
  40107a:	2010      	movs	r0, #16
  40107c:	47a0      	blx	r4
	pmc_enable_periph_clk(BUT2_PIO_ID);
  40107e:	200c      	movs	r0, #12
  401080:	47a0      	blx	r4
	
	pio_configure(BUT1_PIO, PIO_INPUT, BUT1_PIO_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  401082:	4e28      	ldr	r6, [pc, #160]	; (401124 <init+0xdc>)
  401084:	2309      	movs	r3, #9
  401086:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40108a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40108e:	4630      	mov	r0, r6
  401090:	47b8      	blx	r7
	pio_configure(BUT2_PIO, PIO_INPUT, BUT2_PIO_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  401092:	4d25      	ldr	r5, [pc, #148]	; (401128 <init+0xe0>)
  401094:	2309      	movs	r3, #9
  401096:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  40109a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40109e:	4628      	mov	r0, r5
  4010a0:	47b8      	blx	r7
	
	pio_handler_set(BUT1_PIO, BUT1_PIO_ID, BUT1_PIO_IDX_MASK, PIO_IT_EDGE, but1_callback);
  4010a2:	4b22      	ldr	r3, [pc, #136]	; (40112c <init+0xe4>)
  4010a4:	9300      	str	r3, [sp, #0]
  4010a6:	2340      	movs	r3, #64	; 0x40
  4010a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4010ac:	2110      	movs	r1, #16
  4010ae:	4630      	mov	r0, r6
  4010b0:	4f1f      	ldr	r7, [pc, #124]	; (401130 <init+0xe8>)
  4010b2:	47b8      	blx	r7
	pio_handler_set(BUT2_PIO, BUT2_PIO_ID, BUT2_PIO_IDX_MASK, PIO_IT_EDGE, but2_callback);
  4010b4:	4b1f      	ldr	r3, [pc, #124]	; (401134 <init+0xec>)
  4010b6:	9300      	str	r3, [sp, #0]
  4010b8:	2340      	movs	r3, #64	; 0x40
  4010ba:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  4010be:	210c      	movs	r1, #12
  4010c0:	4628      	mov	r0, r5
  4010c2:	47b8      	blx	r7
	
	pio_enable_interrupt(BUT1_PIO, BUT1_PIO_IDX_MASK);
  4010c4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4010c8:	4630      	mov	r0, r6
  4010ca:	4e1b      	ldr	r6, [pc, #108]	; (401138 <init+0xf0>)
  4010cc:	47b0      	blx	r6
	pio_enable_interrupt(BUT2_PIO, BUT2_PIO_IDX_MASK);
  4010ce:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4010d2:	4628      	mov	r0, r5
  4010d4:	47b0      	blx	r6
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4010d6:	4b19      	ldr	r3, [pc, #100]	; (40113c <init+0xf4>)
  4010d8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  4010dc:	601a      	str	r2, [r3, #0]
  4010de:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  4010e2:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4010e4:	2280      	movs	r2, #128	; 0x80
  4010e6:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
  4010ea:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
	
	NVIC_SetPriority(BUT1_PIO_ID, 4); // Prioridade 4
	NVIC_SetPriority(BUT2_PIO_ID, 4); // Prioridade 4

	// buzzer
	pmc_enable_periph_clk(BUZZER_PIO_ID);
  4010ee:	200a      	movs	r0, #10
  4010f0:	47a0      	blx	r4
	
	//Inicializa Buzzer como sada
	pio_set_output(BUZZER_PIO, BUZZER_PIO_IDX_MASK, 0, 0, 0);
  4010f2:	2400      	movs	r4, #0
  4010f4:	9400      	str	r4, [sp, #0]
  4010f6:	4623      	mov	r3, r4
  4010f8:	4622      	mov	r2, r4
  4010fa:	2140      	movs	r1, #64	; 0x40
  4010fc:	4640      	mov	r0, r8
  4010fe:	4d10      	ldr	r5, [pc, #64]	; (401140 <init+0xf8>)
  401100:	47a8      	blx	r5
	started = 0;
  401102:	4b10      	ldr	r3, [pc, #64]	; (401144 <init+0xfc>)
  401104:	701c      	strb	r4, [r3, #0]
}
  401106:	b002      	add	sp, #8
  401108:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40110c:	00400625 	.word	0x00400625
  401110:	400e1850 	.word	0x400e1850
  401114:	00400695 	.word	0x00400695
  401118:	00400375 	.word	0x00400375
  40111c:	00400be1 	.word	0x00400be1
  401120:	004008cd 	.word	0x004008cd
  401124:	400e1400 	.word	0x400e1400
  401128:	400e1200 	.word	0x400e1200
  40112c:	00400e99 	.word	0x00400e99
  401130:	004009ed 	.word	0x004009ed
  401134:	00400ea5 	.word	0x00400ea5
  401138:	0040098f 	.word	0x0040098f
  40113c:	e000e100 	.word	0xe000e100
  401140:	004008a5 	.word	0x004008a5
  401144:	204010e8 	.word	0x204010e8
  401148:	400e0e00 	.word	0x400e0e00
  40114c:	00000000 	.word	0x00000000

00401150 <main>:
int tempoM = 250;
int divider = 0, noteDuration = 0;

int notes = sizeof(melodyMario) / sizeof(melodyMario[0]) / 2;

int main (void) {
  401150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401154:	b085      	sub	sp, #20
	init();
  401156:	4b40      	ldr	r3, [pc, #256]	; (401258 <main+0x108>)
  401158:	4798      	blx	r3
	int wholenote = (60000 * 4) / tempoM;
  40115a:	4b40      	ldr	r3, [pc, #256]	; (40125c <main+0x10c>)
  40115c:	681b      	ldr	r3, [r3, #0]
  40115e:	4a40      	ldr	r2, [pc, #256]	; (401260 <main+0x110>)
  401160:	fb92 f3f3 	sdiv	r3, r2, r3
  401164:	9303      	str	r3, [sp, #12]
					// dotted notes are represented with negative durations!!
					noteDuration = (wholenote) / abs(divider);
					noteDuration *= 1.5; // increases the duration in half for dotted notes
				}
				tone(melodyMario[thisNote], noteDuration*0.9);
				delay_ms(noteDuration*0.2);
  401166:	f8df b12c 	ldr.w	fp, [pc, #300]	; 401294 <main+0x144>
  40116a:	e05b      	b.n	401224 <main+0xd4>
					} else if (divider < 0) {
  40116c:	2800      	cmp	r0, #0
  40116e:	da22      	bge.n	4011b6 <main+0x66>
					noteDuration = (wholenote) / abs(divider);
  401170:	2800      	cmp	r0, #0
  401172:	bfb8      	it	lt
  401174:	4240      	neglt	r0, r0
					noteDuration *= 1.5; // increases the duration in half for dotted notes
  401176:	9b03      	ldr	r3, [sp, #12]
  401178:	fb93 f0f0 	sdiv	r0, r3, r0
  40117c:	47d0      	blx	sl
  40117e:	2200      	movs	r2, #0
  401180:	4b38      	ldr	r3, [pc, #224]	; (401264 <main+0x114>)
  401182:	47c8      	blx	r9
  401184:	4b38      	ldr	r3, [pc, #224]	; (401268 <main+0x118>)
  401186:	4798      	blx	r3
  401188:	f8c8 0000 	str.w	r0, [r8]
  40118c:	e013      	b.n	4011b6 <main+0x66>
				delay_ms(noteDuration*0.2);
  40118e:	2033      	movs	r0, #51	; 0x33
  401190:	4b36      	ldr	r3, [pc, #216]	; (40126c <main+0x11c>)
  401192:	4798      	blx	r3
			for (int thisNote = 0; thisNote < notes * 2; thisNote = thisNote + 2) {
  401194:	3402      	adds	r4, #2
  401196:	3508      	adds	r5, #8
  401198:	4b35      	ldr	r3, [pc, #212]	; (401270 <main+0x120>)
  40119a:	681b      	ldr	r3, [r3, #0]
  40119c:	ebb4 0f43 	cmp.w	r4, r3, lsl #1
  4011a0:	da3c      	bge.n	40121c <main+0xcc>
				divider = melodyMario[thisNote + 1];
  4011a2:	6868      	ldr	r0, [r5, #4]
  4011a4:	4b33      	ldr	r3, [pc, #204]	; (401274 <main+0x124>)
  4011a6:	6018      	str	r0, [r3, #0]
				if (divider > 0) {
  4011a8:	2800      	cmp	r0, #0
  4011aa:	dddf      	ble.n	40116c <main+0x1c>
					noteDuration = (wholenote) / divider;
  4011ac:	9b03      	ldr	r3, [sp, #12]
  4011ae:	fb93 f0f0 	sdiv	r0, r3, r0
  4011b2:	f8c8 0000 	str.w	r0, [r8]
				tone(melodyMario[thisNote], noteDuration*0.9);
  4011b6:	f8d8 0000 	ldr.w	r0, [r8]
  4011ba:	47d0      	blx	sl
  4011bc:	a322      	add	r3, pc, #136	; (adr r3, 401248 <main+0xf8>)
  4011be:	e9d3 2300 	ldrd	r2, r3, [r3]
  4011c2:	47c8      	blx	r9
  4011c4:	4b28      	ldr	r3, [pc, #160]	; (401268 <main+0x118>)
  4011c6:	4798      	blx	r3
  4011c8:	4601      	mov	r1, r0
  4011ca:	4b2b      	ldr	r3, [pc, #172]	; (401278 <main+0x128>)
  4011cc:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4011d0:	4b2a      	ldr	r3, [pc, #168]	; (40127c <main+0x12c>)
  4011d2:	4798      	blx	r3
				delay_ms(noteDuration*0.2);
  4011d4:	f8d8 0000 	ldr.w	r0, [r8]
  4011d8:	47d0      	blx	sl
  4011da:	a31d      	add	r3, pc, #116	; (adr r3, 401250 <main+0x100>)
  4011dc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4011e0:	47c8      	blx	r9
  4011e2:	e9cd 0100 	strd	r0, r1, [sp]
  4011e6:	2200      	movs	r2, #0
  4011e8:	2300      	movs	r3, #0
  4011ea:	4e25      	ldr	r6, [pc, #148]	; (401280 <main+0x130>)
  4011ec:	47b0      	blx	r6
  4011ee:	2800      	cmp	r0, #0
  4011f0:	d1cd      	bne.n	40118e <main+0x3e>
  4011f2:	e9dd 0100 	ldrd	r0, r1, [sp]
  4011f6:	4b23      	ldr	r3, [pc, #140]	; (401284 <main+0x134>)
  4011f8:	4798      	blx	r3
  4011fa:	fba0 670b 	umull	r6, r7, r0, fp
  4011fe:	fb0b 7701 	mla	r7, fp, r1, r7
  401202:	f241 722c 	movw	r2, #5932	; 0x172c
  401206:	2300      	movs	r3, #0
  401208:	f241 702b 	movw	r0, #5931	; 0x172b
  40120c:	2100      	movs	r1, #0
  40120e:	1980      	adds	r0, r0, r6
  401210:	4179      	adcs	r1, r7
  401212:	4e1d      	ldr	r6, [pc, #116]	; (401288 <main+0x138>)
  401214:	47b0      	blx	r6
  401216:	4b15      	ldr	r3, [pc, #84]	; (40126c <main+0x11c>)
  401218:	4798      	blx	r3
  40121a:	e7bb      	b.n	401194 <main+0x44>
			}
		}
		pisca_led(1, 200);
  40121c:	21c8      	movs	r1, #200	; 0xc8
  40121e:	2001      	movs	r0, #1
  401220:	4b1a      	ldr	r3, [pc, #104]	; (40128c <main+0x13c>)
  401222:	4798      	blx	r3
		if (started) {
  401224:	4b1a      	ldr	r3, [pc, #104]	; (401290 <main+0x140>)
  401226:	781b      	ldrb	r3, [r3, #0]
  401228:	2b00      	cmp	r3, #0
  40122a:	d0f7      	beq.n	40121c <main+0xcc>
			for (int thisNote = 0; thisNote < notes * 2; thisNote = thisNote + 2) {
  40122c:	4b10      	ldr	r3, [pc, #64]	; (401270 <main+0x120>)
  40122e:	681b      	ldr	r3, [r3, #0]
  401230:	005b      	lsls	r3, r3, #1
  401232:	2b00      	cmp	r3, #0
  401234:	ddf2      	ble.n	40121c <main+0xcc>
  401236:	4d10      	ldr	r5, [pc, #64]	; (401278 <main+0x128>)
  401238:	2400      	movs	r4, #0
					noteDuration *= 1.5; // increases the duration in half for dotted notes
  40123a:	f8df 805c 	ldr.w	r8, [pc, #92]	; 401298 <main+0x148>
  40123e:	f8df a05c 	ldr.w	sl, [pc, #92]	; 40129c <main+0x14c>
  401242:	f8df 905c 	ldr.w	r9, [pc, #92]	; 4012a0 <main+0x150>
  401246:	e7ac      	b.n	4011a2 <main+0x52>
  401248:	cccccccd 	.word	0xcccccccd
  40124c:	3feccccc 	.word	0x3feccccc
  401250:	9999999a 	.word	0x9999999a
  401254:	3fc99999 	.word	0x3fc99999
  401258:	00401049 	.word	0x00401049
  40125c:	20400a1c 	.word	0x20400a1c
  401260:	0003a980 	.word	0x0003a980
  401264:	3ff80000 	.word	0x3ff80000
  401268:	00401b49 	.word	0x00401b49
  40126c:	20400001 	.word	0x20400001
  401270:	20400a18 	.word	0x20400a18
  401274:	204010e0 	.word	0x204010e0
  401278:	20400010 	.word	0x20400010
  40127c:	00401009 	.word	0x00401009
  401280:	00401ae5 	.word	0x00401ae5
  401284:	00401bc9 	.word	0x00401bc9
  401288:	00401b99 	.word	0x00401b99
  40128c:	00400eb9 	.word	0x00400eb9
  401290:	204010e8 	.word	0x204010e8
  401294:	11e1a300 	.word	0x11e1a300
  401298:	204010e4 	.word	0x204010e4
  40129c:	00401549 	.word	0x00401549
  4012a0:	00401615 	.word	0x00401615

004012a4 <__aeabi_drsub>:
  4012a4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4012a8:	e002      	b.n	4012b0 <__adddf3>
  4012aa:	bf00      	nop

004012ac <__aeabi_dsub>:
  4012ac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004012b0 <__adddf3>:
  4012b0:	b530      	push	{r4, r5, lr}
  4012b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4012b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4012ba:	ea94 0f05 	teq	r4, r5
  4012be:	bf08      	it	eq
  4012c0:	ea90 0f02 	teqeq	r0, r2
  4012c4:	bf1f      	itttt	ne
  4012c6:	ea54 0c00 	orrsne.w	ip, r4, r0
  4012ca:	ea55 0c02 	orrsne.w	ip, r5, r2
  4012ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4012d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4012d6:	f000 80e2 	beq.w	40149e <__adddf3+0x1ee>
  4012da:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4012de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4012e2:	bfb8      	it	lt
  4012e4:	426d      	neglt	r5, r5
  4012e6:	dd0c      	ble.n	401302 <__adddf3+0x52>
  4012e8:	442c      	add	r4, r5
  4012ea:	ea80 0202 	eor.w	r2, r0, r2
  4012ee:	ea81 0303 	eor.w	r3, r1, r3
  4012f2:	ea82 0000 	eor.w	r0, r2, r0
  4012f6:	ea83 0101 	eor.w	r1, r3, r1
  4012fa:	ea80 0202 	eor.w	r2, r0, r2
  4012fe:	ea81 0303 	eor.w	r3, r1, r3
  401302:	2d36      	cmp	r5, #54	; 0x36
  401304:	bf88      	it	hi
  401306:	bd30      	pophi	{r4, r5, pc}
  401308:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40130c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401310:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401314:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401318:	d002      	beq.n	401320 <__adddf3+0x70>
  40131a:	4240      	negs	r0, r0
  40131c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401320:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401324:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401328:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40132c:	d002      	beq.n	401334 <__adddf3+0x84>
  40132e:	4252      	negs	r2, r2
  401330:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401334:	ea94 0f05 	teq	r4, r5
  401338:	f000 80a7 	beq.w	40148a <__adddf3+0x1da>
  40133c:	f1a4 0401 	sub.w	r4, r4, #1
  401340:	f1d5 0e20 	rsbs	lr, r5, #32
  401344:	db0d      	blt.n	401362 <__adddf3+0xb2>
  401346:	fa02 fc0e 	lsl.w	ip, r2, lr
  40134a:	fa22 f205 	lsr.w	r2, r2, r5
  40134e:	1880      	adds	r0, r0, r2
  401350:	f141 0100 	adc.w	r1, r1, #0
  401354:	fa03 f20e 	lsl.w	r2, r3, lr
  401358:	1880      	adds	r0, r0, r2
  40135a:	fa43 f305 	asr.w	r3, r3, r5
  40135e:	4159      	adcs	r1, r3
  401360:	e00e      	b.n	401380 <__adddf3+0xd0>
  401362:	f1a5 0520 	sub.w	r5, r5, #32
  401366:	f10e 0e20 	add.w	lr, lr, #32
  40136a:	2a01      	cmp	r2, #1
  40136c:	fa03 fc0e 	lsl.w	ip, r3, lr
  401370:	bf28      	it	cs
  401372:	f04c 0c02 	orrcs.w	ip, ip, #2
  401376:	fa43 f305 	asr.w	r3, r3, r5
  40137a:	18c0      	adds	r0, r0, r3
  40137c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  401380:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401384:	d507      	bpl.n	401396 <__adddf3+0xe6>
  401386:	f04f 0e00 	mov.w	lr, #0
  40138a:	f1dc 0c00 	rsbs	ip, ip, #0
  40138e:	eb7e 0000 	sbcs.w	r0, lr, r0
  401392:	eb6e 0101 	sbc.w	r1, lr, r1
  401396:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40139a:	d31b      	bcc.n	4013d4 <__adddf3+0x124>
  40139c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4013a0:	d30c      	bcc.n	4013bc <__adddf3+0x10c>
  4013a2:	0849      	lsrs	r1, r1, #1
  4013a4:	ea5f 0030 	movs.w	r0, r0, rrx
  4013a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4013ac:	f104 0401 	add.w	r4, r4, #1
  4013b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4013b4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4013b8:	f080 809a 	bcs.w	4014f0 <__adddf3+0x240>
  4013bc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4013c0:	bf08      	it	eq
  4013c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4013c6:	f150 0000 	adcs.w	r0, r0, #0
  4013ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4013ce:	ea41 0105 	orr.w	r1, r1, r5
  4013d2:	bd30      	pop	{r4, r5, pc}
  4013d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4013d8:	4140      	adcs	r0, r0
  4013da:	eb41 0101 	adc.w	r1, r1, r1
  4013de:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4013e2:	f1a4 0401 	sub.w	r4, r4, #1
  4013e6:	d1e9      	bne.n	4013bc <__adddf3+0x10c>
  4013e8:	f091 0f00 	teq	r1, #0
  4013ec:	bf04      	itt	eq
  4013ee:	4601      	moveq	r1, r0
  4013f0:	2000      	moveq	r0, #0
  4013f2:	fab1 f381 	clz	r3, r1
  4013f6:	bf08      	it	eq
  4013f8:	3320      	addeq	r3, #32
  4013fa:	f1a3 030b 	sub.w	r3, r3, #11
  4013fe:	f1b3 0220 	subs.w	r2, r3, #32
  401402:	da0c      	bge.n	40141e <__adddf3+0x16e>
  401404:	320c      	adds	r2, #12
  401406:	dd08      	ble.n	40141a <__adddf3+0x16a>
  401408:	f102 0c14 	add.w	ip, r2, #20
  40140c:	f1c2 020c 	rsb	r2, r2, #12
  401410:	fa01 f00c 	lsl.w	r0, r1, ip
  401414:	fa21 f102 	lsr.w	r1, r1, r2
  401418:	e00c      	b.n	401434 <__adddf3+0x184>
  40141a:	f102 0214 	add.w	r2, r2, #20
  40141e:	bfd8      	it	le
  401420:	f1c2 0c20 	rsble	ip, r2, #32
  401424:	fa01 f102 	lsl.w	r1, r1, r2
  401428:	fa20 fc0c 	lsr.w	ip, r0, ip
  40142c:	bfdc      	itt	le
  40142e:	ea41 010c 	orrle.w	r1, r1, ip
  401432:	4090      	lslle	r0, r2
  401434:	1ae4      	subs	r4, r4, r3
  401436:	bfa2      	ittt	ge
  401438:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40143c:	4329      	orrge	r1, r5
  40143e:	bd30      	popge	{r4, r5, pc}
  401440:	ea6f 0404 	mvn.w	r4, r4
  401444:	3c1f      	subs	r4, #31
  401446:	da1c      	bge.n	401482 <__adddf3+0x1d2>
  401448:	340c      	adds	r4, #12
  40144a:	dc0e      	bgt.n	40146a <__adddf3+0x1ba>
  40144c:	f104 0414 	add.w	r4, r4, #20
  401450:	f1c4 0220 	rsb	r2, r4, #32
  401454:	fa20 f004 	lsr.w	r0, r0, r4
  401458:	fa01 f302 	lsl.w	r3, r1, r2
  40145c:	ea40 0003 	orr.w	r0, r0, r3
  401460:	fa21 f304 	lsr.w	r3, r1, r4
  401464:	ea45 0103 	orr.w	r1, r5, r3
  401468:	bd30      	pop	{r4, r5, pc}
  40146a:	f1c4 040c 	rsb	r4, r4, #12
  40146e:	f1c4 0220 	rsb	r2, r4, #32
  401472:	fa20 f002 	lsr.w	r0, r0, r2
  401476:	fa01 f304 	lsl.w	r3, r1, r4
  40147a:	ea40 0003 	orr.w	r0, r0, r3
  40147e:	4629      	mov	r1, r5
  401480:	bd30      	pop	{r4, r5, pc}
  401482:	fa21 f004 	lsr.w	r0, r1, r4
  401486:	4629      	mov	r1, r5
  401488:	bd30      	pop	{r4, r5, pc}
  40148a:	f094 0f00 	teq	r4, #0
  40148e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  401492:	bf06      	itte	eq
  401494:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  401498:	3401      	addeq	r4, #1
  40149a:	3d01      	subne	r5, #1
  40149c:	e74e      	b.n	40133c <__adddf3+0x8c>
  40149e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4014a2:	bf18      	it	ne
  4014a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4014a8:	d029      	beq.n	4014fe <__adddf3+0x24e>
  4014aa:	ea94 0f05 	teq	r4, r5
  4014ae:	bf08      	it	eq
  4014b0:	ea90 0f02 	teqeq	r0, r2
  4014b4:	d005      	beq.n	4014c2 <__adddf3+0x212>
  4014b6:	ea54 0c00 	orrs.w	ip, r4, r0
  4014ba:	bf04      	itt	eq
  4014bc:	4619      	moveq	r1, r3
  4014be:	4610      	moveq	r0, r2
  4014c0:	bd30      	pop	{r4, r5, pc}
  4014c2:	ea91 0f03 	teq	r1, r3
  4014c6:	bf1e      	ittt	ne
  4014c8:	2100      	movne	r1, #0
  4014ca:	2000      	movne	r0, #0
  4014cc:	bd30      	popne	{r4, r5, pc}
  4014ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4014d2:	d105      	bne.n	4014e0 <__adddf3+0x230>
  4014d4:	0040      	lsls	r0, r0, #1
  4014d6:	4149      	adcs	r1, r1
  4014d8:	bf28      	it	cs
  4014da:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4014de:	bd30      	pop	{r4, r5, pc}
  4014e0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4014e4:	bf3c      	itt	cc
  4014e6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4014ea:	bd30      	popcc	{r4, r5, pc}
  4014ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4014f0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4014f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4014f8:	f04f 0000 	mov.w	r0, #0
  4014fc:	bd30      	pop	{r4, r5, pc}
  4014fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401502:	bf1a      	itte	ne
  401504:	4619      	movne	r1, r3
  401506:	4610      	movne	r0, r2
  401508:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40150c:	bf1c      	itt	ne
  40150e:	460b      	movne	r3, r1
  401510:	4602      	movne	r2, r0
  401512:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401516:	bf06      	itte	eq
  401518:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40151c:	ea91 0f03 	teqeq	r1, r3
  401520:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  401524:	bd30      	pop	{r4, r5, pc}
  401526:	bf00      	nop

00401528 <__aeabi_ui2d>:
  401528:	f090 0f00 	teq	r0, #0
  40152c:	bf04      	itt	eq
  40152e:	2100      	moveq	r1, #0
  401530:	4770      	bxeq	lr
  401532:	b530      	push	{r4, r5, lr}
  401534:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401538:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40153c:	f04f 0500 	mov.w	r5, #0
  401540:	f04f 0100 	mov.w	r1, #0
  401544:	e750      	b.n	4013e8 <__adddf3+0x138>
  401546:	bf00      	nop

00401548 <__aeabi_i2d>:
  401548:	f090 0f00 	teq	r0, #0
  40154c:	bf04      	itt	eq
  40154e:	2100      	moveq	r1, #0
  401550:	4770      	bxeq	lr
  401552:	b530      	push	{r4, r5, lr}
  401554:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401558:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40155c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  401560:	bf48      	it	mi
  401562:	4240      	negmi	r0, r0
  401564:	f04f 0100 	mov.w	r1, #0
  401568:	e73e      	b.n	4013e8 <__adddf3+0x138>
  40156a:	bf00      	nop

0040156c <__aeabi_f2d>:
  40156c:	0042      	lsls	r2, r0, #1
  40156e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  401572:	ea4f 0131 	mov.w	r1, r1, rrx
  401576:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40157a:	bf1f      	itttt	ne
  40157c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  401580:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401584:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  401588:	4770      	bxne	lr
  40158a:	f092 0f00 	teq	r2, #0
  40158e:	bf14      	ite	ne
  401590:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401594:	4770      	bxeq	lr
  401596:	b530      	push	{r4, r5, lr}
  401598:	f44f 7460 	mov.w	r4, #896	; 0x380
  40159c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4015a0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4015a4:	e720      	b.n	4013e8 <__adddf3+0x138>
  4015a6:	bf00      	nop

004015a8 <__aeabi_ul2d>:
  4015a8:	ea50 0201 	orrs.w	r2, r0, r1
  4015ac:	bf08      	it	eq
  4015ae:	4770      	bxeq	lr
  4015b0:	b530      	push	{r4, r5, lr}
  4015b2:	f04f 0500 	mov.w	r5, #0
  4015b6:	e00a      	b.n	4015ce <__aeabi_l2d+0x16>

004015b8 <__aeabi_l2d>:
  4015b8:	ea50 0201 	orrs.w	r2, r0, r1
  4015bc:	bf08      	it	eq
  4015be:	4770      	bxeq	lr
  4015c0:	b530      	push	{r4, r5, lr}
  4015c2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4015c6:	d502      	bpl.n	4015ce <__aeabi_l2d+0x16>
  4015c8:	4240      	negs	r0, r0
  4015ca:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4015ce:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4015d2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4015d6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4015da:	f43f aedc 	beq.w	401396 <__adddf3+0xe6>
  4015de:	f04f 0203 	mov.w	r2, #3
  4015e2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4015e6:	bf18      	it	ne
  4015e8:	3203      	addne	r2, #3
  4015ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4015ee:	bf18      	it	ne
  4015f0:	3203      	addne	r2, #3
  4015f2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4015f6:	f1c2 0320 	rsb	r3, r2, #32
  4015fa:	fa00 fc03 	lsl.w	ip, r0, r3
  4015fe:	fa20 f002 	lsr.w	r0, r0, r2
  401602:	fa01 fe03 	lsl.w	lr, r1, r3
  401606:	ea40 000e 	orr.w	r0, r0, lr
  40160a:	fa21 f102 	lsr.w	r1, r1, r2
  40160e:	4414      	add	r4, r2
  401610:	e6c1      	b.n	401396 <__adddf3+0xe6>
  401612:	bf00      	nop

00401614 <__aeabi_dmul>:
  401614:	b570      	push	{r4, r5, r6, lr}
  401616:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40161a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40161e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401622:	bf1d      	ittte	ne
  401624:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401628:	ea94 0f0c 	teqne	r4, ip
  40162c:	ea95 0f0c 	teqne	r5, ip
  401630:	f000 f8de 	bleq	4017f0 <__aeabi_dmul+0x1dc>
  401634:	442c      	add	r4, r5
  401636:	ea81 0603 	eor.w	r6, r1, r3
  40163a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40163e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  401642:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  401646:	bf18      	it	ne
  401648:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40164c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401650:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401654:	d038      	beq.n	4016c8 <__aeabi_dmul+0xb4>
  401656:	fba0 ce02 	umull	ip, lr, r0, r2
  40165a:	f04f 0500 	mov.w	r5, #0
  40165e:	fbe1 e502 	umlal	lr, r5, r1, r2
  401662:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  401666:	fbe0 e503 	umlal	lr, r5, r0, r3
  40166a:	f04f 0600 	mov.w	r6, #0
  40166e:	fbe1 5603 	umlal	r5, r6, r1, r3
  401672:	f09c 0f00 	teq	ip, #0
  401676:	bf18      	it	ne
  401678:	f04e 0e01 	orrne.w	lr, lr, #1
  40167c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  401680:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  401684:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  401688:	d204      	bcs.n	401694 <__aeabi_dmul+0x80>
  40168a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40168e:	416d      	adcs	r5, r5
  401690:	eb46 0606 	adc.w	r6, r6, r6
  401694:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  401698:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40169c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4016a0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4016a4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4016a8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4016ac:	bf88      	it	hi
  4016ae:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4016b2:	d81e      	bhi.n	4016f2 <__aeabi_dmul+0xde>
  4016b4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4016b8:	bf08      	it	eq
  4016ba:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4016be:	f150 0000 	adcs.w	r0, r0, #0
  4016c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4016c6:	bd70      	pop	{r4, r5, r6, pc}
  4016c8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4016cc:	ea46 0101 	orr.w	r1, r6, r1
  4016d0:	ea40 0002 	orr.w	r0, r0, r2
  4016d4:	ea81 0103 	eor.w	r1, r1, r3
  4016d8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4016dc:	bfc2      	ittt	gt
  4016de:	ebd4 050c 	rsbsgt	r5, r4, ip
  4016e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4016e6:	bd70      	popgt	{r4, r5, r6, pc}
  4016e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4016ec:	f04f 0e00 	mov.w	lr, #0
  4016f0:	3c01      	subs	r4, #1
  4016f2:	f300 80ab 	bgt.w	40184c <__aeabi_dmul+0x238>
  4016f6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4016fa:	bfde      	ittt	le
  4016fc:	2000      	movle	r0, #0
  4016fe:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  401702:	bd70      	pople	{r4, r5, r6, pc}
  401704:	f1c4 0400 	rsb	r4, r4, #0
  401708:	3c20      	subs	r4, #32
  40170a:	da35      	bge.n	401778 <__aeabi_dmul+0x164>
  40170c:	340c      	adds	r4, #12
  40170e:	dc1b      	bgt.n	401748 <__aeabi_dmul+0x134>
  401710:	f104 0414 	add.w	r4, r4, #20
  401714:	f1c4 0520 	rsb	r5, r4, #32
  401718:	fa00 f305 	lsl.w	r3, r0, r5
  40171c:	fa20 f004 	lsr.w	r0, r0, r4
  401720:	fa01 f205 	lsl.w	r2, r1, r5
  401724:	ea40 0002 	orr.w	r0, r0, r2
  401728:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40172c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401730:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401734:	fa21 f604 	lsr.w	r6, r1, r4
  401738:	eb42 0106 	adc.w	r1, r2, r6
  40173c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401740:	bf08      	it	eq
  401742:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401746:	bd70      	pop	{r4, r5, r6, pc}
  401748:	f1c4 040c 	rsb	r4, r4, #12
  40174c:	f1c4 0520 	rsb	r5, r4, #32
  401750:	fa00 f304 	lsl.w	r3, r0, r4
  401754:	fa20 f005 	lsr.w	r0, r0, r5
  401758:	fa01 f204 	lsl.w	r2, r1, r4
  40175c:	ea40 0002 	orr.w	r0, r0, r2
  401760:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401768:	f141 0100 	adc.w	r1, r1, #0
  40176c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401770:	bf08      	it	eq
  401772:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401776:	bd70      	pop	{r4, r5, r6, pc}
  401778:	f1c4 0520 	rsb	r5, r4, #32
  40177c:	fa00 f205 	lsl.w	r2, r0, r5
  401780:	ea4e 0e02 	orr.w	lr, lr, r2
  401784:	fa20 f304 	lsr.w	r3, r0, r4
  401788:	fa01 f205 	lsl.w	r2, r1, r5
  40178c:	ea43 0302 	orr.w	r3, r3, r2
  401790:	fa21 f004 	lsr.w	r0, r1, r4
  401794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401798:	fa21 f204 	lsr.w	r2, r1, r4
  40179c:	ea20 0002 	bic.w	r0, r0, r2
  4017a0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4017a4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4017a8:	bf08      	it	eq
  4017aa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4017ae:	bd70      	pop	{r4, r5, r6, pc}
  4017b0:	f094 0f00 	teq	r4, #0
  4017b4:	d10f      	bne.n	4017d6 <__aeabi_dmul+0x1c2>
  4017b6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4017ba:	0040      	lsls	r0, r0, #1
  4017bc:	eb41 0101 	adc.w	r1, r1, r1
  4017c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4017c4:	bf08      	it	eq
  4017c6:	3c01      	subeq	r4, #1
  4017c8:	d0f7      	beq.n	4017ba <__aeabi_dmul+0x1a6>
  4017ca:	ea41 0106 	orr.w	r1, r1, r6
  4017ce:	f095 0f00 	teq	r5, #0
  4017d2:	bf18      	it	ne
  4017d4:	4770      	bxne	lr
  4017d6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4017da:	0052      	lsls	r2, r2, #1
  4017dc:	eb43 0303 	adc.w	r3, r3, r3
  4017e0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4017e4:	bf08      	it	eq
  4017e6:	3d01      	subeq	r5, #1
  4017e8:	d0f7      	beq.n	4017da <__aeabi_dmul+0x1c6>
  4017ea:	ea43 0306 	orr.w	r3, r3, r6
  4017ee:	4770      	bx	lr
  4017f0:	ea94 0f0c 	teq	r4, ip
  4017f4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4017f8:	bf18      	it	ne
  4017fa:	ea95 0f0c 	teqne	r5, ip
  4017fe:	d00c      	beq.n	40181a <__aeabi_dmul+0x206>
  401800:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401804:	bf18      	it	ne
  401806:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40180a:	d1d1      	bne.n	4017b0 <__aeabi_dmul+0x19c>
  40180c:	ea81 0103 	eor.w	r1, r1, r3
  401810:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401814:	f04f 0000 	mov.w	r0, #0
  401818:	bd70      	pop	{r4, r5, r6, pc}
  40181a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40181e:	bf06      	itte	eq
  401820:	4610      	moveq	r0, r2
  401822:	4619      	moveq	r1, r3
  401824:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401828:	d019      	beq.n	40185e <__aeabi_dmul+0x24a>
  40182a:	ea94 0f0c 	teq	r4, ip
  40182e:	d102      	bne.n	401836 <__aeabi_dmul+0x222>
  401830:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  401834:	d113      	bne.n	40185e <__aeabi_dmul+0x24a>
  401836:	ea95 0f0c 	teq	r5, ip
  40183a:	d105      	bne.n	401848 <__aeabi_dmul+0x234>
  40183c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  401840:	bf1c      	itt	ne
  401842:	4610      	movne	r0, r2
  401844:	4619      	movne	r1, r3
  401846:	d10a      	bne.n	40185e <__aeabi_dmul+0x24a>
  401848:	ea81 0103 	eor.w	r1, r1, r3
  40184c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401850:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401854:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401858:	f04f 0000 	mov.w	r0, #0
  40185c:	bd70      	pop	{r4, r5, r6, pc}
  40185e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401862:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  401866:	bd70      	pop	{r4, r5, r6, pc}

00401868 <__aeabi_ddiv>:
  401868:	b570      	push	{r4, r5, r6, lr}
  40186a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40186e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401872:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401876:	bf1d      	ittte	ne
  401878:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40187c:	ea94 0f0c 	teqne	r4, ip
  401880:	ea95 0f0c 	teqne	r5, ip
  401884:	f000 f8a7 	bleq	4019d6 <__aeabi_ddiv+0x16e>
  401888:	eba4 0405 	sub.w	r4, r4, r5
  40188c:	ea81 0e03 	eor.w	lr, r1, r3
  401890:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401894:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401898:	f000 8088 	beq.w	4019ac <__aeabi_ddiv+0x144>
  40189c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4018a0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4018a4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4018a8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4018ac:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4018b0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4018b4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4018b8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4018bc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4018c0:	429d      	cmp	r5, r3
  4018c2:	bf08      	it	eq
  4018c4:	4296      	cmpeq	r6, r2
  4018c6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4018ca:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4018ce:	d202      	bcs.n	4018d6 <__aeabi_ddiv+0x6e>
  4018d0:	085b      	lsrs	r3, r3, #1
  4018d2:	ea4f 0232 	mov.w	r2, r2, rrx
  4018d6:	1ab6      	subs	r6, r6, r2
  4018d8:	eb65 0503 	sbc.w	r5, r5, r3
  4018dc:	085b      	lsrs	r3, r3, #1
  4018de:	ea4f 0232 	mov.w	r2, r2, rrx
  4018e2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4018e6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4018ea:	ebb6 0e02 	subs.w	lr, r6, r2
  4018ee:	eb75 0e03 	sbcs.w	lr, r5, r3
  4018f2:	bf22      	ittt	cs
  4018f4:	1ab6      	subcs	r6, r6, r2
  4018f6:	4675      	movcs	r5, lr
  4018f8:	ea40 000c 	orrcs.w	r0, r0, ip
  4018fc:	085b      	lsrs	r3, r3, #1
  4018fe:	ea4f 0232 	mov.w	r2, r2, rrx
  401902:	ebb6 0e02 	subs.w	lr, r6, r2
  401906:	eb75 0e03 	sbcs.w	lr, r5, r3
  40190a:	bf22      	ittt	cs
  40190c:	1ab6      	subcs	r6, r6, r2
  40190e:	4675      	movcs	r5, lr
  401910:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  401914:	085b      	lsrs	r3, r3, #1
  401916:	ea4f 0232 	mov.w	r2, r2, rrx
  40191a:	ebb6 0e02 	subs.w	lr, r6, r2
  40191e:	eb75 0e03 	sbcs.w	lr, r5, r3
  401922:	bf22      	ittt	cs
  401924:	1ab6      	subcs	r6, r6, r2
  401926:	4675      	movcs	r5, lr
  401928:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40192c:	085b      	lsrs	r3, r3, #1
  40192e:	ea4f 0232 	mov.w	r2, r2, rrx
  401932:	ebb6 0e02 	subs.w	lr, r6, r2
  401936:	eb75 0e03 	sbcs.w	lr, r5, r3
  40193a:	bf22      	ittt	cs
  40193c:	1ab6      	subcs	r6, r6, r2
  40193e:	4675      	movcs	r5, lr
  401940:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  401944:	ea55 0e06 	orrs.w	lr, r5, r6
  401948:	d018      	beq.n	40197c <__aeabi_ddiv+0x114>
  40194a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40194e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  401952:	ea4f 1606 	mov.w	r6, r6, lsl #4
  401956:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40195a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40195e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  401962:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  401966:	d1c0      	bne.n	4018ea <__aeabi_ddiv+0x82>
  401968:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40196c:	d10b      	bne.n	401986 <__aeabi_ddiv+0x11e>
  40196e:	ea41 0100 	orr.w	r1, r1, r0
  401972:	f04f 0000 	mov.w	r0, #0
  401976:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40197a:	e7b6      	b.n	4018ea <__aeabi_ddiv+0x82>
  40197c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401980:	bf04      	itt	eq
  401982:	4301      	orreq	r1, r0
  401984:	2000      	moveq	r0, #0
  401986:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40198a:	bf88      	it	hi
  40198c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401990:	f63f aeaf 	bhi.w	4016f2 <__aeabi_dmul+0xde>
  401994:	ebb5 0c03 	subs.w	ip, r5, r3
  401998:	bf04      	itt	eq
  40199a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40199e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4019a2:	f150 0000 	adcs.w	r0, r0, #0
  4019a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4019aa:	bd70      	pop	{r4, r5, r6, pc}
  4019ac:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4019b0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4019b4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4019b8:	bfc2      	ittt	gt
  4019ba:	ebd4 050c 	rsbsgt	r5, r4, ip
  4019be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4019c2:	bd70      	popgt	{r4, r5, r6, pc}
  4019c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4019c8:	f04f 0e00 	mov.w	lr, #0
  4019cc:	3c01      	subs	r4, #1
  4019ce:	e690      	b.n	4016f2 <__aeabi_dmul+0xde>
  4019d0:	ea45 0e06 	orr.w	lr, r5, r6
  4019d4:	e68d      	b.n	4016f2 <__aeabi_dmul+0xde>
  4019d6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4019da:	ea94 0f0c 	teq	r4, ip
  4019de:	bf08      	it	eq
  4019e0:	ea95 0f0c 	teqeq	r5, ip
  4019e4:	f43f af3b 	beq.w	40185e <__aeabi_dmul+0x24a>
  4019e8:	ea94 0f0c 	teq	r4, ip
  4019ec:	d10a      	bne.n	401a04 <__aeabi_ddiv+0x19c>
  4019ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4019f2:	f47f af34 	bne.w	40185e <__aeabi_dmul+0x24a>
  4019f6:	ea95 0f0c 	teq	r5, ip
  4019fa:	f47f af25 	bne.w	401848 <__aeabi_dmul+0x234>
  4019fe:	4610      	mov	r0, r2
  401a00:	4619      	mov	r1, r3
  401a02:	e72c      	b.n	40185e <__aeabi_dmul+0x24a>
  401a04:	ea95 0f0c 	teq	r5, ip
  401a08:	d106      	bne.n	401a18 <__aeabi_ddiv+0x1b0>
  401a0a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401a0e:	f43f aefd 	beq.w	40180c <__aeabi_dmul+0x1f8>
  401a12:	4610      	mov	r0, r2
  401a14:	4619      	mov	r1, r3
  401a16:	e722      	b.n	40185e <__aeabi_dmul+0x24a>
  401a18:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401a1c:	bf18      	it	ne
  401a1e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401a22:	f47f aec5 	bne.w	4017b0 <__aeabi_dmul+0x19c>
  401a26:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  401a2a:	f47f af0d 	bne.w	401848 <__aeabi_dmul+0x234>
  401a2e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  401a32:	f47f aeeb 	bne.w	40180c <__aeabi_dmul+0x1f8>
  401a36:	e712      	b.n	40185e <__aeabi_dmul+0x24a>

00401a38 <__gedf2>:
  401a38:	f04f 3cff 	mov.w	ip, #4294967295
  401a3c:	e006      	b.n	401a4c <__cmpdf2+0x4>
  401a3e:	bf00      	nop

00401a40 <__ledf2>:
  401a40:	f04f 0c01 	mov.w	ip, #1
  401a44:	e002      	b.n	401a4c <__cmpdf2+0x4>
  401a46:	bf00      	nop

00401a48 <__cmpdf2>:
  401a48:	f04f 0c01 	mov.w	ip, #1
  401a4c:	f84d cd04 	str.w	ip, [sp, #-4]!
  401a50:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  401a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  401a58:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  401a5c:	bf18      	it	ne
  401a5e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  401a62:	d01b      	beq.n	401a9c <__cmpdf2+0x54>
  401a64:	b001      	add	sp, #4
  401a66:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  401a6a:	bf0c      	ite	eq
  401a6c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  401a70:	ea91 0f03 	teqne	r1, r3
  401a74:	bf02      	ittt	eq
  401a76:	ea90 0f02 	teqeq	r0, r2
  401a7a:	2000      	moveq	r0, #0
  401a7c:	4770      	bxeq	lr
  401a7e:	f110 0f00 	cmn.w	r0, #0
  401a82:	ea91 0f03 	teq	r1, r3
  401a86:	bf58      	it	pl
  401a88:	4299      	cmppl	r1, r3
  401a8a:	bf08      	it	eq
  401a8c:	4290      	cmpeq	r0, r2
  401a8e:	bf2c      	ite	cs
  401a90:	17d8      	asrcs	r0, r3, #31
  401a92:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  401a96:	f040 0001 	orr.w	r0, r0, #1
  401a9a:	4770      	bx	lr
  401a9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  401aa0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  401aa4:	d102      	bne.n	401aac <__cmpdf2+0x64>
  401aa6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  401aaa:	d107      	bne.n	401abc <__cmpdf2+0x74>
  401aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  401ab0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  401ab4:	d1d6      	bne.n	401a64 <__cmpdf2+0x1c>
  401ab6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  401aba:	d0d3      	beq.n	401a64 <__cmpdf2+0x1c>
  401abc:	f85d 0b04 	ldr.w	r0, [sp], #4
  401ac0:	4770      	bx	lr
  401ac2:	bf00      	nop

00401ac4 <__aeabi_cdrcmple>:
  401ac4:	4684      	mov	ip, r0
  401ac6:	4610      	mov	r0, r2
  401ac8:	4662      	mov	r2, ip
  401aca:	468c      	mov	ip, r1
  401acc:	4619      	mov	r1, r3
  401ace:	4663      	mov	r3, ip
  401ad0:	e000      	b.n	401ad4 <__aeabi_cdcmpeq>
  401ad2:	bf00      	nop

00401ad4 <__aeabi_cdcmpeq>:
  401ad4:	b501      	push	{r0, lr}
  401ad6:	f7ff ffb7 	bl	401a48 <__cmpdf2>
  401ada:	2800      	cmp	r0, #0
  401adc:	bf48      	it	mi
  401ade:	f110 0f00 	cmnmi.w	r0, #0
  401ae2:	bd01      	pop	{r0, pc}

00401ae4 <__aeabi_dcmpeq>:
  401ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
  401ae8:	f7ff fff4 	bl	401ad4 <__aeabi_cdcmpeq>
  401aec:	bf0c      	ite	eq
  401aee:	2001      	moveq	r0, #1
  401af0:	2000      	movne	r0, #0
  401af2:	f85d fb08 	ldr.w	pc, [sp], #8
  401af6:	bf00      	nop

00401af8 <__aeabi_dcmplt>:
  401af8:	f84d ed08 	str.w	lr, [sp, #-8]!
  401afc:	f7ff ffea 	bl	401ad4 <__aeabi_cdcmpeq>
  401b00:	bf34      	ite	cc
  401b02:	2001      	movcc	r0, #1
  401b04:	2000      	movcs	r0, #0
  401b06:	f85d fb08 	ldr.w	pc, [sp], #8
  401b0a:	bf00      	nop

00401b0c <__aeabi_dcmple>:
  401b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
  401b10:	f7ff ffe0 	bl	401ad4 <__aeabi_cdcmpeq>
  401b14:	bf94      	ite	ls
  401b16:	2001      	movls	r0, #1
  401b18:	2000      	movhi	r0, #0
  401b1a:	f85d fb08 	ldr.w	pc, [sp], #8
  401b1e:	bf00      	nop

00401b20 <__aeabi_dcmpge>:
  401b20:	f84d ed08 	str.w	lr, [sp, #-8]!
  401b24:	f7ff ffce 	bl	401ac4 <__aeabi_cdrcmple>
  401b28:	bf94      	ite	ls
  401b2a:	2001      	movls	r0, #1
  401b2c:	2000      	movhi	r0, #0
  401b2e:	f85d fb08 	ldr.w	pc, [sp], #8
  401b32:	bf00      	nop

00401b34 <__aeabi_dcmpgt>:
  401b34:	f84d ed08 	str.w	lr, [sp, #-8]!
  401b38:	f7ff ffc4 	bl	401ac4 <__aeabi_cdrcmple>
  401b3c:	bf34      	ite	cc
  401b3e:	2001      	movcc	r0, #1
  401b40:	2000      	movcs	r0, #0
  401b42:	f85d fb08 	ldr.w	pc, [sp], #8
  401b46:	bf00      	nop

00401b48 <__aeabi_d2iz>:
  401b48:	ea4f 0241 	mov.w	r2, r1, lsl #1
  401b4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  401b50:	d215      	bcs.n	401b7e <__aeabi_d2iz+0x36>
  401b52:	d511      	bpl.n	401b78 <__aeabi_d2iz+0x30>
  401b54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  401b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  401b5c:	d912      	bls.n	401b84 <__aeabi_d2iz+0x3c>
  401b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  401b62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  401b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  401b6a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401b6e:	fa23 f002 	lsr.w	r0, r3, r2
  401b72:	bf18      	it	ne
  401b74:	4240      	negne	r0, r0
  401b76:	4770      	bx	lr
  401b78:	f04f 0000 	mov.w	r0, #0
  401b7c:	4770      	bx	lr
  401b7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  401b82:	d105      	bne.n	401b90 <__aeabi_d2iz+0x48>
  401b84:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  401b88:	bf08      	it	eq
  401b8a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  401b8e:	4770      	bx	lr
  401b90:	f04f 0000 	mov.w	r0, #0
  401b94:	4770      	bx	lr
  401b96:	bf00      	nop

00401b98 <__aeabi_uldivmod>:
  401b98:	b953      	cbnz	r3, 401bb0 <__aeabi_uldivmod+0x18>
  401b9a:	b94a      	cbnz	r2, 401bb0 <__aeabi_uldivmod+0x18>
  401b9c:	2900      	cmp	r1, #0
  401b9e:	bf08      	it	eq
  401ba0:	2800      	cmpeq	r0, #0
  401ba2:	bf1c      	itt	ne
  401ba4:	f04f 31ff 	movne.w	r1, #4294967295
  401ba8:	f04f 30ff 	movne.w	r0, #4294967295
  401bac:	f000 b99e 	b.w	401eec <__aeabi_idiv0>
  401bb0:	f1ad 0c08 	sub.w	ip, sp, #8
  401bb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  401bb8:	f000 f82a 	bl	401c10 <__udivmoddi4>
  401bbc:	f8dd e004 	ldr.w	lr, [sp, #4]
  401bc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401bc4:	b004      	add	sp, #16
  401bc6:	4770      	bx	lr

00401bc8 <__aeabi_d2ulz>:
  401bc8:	b5d0      	push	{r4, r6, r7, lr}
  401bca:	2200      	movs	r2, #0
  401bcc:	4b0e      	ldr	r3, [pc, #56]	; (401c08 <__aeabi_d2ulz+0x40>)
  401bce:	4606      	mov	r6, r0
  401bd0:	460f      	mov	r7, r1
  401bd2:	f7ff fd1f 	bl	401614 <__aeabi_dmul>
  401bd6:	f000 f98b 	bl	401ef0 <__aeabi_d2uiz>
  401bda:	4604      	mov	r4, r0
  401bdc:	f7ff fca4 	bl	401528 <__aeabi_ui2d>
  401be0:	2200      	movs	r2, #0
  401be2:	4b0a      	ldr	r3, [pc, #40]	; (401c0c <__aeabi_d2ulz+0x44>)
  401be4:	f7ff fd16 	bl	401614 <__aeabi_dmul>
  401be8:	4602      	mov	r2, r0
  401bea:	460b      	mov	r3, r1
  401bec:	4630      	mov	r0, r6
  401bee:	4639      	mov	r1, r7
  401bf0:	f7ff fb5c 	bl	4012ac <__aeabi_dsub>
  401bf4:	f000 f97c 	bl	401ef0 <__aeabi_d2uiz>
  401bf8:	4623      	mov	r3, r4
  401bfa:	2200      	movs	r2, #0
  401bfc:	ea42 0200 	orr.w	r2, r2, r0
  401c00:	4610      	mov	r0, r2
  401c02:	4619      	mov	r1, r3
  401c04:	bdd0      	pop	{r4, r6, r7, pc}
  401c06:	bf00      	nop
  401c08:	3df00000 	.word	0x3df00000
  401c0c:	41f00000 	.word	0x41f00000

00401c10 <__udivmoddi4>:
  401c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401c14:	468c      	mov	ip, r1
  401c16:	460d      	mov	r5, r1
  401c18:	4604      	mov	r4, r0
  401c1a:	9e08      	ldr	r6, [sp, #32]
  401c1c:	2b00      	cmp	r3, #0
  401c1e:	d151      	bne.n	401cc4 <__udivmoddi4+0xb4>
  401c20:	428a      	cmp	r2, r1
  401c22:	4617      	mov	r7, r2
  401c24:	d96d      	bls.n	401d02 <__udivmoddi4+0xf2>
  401c26:	fab2 fe82 	clz	lr, r2
  401c2a:	f1be 0f00 	cmp.w	lr, #0
  401c2e:	d00b      	beq.n	401c48 <__udivmoddi4+0x38>
  401c30:	f1ce 0c20 	rsb	ip, lr, #32
  401c34:	fa01 f50e 	lsl.w	r5, r1, lr
  401c38:	fa20 fc0c 	lsr.w	ip, r0, ip
  401c3c:	fa02 f70e 	lsl.w	r7, r2, lr
  401c40:	ea4c 0c05 	orr.w	ip, ip, r5
  401c44:	fa00 f40e 	lsl.w	r4, r0, lr
  401c48:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  401c4c:	0c25      	lsrs	r5, r4, #16
  401c4e:	fbbc f8fa 	udiv	r8, ip, sl
  401c52:	fa1f f987 	uxth.w	r9, r7
  401c56:	fb0a cc18 	mls	ip, sl, r8, ip
  401c5a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  401c5e:	fb08 f309 	mul.w	r3, r8, r9
  401c62:	42ab      	cmp	r3, r5
  401c64:	d90a      	bls.n	401c7c <__udivmoddi4+0x6c>
  401c66:	19ed      	adds	r5, r5, r7
  401c68:	f108 32ff 	add.w	r2, r8, #4294967295
  401c6c:	f080 8123 	bcs.w	401eb6 <__udivmoddi4+0x2a6>
  401c70:	42ab      	cmp	r3, r5
  401c72:	f240 8120 	bls.w	401eb6 <__udivmoddi4+0x2a6>
  401c76:	f1a8 0802 	sub.w	r8, r8, #2
  401c7a:	443d      	add	r5, r7
  401c7c:	1aed      	subs	r5, r5, r3
  401c7e:	b2a4      	uxth	r4, r4
  401c80:	fbb5 f0fa 	udiv	r0, r5, sl
  401c84:	fb0a 5510 	mls	r5, sl, r0, r5
  401c88:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  401c8c:	fb00 f909 	mul.w	r9, r0, r9
  401c90:	45a1      	cmp	r9, r4
  401c92:	d909      	bls.n	401ca8 <__udivmoddi4+0x98>
  401c94:	19e4      	adds	r4, r4, r7
  401c96:	f100 33ff 	add.w	r3, r0, #4294967295
  401c9a:	f080 810a 	bcs.w	401eb2 <__udivmoddi4+0x2a2>
  401c9e:	45a1      	cmp	r9, r4
  401ca0:	f240 8107 	bls.w	401eb2 <__udivmoddi4+0x2a2>
  401ca4:	3802      	subs	r0, #2
  401ca6:	443c      	add	r4, r7
  401ca8:	eba4 0409 	sub.w	r4, r4, r9
  401cac:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401cb0:	2100      	movs	r1, #0
  401cb2:	2e00      	cmp	r6, #0
  401cb4:	d061      	beq.n	401d7a <__udivmoddi4+0x16a>
  401cb6:	fa24 f40e 	lsr.w	r4, r4, lr
  401cba:	2300      	movs	r3, #0
  401cbc:	6034      	str	r4, [r6, #0]
  401cbe:	6073      	str	r3, [r6, #4]
  401cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401cc4:	428b      	cmp	r3, r1
  401cc6:	d907      	bls.n	401cd8 <__udivmoddi4+0xc8>
  401cc8:	2e00      	cmp	r6, #0
  401cca:	d054      	beq.n	401d76 <__udivmoddi4+0x166>
  401ccc:	2100      	movs	r1, #0
  401cce:	e886 0021 	stmia.w	r6, {r0, r5}
  401cd2:	4608      	mov	r0, r1
  401cd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401cd8:	fab3 f183 	clz	r1, r3
  401cdc:	2900      	cmp	r1, #0
  401cde:	f040 808e 	bne.w	401dfe <__udivmoddi4+0x1ee>
  401ce2:	42ab      	cmp	r3, r5
  401ce4:	d302      	bcc.n	401cec <__udivmoddi4+0xdc>
  401ce6:	4282      	cmp	r2, r0
  401ce8:	f200 80fa 	bhi.w	401ee0 <__udivmoddi4+0x2d0>
  401cec:	1a84      	subs	r4, r0, r2
  401cee:	eb65 0503 	sbc.w	r5, r5, r3
  401cf2:	2001      	movs	r0, #1
  401cf4:	46ac      	mov	ip, r5
  401cf6:	2e00      	cmp	r6, #0
  401cf8:	d03f      	beq.n	401d7a <__udivmoddi4+0x16a>
  401cfa:	e886 1010 	stmia.w	r6, {r4, ip}
  401cfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401d02:	b912      	cbnz	r2, 401d0a <__udivmoddi4+0xfa>
  401d04:	2701      	movs	r7, #1
  401d06:	fbb7 f7f2 	udiv	r7, r7, r2
  401d0a:	fab7 fe87 	clz	lr, r7
  401d0e:	f1be 0f00 	cmp.w	lr, #0
  401d12:	d134      	bne.n	401d7e <__udivmoddi4+0x16e>
  401d14:	1beb      	subs	r3, r5, r7
  401d16:	0c3a      	lsrs	r2, r7, #16
  401d18:	fa1f fc87 	uxth.w	ip, r7
  401d1c:	2101      	movs	r1, #1
  401d1e:	fbb3 f8f2 	udiv	r8, r3, r2
  401d22:	0c25      	lsrs	r5, r4, #16
  401d24:	fb02 3318 	mls	r3, r2, r8, r3
  401d28:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401d2c:	fb0c f308 	mul.w	r3, ip, r8
  401d30:	42ab      	cmp	r3, r5
  401d32:	d907      	bls.n	401d44 <__udivmoddi4+0x134>
  401d34:	19ed      	adds	r5, r5, r7
  401d36:	f108 30ff 	add.w	r0, r8, #4294967295
  401d3a:	d202      	bcs.n	401d42 <__udivmoddi4+0x132>
  401d3c:	42ab      	cmp	r3, r5
  401d3e:	f200 80d1 	bhi.w	401ee4 <__udivmoddi4+0x2d4>
  401d42:	4680      	mov	r8, r0
  401d44:	1aed      	subs	r5, r5, r3
  401d46:	b2a3      	uxth	r3, r4
  401d48:	fbb5 f0f2 	udiv	r0, r5, r2
  401d4c:	fb02 5510 	mls	r5, r2, r0, r5
  401d50:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  401d54:	fb0c fc00 	mul.w	ip, ip, r0
  401d58:	45a4      	cmp	ip, r4
  401d5a:	d907      	bls.n	401d6c <__udivmoddi4+0x15c>
  401d5c:	19e4      	adds	r4, r4, r7
  401d5e:	f100 33ff 	add.w	r3, r0, #4294967295
  401d62:	d202      	bcs.n	401d6a <__udivmoddi4+0x15a>
  401d64:	45a4      	cmp	ip, r4
  401d66:	f200 80b8 	bhi.w	401eda <__udivmoddi4+0x2ca>
  401d6a:	4618      	mov	r0, r3
  401d6c:	eba4 040c 	sub.w	r4, r4, ip
  401d70:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401d74:	e79d      	b.n	401cb2 <__udivmoddi4+0xa2>
  401d76:	4631      	mov	r1, r6
  401d78:	4630      	mov	r0, r6
  401d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401d7e:	f1ce 0420 	rsb	r4, lr, #32
  401d82:	fa05 f30e 	lsl.w	r3, r5, lr
  401d86:	fa07 f70e 	lsl.w	r7, r7, lr
  401d8a:	fa20 f804 	lsr.w	r8, r0, r4
  401d8e:	0c3a      	lsrs	r2, r7, #16
  401d90:	fa25 f404 	lsr.w	r4, r5, r4
  401d94:	ea48 0803 	orr.w	r8, r8, r3
  401d98:	fbb4 f1f2 	udiv	r1, r4, r2
  401d9c:	ea4f 4518 	mov.w	r5, r8, lsr #16
  401da0:	fb02 4411 	mls	r4, r2, r1, r4
  401da4:	fa1f fc87 	uxth.w	ip, r7
  401da8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  401dac:	fb01 f30c 	mul.w	r3, r1, ip
  401db0:	42ab      	cmp	r3, r5
  401db2:	fa00 f40e 	lsl.w	r4, r0, lr
  401db6:	d909      	bls.n	401dcc <__udivmoddi4+0x1bc>
  401db8:	19ed      	adds	r5, r5, r7
  401dba:	f101 30ff 	add.w	r0, r1, #4294967295
  401dbe:	f080 808a 	bcs.w	401ed6 <__udivmoddi4+0x2c6>
  401dc2:	42ab      	cmp	r3, r5
  401dc4:	f240 8087 	bls.w	401ed6 <__udivmoddi4+0x2c6>
  401dc8:	3902      	subs	r1, #2
  401dca:	443d      	add	r5, r7
  401dcc:	1aeb      	subs	r3, r5, r3
  401dce:	fa1f f588 	uxth.w	r5, r8
  401dd2:	fbb3 f0f2 	udiv	r0, r3, r2
  401dd6:	fb02 3310 	mls	r3, r2, r0, r3
  401dda:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401dde:	fb00 f30c 	mul.w	r3, r0, ip
  401de2:	42ab      	cmp	r3, r5
  401de4:	d907      	bls.n	401df6 <__udivmoddi4+0x1e6>
  401de6:	19ed      	adds	r5, r5, r7
  401de8:	f100 38ff 	add.w	r8, r0, #4294967295
  401dec:	d26f      	bcs.n	401ece <__udivmoddi4+0x2be>
  401dee:	42ab      	cmp	r3, r5
  401df0:	d96d      	bls.n	401ece <__udivmoddi4+0x2be>
  401df2:	3802      	subs	r0, #2
  401df4:	443d      	add	r5, r7
  401df6:	1aeb      	subs	r3, r5, r3
  401df8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  401dfc:	e78f      	b.n	401d1e <__udivmoddi4+0x10e>
  401dfe:	f1c1 0720 	rsb	r7, r1, #32
  401e02:	fa22 f807 	lsr.w	r8, r2, r7
  401e06:	408b      	lsls	r3, r1
  401e08:	fa05 f401 	lsl.w	r4, r5, r1
  401e0c:	ea48 0303 	orr.w	r3, r8, r3
  401e10:	fa20 fe07 	lsr.w	lr, r0, r7
  401e14:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  401e18:	40fd      	lsrs	r5, r7
  401e1a:	ea4e 0e04 	orr.w	lr, lr, r4
  401e1e:	fbb5 f9fc 	udiv	r9, r5, ip
  401e22:	ea4f 441e 	mov.w	r4, lr, lsr #16
  401e26:	fb0c 5519 	mls	r5, ip, r9, r5
  401e2a:	fa1f f883 	uxth.w	r8, r3
  401e2e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  401e32:	fb09 f408 	mul.w	r4, r9, r8
  401e36:	42ac      	cmp	r4, r5
  401e38:	fa02 f201 	lsl.w	r2, r2, r1
  401e3c:	fa00 fa01 	lsl.w	sl, r0, r1
  401e40:	d908      	bls.n	401e54 <__udivmoddi4+0x244>
  401e42:	18ed      	adds	r5, r5, r3
  401e44:	f109 30ff 	add.w	r0, r9, #4294967295
  401e48:	d243      	bcs.n	401ed2 <__udivmoddi4+0x2c2>
  401e4a:	42ac      	cmp	r4, r5
  401e4c:	d941      	bls.n	401ed2 <__udivmoddi4+0x2c2>
  401e4e:	f1a9 0902 	sub.w	r9, r9, #2
  401e52:	441d      	add	r5, r3
  401e54:	1b2d      	subs	r5, r5, r4
  401e56:	fa1f fe8e 	uxth.w	lr, lr
  401e5a:	fbb5 f0fc 	udiv	r0, r5, ip
  401e5e:	fb0c 5510 	mls	r5, ip, r0, r5
  401e62:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  401e66:	fb00 f808 	mul.w	r8, r0, r8
  401e6a:	45a0      	cmp	r8, r4
  401e6c:	d907      	bls.n	401e7e <__udivmoddi4+0x26e>
  401e6e:	18e4      	adds	r4, r4, r3
  401e70:	f100 35ff 	add.w	r5, r0, #4294967295
  401e74:	d229      	bcs.n	401eca <__udivmoddi4+0x2ba>
  401e76:	45a0      	cmp	r8, r4
  401e78:	d927      	bls.n	401eca <__udivmoddi4+0x2ba>
  401e7a:	3802      	subs	r0, #2
  401e7c:	441c      	add	r4, r3
  401e7e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  401e82:	eba4 0408 	sub.w	r4, r4, r8
  401e86:	fba0 8902 	umull	r8, r9, r0, r2
  401e8a:	454c      	cmp	r4, r9
  401e8c:	46c6      	mov	lr, r8
  401e8e:	464d      	mov	r5, r9
  401e90:	d315      	bcc.n	401ebe <__udivmoddi4+0x2ae>
  401e92:	d012      	beq.n	401eba <__udivmoddi4+0x2aa>
  401e94:	b156      	cbz	r6, 401eac <__udivmoddi4+0x29c>
  401e96:	ebba 030e 	subs.w	r3, sl, lr
  401e9a:	eb64 0405 	sbc.w	r4, r4, r5
  401e9e:	fa04 f707 	lsl.w	r7, r4, r7
  401ea2:	40cb      	lsrs	r3, r1
  401ea4:	431f      	orrs	r7, r3
  401ea6:	40cc      	lsrs	r4, r1
  401ea8:	6037      	str	r7, [r6, #0]
  401eaa:	6074      	str	r4, [r6, #4]
  401eac:	2100      	movs	r1, #0
  401eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401eb2:	4618      	mov	r0, r3
  401eb4:	e6f8      	b.n	401ca8 <__udivmoddi4+0x98>
  401eb6:	4690      	mov	r8, r2
  401eb8:	e6e0      	b.n	401c7c <__udivmoddi4+0x6c>
  401eba:	45c2      	cmp	sl, r8
  401ebc:	d2ea      	bcs.n	401e94 <__udivmoddi4+0x284>
  401ebe:	ebb8 0e02 	subs.w	lr, r8, r2
  401ec2:	eb69 0503 	sbc.w	r5, r9, r3
  401ec6:	3801      	subs	r0, #1
  401ec8:	e7e4      	b.n	401e94 <__udivmoddi4+0x284>
  401eca:	4628      	mov	r0, r5
  401ecc:	e7d7      	b.n	401e7e <__udivmoddi4+0x26e>
  401ece:	4640      	mov	r0, r8
  401ed0:	e791      	b.n	401df6 <__udivmoddi4+0x1e6>
  401ed2:	4681      	mov	r9, r0
  401ed4:	e7be      	b.n	401e54 <__udivmoddi4+0x244>
  401ed6:	4601      	mov	r1, r0
  401ed8:	e778      	b.n	401dcc <__udivmoddi4+0x1bc>
  401eda:	3802      	subs	r0, #2
  401edc:	443c      	add	r4, r7
  401ede:	e745      	b.n	401d6c <__udivmoddi4+0x15c>
  401ee0:	4608      	mov	r0, r1
  401ee2:	e708      	b.n	401cf6 <__udivmoddi4+0xe6>
  401ee4:	f1a8 0802 	sub.w	r8, r8, #2
  401ee8:	443d      	add	r5, r7
  401eea:	e72b      	b.n	401d44 <__udivmoddi4+0x134>

00401eec <__aeabi_idiv0>:
  401eec:	4770      	bx	lr
  401eee:	bf00      	nop

00401ef0 <__aeabi_d2uiz>:
  401ef0:	004a      	lsls	r2, r1, #1
  401ef2:	d211      	bcs.n	401f18 <__aeabi_d2uiz+0x28>
  401ef4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  401ef8:	d211      	bcs.n	401f1e <__aeabi_d2uiz+0x2e>
  401efa:	d50d      	bpl.n	401f18 <__aeabi_d2uiz+0x28>
  401efc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  401f00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  401f04:	d40e      	bmi.n	401f24 <__aeabi_d2uiz+0x34>
  401f06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  401f0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  401f0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  401f12:	fa23 f002 	lsr.w	r0, r3, r2
  401f16:	4770      	bx	lr
  401f18:	f04f 0000 	mov.w	r0, #0
  401f1c:	4770      	bx	lr
  401f1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  401f22:	d102      	bne.n	401f2a <__aeabi_d2uiz+0x3a>
  401f24:	f04f 30ff 	mov.w	r0, #4294967295
  401f28:	4770      	bx	lr
  401f2a:	f04f 0000 	mov.w	r0, #0
  401f2e:	4770      	bx	lr

00401f30 <__libc_init_array>:
  401f30:	b570      	push	{r4, r5, r6, lr}
  401f32:	4e0f      	ldr	r6, [pc, #60]	; (401f70 <__libc_init_array+0x40>)
  401f34:	4d0f      	ldr	r5, [pc, #60]	; (401f74 <__libc_init_array+0x44>)
  401f36:	1b76      	subs	r6, r6, r5
  401f38:	10b6      	asrs	r6, r6, #2
  401f3a:	bf18      	it	ne
  401f3c:	2400      	movne	r4, #0
  401f3e:	d005      	beq.n	401f4c <__libc_init_array+0x1c>
  401f40:	3401      	adds	r4, #1
  401f42:	f855 3b04 	ldr.w	r3, [r5], #4
  401f46:	4798      	blx	r3
  401f48:	42a6      	cmp	r6, r4
  401f4a:	d1f9      	bne.n	401f40 <__libc_init_array+0x10>
  401f4c:	4e0a      	ldr	r6, [pc, #40]	; (401f78 <__libc_init_array+0x48>)
  401f4e:	4d0b      	ldr	r5, [pc, #44]	; (401f7c <__libc_init_array+0x4c>)
  401f50:	1b76      	subs	r6, r6, r5
  401f52:	f000 f8a7 	bl	4020a4 <_init>
  401f56:	10b6      	asrs	r6, r6, #2
  401f58:	bf18      	it	ne
  401f5a:	2400      	movne	r4, #0
  401f5c:	d006      	beq.n	401f6c <__libc_init_array+0x3c>
  401f5e:	3401      	adds	r4, #1
  401f60:	f855 3b04 	ldr.w	r3, [r5], #4
  401f64:	4798      	blx	r3
  401f66:	42a6      	cmp	r6, r4
  401f68:	d1f9      	bne.n	401f5e <__libc_init_array+0x2e>
  401f6a:	bd70      	pop	{r4, r5, r6, pc}
  401f6c:	bd70      	pop	{r4, r5, r6, pc}
  401f6e:	bf00      	nop
  401f70:	004020b0 	.word	0x004020b0
  401f74:	004020b0 	.word	0x004020b0
  401f78:	004020b8 	.word	0x004020b8
  401f7c:	004020b0 	.word	0x004020b0

00401f80 <register_fini>:
  401f80:	4b02      	ldr	r3, [pc, #8]	; (401f8c <register_fini+0xc>)
  401f82:	b113      	cbz	r3, 401f8a <register_fini+0xa>
  401f84:	4802      	ldr	r0, [pc, #8]	; (401f90 <register_fini+0x10>)
  401f86:	f000 b805 	b.w	401f94 <atexit>
  401f8a:	4770      	bx	lr
  401f8c:	00000000 	.word	0x00000000
  401f90:	00401fa1 	.word	0x00401fa1

00401f94 <atexit>:
  401f94:	2300      	movs	r3, #0
  401f96:	4601      	mov	r1, r0
  401f98:	461a      	mov	r2, r3
  401f9a:	4618      	mov	r0, r3
  401f9c:	f000 b81e 	b.w	401fdc <__register_exitproc>

00401fa0 <__libc_fini_array>:
  401fa0:	b538      	push	{r3, r4, r5, lr}
  401fa2:	4c0a      	ldr	r4, [pc, #40]	; (401fcc <__libc_fini_array+0x2c>)
  401fa4:	4d0a      	ldr	r5, [pc, #40]	; (401fd0 <__libc_fini_array+0x30>)
  401fa6:	1b64      	subs	r4, r4, r5
  401fa8:	10a4      	asrs	r4, r4, #2
  401faa:	d00a      	beq.n	401fc2 <__libc_fini_array+0x22>
  401fac:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  401fb0:	3b01      	subs	r3, #1
  401fb2:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  401fb6:	3c01      	subs	r4, #1
  401fb8:	f855 3904 	ldr.w	r3, [r5], #-4
  401fbc:	4798      	blx	r3
  401fbe:	2c00      	cmp	r4, #0
  401fc0:	d1f9      	bne.n	401fb6 <__libc_fini_array+0x16>
  401fc2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  401fc6:	f000 b877 	b.w	4020b8 <_fini>
  401fca:	bf00      	nop
  401fcc:	004020c8 	.word	0x004020c8
  401fd0:	004020c4 	.word	0x004020c4

00401fd4 <__retarget_lock_acquire_recursive>:
  401fd4:	4770      	bx	lr
  401fd6:	bf00      	nop

00401fd8 <__retarget_lock_release_recursive>:
  401fd8:	4770      	bx	lr
  401fda:	bf00      	nop

00401fdc <__register_exitproc>:
  401fdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401fe0:	4d2c      	ldr	r5, [pc, #176]	; (402094 <__register_exitproc+0xb8>)
  401fe2:	4606      	mov	r6, r0
  401fe4:	6828      	ldr	r0, [r5, #0]
  401fe6:	4698      	mov	r8, r3
  401fe8:	460f      	mov	r7, r1
  401fea:	4691      	mov	r9, r2
  401fec:	f7ff fff2 	bl	401fd4 <__retarget_lock_acquire_recursive>
  401ff0:	4b29      	ldr	r3, [pc, #164]	; (402098 <__register_exitproc+0xbc>)
  401ff2:	681c      	ldr	r4, [r3, #0]
  401ff4:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  401ff8:	2b00      	cmp	r3, #0
  401ffa:	d03e      	beq.n	40207a <__register_exitproc+0x9e>
  401ffc:	685a      	ldr	r2, [r3, #4]
  401ffe:	2a1f      	cmp	r2, #31
  402000:	dc1c      	bgt.n	40203c <__register_exitproc+0x60>
  402002:	f102 0e01 	add.w	lr, r2, #1
  402006:	b176      	cbz	r6, 402026 <__register_exitproc+0x4a>
  402008:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  40200c:	2401      	movs	r4, #1
  40200e:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  402012:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  402016:	4094      	lsls	r4, r2
  402018:	4320      	orrs	r0, r4
  40201a:	2e02      	cmp	r6, #2
  40201c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  402020:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  402024:	d023      	beq.n	40206e <__register_exitproc+0x92>
  402026:	3202      	adds	r2, #2
  402028:	f8c3 e004 	str.w	lr, [r3, #4]
  40202c:	6828      	ldr	r0, [r5, #0]
  40202e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  402032:	f7ff ffd1 	bl	401fd8 <__retarget_lock_release_recursive>
  402036:	2000      	movs	r0, #0
  402038:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40203c:	4b17      	ldr	r3, [pc, #92]	; (40209c <__register_exitproc+0xc0>)
  40203e:	b30b      	cbz	r3, 402084 <__register_exitproc+0xa8>
  402040:	f44f 70c8 	mov.w	r0, #400	; 0x190
  402044:	f3af 8000 	nop.w
  402048:	4603      	mov	r3, r0
  40204a:	b1d8      	cbz	r0, 402084 <__register_exitproc+0xa8>
  40204c:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  402050:	6002      	str	r2, [r0, #0]
  402052:	2100      	movs	r1, #0
  402054:	6041      	str	r1, [r0, #4]
  402056:	460a      	mov	r2, r1
  402058:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40205c:	f04f 0e01 	mov.w	lr, #1
  402060:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  402064:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  402068:	2e00      	cmp	r6, #0
  40206a:	d0dc      	beq.n	402026 <__register_exitproc+0x4a>
  40206c:	e7cc      	b.n	402008 <__register_exitproc+0x2c>
  40206e:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  402072:	430c      	orrs	r4, r1
  402074:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  402078:	e7d5      	b.n	402026 <__register_exitproc+0x4a>
  40207a:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40207e:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  402082:	e7bb      	b.n	401ffc <__register_exitproc+0x20>
  402084:	6828      	ldr	r0, [r5, #0]
  402086:	f7ff ffa7 	bl	401fd8 <__retarget_lock_release_recursive>
  40208a:	f04f 30ff 	mov.w	r0, #4294967295
  40208e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402092:	bf00      	nop
  402094:	20400e48 	.word	0x20400e48
  402098:	004020a0 	.word	0x004020a0
  40209c:	00000000 	.word	0x00000000

004020a0 <_global_impure_ptr>:
  4020a0:	20400a20                                 .@ 

004020a4 <_init>:
  4020a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4020a6:	bf00      	nop
  4020a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4020aa:	bc08      	pop	{r3}
  4020ac:	469e      	mov	lr, r3
  4020ae:	4770      	bx	lr

004020b0 <__init_array_start>:
  4020b0:	00401f81 	.word	0x00401f81

004020b4 <__frame_dummy_init_array_entry>:
  4020b4:	00400165                                e.@.

004020b8 <_fini>:
  4020b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4020ba:	bf00      	nop
  4020bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4020be:	bc08      	pop	{r3}
  4020c0:	469e      	mov	lr, r3
  4020c2:	4770      	bx	lr

004020c4 <__fini_array_start>:
  4020c4:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <melodyMario>:
20400010:	0293 0000 0008 0000 0293 0000 0008 0000     ................
20400020:	0000 0000 0008 0000 0293 0000 0008 0000     ................
20400030:	0000 0000 0008 0000 020b 0000 0008 0000     ................
20400040:	0293 0000 0008 0000 0310 0000 0004 0000     ................
20400050:	0000 0000 0004 0000 0188 0000 0008 0000     ................
20400060:	0000 0000 0004 0000 020b 0000 fffc ffff     ................
20400070:	0188 0000 0008 0000 0000 0000 0004 0000     ................
20400080:	014a 0000 fffc ffff 01b8 0000 0004 0000     J...............
20400090:	01ee 0000 0004 0000 01d2 0000 0008 0000     ................
204000a0:	01b8 0000 0004 0000 0188 0000 fff8 ffff     ................
204000b0:	0293 0000 fff8 ffff 0310 0000 fff8 ffff     ................
204000c0:	0370 0000 0004 0000 02ba 0000 0008 0000     p...............
204000d0:	0310 0000 0008 0000 0000 0000 0008 0000     ................
204000e0:	0293 0000 0004 0000 020b 0000 0008 0000     ................
204000f0:	024b 0000 0008 0000 01ee 0000 fffc ffff     K...............
20400100:	020b 0000 fffc ffff 0188 0000 0008 0000     ................
20400110:	0000 0000 0004 0000 014a 0000 fffc ffff     ........J.......
20400120:	01b8 0000 0004 0000 01ee 0000 0004 0000     ................
20400130:	01d2 0000 0008 0000 01b8 0000 0004 0000     ................
20400140:	0188 0000 fff8 ffff 0293 0000 fff8 ffff     ................
20400150:	0310 0000 fff8 ffff 0370 0000 0004 0000     ........p.......
20400160:	02ba 0000 0008 0000 0310 0000 0008 0000     ................
20400170:	0000 0000 0008 0000 0293 0000 0004 0000     ................
20400180:	020b 0000 0008 0000 024b 0000 0008 0000     ........K.......
20400190:	01ee 0000 fffc ffff 0000 0000 0004 0000     ................
204001a0:	0310 0000 0008 0000 02e4 0000 0008 0000     ................
204001b0:	02ba 0000 0008 0000 026e 0000 0004 0000     ........n.......
204001c0:	0293 0000 0008 0000 0000 0000 0008 0000     ................
204001d0:	019f 0000 0008 0000 01b8 0000 0008 0000     ................
204001e0:	0106 0000 0008 0000 0000 0000 0008 0000     ................
204001f0:	01b8 0000 0008 0000 020b 0000 0008 0000     ................
20400200:	024b 0000 0008 0000 0000 0000 0004 0000     K...............
20400210:	026e 0000 0004 0000 0000 0000 0008 0000     n...............
20400220:	024b 0000 fffc ffff 020b 0000 0002 0000     K...............
20400230:	0000 0000 0002 0000 0000 0000 0004 0000     ................
20400240:	0310 0000 0008 0000 02e4 0000 0008 0000     ................
20400250:	02ba 0000 0008 0000 026e 0000 0004 0000     ........n.......
20400260:	0293 0000 0008 0000 0000 0000 0008 0000     ................
20400270:	019f 0000 0008 0000 01b8 0000 0008 0000     ................
20400280:	0106 0000 0008 0000 0000 0000 0008 0000     ................
20400290:	01b8 0000 0008 0000 020b 0000 0008 0000     ................
204002a0:	024b 0000 0008 0000 0000 0000 0004 0000     K...............
204002b0:	026e 0000 0004 0000 0000 0000 0008 0000     n...............
204002c0:	024b 0000 fffc ffff 020b 0000 0002 0000     K...............
204002d0:	0000 0000 0002 0000 020b 0000 0008 0000     ................
204002e0:	020b 0000 0004 0000 020b 0000 0008 0000     ................
204002f0:	0000 0000 0008 0000 020b 0000 0008 0000     ................
20400300:	024b 0000 0004 0000 0293 0000 0008 0000     K...............
20400310:	020b 0000 0004 0000 01b8 0000 0008 0000     ................
20400320:	0188 0000 0002 0000 020b 0000 0008 0000     ................
20400330:	020b 0000 0004 0000 020b 0000 0008 0000     ................
20400340:	0000 0000 0008 0000 020b 0000 0008 0000     ................
20400350:	024b 0000 0008 0000 0293 0000 0008 0000     K...............
20400360:	0000 0000 0001 0000 020b 0000 0008 0000     ................
20400370:	020b 0000 0004 0000 020b 0000 0008 0000     ................
20400380:	0000 0000 0008 0000 020b 0000 0008 0000     ................
20400390:	024b 0000 0004 0000 0293 0000 0008 0000     K...............
204003a0:	020b 0000 0004 0000 01b8 0000 0008 0000     ................
204003b0:	0188 0000 0002 0000 0293 0000 0008 0000     ................
204003c0:	0293 0000 0008 0000 0000 0000 0008 0000     ................
204003d0:	0293 0000 0008 0000 0000 0000 0008 0000     ................
204003e0:	020b 0000 0008 0000 0293 0000 0004 0000     ................
204003f0:	0310 0000 0004 0000 0000 0000 0004 0000     ................
20400400:	0188 0000 0004 0000 0000 0000 0004 0000     ................
20400410:	020b 0000 fffc ffff 0188 0000 0008 0000     ................
20400420:	0000 0000 0004 0000 014a 0000 fffc ffff     ........J.......
20400430:	01b8 0000 0004 0000 01ee 0000 0004 0000     ................
20400440:	01d2 0000 0008 0000 01b8 0000 0004 0000     ................
20400450:	0188 0000 fff8 ffff 0293 0000 fff8 ffff     ................
20400460:	0310 0000 fff8 ffff 0370 0000 0004 0000     ........p.......
20400470:	02ba 0000 0008 0000 0310 0000 0008 0000     ................
20400480:	0000 0000 0008 0000 0293 0000 0004 0000     ................
20400490:	020b 0000 0008 0000 024b 0000 0008 0000     ........K.......
204004a0:	01ee 0000 fffc ffff 020b 0000 fffc ffff     ................
204004b0:	0188 0000 0008 0000 0000 0000 0004 0000     ................
204004c0:	014a 0000 fffc ffff 01b8 0000 0004 0000     J...............
204004d0:	01ee 0000 0004 0000 01d2 0000 0008 0000     ................
204004e0:	01b8 0000 0004 0000 0188 0000 fff8 ffff     ................
204004f0:	0293 0000 fff8 ffff 0310 0000 fff8 ffff     ................
20400500:	0370 0000 0004 0000 02ba 0000 0008 0000     p...............
20400510:	0310 0000 0008 0000 0000 0000 0008 0000     ................
20400520:	0293 0000 0004 0000 020b 0000 0008 0000     ................
20400530:	024b 0000 0008 0000 01ee 0000 fffc ffff     K...............
20400540:	0293 0000 0008 0000 020b 0000 0004 0000     ................
20400550:	0188 0000 0008 0000 0000 0000 0004 0000     ................
20400560:	019f 0000 0004 0000 01b8 0000 0008 0000     ................
20400570:	02ba 0000 0004 0000 02ba 0000 0008 0000     ................
20400580:	01b8 0000 0002 0000 024b 0000 fff8 ffff     ........K.......
20400590:	0370 0000 fff8 ffff 0370 0000 fff8 ffff     p.......p.......
204005a0:	0370 0000 fff8 ffff 0310 0000 fff8 ffff     p...............
204005b0:	02ba 0000 fff8 ffff 0293 0000 0008 0000     ................
204005c0:	020b 0000 0004 0000 01b8 0000 0008 0000     ................
204005d0:	0188 0000 0002 0000 0293 0000 0008 0000     ................
204005e0:	020b 0000 0004 0000 0188 0000 0008 0000     ................
204005f0:	0000 0000 0004 0000 019f 0000 0004 0000     ................
20400600:	01b8 0000 0008 0000 02ba 0000 0004 0000     ................
20400610:	02ba 0000 0008 0000 01b8 0000 0002 0000     ................
20400620:	01ee 0000 0008 0000 02ba 0000 0004 0000     ................
20400630:	02ba 0000 0008 0000 02ba 0000 fff8 ffff     ................
20400640:	0293 0000 fff8 ffff 024b 0000 fff8 ffff     ........K.......
20400650:	020b 0000 0008 0000 014a 0000 0004 0000     ........J.......
20400660:	014a 0000 0008 0000 0106 0000 0002 0000     J...............
20400670:	0293 0000 0008 0000 020b 0000 0004 0000     ................
20400680:	0188 0000 0008 0000 0000 0000 0004 0000     ................
20400690:	019f 0000 0004 0000 01b8 0000 0008 0000     ................
204006a0:	02ba 0000 0004 0000 02ba 0000 0008 0000     ................
204006b0:	01b8 0000 0002 0000 024b 0000 fff8 ffff     ........K.......
204006c0:	0370 0000 fff8 ffff 0370 0000 fff8 ffff     p.......p.......
204006d0:	0370 0000 fff8 ffff 0310 0000 fff8 ffff     p...............
204006e0:	02ba 0000 fff8 ffff 0293 0000 0008 0000     ................
204006f0:	020b 0000 0004 0000 01b8 0000 0008 0000     ................
20400700:	0188 0000 0002 0000 0293 0000 0008 0000     ................
20400710:	020b 0000 0004 0000 0188 0000 0008 0000     ................
20400720:	0000 0000 0004 0000 019f 0000 0004 0000     ................
20400730:	01b8 0000 0008 0000 02ba 0000 0004 0000     ................
20400740:	02ba 0000 0008 0000 01b8 0000 0002 0000     ................
20400750:	01ee 0000 0008 0000 02ba 0000 0004 0000     ................
20400760:	02ba 0000 0008 0000 02ba 0000 fff8 ffff     ................
20400770:	0293 0000 fff8 ffff 024b 0000 fff8 ffff     ........K.......
20400780:	020b 0000 0008 0000 014a 0000 0004 0000     ........J.......
20400790:	014a 0000 0008 0000 0106 0000 0002 0000     J...............
204007a0:	020b 0000 0008 0000 020b 0000 0004 0000     ................
204007b0:	020b 0000 0008 0000 0000 0000 0008 0000     ................
204007c0:	020b 0000 0008 0000 024b 0000 0008 0000     ........K.......
204007d0:	0293 0000 0008 0000 0000 0000 0001 0000     ................
204007e0:	020b 0000 0008 0000 020b 0000 0004 0000     ................
204007f0:	020b 0000 0008 0000 0000 0000 0008 0000     ................
20400800:	020b 0000 0008 0000 024b 0000 0004 0000     ........K.......
20400810:	0293 0000 0008 0000 020b 0000 0004 0000     ................
20400820:	01b8 0000 0008 0000 0188 0000 0002 0000     ................
20400830:	0293 0000 0008 0000 0293 0000 0008 0000     ................
20400840:	0000 0000 0008 0000 0293 0000 0008 0000     ................
20400850:	0000 0000 0008 0000 020b 0000 0008 0000     ................
20400860:	0293 0000 0004 0000 0310 0000 0004 0000     ................
20400870:	0000 0000 0004 0000 0188 0000 0004 0000     ................
20400880:	0000 0000 0004 0000 0293 0000 0008 0000     ................
20400890:	020b 0000 0004 0000 0188 0000 0008 0000     ................
204008a0:	0000 0000 0004 0000 019f 0000 0004 0000     ................
204008b0:	01b8 0000 0008 0000 02ba 0000 0004 0000     ................
204008c0:	02ba 0000 0008 0000 01b8 0000 0002 0000     ................
204008d0:	024b 0000 fff8 ffff 0370 0000 fff8 ffff     K.......p.......
204008e0:	0370 0000 fff8 ffff 0370 0000 fff8 ffff     p.......p.......
204008f0:	0310 0000 fff8 ffff 02ba 0000 fff8 ffff     ................
20400900:	0293 0000 0008 0000 020b 0000 0004 0000     ................
20400910:	01b8 0000 0008 0000 0188 0000 0002 0000     ................
20400920:	0293 0000 0008 0000 020b 0000 0004 0000     ................
20400930:	0188 0000 0008 0000 0000 0000 0004 0000     ................
20400940:	019f 0000 0004 0000 01b8 0000 0008 0000     ................
20400950:	02ba 0000 0004 0000 02ba 0000 0008 0000     ................
20400960:	01b8 0000 0002 0000 01ee 0000 0008 0000     ................
20400970:	02ba 0000 0004 0000 02ba 0000 0008 0000     ................
20400980:	02ba 0000 fff8 ffff 0293 0000 fff8 ffff     ................
20400990:	024b 0000 fff8 ffff 020b 0000 0008 0000     K...............
204009a0:	014a 0000 0004 0000 014a 0000 0008 0000     J.......J.......
204009b0:	0106 0000 0002 0000 020b 0000 fffc ffff     ................
204009c0:	0188 0000 fffc ffff 014a 0000 0004 0000     ........J.......
204009d0:	01b8 0000 fff8 ffff 01ee 0000 fff8 ffff     ................
204009e0:	01b8 0000 fff8 ffff 019f 0000 fff8 ffff     ................
204009f0:	01d2 0000 fff8 ffff 019f 0000 fff8 ffff     ................
20400a00:	0188 0000 0008 0000 0126 0000 0008 0000     ........&.......
20400a10:	014a 0000 fffe ffff                         J.......

20400a18 <notes>:
20400a18:	0141 0000                                   A...

20400a1c <tempoM>:
20400a1c:	00fa 0000                                   ....

20400a20 <impure_data>:
20400a20:	0000 0000 0d0c 2040 0d74 2040 0ddc 2040     ......@ t.@ ..@ 
	...
20400ac8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20400ad8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400e48 <__atexit_recursive_mutex>:
20400e48:	10ec 2040                                   ..@ 
