<html><body><samp><pre>
<!@TC:1539009231>
#Build: Synplify Pro (R) N-2018.03G-Beta6, Build 118R, May 15 2018
#install: C:\Gowin\1.8\SynplifyPro
#OS: Windows 8 6.2
#Hostname: BEACONDEV3

# Mon Oct  8 22:33:51 2018

#Implementation: rev_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1539009232> | Running in 64-bit mode 

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1539009232> | Running in 64-bit mode 
@N: : <!@TM:1539009232> | : Running Verilog Compiler in System Verilog mode 
@N: : <!@TM:1539009232> | : Running Verilog Compiler in Multiple File Compilation Unit mode 
@I::"C:\Gowin\1.8\SynplifyPro\lib\generic\gw1n.v" (library work)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\fpga_oled_ssd1306\src\SSD1306.v" (library work)
@I:"C:\fpga_oled_ssd1306\src\SSD1306.v":"C:\fpga_oled_ssd1306\src\SSD1306_ROM_cfg_mod_header.v" (library work)
@I::"C:\fpga_oled_ssd1306\src\SSD1306_ROM_cfg_mod.v" (library work)
@I::"C:\fpga_oled_ssd1306\src\spi_master.v" (library work)
Verilog syntax check successful!
File C:\fpga_oled_ssd1306\src\SSD1306.v changed - recompiling
Selecting top level module SSD1306
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\fpga_oled_ssd1306\src\SSD1306_ROM_cfg_mod.v:23:7:23:26:@N:CG364:@XP_MSG">SSD1306_ROM_cfg_mod.v(23)</a><!@TM:1539009232> | Synthesizing module SSD1306_ROM_cfg_mod in library work.
Opening data file SSD1306_ROM_script.mem from directory C:\fpga_oled_ssd1306\src
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\fpga_oled_ssd1306\src\SSD1306_ROM_cfg_mod.v:31:0:31:7:@W:CG532:@XP_MSG">SSD1306_ROM_cfg_mod.v(31)</a><!@TM:1539009232> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\fpga_oled_ssd1306\src\spi_master.v:18:7:18:17:@N:CG364:@XP_MSG">spi_master.v(18)</a><!@TM:1539009232> | Synthesizing module spi_master in library work.

	WORD_LEN=32'b00000000000000000000000000001000
	PRESCALLER_SIZE=32'b00000000000000000000000000001000
	state_idle=1'b0
	state_busy=1'b1
   Generated name = spi_master_8s_8s_0_1
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\fpga_oled_ssd1306\src\spi_master.v:78:0:78:6:@W:CL113:@XP_MSG">spi_master.v(78)</a><!@TM:1539009232> | Feedback mux created for signal prescallerbuff[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\fpga_oled_ssd1306\src\spi_master.v:78:0:78:6:@W:CL113:@XP_MSG">spi_master.v(78)</a><!@TM:1539009232> | Feedback mux created for signal inbufffullp. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\fpga_oled_ssd1306\src\SSD1306.v:31:7:31:14:@N:CG364:@XP_MSG">SSD1306.v(31)</a><!@TM:1539009232> | Synthesizing module SSD1306 in library work.
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="C:\fpga_oled_ssd1306\src\SSD1306.v:127:10:127:22:@W:CS263:@XP_MSG">SSD1306.v(127)</a><!@TM:1539009232> | Port-width mismatch for port data_in. The port definition is 8 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\fpga_oled_ssd1306\src\SSD1306.v:170:0:170:6:@N:CL189:@XP_MSG">SSD1306.v(170)</a><!@TM:1539009232> | Register bit repeat_count[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\fpga_oled_ssd1306\src\SSD1306.v:170:0:170:6:@N:CL189:@XP_MSG">SSD1306.v(170)</a><!@TM:1539009232> | Register bit repeat_count[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\fpga_oled_ssd1306\src\SSD1306.v:170:0:170:6:@N:CL189:@XP_MSG">SSD1306.v(170)</a><!@TM:1539009232> | Register bit repeat_count[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\fpga_oled_ssd1306\src\SSD1306.v:170:0:170:6:@N:CL189:@XP_MSG">SSD1306.v(170)</a><!@TM:1539009232> | Register bit repeat_count[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\fpga_oled_ssd1306\src\SSD1306.v:170:0:170:6:@N:CL189:@XP_MSG">SSD1306.v(170)</a><!@TM:1539009232> | Register bit repeat_count[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\fpga_oled_ssd1306\src\SSD1306.v:170:0:170:6:@N:CL189:@XP_MSG">SSD1306.v(170)</a><!@TM:1539009232> | Register bit repeat_count[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\fpga_oled_ssd1306\src\SSD1306.v:170:0:170:6:@N:CL189:@XP_MSG">SSD1306.v(170)</a><!@TM:1539009232> | Register bit repeat_count[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\fpga_oled_ssd1306\src\SSD1306.v:170:0:170:6:@N:CL189:@XP_MSG">SSD1306.v(170)</a><!@TM:1539009232> | Register bit repeat_count[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\fpga_oled_ssd1306\src\SSD1306.v:170:0:170:6:@N:CL189:@XP_MSG">SSD1306.v(170)</a><!@TM:1539009232> | Register bit repeat_count[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\fpga_oled_ssd1306\src\SSD1306.v:170:0:170:6:@N:CL189:@XP_MSG">SSD1306.v(170)</a><!@TM:1539009232> | Register bit repeat_count[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\fpga_oled_ssd1306\src\SSD1306.v:170:0:170:6:@N:CL189:@XP_MSG">SSD1306.v(170)</a><!@TM:1539009232> | Register bit repeat_count[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\fpga_oled_ssd1306\src\SSD1306.v:170:0:170:6:@N:CL189:@XP_MSG">SSD1306.v(170)</a><!@TM:1539009232> | Register bit repeat_count[12] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\fpga_oled_ssd1306\src\SSD1306.v:170:0:170:6:@N:CL189:@XP_MSG">SSD1306.v(170)</a><!@TM:1539009232> | Register bit repeat_count[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\fpga_oled_ssd1306\src\SSD1306.v:170:0:170:6:@N:CL189:@XP_MSG">SSD1306.v(170)</a><!@TM:1539009232> | Register bit repeat_count[14] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\fpga_oled_ssd1306\src\SSD1306.v:170:0:170:6:@W:CL279:@XP_MSG">SSD1306.v(170)</a><!@TM:1539009232> | Pruning register bits 14 to 1 of repeat_count[14:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 86MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct  8 22:33:51 2018

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1539009232> | Running in 64-bit mode 
File C:\fpga_oled_ssd1306\impl\synthesize\rev_1\synwork\layer0.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\fpga_oled_ssd1306\src\SSD1306.v:31:7:31:14:@N:NF107:@XP_MSG">SSD1306.v(31)</a><!@TM:1539009232> | Selected library: work cell: SSD1306 view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\fpga_oled_ssd1306\src\SSD1306.v:31:7:31:14:@N:NF107:@XP_MSG">SSD1306.v(31)</a><!@TM:1539009232> | Selected library: work cell: SSD1306 view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct  8 22:33:51 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct  8 22:33:51 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1539009231>

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Database state : C:\fpga_oled_ssd1306\impl\synthesize\rev_1\synwork\|rev_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1539009233> | Running in 64-bit mode 
File C:\fpga_oled_ssd1306\impl\synthesize\rev_1\synwork\oled_ssd1306_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\fpga_oled_ssd1306\src\SSD1306.v:31:7:31:14:@N:NF107:@XP_MSG">SSD1306.v(31)</a><!@TM:1539009233> | Selected library: work cell: SSD1306 view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\fpga_oled_ssd1306\src\SSD1306.v:31:7:31:14:@N:NF107:@XP_MSG">SSD1306.v(31)</a><!@TM:1539009233> | Selected library: work cell: SSD1306 view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct  8 22:33:53 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1539009231>
# Mon Oct  8 22:33:53 2018


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1086R, Built May 17 2018 10:22:59</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1539009235> | No constraint file specified. 
Linked File:  <a href="C:\fpga_oled_ssd1306\impl\synthesize\rev_1\oled_ssd1306_scck.rpt:@XP_FILE">oled_ssd1306_scck.rpt</a>
Printing clock  summary report in "C:\fpga_oled_ssd1306\impl\synthesize\rev_1\oled_ssd1306_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1539009235> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1539009235> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1539009235> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1539009235> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1539009235> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1539009235> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_oled_ssd1306\src\spi_master.v:78:0:78:6:@N:BN362:@XP_MSG">spi_master.v(78)</a><!@TM:1539009235> | Removing sequential instance senderr (in view: work.spi_master_8s_8s_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_oled_ssd1306\src\spi_master.v:139:0:139:6:@N:BN362:@XP_MSG">spi_master.v(139)</a><!@TM:1539009235> | Removing sequential instance output_buffer[7:0] (in view: work.spi_master_8s_8s_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:MF578:@XP_HELP">MF578</a> : <!@TM:1539009235> | Incompatible asynchronous control logic preventing generated clock conversion. 
syn_allowed_resources : blockrams=10  set on top level netlist SSD1306

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 190MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                   Requested     Requested     Clock                                                Clock                     Clock
Level     Clock                                   Frequency     Period        Type                                                 Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       SSD1306|clk_50M                         100.0 MHz     10.000        inferred                                             Autoconstr_clkgroup_0     55   
1 .         SSD1306|clk_ssd1306_derived_clock     100.0 MHz     10.000        derived (from SSD1306|clk_50M)                       Autoconstr_clkgroup_0     76   
2 ..          SSD1306|wr_spi_derived_clock        100.0 MHz     10.000        derived (from SSD1306|clk_ssd1306_derived_clock)     Autoconstr_clkgroup_0     12   
2 ..          SSD1306|rd_spi_derived_clock        100.0 MHz     10.000        derived (from SSD1306|clk_ssd1306_derived_clock)     Autoconstr_clkgroup_0     1    
==================================================================================================================================================================



Clock Load Summary
***********************

                                      Clock     Source                      Clock Pin                    Non-clock Pin     Non-clock Pin
Clock                                 Load      Pin                         Seq Example                  Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------------
SSD1306|clk_50M                       55        clk_50M(port)               clk_ssd1306.C                -                 -            
SSD1306|clk_ssd1306_derived_clock     76        clk_ssd1306.Q[0](dffre)     oled_dc.C                    -                 -            
SSD1306|wr_spi_derived_clock          12        wr_spi_0.Q[0](dffr)         spi0.input_buffer[7:0].C     -                 -            
SSD1306|rd_spi_derived_clock          1         rd_spi_0.Q[0](dffr)         spi0.charreceivedn.C         -                 -            
========================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\fpga_oled_ssd1306\src\spi_master.v:139:0:139:6:@W:MT529:@XP_MSG">spi_master.v(139)</a><!@TM:1539009235> | Found inferred clock SSD1306|clk_50M which controls 55 sequential elements including spi0.inbufffulln_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 55 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 89 clock pin(s) of sequential element(s)
0 instances converted, 89 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|L:C:\fpga_oled_ssd1306\impl\synthesize\rev_1\synwork\oled_ssd1306_prem.srm@|S:clk_50M@|E:cnt[24:0]@|F:@syn_dgcc_clockid0_2==1@|M:ClockId_0_2 @XP_NAMES_BY_PROP">ClockId_0_2</a>       clk_50M             Unconstrained_port     55         cnt[24:0]      
=======================================================================================
=============================================================== Gated/Generated Clocks ===============================================================
Clock Tree ID     Driving Element      Drive Element Type     Unconverted Fanout     Sample Instance        Explanation                               
------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:C:\fpga_oled_ssd1306\impl\synthesize\rev_1\synwork\oled_ssd1306_prem.srm@|S:wr_spi_0.Q[0]@|E:spi0.inbufffullp_0@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       wr_spi_0.Q[0]        dffr                   12                     spi0.inbufffullp_0     Derived clock on input (not legal for GCC)
<a href="@|L:C:\fpga_oled_ssd1306\impl\synthesize\rev_1\synwork\oled_ssd1306_prem.srm@|S:rd_spi_0.Q[0]@|E:spi0.charreceivedn@|F:@syn_dgcc_clockid0_3==1@|M:ClockId_0_3 @XP_NAMES_BY_PROP">ClockId_0_3</a>       rd_spi_0.Q[0]        dffr                   1                      spi0.charreceivedn     Derived clock on input (not legal for GCC)
<a href="@|L:C:\fpga_oled_ssd1306\impl\synthesize\rev_1\synwork\oled_ssd1306_prem.srm@|S:clk_ssd1306.Q[0]@|E:wr_spi_0@|F:@syn_dgcc_clockid0_5==1@|M:ClockId_0_5 @XP_NAMES_BY_PROP">ClockId_0_5</a>       clk_ssd1306.Q[0]     dffre                  76                     wr_spi_0               Derived clock on input (not legal for GCC)
======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: : <!@TM:1539009235> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1539009235> | Writing default property annotation file C:\fpga_oled_ssd1306\impl\synthesize\rev_1\oled_ssd1306.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 188MB peak: 190MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 188MB peak: 190MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 188MB peak: 190MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 104MB peak: 190MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct  8 22:33:55 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1539009231>
# Mon Oct  8 22:33:55 2018


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=mapperReport8></a>Synopsys Generic Technology Mapper, Version mapgw, Build 1086R, Built May 17 2018 10:22:59</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1539009239> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1539009239> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1539009239> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 190MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1539009239> | Auto Constrain mode is enabled 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539009239> | Applying initial value "0" on instance spi0.inbufffullp. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539009239> | Applying initial value "0" on instance spi0.inbufffulln. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539009239> | Applying initial value "0" on instance wr_spi. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539009239> | Applying initial value "0" on instance wait_spi. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539009239> | Applying initial value "0" on instance rd_spi. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 190MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_oled_ssd1306\src\spi_master.v:78:0:78:6:@W:BN132:@XP_MSG">spi_master.v(78)</a><!@TM:1539009239> | Removing instance spi0.prescallerbuff[2] because it is equivalent to instance spi0.prescallerbuff[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_oled_ssd1306\src\spi_master.v:139:0:139:6:@W:BN132:@XP_MSG">spi_master.v(139)</a><!@TM:1539009239> | Removing instance spi0.prescallerint[2] because it is equivalent to instance spi0.prescallerint[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_oled_ssd1306\src\spi_master.v:65:0:65:6:@W:BN132:@XP_MSG">spi_master.v(65)</a><!@TM:1539009239> | Removing instance spi0.input_buffer[7] because it is equivalent to instance spi0.input_buffer[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_oled_ssd1306\src\spi_master.v:65:0:65:6:@W:BN132:@XP_MSG">spi_master.v(65)</a><!@TM:1539009239> | Removing instance spi0.input_buffer[6] because it is equivalent to instance spi0.input_buffer[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_oled_ssd1306\src\spi_master.v:65:0:65:6:@W:BN132:@XP_MSG">spi_master.v(65)</a><!@TM:1539009239> | Removing instance spi0.input_buffer[5] because it is equivalent to instance spi0.input_buffer[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_oled_ssd1306\src\spi_master.v:65:0:65:6:@W:BN132:@XP_MSG">spi_master.v(65)</a><!@TM:1539009239> | Removing instance spi0.input_buffer[4] because it is equivalent to instance spi0.input_buffer[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_oled_ssd1306\src\spi_master.v:65:0:65:6:@W:BN132:@XP_MSG">spi_master.v(65)</a><!@TM:1539009239> | Removing instance spi0.input_buffer[3] because it is equivalent to instance spi0.input_buffer[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_oled_ssd1306\src\spi_master.v:65:0:65:6:@W:BN132:@XP_MSG">spi_master.v(65)</a><!@TM:1539009239> | Removing instance spi0.input_buffer[2] because it is equivalent to instance spi0.input_buffer[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\fpga_oled_ssd1306\src\spi_master.v:139:0:139:6:@N:MO231:@XP_MSG">spi_master.v(139)</a><!@TM:1539009239> | Found counter in view:work.spi_master_8s_8s_0_1(verilog) instance sckint[4:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\fpga_oled_ssd1306\src\spi_master.v:139:0:139:6:@N:MO231:@XP_MSG">spi_master.v(139)</a><!@TM:1539009239> | Found counter in view:work.spi_master_8s_8s_0_1(verilog) instance prescaller_cnt[7:0] 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_oled_ssd1306\src\spi_master.v:139:0:139:6:@N:BN362:@XP_MSG">spi_master.v(139)</a><!@TM:1539009239> | Removing sequential instance prescallerint[0] (in view: work.spi_master_8s_8s_0_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_oled_ssd1306\src\spi_master.v:78:0:78:6:@N:BN362:@XP_MSG">spi_master.v(78)</a><!@TM:1539009239> | Removing sequential instance prescallerbuff[0] (in view: work.spi_master_8s_8s_0_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_oled_ssd1306\src\spi_master.v:65:0:65:6:@N:BN362:@XP_MSG">spi_master.v(65)</a><!@TM:1539009239> | Removing sequential instance input_buffer[1] (in view: work.spi_master_8s_8s_0_1(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 190MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 191MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 192MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 192MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 192MB)

@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\fpga_oled_ssd1306\src\ssd1306_rom_cfg_mod.v:32:14:32:24:@N:MO106:@XP_MSG">ssd1306_rom_cfg_mod.v(32)</a><!@TM:1539009239> | Found ROM oled_rom_init.dout_1[47:0] (in view: work.SSD1306(verilog)) with 128 words by 48 bits.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 191MB peak: 193MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 197MB peak: 200MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		     2.84ns		 256 /       133

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 197MB peak: 200MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1539009239> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 198MB peak: 200MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 126MB peak: 200MB)

Writing Analyst data base C:\fpga_oled_ssd1306\impl\synthesize\rev_1\synwork\oled_ssd1306_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 197MB peak: 200MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 198MB peak: 200MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1539009239> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1539009239> | Synopsys Constraint File capacitance units using default value of 1pF  
@A:<a href="@A:BN540:@XP_HELP">BN540</a> : <!@TM:1539009239> | No min timing constraints supplied; adding min timing constraints 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 196MB peak: 200MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 197MB peak: 200MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1539009239> | Found inferred clock SSD1306|clk_50M with period 10.00ns. Please declare a user-defined clock on port clk_50M.</font> 
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1539009239> | Found clock SSD1306|clk_ssd1306_derived_clock with period 10.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1539009239> | Found clock SSD1306|rd_spi_derived_clock with period 10.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1539009239> | Found clock SSD1306|wr_spi_derived_clock with period 10.00ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
<a name=pnr10></a># Timing Report written on Mon Oct  8 22:33:59 2018</a>
#


Top view:               SSD1306
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1539009239> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1539009239> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary11></a>Performance Summary</a>
*******************


Worst slack in design: -0.757

                                      Requested     Estimated     Requested     Estimated                Clock                                                Clock                
Starting Clock                        Frequency     Frequency     Period        Period        Slack      Type                                                 Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SSD1306|clk_50M                       100.0 MHz     93.0 MHz      10.000        10.757        -0.757     inferred                                             Autoconstr_clkgroup_0
SSD1306|clk_ssd1306_derived_clock     100.0 MHz     93.0 MHz      10.000        10.757        -0.497     derived (from SSD1306|clk_50M)                       Autoconstr_clkgroup_0
SSD1306|rd_spi_derived_clock          100.0 MHz     93.5 MHz      10.000        10.690        -0.690     derived (from SSD1306|clk_ssd1306_derived_clock)     Autoconstr_clkgroup_0
SSD1306|wr_spi_derived_clock          100.0 MHz     173.1 MHz     10.000        5.778         4.239      derived (from SSD1306|clk_ssd1306_derived_clock)     Autoconstr_clkgroup_0
System                                100.0 MHz     866.6 MHz     10.000        1.154         8.846      system                                               system_clkgroup      
===================================================================================================================================================================================





<a name=clockRelationships12></a>Clock Relationships</a>
*******************

Clocks                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                           Ending                             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------
System                             SSD1306|clk_50M                    |  10.000      8.846   |  No paths    -      |  No paths    -      |  No paths    -    
System                             SSD1306|clk_ssd1306_derived_clock  |  10.000      8.846   |  No paths    -      |  No paths    -      |  No paths    -    
System                             SSD1306|rd_spi_derived_clock       |  10.000      8.846   |  No paths    -      |  No paths    -      |  No paths    -    
System                             SSD1306|wr_spi_derived_clock       |  10.000      8.846   |  No paths    -      |  No paths    -      |  No paths    -    
SSD1306|clk_50M                    System                             |  10.000      6.559   |  No paths    -      |  No paths    -      |  No paths    -    
SSD1306|clk_50M                    SSD1306|clk_50M                    |  10.000      -0.631  |  No paths    -      |  No paths    -      |  No paths    -    
SSD1306|clk_50M                    SSD1306|clk_ssd1306_derived_clock  |  10.000      -0.757  |  No paths    -      |  No paths    -      |  No paths    -    
SSD1306|clk_50M                    SSD1306|rd_spi_derived_clock       |  10.000      6.359   |  No paths    -      |  No paths    -      |  No paths    -    
SSD1306|clk_ssd1306_derived_clock  System                             |  10.000      4.572   |  No paths    -      |  No paths    -      |  No paths    -    
SSD1306|clk_ssd1306_derived_clock  SSD1306|clk_ssd1306_derived_clock  |  10.000      -0.497  |  No paths    -      |  No paths    -      |  No paths    -    
SSD1306|clk_ssd1306_derived_clock  SSD1306|wr_spi_derived_clock       |  10.000      4.222   |  No paths    -      |  No paths    -      |  No paths    -    
SSD1306|rd_spi_derived_clock       System                             |  10.000      8.612   |  No paths    -      |  No paths    -      |  No paths    -    
SSD1306|rd_spi_derived_clock       SSD1306|clk_50M                    |  10.000      4.003   |  No paths    -      |  No paths    -      |  No paths    -    
SSD1306|rd_spi_derived_clock       SSD1306|clk_ssd1306_derived_clock  |  10.000      -0.690  |  No paths    -      |  No paths    -      |  No paths    -    
SSD1306|rd_spi_derived_clock       SSD1306|rd_spi_derived_clock       |  10.000      16.426  |  No paths    -      |  No paths    -      |  No paths    -    
SSD1306|wr_spi_derived_clock       System                             |  10.000      6.492   |  No paths    -      |  No paths    -      |  No paths    -    
SSD1306|wr_spi_derived_clock       SSD1306|clk_50M                    |  10.000      4.239   |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo13></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport14></a>Detailed Report for Clock: SSD1306|clk_50M</a>
====================================



<a name=startingSlack15></a>Starting Points with Worst Slack</a>
********************************

                           Starting                                                    Arrival           
Instance                   Reference           Type      Pin     Net                   Time        Slack 
                           Clock                                                                         
---------------------------------------------------------------------------------------------------------
spi0.charreceivedp         SSD1306|clk_50M     DFFCE     Q       charreceivedp         0.367       -0.757
spi0.prescaller_cnt[2]     SSD1306|clk_50M     DFFCE     Q       prescaller_cnt[2]     0.367       -0.631
spi0.sckint[2]             SSD1306|clk_50M     DFFCE     Q       sckint[2]             0.367       -0.594
spi0.prescaller_cnt[1]     SSD1306|clk_50M     DFFCE     Q       prescaller_cnt[1]     0.367       -0.564
spi0.sckint[1]             SSD1306|clk_50M     DFFCE     Q       sckint[1]             0.367       -0.527
spi0.prescallerint[1]      SSD1306|clk_50M     DFFCE     Q       prescdemux            0.367       -0.354
spi0.prescaller_cnt[4]     SSD1306|clk_50M     DFFCE     Q       prescaller_cnt[4]     0.367       -0.225
spi0.prescaller_cnt[0]     SSD1306|clk_50M     DFFCE     Q       prescaller_cnt[0]     0.367       -0.158
spi0.prescaller_cnt[6]     SSD1306|clk_50M     DFFCE     Q       prescaller_cnt[6]     0.367       0.052 
spi0.prescaller_cnt[7]     SSD1306|clk_50M     DFFCE     Q       prescaller_cnt[7]     0.367       0.248 
=========================================================================================================


<a name=endingSlack16></a>Ending Points with Worst Slack</a>
******************************

                           Starting                                                            Required           
Instance                   Reference           Type      Pin     Net                           Time         Slack 
                           Clock                                                                                  
------------------------------------------------------------------------------------------------------------------
step_id[6]                 SSD1306|clk_50M     DFFR      D       un1_step_id_1_s_6_0_SUM       9.867        -0.757
step_id[5]                 SSD1306|clk_50M     DFFR      D       un1_step_id_1_cry_5_0_SUM     9.867        -0.700
step_id[4]                 SSD1306|clk_50M     DFFR      D       un1_step_id_1_cry_4_0_SUM     9.867        -0.643
spi0.prescaller_cnt[7]     SSD1306|clk_50M     DFFCE     D       prescaller_cnt_s[7]           9.867        -0.631
spi0.sckint[4]             SSD1306|clk_50M     DFFCE     D       sckint_s[4]                   9.867        -0.594
step_id[3]                 SSD1306|clk_50M     DFFR      D       un1_step_id_1_cry_3_0_SUM     9.867        -0.586
spi0.prescaller_cnt[6]     SSD1306|clk_50M     DFFCE     D       prescaller_cnt_s[6]           9.867        -0.574
spi0.sckint[3]             SSD1306|clk_50M     DFFCE     D       sckint_s[3]                   9.867        -0.537
step_id[2]                 SSD1306|clk_50M     DFFR      D       un1_step_id_1_cry_2_0_SUM     9.867        -0.529
spi0.prescaller_cnt[5]     SSD1306|clk_50M     DFFCE     D       prescaller_cnt_s[5]           9.867        -0.517
==================================================================================================================



<a name=worstPaths17></a>Worst Path Information</a>
<a href="C:\fpga_oled_ssd1306\impl\synthesize\rev_1\oled_ssd1306.srr:srsfC:\fpga_oled_ssd1306\impl\synthesize\rev_1\oled_ssd1306.srs:fp:36485:39554:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      10.624
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.757

    Number of logic level(s):                10
    Starting point:                          spi0.charreceivedp / Q
    Ending point:                            step_id[6] / D
    The start point is clocked by            SSD1306|clk_50M [rising] on pin CLK
    The end   point is clocked by            SSD1306|clk_ssd1306_derived_clock [rising] on pin CLK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                            Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
spi0.charreceivedp              DFFCE     Q        Out     0.367     0.367       -         
charreceivedp                   Net       -        -       1.021     -           2         
spi0.charreceived               LUT2      I1       In      -         1.388       -         
spi0.charreceived               LUT2      F        Out     1.099     2.487       -         
charreceived                    Net       -        -       1.021     -           5         
spi0.un1_step_id_iv_i_o2[0]     LUT4      I0       In      -         3.508       -         
spi0.un1_step_id_iv_i_o2[0]     LUT4      F        Out     1.032     4.540       -         
N_108                           Net       -        -       1.204     -           36        
un1_step_id_1_cry_0_0_RNO       LUT2      I0       In      -         5.744       -         
un1_step_id_1_cry_0_0_RNO       LUT2      F        Out     1.032     6.776       -         
un1_step_id_1_cry_0_0_RNO       Net       -        -       1.021     -           1         
un1_step_id_1_cry_0_0           ALU       I0       In      -         7.797       -         
un1_step_id_1_cry_0_0           ALU       COUT     Out     0.958     8.755       -         
un1_step_id_1_cry_0             Net       -        -       0.000     -           1         
un1_step_id_1_cry_1_0           ALU       CIN      In      -         8.755       -         
un1_step_id_1_cry_1_0           ALU       COUT     Out     0.057     8.812       -         
un1_step_id_1_cry_1             Net       -        -       0.000     -           1         
un1_step_id_1_cry_2_0           ALU       CIN      In      -         8.812       -         
un1_step_id_1_cry_2_0           ALU       COUT     Out     0.057     8.869       -         
un1_step_id_1_cry_2             Net       -        -       0.000     -           1         
un1_step_id_1_cry_3_0           ALU       CIN      In      -         8.869       -         
un1_step_id_1_cry_3_0           ALU       COUT     Out     0.057     8.926       -         
un1_step_id_1_cry_3             Net       -        -       0.000     -           1         
un1_step_id_1_cry_4_0           ALU       CIN      In      -         8.926       -         
un1_step_id_1_cry_4_0           ALU       COUT     Out     0.057     8.983       -         
un1_step_id_1_cry_4             Net       -        -       0.000     -           1         
un1_step_id_1_cry_5_0           ALU       CIN      In      -         8.983       -         
un1_step_id_1_cry_5_0           ALU       COUT     Out     0.057     9.040       -         
un1_step_id_1_cry_5             Net       -        -       0.000     -           1         
un1_step_id_1_s_6_0             ALU       CIN      In      -         9.040       -         
un1_step_id_1_s_6_0             ALU       SUM      Out     0.563     9.603       -         
un1_step_id_1_s_6_0_SUM         Net       -        -       1.021     -           1         
step_id[6]                      DFFR      D        In      -         10.624      -         
===========================================================================================
Total path delay (propagation time + setup) of 10.757 is 5.469(50.8%) logic and 5.288(49.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      10.567
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.700

    Number of logic level(s):                9
    Starting point:                          spi0.charreceivedp / Q
    Ending point:                            step_id[6] / D
    The start point is clocked by            SSD1306|clk_50M [rising] on pin CLK
    The end   point is clocked by            SSD1306|clk_ssd1306_derived_clock [rising] on pin CLK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                            Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
spi0.charreceivedp              DFFCE     Q        Out     0.367     0.367       -         
charreceivedp                   Net       -        -       1.021     -           2         
spi0.charreceived               LUT2      I1       In      -         1.388       -         
spi0.charreceived               LUT2      F        Out     1.099     2.487       -         
charreceived                    Net       -        -       1.021     -           5         
spi0.un1_step_id_iv_i_o2[0]     LUT4      I0       In      -         3.508       -         
spi0.un1_step_id_iv_i_o2[0]     LUT4      F        Out     1.032     4.540       -         
N_108                           Net       -        -       1.204     -           36        
un1_step_id_1_cry_1_0_RNO       LUT3      I0       In      -         5.744       -         
un1_step_id_1_cry_1_0_RNO       LUT3      F        Out     1.032     6.776       -         
un1_step_id_1_cry_1_0_RNO       Net       -        -       1.021     -           1         
un1_step_id_1_cry_1_0           ALU       I0       In      -         7.797       -         
un1_step_id_1_cry_1_0           ALU       COUT     Out     0.958     8.755       -         
un1_step_id_1_cry_1             Net       -        -       0.000     -           1         
un1_step_id_1_cry_2_0           ALU       CIN      In      -         8.755       -         
un1_step_id_1_cry_2_0           ALU       COUT     Out     0.057     8.812       -         
un1_step_id_1_cry_2             Net       -        -       0.000     -           1         
un1_step_id_1_cry_3_0           ALU       CIN      In      -         8.812       -         
un1_step_id_1_cry_3_0           ALU       COUT     Out     0.057     8.869       -         
un1_step_id_1_cry_3             Net       -        -       0.000     -           1         
un1_step_id_1_cry_4_0           ALU       CIN      In      -         8.869       -         
un1_step_id_1_cry_4_0           ALU       COUT     Out     0.057     8.926       -         
un1_step_id_1_cry_4             Net       -        -       0.000     -           1         
un1_step_id_1_cry_5_0           ALU       CIN      In      -         8.926       -         
un1_step_id_1_cry_5_0           ALU       COUT     Out     0.057     8.983       -         
un1_step_id_1_cry_5             Net       -        -       0.000     -           1         
un1_step_id_1_s_6_0             ALU       CIN      In      -         8.983       -         
un1_step_id_1_s_6_0             ALU       SUM      Out     0.563     9.546       -         
un1_step_id_1_s_6_0_SUM         Net       -        -       1.021     -           1         
step_id[6]                      DFFR      D        In      -         10.567      -         
===========================================================================================
Total path delay (propagation time + setup) of 10.700 is 5.412(50.6%) logic and 5.288(49.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      10.567
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.700

    Number of logic level(s):                9
    Starting point:                          spi0.charreceivedp / Q
    Ending point:                            step_id[5] / D
    The start point is clocked by            SSD1306|clk_50M [rising] on pin CLK
    The end   point is clocked by            SSD1306|clk_ssd1306_derived_clock [rising] on pin CLK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                            Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
spi0.charreceivedp              DFFCE     Q        Out     0.367     0.367       -         
charreceivedp                   Net       -        -       1.021     -           2         
spi0.charreceived               LUT2      I1       In      -         1.388       -         
spi0.charreceived               LUT2      F        Out     1.099     2.487       -         
charreceived                    Net       -        -       1.021     -           5         
spi0.un1_step_id_iv_i_o2[0]     LUT4      I0       In      -         3.508       -         
spi0.un1_step_id_iv_i_o2[0]     LUT4      F        Out     1.032     4.540       -         
N_108                           Net       -        -       1.204     -           36        
un1_step_id_1_cry_0_0_RNO       LUT2      I0       In      -         5.744       -         
un1_step_id_1_cry_0_0_RNO       LUT2      F        Out     1.032     6.776       -         
un1_step_id_1_cry_0_0_RNO       Net       -        -       1.021     -           1         
un1_step_id_1_cry_0_0           ALU       I0       In      -         7.797       -         
un1_step_id_1_cry_0_0           ALU       COUT     Out     0.958     8.755       -         
un1_step_id_1_cry_0             Net       -        -       0.000     -           1         
un1_step_id_1_cry_1_0           ALU       CIN      In      -         8.755       -         
un1_step_id_1_cry_1_0           ALU       COUT     Out     0.057     8.812       -         
un1_step_id_1_cry_1             Net       -        -       0.000     -           1         
un1_step_id_1_cry_2_0           ALU       CIN      In      -         8.812       -         
un1_step_id_1_cry_2_0           ALU       COUT     Out     0.057     8.869       -         
un1_step_id_1_cry_2             Net       -        -       0.000     -           1         
un1_step_id_1_cry_3_0           ALU       CIN      In      -         8.869       -         
un1_step_id_1_cry_3_0           ALU       COUT     Out     0.057     8.926       -         
un1_step_id_1_cry_3             Net       -        -       0.000     -           1         
un1_step_id_1_cry_4_0           ALU       CIN      In      -         8.926       -         
un1_step_id_1_cry_4_0           ALU       COUT     Out     0.057     8.983       -         
un1_step_id_1_cry_4             Net       -        -       0.000     -           1         
un1_step_id_1_cry_5_0           ALU       CIN      In      -         8.983       -         
un1_step_id_1_cry_5_0           ALU       SUM      Out     0.563     9.546       -         
un1_step_id_1_cry_5_0_SUM       Net       -        -       1.021     -           1         
step_id[5]                      DFFR      D        In      -         10.567      -         
===========================================================================================
Total path delay (propagation time + setup) of 10.700 is 5.412(50.6%) logic and 5.288(49.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      10.510
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.643

    Number of logic level(s):                8
    Starting point:                          spi0.charreceivedp / Q
    Ending point:                            step_id[6] / D
    The start point is clocked by            SSD1306|clk_50M [rising] on pin CLK
    The end   point is clocked by            SSD1306|clk_ssd1306_derived_clock [rising] on pin CLK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                            Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
spi0.charreceivedp              DFFCE     Q        Out     0.367     0.367       -         
charreceivedp                   Net       -        -       1.021     -           2         
spi0.charreceived               LUT2      I1       In      -         1.388       -         
spi0.charreceived               LUT2      F        Out     1.099     2.487       -         
charreceived                    Net       -        -       1.021     -           5         
spi0.un1_step_id_iv_i_o2[0]     LUT4      I0       In      -         3.508       -         
spi0.un1_step_id_iv_i_o2[0]     LUT4      F        Out     1.032     4.540       -         
N_108                           Net       -        -       1.204     -           36        
un1_step_id_1_cry_2_0_RNO       LUT3      I0       In      -         5.744       -         
un1_step_id_1_cry_2_0_RNO       LUT3      F        Out     1.032     6.776       -         
un1_step_id_1_cry_2_0_RNO       Net       -        -       1.021     -           1         
un1_step_id_1_cry_2_0           ALU       I0       In      -         7.797       -         
un1_step_id_1_cry_2_0           ALU       COUT     Out     0.958     8.755       -         
un1_step_id_1_cry_2             Net       -        -       0.000     -           1         
un1_step_id_1_cry_3_0           ALU       CIN      In      -         8.755       -         
un1_step_id_1_cry_3_0           ALU       COUT     Out     0.057     8.812       -         
un1_step_id_1_cry_3             Net       -        -       0.000     -           1         
un1_step_id_1_cry_4_0           ALU       CIN      In      -         8.812       -         
un1_step_id_1_cry_4_0           ALU       COUT     Out     0.057     8.869       -         
un1_step_id_1_cry_4             Net       -        -       0.000     -           1         
un1_step_id_1_cry_5_0           ALU       CIN      In      -         8.869       -         
un1_step_id_1_cry_5_0           ALU       COUT     Out     0.057     8.926       -         
un1_step_id_1_cry_5             Net       -        -       0.000     -           1         
un1_step_id_1_s_6_0             ALU       CIN      In      -         8.926       -         
un1_step_id_1_s_6_0             ALU       SUM      Out     0.563     9.489       -         
un1_step_id_1_s_6_0_SUM         Net       -        -       1.021     -           1         
step_id[6]                      DFFR      D        In      -         10.510      -         
===========================================================================================
Total path delay (propagation time + setup) of 10.643 is 5.355(50.3%) logic and 5.288(49.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      10.510
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.643

    Number of logic level(s):                8
    Starting point:                          spi0.charreceivedp / Q
    Ending point:                            step_id[4] / D
    The start point is clocked by            SSD1306|clk_50M [rising] on pin CLK
    The end   point is clocked by            SSD1306|clk_ssd1306_derived_clock [rising] on pin CLK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                            Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
spi0.charreceivedp              DFFCE     Q        Out     0.367     0.367       -         
charreceivedp                   Net       -        -       1.021     -           2         
spi0.charreceived               LUT2      I1       In      -         1.388       -         
spi0.charreceived               LUT2      F        Out     1.099     2.487       -         
charreceived                    Net       -        -       1.021     -           5         
spi0.un1_step_id_iv_i_o2[0]     LUT4      I0       In      -         3.508       -         
spi0.un1_step_id_iv_i_o2[0]     LUT4      F        Out     1.032     4.540       -         
N_108                           Net       -        -       1.204     -           36        
un1_step_id_1_cry_0_0_RNO       LUT2      I0       In      -         5.744       -         
un1_step_id_1_cry_0_0_RNO       LUT2      F        Out     1.032     6.776       -         
un1_step_id_1_cry_0_0_RNO       Net       -        -       1.021     -           1         
un1_step_id_1_cry_0_0           ALU       I0       In      -         7.797       -         
un1_step_id_1_cry_0_0           ALU       COUT     Out     0.958     8.755       -         
un1_step_id_1_cry_0             Net       -        -       0.000     -           1         
un1_step_id_1_cry_1_0           ALU       CIN      In      -         8.755       -         
un1_step_id_1_cry_1_0           ALU       COUT     Out     0.057     8.812       -         
un1_step_id_1_cry_1             Net       -        -       0.000     -           1         
un1_step_id_1_cry_2_0           ALU       CIN      In      -         8.812       -         
un1_step_id_1_cry_2_0           ALU       COUT     Out     0.057     8.869       -         
un1_step_id_1_cry_2             Net       -        -       0.000     -           1         
un1_step_id_1_cry_3_0           ALU       CIN      In      -         8.869       -         
un1_step_id_1_cry_3_0           ALU       COUT     Out     0.057     8.926       -         
un1_step_id_1_cry_3             Net       -        -       0.000     -           1         
un1_step_id_1_cry_4_0           ALU       CIN      In      -         8.926       -         
un1_step_id_1_cry_4_0           ALU       SUM      Out     0.563     9.489       -         
un1_step_id_1_cry_4_0_SUM       Net       -        -       1.021     -           1         
step_id[4]                      DFFR      D        In      -         10.510      -         
===========================================================================================
Total path delay (propagation time + setup) of 10.643 is 5.355(50.3%) logic and 5.288(49.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport18></a>Detailed Report for Clock: SSD1306|clk_ssd1306_derived_clock</a>
====================================



<a name=startingSlack19></a>Starting Points with Worst Slack</a>
********************************

                    Starting                                                                    Arrival           
Instance            Reference                             Type      Pin     Net                 Time        Slack 
                    Clock                                                                                         
------------------------------------------------------------------------------------------------------------------
step_id[1]          SSD1306|clk_ssd1306_derived_clock     DFFR      Q       step_id[1]          0.367       -0.497
step_id[0]          SSD1306|clk_ssd1306_derived_clock     DFFR      Q       step_id[0]          0.367       -0.430
step_id[3]          SSD1306|clk_ssd1306_derived_clock     DFFR      Q       step_id[3]          0.367       -0.220
step_id[2]          SSD1306|clk_ssd1306_derived_clock     DFFR      Q       step_id[2]          0.367       1.239 
step_id[4]          SSD1306|clk_ssd1306_derived_clock     DFFR      Q       step_id[4]          0.367       3.359 
step_id[5]          SSD1306|clk_ssd1306_derived_clock     DFFR      Q       step_id[5]          0.367       3.920 
step_id[6]          SSD1306|clk_ssd1306_derived_clock     DFFR      Q       step_id[6]          0.367       5.819 
elapsed_time[0]     SSD1306|clk_ssd1306_derived_clock     DFFRE     Q       elapsed_time[0]     0.367       7.440 
elapsed_time[1]     SSD1306|clk_ssd1306_derived_clock     DFFRE     Q       elapsed_time[1]     0.367       7.497 
elapsed_time[2]     SSD1306|clk_ssd1306_derived_clock     DFFRE     Q       elapsed_time[2]     0.367       7.554 
==================================================================================================================


<a name=endingSlack20></a>Ending Points with Worst Slack</a>
******************************

                    Starting                                                                              Required           
Instance            Reference                             Type      Pin     Net                           Time         Slack 
                    Clock                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------
step_id[6]          SSD1306|clk_ssd1306_derived_clock     DFFR      D       un1_step_id_1_s_6_0_SUM       19.867       -0.497
step_id[5]          SSD1306|clk_ssd1306_derived_clock     DFFR      D       un1_step_id_1_cry_5_0_SUM     19.867       -0.440
step_id[4]          SSD1306|clk_ssd1306_derived_clock     DFFR      D       un1_step_id_1_cry_4_0_SUM     19.867       -0.383
step_id[3]          SSD1306|clk_ssd1306_derived_clock     DFFR      D       un1_step_id_1_cry_3_0_SUM     19.867       -0.326
step_id[2]          SSD1306|clk_ssd1306_derived_clock     DFFR      D       un1_step_id_1_cry_2_0_SUM     19.867       -0.269
step_id[1]          SSD1306|clk_ssd1306_derived_clock     DFFR      D       un1_step_id_1_cry_1_0_SUM     19.867       -0.212
step_id[0]          SSD1306|clk_ssd1306_derived_clock     DFFR      D       un1_step_id_1_cry_0_0_SUM     19.867       0.315 
elapsed_time[0]     SSD1306|clk_ssd1306_derived_clock     DFFRE     D       N_141                         19.867       3.284 
elapsed_time[1]     SSD1306|clk_ssd1306_derived_clock     DFFRE     D       N_140                         19.867       3.351 
elapsed_time[2]     SSD1306|clk_ssd1306_derived_clock     DFFRE     D       N_139                         19.867       3.351 
=============================================================================================================================



<a name=worstPaths21></a>Worst Path Information</a>
<a href="C:\fpga_oled_ssd1306\impl\synthesize\rev_1\oled_ssd1306.srr:srsfC:\fpga_oled_ssd1306\impl\synthesize\rev_1\oled_ssd1306.srs:fp:61252:73348:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.867

    - Propagation time:                      20.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.497

    Number of logic level(s):                41
    Starting point:                          step_id[1] / Q
    Ending point:                            step_id[6] / D
    The start point is clocked by            SSD1306|clk_ssd1306_derived_clock [rising] on pin CLK
    The end   point is clocked by            SSD1306|clk_ssd1306_derived_clock [rising] on pin CLK
    -Timing constraint applied as multi cycle path with factor 2 (from c:SSD1306|clk_ssd1306_derived_clock to c:SSD1306|clk_ssd1306_derived_clock)

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                                Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
step_id[1]                          DFFR     Q        Out     0.367     0.367       -         
step_id[1]                          Net      -        -       1.143     -           24        
oled_rom_init.dout_1_47_0_.m4       LUT3     I1       In      -         1.510       -         
oled_rom_init.dout_1_47_0_.m4       LUT3     F        Out     1.099     2.609       -         
m4                                  Net      -        -       1.021     -           3         
oled_rom_init.dout_1_47_0_.m150     LUT4     I0       In      -         3.630       -         
oled_rom_init.dout_1_47_0_.m150     LUT4     F        Out     1.032     4.662       -         
m150                                Net      -        -       0.766     -           1         
oled_rom_init.dout_1_47_0_.m151     LUT3     I1       In      -         5.428       -         
oled_rom_init.dout_1_47_0_.m151     LUT3     F        Out     1.099     6.527       -         
m151                                Net      -        -       0.766     -           1         
oled_rom_init.dout_1_47_0_.m153     LUT4     I1       In      -         7.292       -         
oled_rom_init.dout_1_47_0_.m153     LUT4     F        Out     1.099     8.391       -         
encoded_step[16]                    Net      -        -       1.021     -           1         
un1_elapsed_time_cry_0_0            ALU      I0       In      -         9.412       -         
un1_elapsed_time_cry_0_0            ALU      COUT     Out     0.958     10.370      -         
un1_elapsed_time_cry_0              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_1_0            ALU      CIN      In      -         10.370      -         
un1_elapsed_time_cry_1_0            ALU      COUT     Out     0.057     10.427      -         
un1_elapsed_time_cry_1              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_2_0            ALU      CIN      In      -         10.427      -         
un1_elapsed_time_cry_2_0            ALU      COUT     Out     0.057     10.484      -         
un1_elapsed_time_cry_2              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_3_0            ALU      CIN      In      -         10.484      -         
un1_elapsed_time_cry_3_0            ALU      COUT     Out     0.057     10.541      -         
un1_elapsed_time_cry_3              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_4_0            ALU      CIN      In      -         10.541      -         
un1_elapsed_time_cry_4_0            ALU      COUT     Out     0.057     10.598      -         
un1_elapsed_time_cry_4              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_5_0            ALU      CIN      In      -         10.598      -         
un1_elapsed_time_cry_5_0            ALU      COUT     Out     0.057     10.655      -         
un1_elapsed_time_cry_5              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_6_0            ALU      CIN      In      -         10.655      -         
un1_elapsed_time_cry_6_0            ALU      COUT     Out     0.057     10.712      -         
un1_elapsed_time_cry_6              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_7_0            ALU      CIN      In      -         10.712      -         
un1_elapsed_time_cry_7_0            ALU      COUT     Out     0.057     10.769      -         
un1_elapsed_time_cry_7              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_8_0            ALU      CIN      In      -         10.769      -         
un1_elapsed_time_cry_8_0            ALU      COUT     Out     0.057     10.826      -         
un1_elapsed_time_cry_8              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_9_0            ALU      CIN      In      -         10.826      -         
un1_elapsed_time_cry_9_0            ALU      COUT     Out     0.057     10.883      -         
un1_elapsed_time_cry_9              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_10_0           ALU      CIN      In      -         10.883      -         
un1_elapsed_time_cry_10_0           ALU      COUT     Out     0.057     10.940      -         
un1_elapsed_time_cry_10             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_11_0           ALU      CIN      In      -         10.940      -         
un1_elapsed_time_cry_11_0           ALU      COUT     Out     0.057     10.997      -         
un1_elapsed_time_cry_11             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_12_0           ALU      CIN      In      -         10.997      -         
un1_elapsed_time_cry_12_0           ALU      COUT     Out     0.057     11.054      -         
un1_elapsed_time_cry_12             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_13_0           ALU      CIN      In      -         11.054      -         
un1_elapsed_time_cry_13_0           ALU      COUT     Out     0.057     11.111      -         
un1_elapsed_time_cry_13             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_14_0           ALU      CIN      In      -         11.111      -         
un1_elapsed_time_cry_14_0           ALU      COUT     Out     0.057     11.168      -         
un1_elapsed_time_cry_14             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_15_0           ALU      CIN      In      -         11.168      -         
un1_elapsed_time_cry_15_0           ALU      COUT     Out     0.057     11.225      -         
un1_elapsed_time_cry_15             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_16_0           ALU      CIN      In      -         11.225      -         
un1_elapsed_time_cry_16_0           ALU      COUT     Out     0.057     11.282      -         
un1_elapsed_time_cry_16             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_17_0           ALU      CIN      In      -         11.282      -         
un1_elapsed_time_cry_17_0           ALU      COUT     Out     0.057     11.339      -         
un1_elapsed_time_cry_17             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_18_0           ALU      CIN      In      -         11.339      -         
un1_elapsed_time_cry_18_0           ALU      COUT     Out     0.057     11.396      -         
un1_elapsed_time_cry_18             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_19_0           ALU      CIN      In      -         11.396      -         
un1_elapsed_time_cry_19_0           ALU      COUT     Out     0.057     11.453      -         
un1_elapsed_time_cry_19             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_20_0           ALU      CIN      In      -         11.453      -         
un1_elapsed_time_cry_20_0           ALU      COUT     Out     0.057     11.510      -         
un1_elapsed_time_cry_20             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_21_0           ALU      CIN      In      -         11.510      -         
un1_elapsed_time_cry_21_0           ALU      COUT     Out     0.057     11.567      -         
un1_elapsed_time_cry_21             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_22_0           ALU      CIN      In      -         11.567      -         
un1_elapsed_time_cry_22_0           ALU      COUT     Out     0.057     11.624      -         
un1_elapsed_time_cry_22             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_23_0           ALU      CIN      In      -         11.624      -         
un1_elapsed_time_cry_23_0           ALU      COUT     Out     0.057     11.681      -         
un1_elapsed_time_cry_23             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_24_0           ALU      CIN      In      -         11.681      -         
un1_elapsed_time_cry_24_0           ALU      COUT     Out     0.057     11.738      -         
un1_elapsed_time_cry_24             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_25_0           ALU      CIN      In      -         11.738      -         
un1_elapsed_time_cry_25_0           ALU      COUT     Out     0.057     11.795      -         
un1_elapsed_time_cry_25             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_26_0           ALU      CIN      In      -         11.795      -         
un1_elapsed_time_cry_26_0           ALU      COUT     Out     0.057     11.852      -         
un1_elapsed_time_cry_26             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_27_0           ALU      CIN      In      -         11.852      -         
un1_elapsed_time_cry_27_0           ALU      COUT     Out     0.057     11.909      -         
un1_elapsed_time_cry_27             Net      -        -       1.549     -           5         
spi0.un1_step_id_iv_i_o2[0]         LUT4     I2       In      -         13.458      -         
spi0.un1_step_id_iv_i_o2[0]         LUT4     F        Out     0.822     14.280      -         
N_108                               Net      -        -       1.204     -           36        
un1_step_id_1_cry_0_0_RNO           LUT2     I0       In      -         15.484      -         
un1_step_id_1_cry_0_0_RNO           LUT2     F        Out     1.032     16.516      -         
un1_step_id_1_cry_0_0_RNO           Net      -        -       1.021     -           1         
un1_step_id_1_cry_0_0               ALU      I0       In      -         17.537      -         
un1_step_id_1_cry_0_0               ALU      COUT     Out     0.958     18.495      -         
un1_step_id_1_cry_0                 Net      -        -       0.000     -           1         
un1_step_id_1_cry_1_0               ALU      CIN      In      -         18.495      -         
un1_step_id_1_cry_1_0               ALU      COUT     Out     0.057     18.552      -         
un1_step_id_1_cry_1                 Net      -        -       0.000     -           1         
un1_step_id_1_cry_2_0               ALU      CIN      In      -         18.552      -         
un1_step_id_1_cry_2_0               ALU      COUT     Out     0.057     18.609      -         
un1_step_id_1_cry_2                 Net      -        -       0.000     -           1         
un1_step_id_1_cry_3_0               ALU      CIN      In      -         18.609      -         
un1_step_id_1_cry_3_0               ALU      COUT     Out     0.057     18.666      -         
un1_step_id_1_cry_3                 Net      -        -       0.000     -           1         
un1_step_id_1_cry_4_0               ALU      CIN      In      -         18.666      -         
un1_step_id_1_cry_4_0               ALU      COUT     Out     0.057     18.723      -         
un1_step_id_1_cry_4                 Net      -        -       0.000     -           1         
un1_step_id_1_cry_5_0               ALU      CIN      In      -         18.723      -         
un1_step_id_1_cry_5_0               ALU      COUT     Out     0.057     18.780      -         
un1_step_id_1_cry_5                 Net      -        -       0.000     -           1         
un1_step_id_1_s_6_0                 ALU      CIN      In      -         18.780      -         
un1_step_id_1_s_6_0                 ALU      SUM      Out     0.563     19.343      -         
un1_step_id_1_s_6_0_SUM             Net      -        -       1.021     -           1         
step_id[6]                          DFFR     D        In      -         20.364      -         
==============================================================================================
Total path delay (propagation time + setup) of 20.497 is 10.986(53.6%) logic and 9.511(46.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      20.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.867

    - Propagation time:                      20.307
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.440

    Number of logic level(s):                40
    Starting point:                          step_id[1] / Q
    Ending point:                            step_id[6] / D
    The start point is clocked by            SSD1306|clk_ssd1306_derived_clock [rising] on pin CLK
    The end   point is clocked by            SSD1306|clk_ssd1306_derived_clock [rising] on pin CLK
    -Timing constraint applied as multi cycle path with factor 2 (from c:SSD1306|clk_ssd1306_derived_clock to c:SSD1306|clk_ssd1306_derived_clock)

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                                Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
step_id[1]                          DFFR     Q        Out     0.367     0.367       -         
step_id[1]                          Net      -        -       1.143     -           24        
oled_rom_init.dout_1_47_0_.m4       LUT3     I1       In      -         1.510       -         
oled_rom_init.dout_1_47_0_.m4       LUT3     F        Out     1.099     2.609       -         
m4                                  Net      -        -       1.021     -           3         
oled_rom_init.dout_1_47_0_.m150     LUT4     I0       In      -         3.630       -         
oled_rom_init.dout_1_47_0_.m150     LUT4     F        Out     1.032     4.662       -         
m150                                Net      -        -       0.766     -           1         
oled_rom_init.dout_1_47_0_.m151     LUT3     I1       In      -         5.428       -         
oled_rom_init.dout_1_47_0_.m151     LUT3     F        Out     1.099     6.527       -         
m151                                Net      -        -       0.766     -           1         
oled_rom_init.dout_1_47_0_.m153     LUT4     I1       In      -         7.292       -         
oled_rom_init.dout_1_47_0_.m153     LUT4     F        Out     1.099     8.391       -         
encoded_step[16]                    Net      -        -       1.021     -           1         
un1_elapsed_time_cry_0_0            ALU      I0       In      -         9.412       -         
un1_elapsed_time_cry_0_0            ALU      COUT     Out     0.958     10.370      -         
un1_elapsed_time_cry_0              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_1_0            ALU      CIN      In      -         10.370      -         
un1_elapsed_time_cry_1_0            ALU      COUT     Out     0.057     10.427      -         
un1_elapsed_time_cry_1              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_2_0            ALU      CIN      In      -         10.427      -         
un1_elapsed_time_cry_2_0            ALU      COUT     Out     0.057     10.484      -         
un1_elapsed_time_cry_2              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_3_0            ALU      CIN      In      -         10.484      -         
un1_elapsed_time_cry_3_0            ALU      COUT     Out     0.057     10.541      -         
un1_elapsed_time_cry_3              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_4_0            ALU      CIN      In      -         10.541      -         
un1_elapsed_time_cry_4_0            ALU      COUT     Out     0.057     10.598      -         
un1_elapsed_time_cry_4              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_5_0            ALU      CIN      In      -         10.598      -         
un1_elapsed_time_cry_5_0            ALU      COUT     Out     0.057     10.655      -         
un1_elapsed_time_cry_5              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_6_0            ALU      CIN      In      -         10.655      -         
un1_elapsed_time_cry_6_0            ALU      COUT     Out     0.057     10.712      -         
un1_elapsed_time_cry_6              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_7_0            ALU      CIN      In      -         10.712      -         
un1_elapsed_time_cry_7_0            ALU      COUT     Out     0.057     10.769      -         
un1_elapsed_time_cry_7              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_8_0            ALU      CIN      In      -         10.769      -         
un1_elapsed_time_cry_8_0            ALU      COUT     Out     0.057     10.826      -         
un1_elapsed_time_cry_8              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_9_0            ALU      CIN      In      -         10.826      -         
un1_elapsed_time_cry_9_0            ALU      COUT     Out     0.057     10.883      -         
un1_elapsed_time_cry_9              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_10_0           ALU      CIN      In      -         10.883      -         
un1_elapsed_time_cry_10_0           ALU      COUT     Out     0.057     10.940      -         
un1_elapsed_time_cry_10             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_11_0           ALU      CIN      In      -         10.940      -         
un1_elapsed_time_cry_11_0           ALU      COUT     Out     0.057     10.997      -         
un1_elapsed_time_cry_11             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_12_0           ALU      CIN      In      -         10.997      -         
un1_elapsed_time_cry_12_0           ALU      COUT     Out     0.057     11.054      -         
un1_elapsed_time_cry_12             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_13_0           ALU      CIN      In      -         11.054      -         
un1_elapsed_time_cry_13_0           ALU      COUT     Out     0.057     11.111      -         
un1_elapsed_time_cry_13             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_14_0           ALU      CIN      In      -         11.111      -         
un1_elapsed_time_cry_14_0           ALU      COUT     Out     0.057     11.168      -         
un1_elapsed_time_cry_14             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_15_0           ALU      CIN      In      -         11.168      -         
un1_elapsed_time_cry_15_0           ALU      COUT     Out     0.057     11.225      -         
un1_elapsed_time_cry_15             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_16_0           ALU      CIN      In      -         11.225      -         
un1_elapsed_time_cry_16_0           ALU      COUT     Out     0.057     11.282      -         
un1_elapsed_time_cry_16             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_17_0           ALU      CIN      In      -         11.282      -         
un1_elapsed_time_cry_17_0           ALU      COUT     Out     0.057     11.339      -         
un1_elapsed_time_cry_17             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_18_0           ALU      CIN      In      -         11.339      -         
un1_elapsed_time_cry_18_0           ALU      COUT     Out     0.057     11.396      -         
un1_elapsed_time_cry_18             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_19_0           ALU      CIN      In      -         11.396      -         
un1_elapsed_time_cry_19_0           ALU      COUT     Out     0.057     11.453      -         
un1_elapsed_time_cry_19             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_20_0           ALU      CIN      In      -         11.453      -         
un1_elapsed_time_cry_20_0           ALU      COUT     Out     0.057     11.510      -         
un1_elapsed_time_cry_20             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_21_0           ALU      CIN      In      -         11.510      -         
un1_elapsed_time_cry_21_0           ALU      COUT     Out     0.057     11.567      -         
un1_elapsed_time_cry_21             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_22_0           ALU      CIN      In      -         11.567      -         
un1_elapsed_time_cry_22_0           ALU      COUT     Out     0.057     11.624      -         
un1_elapsed_time_cry_22             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_23_0           ALU      CIN      In      -         11.624      -         
un1_elapsed_time_cry_23_0           ALU      COUT     Out     0.057     11.681      -         
un1_elapsed_time_cry_23             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_24_0           ALU      CIN      In      -         11.681      -         
un1_elapsed_time_cry_24_0           ALU      COUT     Out     0.057     11.738      -         
un1_elapsed_time_cry_24             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_25_0           ALU      CIN      In      -         11.738      -         
un1_elapsed_time_cry_25_0           ALU      COUT     Out     0.057     11.795      -         
un1_elapsed_time_cry_25             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_26_0           ALU      CIN      In      -         11.795      -         
un1_elapsed_time_cry_26_0           ALU      COUT     Out     0.057     11.852      -         
un1_elapsed_time_cry_26             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_27_0           ALU      CIN      In      -         11.852      -         
un1_elapsed_time_cry_27_0           ALU      COUT     Out     0.057     11.909      -         
un1_elapsed_time_cry_27             Net      -        -       1.549     -           5         
spi0.un1_step_id_iv_i_o2[0]         LUT4     I2       In      -         13.458      -         
spi0.un1_step_id_iv_i_o2[0]         LUT4     F        Out     0.822     14.280      -         
N_108                               Net      -        -       1.204     -           36        
un1_step_id_1_cry_1_0_RNO           LUT3     I0       In      -         15.484      -         
un1_step_id_1_cry_1_0_RNO           LUT3     F        Out     1.032     16.516      -         
un1_step_id_1_cry_1_0_RNO           Net      -        -       1.021     -           1         
un1_step_id_1_cry_1_0               ALU      I0       In      -         17.537      -         
un1_step_id_1_cry_1_0               ALU      COUT     Out     0.958     18.495      -         
un1_step_id_1_cry_1                 Net      -        -       0.000     -           1         
un1_step_id_1_cry_2_0               ALU      CIN      In      -         18.495      -         
un1_step_id_1_cry_2_0               ALU      COUT     Out     0.057     18.552      -         
un1_step_id_1_cry_2                 Net      -        -       0.000     -           1         
un1_step_id_1_cry_3_0               ALU      CIN      In      -         18.552      -         
un1_step_id_1_cry_3_0               ALU      COUT     Out     0.057     18.609      -         
un1_step_id_1_cry_3                 Net      -        -       0.000     -           1         
un1_step_id_1_cry_4_0               ALU      CIN      In      -         18.609      -         
un1_step_id_1_cry_4_0               ALU      COUT     Out     0.057     18.666      -         
un1_step_id_1_cry_4                 Net      -        -       0.000     -           1         
un1_step_id_1_cry_5_0               ALU      CIN      In      -         18.666      -         
un1_step_id_1_cry_5_0               ALU      COUT     Out     0.057     18.723      -         
un1_step_id_1_cry_5                 Net      -        -       0.000     -           1         
un1_step_id_1_s_6_0                 ALU      CIN      In      -         18.723      -         
un1_step_id_1_s_6_0                 ALU      SUM      Out     0.563     19.286      -         
un1_step_id_1_s_6_0_SUM             Net      -        -       1.021     -           1         
step_id[6]                          DFFR     D        In      -         20.307      -         
==============================================================================================
Total path delay (propagation time + setup) of 20.440 is 10.929(53.5%) logic and 9.511(46.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      20.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.867

    - Propagation time:                      20.307
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.440

    Number of logic level(s):                40
    Starting point:                          step_id[1] / Q
    Ending point:                            step_id[5] / D
    The start point is clocked by            SSD1306|clk_ssd1306_derived_clock [rising] on pin CLK
    The end   point is clocked by            SSD1306|clk_ssd1306_derived_clock [rising] on pin CLK
    -Timing constraint applied as multi cycle path with factor 2 (from c:SSD1306|clk_ssd1306_derived_clock to c:SSD1306|clk_ssd1306_derived_clock)

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                                Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
step_id[1]                          DFFR     Q        Out     0.367     0.367       -         
step_id[1]                          Net      -        -       1.143     -           24        
oled_rom_init.dout_1_47_0_.m4       LUT3     I1       In      -         1.510       -         
oled_rom_init.dout_1_47_0_.m4       LUT3     F        Out     1.099     2.609       -         
m4                                  Net      -        -       1.021     -           3         
oled_rom_init.dout_1_47_0_.m150     LUT4     I0       In      -         3.630       -         
oled_rom_init.dout_1_47_0_.m150     LUT4     F        Out     1.032     4.662       -         
m150                                Net      -        -       0.766     -           1         
oled_rom_init.dout_1_47_0_.m151     LUT3     I1       In      -         5.428       -         
oled_rom_init.dout_1_47_0_.m151     LUT3     F        Out     1.099     6.527       -         
m151                                Net      -        -       0.766     -           1         
oled_rom_init.dout_1_47_0_.m153     LUT4     I1       In      -         7.292       -         
oled_rom_init.dout_1_47_0_.m153     LUT4     F        Out     1.099     8.391       -         
encoded_step[16]                    Net      -        -       1.021     -           1         
un1_elapsed_time_cry_0_0            ALU      I0       In      -         9.412       -         
un1_elapsed_time_cry_0_0            ALU      COUT     Out     0.958     10.370      -         
un1_elapsed_time_cry_0              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_1_0            ALU      CIN      In      -         10.370      -         
un1_elapsed_time_cry_1_0            ALU      COUT     Out     0.057     10.427      -         
un1_elapsed_time_cry_1              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_2_0            ALU      CIN      In      -         10.427      -         
un1_elapsed_time_cry_2_0            ALU      COUT     Out     0.057     10.484      -         
un1_elapsed_time_cry_2              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_3_0            ALU      CIN      In      -         10.484      -         
un1_elapsed_time_cry_3_0            ALU      COUT     Out     0.057     10.541      -         
un1_elapsed_time_cry_3              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_4_0            ALU      CIN      In      -         10.541      -         
un1_elapsed_time_cry_4_0            ALU      COUT     Out     0.057     10.598      -         
un1_elapsed_time_cry_4              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_5_0            ALU      CIN      In      -         10.598      -         
un1_elapsed_time_cry_5_0            ALU      COUT     Out     0.057     10.655      -         
un1_elapsed_time_cry_5              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_6_0            ALU      CIN      In      -         10.655      -         
un1_elapsed_time_cry_6_0            ALU      COUT     Out     0.057     10.712      -         
un1_elapsed_time_cry_6              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_7_0            ALU      CIN      In      -         10.712      -         
un1_elapsed_time_cry_7_0            ALU      COUT     Out     0.057     10.769      -         
un1_elapsed_time_cry_7              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_8_0            ALU      CIN      In      -         10.769      -         
un1_elapsed_time_cry_8_0            ALU      COUT     Out     0.057     10.826      -         
un1_elapsed_time_cry_8              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_9_0            ALU      CIN      In      -         10.826      -         
un1_elapsed_time_cry_9_0            ALU      COUT     Out     0.057     10.883      -         
un1_elapsed_time_cry_9              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_10_0           ALU      CIN      In      -         10.883      -         
un1_elapsed_time_cry_10_0           ALU      COUT     Out     0.057     10.940      -         
un1_elapsed_time_cry_10             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_11_0           ALU      CIN      In      -         10.940      -         
un1_elapsed_time_cry_11_0           ALU      COUT     Out     0.057     10.997      -         
un1_elapsed_time_cry_11             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_12_0           ALU      CIN      In      -         10.997      -         
un1_elapsed_time_cry_12_0           ALU      COUT     Out     0.057     11.054      -         
un1_elapsed_time_cry_12             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_13_0           ALU      CIN      In      -         11.054      -         
un1_elapsed_time_cry_13_0           ALU      COUT     Out     0.057     11.111      -         
un1_elapsed_time_cry_13             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_14_0           ALU      CIN      In      -         11.111      -         
un1_elapsed_time_cry_14_0           ALU      COUT     Out     0.057     11.168      -         
un1_elapsed_time_cry_14             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_15_0           ALU      CIN      In      -         11.168      -         
un1_elapsed_time_cry_15_0           ALU      COUT     Out     0.057     11.225      -         
un1_elapsed_time_cry_15             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_16_0           ALU      CIN      In      -         11.225      -         
un1_elapsed_time_cry_16_0           ALU      COUT     Out     0.057     11.282      -         
un1_elapsed_time_cry_16             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_17_0           ALU      CIN      In      -         11.282      -         
un1_elapsed_time_cry_17_0           ALU      COUT     Out     0.057     11.339      -         
un1_elapsed_time_cry_17             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_18_0           ALU      CIN      In      -         11.339      -         
un1_elapsed_time_cry_18_0           ALU      COUT     Out     0.057     11.396      -         
un1_elapsed_time_cry_18             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_19_0           ALU      CIN      In      -         11.396      -         
un1_elapsed_time_cry_19_0           ALU      COUT     Out     0.057     11.453      -         
un1_elapsed_time_cry_19             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_20_0           ALU      CIN      In      -         11.453      -         
un1_elapsed_time_cry_20_0           ALU      COUT     Out     0.057     11.510      -         
un1_elapsed_time_cry_20             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_21_0           ALU      CIN      In      -         11.510      -         
un1_elapsed_time_cry_21_0           ALU      COUT     Out     0.057     11.567      -         
un1_elapsed_time_cry_21             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_22_0           ALU      CIN      In      -         11.567      -         
un1_elapsed_time_cry_22_0           ALU      COUT     Out     0.057     11.624      -         
un1_elapsed_time_cry_22             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_23_0           ALU      CIN      In      -         11.624      -         
un1_elapsed_time_cry_23_0           ALU      COUT     Out     0.057     11.681      -         
un1_elapsed_time_cry_23             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_24_0           ALU      CIN      In      -         11.681      -         
un1_elapsed_time_cry_24_0           ALU      COUT     Out     0.057     11.738      -         
un1_elapsed_time_cry_24             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_25_0           ALU      CIN      In      -         11.738      -         
un1_elapsed_time_cry_25_0           ALU      COUT     Out     0.057     11.795      -         
un1_elapsed_time_cry_25             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_26_0           ALU      CIN      In      -         11.795      -         
un1_elapsed_time_cry_26_0           ALU      COUT     Out     0.057     11.852      -         
un1_elapsed_time_cry_26             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_27_0           ALU      CIN      In      -         11.852      -         
un1_elapsed_time_cry_27_0           ALU      COUT     Out     0.057     11.909      -         
un1_elapsed_time_cry_27             Net      -        -       1.549     -           5         
spi0.un1_step_id_iv_i_o2[0]         LUT4     I2       In      -         13.458      -         
spi0.un1_step_id_iv_i_o2[0]         LUT4     F        Out     0.822     14.280      -         
N_108                               Net      -        -       1.204     -           36        
un1_step_id_1_cry_0_0_RNO           LUT2     I0       In      -         15.484      -         
un1_step_id_1_cry_0_0_RNO           LUT2     F        Out     1.032     16.516      -         
un1_step_id_1_cry_0_0_RNO           Net      -        -       1.021     -           1         
un1_step_id_1_cry_0_0               ALU      I0       In      -         17.537      -         
un1_step_id_1_cry_0_0               ALU      COUT     Out     0.958     18.495      -         
un1_step_id_1_cry_0                 Net      -        -       0.000     -           1         
un1_step_id_1_cry_1_0               ALU      CIN      In      -         18.495      -         
un1_step_id_1_cry_1_0               ALU      COUT     Out     0.057     18.552      -         
un1_step_id_1_cry_1                 Net      -        -       0.000     -           1         
un1_step_id_1_cry_2_0               ALU      CIN      In      -         18.552      -         
un1_step_id_1_cry_2_0               ALU      COUT     Out     0.057     18.609      -         
un1_step_id_1_cry_2                 Net      -        -       0.000     -           1         
un1_step_id_1_cry_3_0               ALU      CIN      In      -         18.609      -         
un1_step_id_1_cry_3_0               ALU      COUT     Out     0.057     18.666      -         
un1_step_id_1_cry_3                 Net      -        -       0.000     -           1         
un1_step_id_1_cry_4_0               ALU      CIN      In      -         18.666      -         
un1_step_id_1_cry_4_0               ALU      COUT     Out     0.057     18.723      -         
un1_step_id_1_cry_4                 Net      -        -       0.000     -           1         
un1_step_id_1_cry_5_0               ALU      CIN      In      -         18.723      -         
un1_step_id_1_cry_5_0               ALU      SUM      Out     0.563     19.286      -         
un1_step_id_1_cry_5_0_SUM           Net      -        -       1.021     -           1         
step_id[5]                          DFFR     D        In      -         20.307      -         
==============================================================================================
Total path delay (propagation time + setup) of 20.440 is 10.929(53.5%) logic and 9.511(46.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      20.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.867

    - Propagation time:                      20.297
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.430

    Number of logic level(s):                41
    Starting point:                          step_id[0] / Q
    Ending point:                            step_id[6] / D
    The start point is clocked by            SSD1306|clk_ssd1306_derived_clock [rising] on pin CLK
    The end   point is clocked by            SSD1306|clk_ssd1306_derived_clock [rising] on pin CLK
    -Timing constraint applied as multi cycle path with factor 2 (from c:SSD1306|clk_ssd1306_derived_clock to c:SSD1306|clk_ssd1306_derived_clock)

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                                Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
step_id[0]                          DFFR     Q        Out     0.367     0.367       -         
step_id[0]                          Net      -        -       1.143     -           28        
oled_rom_init.dout_1_47_0_.m4       LUT3     I0       In      -         1.510       -         
oled_rom_init.dout_1_47_0_.m4       LUT3     F        Out     1.032     2.542       -         
m4                                  Net      -        -       1.021     -           3         
oled_rom_init.dout_1_47_0_.m150     LUT4     I0       In      -         3.563       -         
oled_rom_init.dout_1_47_0_.m150     LUT4     F        Out     1.032     4.595       -         
m150                                Net      -        -       0.766     -           1         
oled_rom_init.dout_1_47_0_.m151     LUT3     I1       In      -         5.361       -         
oled_rom_init.dout_1_47_0_.m151     LUT3     F        Out     1.099     6.460       -         
m151                                Net      -        -       0.766     -           1         
oled_rom_init.dout_1_47_0_.m153     LUT4     I1       In      -         7.225       -         
oled_rom_init.dout_1_47_0_.m153     LUT4     F        Out     1.099     8.324       -         
encoded_step[16]                    Net      -        -       1.021     -           1         
un1_elapsed_time_cry_0_0            ALU      I0       In      -         9.345       -         
un1_elapsed_time_cry_0_0            ALU      COUT     Out     0.958     10.303      -         
un1_elapsed_time_cry_0              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_1_0            ALU      CIN      In      -         10.303      -         
un1_elapsed_time_cry_1_0            ALU      COUT     Out     0.057     10.360      -         
un1_elapsed_time_cry_1              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_2_0            ALU      CIN      In      -         10.360      -         
un1_elapsed_time_cry_2_0            ALU      COUT     Out     0.057     10.417      -         
un1_elapsed_time_cry_2              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_3_0            ALU      CIN      In      -         10.417      -         
un1_elapsed_time_cry_3_0            ALU      COUT     Out     0.057     10.474      -         
un1_elapsed_time_cry_3              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_4_0            ALU      CIN      In      -         10.474      -         
un1_elapsed_time_cry_4_0            ALU      COUT     Out     0.057     10.531      -         
un1_elapsed_time_cry_4              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_5_0            ALU      CIN      In      -         10.531      -         
un1_elapsed_time_cry_5_0            ALU      COUT     Out     0.057     10.588      -         
un1_elapsed_time_cry_5              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_6_0            ALU      CIN      In      -         10.588      -         
un1_elapsed_time_cry_6_0            ALU      COUT     Out     0.057     10.645      -         
un1_elapsed_time_cry_6              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_7_0            ALU      CIN      In      -         10.645      -         
un1_elapsed_time_cry_7_0            ALU      COUT     Out     0.057     10.702      -         
un1_elapsed_time_cry_7              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_8_0            ALU      CIN      In      -         10.702      -         
un1_elapsed_time_cry_8_0            ALU      COUT     Out     0.057     10.759      -         
un1_elapsed_time_cry_8              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_9_0            ALU      CIN      In      -         10.759      -         
un1_elapsed_time_cry_9_0            ALU      COUT     Out     0.057     10.816      -         
un1_elapsed_time_cry_9              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_10_0           ALU      CIN      In      -         10.816      -         
un1_elapsed_time_cry_10_0           ALU      COUT     Out     0.057     10.873      -         
un1_elapsed_time_cry_10             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_11_0           ALU      CIN      In      -         10.873      -         
un1_elapsed_time_cry_11_0           ALU      COUT     Out     0.057     10.930      -         
un1_elapsed_time_cry_11             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_12_0           ALU      CIN      In      -         10.930      -         
un1_elapsed_time_cry_12_0           ALU      COUT     Out     0.057     10.987      -         
un1_elapsed_time_cry_12             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_13_0           ALU      CIN      In      -         10.987      -         
un1_elapsed_time_cry_13_0           ALU      COUT     Out     0.057     11.044      -         
un1_elapsed_time_cry_13             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_14_0           ALU      CIN      In      -         11.044      -         
un1_elapsed_time_cry_14_0           ALU      COUT     Out     0.057     11.101      -         
un1_elapsed_time_cry_14             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_15_0           ALU      CIN      In      -         11.101      -         
un1_elapsed_time_cry_15_0           ALU      COUT     Out     0.057     11.158      -         
un1_elapsed_time_cry_15             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_16_0           ALU      CIN      In      -         11.158      -         
un1_elapsed_time_cry_16_0           ALU      COUT     Out     0.057     11.215      -         
un1_elapsed_time_cry_16             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_17_0           ALU      CIN      In      -         11.215      -         
un1_elapsed_time_cry_17_0           ALU      COUT     Out     0.057     11.272      -         
un1_elapsed_time_cry_17             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_18_0           ALU      CIN      In      -         11.272      -         
un1_elapsed_time_cry_18_0           ALU      COUT     Out     0.057     11.329      -         
un1_elapsed_time_cry_18             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_19_0           ALU      CIN      In      -         11.329      -         
un1_elapsed_time_cry_19_0           ALU      COUT     Out     0.057     11.386      -         
un1_elapsed_time_cry_19             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_20_0           ALU      CIN      In      -         11.386      -         
un1_elapsed_time_cry_20_0           ALU      COUT     Out     0.057     11.443      -         
un1_elapsed_time_cry_20             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_21_0           ALU      CIN      In      -         11.443      -         
un1_elapsed_time_cry_21_0           ALU      COUT     Out     0.057     11.500      -         
un1_elapsed_time_cry_21             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_22_0           ALU      CIN      In      -         11.500      -         
un1_elapsed_time_cry_22_0           ALU      COUT     Out     0.057     11.557      -         
un1_elapsed_time_cry_22             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_23_0           ALU      CIN      In      -         11.557      -         
un1_elapsed_time_cry_23_0           ALU      COUT     Out     0.057     11.614      -         
un1_elapsed_time_cry_23             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_24_0           ALU      CIN      In      -         11.614      -         
un1_elapsed_time_cry_24_0           ALU      COUT     Out     0.057     11.671      -         
un1_elapsed_time_cry_24             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_25_0           ALU      CIN      In      -         11.671      -         
un1_elapsed_time_cry_25_0           ALU      COUT     Out     0.057     11.728      -         
un1_elapsed_time_cry_25             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_26_0           ALU      CIN      In      -         11.728      -         
un1_elapsed_time_cry_26_0           ALU      COUT     Out     0.057     11.785      -         
un1_elapsed_time_cry_26             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_27_0           ALU      CIN      In      -         11.785      -         
un1_elapsed_time_cry_27_0           ALU      COUT     Out     0.057     11.842      -         
un1_elapsed_time_cry_27             Net      -        -       1.549     -           5         
spi0.un1_step_id_iv_i_o2[0]         LUT4     I2       In      -         13.391      -         
spi0.un1_step_id_iv_i_o2[0]         LUT4     F        Out     0.822     14.213      -         
N_108                               Net      -        -       1.204     -           36        
un1_step_id_1_cry_0_0_RNO           LUT2     I0       In      -         15.417      -         
un1_step_id_1_cry_0_0_RNO           LUT2     F        Out     1.032     16.449      -         
un1_step_id_1_cry_0_0_RNO           Net      -        -       1.021     -           1         
un1_step_id_1_cry_0_0               ALU      I0       In      -         17.470      -         
un1_step_id_1_cry_0_0               ALU      COUT     Out     0.958     18.428      -         
un1_step_id_1_cry_0                 Net      -        -       0.000     -           1         
un1_step_id_1_cry_1_0               ALU      CIN      In      -         18.428      -         
un1_step_id_1_cry_1_0               ALU      COUT     Out     0.057     18.485      -         
un1_step_id_1_cry_1                 Net      -        -       0.000     -           1         
un1_step_id_1_cry_2_0               ALU      CIN      In      -         18.485      -         
un1_step_id_1_cry_2_0               ALU      COUT     Out     0.057     18.542      -         
un1_step_id_1_cry_2                 Net      -        -       0.000     -           1         
un1_step_id_1_cry_3_0               ALU      CIN      In      -         18.542      -         
un1_step_id_1_cry_3_0               ALU      COUT     Out     0.057     18.599      -         
un1_step_id_1_cry_3                 Net      -        -       0.000     -           1         
un1_step_id_1_cry_4_0               ALU      CIN      In      -         18.599      -         
un1_step_id_1_cry_4_0               ALU      COUT     Out     0.057     18.656      -         
un1_step_id_1_cry_4                 Net      -        -       0.000     -           1         
un1_step_id_1_cry_5_0               ALU      CIN      In      -         18.656      -         
un1_step_id_1_cry_5_0               ALU      COUT     Out     0.057     18.713      -         
un1_step_id_1_cry_5                 Net      -        -       0.000     -           1         
un1_step_id_1_s_6_0                 ALU      CIN      In      -         18.713      -         
un1_step_id_1_s_6_0                 ALU      SUM      Out     0.563     19.276      -         
un1_step_id_1_s_6_0_SUM             Net      -        -       1.021     -           1         
step_id[6]                          DFFR     D        In      -         20.297      -         
==============================================================================================
Total path delay (propagation time + setup) of 20.430 is 10.919(53.4%) logic and 9.511(46.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      20.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.867

    - Propagation time:                      20.250
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.383

    Number of logic level(s):                39
    Starting point:                          step_id[1] / Q
    Ending point:                            step_id[6] / D
    The start point is clocked by            SSD1306|clk_ssd1306_derived_clock [rising] on pin CLK
    The end   point is clocked by            SSD1306|clk_ssd1306_derived_clock [rising] on pin CLK
    -Timing constraint applied as multi cycle path with factor 2 (from c:SSD1306|clk_ssd1306_derived_clock to c:SSD1306|clk_ssd1306_derived_clock)

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                                Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
step_id[1]                          DFFR     Q        Out     0.367     0.367       -         
step_id[1]                          Net      -        -       1.143     -           24        
oled_rom_init.dout_1_47_0_.m4       LUT3     I1       In      -         1.510       -         
oled_rom_init.dout_1_47_0_.m4       LUT3     F        Out     1.099     2.609       -         
m4                                  Net      -        -       1.021     -           3         
oled_rom_init.dout_1_47_0_.m150     LUT4     I0       In      -         3.630       -         
oled_rom_init.dout_1_47_0_.m150     LUT4     F        Out     1.032     4.662       -         
m150                                Net      -        -       0.766     -           1         
oled_rom_init.dout_1_47_0_.m151     LUT3     I1       In      -         5.428       -         
oled_rom_init.dout_1_47_0_.m151     LUT3     F        Out     1.099     6.527       -         
m151                                Net      -        -       0.766     -           1         
oled_rom_init.dout_1_47_0_.m153     LUT4     I1       In      -         7.292       -         
oled_rom_init.dout_1_47_0_.m153     LUT4     F        Out     1.099     8.391       -         
encoded_step[16]                    Net      -        -       1.021     -           1         
un1_elapsed_time_cry_0_0            ALU      I0       In      -         9.412       -         
un1_elapsed_time_cry_0_0            ALU      COUT     Out     0.958     10.370      -         
un1_elapsed_time_cry_0              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_1_0            ALU      CIN      In      -         10.370      -         
un1_elapsed_time_cry_1_0            ALU      COUT     Out     0.057     10.427      -         
un1_elapsed_time_cry_1              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_2_0            ALU      CIN      In      -         10.427      -         
un1_elapsed_time_cry_2_0            ALU      COUT     Out     0.057     10.484      -         
un1_elapsed_time_cry_2              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_3_0            ALU      CIN      In      -         10.484      -         
un1_elapsed_time_cry_3_0            ALU      COUT     Out     0.057     10.541      -         
un1_elapsed_time_cry_3              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_4_0            ALU      CIN      In      -         10.541      -         
un1_elapsed_time_cry_4_0            ALU      COUT     Out     0.057     10.598      -         
un1_elapsed_time_cry_4              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_5_0            ALU      CIN      In      -         10.598      -         
un1_elapsed_time_cry_5_0            ALU      COUT     Out     0.057     10.655      -         
un1_elapsed_time_cry_5              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_6_0            ALU      CIN      In      -         10.655      -         
un1_elapsed_time_cry_6_0            ALU      COUT     Out     0.057     10.712      -         
un1_elapsed_time_cry_6              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_7_0            ALU      CIN      In      -         10.712      -         
un1_elapsed_time_cry_7_0            ALU      COUT     Out     0.057     10.769      -         
un1_elapsed_time_cry_7              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_8_0            ALU      CIN      In      -         10.769      -         
un1_elapsed_time_cry_8_0            ALU      COUT     Out     0.057     10.826      -         
un1_elapsed_time_cry_8              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_9_0            ALU      CIN      In      -         10.826      -         
un1_elapsed_time_cry_9_0            ALU      COUT     Out     0.057     10.883      -         
un1_elapsed_time_cry_9              Net      -        -       0.000     -           1         
un1_elapsed_time_cry_10_0           ALU      CIN      In      -         10.883      -         
un1_elapsed_time_cry_10_0           ALU      COUT     Out     0.057     10.940      -         
un1_elapsed_time_cry_10             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_11_0           ALU      CIN      In      -         10.940      -         
un1_elapsed_time_cry_11_0           ALU      COUT     Out     0.057     10.997      -         
un1_elapsed_time_cry_11             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_12_0           ALU      CIN      In      -         10.997      -         
un1_elapsed_time_cry_12_0           ALU      COUT     Out     0.057     11.054      -         
un1_elapsed_time_cry_12             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_13_0           ALU      CIN      In      -         11.054      -         
un1_elapsed_time_cry_13_0           ALU      COUT     Out     0.057     11.111      -         
un1_elapsed_time_cry_13             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_14_0           ALU      CIN      In      -         11.111      -         
un1_elapsed_time_cry_14_0           ALU      COUT     Out     0.057     11.168      -         
un1_elapsed_time_cry_14             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_15_0           ALU      CIN      In      -         11.168      -         
un1_elapsed_time_cry_15_0           ALU      COUT     Out     0.057     11.225      -         
un1_elapsed_time_cry_15             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_16_0           ALU      CIN      In      -         11.225      -         
un1_elapsed_time_cry_16_0           ALU      COUT     Out     0.057     11.282      -         
un1_elapsed_time_cry_16             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_17_0           ALU      CIN      In      -         11.282      -         
un1_elapsed_time_cry_17_0           ALU      COUT     Out     0.057     11.339      -         
un1_elapsed_time_cry_17             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_18_0           ALU      CIN      In      -         11.339      -         
un1_elapsed_time_cry_18_0           ALU      COUT     Out     0.057     11.396      -         
un1_elapsed_time_cry_18             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_19_0           ALU      CIN      In      -         11.396      -         
un1_elapsed_time_cry_19_0           ALU      COUT     Out     0.057     11.453      -         
un1_elapsed_time_cry_19             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_20_0           ALU      CIN      In      -         11.453      -         
un1_elapsed_time_cry_20_0           ALU      COUT     Out     0.057     11.510      -         
un1_elapsed_time_cry_20             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_21_0           ALU      CIN      In      -         11.510      -         
un1_elapsed_time_cry_21_0           ALU      COUT     Out     0.057     11.567      -         
un1_elapsed_time_cry_21             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_22_0           ALU      CIN      In      -         11.567      -         
un1_elapsed_time_cry_22_0           ALU      COUT     Out     0.057     11.624      -         
un1_elapsed_time_cry_22             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_23_0           ALU      CIN      In      -         11.624      -         
un1_elapsed_time_cry_23_0           ALU      COUT     Out     0.057     11.681      -         
un1_elapsed_time_cry_23             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_24_0           ALU      CIN      In      -         11.681      -         
un1_elapsed_time_cry_24_0           ALU      COUT     Out     0.057     11.738      -         
un1_elapsed_time_cry_24             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_25_0           ALU      CIN      In      -         11.738      -         
un1_elapsed_time_cry_25_0           ALU      COUT     Out     0.057     11.795      -         
un1_elapsed_time_cry_25             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_26_0           ALU      CIN      In      -         11.795      -         
un1_elapsed_time_cry_26_0           ALU      COUT     Out     0.057     11.852      -         
un1_elapsed_time_cry_26             Net      -        -       0.000     -           1         
un1_elapsed_time_cry_27_0           ALU      CIN      In      -         11.852      -         
un1_elapsed_time_cry_27_0           ALU      COUT     Out     0.057     11.909      -         
un1_elapsed_time_cry_27             Net      -        -       1.549     -           5         
spi0.un1_step_id_iv_i_o2[0]         LUT4     I2       In      -         13.458      -         
spi0.un1_step_id_iv_i_o2[0]         LUT4     F        Out     0.822     14.280      -         
N_108                               Net      -        -       1.204     -           36        
un1_step_id_1_cry_2_0_RNO           LUT3     I0       In      -         15.484      -         
un1_step_id_1_cry_2_0_RNO           LUT3     F        Out     1.032     16.516      -         
un1_step_id_1_cry_2_0_RNO           Net      -        -       1.021     -           1         
un1_step_id_1_cry_2_0               ALU      I0       In      -         17.537      -         
un1_step_id_1_cry_2_0               ALU      COUT     Out     0.958     18.495      -         
un1_step_id_1_cry_2                 Net      -        -       0.000     -           1         
un1_step_id_1_cry_3_0               ALU      CIN      In      -         18.495      -         
un1_step_id_1_cry_3_0               ALU      COUT     Out     0.057     18.552      -         
un1_step_id_1_cry_3                 Net      -        -       0.000     -           1         
un1_step_id_1_cry_4_0               ALU      CIN      In      -         18.552      -         
un1_step_id_1_cry_4_0               ALU      COUT     Out     0.057     18.609      -         
un1_step_id_1_cry_4                 Net      -        -       0.000     -           1         
un1_step_id_1_cry_5_0               ALU      CIN      In      -         18.609      -         
un1_step_id_1_cry_5_0               ALU      COUT     Out     0.057     18.666      -         
un1_step_id_1_cry_5                 Net      -        -       0.000     -           1         
un1_step_id_1_s_6_0                 ALU      CIN      In      -         18.666      -         
un1_step_id_1_s_6_0                 ALU      SUM      Out     0.563     19.229      -         
un1_step_id_1_s_6_0_SUM             Net      -        -       1.021     -           1         
step_id[6]                          DFFR     D        In      -         20.250      -         
==============================================================================================
Total path delay (propagation time + setup) of 20.383 is 10.872(53.3%) logic and 9.511(46.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport22></a>Detailed Report for Clock: SSD1306|rd_spi_derived_clock</a>
====================================



<a name=startingSlack23></a>Starting Points with Worst Slack</a>
********************************

                       Starting                                                             Arrival           
Instance               Reference                        Type      Pin     Net               Time        Slack 
                       Clock                                                                                  
--------------------------------------------------------------------------------------------------------------
spi0.charreceivedn     SSD1306|rd_spi_derived_clock     DFFCE     Q       charreceivedn     0.367       -0.690
==============================================================================================================


<a name=endingSlack24></a>Ending Points with Worst Slack</a>
******************************

                    Starting                                                                         Required           
Instance            Reference                        Type      Pin     Net                           Time         Slack 
                    Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------
step_id[6]          SSD1306|rd_spi_derived_clock     DFFR      D       un1_step_id_1_s_6_0_SUM       9.867        -0.690
step_id[5]          SSD1306|rd_spi_derived_clock     DFFR      D       un1_step_id_1_cry_5_0_SUM     9.867        -0.633
step_id[4]          SSD1306|rd_spi_derived_clock     DFFR      D       un1_step_id_1_cry_4_0_SUM     9.867        -0.576
step_id[3]          SSD1306|rd_spi_derived_clock     DFFR      D       un1_step_id_1_cry_3_0_SUM     9.867        -0.519
step_id[2]          SSD1306|rd_spi_derived_clock     DFFR      D       un1_step_id_1_cry_2_0_SUM     9.867        -0.462
step_id[1]          SSD1306|rd_spi_derived_clock     DFFR      D       un1_step_id_1_cry_1_0_SUM     9.867        -0.405
step_id[0]          SSD1306|rd_spi_derived_clock     DFFR      D       un1_step_id_1_cry_0_0_SUM     9.867        0.122 
elapsed_time[0]     SSD1306|rd_spi_derived_clock     DFFRE     D       N_141                         9.867        3.091 
elapsed_time[1]     SSD1306|rd_spi_derived_clock     DFFRE     D       N_140                         9.867        3.158 
elapsed_time[2]     SSD1306|rd_spi_derived_clock     DFFRE     D       N_139                         9.867        3.158 
========================================================================================================================



<a name=worstPaths25></a>Worst Path Information</a>
<a href="C:\fpga_oled_ssd1306\impl\synthesize\rev_1\oled_ssd1306.srr:srsfC:\fpga_oled_ssd1306\impl\synthesize\rev_1\oled_ssd1306.srs:fp:131069:134138:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      10.557
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.690

    Number of logic level(s):                10
    Starting point:                          spi0.charreceivedn / Q
    Ending point:                            step_id[6] / D
    The start point is clocked by            SSD1306|rd_spi_derived_clock [rising] on pin CLK
    The end   point is clocked by            SSD1306|clk_ssd1306_derived_clock [rising] on pin CLK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                            Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
spi0.charreceivedn              DFFCE     Q        Out     0.367     0.367       -         
charreceivedn                   Net       -        -       1.021     -           2         
spi0.charreceived               LUT2      I0       In      -         1.388       -         
spi0.charreceived               LUT2      F        Out     1.032     2.420       -         
charreceived                    Net       -        -       1.021     -           5         
spi0.un1_step_id_iv_i_o2[0]     LUT4      I0       In      -         3.441       -         
spi0.un1_step_id_iv_i_o2[0]     LUT4      F        Out     1.032     4.473       -         
N_108                           Net       -        -       1.204     -           36        
un1_step_id_1_cry_0_0_RNO       LUT2      I0       In      -         5.677       -         
un1_step_id_1_cry_0_0_RNO       LUT2      F        Out     1.032     6.709       -         
un1_step_id_1_cry_0_0_RNO       Net       -        -       1.021     -           1         
un1_step_id_1_cry_0_0           ALU       I0       In      -         7.730       -         
un1_step_id_1_cry_0_0           ALU       COUT     Out     0.958     8.688       -         
un1_step_id_1_cry_0             Net       -        -       0.000     -           1         
un1_step_id_1_cry_1_0           ALU       CIN      In      -         8.688       -         
un1_step_id_1_cry_1_0           ALU       COUT     Out     0.057     8.745       -         
un1_step_id_1_cry_1             Net       -        -       0.000     -           1         
un1_step_id_1_cry_2_0           ALU       CIN      In      -         8.745       -         
un1_step_id_1_cry_2_0           ALU       COUT     Out     0.057     8.802       -         
un1_step_id_1_cry_2             Net       -        -       0.000     -           1         
un1_step_id_1_cry_3_0           ALU       CIN      In      -         8.802       -         
un1_step_id_1_cry_3_0           ALU       COUT     Out     0.057     8.859       -         
un1_step_id_1_cry_3             Net       -        -       0.000     -           1         
un1_step_id_1_cry_4_0           ALU       CIN      In      -         8.859       -         
un1_step_id_1_cry_4_0           ALU       COUT     Out     0.057     8.916       -         
un1_step_id_1_cry_4             Net       -        -       0.000     -           1         
un1_step_id_1_cry_5_0           ALU       CIN      In      -         8.916       -         
un1_step_id_1_cry_5_0           ALU       COUT     Out     0.057     8.973       -         
un1_step_id_1_cry_5             Net       -        -       0.000     -           1         
un1_step_id_1_s_6_0             ALU       CIN      In      -         8.973       -         
un1_step_id_1_s_6_0             ALU       SUM      Out     0.563     9.536       -         
un1_step_id_1_s_6_0_SUM         Net       -        -       1.021     -           1         
step_id[6]                      DFFR      D        In      -         10.557      -         
===========================================================================================
Total path delay (propagation time + setup) of 10.690 is 5.402(50.5%) logic and 5.288(49.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      10.500
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.633

    Number of logic level(s):                9
    Starting point:                          spi0.charreceivedn / Q
    Ending point:                            step_id[6] / D
    The start point is clocked by            SSD1306|rd_spi_derived_clock [rising] on pin CLK
    The end   point is clocked by            SSD1306|clk_ssd1306_derived_clock [rising] on pin CLK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                            Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
spi0.charreceivedn              DFFCE     Q        Out     0.367     0.367       -         
charreceivedn                   Net       -        -       1.021     -           2         
spi0.charreceived               LUT2      I0       In      -         1.388       -         
spi0.charreceived               LUT2      F        Out     1.032     2.420       -         
charreceived                    Net       -        -       1.021     -           5         
spi0.un1_step_id_iv_i_o2[0]     LUT4      I0       In      -         3.441       -         
spi0.un1_step_id_iv_i_o2[0]     LUT4      F        Out     1.032     4.473       -         
N_108                           Net       -        -       1.204     -           36        
un1_step_id_1_cry_1_0_RNO       LUT3      I0       In      -         5.677       -         
un1_step_id_1_cry_1_0_RNO       LUT3      F        Out     1.032     6.709       -         
un1_step_id_1_cry_1_0_RNO       Net       -        -       1.021     -           1         
un1_step_id_1_cry_1_0           ALU       I0       In      -         7.730       -         
un1_step_id_1_cry_1_0           ALU       COUT     Out     0.958     8.688       -         
un1_step_id_1_cry_1             Net       -        -       0.000     -           1         
un1_step_id_1_cry_2_0           ALU       CIN      In      -         8.688       -         
un1_step_id_1_cry_2_0           ALU       COUT     Out     0.057     8.745       -         
un1_step_id_1_cry_2             Net       -        -       0.000     -           1         
un1_step_id_1_cry_3_0           ALU       CIN      In      -         8.745       -         
un1_step_id_1_cry_3_0           ALU       COUT     Out     0.057     8.802       -         
un1_step_id_1_cry_3             Net       -        -       0.000     -           1         
un1_step_id_1_cry_4_0           ALU       CIN      In      -         8.802       -         
un1_step_id_1_cry_4_0           ALU       COUT     Out     0.057     8.859       -         
un1_step_id_1_cry_4             Net       -        -       0.000     -           1         
un1_step_id_1_cry_5_0           ALU       CIN      In      -         8.859       -         
un1_step_id_1_cry_5_0           ALU       COUT     Out     0.057     8.916       -         
un1_step_id_1_cry_5             Net       -        -       0.000     -           1         
un1_step_id_1_s_6_0             ALU       CIN      In      -         8.916       -         
un1_step_id_1_s_6_0             ALU       SUM      Out     0.563     9.479       -         
un1_step_id_1_s_6_0_SUM         Net       -        -       1.021     -           1         
step_id[6]                      DFFR      D        In      -         10.500      -         
===========================================================================================
Total path delay (propagation time + setup) of 10.633 is 5.345(50.3%) logic and 5.288(49.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      10.500
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.633

    Number of logic level(s):                9
    Starting point:                          spi0.charreceivedn / Q
    Ending point:                            step_id[5] / D
    The start point is clocked by            SSD1306|rd_spi_derived_clock [rising] on pin CLK
    The end   point is clocked by            SSD1306|clk_ssd1306_derived_clock [rising] on pin CLK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                            Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
spi0.charreceivedn              DFFCE     Q        Out     0.367     0.367       -         
charreceivedn                   Net       -        -       1.021     -           2         
spi0.charreceived               LUT2      I0       In      -         1.388       -         
spi0.charreceived               LUT2      F        Out     1.032     2.420       -         
charreceived                    Net       -        -       1.021     -           5         
spi0.un1_step_id_iv_i_o2[0]     LUT4      I0       In      -         3.441       -         
spi0.un1_step_id_iv_i_o2[0]     LUT4      F        Out     1.032     4.473       -         
N_108                           Net       -        -       1.204     -           36        
un1_step_id_1_cry_0_0_RNO       LUT2      I0       In      -         5.677       -         
un1_step_id_1_cry_0_0_RNO       LUT2      F        Out     1.032     6.709       -         
un1_step_id_1_cry_0_0_RNO       Net       -        -       1.021     -           1         
un1_step_id_1_cry_0_0           ALU       I0       In      -         7.730       -         
un1_step_id_1_cry_0_0           ALU       COUT     Out     0.958     8.688       -         
un1_step_id_1_cry_0             Net       -        -       0.000     -           1         
un1_step_id_1_cry_1_0           ALU       CIN      In      -         8.688       -         
un1_step_id_1_cry_1_0           ALU       COUT     Out     0.057     8.745       -         
un1_step_id_1_cry_1             Net       -        -       0.000     -           1         
un1_step_id_1_cry_2_0           ALU       CIN      In      -         8.745       -         
un1_step_id_1_cry_2_0           ALU       COUT     Out     0.057     8.802       -         
un1_step_id_1_cry_2             Net       -        -       0.000     -           1         
un1_step_id_1_cry_3_0           ALU       CIN      In      -         8.802       -         
un1_step_id_1_cry_3_0           ALU       COUT     Out     0.057     8.859       -         
un1_step_id_1_cry_3             Net       -        -       0.000     -           1         
un1_step_id_1_cry_4_0           ALU       CIN      In      -         8.859       -         
un1_step_id_1_cry_4_0           ALU       COUT     Out     0.057     8.916       -         
un1_step_id_1_cry_4             Net       -        -       0.000     -           1         
un1_step_id_1_cry_5_0           ALU       CIN      In      -         8.916       -         
un1_step_id_1_cry_5_0           ALU       SUM      Out     0.563     9.479       -         
un1_step_id_1_cry_5_0_SUM       Net       -        -       1.021     -           1         
step_id[5]                      DFFR      D        In      -         10.500      -         
===========================================================================================
Total path delay (propagation time + setup) of 10.633 is 5.345(50.3%) logic and 5.288(49.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      10.443
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.576

    Number of logic level(s):                8
    Starting point:                          spi0.charreceivedn / Q
    Ending point:                            step_id[6] / D
    The start point is clocked by            SSD1306|rd_spi_derived_clock [rising] on pin CLK
    The end   point is clocked by            SSD1306|clk_ssd1306_derived_clock [rising] on pin CLK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                            Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
spi0.charreceivedn              DFFCE     Q        Out     0.367     0.367       -         
charreceivedn                   Net       -        -       1.021     -           2         
spi0.charreceived               LUT2      I0       In      -         1.388       -         
spi0.charreceived               LUT2      F        Out     1.032     2.420       -         
charreceived                    Net       -        -       1.021     -           5         
spi0.un1_step_id_iv_i_o2[0]     LUT4      I0       In      -         3.441       -         
spi0.un1_step_id_iv_i_o2[0]     LUT4      F        Out     1.032     4.473       -         
N_108                           Net       -        -       1.204     -           36        
un1_step_id_1_cry_2_0_RNO       LUT3      I0       In      -         5.677       -         
un1_step_id_1_cry_2_0_RNO       LUT3      F        Out     1.032     6.709       -         
un1_step_id_1_cry_2_0_RNO       Net       -        -       1.021     -           1         
un1_step_id_1_cry_2_0           ALU       I0       In      -         7.730       -         
un1_step_id_1_cry_2_0           ALU       COUT     Out     0.958     8.688       -         
un1_step_id_1_cry_2             Net       -        -       0.000     -           1         
un1_step_id_1_cry_3_0           ALU       CIN      In      -         8.688       -         
un1_step_id_1_cry_3_0           ALU       COUT     Out     0.057     8.745       -         
un1_step_id_1_cry_3             Net       -        -       0.000     -           1         
un1_step_id_1_cry_4_0           ALU       CIN      In      -         8.745       -         
un1_step_id_1_cry_4_0           ALU       COUT     Out     0.057     8.802       -         
un1_step_id_1_cry_4             Net       -        -       0.000     -           1         
un1_step_id_1_cry_5_0           ALU       CIN      In      -         8.802       -         
un1_step_id_1_cry_5_0           ALU       COUT     Out     0.057     8.859       -         
un1_step_id_1_cry_5             Net       -        -       0.000     -           1         
un1_step_id_1_s_6_0             ALU       CIN      In      -         8.859       -         
un1_step_id_1_s_6_0             ALU       SUM      Out     0.563     9.422       -         
un1_step_id_1_s_6_0_SUM         Net       -        -       1.021     -           1         
step_id[6]                      DFFR      D        In      -         10.443      -         
===========================================================================================
Total path delay (propagation time + setup) of 10.576 is 5.288(50.0%) logic and 5.288(50.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      10.443
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.576

    Number of logic level(s):                8
    Starting point:                          spi0.charreceivedn / Q
    Ending point:                            step_id[4] / D
    The start point is clocked by            SSD1306|rd_spi_derived_clock [rising] on pin CLK
    The end   point is clocked by            SSD1306|clk_ssd1306_derived_clock [rising] on pin CLK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                            Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
spi0.charreceivedn              DFFCE     Q        Out     0.367     0.367       -         
charreceivedn                   Net       -        -       1.021     -           2         
spi0.charreceived               LUT2      I0       In      -         1.388       -         
spi0.charreceived               LUT2      F        Out     1.032     2.420       -         
charreceived                    Net       -        -       1.021     -           5         
spi0.un1_step_id_iv_i_o2[0]     LUT4      I0       In      -         3.441       -         
spi0.un1_step_id_iv_i_o2[0]     LUT4      F        Out     1.032     4.473       -         
N_108                           Net       -        -       1.204     -           36        
un1_step_id_1_cry_0_0_RNO       LUT2      I0       In      -         5.677       -         
un1_step_id_1_cry_0_0_RNO       LUT2      F        Out     1.032     6.709       -         
un1_step_id_1_cry_0_0_RNO       Net       -        -       1.021     -           1         
un1_step_id_1_cry_0_0           ALU       I0       In      -         7.730       -         
un1_step_id_1_cry_0_0           ALU       COUT     Out     0.958     8.688       -         
un1_step_id_1_cry_0             Net       -        -       0.000     -           1         
un1_step_id_1_cry_1_0           ALU       CIN      In      -         8.688       -         
un1_step_id_1_cry_1_0           ALU       COUT     Out     0.057     8.745       -         
un1_step_id_1_cry_1             Net       -        -       0.000     -           1         
un1_step_id_1_cry_2_0           ALU       CIN      In      -         8.745       -         
un1_step_id_1_cry_2_0           ALU       COUT     Out     0.057     8.802       -         
un1_step_id_1_cry_2             Net       -        -       0.000     -           1         
un1_step_id_1_cry_3_0           ALU       CIN      In      -         8.802       -         
un1_step_id_1_cry_3_0           ALU       COUT     Out     0.057     8.859       -         
un1_step_id_1_cry_3             Net       -        -       0.000     -           1         
un1_step_id_1_cry_4_0           ALU       CIN      In      -         8.859       -         
un1_step_id_1_cry_4_0           ALU       SUM      Out     0.563     9.422       -         
un1_step_id_1_cry_4_0_SUM       Net       -        -       1.021     -           1         
step_id[4]                      DFFR      D        In      -         10.443      -         
===========================================================================================
Total path delay (propagation time + setup) of 10.576 is 5.288(50.0%) logic and 5.288(50.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport26></a>Detailed Report for Clock: SSD1306|wr_spi_derived_clock</a>
====================================



<a name=startingSlack27></a>Starting Points with Worst Slack</a>
********************************

                           Starting                                                                 Arrival          
Instance                   Reference                        Type      Pin     Net                   Time        Slack
                           Clock                                                                                     
---------------------------------------------------------------------------------------------------------------------
spi0.inbufffullp_0         SSD1306|wr_spi_derived_clock     DFFCE     Q       inbufffullp           0.367       4.239
spi0.input_buffer[0]       SSD1306|wr_spi_derived_clock     DFFE      Q       input_buffer[0]       0.367       7.447
spi0.prescallerbuff[1]     SSD1306|wr_spi_derived_clock     DFFCE     Q       prescallerbuff[1]     0.367       8.479
=====================================================================================================================


<a name=endingSlack28></a>Ending Points with Worst Slack</a>
******************************

                           Starting                                                                Required          
Instance                   Reference                        Type      Pin     Net                  Time         Slack
                           Clock                                                                                     
---------------------------------------------------------------------------------------------------------------------
spi0.shift_reg_out[0]      SSD1306|wr_spi_derived_clock     DFFCE     CE      un1_ss7_2_i_0[0]     9.867        4.239
spi0.shift_reg_out[1]      SSD1306|wr_spi_derived_clock     DFFCE     CE      un1_ss7_2_i_0[0]     9.867        4.239
spi0.shift_reg_out[2]      SSD1306|wr_spi_derived_clock     DFFCE     CE      un1_ss7_2_i_0[0]     9.867        4.239
spi0.shift_reg_out[3]      SSD1306|wr_spi_derived_clock     DFFCE     CE      un1_ss7_2_i_0[0]     9.867        4.239
spi0.shift_reg_out[4]      SSD1306|wr_spi_derived_clock     DFFCE     CE      un1_ss7_2_i_0[0]     9.867        4.239
spi0.shift_reg_out[5]      SSD1306|wr_spi_derived_clock     DFFCE     CE      un1_ss7_2_i_0[0]     9.867        4.239
spi0.shift_reg_out[6]      SSD1306|wr_spi_derived_clock     DFFCE     CE      un1_ss7_2_i_0[0]     9.867        4.239
spi0.shift_reg_out[7]      SSD1306|wr_spi_derived_clock     DFFCE     CE      un1_ss7_2_i_0[0]     9.867        4.239
spi0.prescaller_cnt[0]     SSD1306|wr_spi_derived_clock     DFFCE     CE      N_48_i               9.867        4.306
spi0.prescaller_cnt[1]     SSD1306|wr_spi_derived_clock     DFFCE     CE      N_48_i               9.867        4.306
=====================================================================================================================



<a name=worstPaths29></a>Worst Path Information</a>
<a href="C:\fpga_oled_ssd1306\impl\synthesize\rev_1\oled_ssd1306.srr:srsfC:\fpga_oled_ssd1306\impl\synthesize\rev_1\oled_ssd1306.srs:fp:154802:155612:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      5.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.239

    Number of logic level(s):                2
    Starting point:                          spi0.inbufffullp_0 / Q
    Ending point:                            spi0.shift_reg_out[0] / CE
    The start point is clocked by            SSD1306|wr_spi_derived_clock [rising] on pin CLK
    The end   point is clocked by            SSD1306|clk_50M [rising] on pin CLK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                         Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
spi0.inbufffullp_0           DFFCE     Q        Out     0.367     0.367       -         
inbufffullp                  Net       -        -       1.021     -           3         
spi0._mosi_0_sqmuxa_0_a3     LUT3      I1       In      -         1.388       -         
spi0._mosi_0_sqmuxa_0_a3     LUT3      F        Out     1.099     2.487       -         
_mosi_0_sqmuxa               Net       -        -       1.021     -           5         
spi0.un1_ss7_2_i_0[0]        LUT3      I1       In      -         3.508       -         
spi0.un1_ss7_2_i_0[0]        LUT3      F        Out     1.099     4.607       -         
un1_ss7_2_i_0[0]             Net       -        -       1.021     -           8         
spi0.shift_reg_out[0]        DFFCE     CE       In      -         5.628       -         
========================================================================================
Total path delay (propagation time + setup) of 5.761 is 2.698(46.8%) logic and 3.063(53.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport30></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack31></a>Starting Points with Worst Slack</a>
********************************

                                    Starting                                           Arrival          
Instance                            Reference     Type     Pin     Net                 Time        Slack
                                    Clock                                                               
--------------------------------------------------------------------------------------------------------
spi0.charreceivedn_i                System        INV      O       charreceivedn_i     0.000       8.846
clk_ssd1306_i_i                     System        INV      O       clk_ssd1306_i_i     0.000       8.846
oled_rom_init.dout_1_47_0_.I_1      System        INV      O       step_id_i[3]        0.000       8.846
oled_rom_init.dout_1_47_0_.I_2      System        INV      O       step_id_i[0]        0.000       8.846
oled_rom_init.dout_1_47_0_.I_3      System        INV      O       step_id_i[1]        0.000       8.846
oled_rom_init.dout_1_47_0_.i3_i     System        INV      O       step_id_i[2]        0.000       8.846
oled_rom_init.encoded_step_i[7]     System        INV      O       N_2_0               0.000       8.846
spi0.inbufffulln_i                  System        INV      O       inbufffulln_i       0.000       8.846
spi0.inbufffullp_i                  System        INV      O       inbufffullp_i       0.000       8.846
rst_n_ibuf_RNIBNDC                  System        INV      O       N_12_0              0.000       8.846
========================================================================================================


<a name=endingSlack32></a>Ending Points with Worst Slack</a>
******************************

                         Starting                                            Required          
Instance                 Reference     Type      Pin     Net                 Time         Slack
                         Clock                                                                 
-----------------------------------------------------------------------------------------------
spi0.charreceivedn       System        DFFCE     D       charreceivedn_i     9.867        8.846
clk_ssd1306              System        DFFCE     D       clk_ssd1306_i_i     9.867        8.846
spi0.inbufffulln_0       System        DFFCE     D       inbufffulln_i       9.867        8.846
spi0.inbufffullp_0       System        DFFCE     CE      ss7_i               9.867        8.846
spi0.inbufffullp_0       System        DFFCE     D       inbufffullp_i       9.867        8.846
spi0.input_buffer[0]     System        DFFE      CE      ss7_i               9.867        8.846
led[0]                   System        DFF       D       step_id_i[3]        9.867        8.846
led[1]                   System        DFF       D       step_id_i[2]        9.867        8.846
led[2]                   System        DFF       D       step_id_i[1]        9.867        8.846
led[3]                   System        DFF       D       step_id_i[0]        9.867        8.846
===============================================================================================



<a name=worstPaths33></a>Worst Path Information</a>
<a href="C:\fpga_oled_ssd1306\impl\synthesize\rev_1\oled_ssd1306.srr:srsfC:\fpga_oled_ssd1306\impl\synthesize\rev_1\oled_ssd1306.srs:fp:160375:160633:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      1.021
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.846

    Number of logic level(s):                0
    Starting point:                          spi0.charreceivedn_i / O
    Ending point:                            spi0.charreceivedn / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            SSD1306|rd_spi_derived_clock [rising] on pin CLK

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                     Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
spi0.charreceivedn_i     INV       O        Out     0.000     0.000       -         
charreceivedn_i          Net       -        -       1.021     -           1         
spi0.charreceivedn       DFFCE     D        In      -         1.021       -         
====================================================================================
Total path delay (propagation time + setup) of 1.154 is 0.133(11.5%) logic and 1.021(88.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 198MB peak: 200MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 198MB peak: 200MB)

---------------------------------------
<a name=resourceUsage34></a>Resource Usage Report for SSD1306 </a>

Mapping to part: gw1n_4lqfp144-6
Cell usage:
ALU             101 uses
DFF             7 uses
DFFC            25 uses
DFFCE           29 uses
DFFE            1 use
DFFPE           2 uses
DFFR            7 uses
DFFRE           59 uses
DFFSE           3 uses
GSR             1 use
INV             12 uses
MUX2_LUT5       6 uses
LUT2            34 uses
LUT3            34 uses
LUT4            91 uses

I/O ports: 13
I/O primitives: 13
IBUF           2 uses
OBUF           11 uses

I/O Register bits:                  0
Register bits not including I/Os:   133 of 3456 (3%)
Total load per clock:
   SSD1306|clk_50M: 53
   SSD1306|clk_ssd1306_derived_clock: 76
   SSD1306|rd_spi_derived_clock: 1
   SSD1306|wr_spi_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 159 (3%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 39MB peak: 200MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Mon Oct  8 22:33:59 2018

###########################################################]

</pre></samp></body></html>
