/*
 *                   Hyper-Box of Alcatraz
 *                   ---------------------
 *      A Practical Hypervisor Sandbox to Prevent Escapes 
 *
 *               Copyright (C) 2021 Seunghun Han
 *             at The Affiliated Institute of ETRI
 */

/*
 * This software has GPL v2+ license. See the GPL_LICENSE file.
 */
#ifndef __HYPER_BOX_H__
#define __HYPER_BOX_H__

/*
 * Macros.
 */
#define HYPERBOX_VERSION			"1.0.0"

/* Feature list of Hyper-box. */

/* If you want to use ALCATRAZ, trun on this feature. */
#define HYPERBOX_USE_COMPAT			0

/* These features should be set. */
#define HYPERBOX_USE_EPT			1
#define HYPERBOX_USE_HW_BREAKPOINT		1
#define HYPERBOX_USE_SLEEP			1
#define HYPERBOX_USE_VPID			1
#define HYPERBOX_USE_VMCS_SHADOWING		1

/* These features are options. */
#define HYPERBOX_USE_MODULE_PROTECTION			1
#define HYPERBOX_USE_TERMINATE_MALICIOUS_PROCESS	1
#define HYPERBOX_USE_VMEXIT_PROFILE			0


/* These features are experimental and unstable. */
/* If you want to do something periodically, turn on this feature. */
#define HYPERBOX_USE_PRE_TIMER				0
/* If you want to use code patch workaround, turn on this feature. */
#define HYPERBOX_USE_WORKAROUND				0
/* If you want to monitor and disable some MSRs, turn on this feature. */
#define HYPERBOX_USE_MSR_PROTECTION			0


/*
 * Debug macros.
 *
 * HYPERBOX_USE_MONITOR_DEBUG: For Monitor debugging.
 * HYPERBOX_USE_SHUTDOWN: For Hyper-box shutdown debugging.
 * HYPERBOX_USE_VMEXIT_DEBUG: For VM exit event debugging.
 */
#define HYPERBOX_HARD_TEST			0
#define HYPERBOX_USE_SHUTDOWN			0
#define HYPERBOX_USE_VMEXIT_DEBUG		0

/* Hyper-box helper module name. */
#define HELPER_MODULE_NAME			"hyper_box_helper"

/* Log level. */
#define LOG_LEVEL				(LOG_LEVEL_NORMAL)
#define LOG_LEVEL_ERROR				0
#define LOG_LEVEL_NORMAL			1
#define LOG_LEVEL_DEBUG				2
#define LOG_LEVEL_DETAIL			3

/* Log type. */
#define LOG_INFO				KERN_INFO "alcatraz: "
#define LOG_ERROR				KERN_ERR "alcatraz: "
#define LOG_WARNING				KERN_WARNING "alcatraz: "

/* Utility macros. */
#define CEIL(X, Y)				(((X) + (Y) - 1) / (Y))
#define MASK_GDT_ACCESS				((u64)0x03)

#if HYPERBOX_HARD_TEST
/* 1 milisecond. */
#define TIMER_INTERVAL 				1000
#else
/* 1 microsecond	: 1
 * 1 milisecond		: 1000
 * 1 Second		: 1000000
 */
#define TIMER_INTERVAL 				100000
#endif /* HYPERBOX_HARD_TEST */

#define VM_PRE_TIMER_VALUE	((u64)tsc_khz * 1024 * TIMER_INTERVAL / 1000000)
#define VM_MCE_TIMER_VALUE	(1)

/* Shutdown timeout limit, 10 minute. */
#define SHUTDOWN_TIME_LIMIT_MS			(10 * 60 * 1000)
/* Time buffer for Hyper-box hiding. */
#define HYPER_BOX_HIDE_TIME_BUFFER_MS		(1000)

#define MAX_PROCESSOR_COUNT 			512	
#define MAX_RO_ARRAY_COUNT 			4096
#define MAX_HB_STACK_SIZE			0x800000

#define WORK_AROUND_MAX_COUNT			30
#define SYMBOL_MAX_COUNT			26

#define VMCS_SIZE				0x2000
#define VMCS_SIZE_ORDER				(VMCS_SIZE / VAL_4KB - 1)
#define IO_BITMAP_SIZE				VAL_4KB
#define MSR_BITMAP_SIZE				VAL_4KB
#define VMREAD_BITMAP_SIZE			VAL_4KB
#define VMWRITE_BITMAP_SIZE			VAL_4KB
#define VIRT_APIC_PAGE_SIZE 			VAL_4KB

#define MAX_VM_EXIT_DUMP_COUNT			72

/* Log buffer size. */
#define MAX_LOG_BUFFER_SIZE			(4 * 1024 * 1024)
#define MAX_LOG_LINE				(1024)

/* Nested VMCS size. */
#define MAX_NESTED_VMCS				(1024)

/*
 * MSR macros.
 * Some macros are disabled because of name conflict in Linux header.
 */
/* #define MSR_IA32_FEATURE_CONTROL					0x3A */
#define MSR_IA32_FEATURE_CONTROL_BIT_CONTROL_LOCKED			(0x01 << 0)
#define MSR_IA32_FEATURE_CONTROL_BIT_VMXON_ENABLED_INSIDE_SMX		(0x01 << 1)
#define MSR_IA32_FEATURE_CONTROL_BIT_VMXON_ENABLED_OUTPUTSIDE_SMX	(0x01 << 2)
/* #define MSR_IA32_SYSENTER_CS						0x174 */
/* #define MSR_IA32_SYSENTER_ESP					0x175 */
/* #define MSR_IA32_SYSENTER_EIP					0x176 */
#define MSR_IA32_VM_BASIC						0x480
/* #define MSR_IA32_VMX_PINBASED_CTLS					0x481 */
/* #define MSR_IA32_VMX_TRUE_PINBASED_CTLS				0x48D */
/* #define MSR_IA32_VMX_PROCBASED_CTLS					0x482 */
/* #define MSR_IA32_VMX_TRUE_PROCBASED_CTLS				0x48E */
#define MSR_IA32_VMX_EXIT_CTRLS						0x483
#define MSR_IA32_VMX_TRUE_EXIT_CTRLS					0x48F
#define MSR_IA32_VMX_ENTRY_CTRLS					0x484
/* #define MSR_IA32_VMX_MISC						0x485 */
#define MSR_IA32_VMX_TRUE_ENTRY_CTRLS					0x490
/* #define MSR_IA32_VMX_PROCBASED_CTLS2					0x48B */
/* #define MSR_IA32_VMX_EPT_VPID_CAP					0x48C */
#define MSR_IA32_DEBUGCTRL						0x1D9

#define MSR_FS_BASE_ADDR						0xC0000100
#define MSR_GS_BASE_ADDR						0xC0000101
#define MSR_IA32_EFER							0xC0000080
#define MSR_IA32_PERF_GLOBAL_CTRL					0x38F
#define MSR_IA32_PAT							0x277

/* #define MSR_IA32_SYSENTER_CS						0x174 */
/* #define MSR_IA32_SYSENTER_ESP					0x175 */
/* #define MSR_IA32_SYSENTER_EIP					0x176 */
#define MSR_IA32_STAR							0xC0000081
#define MSR_IA32_LSTAR							0xC0000082
#define MSR_IA32_FMASK							0xC0000084

/* Revision bit of VMCS. */
#define VM_BIT_REVISION_SHADOW_VMCS					(0x01 << 31)

/* Guest fields of VMCS. */
#define VM_GUEST_ES_SELECTOR						0x800
#define VM_GUEST_CS_SELECTOR						0x802
#define VM_GUEST_SS_SELECTOR						0x804
#define VM_GUEST_DS_SELECTOR						0x806
#define VM_GUEST_FS_SELECTOR						0x808
#define VM_GUEST_GS_SELECTOR						0x80A
#define VM_GUEST_LDTR_SELECTOR						0x80C
#define VM_GUEST_TR_SELECTOR						0x80E
#define VM_GUEST_INTERRUPT_STATUS					0x810

#define VM_VMCS_LINK_PTR						0x2800
#define VM_GUEST_DEBUGCTL						0x2802
#define VM_GUEST_PAT							0x2804
#define VM_GUEST_EFER							0x2806
#define VM_GUEST_PERF_GLOBAL_CTRL					0x2808
#define VM_GUEST_PDPTE0				 			0x280A
#define VM_GUEST_PDPTE1				 			0x280C
#define VM_GUEST_PDPTE2				 			0x280E
#define VM_GUEST_PDPTE3				 			0x2810

#define VM_GUEST_ES_LIMIT						0x4800
#define VM_GUEST_CS_LIMIT						0x4802
#define VM_GUEST_SS_LIMIT			   			0x4804
#define VM_GUEST_DS_LIMIT						0x4806
#define VM_GUEST_FS_LIMIT						0x4808
#define VM_GUEST_GS_LIMIT						0x480A
#define VM_GUEST_LDTR_LIMIT						0x480C
#define VM_GUEST_TR_LIMIT						0x480E
#define VM_GUEST_GDTR_LIMIT						0x4810
#define VM_GUEST_IDTR_LIMIT						0x4812
#define VM_GUEST_ES_ACC_RIGHT						0x4814
#define VM_GUEST_CS_ACC_RIGHT						0x4816
#define VM_GUEST_SS_ACC_RIGHT						0x4818
#define VM_GUEST_DS_ACC_RIGHT						0x481A
#define VM_GUEST_FS_ACC_RIGHT						0x481C
#define VM_GUEST_GS_ACC_RIGHT						0x481E
#define VM_GUEST_LDTR_ACC_RIGHT						0x4820
#define VM_GUEST_TR_ACC_RIGHT						0x4822
#define VM_GUEST_INT_STATE						0x4824
#define VM_GUEST_ACTIVITY_STATE						0x4826
#define VM_GUEST_SMBASE							0x4828
#define VM_GUEST_IA32_SYSENTER_CS					0x482A
#define VM_GUEST_VMX_PRE_TIMER_VALUE					0x482E

#define VM_GUEST_CR0							0x6800
#define VM_GUEST_CR3							0x6802
#define VM_GUEST_CR4							0x6804
#define VM_GUEST_ES_BASE						0x6806
#define VM_GUEST_CS_BASE						0x6808
#define VM_GUEST_SS_BASE						0x680A
#define VM_GUEST_DS_BASE						0x680C
#define VM_GUEST_FS_BASE						0x680E
#define VM_GUEST_GS_BASE						0x6810
#define VM_GUEST_LDTR_BASE						0x6812
#define VM_GUEST_TR_BASE						0x6814
#define VM_GUEST_GDTR_BASE						0x6816
#define VM_GUEST_IDTR_BASE						0x6818
#define VM_GUEST_DR7							0x681A
#define VM_GUEST_RSP							0x681C
#define VM_GUEST_RIP							0x681E
#define VM_GUEST_RFLAGS							0x6820
#define VM_GUEST_PENDING_DBG_EXCEPTS					0x6822
#define VM_GUEST_IA32_SYSENTER_ESP					0x6824
#define VM_GUEST_IA32_SYSENTER_EIP					0x6826

/* Host fields of VMCS.*/
#define VM_HOST_ES_SELECTOR				 		0xC00
#define VM_HOST_CS_SELECTOR				 		0xC02
#define VM_HOST_SS_SELECTOR				 		0xC04
#define VM_HOST_DS_SELECTOR				 		0xC06
#define VM_HOST_FS_SELECTOR				 		0xC08
#define VM_HOST_GS_SELECTOR				 		0xC0A
#define VM_HOST_TR_SELECTOR				 		0xC0C

#define VM_HOST_PAT							0x2C00
#define VM_HOST_EFER							0x2C02
#define VM_HOST_PERF_GLOBAL_CTRL					0x2C04
#define VM_HOST_IA32_SYSENTER_CS					0x4C00

#define VM_HOST_CR0							0x6C00
#define VM_HOST_CR3							0x6C02
#define VM_HOST_CR4							0x6C04
#define VM_HOST_FS_BASE							0x6C06
#define VM_HOST_GS_BASE							0x6C08
#define VM_HOST_TR_BASE							0x6C0A
#define VM_HOST_GDTR_BASE						0x6C0C
#define VM_HOST_IDTR_BASE						0x6C0E
#define VM_HOST_IA32_SYSENTER_ESP					0x6C10
#define VM_HOST_IA32_SYSENTER_EIP					0x6C12
#define VM_HOST_RSP							0x6C14
#define VM_HOST_RIP							0x6C16

/* Control fields of VMCS.*/
#define VM_CTRL_VIRTUAL_PROCESS_ID					0x0000
#define VM_CTRL_POSTED_INT_NOTI_VECTOR					0x0002
#define VM_CTRL_EPTP_INDEX						0x0004

#define VM_CTRL_IO_BITMAP_A_ADDR					0x2000
#define VM_CTRL_IO_BITMAP_B_ADDR					0x2002
#define VM_CTRL_MSR_BITMAPS						0x2004
#define VM_CTRL_VM_EXIT_MSR_STORE_ADDR					0x2006
#define VM_CTRL_VM_EXIT_MSR_LOAD_ADDR					0x2008
#define VM_CTRL_VM_ENTRY_MSR_LOAD_ADDR					0x200A
#define VM_CTRL_EXECUTIVE_VMCS_PTR					0x200C
#define VM_CTRL_TSC_OFFSET						0x2010
#define VM_CTRL_VIRTUAL_APIC_ADDR					0x2012
#define VM_CTRL_APIC_ACCESS_ADDR					0x2014
#define VM_CTRL_POSTED_INT_DESC_ADDR					0x2016
#define VM_CTRL_VM_FUNCTION_CTRLS					0x2018
#define VM_CTRL_EPT_PTR							0x201A
#define VM_CTRL_EOI_EXIT_BITMAP_0					0x201C
#define VM_CTRL_EOI_EXIT_BITMAP_1					0x201E
#define VM_CTRL_EOI_EXIT_BITMAP_2					0x2020
#define VM_CTRL_EOI_EXIT_BITMAP_3					0x2022
#define VM_CTRL_EPTP_LIST_ADDR						0x2024
#define VM_CTRL_VMREAD_BITMAP_ADDR					0x2026
#define VM_CTRL_VMWRITE_BITMAP_ADDR					0x2028
#define VM_CTRL_VIRT_EXCEPT_INFO_ADDR					0x202A
#define VM_CTRL_XSS_EXITING_BITMAP					0x202C

#define VM_CTRL_PIN_BASED_VM_EXE_CTRL					0x4000
#define VM_CTRL_PRI_PROC_BASED_EXE_CTRL					0x4002
#define VM_CTRL_EXCEPTION_BITMAP					0x4004
#define VM_CTRL_PAGE_FAULT_ERR_CODE_MASK				0x4006
#define VM_CTRL_PAGE_FAULT_ERR_CODE_MATCH				0x4008
#define VM_CTRL_CR3_TARGET_COUNT					0x400A
#define VM_CTRL_VM_EXIT_CTRLS						0x400C
#define VM_CTRL_VM_EXIT_MSR_STORE_COUNT					0x400E
#define VM_CTRL_VM_EXIT_MSR_LOAD_COUNT					0x4010
#define VM_CTRL_VM_ENTRY_CTRLS						0x4012
#define VM_CTRL_VM_ENTRY_MSR_LOAD_COUNT					0x4014
#define VM_CTRL_VM_ENTRY_INT_INFO_FIELD					0x4016
#define VM_CTRL_VM_ENTRY_EXCEPT_ERR_CODE				0x4018
#define VM_CTRL_VM_ENTRY_INST_LENGTH					0x401A
#define VM_CTRL_TPR_THRESHOLD						0x401C
#define VM_CTRL_SEC_PROC_BASED_EXE_CTRL					0x401E
#define VM_CTRL_PLE_GAP							0x4020
#define VM_CTRL_PLE_WINDOW						0x4022

#define VM_CTRL_CR0_GUEST_HOST_MASK					0x6000
#define VM_CTRL_CR4_GUEST_HOST_MASK					0x6002
#define VM_CTRL_CR0_READ_SHADOW						0x6004
#define VM_CTRL_CR4_READ_SHADOW						0x6006
#define VM_CTRL_CR3_TARGET_VALUE_0					0x6008
#define VM_CTRL_CR3_TARGET_VALUE_1					0x600A
#define VM_CTRL_CR3_TARGET_VALUE_2					0x600C
#define VM_CTRL_CR3_TARGET_VALUE_3					0x600E

/* Data fields of VMCS. */
#define VM_DATA_GUEST_PHY_ADDR						0x2400
#define VM_DATA_INST_ERROR						0x4400
#define VM_DATA_EXIT_REASON						0x4402
#define VM_DATA_VM_EXIT_INT_INFO					0x4404
#define VM_DATA_VM_EXIT_INT_ERR_CODE					0x4406
#define VM_DATA_IDT_VEC_INFO_FIELD					0x4408
#define VM_DATA_IDT_VEC_ERR_CODE					0x440A
#define VM_DATA_VM_EXIT_INST_LENGTH					0x440C
#define VM_DATA_VM_EXIT_INST_INFO					0x440E

#define VM_DATA_EXIT_QUALIFICATION					0x6400
#define VM_DATA_IO_RCX							0x6402
#define VM_DATA_IO_RSI							0x6404
#define VM_DATA_IO_RDI							0x6406
#define VM_DATA_IO_RIP							0x6408
#define VM_DATA_GUEST_LINEAR_ADDR					0x640A

/* VM control fields of VMCS. */
#define VM_BIT_VM_ENTRY_LOAD_DEBUG_CTRL					(0x01 << 2)
#define VM_BIT_VM_ENTRY_CTRL_IA32E_MODE_GUEST				(0x01 << 9)
#define VM_BIT_VM_ENTRY_CTRL_LOAD_IA32_EFER				(0x01 << 15)

#define VM_BIT_VM_EXIT_SAVE_DEBUG_CTRL					(0x01 << 2)
#define VM_BIT_VM_EXIT_CTRL_HOST_ADDR_SIZE				(0x01 << 9)
#define VM_BIT_VM_EXIT_CTRL_ACK_INT_ON_EXIT				(0x01 << 15)
#define VM_BIT_VM_EXIT_CTRL_SAVE_IA32_EFER				(0x01 << 20)
#define VM_BIT_VM_EXIT_CTRL_SAVE_PRE_TIMER				(0x01 << 22)

/* PIN Based VM execution control flags. */
#define VM_BIT_VM_PIN_BASED_USE_PRE_TIMER				(0x01 << 6)

/* Primary processor-based VM execution control flags. */
#define VM_BIT_VM_PRI_PROC_CTRL_CR3_LOAD				(0x01 << 15)
#define VM_BIT_VM_PRI_PROC_CTRL_USE_MOVE_DR				(0x01 << 23)
#define VM_BIT_VM_PRI_PROC_CTRL_USE_IO_BITMAP				(0x01 << 25)
#define VM_BIT_VM_PRI_PROC_CTRL_USE_MONITOR_TRAP			(0x01 << 27)
#define VM_BIT_VM_PRI_PROC_CTRL_USE_MSR_BITMAP				(0x01 << 28)
#define VM_BIT_VM_PRI_PROC_CTRL_USE_SEC_CTRL				(0x01 << 31)

/* Secondary processor-based VM execution control flags. */
#define VM_BIT_VM_SEC_PROC_CTRL_USE_EPT					(0x01 << 1)
#define VM_BIT_VM_SEC_PROC_CTRL_DESC_TABLE				(0x01 << 2)
#define VM_BIT_VM_SEC_PROC_CTRL_ENABLE_RDTSCP				(0x01 << 3)
#define VM_BIT_VM_SEC_PROC_CTRL_ENABLE_VPID				(0x01 << 5)
#define VM_BIT_VM_SEC_PROC_CTRL_UNREST_GUEST				(0x01 << 7)
#define VM_BIT_VM_SEC_PROC_CTRL_ENABLE_INVPCID 				(0x01 << 12)
#define VM_BIT_VM_SEC_PROC_CTRL_VMCS_SHADOWING				(0x01 << 14)
#define VM_BIT_VM_SEC_PROC_CTRL_ENABLE_XSAVE  				(0x01 << 20)

/* MISC flags. */
#define VM_BIT_VM_MISC_SAVE_LMA_TO_VMCS					(0x01 << 5)

/* EPT flags. */
#define VM_BIT_EPT_PAGE_WALK_LENGTH_BITMAP				(0x03 << 3)
//#define VM_BIT_EPT_PAGE_WALK_LENGTH_BITMAP				(0x07 << 3)
#define VM_BIT_EPT_MEM_TYPE_UC						(0x00 << 0)
#define VM_BIT_EPT_MEM_TYPE_WB						(0x06 << 0)

/* VM entry flags. */
#define VM_BIT_VM_ENTRY_INT_INFO_NMI					(0x2 << 8)
#define VM_BIT_VM_ENTRY_INT_INFO_HW					(0x3 << 8)
#define VM_BIT_VM_ENTRY_INT_INFO_OTHER					(0x7 << 8)
#define VM_BIT_VM_ENTRY_INT_INFO_ERROR_CODE				(0x01 << 11)
#define VM_BIT_VM_ENTRY_INT_INFO_VALID					(0x01 << 31)
#define VM_ENTRY_INT_INFO_UD			(6 | VM_BIT_VM_ENTRY_INT_INFO_HW |\
						 VM_BIT_VM_ENTRY_INT_INFO_VALID)
#define VM_ENTRY_INT_INFO_GP			(13 | VM_BIT_VM_ENTRY_INT_INFO_HW | \
						 VM_BIT_VM_ENTRY_INT_INFO_ERROR_CODE | \
						 VM_BIT_VM_ENTRY_INT_INFO_VALID)
#define VM_ENTRY_INT_INFO_NMI			(2 | VM_BIT_VM_ENTRY_INT_INFO_NMI |\
						 VM_BIT_VM_ENTRY_INT_INFO_VALID)

/* VM instruction error number. */
#define VM_INST_ERROR_VMCALL_IN_VMX_ROOT				(1)
#define VM_INST_ERROR_VMCLEAR_WITH_INV_PHY_ADDR				(2)
#define VM_INST_ERROR_VMCLEAR_WITH_VMXON_PTR				(3)

/* VM instruction information fields. */
#define VM_INST_INFO_INST_IDENTITY(info)		(((info) >> 28) & 0x03)
#define VM_INST_INFO_MEM_REG(info)			(((info) >> 10) & 0x01)
#define VM_INST_INFO_REG1(info)				(((info) >> 3) & 0x0F)
#define VM_INST_INFO_REG2(info)				(((info) >> 28) & 0x0F)
#define VM_INST_INFO_SEG_REG(info)			(((info) >> 15) & 0x03)
#define VM_INST_INFO_IDX_REG(info)			(((info) >> 18) & 0x0F)
#define VM_INST_INFO_SCALE(info)			((info) & 0x03)
#define VM_INST_INFO_BASE_REG(info)			(((info) >> 23) & 0x0F)
#define VM_INST_INFO_ADDR_SIZE(info)			(((info) >> 7) & 0x07)

#define VM_INST_INFO_SGDT						0
#define VM_INST_INFO_SIDT						1
#define VM_INST_INFO_LGDT						2
#define VM_INST_INFO_LIDT						3

#define VM_INST_INFO_SLDT						0
#define VM_INST_INFO_STR						1
#define VM_INST_INFO_LLDT						2
#define VM_INST_INFO_LTR						3

#define VM_INST_INFO_IDX_REG_INVALID					(0x01 << 22)
#define VM_INST_INFO_BASE_REG_INVALID					(0x01 << 27)

#define VM_INST_INFO_ADDR_SIZE_16BIT					0
#define VM_INST_INFO_ADDR_SIZE_32BIT					1
#define VM_INST_INFO_ADDR_SIZE_64BIT					2

/* VM exit interrupt information fields and vector. */
#define VM_EXIT_INT_INFO_INT_TYPE(info)			(((info) >> 8) & 0x07)
#define VM_EXIT_INT_INFO_VECTOR(info)			((info) & 0xFF)

/* VM exit interrupt type. */
#define VM_EXIT_INT_TYPE_EXT						0
#define VM_EXIT_INT_TYPE_NMI						2
#define VM_EXIT_INT_TYPE_HW						3
#define VM_EXIT_INT_TYPE_SW						6

/* Exception types. */
#define VM_INT_DIVIDE_ERROR						0
#define VM_INT_DEBUG_EXCEPTION						1
#define VM_INT_NMI							2
#define VM_INT_BREAKPOINT						3
#define VM_INT_OVERFLOW							4
#define VM_INT_MACHINE_CHECK						18

/* VM exit reason. */
#define VM_EXIT_REASON_EXCEPT_OR_NMI					(0)
#define VM_EXIT_REASON_EXT_INTTERUPT					(1)
#define VM_EXIT_REASON_TRIPLE_FAULT					(2)
#define VM_EXIT_REASON_INIT_SIGNAL					(3)
#define VM_EXIT_REASON_START_UP_IPI					(4)
#define VM_EXIT_REASON_IO_SMI						(5)
#define VM_EXIT_REASON_OTHER_SMI					(6)
#define VM_EXIT_REASON_INT_WINDOW					(7)
#define VM_EXIT_REASON_NMI_WINDOW					(8)
#define VM_EXIT_REASON_TASK_SWITCH					(9)
#define VM_EXIT_REASON_CPUID						(10)
#define VM_EXIT_REASON_GETSEC						(11)
#define VM_EXIT_REASON_HLT						(12)
#define VM_EXIT_REASON_INVD						(13)
#define VM_EXIT_REASON_INVLPG						(14)
#define VM_EXIT_REASON_RDPMC						(15)
#define VM_EXIT_REASON_RDTSC						(16)
#define VM_EXIT_REASON_RSM						(17)
#define VM_EXIT_REASON_VMCALL						(18)
#define VM_EXIT_REASON_VMCLEAR						(19)
#define VM_EXIT_REASON_VMLAUNCH						(20)
#define VM_EXIT_REASON_VMPTRLD						(21)
#define VM_EXIT_REASON_VMPTRST						(22)
#define VM_EXIT_REASON_VMREAD						(23)
#define VM_EXIT_REASON_VMRESUME						(24)
#define VM_EXIT_REASON_VMWRITE						(25)
#define VM_EXIT_REASON_VMXOFF						(26)
#define VM_EXIT_REASON_VMXON						(27)
#define VM_EXIT_REASON_CTRL_REG_ACCESS			 		(28)
#define VM_EXIT_REASON_MOV_DR						(29)
#define VM_EXIT_REASON_IO_INST						(30)
#define VM_EXIT_REASON_RDMSR						(31)
#define VM_EXIT_REASON_WRMSR						(32)
#define VM_EXIT_REASON_VM_ENTRY_FAILURE_INV_GUEST			(33)
#define VM_EXIT_REASON_VM_ENTRY_FAILURE_MSR_LOAD			(34)
#define VM_EXIT_REASON_MWAIT						(36)
#define VM_EXIT_REASON_MONITOR_TRAP_FLAG				(37)
#define VM_EXIT_REASON_MONITOR						(39)
#define VM_EXIT_REASON_PAUSE						(40)
#define VM_EXIT_REASON_VM_ENTRY_FAILURE_MACHINE_CHECK			(41)
#define VM_EXIT_REASON_TRP_BELOW_THRESHOLD				(43)
#define VM_EXIT_REASON_APIC_ACCESS					(44)
#define VM_EXIT_REASON_VIRTUALIZED_EOI					(45)
#define VM_EXIT_REASON_ACCESS_GDTR_OR_IDTR				(46)
#define VM_EXIT_REASON_ACCESS_LDTR_OR_TR				(47)
#define VM_EXIT_REASON_EPT_VIOLATION					(48)
#define VM_EXIT_REASON_EPT_MISCONFIGURATION				(49)
#define VM_EXIT_REASON_INVEPT						(50)
#define VM_EXIT_REASON_RDTSCP						(51)
#define VM_EXIT_REASON_VMX_PREEMP_TIMER_EXPIRED				(52)
#define VM_EXIT_REASON_INVVPID						(53)
#define VM_EXIT_REASON_WBINVD						(54)
#define VM_EXIT_REASON_XSETBV						(55)
#define VM_EXIT_REASON_APIC_WRITE					(56)
#define VM_EXIT_REASON_RDRAND						(57)
#define VM_EXIT_REASON_INVPCID						(58)
#define VM_EXIT_REASON_VMFUNC						(59)
#define VM_EXIT_REASON_RDSEED						(61)
#define VM_EXIT_REASON_PAGE_MODIFICATION_LOG_FULL			(62)
#define VM_EXIT_REASON_XSAVES						(63)
#define VM_EXIT_REASON_XRSTORS						(64)

/* VM exit qualification flags. */
#define VM_EXIT_QUAL_CTRL_REG_ACC_GET_CTRL_REG_NUMBER(x)	((x) & 0xF)
#define VM_EXIT_QUAL_CTRL_REG_ACC_GET_ACC_TYPE(x)		(((x) >> 4) & 0x3)
#define VM_EXIT_QUAL_CTRL_REG_ACC_GET_GP_REG_NUMBER(x)		(((x) >> 8) & 0xF)
#define VM_EXIT_QUAL_CTRL_REG_ACC_MOVE_TO_CR				(0)
#define VM_EXIT_QUAL_CTRL_REG_ACC_MOVE_FROM_CR				(1)
#define VM_EXIT_QUAL_CTRL_REG_ACC_CLTS					(2)
#define VM_EXIT_QUAL_CTRL_REG_ACC_LMSW					(3)

#define REG_NUM_CR0							0
#define REG_NUM_CR2							2
#define REG_NUM_CR3							3
#define REG_NUM_CR4							4
#define REG_NUM_CR8							8

#define REG_NUM_RAX							0
#define REG_NUM_RCX							1
#define REG_NUM_RDX							2
#define REG_NUM_RBX							3
#define REG_NUM_RSP							4
#define REG_NUM_RBP							5
#define REG_NUM_RSI							6
#define REG_NUM_RDI							7
#define REG_NUM_R8							8
#define REG_NUM_R9							9
#define REG_NUM_R10							10
#define REG_NUM_R11							11
#define REG_NUM_R12							12
#define REG_NUM_R13							13
#define REG_NUM_R14							14
#define REG_NUM_R15							15

/* Debug register (hardware breakpoint) flags. */
#define DR_BIT_ADD_TASK							(0x01 << 0)
#define DR_BIT_DEL_TASK							(0x01 << 1)
#define DR_BIT_SYSCALL_64						(0x01 << 2)
#define DR_BIT_COMMIT_CREDS						(0x01 << 3)

/* CPUID flags. */
#define CPUID_1_ECX_VMX							((u64)0x01 << 5)
#define CPUID_1_ECX_SMX							((u64)0x01 << 6)
#define CPUID_1_ECX_XSAVE						((u64)0x01 << 26)
#define CPUID_D_EAX_XSAVES						((u64)0x01 << 3)

/* RFLAGS register flags. */
#define RFLAGS_BIT_CF							((u64)0x01 << 0)
#define RFLAGS_BIT_PF							((u64)0x01 << 2)
#define RFLAGS_BIT_AF							((u64)0x01 << 4)
#define RFLAGS_BIT_ZF							((u64)0x01 << 6)
#define RFLAGS_BIT_SF							((u64)0x01 << 7)
#define RFLAGS_BIT_IF							((u64)0x01 << 9)
#define RFLAGS_BIT_OF							((u64)0x01 << 11)
#define RFLAGS_BIT_RF							((u64)0x01 << 16)

/* IA32_EFER MSR flags. */
#define EFER_BIT_LMA							(0x01 << 10)
#define EFER_BIT_LME							(0x01 << 8)

/* CR0 Flags. */
#define CR0_BIT_WP							((u64)0x01 << 16)
#define CR0_BIT_NW							((u64)0x01 << 29)
#define CR0_BIT_CD							((u64)0x01 << 30)
#define CR0_BIT_PG							((u64)0x01 << 31)

/* CR3 Flags. */
#define CR3_BIT_PCD							((u64)0x01 << 4)

/* CR4 Flags. */
#define CR4_BIT_MCE							((u64)0x01 << 6)
#define CR4_BIT_VMXE							((u64)0x01 << 13)
#define CR4_BIT_SMXE							((u64)0x01 << 14)
#define CR4_BIT_PCIDE							((u64)0x01 << 17)
#define CR4_BIT_SMEP							((u64)0x01 << 20)
#define CR4_BIT_SMAP							((u64)0x01 << 21)

/* Hyper-box error codes. */
#define ERROR_SUCCESS							0
#define ERROR_NOT_START						 	1
#define ERROR_HW_NOT_SUPPORT						2
#define ERROR_LAUNCH_FAIL						3
#define ERROR_KERNEL_MODIFICATION					4
#define ERROR_KERNEL_VERSION_MISMATCH					5
#define ERROR_SHUTDOWN_TIME_OUT						6
#define ERROR_MEMORY_ALLOC_FAIL						7
#define ERROR_TASK_OVERFLOW						8
#define ERROR_MODULE_OVERFLOW						9
#define ERROR_KERNEL_MEMORY_MODIFICATION				10
#define ERROR_TASK_HIDDEN						11
#define ERROR_MODULE_HIDDEN						12
#define ERROR_KERNEL_POINTER_MODIFICATION				13

/* Define allocated memory type. */
#define ALLOC_KMALLOC							0
#define ALLOC_VMALLOC							1

/* Define read-only memory type. */
#define RO_MODULE							0
#define RO_KERNEL							1

/* Define GDT descriptor type. */
#define GDT_TYPE_64BIT_TSS						9
#define GDT_TYPE_64BIT_LDT						10
#define GDT_TYPE_64BIT_TSS_BUSY						11
#define GDT_TYPE_64BIT_CALL_GATE					12
#define GDT_TYPE_64BIT_INTERRUPT_GATE					14
#define GDT_TYPE_64BIT_TRAP_GATE					15

/* Define VM call service number. */
#define VM_SERVICE_GET_LOGINFO						0
#define VM_SERVICE_SHUTDOWN						10000
#define VM_SERVICE_SHUTDOWN_THIS_CORE					10001

/* Define for kernel version workaround. */
#ifndef PGD_ALLOCATION_ORDER
#define PGD_ALLOCATION_ORDER 						1
#endif

/* Define Hyper-box hide modes. */
#define PROTECT_MODE_HIDE						0
#define PROTECT_MODE_LOCK						1

/* Define Hyper-box start modes. */
#define START_MODE_INITIALIZE						0
#define START_MODE_REINITIALIZE						1


/*
 * Structures.
 */
/* Host registers for VMCS. */
struct hb_vm_host_register
{
	u64 cr0;
	u64 cr3;
	u64 cr4;
	u64 rsp;
	u64 rip;
	u64 cs_selector;
	u64 ss_selector;
	u64 ds_selector;
	u64 es_selector;
	u64 fs_selector;
	u64 gs_selector;
	u64 tr_selector;

	u64 fs_base_addr;
	u64 gs_base_addr;
	u64 tr_base_addr;
	u64 gdtr_base_addr;
	u64 idtr_base_addr;

	u64 ia32_sys_enter_cs;
	u64 ia32_sys_enter_esp;
	u64 ia32_sys_enter_eip;
	u64 ia32_perf_global_ctrl;
	u64 ia32_pat;
	u64 ia32_efer;
};

/* Guest registers for VMCS. */
struct hb_vm_guest_register
{
	u64 cr0;
	u64 cr3;
	u64 cr4;
	u64 dr7;
	u64 rsp;
	u64 rip;
	u64 rflags;
	u64 cs_selector;
	u64 ss_selector;
	u64 ds_selector;
	u64 es_selector;
	u64 fs_selector;
	u64 gs_selector;
	u64 ldtr_selector;
	u64 tr_selector;

	u64 cs_base_addr;
	u64 ss_base_addr;
	u64 ds_base_addr;
	u64 es_base_addr;
	u64 fs_base_addr;
	u64 gs_base_addr;
	u64 ldtr_base_addr;
	u64 tr_base_addr;

	u64 cs_limit;
	u64 ss_limit;
	u64 ds_limit;
	u64 es_limit;
	u64 fs_limit;
	u64 gs_limit;
	u64 ldtr_limit;
	u64 tr_limit;

	u64 cs_access;
	u64 ss_access;
	u64 ds_access;
	u64 es_access;
	u64 fs_access;
	u64 gs_access;
	u64 ldtr_access;
	u64 tr_access;

	u64 gdtr_base_addr;
	u64 idtr_base_addr;
	u64 gdtr_limit;
	u64 idtr_limit;

	u64 ia32_debug_ctrl;
	u64 ia32_sys_enter_cs;
	u64 ia32_sys_enter_esp;
	u64 ia32_sys_enter_eip;
	u64 vmcs_link_ptr;

	u64 ia32_perf_global_ctrl;
	u64 ia32_pat;
	u64 ia32_efer;
};

/* VM control registers for VMCS. */
struct hb_vm_control_register
{
	u64 pin_based_ctrl;
	u64 pri_proc_based_ctrl;
	u64 sec_proc_based_ctrl;
	u64 except_bitmap;
	u64 io_bitmap_addrA;
	u64 io_bitmap_addrB;
	u64 ept_ptr;
	u64 msr_bitmap_addr;
	u64 vm_entry_ctrl_field;
	u64 vm_exti_ctrl_field;
	u64 virt_apic_page_addr;
	u64 cr0_guest_host_mask;
	u64 cr0_read_shadow;
	u64 cr4_guest_host_mask;
	u64 cr4_read_shadow;
	u64 vmread_bitmap_addr;
	u64 vmwrite_bitmap_addr;
};

/* Guest registers (context) for VM exit. */
struct hb_vm_exit_guest_register
{
	u64 vm_launch;
	u64 r15;
	u64 r14;
	u64 r13;
	u64 r12;
	u64 r11;
	u64 r10;
	u64 r9;
	u64 r8;
	u64 rsi;
	u64 rdi;
	u64 rdx;
	u64 rcx;
	u64 rbx;
	u64 rax;
	u64 rbp;
};


/* Guest full context for VMX off. */
struct hb_vm_full_context
{
	u64 cr4;
	u64 cr3;
	u64 cr0;

	u64 tr_selector;
	u64 ldtr_selector;
	u64 gs_selector;
	u64 fs_selector;
	u64 es_selector;
	u64 ds_selector;
	u64 cs_selector;

	struct hb_vm_exit_guest_register gp_register;
	u64 rflags;
	u64 rip;
};

/* Shared context between the host and the guest. */
struct hb_share_context
{
	atomic_t shutdown_flag;
	atomic_t shutdown_complete_count;
};

/* Hyper-box memory pool structure. */
struct hb_memory_pool_struct
{
	u64 max_count;
	u64 pop_index;
	u64 *pool;
};

/* Nested VMCS structure. */
struct hb_nested_vmcs_struct
{
	u64 vmcs_ptr;
	u64 rip;
	u64 rsp;
	u64 cr3;
};

/*
 * Variables.
 */
extern u64 g_max_ram_size;
extern struct list_head* g_modules_ptr;
extern struct file* g_root_file_ptr;
extern struct file* g_proc_file_ptr;
extern struct file* g_tcp_file_ptr;
extern struct file* g_tcp6_file_ptr;
extern struct file* g_udp_file_ptr;
extern struct file* g_udp6_file_ptr;
extern struct socket* g_tcp_sock;
extern struct socket* g_udp_sock;
extern rwlock_t* g_tasklist_lock;
extern atomic_t g_need_init_in_secure;
extern volatile int g_allow_shadow_box_hide;
extern u64 g_vm_init_phy_pml4;

/*
 * Functions.
 */
void hb_printf(int level, char* format, ...);
void hb_error_log(int error_code);
void hb_hide_range(u64 start_addr, u64 end_addr, int vmalloc_type);
void hb_set_all_access_range(u64 start_addr, u64 end_addr, int alloc_type);
u64 hb_sync_page_table(u64 addr, u64 org_target_phys_pml4, int sync_direct_mapping);
u64 hb_sync_page_table2(u64 addr);
void hb_hang(char* string);
void hb_add_ro_area(u64 start, u64 end, u64 ro_type);
int hb_is_addr_in_ro_area(void* addr);
int hb_is_addr_in_kernel_ro_area(void* addr);
int hb_delete_ro_area(u64 start, u64 end);
void hb_insert_ud_exception_to_vm(void);
void hb_insert_nmi_exception_to_vm(void);
void hb_vm_exit_callback(struct hb_vm_exit_guest_register* guest_context);
u64 hb_get_symbol_address(char* symbol);
void hb_reboot(void);
void hb_add_and_protect_module_ro(struct module* mod);
void hb_delete_and_unprotect_module_ro(u64 mod_core_base, u64 mod_core_ro_size);
u64 hb_get_module_init_base(struct module *mod);
u64 hb_get_module_init_size(struct module *mod);
u64 hb_get_module_init_text_size(struct module *mod);
u64 hb_get_module_init_ro_size(struct module *mod);
u64 hb_get_module_core_base(struct module *mod);
u64 hb_get_module_core_size(struct module *mod);
u64 hb_get_module_core_text_size(struct module *mod);
u64 hb_get_module_core_ro_size(struct module *mod);

#endif /* __HYPER_BOX_H__ */
