--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml ukladzik.twx ukladzik.ncd -o ukladzik.twr ukladzik.pcf -ucf
GenIO.ucf -ucf LCD.ucf

Design file:              ukladzik.ncd
Physical constraint file: ukladzik.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1797 paths analyzed, 392 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.099ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_13/regDI_1 (SLICE_X54Y45.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_13/State_14 (FF)
  Destination:          XLXI_13/regDI_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.069ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.092 - 0.122)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_13/State_14 to XLXI_13/regDI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y51.YQ      Tcko                  0.567   XLXI_13/State<15>
                                                       XLXI_13/State_14
    SLICE_X65Y42.G3      net (fanout=13)       1.967   XLXI_13/State<14>
    SLICE_X65Y42.Y       Tilo                  0.612   XLXI_13/regDI_or0002
                                                       XLXI_13/nextState<18>111_SW0
    SLICE_X65Y43.F3      net (fanout=2)        0.039   XLXI_13/N32
    SLICE_X65Y43.X       Tilo                  0.612   XLXI_13/regDI<7>
                                                       XLXI_13/nextState<18>111
    SLICE_X55Y39.G1      net (fanout=2)        1.318   XLXI_13/N3
    SLICE_X55Y39.Y       Tilo                  0.612   XLXI_13/regDI_mux0001<6>108
                                                       XLXI_13/regDI_mux0001<6>108
    SLICE_X54Y45.SR      net (fanout=1)        0.548   XLXI_13/regDI_mux0001<6>108
    SLICE_X54Y45.CLK     Tsrck                 0.794   XLXI_13/regDI<1>
                                                       XLXI_13/regDI_1
    -------------------------------------------------  ---------------------------
    Total                                      7.069ns (3.197ns logic, 3.872ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_13/State_12 (FF)
  Destination:          XLXI_13/regDI_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.878ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.092 - 0.121)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_13/State_12 to XLXI_13/regDI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y46.YQ      Tcko                  0.511   XLXI_13/State<13>
                                                       XLXI_13/State_12
    SLICE_X65Y42.G1      net (fanout=4)        0.832   XLXI_13/State<12>
    SLICE_X65Y42.Y       Tilo                  0.612   XLXI_13/regDI_or0002
                                                       XLXI_13/nextState<18>111_SW0
    SLICE_X65Y43.F3      net (fanout=2)        0.039   XLXI_13/N32
    SLICE_X65Y43.X       Tilo                  0.612   XLXI_13/regDI<7>
                                                       XLXI_13/nextState<18>111
    SLICE_X55Y39.G1      net (fanout=2)        1.318   XLXI_13/N3
    SLICE_X55Y39.Y       Tilo                  0.612   XLXI_13/regDI_mux0001<6>108
                                                       XLXI_13/regDI_mux0001<6>108
    SLICE_X54Y45.SR      net (fanout=1)        0.548   XLXI_13/regDI_mux0001<6>108
    SLICE_X54Y45.CLK     Tsrck                 0.794   XLXI_13/regDI<1>
                                                       XLXI_13/regDI_1
    -------------------------------------------------  ---------------------------
    Total                                      5.878ns (3.141ns logic, 2.737ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_13/State_13 (FF)
  Destination:          XLXI_13/regDI_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.788ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.092 - 0.121)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_13/State_13 to XLXI_13/regDI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y46.XQ      Tcko                  0.514   XLXI_13/State<13>
                                                       XLXI_13/State_13
    SLICE_X65Y43.F2      net (fanout=5)        1.390   XLXI_13/State<13>
    SLICE_X65Y43.X       Tilo                  0.612   XLXI_13/regDI<7>
                                                       XLXI_13/nextState<18>111
    SLICE_X55Y39.G1      net (fanout=2)        1.318   XLXI_13/N3
    SLICE_X55Y39.Y       Tilo                  0.612   XLXI_13/regDI_mux0001<6>108
                                                       XLXI_13/regDI_mux0001<6>108
    SLICE_X54Y45.SR      net (fanout=1)        0.548   XLXI_13/regDI_mux0001<6>108
    SLICE_X54Y45.CLK     Tsrck                 0.794   XLXI_13/regDI<1>
                                                       XLXI_13/regDI_1
    -------------------------------------------------  ---------------------------
    Total                                      5.788ns (2.532ns logic, 3.256ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_13/regDI_2 (SLICE_X64Y43.F2), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_13/cntDigit_2 (FF)
  Destination:          XLXI_13/regDI_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.768ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_13/cntDigit_2 to XLXI_13/regDI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y51.YQ      Tcko                  0.567   XLXI_13/cntDigit<3>
                                                       XLXI_13/cntDigit_2
    SLICE_X67Y54.BY      net (fanout=13)       2.013   XLXI_13/cntDigit<2>
    SLICE_X67Y54.FX      Tbyfx                 0.687   XLXI_13/Mmux_Digit_5_f55
                                                       XLXI_13/Mmux_Digit_4_f6_1
    SLICE_X66Y55.FXINB   net (fanout=1)        0.000   XLXI_13/Mmux_Digit_4_f62
    SLICE_X66Y55.Y       Tif6y                 0.354   XLXI_13/Digit<2>
                                                       XLXI_13/Mmux_Digit_2_f7_1
    SLICE_X64Y40.F1      net (fanout=6)        1.364   XLXI_13/Digit<2>
    SLICE_X64Y40.X       Tilo                  0.660   XLXI_13/regDI<0>
                                                       XLXI_13/regDI_mux0001<5>112
    SLICE_X64Y43.F2      net (fanout=1)        0.347   XLXI_13/regDI_mux0001<5>112
    SLICE_X64Y43.CLK     Tfck                  0.776   XLXI_13/regDI<2>
                                                       XLXI_13/regDI_mux0001<5>1221
                                                       XLXI_13/regDI_2
    -------------------------------------------------  ---------------------------
    Total                                      6.768ns (3.044ns logic, 3.724ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_13/cntDigit_1_2 (FF)
  Destination:          XLXI_13/regDI_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.484ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_13/cntDigit_1_2 to XLXI_13/regDI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y47.YQ      Tcko                  0.567   XLXI_13/cntDigit_1_2
                                                       XLXI_13/cntDigit_1_2
    SLICE_X67Y54.BX      net (fanout=10)       1.505   XLXI_13/cntDigit_1_2
    SLICE_X67Y54.F5      Tbxf5                 0.510   XLXI_13/Mmux_Digit_5_f55
                                                       XLXI_13/Mmux_Digit_5_f5_4
    SLICE_X67Y54.FXINA   net (fanout=1)        0.000   XLXI_13/Mmux_Digit_5_f55
    SLICE_X67Y54.FX      Tinafx                0.401   XLXI_13/Mmux_Digit_5_f55
                                                       XLXI_13/Mmux_Digit_4_f6_1
    SLICE_X66Y55.FXINB   net (fanout=1)        0.000   XLXI_13/Mmux_Digit_4_f62
    SLICE_X66Y55.Y       Tif6y                 0.354   XLXI_13/Digit<2>
                                                       XLXI_13/Mmux_Digit_2_f7_1
    SLICE_X64Y40.F1      net (fanout=6)        1.364   XLXI_13/Digit<2>
    SLICE_X64Y40.X       Tilo                  0.660   XLXI_13/regDI<0>
                                                       XLXI_13/regDI_mux0001<5>112
    SLICE_X64Y43.F2      net (fanout=1)        0.347   XLXI_13/regDI_mux0001<5>112
    SLICE_X64Y43.CLK     Tfck                  0.776   XLXI_13/regDI<2>
                                                       XLXI_13/regDI_mux0001<5>1221
                                                       XLXI_13/regDI_2
    -------------------------------------------------  ---------------------------
    Total                                      6.484ns (3.268ns logic, 3.216ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_13/cntDigit_1_2 (FF)
  Destination:          XLXI_13/regDI_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.484ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_13/cntDigit_1_2 to XLXI_13/regDI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y47.YQ      Tcko                  0.567   XLXI_13/cntDigit_1_2
                                                       XLXI_13/cntDigit_1_2
    SLICE_X67Y55.BX      net (fanout=10)       1.505   XLXI_13/cntDigit_1_2
    SLICE_X67Y55.F5      Tbxf5                 0.510   XLXI_13/Mmux_Digit_6_f52
                                                       XLXI_13/Mmux_Digit_6_f5_1
    SLICE_X67Y54.FXINB   net (fanout=1)        0.000   XLXI_13/Mmux_Digit_6_f52
    SLICE_X67Y54.FX      Tinbfx                0.401   XLXI_13/Mmux_Digit_5_f55
                                                       XLXI_13/Mmux_Digit_4_f6_1
    SLICE_X66Y55.FXINB   net (fanout=1)        0.000   XLXI_13/Mmux_Digit_4_f62
    SLICE_X66Y55.Y       Tif6y                 0.354   XLXI_13/Digit<2>
                                                       XLXI_13/Mmux_Digit_2_f7_1
    SLICE_X64Y40.F1      net (fanout=6)        1.364   XLXI_13/Digit<2>
    SLICE_X64Y40.X       Tilo                  0.660   XLXI_13/regDI<0>
                                                       XLXI_13/regDI_mux0001<5>112
    SLICE_X64Y43.F2      net (fanout=1)        0.347   XLXI_13/regDI_mux0001<5>112
    SLICE_X64Y43.CLK     Tfck                  0.776   XLXI_13/regDI<2>
                                                       XLXI_13/regDI_mux0001<5>1221
                                                       XLXI_13/regDI_2
    -------------------------------------------------  ---------------------------
    Total                                      6.484ns (3.268ns logic, 3.216ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_13/regDI_3 (SLICE_X65Y44.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_13/State_14 (FF)
  Destination:          XLXI_13/regDI_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.723ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_13/State_14 to XLXI_13/regDI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y51.YQ      Tcko                  0.567   XLXI_13/State<15>
                                                       XLXI_13/State_14
    SLICE_X65Y42.G3      net (fanout=13)       1.967   XLXI_13/State<14>
    SLICE_X65Y42.Y       Tilo                  0.612   XLXI_13/regDI_or0002
                                                       XLXI_13/nextState<18>111_SW0
    SLICE_X65Y42.F2      net (fanout=2)        0.536   XLXI_13/N32
    SLICE_X65Y42.X       Tilo                  0.612   XLXI_13/regDI_or0002
                                                       XLXI_13/regDI_or00021
    SLICE_X64Y44.F1      net (fanout=7)        0.430   XLXI_13/regDI_or0002
    SLICE_X64Y44.X       Tilo                  0.660   XLXI_13/regDI_mux0001<4>55
                                                       XLXI_13/regDI_mux0001<4>55
    SLICE_X65Y44.SR      net (fanout=1)        0.545   XLXI_13/regDI_mux0001<4>55
    SLICE_X65Y44.CLK     Tsrck                 0.794   XLXI_13/regDI<3>
                                                       XLXI_13/regDI_3
    -------------------------------------------------  ---------------------------
    Total                                      6.723ns (3.245ns logic, 3.478ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_13/State_16_1 (FF)
  Destination:          XLXI_13/regDI_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.256ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_13/State_16_1 to XLXI_13/regDI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y55.YQ      Tcko                  0.567   XLXI_13/State_16_1
                                                       XLXI_13/State_16_1
    SLICE_X64Y38.G2      net (fanout=9)        1.750   XLXI_13/State_16_1
    SLICE_X64Y38.Y       Tilo                  0.660   XLXI_13/nextState<24>110
                                                       XLXI_13/nextState<18>111_SW1
    SLICE_X65Y42.F3      net (fanout=1)        0.238   XLXI_13/N42
    SLICE_X65Y42.X       Tilo                  0.612   XLXI_13/regDI_or0002
                                                       XLXI_13/regDI_or00021
    SLICE_X64Y44.F1      net (fanout=7)        0.430   XLXI_13/regDI_or0002
    SLICE_X64Y44.X       Tilo                  0.660   XLXI_13/regDI_mux0001<4>55
                                                       XLXI_13/regDI_mux0001<4>55
    SLICE_X65Y44.SR      net (fanout=1)        0.545   XLXI_13/regDI_mux0001<4>55
    SLICE_X65Y44.CLK     Tsrck                 0.794   XLXI_13/regDI<3>
                                                       XLXI_13/regDI_3
    -------------------------------------------------  ---------------------------
    Total                                      6.256ns (3.293ns logic, 2.963ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_13/cntIdx_3 (FF)
  Destination:          XLXI_13/regDI_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.977ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_13/cntIdx_3 to XLXI_13/regDI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y40.XQ      Tcko                  0.515   XLXI_13/cntIdx<3>
                                                       XLXI_13/cntIdx_3
    SLICE_X66Y47.G2      net (fanout=10)       1.734   XLXI_13/cntIdx<3>
    SLICE_X66Y47.Y       Tilo                  0.660   XLXI_13/cntIdx<1>
                                                       XLXI_13/regDI_mux0001<4>26
    SLICE_X64Y44.G1      net (fanout=1)        0.389   XLXI_13/regDI_mux0001<4>26
    SLICE_X64Y44.Y       Tilo                  0.660   XLXI_13/regDI_mux0001<4>55
                                                       XLXI_13/regDI_mux0001<4>27
    SLICE_X64Y44.F4      net (fanout=1)        0.020   XLXI_13/regDI_mux0001<4>27/O
    SLICE_X64Y44.X       Tilo                  0.660   XLXI_13/regDI_mux0001<4>55
                                                       XLXI_13/regDI_mux0001<4>55
    SLICE_X65Y44.SR      net (fanout=1)        0.545   XLXI_13/regDI_mux0001<4>55
    SLICE_X65Y44.CLK     Tsrck                 0.794   XLXI_13/regDI<3>
                                                       XLXI_13/regDI_3
    -------------------------------------------------  ---------------------------
    Total                                      5.977ns (3.289ns logic, 2.688ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_5/F0 (SLICE_X36Y60.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.831ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/qF0 (FF)
  Destination:          XLXI_5/F0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.833ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.035 - 0.033)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_5/qF0 to XLXI_5/F0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y62.YQ      Tcko                  0.409   XLXI_5/qF0
                                                       XLXI_5/qF0
    SLICE_X36Y60.BX      net (fanout=1)        0.308   XLXI_5/qF0
    SLICE_X36Y60.CLK     Tckdi       (-Th)    -0.116   XLXN_53
                                                       XLXI_5/F0
    -------------------------------------------------  ---------------------------
    Total                                      0.833ns (0.525ns logic, 0.308ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/reg11b_6 (SLICE_X37Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.852ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/reg11b_7 (FF)
  Destination:          XLXI_5/reg11b_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_5/reg11b_7 to XLXI_5/reg11b_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y63.YQ      Tcko                  0.409   XLXN_47<7>
                                                       XLXI_5/reg11b_7
    SLICE_X37Y63.BX      net (fanout=4)        0.365   XLXN_47<6>
    SLICE_X37Y63.CLK     Tckdi       (-Th)    -0.080   XLXN_47<5>
                                                       XLXI_5/reg11b_6
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.489ns logic, 0.365ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/E0 (SLICE_X36Y60.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.871ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/qE0 (FF)
  Destination:          XLXI_5/E0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.871ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_5/qE0 to XLXI_5/E0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y61.YQ      Tcko                  0.409   XLXI_5/qE0
                                                       XLXI_5/qE0
    SLICE_X36Y60.BY      net (fanout=1)        0.330   XLXI_5/qE0
    SLICE_X36Y60.CLK     Tckdi       (-Th)    -0.132   XLXN_53
                                                       XLXI_5/E0
    -------------------------------------------------  ---------------------------
    Total                                      0.871ns (0.541ns logic, 0.330ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_5/ResDORdy/DInToggle/CLK
  Logical resource: XLXI_5/ResDORdy/DInToggle/CK
  Location pin: SLICE_X32Y58.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: XLXI_5/ResDORdy/DInToggle/CLK
  Logical resource: XLXI_5/ResDORdy/DInToggle/CK
  Location pin: SLICE_X32Y58.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_5/cnt5b<4>/CLK
  Logical resource: XLXI_5/cnt5b_4/CK
  Location pin: SLICE_X48Y76.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    7.099|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1797 paths, 0 nets, and 737 connections

Design statistics:
   Minimum period:   7.099ns{1}   (Maximum frequency: 140.865MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 19 08:54:51 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 136 MB



