// Generated by CIRCT firtool-1.75.0
module Arbiter2_Valid_PTWReq(	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7]
  output        io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input         io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [26:0] io_in_0_bits_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input         io_in_0_bits_bits_need_gpa,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output        io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input         io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input         io_in_1_bits_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [26:0] io_in_1_bits_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input         io_in_1_bits_bits_need_gpa,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input         io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output        io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output        io_out_bits_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output [26:0] io_out_bits_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output        io_out_bits_bits_need_gpa,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output        io_chosen	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
);

  assign io_in_0_ready = io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7]
  assign io_in_1_ready = ~io_in_0_valid & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:78, :133:7, :153:19]
  assign io_out_valid = io_in_0_valid | io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :154:31]
  assign io_out_bits_valid = io_in_0_valid | io_in_1_bits_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19]
  assign io_out_bits_bits_addr = io_in_0_valid ? io_in_0_bits_bits_addr : io_in_1_bits_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19]
  assign io_out_bits_bits_need_gpa = io_in_0_valid ? io_in_0_bits_bits_need_gpa : io_in_1_bits_bits_need_gpa;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19]
  assign io_chosen = ~io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :142:13, :145:26, :146:17]
endmodule

