INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2019.2/zuchengyuanli/source_code/3_regfile/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2019.2/zuchengyuanli/source_code/3_regfile/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2019.2/zuchengyuanli/shiyan3/shiyan3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
