project_ray_tile_capacity(
  ARCH artix7_100t
  TILE PCIE_BOT
  SITE_TYPES PCIE_2_1
  UNUSED_WIRES
    SCANMODEN
    SCANENABLEN
    PMVSELECT
    PMVENABLEN
    PMVDIVIDE
    USERCLKPREBUF
    USERCLKPREBUFEN
    EDTUPDATE
    EDTSINGLEBYPASSCHAIN
    EDTCONFIGURATION
    EDTCLK
    EDTCHANNELSIN1
    EDTCHANNELSIN2
    EDTCHANNELSIN3
    EDTCHANNELSIN4
    EDTCHANNELSIN5
    EDTCHANNELSIN6
    EDTCHANNELSIN7
    EDTCHANNELSIN8
    EDTBYPASS
    EDTCHANNELSOUT1
    EDTCHANNELSOUT2
    EDTCHANNELSOUT3
    EDTCHANNELSOUT4
    EDTCHANNELSOUT5
    EDTCHANNELSOUT6
    EDTCHANNELSOUT7
    EDTCHANNELSOUT8
    PMVOUT
    XILUNCONNOUT
  )
