{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710306175029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710306175029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 13 00:02:54 2024 " "Processing started: Wed Mar 13 00:02:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710306175029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710306175029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Id_vehiculo -c Id_vehiculo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Id_vehiculo -c Id_vehiculo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710306175029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1710306175583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_vehiculo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_vehiculo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Id_vehiculo-Id_vehiculo_arch " "Found design unit 1: Id_vehiculo-Id_vehiculo_arch" {  } { { "Id_vehiculo.vhd" "" { Text "C:/altera/13.1/parcial peaje electronico/Idvehicular/Id_vehiculo.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710306175907 ""} { "Info" "ISGN_ENTITY_NAME" "1 Id_vehiculo " "Found entity 1: Id_vehiculo" {  } { { "Id_vehiculo.vhd" "" { Text "C:/altera/13.1/parcial peaje electronico/Idvehicular/Id_vehiculo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710306175907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710306175907 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Id_vehiculo " "Elaborating entity \"Id_vehiculo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710306175943 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LED_DENEGADO_ROJO Id_vehiculo.vhd(30) " "VHDL Process Statement warning at Id_vehiculo.vhd(30): inferring latch(es) for signal or variable \"LED_DENEGADO_ROJO\", which holds its previous value in one or more paths through the process" {  } { { "Id_vehiculo.vhd" "" { Text "C:/altera/13.1/parcial peaje electronico/Idvehicular/Id_vehiculo.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1710306176037 "|Id_vehiculo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_DENEGADO_ROJO Id_vehiculo.vhd(30) " "Inferred latch for \"LED_DENEGADO_ROJO\" at Id_vehiculo.vhd(30)" {  } { { "Id_vehiculo.vhd" "" { Text "C:/altera/13.1/parcial peaje electronico/Idvehicular/Id_vehiculo.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710306176037 "|Id_vehiculo"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_DENEGADO_ROJO GND " "Pin \"LED_DENEGADO_ROJO\" is stuck at GND" {  } { { "Id_vehiculo.vhd" "" { Text "C:/altera/13.1/parcial peaje electronico/Idvehicular/Id_vehiculo.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710306177343 "|Id_vehiculo|LED_DENEGADO_ROJO"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1710306177343 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1710306177429 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1710306177951 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710306177951 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ID\[0\] " "No output dependent on input pin \"ID\[0\]\"" {  } { { "Id_vehiculo.vhd" "" { Text "C:/altera/13.1/parcial peaje electronico/Idvehicular/Id_vehiculo.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710306179340 "|Id_vehiculo|ID[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ID\[1\] " "No output dependent on input pin \"ID\[1\]\"" {  } { { "Id_vehiculo.vhd" "" { Text "C:/altera/13.1/parcial peaje electronico/Idvehicular/Id_vehiculo.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710306179340 "|Id_vehiculo|ID[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ID\[2\] " "No output dependent on input pin \"ID\[2\]\"" {  } { { "Id_vehiculo.vhd" "" { Text "C:/altera/13.1/parcial peaje electronico/Idvehicular/Id_vehiculo.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710306179340 "|Id_vehiculo|ID[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1710306179340 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1710306179340 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1710306179340 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1710306179340 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1710306179340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710306179376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 13 00:02:59 2024 " "Processing ended: Wed Mar 13 00:02:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710306179376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710306179376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710306179376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710306179376 ""}
