
*** Running vivado
    with args -log pmp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pmp.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pmp.tcl -notrace
Command: synth_design -top pmp -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28724 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 382.012 ; gain = 97.707
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pmp' [D:/Documents/UET_Courses/6th_Semester/Computer_Architecture/Lab/PMP/Vivado/pmp.sv:12]
INFO: [Synth 8-6157] synthesizing module 'DFF' [D:/Documents/UET_Courses/6th_Semester/Computer_Architecture/Lab/PMP/Vivado/pmp.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'DFF' (1#1) [D:/Documents/UET_Courses/6th_Semester/Computer_Architecture/Lab/PMP/Vivado/pmp.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pmp_registers' [D:/Documents/UET_Courses/6th_Semester/Computer_Architecture/Lab/PMP/Vivado/pmp_registers.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'pmp_registers' (2#1) [D:/Documents/UET_Courses/6th_Semester/Computer_Architecture/Lab/PMP/Vivado/pmp_registers.sv:2]
INFO: [Synth 8-6157] synthesizing module 'pmp_check' [D:/Documents/UET_Courses/6th_Semester/Computer_Architecture/Lab/PMP/Vivado/pmp_check.sv:2]
INFO: [Synth 8-6157] synthesizing module 'addr_check_n' [D:/Documents/UET_Courses/6th_Semester/Computer_Architecture/Lab/PMP/Vivado/addr_check_n.sv:2]
INFO: [Synth 8-6157] synthesizing module 'tor' [D:/Documents/UET_Courses/6th_Semester/Computer_Architecture/Lab/PMP/Vivado/tor.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tor' (3#1) [D:/Documents/UET_Courses/6th_Semester/Computer_Architecture/Lab/PMP/Vivado/tor.sv:1]
INFO: [Synth 8-6157] synthesizing module 'na4' [D:/Documents/UET_Courses/6th_Semester/Computer_Architecture/Lab/PMP/Vivado/na4.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'na4' (4#1) [D:/Documents/UET_Courses/6th_Semester/Computer_Architecture/Lab/PMP/Vivado/na4.sv:1]
INFO: [Synth 8-6157] synthesizing module 'napot' [D:/Documents/UET_Courses/6th_Semester/Computer_Architecture/Lab/PMP/Vivado/napot.sv:1]
INFO: [Synth 8-226] default block is never used [D:/Documents/UET_Courses/6th_Semester/Computer_Architecture/Lab/PMP/Vivado/napot.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'napot' (5#1) [D:/Documents/UET_Courses/6th_Semester/Computer_Architecture/Lab/PMP/Vivado/napot.sv:1]
INFO: [Synth 8-226] default block is never used [D:/Documents/UET_Courses/6th_Semester/Computer_Architecture/Lab/PMP/Vivado/addr_check_n.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'addr_check_n' (6#1) [D:/Documents/UET_Courses/6th_Semester/Computer_Architecture/Lab/PMP/Vivado/addr_check_n.sv:2]
INFO: [Synth 8-226] default block is never used [D:/Documents/UET_Courses/6th_Semester/Computer_Architecture/Lab/PMP/Vivado/pmp_check.sv:76]
INFO: [Synth 8-226] default block is never used [D:/Documents/UET_Courses/6th_Semester/Computer_Architecture/Lab/PMP/Vivado/pmp_check.sv:83]
INFO: [Synth 8-6155] done synthesizing module 'pmp_check' (7#1) [D:/Documents/UET_Courses/6th_Semester/Computer_Architecture/Lab/PMP/Vivado/pmp_check.sv:2]
INFO: [Synth 8-226] default block is never used [D:/Documents/UET_Courses/6th_Semester/Computer_Architecture/Lab/PMP/Vivado/pmp.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'pmp' (8#1) [D:/Documents/UET_Courses/6th_Semester/Computer_Architecture/Lab/PMP/Vivado/pmp.sv:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 436.797 ; gain = 152.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 436.797 ; gain = 152.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 436.797 ; gain = 152.492
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/UET_Courses/6th_Semester/Computer_Architecture/Lab/PMP/Vivado/PMP/PMP.srcs/constrs_1/new/pmp.xdc]
Finished Parsing XDC File [D:/Documents/UET_Courses/6th_Semester/Computer_Architecture/Lab/PMP/Vivado/PMP/PMP.srcs/constrs_1/new/pmp.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/UET_Courses/6th_Semester/Computer_Architecture/Lab/PMP/Vivado/PMP/PMP.srcs/constrs_1/new/pmp.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pmp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pmp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 823.703 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:16 ; elapsed = 00:01:21 . Memory (MB): peak = 823.703 ; gain = 539.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:16 ; elapsed = 00:01:21 . Memory (MB): peak = 823.703 ; gain = 539.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:21 . Memory (MB): peak = 823.703 ; gain = 539.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 823.703 ; gain = 539.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 64    
	   3 Input     32 Bit       Adders := 16    
	   2 Input      7 Bit       Adders := 16    
+---Registers : 
	               32 Bit    Registers := 20    
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  33 Input      6 Bit        Muxes := 16    
	  17 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	  21 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pmp 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module pmp_registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 20    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
	  21 Input      1 Bit        Muxes := 20    
Module tor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module na4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
Module napot 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	  33 Input      6 Bit        Muxes := 1     
Module addr_check_n 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module pmp_check 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module DFF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg3_reg[19]' (FDRE) to 'PMP_REG/pmpaddr14_reg[19]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg3_reg[20]' (FDRE) to 'PMP_REG/pmpaddr14_reg[20]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg3_reg[27]' (FDRE) to 'PMP_REG/pmpaddr14_reg[27]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg3_reg[28]' (FDRE) to 'PMP_REG/pmpaddr14_reg[28]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[0]' (FDRE) to 'PMP_REG/pmpaddr12_reg[0]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[1]' (FDRE) to 'PMP_REG/pmpaddr12_reg[1]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[2]' (FDRE) to 'PMP_REG/pmpaddr12_reg[2]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[3]' (FDRE) to 'PMP_REG/pmpaddr12_reg[3]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[4]' (FDRE) to 'PMP_REG/pmpaddr12_reg[4]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[5]' (FDRE) to 'PMP_REG/pmpaddr12_reg[5]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg2_reg[5]' (FDRE) to 'PMP_REG/pmpaddr12_reg[5]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg0_reg[5]' (FDRE) to 'PMP_REG/pmpaddr12_reg[5]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg1_reg[5]' (FDRE) to 'PMP_REG/pmpaddr12_reg[5]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg3_reg[5]' (FDRE) to 'PMP_REG/pmpaddr12_reg[5]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[6]' (FDRE) to 'PMP_REG/pmpaddr12_reg[6]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg2_reg[6]' (FDRE) to 'PMP_REG/pmpaddr12_reg[6]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg0_reg[6]' (FDRE) to 'PMP_REG/pmpaddr12_reg[6]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg1_reg[6]' (FDRE) to 'PMP_REG/pmpaddr12_reg[6]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg3_reg[6]' (FDRE) to 'PMP_REG/pmpaddr12_reg[6]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[7]' (FDRE) to 'PMP_REG/pmpaddr12_reg[7]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[8]' (FDRE) to 'PMP_REG/pmpaddr12_reg[8]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[9]' (FDRE) to 'PMP_REG/pmpaddr12_reg[9]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[10]' (FDRE) to 'PMP_REG/pmpaddr12_reg[10]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[11]' (FDRE) to 'PMP_REG/pmpaddr12_reg[11]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[12]' (FDRE) to 'PMP_REG/pmpaddr12_reg[12]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[13]' (FDRE) to 'PMP_REG/pmpaddr12_reg[13]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg2_reg[13]' (FDRE) to 'PMP_REG/pmpaddr12_reg[13]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg0_reg[13]' (FDRE) to 'PMP_REG/pmpaddr12_reg[13]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg1_reg[13]' (FDRE) to 'PMP_REG/pmpaddr12_reg[13]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg3_reg[13]' (FDRE) to 'PMP_REG/pmpaddr12_reg[13]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[14]' (FDRE) to 'PMP_REG/pmpaddr12_reg[14]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg2_reg[14]' (FDRE) to 'PMP_REG/pmpaddr12_reg[14]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg0_reg[14]' (FDRE) to 'PMP_REG/pmpaddr12_reg[14]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg1_reg[14]' (FDRE) to 'PMP_REG/pmpaddr12_reg[14]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg3_reg[14]' (FDRE) to 'PMP_REG/pmpaddr12_reg[14]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[15]' (FDRE) to 'PMP_REG/pmpaddr12_reg[15]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[16]' (FDRE) to 'PMP_REG/pmpaddr12_reg[16]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[17]' (FDRE) to 'PMP_REG/pmpaddr12_reg[17]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[18]' (FDRE) to 'PMP_REG/pmpaddr12_reg[18]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[19]' (FDRE) to 'PMP_REG/pmpaddr12_reg[19]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[20]' (FDRE) to 'PMP_REG/pmpaddr12_reg[20]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[21]' (FDRE) to 'PMP_REG/pmpaddr12_reg[21]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg2_reg[21]' (FDRE) to 'PMP_REG/pmpaddr12_reg[21]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg0_reg[21]' (FDRE) to 'PMP_REG/pmpaddr12_reg[21]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg1_reg[21]' (FDRE) to 'PMP_REG/pmpaddr12_reg[21]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg3_reg[21]' (FDRE) to 'PMP_REG/pmpaddr12_reg[21]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[22]' (FDRE) to 'PMP_REG/pmpaddr12_reg[22]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg2_reg[22]' (FDRE) to 'PMP_REG/pmpaddr12_reg[22]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg0_reg[22]' (FDRE) to 'PMP_REG/pmpaddr12_reg[22]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg1_reg[22]' (FDRE) to 'PMP_REG/pmpaddr12_reg[22]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg3_reg[22]' (FDRE) to 'PMP_REG/pmpaddr12_reg[22]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[23]' (FDRE) to 'PMP_REG/pmpaddr12_reg[23]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[24]' (FDRE) to 'PMP_REG/pmpaddr12_reg[24]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[25]' (FDRE) to 'PMP_REG/pmpaddr12_reg[25]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[26]' (FDRE) to 'PMP_REG/pmpaddr12_reg[26]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[27]' (FDRE) to 'PMP_REG/pmpaddr12_reg[27]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[28]' (FDRE) to 'PMP_REG/pmpaddr12_reg[28]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[29]' (FDRE) to 'PMP_REG/pmpaddr12_reg[29]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg2_reg[29]' (FDRE) to 'PMP_REG/pmpaddr12_reg[29]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg0_reg[29]' (FDRE) to 'PMP_REG/pmpaddr12_reg[29]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg1_reg[29]' (FDRE) to 'PMP_REG/pmpaddr12_reg[29]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg3_reg[29]' (FDRE) to 'PMP_REG/pmpaddr12_reg[29]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[30]' (FDRE) to 'PMP_REG/pmpaddr12_reg[30]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg2_reg[30]' (FDRE) to 'PMP_REG/pmpaddr12_reg[30]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg0_reg[30]' (FDRE) to 'PMP_REG/pmpaddr12_reg[30]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg1_reg[30]' (FDRE) to 'PMP_REG/pmpaddr12_reg[30]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg3_reg[30]' (FDRE) to 'PMP_REG/pmpaddr12_reg[30]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr14_reg[31]' (FDRE) to 'PMP_REG/pmpaddr12_reg[31]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg3_reg[11]' (FDRE) to 'PMP_REG/pmpaddr12_reg[11]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpcfg3_reg[12]' (FDRE) to 'PMP_REG/pmpaddr12_reg[12]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[0]' (FDRE) to 'PMP_REG/pmpaddr12_reg[0]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[1]' (FDRE) to 'PMP_REG/pmpaddr12_reg[1]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[2]' (FDRE) to 'PMP_REG/pmpaddr12_reg[2]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[3]' (FDRE) to 'PMP_REG/pmpaddr12_reg[3]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[4]' (FDRE) to 'PMP_REG/pmpaddr12_reg[4]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[5]' (FDRE) to 'PMP_REG/pmpaddr12_reg[5]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[6]' (FDRE) to 'PMP_REG/pmpaddr12_reg[6]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[7]' (FDRE) to 'PMP_REG/pmpaddr12_reg[7]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[8]' (FDRE) to 'PMP_REG/pmpaddr12_reg[8]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[9]' (FDRE) to 'PMP_REG/pmpaddr12_reg[9]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[10]' (FDRE) to 'PMP_REG/pmpaddr12_reg[10]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[11]' (FDRE) to 'PMP_REG/pmpaddr12_reg[11]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[12]' (FDRE) to 'PMP_REG/pmpaddr12_reg[12]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[13]' (FDRE) to 'PMP_REG/pmpaddr12_reg[13]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[14]' (FDRE) to 'PMP_REG/pmpaddr12_reg[14]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[15]' (FDRE) to 'PMP_REG/pmpaddr12_reg[15]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[16]' (FDRE) to 'PMP_REG/pmpaddr12_reg[16]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[17]' (FDRE) to 'PMP_REG/pmpaddr12_reg[17]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[18]' (FDRE) to 'PMP_REG/pmpaddr12_reg[18]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[19]' (FDRE) to 'PMP_REG/pmpaddr12_reg[19]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[20]' (FDRE) to 'PMP_REG/pmpaddr12_reg[20]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[21]' (FDRE) to 'PMP_REG/pmpaddr12_reg[21]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[22]' (FDRE) to 'PMP_REG/pmpaddr12_reg[22]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[23]' (FDRE) to 'PMP_REG/pmpaddr12_reg[23]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[24]' (FDRE) to 'PMP_REG/pmpaddr12_reg[24]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[25]' (FDRE) to 'PMP_REG/pmpaddr12_reg[25]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[26]' (FDRE) to 'PMP_REG/pmpaddr12_reg[26]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[27]' (FDRE) to 'PMP_REG/pmpaddr12_reg[27]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[28]' (FDRE) to 'PMP_REG/pmpaddr12_reg[28]'
INFO: [Synth 8-3886] merging instance 'PMP_REG/pmpaddr13_reg[29]' (FDRE) to 'PMP_REG/pmpaddr12_reg[29]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PMP_REG/pmpaddr15_reg[3] )
WARNING: [Synth 8-3332] Sequential element (genblk1[18].UUT2/Q_reg) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (genblk1[19].UUT2/Q_reg) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (genblk1[20].UUT2/Q_reg) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (genblk1[21].UUT2/Q_reg) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (genblk1[22].UUT2/Q_reg) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (genblk1[23].UUT2/Q_reg) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (genblk1[24].UUT2/Q_reg) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (genblk1[25].UUT2/Q_reg) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[3]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[4]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[5]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[6]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[11]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[12]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[13]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[14]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[19]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[20]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[21]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[22]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[27]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[28]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[29]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[30]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[7]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[15]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[23]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[31]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[1]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[9]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[17]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[25]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[2]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[10]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[18]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[26]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[0]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[8]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[16]) is unused and will be removed from module pmp.
WARNING: [Synth 8-3332] Sequential element (PMP_REG/pmpaddr15_reg[24]) is unused and will be removed from module pmp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:30 . Memory (MB): peak = 823.703 ; gain = 539.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:56 ; elapsed = 00:02:07 . Memory (MB): peak = 823.703 ; gain = 539.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:07 . Memory (MB): peak = 823.703 ; gain = 539.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:56 ; elapsed = 00:02:07 . Memory (MB): peak = 823.703 ; gain = 539.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:00 ; elapsed = 00:02:10 . Memory (MB): peak = 823.703 ; gain = 539.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:00 ; elapsed = 00:02:10 . Memory (MB): peak = 823.703 ; gain = 539.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:00 ; elapsed = 00:02:10 . Memory (MB): peak = 823.703 ; gain = 539.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:00 ; elapsed = 00:02:10 . Memory (MB): peak = 823.703 ; gain = 539.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:00 ; elapsed = 00:02:10 . Memory (MB): peak = 823.703 ; gain = 539.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:00 ; elapsed = 00:02:10 . Memory (MB): peak = 823.703 ; gain = 539.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |    18|
|3     |LUT3 |     8|
|4     |FDCE |    18|
|5     |IBUF |     2|
|6     |OBUF |    17|
+------+-----+------+

Report Instance Areas: 
+------+---------------------+-------+------+
|      |Instance             |Module |Cells |
+------+---------------------+-------+------+
|1     |top                  |       |    64|
|2     |  UUT                |DFF    |     2|
|3     |  \genblk1[10].UUT2  |DFF_0  |     2|
|4     |  \genblk1[11].UUT2  |DFF_1  |     2|
|5     |  \genblk1[12].UUT2  |DFF_2  |     2|
|6     |  \genblk1[13].UUT2  |DFF_3  |     2|
|7     |  \genblk1[14].UUT2  |DFF_4  |     2|
|8     |  \genblk1[15].UUT2  |DFF_5  |     2|
|9     |  \genblk1[16].UUT2  |DFF_6  |     7|
|10    |  \genblk1[17].UUT2  |DFF_7  |     5|
|11    |  \genblk1[1].UUT2   |DFF_8  |     2|
|12    |  \genblk1[2].UUT2   |DFF_9  |     2|
|13    |  \genblk1[3].UUT2   |DFF_10 |     2|
|14    |  \genblk1[4].UUT2   |DFF_11 |     2|
|15    |  \genblk1[5].UUT2   |DFF_12 |     2|
|16    |  \genblk1[6].UUT2   |DFF_13 |     2|
|17    |  \genblk1[7].UUT2   |DFF_14 |     2|
|18    |  \genblk1[8].UUT2   |DFF_15 |     2|
|19    |  \genblk1[9].UUT2   |DFF_16 |     2|
+------+---------------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:00 ; elapsed = 00:02:10 . Memory (MB): peak = 823.703 ; gain = 539.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:14 . Memory (MB): peak = 823.703 ; gain = 152.492
Synthesis Optimization Complete : Time (s): cpu = 00:02:00 ; elapsed = 00:02:11 . Memory (MB): peak = 823.703 ; gain = 539.398
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
166 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:05 ; elapsed = 00:02:17 . Memory (MB): peak = 824.719 ; gain = 552.512
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/UET_Courses/6th_Semester/Computer_Architecture/Lab/PMP/Vivado/PMP/PMP.runs/synth_1/pmp.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pmp_utilization_synth.rpt -pb pmp_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 824.719 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 12 21:49:19 2025...
