$date
	Tue Aug 15 18:38:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module obj $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 4 $ q [3:0] $end
$scope module df1 $end
$var wire 1 " clk $end
$var wire 1 % d $end
$var wire 1 # rst $end
$var reg 1 & q $end
$upscope $end
$scope module df2 $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var wire 1 # rst $end
$var reg 1 ( q $end
$upscope $end
$scope module df3 $end
$var wire 1 " clk $end
$var wire 1 ) d $end
$var wire 1 # rst $end
$var reg 1 * q $end
$upscope $end
$scope module df4 $end
$var wire 1 " clk $end
$var wire 1 + d $end
$var wire 1 # rst $end
$var reg 1 , q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
x+
x*
x)
x(
x'
x&
x%
bx $
1#
0"
bx !
$end
#5
1%
0'
0)
0+
0&
0(
0*
b0 !
b0 $
0,
1"
#10
0"
0#
#15
1'
b1 !
b1 $
1&
1"
#20
0"
#25
1)
b11 !
b11 $
1(
1"
#30
0"
#35
1+
b111 !
b111 $
1*
1"
#40
0"
#45
0%
b1111 !
b1111 $
1,
1"
#50
0"
#55
0'
b1110 !
b1110 $
0&
1"
#60
0"
#65
0)
b1100 !
b1100 $
0(
1"
#70
0"
#75
0+
b1000 !
b1000 $
0*
1"
#80
0"
#85
1%
b0 !
b0 $
0,
1"
#90
0"
#95
1'
b1 !
b1 $
1&
1"
#100
0"
#105
1)
b11 !
b11 $
1(
1"
#110
0"
#115
1+
b111 !
b111 $
1*
1"
#120
0"
#125
0%
b1111 !
b1111 $
1,
1"
#130
0"
#135
0'
b1110 !
b1110 $
0&
1"
#140
0"
#145
0)
b1100 !
b1100 $
0(
1"
#150
0"
#155
0+
b1000 !
b1000 $
0*
1"
#160
0"
#165
1%
b0 !
b0 $
0,
1"
#170
0"
#175
1'
b1 !
b1 $
1&
1"
#180
0"
#185
1)
b11 !
b11 $
1(
1"
#190
0"
#195
1+
b111 !
b111 $
1*
1"
#200
0"
#205
0%
b1111 !
b1111 $
1,
1"
#210
0"
#215
0'
b1110 !
b1110 $
0&
1"
#220
0"
#225
0)
b1100 !
b1100 $
0(
1"
#230
0"
