

================================================================
== Vitis HLS Report for 'foo_m'
================================================================
* Date:           Sun Dec 11 11:13:38 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab5_z1
* Solution:       sol5_pingpong (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.470 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |   163845|   163845|  1.638 ms|  1.638 ms|  65538|  65538|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +--------------------+-----------------+---------+---------+----------+----------+-------+-------+---------+
        |                    |                 |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |      Instance      |      Module     |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +--------------------+-----------------+---------+---------+----------+----------+-------+-------+---------+
        |Loop_Loop1_proc_U0  |Loop_Loop1_proc  |    65537|    65537|  0.655 ms|  0.655 ms|  65537|  65537|       no|
        |split_U0            |split            |    32769|    32769|  0.328 ms|  0.328 ms|  32769|  32769|       no|
        |Loop_Loop2_proc_U0  |Loop_Loop2_proc  |    65537|    65537|  0.655 ms|  0.655 ms|  65537|  65537|       no|
        |Loop_Loop3_proc_U0  |Loop_Loop3_proc  |    49153|    49153|  0.492 ms|  0.492 ms|  49153|  49153|       no|
        +--------------------+-----------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|    14|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   4|    301|   389|    -|
|Memory           |      192|   -|      0|     0|    0|
|Multiplexer      |        -|   -|      -|    18|    -|
|Register         |        -|   -|      2|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |      192|   4|    303|   421|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |      480|  10|      1|     5|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+----+-----+-----+-----+
    |      Instance      |      Module     | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------+-----------------+---------+----+-----+-----+-----+
    |Loop_Loop1_proc_U0  |Loop_Loop1_proc  |        0|   3|  100|  101|    0|
    |Loop_Loop2_proc_U0  |Loop_Loop2_proc  |        0|   1|  100|  101|    0|
    |Loop_Loop3_proc_U0  |Loop_Loop3_proc  |        0|   0|   67|  115|    0|
    |split_U0            |split            |        0|   0|   34|   72|    0|
    +--------------------+-----------------+---------+----+-----+-----+-----+
    |Total               |                 |        0|   4|  301|  389|    0|
    +--------------------+-----------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------+---------+---+----+-----+-------+-----+------+-------------+
    |  Memory |        Module       | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------+---------------------+---------+---+----+-----+-------+-----+------+-------------+
    |temp1_U  |temp1_RAM_AUTO_1R1W  |       64|  0|   0|    0|  16384|   32|     1|       524288|
    |temp2_U  |temp1_RAM_AUTO_1R1W  |       64|  0|   0|    0|  16384|   32|     1|       524288|
    |temp3_U  |temp1_RAM_AUTO_1R1W  |       64|  0|   0|    0|  16384|   32|     1|       524288|
    +---------+---------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total    |                     |      192|  0|   0|    0|  49152|   96|     3|      1572864|
    +---------+---------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_temp2        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_temp3        |       and|   0|  0|   2|           1|           1|
    |ap_idle                      |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                 |       and|   0|  0|   2|           1|           1|
    |split_U0_ap_continue         |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_temp2  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_temp3  |        or|   0|  0|   2|           1|           1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0|  14|           7|           7|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_temp2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_temp3  |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  18|          4|    2|          4|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+---+----+-----+-----------+
    |               Name              | FF| LUT| Bits| Const Bits|
    +---------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_temp2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_temp3  |  1|   0|    1|          0|
    +---------------------------------+---+----+-----+-----------+
    |Total                            |  2|   0|    2|          0|
    +---------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_local_block      |  out|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_local_deadlock   |  out|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_clk              |   in|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|         foo_m|  return value|
|data_in_address0    |  out|   14|   ap_memory|       data_in|         array|
|data_in_ce0         |  out|    1|   ap_memory|       data_in|         array|
|data_in_d0          |  out|   32|   ap_memory|       data_in|         array|
|data_in_q0          |   in|   32|   ap_memory|       data_in|         array|
|data_in_we0         |  out|    1|   ap_memory|       data_in|         array|
|data_in_address1    |  out|   14|   ap_memory|       data_in|         array|
|data_in_ce1         |  out|    1|   ap_memory|       data_in|         array|
|data_in_d1          |  out|   32|   ap_memory|       data_in|         array|
|data_in_q1          |   in|   32|   ap_memory|       data_in|         array|
|data_in_we1         |  out|    1|   ap_memory|       data_in|         array|
|scale               |   in|   32|     ap_none|         scale|        scalar|
|data_out1_address0  |  out|   14|   ap_memory|     data_out1|         array|
|data_out1_ce0       |  out|    1|   ap_memory|     data_out1|         array|
|data_out1_d0        |  out|   32|   ap_memory|     data_out1|         array|
|data_out1_q0        |   in|   32|   ap_memory|     data_out1|         array|
|data_out1_we0       |  out|    1|   ap_memory|     data_out1|         array|
|data_out1_address1  |  out|   14|   ap_memory|     data_out1|         array|
|data_out1_ce1       |  out|    1|   ap_memory|     data_out1|         array|
|data_out1_d1        |  out|   32|   ap_memory|     data_out1|         array|
|data_out1_q1        |   in|   32|   ap_memory|     data_out1|         array|
|data_out1_we1       |  out|    1|   ap_memory|     data_out1|         array|
|data_out2_address0  |  out|   14|   ap_memory|     data_out2|         array|
|data_out2_ce0       |  out|    1|   ap_memory|     data_out2|         array|
|data_out2_d0        |  out|   32|   ap_memory|     data_out2|         array|
|data_out2_q0        |   in|   32|   ap_memory|     data_out2|         array|
|data_out2_we0       |  out|    1|   ap_memory|     data_out2|         array|
|data_out2_address1  |  out|   14|   ap_memory|     data_out2|         array|
|data_out2_ce1       |  out|    1|   ap_memory|     data_out2|         array|
|data_out2_d1        |  out|   32|   ap_memory|     data_out2|         array|
|data_out2_q1        |   in|   32|   ap_memory|     data_out2|         array|
|data_out2_we1       |  out|    1|   ap_memory|     data_out2|         array|
+--------------------+-----+-----+------------+--------------+--------------+

