pc_ila.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/pc_ila/sim/pc_ila.v,incdir="../../../../project_1.srcs/sources_1/ip/pc_ila/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
