# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-o verilator-tb -sv --timing --trace-fst -timescale-override 1ns/1ps --binary --top-module testbench testbench.sv ../../provided_modules/nonsynth_clock_gen.sv ../../provided_modules/nonsynth_reset_gen.sv top.sv ../../provided_modules/axis_i2s2.v ../../provided_modules/inv.sv ../../provided_modules/dff.sv ram_1r1w_sync.sv sine.sv"
S      6272   168615  1678348338   138918913  1678348338   122555461 "../../provided_modules/axis_i2s2.v"
S       922   167982  1678136316   466934344  1677627693   148382000 "../../provided_modules/dff.sv"
S       129   167984  1678136316   466934344  1677627693   148382000 "../../provided_modules/inv.sv"
S       407   167985  1678136316   470936448  1677627693   148382000 "../../provided_modules/nonsynth_clock_gen.sv"
S      3184   167986  1678136316   478940653  1677627693   148382000 "../../provided_modules/nonsynth_reset_gen.sv"
S  12052368   134594  1672876007    11909587  1672798791           0 "/opt/oss-cad-suite/libexec/verilator_bin"
T      5112   168577  1678397624   916476000  1678397624   916476000 "obj_dir/Vtestbench.cpp"
T      2950   168576  1678397624   916476000  1678397624   916476000 "obj_dir/Vtestbench.h"
T      1789   168593  1678397624   920478228  1678397624   920478228 "obj_dir/Vtestbench.mk"
T      1796   131168  1678397624   916476000  1678397624   916476000 "obj_dir/Vtestbench__Syms.cpp"
T      1563   168417  1678397624   916476000  1678397624   916476000 "obj_dir/Vtestbench__Syms.h"
T      9172   168589  1678397624   920478228  1678397624   920478228 "obj_dir/Vtestbench__Trace__0.cpp"
T     20929   168587  1678397624   920478228  1678397624   920478228 "obj_dir/Vtestbench__Trace__0__Slow.cpp"
T      3256   168578  1678397624   920478228  1678397624   920478228 "obj_dir/Vtestbench___024root.h"
T     24458   168585  1678397624   920478228  1678397624   920478228 "obj_dir/Vtestbench___024root__DepSet_hed41eec4__0.cpp"
T     13069   168581  1678397624   920478228  1678397624   920478228 "obj_dir/Vtestbench___024root__DepSet_hed41eec4__0__Slow.cpp"
T      2823   168583  1678397624   920478228  1678397624   920478228 "obj_dir/Vtestbench___024root__DepSet_hfc24d085__0.cpp"
T      1580   168580  1678397624   920478228  1678397624   920478228 "obj_dir/Vtestbench___024root__DepSet_hfc24d085__0__Slow.cpp"
T       722   168579  1678397624   920478228  1678397624   920478228 "obj_dir/Vtestbench___024root__Slow.cpp"
T      1009   168590  1678397624   920478228  1678397624   920478228 "obj_dir/Vtestbench__main.cpp"
T       893   168595  1678397624   924480455  1678397624   924480455 "obj_dir/Vtestbench__ver.d"
T         0        0  1678397624   924480455  1678397624   924480455 "obj_dir/Vtestbench__verFiles.dat"
T      1782   168592  1678397624   920478228  1678397624   920478228 "obj_dir/Vtestbench_classes.mk"
S       838   168028  1678319991   710509487  1678307080   917341220 "ram_1r1w_sync.sv"
S       871   168877  1678397447   153577565  1678397447   141577829 "sine.sv"
S       617   168772  1678350783   776000000  1678350783   744000000 "testbench.sv"
S      3153   131163  1678397572   472651130  1678397572   440629952 "top.sv"
