// Seed: 3865178321
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    input tri id_2,
    output wire id_3,
    input wor id_4,
    output supply1 id_5,
    input supply0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    output supply0 id_9,
    output wire id_10,
    input wire id_11,
    input tri id_12,
    output wor id_13
);
endmodule
module module_1 (
    output supply0 id_0,
    input  supply0 id_1,
    input  supply0 id_2
);
  assign id_0 = id_1 == id_1.id_1;
  logic [-1 : 1 'b0] id_4;
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_0,
      id_2,
      id_0,
      id_2,
      id_1,
      id_2,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0
  );
endmodule
