
---------- Begin Simulation Statistics ----------
final_tick                               883471700500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 163512                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687936                       # Number of bytes of host memory used
host_op_rate                                   301149                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   611.57                       # Real time elapsed on the host
host_tick_rate                             1444584920                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184174857                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.883472                       # Number of seconds simulated
sim_ticks                                883471700500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.959556                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561022                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565295                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1454                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10561893                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 26                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             199                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              173                       # Number of indirect misses.
system.cpu.branchPred.lookups                10569933                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2686                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          100                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184174857                       # Number of ops (including micro ops) committed
system.cpu.cpi                              17.669434                       # CPI: cycles per instruction
system.cpu.discardedOps                          4237                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44894177                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086060                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           168915                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                      1508859203                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.056595                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                       1766943401                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640483     53.02%     53.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84336952     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184174857                       # Class of committed instruction
system.cpu.tickCycles                       258084198                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10509853                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21036887                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          268                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10552559                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          932                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     21106951                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            939                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 883471700500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1321                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     10509380                       # Transaction distribution
system.membus.trans_dist::CleanEvict              462                       # Transaction distribution
system.membus.trans_dist::ReadExReq          10525723                       # Transaction distribution
system.membus.trans_dist::ReadExResp         10525723                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1321                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31563931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31563931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    673165568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               673165568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10527045                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10527045    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10527045                       # Request fanout histogram
system.membus.respLayer1.occupancy        34357766250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         42057326000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 883471700500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             26680                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     21047819                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          160                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           15361                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10527710                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10527709                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           968                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25712                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            2                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            2                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     31659246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              31661342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        36096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    674939520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              674975616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10510781                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336300160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21065173                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000058                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007635                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21063966     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1200      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21065173                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        15822775000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       10553422998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            968000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 883471700500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   64                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                27279                       # number of demand (read+write) hits
system.l2.demand_hits::total                    27343                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  64                       # number of overall hits
system.l2.overall_hits::.cpu.data               27279                       # number of overall hits
system.l2.overall_hits::total                   27343                       # number of overall hits
system.l2.demand_misses::.cpu.inst                904                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           10526143                       # number of demand (read+write) misses
system.l2.demand_misses::total               10527047                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               904                       # number of overall misses
system.l2.overall_misses::.cpu.data          10526143                       # number of overall misses
system.l2.overall_misses::total              10527047                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     70617500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 811886958500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     811957576000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     70617500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 811886958500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    811957576000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              968                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         10553422                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10554390                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             968                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        10553422                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10554390                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.933884                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.997415                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.997409                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.933884                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.997415                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.997409                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78116.703540                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77130.527155                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77130.611842                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78116.703540                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77130.527155                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77130.611842                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            10509380                       # number of writebacks
system.l2.writebacks::total                  10509380                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           904                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      10526141                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10527045                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          904                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     10526141                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10527045                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     61577500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 706625407000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 706686984500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     61577500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 706625407000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 706686984500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.933884                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.997415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.997409                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.933884                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.997415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997409                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68116.703540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67130.528367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67130.613054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68116.703540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67130.528367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67130.613054                       # average overall mshr miss latency
system.l2.replacements                       10510781                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10538439                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10538439                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10538439                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10538439                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          159                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              159                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          159                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          159                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1986                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1986                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        10525724                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            10525724                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 811850111000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  811850111000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      10527710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10527710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999811                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999811                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77130.096799                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77130.096799                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     10525724                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       10525724                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 706592881000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 706592881000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999811                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999811                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67130.097749                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67130.097749                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             64                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 64                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          904                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              904                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     70617500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     70617500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          968                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            968                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.933884                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.933884                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78116.703540                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78116.703540                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          904                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          904                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     61577500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61577500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.933884                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.933884                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68116.703540                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68116.703540                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         25293                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             25293                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          419                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             419                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     36847500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     36847500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        25712                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25712                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.016296                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.016296                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87941.527446                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87941.527446                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     32526000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     32526000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.016218                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.016218                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        78000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        78000                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19500                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 883471700500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16327.681383                       # Cycle average of tags in use
system.l2.tags.total_refs                    21106679                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10527166                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.004973                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.120437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.825090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16324.735857                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.996383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996563                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1074                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10763                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4427                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  52740532                       # Number of tag accesses
system.l2.tags.data_accesses                 52740532                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 883471700500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          28928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336836480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336865408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    336300160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       336300160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data        10526140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10527044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     10509380                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           10509380                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             32744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         381264595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             381297338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        32744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            32744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      380657535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            380657535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      380657535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            32744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        381264595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            761954874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5255277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       904.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  10526134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006817955250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328451                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328451                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31441958                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4946617                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10527044                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   10509380                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10527044                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10509380                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               5254103                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            657997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            658034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            658122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            658094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            658024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            658085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            658118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            657849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            657769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            657715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           657626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           657988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           657994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           658001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           657903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           657719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            328453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            328418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            328354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            328329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           328264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           328485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           328470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           328416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           328358                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  80181425250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                52635190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            277563387750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7616.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26366.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9727006                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4875617                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10527044                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             10509380                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10525571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 328448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 328451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1179673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    856.226103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   749.778974                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.802947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        27180      2.30%      2.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        80929      6.86%      9.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        42390      3.59%     12.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        39198      3.32%     16.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        33206      2.81%     18.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        45259      3.84%     22.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        65440      5.55%     28.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        32627      2.77%     31.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       813444     68.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1179673                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       328451                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.050549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.004743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.848701                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        328442    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328451                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000131                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000124                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.015703                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           328427     99.99%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               19      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328451                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              673730432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               336336576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336865408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336300160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       762.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       380.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    381.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    380.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  883471679000                       # Total gap between requests
system.mem_ctrls.avgGap                      41997.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        28928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336836288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    168168288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 32743.550227617052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 381264377.579234063625                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 190349377.240748405457                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          904                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data     10526140                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     10509380                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24590250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 277538797500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21643601409250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27201.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26366.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2059455.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4211207700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2238309975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         37575785100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13713895260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     69740127600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     204965804100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     166650350880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       499095480615                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        564.925261                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 426362867500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  29500900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 427607933000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4211664660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2238549060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         37587266220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13718556720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     69740127600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     205015057800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     166608874080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       499120096140                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        564.953123                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 426255595500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  29500900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 427715205000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    883471700500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 883471700500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     42590230                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42590230                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     42590230                       # number of overall hits
system.cpu.icache.overall_hits::total        42590230                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          968                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            968                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          968                       # number of overall misses
system.cpu.icache.overall_misses::total           968                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     73742000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     73742000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     73742000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     73742000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     42591198                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     42591198                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     42591198                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     42591198                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000023                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000023                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000023                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000023                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76179.752066                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76179.752066                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76179.752066                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76179.752066                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          160                       # number of writebacks
system.cpu.icache.writebacks::total               160                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          968                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          968                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          968                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          968                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     72774000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     72774000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     72774000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     72774000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75179.752066                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75179.752066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75179.752066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75179.752066                       # average overall mshr miss latency
system.cpu.icache.replacements                    160                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     42590230                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42590230                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          968                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           968                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     73742000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     73742000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     42591198                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     42591198                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76179.752066                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76179.752066                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     72774000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     72774000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75179.752066                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75179.752066                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 883471700500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           685.755447                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42591198                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               968                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          43999.171488                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   685.755447                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.334842                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.334842                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          808                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          808                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.394531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          42592166                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         42592166                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 883471700500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 883471700500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 883471700500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     65306441                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         65306441                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     65306470                       # number of overall hits
system.cpu.dcache.overall_hits::total        65306470                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     21074275                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       21074275                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     21074316                       # number of overall misses
system.cpu.dcache.overall_misses::total      21074316                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1676512961999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1676512961999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1676512961999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1676512961999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380716                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380716                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380786                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380786                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.243970                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243970                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.243970                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243970                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79552.580670                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79552.580670                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79552.425901                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79552.425901                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          125                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10538439                       # number of writebacks
system.cpu.dcache.writebacks::total          10538439                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     10520893                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10520893                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     10520893                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10520893                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     10553382                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10553382                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     10553423                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10553423                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 828206230499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 828206230499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 828209972499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 828209972499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.122173                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.122173                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.122173                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.122173                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78477.802708                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78477.802708                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78477.852399                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78477.852399                       # average overall mshr miss latency
system.cpu.dcache.replacements               10552399                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2018374                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2018374                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        25698                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25698                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    567506000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    567506000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044072                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044072                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012572                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012572                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22083.664098                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22083.664098                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        25670                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        25670                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    539729500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    539729500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012558                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012558                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21025.691469                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21025.691469                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     63288067                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       63288067                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     21048577                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     21048577                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1675945455999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1675945455999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.249578                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.249578                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79622.743903                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79622.743903                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     10520865                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     10520865                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     10527712                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     10527712                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 827666500999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 827666500999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124830                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124830                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78617.889718                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78617.889718                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           70                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           70                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.585714                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.585714                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           41                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           41                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3742000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3742000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.585714                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.585714                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 91268.292683                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91268.292683                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 883471700500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.822899                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            75859960                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10553423                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.188185                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.822899                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999827                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999827                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          904                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          96934277                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         96934277                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 883471700500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 883471700500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
