<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.4.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="2" Path="C:/Users/carmijo/Documents/XADC/1-mmfe_v14_ad_PHY-XADC/a7_mmfe_xadc_udp_v2/a7_mmfe_xadc_udp_v2.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="f94ea87823a44aed99449cb0483ef1ae"/>
    <Option Name="Part" Val="xc7a200tfbg484-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/Blinky3/vmm_cfg_sr.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../X/mmfe8-8_5-8-15_viv2014p4p1-GeronimoVI/project_X24/project_X24.srcs/sources_1/imports/Blinky3/vmm_cfg_sr.vhd"/>
          <Attr Name="ImportTime" Val="1431538464"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Blinky3/vmm_cfg_rst.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../X/mmfe8-8_5-8-15_viv2014p4p1-GeronimoVI/project_X24/project_X24.srcs/sources_1/imports/Blinky3/vmm_cfg_rst.vhd"/>
          <Attr Name="ImportTime" Val="1431538531"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/mbsys/mbsys.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../export/uaphysics/atlas/a7_mmfe_xadc_udp_v2/a7_mmfe_xadc_udp_v2.srcs/sources_1/bd/mbsys/mbsys.bd"/>
          <Attr Name="ImportTime" Val="1429570203"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="mbsys.bd" FileRelPathName="ip/mbsys_axi_ethernet_0_0/mbsys_axi_ethernet_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="mbsys.bd" FileRelPathName="ip/mbsys_axi_ethernet_0_fifo_0/mbsys_axi_ethernet_0_fifo_0.xci"/>
        <CompFileExtendedInfo CompFileName="mbsys.bd" FileRelPathName="hdl/mbsys.vhd"/>
        <CompFileExtendedInfo CompFileName="mbsys.bd" FileRelPathName="ip/mbsys_xadc_wiz_0_0/mbsys_xadc_wiz_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="mbsys.bd" FileRelPathName="hw_handoff/mbsys_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="mbsys.bd" FileRelPathName="hw_handoff/mbsys.hwh"/>
        <CompFileExtendedInfo CompFileName="mbsys.bd" FileRelPathName="mbsys_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="mbsys.bd" FileRelPathName="mbsys.bmm"/>
        <CompFileExtendedInfo CompFileName="mbsys.bd" FileRelPathName="ip/mbsys_xbar_0/mbsys_xbar_0.xci"/>
        <CompFileExtendedInfo CompFileName="mbsys.bd" FileRelPathName="ip/mbsys_axi_timer_0_0/mbsys_axi_timer_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="mbsys.bd" FileRelPathName="ip/mbsys_rst_clk_wiz_1_100M_0/mbsys_rst_clk_wiz_1_100M_0.xci"/>
        <CompFileExtendedInfo CompFileName="mbsys.bd" FileRelPathName="ip/mbsys_clk_wiz_1_0/mbsys_clk_wiz_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="mbsys.bd" FileRelPathName="ip/mbsys_mdm_1_0/mbsys_mdm_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="mbsys.bd" FileRelPathName="ip/mbsys_microblaze_0_xlconcat_0/mbsys_microblaze_0_xlconcat_0.xci"/>
        <CompFileExtendedInfo CompFileName="mbsys.bd" FileRelPathName="ip/mbsys_microblaze_0_axi_intc_0/mbsys_microblaze_0_axi_intc_0.xci"/>
        <CompFileExtendedInfo CompFileName="mbsys.bd" FileRelPathName="ip/mbsys_microblaze_0_axi_periph_0/mbsys_microblaze_0_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="mbsys.bd" FileRelPathName="ip/mbsys_lmb_bram_0/mbsys_lmb_bram_0.xci"/>
        <CompFileExtendedInfo CompFileName="mbsys.bd" FileRelPathName="ip/mbsys_ilmb_bram_if_cntlr_0/mbsys_ilmb_bram_if_cntlr_0.xci"/>
        <CompFileExtendedInfo CompFileName="mbsys.bd" FileRelPathName="ip/mbsys_dlmb_bram_if_cntlr_0/mbsys_dlmb_bram_if_cntlr_0.xci"/>
        <CompFileExtendedInfo CompFileName="mbsys.bd" FileRelPathName="ip/mbsys_ilmb_v10_0/mbsys_ilmb_v10_0.xci"/>
        <CompFileExtendedInfo CompFileName="mbsys.bd" FileRelPathName="ip/mbsys_dlmb_v10_0/mbsys_dlmb_v10_0.xci"/>
        <CompFileExtendedInfo CompFileName="mbsys.bd" FileRelPathName="ip/mbsys_microblaze_0_0/mbsys_microblaze_0_0.xci"/>
      </File>
      <File Path="$PSRCDIR/sources_1/new/external_trigger.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Blinky3/vmm_cfg.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../X/mmfe8-8_5-8-15_viv2014p4p1-GeronimoVI/project_X-22/project_X-22.srcs/sources_1/imports/Blinky3/vmm_cfg.vhd"/>
          <Attr Name="ImportTime" Val="1431131631"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/hdl/toplevel.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../export/uaphysics/atlas/a7_mmfe_mb_altmem/a7_mmfe_mb_altmem.srcs/sources_1/imports/hdl/toplevel.vhd"/>
          <Attr Name="ImportTime" Val="1429391552"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Blinky3/delay_pulse.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../X/mmfe8-8_5-8-15_viv2014p4p1-GeronimoVI/project_X-22/project_X-22.srcs/sources_1/imports/Blinky3/delay_pulse.vhd"/>
          <Attr Name="ImportTime" Val="1426113342"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Blinky3/comp_vect.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../X/mmfe8-8_5-8-15_viv2014p4p1-GeronimoVI/project_X-22/project_X-22.srcs/sources_1/imports/Blinky3/comp_vect.vhd"/>
          <Attr Name="ImportTime" Val="1403380100"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/archive_project_summary.txt"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="toplevel"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/new/toplevel.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../export/uaphysics/atlas/a7_mmfe_mb_altmem/a7_mmfe_mb_altmem.srcs/constrs_1/new/toplevel.xdc"/>
          <Attr Name="ImportTime" Val="1429307435"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/new/toplevel.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="toplevel"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SimMode" Val="post-implementation"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="clk_wiz_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/clk_wiz_0">
      <File Path="$PSRCDIR/sources_1/ip/clk_wiz_0/clk_wiz_0.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../export/uaphysics/atlas/a7_mmfe_mb_altmem/a7_mmfe_mb_altmem.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci"/>
          <Attr Name="ImportTime" Val="1428780228"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="clk_wiz_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ila_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_1">
      <File Path="$PSRCDIR/sources_1/ip/ila_1/ila_1.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ila_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="fifo_generator_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/fifo_generator_0">
      <File Path="$PSRCDIR/sources_1/ip/fifo_generator_0/fifo_generator_0.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="fifo_generator_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="clk_wiz_200_to_400" Type="BlockSrcs" RelSrcDir="$PSRCDIR/clk_wiz_200_to_400">
      <File Path="$PSRCDIR/sources_1/ip/clk_wiz_200_to_400/clk_wiz_200_to_400.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="clk_wiz_200_to_400"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="clk_wiz_low_jitter" Type="BlockSrcs" RelSrcDir="$PSRCDIR/clk_wiz_low_jitter">
      <File Path="$PSRCDIR/sources_1/ip/clk_wiz_low_jitter/clk_wiz_low_jitter.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="clk_wiz_low_jitter"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="QuestaSim/ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a200tfbg484-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="My test" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="clk_wiz_0_synth_1" Type="Ft3:Synth" SrcSet="clk_wiz_0" Part="xc7a200tfbg484-2" ConstrsSet="clk_wiz_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/clk_wiz_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="My test" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="ila_1_synth_1" Type="Ft3:Synth" SrcSet="ila_1" Part="xc7a200tfbg484-2" ConstrsSet="ila_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ila_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="fifo_generator_0_synth_1" Type="Ft3:Synth" SrcSet="fifo_generator_0" Part="xc7a200tfbg484-2" ConstrsSet="fifo_generator_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/fifo_generator_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="clk_wiz_200_to_400_synth_1" Type="Ft3:Synth" SrcSet="clk_wiz_200_to_400" Part="xc7a200tfbg484-2" ConstrsSet="clk_wiz_200_to_400" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/clk_wiz_200_to_400_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="clk_wiz_low_jitter_synth_1" Type="Ft3:Synth" SrcSet="clk_wiz_low_jitter" Part="xc7a200tfbg484-2" ConstrsSet="clk_wiz_low_jitter" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/clk_wiz_low_jitter_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a200tfbg484-2" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="clk_wiz_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a200tfbg484-2" ConstrsSet="clk_wiz_0" Description="Vivado Implementation Defaults" SynthRun="clk_wiz_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="ila_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a200tfbg484-2" ConstrsSet="ila_1" Description="Vivado Implementation Defaults" SynthRun="ila_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="fifo_generator_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a200tfbg484-2" ConstrsSet="fifo_generator_0" Description="Vivado Implementation Defaults" SynthRun="fifo_generator_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="clk_wiz_200_to_400_impl_1" Type="Ft2:EntireDesign" Part="xc7a200tfbg484-2" ConstrsSet="clk_wiz_200_to_400" Description="Vivado Implementation Defaults" SynthRun="clk_wiz_200_to_400_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="clk_wiz_low_jitter_impl_1" Type="Ft2:EntireDesign" Part="xc7a200tfbg484-2" ConstrsSet="clk_wiz_low_jitter" Description="Vivado Implementation Defaults" SynthRun="clk_wiz_low_jitter_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
  <HWSession Dir="hw_1" File="hw.xml"/>
</Project>
