<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Software\Gowin\Gowin_project\FFT_tst\impl\gwsynthesis\led_flash.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Software\Gowin\Gowin_project\FFT_tst\src\led_flash.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25UG324ES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Nov 12 09:34:52 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>9204</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6643</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>56</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_50m</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_50m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>I2S_BCLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>I2S_BCLK_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>I2S_DACLRC</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>I2S_DACLRC_ibuf/I </td>
</tr>
<tr>
<td>4</td>
<td>audio_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_48k_inst/clk_out_s1/Q </td>
</tr>
<tr>
<td>5</td>
<td>audio_lookback_inst/Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>clk_50m_ibuf/I</td>
<td>clk_50m</td>
<td>audio_lookback_inst/Gowin_PLL/PLLA_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_50m</td>
<td>50.000(MHz)</td>
<td>75.425(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I2S_BCLK</td>
<td>100.000(MHz)</td>
<td>119.608(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>audio_clk</td>
<td>100.000(MHz)</td>
<td>154.903(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of I2S_DACLRC!</h4>
<h4>No timing paths to get frequency of audio_lookback_inst/Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_50m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_50m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_BCLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_BCLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_DACLRC</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_DACLRC</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>audio_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>audio_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>audio_lookback_inst/Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>audio_lookback_inst/Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.820</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0/Q</td>
<td>audio_lookback_inst/i2s_tx/dacdat_s1/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>-0.018</td>
<td>4.190</td>
</tr>
<tr>
<td>2</td>
<td>2.866</td>
<td>audio_lookback_inst/i2s_tx/n15_s0/I0</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0/D</td>
<td>I2S_DACLRC:[F]</td>
<td>I2S_BCLK:[R]</td>
<td>5.000</td>
<td>-1.941</td>
<td>3.976</td>
</tr>
<tr>
<td>3</td>
<td>2.866</td>
<td>audio_lookback_inst/i2s_tx/n13_s0/I1</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0/D</td>
<td>I2S_DACLRC:[F]</td>
<td>I2S_BCLK:[R]</td>
<td>5.000</td>
<td>-1.941</td>
<td>3.976</td>
</tr>
<tr>
<td>4</td>
<td>3.436</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0/Q</td>
<td>audio_lookback_inst/i2s_tx/dac_fifo/async_fifo_ctrl_inst/empty_pre_s0/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>6.510</td>
</tr>
<tr>
<td>5</td>
<td>3.459</td>
<td>audio_lookback_inst/i2s_rx/bit_cnt_0_s1/Q</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_28_s1/CE</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>6.220</td>
</tr>
<tr>
<td>6</td>
<td>3.544</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_4_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Full_s0/D</td>
<td>audio_clk:[R]</td>
<td>audio_clk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>6.401</td>
</tr>
<tr>
<td>7</td>
<td>3.581</td>
<td>audio_lookback_inst/i2s_rx/bit_cnt_0_s1/Q</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_5_s1/CE</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[R]</td>
<td>10.000</td>
<td>0.022</td>
<td>6.086</td>
</tr>
<tr>
<td>8</td>
<td>3.725</td>
<td>audio_lookback_inst/i2s_rx/bit_cnt_0_s1/Q</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_19_s1/CE</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[R]</td>
<td>10.000</td>
<td>0.016</td>
<td>5.947</td>
</tr>
<tr>
<td>9</td>
<td>3.742</td>
<td>audio_lookback_inst/i2s_rx/bit_cnt_0_s1/Q</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_3_s1/CE</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[R]</td>
<td>10.000</td>
<td>0.007</td>
<td>5.940</td>
</tr>
<tr>
<td>10</td>
<td>2.792</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0/Q</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_6_s1/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>0.018</td>
<td>2.181</td>
</tr>
<tr>
<td>11</td>
<td>2.950</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0/Q</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_5_s1/CE</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>0.018</td>
<td>1.776</td>
</tr>
<tr>
<td>12</td>
<td>2.950</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0/Q</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_6_s1/CE</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>0.018</td>
<td>1.776</td>
</tr>
<tr>
<td>13</td>
<td>2.992</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0/Q</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_5_s1/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>0.018</td>
<td>1.981</td>
</tr>
<tr>
<td>14</td>
<td>3.081</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0/Q</td>
<td>audio_lookback_inst/i2s_tx/state_0_s3/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>-0.011</td>
<td>1.921</td>
</tr>
<tr>
<td>15</td>
<td>3.146</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0/Q</td>
<td>audio_lookback_inst/i2s_tx/state_1_s6/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>-0.011</td>
<td>1.856</td>
</tr>
<tr>
<td>16</td>
<td>3.166</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0/Q</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_0_s1/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>-0.011</td>
<td>1.836</td>
</tr>
<tr>
<td>17</td>
<td>3.233</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0/Q</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_2_s1/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>-0.011</td>
<td>1.769</td>
</tr>
<tr>
<td>18</td>
<td>3.306</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0/Q</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_1_s1/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>-0.011</td>
<td>1.696</td>
</tr>
<tr>
<td>19</td>
<td>3.319</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0/Q</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_3_s1/CE</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>-0.004</td>
<td>1.429</td>
</tr>
<tr>
<td>20</td>
<td>3.319</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0/Q</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_4_s1/CE</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>-0.004</td>
<td>1.429</td>
</tr>
<tr>
<td>21</td>
<td>3.326</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0/Q</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_1_s1/CE</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>-0.011</td>
<td>1.429</td>
</tr>
<tr>
<td>22</td>
<td>3.326</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0/Q</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_2_s1/CE</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>-0.011</td>
<td>1.429</td>
</tr>
<tr>
<td>23</td>
<td>3.529</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0/Q</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_7_s1/CE</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>0.003</td>
<td>1.211</td>
</tr>
<tr>
<td>24</td>
<td>3.654</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0/Q</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_7_s1/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>0.003</td>
<td>1.334</td>
</tr>
<tr>
<td>25</td>
<td>3.755</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0/Q</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_3_s1/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>-0.004</td>
<td>1.240</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.262</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/n9_s2/I0</td>
<td>clk_48k_inst/clk_out_s1/D</td>
<td>audio_clk:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>-1.361</td>
<td>0.159</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.773</td>
<td>audio_lookback_inst/i2s_tx/daclrc_r0_s0/D</td>
<td>audio_lookback_inst/i2s_tx/daclrc_r0_s0/D</td>
<td>I2S_DACLRC:[R]</td>
<td>I2S_BCLK:[R]</td>
<td>0.000</td>
<td>-0.725</td>
<td>0.000</td>
</tr>
<tr>
<td>3</td>
<td>0.127</td>
<td>audio_lookback_inst/dacfifo_writedata111_4_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[4]</td>
<td>clk_50m:[R]</td>
<td>audio_clk:[R]</td>
<td>0.000</td>
<td>-0.039</td>
<td>0.237</td>
</tr>
<tr>
<td>4</td>
<td>0.127</td>
<td>audio_lookback_inst/dacfifo_writedata111_0_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[0]</td>
<td>clk_50m:[R]</td>
<td>audio_clk:[R]</td>
<td>0.000</td>
<td>-0.039</td>
<td>0.237</td>
</tr>
<tr>
<td>5</td>
<td>0.173</td>
<td>audio_lookback_inst/dacfifo_writedata111_6_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[6]</td>
<td>clk_50m:[R]</td>
<td>audio_clk:[R]</td>
<td>0.000</td>
<td>-0.039</td>
<td>0.283</td>
</tr>
<tr>
<td>6</td>
<td>0.173</td>
<td>audio_lookback_inst/dacfifo_writedata111_2_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[2]</td>
<td>clk_50m:[R]</td>
<td>audio_clk:[R]</td>
<td>0.000</td>
<td>-0.039</td>
<td>0.283</td>
</tr>
<tr>
<td>7</td>
<td>0.201</td>
<td>audio_lookback_inst/i2s_rx/adcfifo_writedata_13_s0/Q</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/DI[13]</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.237</td>
</tr>
<tr>
<td>8</td>
<td>0.201</td>
<td>audio_lookback_inst/i2s_rx/adcfifo_writedata_12_s0/Q</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/DI[12]</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.237</td>
</tr>
<tr>
<td>9</td>
<td>0.205</td>
<td>audio_lookback_inst/i2s_rx/adcfifo_writedata_4_s0/Q</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/DI[4]</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.237</td>
</tr>
<tr>
<td>10</td>
<td>0.205</td>
<td>audio_lookback_inst/i2s_rx/adcfifo_writedata_2_s0/Q</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/DI[2]</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.237</td>
</tr>
<tr>
<td>11</td>
<td>0.213</td>
<td>pinpuxianshi_inst/lcd_top_inst/u1_async_fifo_1024x16b/fifo_inst/rbin_num_8_s0/Q</td>
<td>pinpuxianshi_inst/lcd_top_inst/u1_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADB[12]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.243</td>
</tr>
<tr>
<td>12</td>
<td>0.225</td>
<td>audio_lookback_inst/i2s_rx/adcfifo_writedata_25_s0/Q</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/DI[9]</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[R]</td>
<td>0.000</td>
<td>0.017</td>
<td>0.245</td>
</tr>
<tr>
<td>13</td>
<td>0.248</td>
<td>audio_lookback_inst/dacfifo_writedata111_5_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[5]</td>
<td>clk_50m:[R]</td>
<td>audio_clk:[R]</td>
<td>0.000</td>
<td>-0.039</td>
<td>0.358</td>
</tr>
<tr>
<td>14</td>
<td>0.248</td>
<td>audio_lookback_inst/dacfifo_writedata111_3_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[3]</td>
<td>clk_50m:[R]</td>
<td>audio_clk:[R]</td>
<td>0.000</td>
<td>-0.039</td>
<td>0.358</td>
</tr>
<tr>
<td>15</td>
<td>0.248</td>
<td>audio_lookback_inst/dacfifo_writedata111_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[1]</td>
<td>clk_50m:[R]</td>
<td>audio_clk:[R]</td>
<td>0.000</td>
<td>-0.039</td>
<td>0.358</td>
</tr>
<tr>
<td>16</td>
<td>0.257</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.rptr_4_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_4_s0/D</td>
<td>clk_50m:[R]</td>
<td>audio_clk:[R]</td>
<td>0.000</td>
<td>-0.044</td>
<td>0.360</td>
</tr>
<tr>
<td>17</td>
<td>0.257</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.rptr_5_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_5_s0/D</td>
<td>clk_50m:[R]</td>
<td>audio_clk:[R]</td>
<td>0.000</td>
<td>-0.044</td>
<td>0.360</td>
</tr>
<tr>
<td>18</td>
<td>0.264</td>
<td>pinpuxianshi_inst/FFT_TOP_Inst/data_modulus/n139_s0/DOUT[31]</td>
<td>pinpuxianshi_inst/FFT_TOP_Inst/data_modulus/sqrt_inst/D[16]_31_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.276</td>
</tr>
<tr>
<td>19</td>
<td>0.265</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.rptr_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_1_s0/D</td>
<td>clk_50m:[R]</td>
<td>audio_clk:[R]</td>
<td>0.000</td>
<td>-0.035</td>
<td>0.360</td>
</tr>
<tr>
<td>20</td>
<td>0.265</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.rptr_6_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_6_s0/D</td>
<td>clk_50m:[R]</td>
<td>audio_clk:[R]</td>
<td>0.000</td>
<td>-0.035</td>
<td>0.360</td>
</tr>
<tr>
<td>21</td>
<td>0.265</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.rptr_8_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_8_s0/D</td>
<td>clk_50m:[R]</td>
<td>audio_clk:[R]</td>
<td>0.000</td>
<td>-0.035</td>
<td>0.360</td>
</tr>
<tr>
<td>22</td>
<td>0.275</td>
<td>audio_lookback_inst/i2s_rx/bit_cnt_6_s1/Q</td>
<td>audio_lookback_inst/i2s_rx/bit_cnt_6_s1/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/div_cnt_3_s0/Q</td>
<td>audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/div_cnt_3_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/Go_s4/Q</td>
<td>audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/Go_s4/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_0_s1/Q</td>
<td>audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_0_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.760</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_0_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>5.000</td>
<td>-0.091</td>
<td>2.983</td>
</tr>
<tr>
<td>2</td>
<td>1.760</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_1_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>5.000</td>
<td>-0.091</td>
<td>2.983</td>
</tr>
<tr>
<td>3</td>
<td>1.760</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_0_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>5.000</td>
<td>-0.091</td>
<td>2.983</td>
</tr>
<tr>
<td>4</td>
<td>1.760</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_1_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>5.000</td>
<td>-0.091</td>
<td>2.983</td>
</tr>
<tr>
<td>5</td>
<td>1.760</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_2_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>5.000</td>
<td>-0.091</td>
<td>2.983</td>
</tr>
<tr>
<td>6</td>
<td>1.966</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_10_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>5.000</td>
<td>-0.113</td>
<td>2.800</td>
</tr>
<tr>
<td>7</td>
<td>1.966</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_10_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>5.000</td>
<td>-0.113</td>
<td>2.800</td>
</tr>
<tr>
<td>8</td>
<td>1.966</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_10_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>5.000</td>
<td>-0.113</td>
<td>2.800</td>
</tr>
<tr>
<td>9</td>
<td>1.967</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_3_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>5.000</td>
<td>-0.105</td>
<td>2.791</td>
</tr>
<tr>
<td>10</td>
<td>1.967</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_6_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>5.000</td>
<td>-0.105</td>
<td>2.791</td>
</tr>
<tr>
<td>11</td>
<td>1.968</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_0_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>5.000</td>
<td>-0.115</td>
<td>2.800</td>
</tr>
<tr>
<td>12</td>
<td>2.680</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_3_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>5.000</td>
<td>-0.060</td>
<td>2.032</td>
</tr>
<tr>
<td>13</td>
<td>2.680</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_3_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>5.000</td>
<td>-0.060</td>
<td>2.032</td>
</tr>
<tr>
<td>14</td>
<td>2.680</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_7_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>5.000</td>
<td>-0.060</td>
<td>2.032</td>
</tr>
<tr>
<td>15</td>
<td>2.680</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_8_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>5.000</td>
<td>-0.060</td>
<td>2.032</td>
</tr>
<tr>
<td>16</td>
<td>2.686</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_2_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>5.000</td>
<td>-0.066</td>
<td>2.032</td>
</tr>
<tr>
<td>17</td>
<td>2.722</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_3_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>5.000</td>
<td>-0.069</td>
<td>2.000</td>
</tr>
<tr>
<td>18</td>
<td>2.722</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_8_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>5.000</td>
<td>-0.069</td>
<td>2.000</td>
</tr>
<tr>
<td>19</td>
<td>2.922</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_4_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>5.000</td>
<td>-0.077</td>
<td>1.807</td>
</tr>
<tr>
<td>20</td>
<td>2.922</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_7_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>5.000</td>
<td>-0.077</td>
<td>1.807</td>
</tr>
<tr>
<td>21</td>
<td>2.922</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_8_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>5.000</td>
<td>-0.077</td>
<td>1.807</td>
</tr>
<tr>
<td>22</td>
<td>2.922</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_9_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>5.000</td>
<td>-0.077</td>
<td>1.807</td>
</tr>
<tr>
<td>23</td>
<td>2.931</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Full_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>5.000</td>
<td>-0.086</td>
<td>1.807</td>
</tr>
<tr>
<td>24</td>
<td>2.931</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_2_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>5.000</td>
<td>-0.086</td>
<td>1.807</td>
</tr>
<tr>
<td>25</td>
<td>2.931</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_4_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>5.000</td>
<td>-0.086</td>
<td>1.807</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.610</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_1_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>-5.000</td>
<td>0.198</td>
<td>0.359</td>
</tr>
<tr>
<td>2</td>
<td>5.610</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_9_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>-5.000</td>
<td>0.198</td>
<td>0.359</td>
</tr>
<tr>
<td>3</td>
<td>5.610</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_5_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>-5.000</td>
<td>0.198</td>
<td>0.359</td>
</tr>
<tr>
<td>4</td>
<td>5.610</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_5_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>-5.000</td>
<td>0.198</td>
<td>0.359</td>
</tr>
<tr>
<td>5</td>
<td>5.612</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_0_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>-5.000</td>
<td>0.200</td>
<td>0.359</td>
</tr>
<tr>
<td>6</td>
<td>5.612</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_6_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>-5.000</td>
<td>0.200</td>
<td>0.359</td>
</tr>
<tr>
<td>7</td>
<td>5.713</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_1_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>-5.000</td>
<td>0.207</td>
<td>0.453</td>
</tr>
<tr>
<td>8</td>
<td>5.713</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_7_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>-5.000</td>
<td>0.207</td>
<td>0.453</td>
</tr>
<tr>
<td>9</td>
<td>5.718</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_2_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>-5.000</td>
<td>0.212</td>
<td>0.453</td>
</tr>
<tr>
<td>10</td>
<td>5.718</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_9_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>-5.000</td>
<td>0.212</td>
<td>0.453</td>
</tr>
<tr>
<td>11</td>
<td>5.718</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_6_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>-5.000</td>
<td>0.212</td>
<td>0.453</td>
</tr>
<tr>
<td>12</td>
<td>5.821</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_4_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>-5.000</td>
<td>0.217</td>
<td>0.551</td>
</tr>
<tr>
<td>13</td>
<td>5.821</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_5_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>-5.000</td>
<td>0.217</td>
<td>0.551</td>
</tr>
<tr>
<td>14</td>
<td>5.903</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_5_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>-5.000</td>
<td>0.220</td>
<td>0.630</td>
</tr>
<tr>
<td>15</td>
<td>5.903</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_6_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>-5.000</td>
<td>0.220</td>
<td>0.630</td>
</tr>
<tr>
<td>16</td>
<td>5.903</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_7_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>-5.000</td>
<td>0.220</td>
<td>0.630</td>
</tr>
<tr>
<td>17</td>
<td>5.903</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_8_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>-5.000</td>
<td>0.220</td>
<td>0.630</td>
</tr>
<tr>
<td>18</td>
<td>6.001</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_4_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>-5.000</td>
<td>0.222</td>
<td>0.726</td>
</tr>
<tr>
<td>19</td>
<td>6.072</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Full_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>-5.000</td>
<td>0.227</td>
<td>0.792</td>
</tr>
<tr>
<td>20</td>
<td>6.072</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_2_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>-5.000</td>
<td>0.227</td>
<td>0.792</td>
</tr>
<tr>
<td>21</td>
<td>6.072</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_4_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>-5.000</td>
<td>0.227</td>
<td>0.792</td>
</tr>
<tr>
<td>22</td>
<td>6.072</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_9_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>-5.000</td>
<td>0.227</td>
<td>0.792</td>
</tr>
<tr>
<td>23</td>
<td>6.076</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_4_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>-5.000</td>
<td>0.231</td>
<td>0.792</td>
</tr>
<tr>
<td>24</td>
<td>6.076</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_7_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>-5.000</td>
<td>0.231</td>
<td>0.792</td>
</tr>
<tr>
<td>25</td>
<td>6.076</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_8_s0/CLEAR</td>
<td>audio_clk:[F]</td>
<td>audio_clk:[R]</td>
<td>-5.000</td>
<td>0.231</td>
<td>0.792</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.180</td>
<td>3.180</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>audio_clk</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>2.272</td>
<td>3.272</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>audio_clk</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I2S_BCLK</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>2.757</td>
<td>3.757</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I2S_BCLK</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>2.757</td>
<td>3.757</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I2S_BCLK</td>
<td>audio_lookback_inst/i2s_tx/dac_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>2.762</td>
<td>3.762</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>I2S_BCLK</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>2.762</td>
<td>3.762</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I2S_BCLK</td>
<td>audio_lookback_inst/i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>2.767</td>
<td>3.767</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>I2S_BCLK</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>2.767</td>
<td>3.767</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>I2S_BCLK</td>
<td>audio_lookback_inst/i2s_tx/dac_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>2.773</td>
<td>3.773</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>I2S_BCLK</td>
<td>audio_lookback_inst/i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_tx/dacdat_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C60[0][B]</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C60[0][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/daclrc_nege_s0/Q</td>
</tr>
<tr>
<td>3.176</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[0][B]</td>
<td>audio_lookback_inst/i2s_tx/n68_s4/I1</td>
</tr>
<tr>
<td>3.438</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C60[0][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/n68_s4/F</td>
</tr>
<tr>
<td>3.791</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C60[1][B]</td>
<td>audio_lookback_inst/i2s_tx/n147_s4/I2</td>
</tr>
<tr>
<td>4.053</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C60[1][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/n147_s4/F</td>
</tr>
<tr>
<td>6.818</td>
<td>2.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/dacdat_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.647</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT15[A]</td>
<td>audio_lookback_inst/i2s_tx/dacdat_s1/CLK</td>
</tr>
<tr>
<td>7.638</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT15[A]</td>
<td>audio_lookback_inst/i2s_tx/dacdat_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.525, 12.530%; route: 3.282, 78.341%; tC2Q: 0.382, 9.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 25.974%; route: 1.959, 74.026%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_tx/n15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_DACLRC:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_DACLRC</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/O</td>
</tr>
<tr>
<td>9.147</td>
<td>3.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C60[0][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/n15_s0/I0</td>
</tr>
<tr>
<td>9.663</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C60[0][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/n15_s0/F</td>
</tr>
<tr>
<td>9.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C60[0][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/daclrc_nege_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>12.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C60[0][B]</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0/CLK</td>
</tr>
<tr>
<td>12.593</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0</td>
</tr>
<tr>
<td>12.530</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C60[0][B]</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.941</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 12.984%; route: 0.000, 0.000%; tC2Q: 3.460, 87.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_tx/n13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_DACLRC:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_DACLRC</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/O</td>
</tr>
<tr>
<td>9.147</td>
<td>3.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C60[0][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/n13_s0/I1</td>
</tr>
<tr>
<td>9.663</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C60[0][A]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/n13_s0/F</td>
</tr>
<tr>
<td>9.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C60[0][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/daclrc_pose_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>12.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C60[0][A]</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0/CLK</td>
</tr>
<tr>
<td>12.593</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0</td>
</tr>
<tr>
<td>12.530</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C60[0][A]</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.941</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 12.984%; route: 0.000, 0.000%; tC2Q: 3.460, 87.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_tx/dac_fifo/async_fifo_ctrl_inst/empty_pre_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C60[0][B]</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C60[0][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/daclrc_nege_s0/Q</td>
</tr>
<tr>
<td>3.401</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C57[2][A]</td>
<td>audio_lookback_inst/i2s_tx/dacfifo_rden_s0/I2</td>
</tr>
<tr>
<td>3.862</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R8C57[2][A]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/dacfifo_rden_s0/F</td>
</tr>
<tr>
<td>4.027</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[0][A]</td>
<td>audio_lookback_inst/i2s_tx/dac_fifo/async_fifo_ctrl_inst/ram_rdaddr_2_s7/I2</td>
</tr>
<tr>
<td>4.543</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C56[0][A]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/dac_fifo/async_fifo_ctrl_inst/ram_rdaddr_2_s7/F</td>
</tr>
<tr>
<td>4.551</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C56[3][B]</td>
<td>audio_lookback_inst/i2s_tx/dac_fifo/async_fifo_ctrl_inst/ram_rdaddr_5_s7/I3</td>
</tr>
<tr>
<td>4.841</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C56[3][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/dac_fifo/async_fifo_ctrl_inst/ram_rdaddr_5_s7/F</td>
</tr>
<tr>
<td>4.861</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C56[2][B]</td>
<td>audio_lookback_inst/i2s_tx/dac_fifo/async_fifo_ctrl_inst/ram_rdaddr_5_s6/I1</td>
</tr>
<tr>
<td>5.387</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C56[2][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/dac_fifo/async_fifo_ctrl_inst/ram_rdaddr_5_s6/F</td>
</tr>
<tr>
<td>6.823</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C54[2][B]</td>
<td>audio_lookback_inst/i2s_tx/dac_fifo/async_fifo_ctrl_inst/n277_s0/I1</td>
</tr>
<tr>
<td>7.386</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C54[2][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/dac_fifo/async_fifo_ctrl_inst/n277_s0/COUT</td>
</tr>
<tr>
<td>7.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C55[0][A]</td>
<td>audio_lookback_inst/i2s_tx/dac_fifo/async_fifo_ctrl_inst/n278_s0/CIN</td>
</tr>
<tr>
<td>7.436</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C55[0][A]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/dac_fifo/async_fifo_ctrl_inst/n278_s0/COUT</td>
</tr>
<tr>
<td>7.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C55[0][B]</td>
<td>audio_lookback_inst/i2s_tx/dac_fifo/async_fifo_ctrl_inst/n279_s0/CIN</td>
</tr>
<tr>
<td>7.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C55[0][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/dac_fifo/async_fifo_ctrl_inst/n279_s0/COUT</td>
</tr>
<tr>
<td>8.677</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C57[0][A]</td>
<td>audio_lookback_inst/i2s_tx/dac_fifo/async_fifo_ctrl_inst/n281_s1/I2</td>
</tr>
<tr>
<td>9.138</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C57[0][A]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/dac_fifo/async_fifo_ctrl_inst/n281_s1/F</td>
</tr>
<tr>
<td>9.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C57[0][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/dac_fifo/async_fifo_ctrl_inst/empty_pre_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>12.638</td>
<td>1.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C57[0][A]</td>
<td>audio_lookback_inst/i2s_tx/dac_fifo/async_fifo_ctrl_inst/empty_pre_s0/CLK</td>
</tr>
<tr>
<td>12.574</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C57[0][A]</td>
<td>audio_lookback_inst/i2s_tx/dac_fifo/async_fifo_ctrl_inst/empty_pre_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.917, 44.816%; route: 3.210, 49.309%; tC2Q: 0.382, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.874%; route: 1.955, 74.126%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_rx/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.650</td>
<td>1.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>audio_lookback_inst/i2s_rx/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R5C41[1][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_rx/bit_cnt_0_s1/Q</td>
</tr>
<tr>
<td>3.865</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[3][A]</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_31_s4/I0</td>
</tr>
<tr>
<td>4.386</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C43[3][A]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_rx/reg_wrfifo_data_31_s4/F</td>
</tr>
<tr>
<td>4.876</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[3][B]</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_15_s4/I2</td>
</tr>
<tr>
<td>5.374</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C41[3][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_rx/reg_wrfifo_data_15_s4/F</td>
</tr>
<tr>
<td>5.916</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td>audio_lookback_inst/i2s_rx/bit_cnt_7_s5/I1</td>
</tr>
<tr>
<td>6.378</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_rx/bit_cnt_7_s5/F</td>
</tr>
<tr>
<td>6.540</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_28_s6/I0</td>
</tr>
<tr>
<td>7.001</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_rx/reg_wrfifo_data_28_s6/F</td>
</tr>
<tr>
<td>7.744</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[2][B]</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_28_s3/I3</td>
</tr>
<tr>
<td>8.270</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C43[2][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_rx/reg_wrfifo_data_28_s3/F</td>
</tr>
<tr>
<td>8.870</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44[0][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_rx/reg_wrfifo_data_28_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>12.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44[0][A]</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_28_s1/CLK</td>
</tr>
<tr>
<td>12.329</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C44[0][A]</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.755%; route: 1.967, 74.245%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.467, 39.670%; route: 3.385, 54.421%; tC2Q: 0.368, 5.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.336</td>
<td>3.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_4_s0/CLK</td>
</tr>
<tr>
<td>3.718</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R29C33[3][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_4_s0/Q</td>
</tr>
<tr>
<td>5.851</td>
<td>2.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wgraynext_6_s1/I2</td>
</tr>
<tr>
<td>6.377</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wgraynext_6_s1/F</td>
</tr>
<tr>
<td>6.726</td>
<td>0.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[3][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wgraynext_9_s1/I2</td>
</tr>
<tr>
<td>6.991</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C32[3][A]</td>
<td style=" background: #97FFFF;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wgraynext_9_s1/F</td>
</tr>
<tr>
<td>9.011</td>
<td>2.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/wfull_val_s1/I1</td>
</tr>
<tr>
<td>9.472</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td style=" background: #97FFFF;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/wfull_val_s1/F</td>
</tr>
<tr>
<td>9.474</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/wfull_val_s0/I0</td>
</tr>
<tr>
<td>9.737</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td style=" background: #97FFFF;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>9.737</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Full_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>13.345</td>
<td>3.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>13.281</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.336, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.515, 23.667%; route: 4.504, 70.357%; tC2Q: 0.382, 5.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.345, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.317</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_rx/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.650</td>
<td>1.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>audio_lookback_inst/i2s_rx/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R5C41[1][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_rx/bit_cnt_0_s1/Q</td>
</tr>
<tr>
<td>3.865</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[3][A]</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_31_s4/I0</td>
</tr>
<tr>
<td>4.386</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C43[3][A]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_rx/reg_wrfifo_data_31_s4/F</td>
</tr>
<tr>
<td>4.876</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[3][B]</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_15_s4/I2</td>
</tr>
<tr>
<td>5.374</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C41[3][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_rx/reg_wrfifo_data_15_s4/F</td>
</tr>
<tr>
<td>5.916</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td>audio_lookback_inst/i2s_rx/bit_cnt_7_s5/I1</td>
</tr>
<tr>
<td>6.378</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_rx/bit_cnt_7_s5/F</td>
</tr>
<tr>
<td>6.730</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_31_s6/I0</td>
</tr>
<tr>
<td>6.992</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R6C41[0][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_rx/reg_wrfifo_data_31_s6/F</td>
</tr>
<tr>
<td>7.547</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_5_s4/I2</td>
</tr>
<tr>
<td>8.009</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_rx/reg_wrfifo_data_5_s4/F</td>
</tr>
<tr>
<td>8.736</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_rx/reg_wrfifo_data_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>12.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][B]</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_5_s1/CLK</td>
</tr>
<tr>
<td>12.317</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C40[1][B]</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.755%; route: 1.967, 74.245%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.204, 36.209%; route: 3.515, 57.753%; tC2Q: 0.368, 6.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_rx/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.650</td>
<td>1.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>audio_lookback_inst/i2s_rx/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R5C41[1][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_rx/bit_cnt_0_s1/Q</td>
</tr>
<tr>
<td>3.865</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[3][A]</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_31_s4/I0</td>
</tr>
<tr>
<td>4.386</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C43[3][A]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_rx/reg_wrfifo_data_31_s4/F</td>
</tr>
<tr>
<td>4.876</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[3][B]</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_15_s4/I2</td>
</tr>
<tr>
<td>5.374</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C41[3][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_rx/reg_wrfifo_data_15_s4/F</td>
</tr>
<tr>
<td>5.916</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td>audio_lookback_inst/i2s_rx/bit_cnt_7_s5/I1</td>
</tr>
<tr>
<td>6.378</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_rx/bit_cnt_7_s5/F</td>
</tr>
<tr>
<td>6.540</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_28_s6/I0</td>
</tr>
<tr>
<td>7.001</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_rx/reg_wrfifo_data_28_s6/F</td>
</tr>
<tr>
<td>7.744</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_19_s6/I2</td>
</tr>
<tr>
<td>8.270</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_rx/reg_wrfifo_data_19_s6/F</td>
</tr>
<tr>
<td>8.597</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[1][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_rx/reg_wrfifo_data_19_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>12.634</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[1][A]</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_19_s1/CLK</td>
</tr>
<tr>
<td>12.323</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C43[1][A]</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.755%; route: 1.967, 74.245%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.467, 41.488%; route: 3.112, 52.333%; tC2Q: 0.368, 6.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.914%; route: 1.951, 74.086%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.332</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_rx/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.650</td>
<td>1.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>audio_lookback_inst/i2s_rx/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>3.018</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R5C41[1][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_rx/bit_cnt_0_s1/Q</td>
</tr>
<tr>
<td>3.865</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[3][A]</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_31_s4/I0</td>
</tr>
<tr>
<td>4.386</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C43[3][A]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_rx/reg_wrfifo_data_31_s4/F</td>
</tr>
<tr>
<td>4.876</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[3][B]</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_15_s4/I2</td>
</tr>
<tr>
<td>5.374</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C41[3][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_rx/reg_wrfifo_data_15_s4/F</td>
</tr>
<tr>
<td>5.916</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td>audio_lookback_inst/i2s_rx/bit_cnt_7_s5/I1</td>
</tr>
<tr>
<td>6.378</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_rx/bit_cnt_7_s5/F</td>
</tr>
<tr>
<td>6.540</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_28_s6/I0</td>
</tr>
<tr>
<td>7.001</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_rx/reg_wrfifo_data_28_s6/F</td>
</tr>
<tr>
<td>7.551</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[3][B]</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_3_s6/I2</td>
</tr>
<tr>
<td>8.072</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C42[3][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_rx/reg_wrfifo_data_3_s6/F</td>
</tr>
<tr>
<td>8.590</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[1][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_rx/reg_wrfifo_data_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>12.643</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[1][A]</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_3_s1/CLK</td>
</tr>
<tr>
<td>12.332</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C42[1][A]</td>
<td>audio_lookback_inst/i2s_rx/reg_wrfifo_data_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.755%; route: 1.967, 74.245%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.462, 41.456%; route: 3.110, 52.357%; tC2Q: 0.368, 6.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.822%; route: 1.961, 74.178%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C60[0][B]</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C60[0][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/daclrc_nege_s0/Q</td>
</tr>
<tr>
<td>3.176</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[0][B]</td>
<td>audio_lookback_inst/i2s_tx/n68_s4/I1</td>
</tr>
<tr>
<td>3.438</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C60[0][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/n68_s4/F</td>
</tr>
<tr>
<td>4.283</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[0][B]</td>
<td>audio_lookback_inst/i2s_tx/n69_s1/I2</td>
</tr>
<tr>
<td>4.810</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C60[0][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/n69_s1/F</td>
</tr>
<tr>
<td>4.810</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[0][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/bit_cnt_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.611</td>
<td>1.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C60[0][B]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>7.602</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C60[0][B]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.789, 36.160%; route: 1.010, 46.304%; tC2Q: 0.382, 17.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.335%; route: 1.923, 73.665%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C60[0][A]</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C60[0][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/daclrc_pose_s0/Q</td>
</tr>
<tr>
<td>3.173</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[2][B]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_7_s6/I1</td>
</tr>
<tr>
<td>3.700</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R9C60[2][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/bit_cnt_7_s6/F</td>
</tr>
<tr>
<td>4.405</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[1][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/bit_cnt_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.611</td>
<td>1.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C60[1][B]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>7.354</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C60[1][B]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 29.627%; route: 0.868, 48.839%; tC2Q: 0.382, 21.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.335%; route: 1.923, 73.665%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C60[0][A]</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C60[0][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/daclrc_pose_s0/Q</td>
</tr>
<tr>
<td>3.173</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[2][B]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_7_s6/I1</td>
</tr>
<tr>
<td>3.700</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R9C60[2][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/bit_cnt_7_s6/F</td>
</tr>
<tr>
<td>4.405</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[0][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/bit_cnt_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.611</td>
<td>1.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C60[0][B]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>7.354</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C60[0][B]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 29.627%; route: 0.868, 48.839%; tC2Q: 0.382, 21.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.335%; route: 1.923, 73.665%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C60[0][B]</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C60[0][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/daclrc_nege_s0/Q</td>
</tr>
<tr>
<td>3.176</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[0][B]</td>
<td>audio_lookback_inst/i2s_tx/n68_s4/I1</td>
</tr>
<tr>
<td>3.438</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C60[0][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/n68_s4/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[1][B]</td>
<td>audio_lookback_inst/i2s_tx/n70_s2/I0</td>
</tr>
<tr>
<td>4.610</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C60[1][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/n70_s2/F</td>
</tr>
<tr>
<td>4.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[1][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/bit_cnt_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.611</td>
<td>1.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C60[1][B]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>7.602</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C60[1][B]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 36.530%; route: 0.875, 44.164%; tC2Q: 0.382, 19.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.335%; route: 1.923, 73.665%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_tx/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C60[0][A]</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C60[0][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/daclrc_pose_s0/Q</td>
</tr>
<tr>
<td>3.173</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[3][B]</td>
<td>audio_lookback_inst/i2s_tx/n146_s7/I1</td>
</tr>
<tr>
<td>3.671</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C60[3][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/n146_s7/F</td>
</tr>
<tr>
<td>4.023</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C60[2][A]</td>
<td>audio_lookback_inst/i2s_tx/n138_s10/I3</td>
</tr>
<tr>
<td>4.550</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C60[2][A]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/n138_s10/F</td>
</tr>
<tr>
<td>4.550</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C60[2][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/state_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.639</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C60[2][A]</td>
<td>audio_lookback_inst/i2s_tx/state_0_s3/CLK</td>
</tr>
<tr>
<td>7.631</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C60[2][A]</td>
<td>audio_lookback_inst/i2s_tx/state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.024, 53.286%; route: 0.515, 26.805%; tC2Q: 0.382, 19.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.048%; route: 1.952, 73.952%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_tx/state_1_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C60[0][A]</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C60[0][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/daclrc_pose_s0/Q</td>
</tr>
<tr>
<td>3.173</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[3][B]</td>
<td>audio_lookback_inst/i2s_tx/n146_s7/I1</td>
</tr>
<tr>
<td>3.671</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C60[3][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/n146_s7/F</td>
</tr>
<tr>
<td>4.023</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C60[2][B]</td>
<td>audio_lookback_inst/i2s_tx/n137_s9/I3</td>
</tr>
<tr>
<td>4.485</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C60[2][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/n137_s9/F</td>
</tr>
<tr>
<td>4.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C60[2][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/state_1_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.639</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C60[2][B]</td>
<td>audio_lookback_inst/i2s_tx/state_1_s6/CLK</td>
</tr>
<tr>
<td>7.631</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C60[2][B]</td>
<td>audio_lookback_inst/i2s_tx/state_1_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.959, 51.650%; route: 0.515, 27.744%; tC2Q: 0.382, 20.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.048%; route: 1.952, 73.952%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C60[0][A]</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C60[0][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/daclrc_pose_s0/Q</td>
</tr>
<tr>
<td>3.173</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[3][B]</td>
<td>audio_lookback_inst/i2s_tx/n146_s7/I1</td>
</tr>
<tr>
<td>3.671</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C60[3][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/n146_s7/F</td>
</tr>
<tr>
<td>4.003</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C60[1][A]</td>
<td>audio_lookback_inst/i2s_tx/n146_s6/I2</td>
</tr>
<tr>
<td>4.465</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C60[1][A]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/n146_s6/F</td>
</tr>
<tr>
<td>4.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C60[1][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/bit_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.639</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C60[1][A]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>7.631</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C60[1][A]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.959, 52.212%; route: 0.495, 26.957%; tC2Q: 0.382, 20.830%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.048%; route: 1.952, 73.952%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C60[0][B]</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C60[0][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/daclrc_nege_s0/Q</td>
</tr>
<tr>
<td>3.176</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[0][B]</td>
<td>audio_lookback_inst/i2s_tx/n68_s4/I1</td>
</tr>
<tr>
<td>3.438</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C60[0][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/n68_s4/F</td>
</tr>
<tr>
<td>3.936</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C60[0][A]</td>
<td>audio_lookback_inst/i2s_tx/n73_s2/I0</td>
</tr>
<tr>
<td>4.397</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C60[0][A]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/n73_s2/F</td>
</tr>
<tr>
<td>4.397</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C60[0][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/bit_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.639</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C60[0][A]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>7.631</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C60[0][A]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 40.919%; route: 0.662, 37.456%; tC2Q: 0.382, 21.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.048%; route: 1.952, 73.952%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C60[0][B]</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C60[0][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/daclrc_nege_s0/Q</td>
</tr>
<tr>
<td>3.176</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[0][B]</td>
<td>audio_lookback_inst/i2s_tx/n68_s4/I1</td>
</tr>
<tr>
<td>3.438</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C60[0][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/n68_s4/F</td>
</tr>
<tr>
<td>3.798</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C60[0][B]</td>
<td>audio_lookback_inst/i2s_tx/n74_s1/I0</td>
</tr>
<tr>
<td>4.325</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C60[0][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/n74_s1/F</td>
</tr>
<tr>
<td>4.325</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C60[0][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/bit_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.639</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C60[0][B]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>7.631</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C60[0][B]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.789, 46.500%; route: 0.525, 30.951%; tC2Q: 0.382, 22.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.048%; route: 1.952, 73.952%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C60[0][A]</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C60[0][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/daclrc_pose_s0/Q</td>
</tr>
<tr>
<td>3.173</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[2][B]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_7_s6/I1</td>
</tr>
<tr>
<td>3.700</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R9C60[2][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/bit_cnt_7_s6/F</td>
</tr>
<tr>
<td>4.057</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C60[2][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/bit_cnt_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.632</td>
<td>1.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C60[2][B]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>7.376</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C60[2][B]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 36.833%; route: 0.520, 36.395%; tC2Q: 0.382, 26.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.119%; route: 1.945, 73.881%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C60[0][A]</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C60[0][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/daclrc_pose_s0/Q</td>
</tr>
<tr>
<td>3.173</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[2][B]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_7_s6/I1</td>
</tr>
<tr>
<td>3.700</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R9C60[2][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/bit_cnt_7_s6/F</td>
</tr>
<tr>
<td>4.057</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C60[1][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/bit_cnt_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.632</td>
<td>1.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C60[1][A]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>7.376</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C60[1][A]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 36.833%; route: 0.520, 36.395%; tC2Q: 0.382, 26.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.119%; route: 1.945, 73.881%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.383</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C60[0][A]</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C60[0][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/daclrc_pose_s0/Q</td>
</tr>
<tr>
<td>3.173</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[2][B]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_7_s6/I1</td>
</tr>
<tr>
<td>3.700</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R9C60[2][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/bit_cnt_7_s6/F</td>
</tr>
<tr>
<td>4.057</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C60[0][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/bit_cnt_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.639</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C60[0][B]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>7.383</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C60[0][B]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 36.833%; route: 0.520, 36.395%; tC2Q: 0.382, 26.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.048%; route: 1.952, 73.952%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.383</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C60[0][A]</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C60[0][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/daclrc_pose_s0/Q</td>
</tr>
<tr>
<td>3.173</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[2][B]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_7_s6/I1</td>
</tr>
<tr>
<td>3.700</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R9C60[2][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/bit_cnt_7_s6/F</td>
</tr>
<tr>
<td>4.057</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C60[0][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/bit_cnt_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.639</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C60[0][A]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>7.383</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C60[0][A]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 36.833%; route: 0.520, 36.395%; tC2Q: 0.382, 26.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.048%; route: 1.952, 73.952%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C60[0][A]</td>
<td>audio_lookback_inst/i2s_tx/daclrc_pose_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C60[0][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/daclrc_pose_s0/Q</td>
</tr>
<tr>
<td>3.173</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[2][B]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_7_s6/I1</td>
</tr>
<tr>
<td>3.700</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R9C60[2][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/bit_cnt_7_s6/F</td>
</tr>
<tr>
<td>3.840</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[1][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/bit_cnt_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.625</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C60[1][A]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>7.369</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C60[1][A]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 43.447%; route: 0.302, 24.974%; tC2Q: 0.382, 31.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.190%; route: 1.938, 73.810%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C60[0][B]</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C60[0][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/daclrc_nege_s0/Q</td>
</tr>
<tr>
<td>3.176</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[0][B]</td>
<td>audio_lookback_inst/i2s_tx/n68_s4/I1</td>
</tr>
<tr>
<td>3.438</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C60[0][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/n68_s4/F</td>
</tr>
<tr>
<td>3.446</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[1][A]</td>
<td>audio_lookback_inst/i2s_tx/n68_s1/I2</td>
</tr>
<tr>
<td>3.962</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C60[1][A]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/n68_s1/F</td>
</tr>
<tr>
<td>3.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[1][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/bit_cnt_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.625</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C60[1][A]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C60[1][A]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.779, 58.388%; route: 0.172, 12.933%; tC2Q: 0.382, 28.679%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.190%; route: 1.938, 73.810%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C60[0][B]</td>
<td>audio_lookback_inst/i2s_tx/daclrc_nege_s0/CLK</td>
</tr>
<tr>
<td>3.011</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C60[0][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/daclrc_nege_s0/Q</td>
</tr>
<tr>
<td>3.176</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[0][B]</td>
<td>audio_lookback_inst/i2s_tx/n68_s4/I1</td>
</tr>
<tr>
<td>3.438</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C60[0][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/n68_s4/F</td>
</tr>
<tr>
<td>3.606</td>
<td>0.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C60[2][B]</td>
<td>audio_lookback_inst/i2s_tx/n72_s1/I2</td>
</tr>
<tr>
<td>3.868</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C60[2][B]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_tx/n72_s1/F</td>
</tr>
<tr>
<td>3.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C60[2][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/bit_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.632</td>
<td>1.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C60[2][B]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>7.623</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C60[2][B]</td>
<td>audio_lookback_inst/i2s_tx/bit_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.525, 42.339%; route: 0.332, 26.815%; tC2Q: 0.382, 30.847%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.119%; route: 1.945, 73.881%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/n9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_48k_inst/clk_out_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>20.006</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/n9_s2/I0</td>
</tr>
<tr>
<td>20.159</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/n9_s2/F</td>
</tr>
<tr>
<td>20.159</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">clk_48k_inst/clk_out_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1571</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>21.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/CLK</td>
</tr>
<tr>
<td>21.396</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_48k_inst/clk_out_s1</td>
</tr>
<tr>
<td>21.420</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 96.226%; route: 0.000, 0.000%; tC2Q: 0.006, 3.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_tx/daclrc_r0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_tx/daclrc_r0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_DACLRC:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_DACLRC</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_tx/daclrc_r0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.400</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[B]</td>
<td>audio_lookback_inst/i2s_tx/daclrc_r0_s0/CLK</td>
</tr>
<tr>
<td>1.435</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_lookback_inst/i2s_tx/daclrc_r0_s0</td>
</tr>
<tr>
<td>1.448</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT21[B]</td>
<td>audio_lookback_inst/i2s_tx/daclrc_r0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.725</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.250%; route: 0.725, 51.750%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/dacfifo_writedata111_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1571</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>audio_lookback_inst/dacfifo_writedata111_4_s0/CLK</td>
</tr>
<tr>
<td>1.523</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/dacfifo_writedata111_4_s0/Q</td>
</tr>
<tr>
<td>1.616</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.453</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1.490</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/dacfifo_writedata111_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1571</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>audio_lookback_inst/dacfifo_writedata111_0_s0/CLK</td>
</tr>
<tr>
<td>1.523</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/dacfifo_writedata111_0_s0/Q</td>
</tr>
<tr>
<td>1.616</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.453</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1.490</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/dacfifo_writedata111_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1571</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[3][A]</td>
<td>audio_lookback_inst/dacfifo_writedata111_6_s0/CLK</td>
</tr>
<tr>
<td>1.523</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C32[3][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/dacfifo_writedata111_6_s0/Q</td>
</tr>
<tr>
<td>1.663</td>
<td>0.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.453</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1.490</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.139, 49.117%; tC2Q: 0.144, 50.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/dacfifo_writedata111_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1571</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>audio_lookback_inst/dacfifo_writedata111_2_s0/CLK</td>
</tr>
<tr>
<td>1.523</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/dacfifo_writedata111_2_s0/Q</td>
</tr>
<tr>
<td>1.663</td>
<td>0.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.453</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1.490</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.139, 49.117%; tC2Q: 0.144, 50.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_rx/adcfifo_writedata_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td>audio_lookback_inst/i2s_rx/adcfifo_writedata_13_s0/CLK</td>
</tr>
<tr>
<td>1.523</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_rx/adcfifo_writedata_13_s0/Q</td>
</tr>
<tr>
<td>1.616</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.415</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.003%; route: 0.703, 50.997%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_rx/adcfifo_writedata_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td>audio_lookback_inst/i2s_rx/adcfifo_writedata_12_s0/CLK</td>
</tr>
<tr>
<td>1.523</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_rx/adcfifo_writedata_12_s0/Q</td>
</tr>
<tr>
<td>1.616</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.415</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.003%; route: 0.703, 50.997%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_rx/adcfifo_writedata_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>audio_lookback_inst/i2s_rx/adcfifo_writedata_4_s0/CLK</td>
</tr>
<tr>
<td>1.528</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_rx/adcfifo_writedata_4_s0/Q</td>
</tr>
<tr>
<td>1.621</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.415</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.003%; route: 0.703, 50.997%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_rx/adcfifo_writedata_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>audio_lookback_inst/i2s_rx/adcfifo_writedata_2_s0/CLK</td>
</tr>
<tr>
<td>1.528</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_rx/adcfifo_writedata_2_s0/Q</td>
</tr>
<tr>
<td>1.621</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.415</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.003%; route: 0.703, 50.997%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.622</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/lcd_top_inst/u1_async_fifo_1024x16b/fifo_inst/rbin_num_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/lcd_top_inst/u1_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1571</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C60[0][B]</td>
<td>pinpuxianshi_inst/lcd_top_inst/u1_async_fifo_1024x16b/fifo_inst/rbin_num_8_s0/CLK</td>
</tr>
<tr>
<td>1.523</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R27C60[0][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/lcd_top_inst/u1_async_fifo_1024x16b/fifo_inst/rbin_num_8_s0/Q</td>
</tr>
<tr>
<td>1.622</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/lcd_top_inst/u1_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1571</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td>pinpuxianshi_inst/lcd_top_inst/u1_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.410</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td>pinpuxianshi_inst/lcd_top_inst/u1_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.099, 40.741%; tC2Q: 0.144, 59.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.145%; route: 0.699, 50.855%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_rx/adcfifo_writedata_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C44[1][A]</td>
<td>audio_lookback_inst/i2s_rx/adcfifo_writedata_25_s0/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C44[1][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_rx/adcfifo_writedata_25_s0/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.411</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.553%; route: 0.716, 51.447%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.101, 41.224%; tC2Q: 0.144, 58.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.145%; route: 0.699, 50.855%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/dacfifo_writedata111_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1571</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>audio_lookback_inst/dacfifo_writedata111_5_s0/CLK</td>
</tr>
<tr>
<td>1.523</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/dacfifo_writedata111_5_s0/Q</td>
</tr>
<tr>
<td>1.737</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.453</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1.490</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.214, 59.777%; tC2Q: 0.144, 40.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/dacfifo_writedata111_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1571</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td>audio_lookback_inst/dacfifo_writedata111_3_s0/CLK</td>
</tr>
<tr>
<td>1.523</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/dacfifo_writedata111_3_s0/Q</td>
</tr>
<tr>
<td>1.737</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.453</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1.490</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.214, 59.777%; tC2Q: 0.144, 40.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/dacfifo_writedata111_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1571</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>audio_lookback_inst/dacfifo_writedata111_1_s0/CLK</td>
</tr>
<tr>
<td>1.523</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td style=" font-weight:bold;">audio_lookback_inst/dacfifo_writedata111_1_s0/Q</td>
</tr>
<tr>
<td>1.737</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.453</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1.490</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.214, 59.777%; tC2Q: 0.144, 40.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.rptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1571</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[2][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.520</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C32[2][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.rptr_4_s0/Q</td>
</tr>
<tr>
<td>1.739</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.423</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.458</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td>1.483</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.423, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.rptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1571</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>1.520</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.rptr_5_s0/Q</td>
</tr>
<tr>
<td>1.739</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.423</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_5_s0/CLK</td>
</tr>
<tr>
<td>1.458</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
<tr>
<td>1.483</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.423, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/FFT_TOP_Inst/data_modulus/n139_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/FFT_TOP_Inst/data_modulus/sqrt_inst/D[16]_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1571</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>DSP_R19[16]</td>
<td>pinpuxianshi_inst/FFT_TOP_Inst/data_modulus/n139_s0/CLK[0]</td>
</tr>
<tr>
<td>1.414</td>
<td>0.037</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[16]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/FFT_TOP_Inst/data_modulus/n139_s0/DOUT[31]</td>
</tr>
<tr>
<td>1.653</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C52[0][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/FFT_TOP_Inst/data_modulus/sqrt_inst/D[16]_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1571</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C52[0][A]</td>
<td>pinpuxianshi_inst/FFT_TOP_Inst/data_modulus/sqrt_inst/D[16]_31_s0/CLK</td>
</tr>
<tr>
<td>1.389</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C52[0][A]</td>
<td>pinpuxianshi_inst/FFT_TOP_Inst/data_modulus/sqrt_inst/D[16]_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.038%; route: 0.702, 50.962%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 86.699%; tC2Q: 0.037, 13.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.rptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1571</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[1][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.525</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C33[1][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.rptr_1_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.419</td>
<td>1.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
<tr>
<td>1.479</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.035</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.419, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.489</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.rptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1571</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.rptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.rptr_6_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.429</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
<tr>
<td>1.489</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.035</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.469</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.rptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1571</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.rptr_8_s0/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.rptr_8_s0/Q</td>
</tr>
<tr>
<td>1.734</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.409</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_8_s0/CLK</td>
</tr>
<tr>
<td>1.444</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td>1.469</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.035</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/i2s_rx/bit_cnt_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/i2s_rx/bit_cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[1][A]</td>
<td>audio_lookback_inst/i2s_rx/bit_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>1.530</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C39[1][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_rx/bit_cnt_6_s1/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C39[1][A]</td>
<td>audio_lookback_inst/i2s_rx/n402_s8/I2</td>
</tr>
<tr>
<td>1.689</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[1][A]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/i2s_rx/n402_s8/F</td>
</tr>
<tr>
<td>1.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C39[1][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/i2s_rx/bit_cnt_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[1][A]</td>
<td>audio_lookback_inst/i2s_rx/bit_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>1.414</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C39[1][A]</td>
<td>audio_lookback_inst/i2s_rx/bit_cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/div_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/div_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1571</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/div_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.530</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C35[0][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/div_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/n65_s3/I0</td>
</tr>
<tr>
<td>1.689</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/n65_s3/F</td>
</tr>
<tr>
<td>1.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/div_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1571</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/div_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.414</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/div_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/Go_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/Go_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1571</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/Go_s4/CLK</td>
</tr>
<tr>
<td>1.516</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/Go_s4/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/n293_s11/I0</td>
</tr>
<tr>
<td>1.676</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/n293_s11/F</td>
</tr>
<tr>
<td>1.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/Go_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1571</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/Go_s4/CLK</td>
</tr>
<tr>
<td>1.400</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/Go_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.109%; route: 0.700, 50.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.109%; route: 0.700, 50.891%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1571</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_0_s1/CLK</td>
</tr>
<tr>
<td>1.526</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R8C34[1][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_0_s1/Q</td>
</tr>
<tr>
<td>1.532</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/n274_s7/I1</td>
</tr>
<tr>
<td>1.685</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td style=" background: #97FFFF;">audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/n274_s7/F</td>
</tr>
<tr>
<td>1.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td style=" font-weight:bold;">audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1571</td>
<td>IOB29[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_0_s1/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>audio_lookback_inst/WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.790%; route: 0.709, 51.210%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.790%; route: 0.709, 51.210%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.003</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>8.259</td>
<td>3.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>11.242</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[3][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>13.350</td>
<td>3.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[3][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_0_s0/CLK</td>
</tr>
<tr>
<td>13.003</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C33[3][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.091</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.541, 85.168%; tC2Q: 0.442, 14.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.350, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.003</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>8.259</td>
<td>3.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>11.242</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>13.350</td>
<td>3.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>13.003</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.091</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.541, 85.168%; tC2Q: 0.442, 14.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.350, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.003</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>8.259</td>
<td>3.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>11.242</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[2][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>13.350</td>
<td>3.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[2][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_0_s0/CLK</td>
</tr>
<tr>
<td>13.003</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C33[2][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.091</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.541, 85.168%; tC2Q: 0.442, 14.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.350, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.003</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>8.259</td>
<td>3.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>11.242</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>13.350</td>
<td>3.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>13.003</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.091</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.541, 85.168%; tC2Q: 0.442, 14.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.350, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.003</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>8.259</td>
<td>3.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>11.242</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>13.350</td>
<td>3.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>13.003</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.091</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.541, 85.168%; tC2Q: 0.442, 14.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.350, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>8.259</td>
<td>3.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>11.059</td>
<td>2.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>13.372</td>
<td>3.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_10_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.357, 84.195%; tC2Q: 0.442, 15.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.372, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>8.259</td>
<td>3.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>11.059</td>
<td>2.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>13.372</td>
<td>3.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_10_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C33[0][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.357, 84.195%; tC2Q: 0.442, 15.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.372, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>8.259</td>
<td>3.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>11.059</td>
<td>2.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>13.372</td>
<td>3.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_10_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C33[1][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.357, 84.195%; tC2Q: 0.442, 15.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.372, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>8.259</td>
<td>3.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>11.050</td>
<td>2.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>13.364</td>
<td>3.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>13.017</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.105</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.348, 84.145%; tC2Q: 0.442, 15.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.364, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>8.259</td>
<td>3.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>11.050</td>
<td>2.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>13.364</td>
<td>3.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_6_s0/CLK</td>
</tr>
<tr>
<td>13.017</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.105</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.348, 84.145%; tC2Q: 0.442, 15.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.364, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.027</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>8.259</td>
<td>3.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>11.059</td>
<td>2.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>13.374</td>
<td>3.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_0_s0/CLK</td>
</tr>
<tr>
<td>13.027</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.115</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.357, 84.195%; tC2Q: 0.442, 15.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.374, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>8.259</td>
<td>3.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>10.291</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>13.319</td>
<td>3.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_3_s0/CLK</td>
</tr>
<tr>
<td>12.972</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.590, 78.225%; tC2Q: 0.442, 21.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.319, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>8.259</td>
<td>3.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>10.291</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>13.319</td>
<td>3.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>12.972</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.590, 78.225%; tC2Q: 0.442, 21.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.319, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>8.259</td>
<td>3.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>10.291</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>13.319</td>
<td>3.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_7_s0/CLK</td>
</tr>
<tr>
<td>12.972</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.590, 78.225%; tC2Q: 0.442, 21.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.319, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>8.259</td>
<td>3.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>10.291</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>13.319</td>
<td>3.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_8_s0/CLK</td>
</tr>
<tr>
<td>12.972</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.590, 78.225%; tC2Q: 0.442, 21.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.319, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>8.259</td>
<td>3.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>10.291</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>13.325</td>
<td>3.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[0][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_2_s0/CLK</td>
</tr>
<tr>
<td>12.978</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C33[0][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.590, 78.225%; tC2Q: 0.442, 21.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.325, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.981</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>8.259</td>
<td>3.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>10.259</td>
<td>1.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>13.328</td>
<td>3.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_3_s0/CLK</td>
</tr>
<tr>
<td>12.981</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.557, 77.872%; tC2Q: 0.442, 22.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.328, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.981</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>8.259</td>
<td>3.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>10.259</td>
<td>1.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>13.328</td>
<td>3.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_8_s0/CLK</td>
</tr>
<tr>
<td>12.981</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C32[1][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.557, 77.872%; tC2Q: 0.442, 22.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.328, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>8.259</td>
<td>3.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>10.066</td>
<td>1.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[3][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>13.336</td>
<td>3.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_4_s0/CLK</td>
</tr>
<tr>
<td>12.988</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C33[3][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.077</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.365, 75.514%; tC2Q: 0.442, 24.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.336, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>8.259</td>
<td>3.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>10.066</td>
<td>1.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>13.336</td>
<td>3.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_7_s0/CLK</td>
</tr>
<tr>
<td>12.988</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.077</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.365, 75.514%; tC2Q: 0.442, 24.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.336, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>8.259</td>
<td>3.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>10.066</td>
<td>1.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>13.336</td>
<td>3.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_8_s0/CLK</td>
</tr>
<tr>
<td>12.988</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.077</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.365, 75.514%; tC2Q: 0.442, 24.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.336, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>8.259</td>
<td>3.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>10.066</td>
<td>1.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>13.336</td>
<td>3.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_9_s0/CLK</td>
</tr>
<tr>
<td>12.988</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.077</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.365, 75.514%; tC2Q: 0.442, 24.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.336, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>8.259</td>
<td>3.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>10.066</td>
<td>1.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Full_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>13.345</td>
<td>3.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>12.998</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.086</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.365, 75.514%; tC2Q: 0.442, 24.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.345, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>8.259</td>
<td>3.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>10.066</td>
<td>1.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[3][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>13.345</td>
<td>3.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[3][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>12.998</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C32[3][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.086</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.365, 75.514%; tC2Q: 0.442, 24.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.345, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>8.259</td>
<td>3.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>10.066</td>
<td>1.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>13.345</td>
<td>3.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>12.998</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.086</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.365, 75.514%; tC2Q: 0.442, 24.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.345, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>6.640</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>6.798</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>6.999</td>
<td>0.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_1_s0/CLK</td>
</tr>
<tr>
<td>1.389</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C32[0][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.201, 55.989%; tC2Q: 0.158, 44.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>6.640</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>6.798</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>6.999</td>
<td>0.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[2][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[2][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_9_s0/CLK</td>
</tr>
<tr>
<td>1.389</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C32[2][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.201, 55.989%; tC2Q: 0.158, 44.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>6.640</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>6.798</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>6.999</td>
<td>0.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_5_s0/CLK</td>
</tr>
<tr>
<td>1.389</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.201, 55.989%; tC2Q: 0.158, 44.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>6.640</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>6.798</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>6.999</td>
<td>0.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_5_s0/CLK</td>
</tr>
<tr>
<td>1.389</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.201, 55.989%; tC2Q: 0.158, 44.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>6.640</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>6.798</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>6.999</td>
<td>0.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.440</td>
<td>1.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_0_s0/CLK</td>
</tr>
<tr>
<td>1.387</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.200</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.201, 55.989%; tC2Q: 0.158, 44.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.440, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>6.640</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>6.798</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>6.999</td>
<td>0.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.440</td>
<td>1.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.387</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C32[2][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.200</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.201, 55.989%; tC2Q: 0.158, 44.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.440, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>6.640</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>6.798</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.093</td>
<td>0.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.433</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.380</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.207</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.295, 65.121%; tC2Q: 0.158, 34.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.433, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>6.640</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>6.798</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.093</td>
<td>0.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.433</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_7_s0/CLK</td>
</tr>
<tr>
<td>1.380</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.207</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.295, 65.121%; tC2Q: 0.158, 34.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.433, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>6.640</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>6.798</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.093</td>
<td>0.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.428</td>
<td>1.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.375</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.212</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.295, 65.121%; tC2Q: 0.158, 34.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.428, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>6.640</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>6.798</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.093</td>
<td>0.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.428</td>
<td>1.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_9_s0/CLK</td>
</tr>
<tr>
<td>1.375</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.212</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.295, 65.121%; tC2Q: 0.158, 34.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.428, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>6.640</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>6.798</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.093</td>
<td>0.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.428</td>
<td>1.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.375</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.212</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.295, 65.121%; tC2Q: 0.158, 34.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.428, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>6.640</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>6.798</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.191</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.423</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.217</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.393, 71.325%; tC2Q: 0.158, 28.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.423, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>6.640</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>6.798</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.191</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.423</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_5_s0/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.217</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.393, 71.325%; tC2Q: 0.158, 28.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.423, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>6.640</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>6.798</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.270</td>
<td>0.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.420</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_5_s0/CLK</td>
</tr>
<tr>
<td>1.367</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C32[0][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.472, 74.921%; tC2Q: 0.158, 25.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>6.640</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>6.798</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.270</td>
<td>0.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.420</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_6_s0/CLK</td>
</tr>
<tr>
<td>1.367</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C32[1][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.472, 74.921%; tC2Q: 0.158, 25.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>6.640</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>6.798</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.270</td>
<td>0.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.420</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_7_s0/CLK</td>
</tr>
<tr>
<td>1.367</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.472, 74.921%; tC2Q: 0.158, 25.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>6.640</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>6.798</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.270</td>
<td>0.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.420</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_8_s0/CLK</td>
</tr>
<tr>
<td>1.367</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.472, 74.921%; tC2Q: 0.158, 25.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>6.640</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>6.798</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.366</td>
<td>0.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[3][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[3][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C32[3][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.222</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.568, 78.237%; tC2Q: 0.158, 21.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>6.640</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>6.798</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Full_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>1.360</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.227</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.634, 80.051%; tC2Q: 0.158, 19.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>6.640</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>6.798</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[3][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[3][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.360</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C32[3][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.227</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.634, 80.051%; tC2Q: 0.158, 19.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>6.640</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>6.798</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.360</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.227</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.634, 80.051%; tC2Q: 0.158, 19.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>6.640</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>6.798</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_9_s0/CLK</td>
</tr>
<tr>
<td>1.360</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq2_rptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.227</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.634, 80.051%; tC2Q: 0.158, 19.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>6.640</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>6.798</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.409</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_4_s0/CLK</td>
</tr>
<tr>
<td>1.356</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C33[3][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wbin_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.634, 80.051%; tC2Q: 0.158, 19.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>6.640</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>6.798</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.409</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_7_s0/CLK</td>
</tr>
<tr>
<td>1.356</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.634, 80.051%; tC2Q: 0.158, 19.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>audio_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>audio_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>6.640</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>6.798</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.432</td>
<td>0.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" font-weight:bold;">pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C32[0][A]</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.409</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_8_s0/CLK</td>
</tr>
<tr>
<td>1.356</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C33[2][A]</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.634, 80.051%; tC2Q: 0.158, 19.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.180</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.180</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>audio_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>8.238</td>
<td>3.238</td>
<td>tNET</td>
<td>FF</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>11.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.272</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.272</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>audio_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.352</td>
<td>3.352</td>
<td>tNET</td>
<td>RR</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>audio_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_48k_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>6.624</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>pinpuxianshi_inst/u2_async_fifo_1024x16b/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.757</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.757</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.618</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>11.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.757</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.757</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>audio_lookback_inst/i2s_tx/dac_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.618</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>audio_lookback_inst/i2s_tx/dac_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>11.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>audio_lookback_inst/i2s_tx/dac_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.762</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.762</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>6.385</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.762</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.762</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>audio_lookback_inst/i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.608</td>
<td>1.921</td>
<td>tNET</td>
<td>FF</td>
<td>audio_lookback_inst/i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>11.371</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>audio_lookback_inst/i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.767</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>6.381</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>audio_lookback_inst/i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.767</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>audio_lookback_inst/i2s_tx/dac_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>audio_lookback_inst/i2s_tx/dac_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>6.381</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>audio_lookback_inst/i2s_tx/dac_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.773</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.773</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>audio_lookback_inst/i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>audio_lookback_inst/i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>6.377</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>audio_lookback_inst/i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1571</td>
<td>clk_50m_d</td>
<td>6.742</td>
<td>2.088</td>
</tr>
<tr>
<td>206</td>
<td>I2S_BCLK_d</td>
<td>0.820</td>
<td>1.978</td>
</tr>
<tr>
<td>160</td>
<td>slfRst</td>
<td>8.395</td>
<td>2.793</td>
</tr>
<tr>
<td>108</td>
<td>dSrc</td>
<td>11.519</td>
<td>2.174</td>
</tr>
<tr>
<td>84</td>
<td>slfRst_1</td>
<td>8.395</td>
<td>2.236</td>
</tr>
<tr>
<td>59</td>
<td>ftCtl_ea</td>
<td>13.436</td>
<td>2.291</td>
</tr>
<tr>
<td>55</td>
<td>slfRst_2</td>
<td>11.280</td>
<td>1.330</td>
</tr>
<tr>
<td>54</td>
<td>reset_w[1]</td>
<td>7.626</td>
<td>1.541</td>
</tr>
<tr>
<td>50</td>
<td>Q_z[2][1]</td>
<td>12.796</td>
<td>3.855</td>
</tr>
<tr>
<td>49</td>
<td>Q_z[3][2]</td>
<td>14.582</td>
<td>4.476</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R27C38</td>
<td>63.89%</td>
</tr>
<tr>
<td>R19C56</td>
<td>55.56%</td>
</tr>
<tr>
<td>R29C52</td>
<td>54.17%</td>
</tr>
<tr>
<td>R29C53</td>
<td>52.78%</td>
</tr>
<tr>
<td>R19C57</td>
<td>51.39%</td>
</tr>
<tr>
<td>R20C41</td>
<td>51.39%</td>
</tr>
<tr>
<td>R10C37</td>
<td>51.39%</td>
</tr>
<tr>
<td>R27C40</td>
<td>51.39%</td>
</tr>
<tr>
<td>R28C42</td>
<td>51.39%</td>
</tr>
<tr>
<td>R21C50</td>
<td>50.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
