#ifndef INC__CHIP_DEFS_H__
#define INC__CHIP_DEFS_H__


/* General definition for NuMicro-M */
#define NUMICRO_FLASH_APROM_ADDR		0x00000000UL
#define NUMICRO_FLASH_LDROM_ADDR		0x00100000UL
#define NUMICRO_FLASH_CONFIG_ADDR		0x00300000UL

#define NUMICRO_SPECIAL_FLASH_OFFSET	0x0F000000UL

#define NUMICRO_FLASH_PAGE_SIZE_256		256
#define NUMICRO_FLASH_PAGE_SIZE_512		512
#define NUMICRO_FLASH_PAGE_SIZE_2K		2048
#define NUMICRO_FLASH_PAGE_SIZE_4K		4096

#define NUMICRO_FLASH_CONFIG_DFEN			0x00000001UL
#define NUMICRO_FLASH_CONFIG_LOCK			0x00000002UL

#define NUMICRO_FLASH_CONFIG_CBS_2_MODE		0x00000080UL
#define NUMICRO_FLASH_CONFIG_CBS_4_MODE		0x000000C0UL
#	define NUMICRO_FLASH_CONFIG_CBS_AP				0x000000C0UL
#	define NUMICRO_FLASH_CONFIG_CBS_LD				0x00000040UL
#	define NUMICRO_FLASH_CONFIG_CBS_AP_IAP			0x00000080UL
#	define NUMICRO_FLASH_CONFIG_CBS_LD_IAP			0x00000000UL
#define NUMICRO_FLASH_CONFIG_CIOINI			0x00000400UL
#define NUMICRO_FLASH_CONFIG_CBODEN			0x00080000UL		// BIT19 (e.g. M031, M471)
#define NUMICRO_FLASH_CONFIG_CBORST			0x00100000UL

#define NUMICRO_FLASH_CONFIG_CBOV_8_LEVEL	0x00E00000UL
#define NUMICRO_FLASH_CONFIG_CBOV_4_LEVEL	0x00600000UL
#define NUMICRO_FLASH_CONFIG_CBOV_2_LEVEL	0x00200000UL
#	define NUMICRO_FLASH_CONFIG_CBOV_0				0x00000000UL
#	define NUMICRO_FLASH_CONFIG_CBOV_1				0x00200000UL
#	define NUMICRO_FLASH_CONFIG_CBOV_2				0x00400000UL
#	define NUMICRO_FLASH_CONFIG_CBOV_3				0x00600000UL
#	define NUMICRO_FLASH_CONFIG_CBOV_4				0x00800000UL
#	define NUMICRO_FLASH_CONFIG_CBOV_5				0x00A00000UL
#	define NUMICRO_FLASH_CONFIG_CBOV_6				0x00C00000UL
#	define NUMICRO_FLASH_CONFIG_CBOV_7				0x00E00000UL

#define NUMICRO_FLASH_CONFIG_CWDTPDEN		0x40000000UL
#define NUMICRO_FLASH_CONFIG_CWDTEN			0x80000018UL
#	define NUMICRO_FLASH_CONFIG_CWDTEN_INACTIVE		0x80000018UL
#	define NUMICRO_FLASH_CONFIG_CWDTEN_BY_LIRCEN	0x00000018UL
#	define NUMICRO_FLASH_CONFIG_CWDTEN_ACTIVE		0x00000000UL


/* Chip definition for NUC1xx */
#define NUC1XX_FLASH_CONFIG_DFVSEN		0x00000004UL
#define NUC1XX_FLASH_CONFIG_DFEN		0x00000001UL


/* Chip definition for M460 */
#define M460_FLASH_CONFIG_ICELOCK			0x00000800UL

#define M460_FLASH_CONFIG_UARTISPEN			0x00000100UL
#define M460_FLASH_CONFIG_USBISPDIS			0x00000200UL
#define M460_FLASH_CONFIG_CANISPEN			0x00000400UL
#define M460_FLASH_CONFIG_I2CISPEN			0x00000800UL
#define M460_FLASH_CONFIG_SPIISPEN			0x00001000UL

#define M460_KS_BASE					0x40035000UL

#define M460_KS_METADATA				(M460_KS_BASE + 0x004)
#	define M460_KS_METADATA_DST_SRAM		0x00000000UL
#	define M460_KS_METADATA_DST_FLASH		0x40000000UL
#	define M460_KS_METADATA_DST_OTP			0x80000000UL
#	define M460_KS_METADATA_NUMBER_Pos		20
#	define M460_KS_METADATA_NUMBER_Msk		0x03F00000UL
#	define M460_KS_METADATA_OWNER_ECC		0x00040000UL
#	define M460_KS_METADATA_OWNER_CPU		0x00050000UL
#	define M460_KS_METADATA_SIZE_256BIT		0x00000600UL
#	define M460_KS_METADATA_BS				0x00000010UL
#	define M460_KS_METADATA_READABLE		0x00000004UL


#endif
