{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479503764919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479503764922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 19:16:04 2016 " "Processing started: Fri Nov 18 19:16:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479503764922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479503764922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tp -c tp " "Command: quartus_map --read_settings_files=on --write_settings_files=off tp -c tp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479503764922 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1479503765185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1479503765186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ronald/documents/dropbox/ufmg/oc2/tp/teste-modelsim/code/mem_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ronald/documents/dropbox/ufmg/oc2/tp/teste-modelsim/code/mem_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_data-SYN " "Found design unit 1: mem_data-SYN" {  } { { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479503776309 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_data " "Found entity 1: mem_data" {  } { { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479503776309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479503776309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ronald/documents/dropbox/ufmg/oc2/tp/teste-modelsim/code/tp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ronald/documents/dropbox/ufmg/oc2/tp/teste-modelsim/code/tp.v" { { "Info" "ISGN_ENTITY_NAME" "1 tp " "Found entity 1: tp" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479503776313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479503776313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ronald/documents/dropbox/ufmg/oc2/tp/teste-modelsim/code/mem_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ronald/documents/dropbox/ufmg/oc2/tp/teste-modelsim/code/mem_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_inst-SYN " "Found design unit 1: mem_inst-SYN" {  } { { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479503776314 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_inst " "Found entity 1: mem_inst" {  } { { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479503776314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479503776314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ronald/documents/dropbox/ufmg/oc2/tp/teste-modelsim/code/displaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ronald/documents/dropbox/ufmg/oc2/tp/teste-modelsim/code/displaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayDecoder " "Found entity 1: displayDecoder" {  } { { "../code/displayDecoder.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/displayDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479503776316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479503776316 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tp " "Elaborating entity \"tp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479503776469 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auxMem_2 tp.v(45) " "Verilog HDL or VHDL warning at tp.v(45): object \"auxMem_2\" assigned a value but never read" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479503776473 "|tp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auxMem_3 tp.v(46) " "Verilog HDL or VHDL warning at tp.v(46): object \"auxMem_3\" assigned a value but never read" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479503776473 "|tp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auxMem_4 tp.v(47) " "Verilog HDL or VHDL warning at tp.v(47): object \"auxMem_4\" assigned a value but never read" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479503776473 "|tp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auxMem_5 tp.v(48) " "Verilog HDL or VHDL warning at tp.v(48): object \"auxMem_5\" assigned a value but never read" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479503776473 "|tp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zero tp.v(57) " "Verilog HDL or VHDL warning at tp.v(57): object \"Zero\" assigned a value but never read" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479503776473 "|tp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tp.v(153) " "Verilog HDL assignment warning at tp.v(153): truncated value with size 32 to match size of target (10)" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479503776476 "|tp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tp.v(159) " "Verilog HDL assignment warning at tp.v(159): truncated value with size 32 to match size of target (10)" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479503776476 "|tp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tp.v(165) " "Verilog HDL assignment warning at tp.v(165): truncated value with size 32 to match size of target (10)" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479503776477 "|tp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tp.v(171) " "Verilog HDL assignment warning at tp.v(171): truncated value with size 32 to match size of target (10)" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479503776477 "|tp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tp.v(177) " "Verilog HDL assignment warning at tp.v(177): truncated value with size 32 to match size of target (10)" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479503776477 "|tp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tp.v(1040) " "Verilog HDL assignment warning at tp.v(1040): truncated value with size 32 to match size of target (10)" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 1040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479503776623 "|tp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tp.v(1067) " "Verilog HDL assignment warning at tp.v(1067): truncated value with size 32 to match size of target (10)" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 1067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479503776625 "|tp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tp.v(1214) " "Verilog HDL assignment warning at tp.v(1214): truncated value with size 32 to match size of target (10)" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 1214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479503776636 "|tp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tp.v(1241) " "Verilog HDL assignment warning at tp.v(1241): truncated value with size 32 to match size of target (10)" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 1241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479503776637 "|tp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tp.v(1388) " "Verilog HDL assignment warning at tp.v(1388): truncated value with size 32 to match size of target (10)" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 1388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479503776650 "|tp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tp.v(1415) " "Verilog HDL assignment warning at tp.v(1415): truncated value with size 32 to match size of target (10)" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 1415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479503776651 "|tp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tp.v(1562) " "Verilog HDL assignment warning at tp.v(1562): truncated value with size 32 to match size of target (10)" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 1562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479503776664 "|tp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tp.v(1589) " "Verilog HDL assignment warning at tp.v(1589): truncated value with size 32 to match size of target (10)" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 1589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479503776665 "|tp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tp.v(1736) " "Verilog HDL assignment warning at tp.v(1736): truncated value with size 32 to match size of target (10)" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 1736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479503776675 "|tp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tp.v(1763) " "Verilog HDL assignment warning at tp.v(1763): truncated value with size 32 to match size of target (10)" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 1763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479503776676 "|tp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tp.v(2206) " "Verilog HDL assignment warning at tp.v(2206): truncated value with size 32 to match size of target (3)" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 2206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479503777136 "|tp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tp.v(2207) " "Verilog HDL assignment warning at tp.v(2207): truncated value with size 32 to match size of target (3)" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 2207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479503777136 "|tp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tp.v(2208) " "Verilog HDL assignment warning at tp.v(2208): truncated value with size 32 to match size of target (3)" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 2208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479503777136 "|tp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tp.v(2209) " "Verilog HDL assignment warning at tp.v(2209): truncated value with size 32 to match size of target (3)" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 2209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479503777136 "|tp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tp.v(2210) " "Verilog HDL assignment warning at tp.v(2210): truncated value with size 32 to match size of target (3)" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 2210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479503777136 "|tp"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..1\] tp.v(4) " "Output port \"LEDG\[8..1\]\" at tp.v(4) has no driver" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1479503777860 "|tp"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 tp.v(5) " "Output port \"HEX0\" at tp.v(5) has no driver" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1479503777860 "|tp"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 tp.v(7) " "Output port \"HEX1\" at tp.v(7) has no driver" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1479503777860 "|tp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_inst mem_inst:mem_i " "Elaborating entity \"mem_inst\" for hierarchy \"mem_inst:mem_i\"" {  } { { "../code/tp.v" "mem_i" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479503792531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_inst:mem_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_inst:mem_i\|altsyncram:altsyncram_component\"" {  } { { "../code/mem_inst.vhd" "altsyncram_component" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479503792556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_inst:mem_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_inst:mem_i\|altsyncram:altsyncram_component\"" {  } { { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479503792576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_inst:mem_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_inst:mem_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem_inst.mif " "Parameter \"init_file\" = \"mem_inst.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792576 ""}  } { { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479503792576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_48s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_48s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_48s3 " "Found entity 1: altsyncram_48s3" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479503792618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479503792618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_48s3 mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated " "Elaborating entity \"altsyncram_48s3\" for hierarchy \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479503792618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_data mem_data:mem_d " "Elaborating entity \"mem_data\" for hierarchy \"mem_data:mem_d\"" {  } { { "../code/tp.v" "mem_d" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479503792632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_data:mem_d\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_data:mem_d\|altsyncram:altsyncram_component\"" {  } { { "../code/mem_data.vhd" "altsyncram_component" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479503792638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_data:mem_d\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_data:mem_d\|altsyncram:altsyncram_component\"" {  } { { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479503792640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_data:mem_d\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_data:mem_d\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem_data.mif " "Parameter \"init_file\" = \"mem_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479503792640 ""}  } { { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479503792640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tgi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tgi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tgi1 " "Found entity 1: altsyncram_tgi1" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479503792681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479503792681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tgi1 mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated " "Elaborating entity \"altsyncram_tgi1\" for hierarchy \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479503792681 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[0\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[1\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[2\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[3\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[4\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[5\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[31\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 717 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[26\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 607 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[27\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[28\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 651 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[29\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 673 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[30\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[21\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[22\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[23\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[24\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[25\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 585 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[16\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[6\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[17\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 409 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[7\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[18\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[8\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 211 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[19\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 453 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[9\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[20\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[10\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[11\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[12\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 299 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[13\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 321 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[14\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 343 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[15\] " "Synthesized away node \"mem_inst:mem_i\|altsyncram:altsyncram_component\|altsyncram_48s3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_48s3.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_48s3.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 60 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_48s3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[31\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 781 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[30\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[29\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 733 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[28\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[27\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 685 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[26\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[25\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[24\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 613 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[23\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 589 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[22\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[21\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[20\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[19\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[18\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[17\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 445 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[16\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 421 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[15\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[14\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[13\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[12\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 325 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[11\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[10\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[9\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 253 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[8\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 229 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[7\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[6\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[5\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[4\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[3\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[2\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[1\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[0\] " "Synthesized away node \"mem_data:mem_d\|altsyncram:altsyncram_component\|altsyncram_tgi1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/db/altsyncram_tgi1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 90 0 0 } } { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479503825215 "|tp|mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1479503825215 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1479503825215 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479503825518 "|tp|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479503825518 "|tp|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479503825518 "|tp|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479503825518 "|tp|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479503825518 "|tp|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479503825518 "|tp|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479503825518 "|tp|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479503825518 "|tp|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479503825518 "|tp|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479503825518 "|tp|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479503825518 "|tp|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479503825518 "|tp|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479503825518 "|tp|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479503825518 "|tp|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479503825518 "|tp|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479503825518 "|tp|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479503825518 "|tp|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479503825518 "|tp|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479503825518 "|tp|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479503825518 "|tp|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479503825518 "|tp|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479503825518 "|tp|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1479503825518 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1479503825613 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2088 " "2088 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1479503826007 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1479503826185 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479503826185 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1479503826283 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1479503826283 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1479503826283 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1479503826283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1063 " "Peak virtual memory: 1063 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479503826337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 19:17:06 2016 " "Processing ended: Fri Nov 18 19:17:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479503826337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479503826337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479503826337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479503826337 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1479503827494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479503827497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 19:17:07 2016 " "Processing started: Fri Nov 18 19:17:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479503827497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1479503827497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tp -c tp " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tp -c tp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1479503827497 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1479503827564 ""}
{ "Info" "0" "" "Project  = tp" {  } {  } 0 0 "Project  = tp" 0 0 "Fitter" 0 0 1479503827564 ""}
{ "Info" "0" "" "Revision = tp" {  } {  } 0 0 "Revision = tp" 0 0 "Fitter" 0 0 1479503827564 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1479503827644 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1479503827645 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tp EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"tp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1479503827650 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1479503827717 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1479503827717 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1479503828082 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1479503828085 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1479503828134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1479503828134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1479503828134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1479503828134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1479503828134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1479503828134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1479503828134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1479503828134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1479503828134 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1479503828134 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/" { { 0 { 0 ""} 0 256 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1479503828137 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/" { { 0 { 0 ""} 0 258 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1479503828137 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/" { { 0 { 0 ""} 0 260 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1479503828137 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/" { { 0 { 0 ""} 0 262 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1479503828137 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/" { { 0 { 0 ""} 0 264 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1479503828137 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1479503828137 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1479503828138 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 24 " "No exact pin location assignment(s) for 24 pins of 24 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1479503828854 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tp.sdc " "Synopsys Design Constraints File file not found: 'tp.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1479503829051 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1479503829051 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1479503829053 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1479503829053 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1479503829053 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK_50~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1479503829067 ""}  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/" { { 0 { 0 ""} 0 251 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479503829067 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1479503829297 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1479503829297 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1479503829297 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1479503829298 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1479503829299 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1479503829299 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1479503829299 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1479503829299 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1479503829303 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1479503829303 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1479503829303 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "23 unused 2.5V 0 23 0 " "Number of I/O pins in group: 23 (unused VREF, 2.5V VCCIO, 0 input, 23 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1479503829306 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1479503829306 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1479503829306 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479503829308 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479503829308 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479503829308 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479503829308 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479503829308 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479503829308 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479503829308 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479503829308 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1479503829308 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1479503829308 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479503829335 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1479503829344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1479503832336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479503832470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1479503832509 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1479503834897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479503834897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1479503835097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1479503839017 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1479503839017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1479503839390 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1479503839390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479503839393 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1479503839523 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1479503839531 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1479503839773 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1479503839773 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1479503839981 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479503840332 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/output_files/tp.fit.smsg " "Generated suppressed messages file C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/output_files/tp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1479503840709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1686 " "Peak virtual memory: 1686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479503841065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 19:17:21 2016 " "Processing ended: Fri Nov 18 19:17:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479503841065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479503841065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479503841065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1479503841065 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1479503842083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479503842087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 19:17:21 2016 " "Processing started: Fri Nov 18 19:17:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479503842087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1479503842087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tp -c tp " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tp -c tp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1479503842087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1479503842385 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1479503845095 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1479503845211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "745 " "Peak virtual memory: 745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479503845497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 19:17:25 2016 " "Processing ended: Fri Nov 18 19:17:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479503845497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479503845497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479503845497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1479503845497 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1479503846138 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1479503846638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479503846641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 19:17:26 2016 " "Processing started: Fri Nov 18 19:17:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479503846641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503846641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tp -c tp " "Command: quartus_sta tp -c tp" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503846642 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1479503846719 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503846822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503846822 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503846883 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503846883 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tp.sdc " "Synopsys Design Constraints File file not found: 'tp.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503847344 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503847345 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1479503847345 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503847345 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503847346 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503847346 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1479503847347 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1479503847358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.120 " "Worst-case setup slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479503847368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479503847368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 CLOCK_50  " "    0.120               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479503847368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503847368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479503847374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479503847374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLOCK_50  " "    0.402               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479503847374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503847374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503847380 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503847383 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1479503847383 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503847383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479503847389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479503847389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.570 CLOCK_50  " "   -3.000              -5.570 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479503847389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503847389 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1479503847408 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503847432 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503847692 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503847727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.203 " "Worst-case setup slack is 0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479503847741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479503847741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 CLOCK_50  " "    0.203               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479503847741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503847741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479503847746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479503847746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 CLOCK_50  " "    0.354               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479503847746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503847746 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503847752 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503847757 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1479503847757 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503847757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479503847760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479503847760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.570 CLOCK_50  " "   -3.000              -5.570 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479503847760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503847760 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1479503847779 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503847849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.573 " "Worst-case setup slack is 0.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479503847852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479503847852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.573               0.000 CLOCK_50  " "    0.573               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479503847852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503847852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479503847855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479503847855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479503847855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503847855 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503847860 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503847865 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1479503847865 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503847865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479503847873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479503847873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.126 CLOCK_50  " "   -3.000              -5.126 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479503847873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503847873 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503848279 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503848279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "916 " "Peak virtual memory: 916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479503848364 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 19:17:28 2016 " "Processing ended: Fri Nov 18 19:17:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479503848364 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479503848364 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479503848364 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503848364 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479503849393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479503849396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 19:17:29 2016 " "Processing started: Fri Nov 18 19:17:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479503849396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1479503849396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off tp -c tp " "Command: quartus_eda --read_settings_files=off --write_settings_files=off tp -c tp" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1479503849396 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1479503849753 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tp_7_1200mv_85c_slow.vo C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/simulation/modelsim/ simulation " "Generated file tp_7_1200mv_85c_slow.vo in folder \"C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1479503849878 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tp_7_1200mv_0c_slow.vo C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/simulation/modelsim/ simulation " "Generated file tp_7_1200mv_0c_slow.vo in folder \"C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1479503849906 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tp_min_1200mv_0c_fast.vo C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/simulation/modelsim/ simulation " "Generated file tp_min_1200mv_0c_fast.vo in folder \"C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1479503849936 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tp.vo C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/simulation/modelsim/ simulation " "Generated file tp.vo in folder \"C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1479503849961 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tp_7_1200mv_85c_v_slow.sdo C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/simulation/modelsim/ simulation " "Generated file tp_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1479503849989 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tp_7_1200mv_0c_v_slow.sdo C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/simulation/modelsim/ simulation " "Generated file tp_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1479503850017 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tp_min_1200mv_0c_v_fast.sdo C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/simulation/modelsim/ simulation " "Generated file tp_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1479503850043 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tp_v.sdo C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/simulation/modelsim/ simulation " "Generated file tp_v.sdo in folder \"C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1479503850070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "717 " "Peak virtual memory: 717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479503850144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 19:17:30 2016 " "Processing ended: Fri Nov 18 19:17:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479503850144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479503850144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479503850144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1479503850144 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 130 s " "Quartus Prime Full Compilation was successful. 0 errors, 130 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1479503850785 ""}
