INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erenc/Desktop/CPUSystem_Project/CPUSystem_Project.srcs/sources_1/new/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_n_bit
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module ARF
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU_System
INFO: [VRFC 10-311] analyzing module CPUSystem
INFO: [VRFC 10-311] analyzing module SequentialCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erenc/Desktop/CPUSystem_Project/CPUSystem_Project.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_n_bit_tb
INFO: [VRFC 10-311] analyzing module IR_tb
INFO: [VRFC 10-311] analyzing module RF_test
INFO: [VRFC 10-311] analyzing module ARF_test
INFO: [VRFC 10-311] analyzing module ALU_test
INFO: [VRFC 10-311] analyzing module Project1Test
INFO: [VRFC 10-311] analyzing module Project2Test
INFO: [VRFC 10-311] analyzing module CPUSystem_TB
INFO: [VRFC 10-311] analyzing module SequentialCounter_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/erenc/Desktop/CPUSystem_Project/CPUSystem_Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
