Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Dec 14 15:55:21 2022
| Host         : EECS-DIGITAL-57 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -file /tmp/tmp.iKL9dG/obj/synthrpt_report_timing_summary.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (225)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (86)
5. checking no_input_delay (4)
6. checking no_output_delay (33)
7. checking multiple_clock (42789)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (225)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: controller/shape_cast/raycast/quad_solver/s5_sign_t1_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: controller/shape_cast/raycast/quad_solver/s5_sign_t2_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/decode/dInst_reg[iType][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/decode/dInst_reg[iType][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/decode/dInst_reg[iType][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/decode/dInst_reg[iType][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/decode/pc_out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/decode/pc_out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/decode/pc_out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/decode/pc_out_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/decode/pc_out_reg[4]/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: processor/decode/state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/decode/valid_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/dInst_4_reg[iType][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/dInst_4_reg[iType][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/dInst_4_reg[iType][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/dInst_4_reg[iType][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_2_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_2_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_2_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_2_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_2_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/valid_3_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/valid_4_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/fetch/inst_bank/BRAM_reg/DOADO[0] (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: processor/fetch/inst_bank/BRAM_reg/DOADO[1] (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: processor/fetch/inst_bank/BRAM_reg/DOADO[2] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (86)
-------------------------------------------------
 There are 78 pins that are not constrained for maximum delay. (HIGH)

 There are 8 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (42789)
----------------------------------
 There are 42789 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.684        0.000                      0                55539       -0.044       -4.257                    543                55539        3.000        0.000                       0                 42797  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk_100mhz                   {0.000 5.000}      10.000          100.000         
  clk_out_100_clk_divider    {0.000 5.000}      10.000          100.000         
  clk_out_65_clk_divider     {0.000 7.692}      15.385          65.000          
  clkfbout_clk_divider       {0.000 5.000}      10.000          100.000         
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  clk_out_100_clk_divider_1  {0.000 5.000}      10.000          100.000         
  clk_out_65_clk_divider_1   {0.000 7.692}      15.385          65.000          
  clkfbout_clk_divider_1     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out_100_clk_divider          4.684        0.000                      0                54132        0.030        0.000                      0                54132        4.020        0.000                       0                 42663  
  clk_out_65_clk_divider          10.174        0.000                      0                 1407        0.146        0.000                      0                 1407        7.192        0.000                       0                   130  
  clkfbout_clk_divider                                                                                                                                                         7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out_100_clk_divider_1        4.685        0.000                      0                54132        0.030        0.000                      0                54132        4.020        0.000                       0                 42663  
  clk_out_65_clk_divider_1        10.176        0.000                      0                 1407        0.146        0.000                      0                 1407        7.192        0.000                       0                   130  
  clkfbout_clk_divider_1                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_100_clk_divider_1  clk_out_100_clk_divider          4.684        0.000                      0                54132       -0.044       -4.257                    543                54132  
clk_out_65_clk_divider_1   clk_out_65_clk_divider          10.174        0.000                      0                 1407        0.066        0.000                      0                 1407  
clk_out_100_clk_divider    clk_out_100_clk_divider_1        4.684        0.000                      0                54132       -0.044       -4.257                    543                54132  
clk_out_65_clk_divider     clk_out_65_clk_divider_1        10.174        0.000                      0                 1407        0.066        0.000                      0                 1407  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                clk_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_100_clk_divider
  To Clock:  clk_out_100_clk_divider

Setup :            0  Failing Endpoints,  Worst Slack        4.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 processor/exec/mem_bank/pc_4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_100_clk_divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/exec/mem_bank/geometry_ram/BRAM_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_100_clk_divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_divider rise@10.000ns - clk_out_100_clk_divider rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.145ns (25.083%)  route 3.420ns (74.917%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 7.762 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    -3.045 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -2.242    clk_div/inst/clk_out_100_clk_divider
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  clk_div/inst/clkout1_buf/O
                         net (fo=42661, unplaced)     0.584    -1.562    processor/exec/mem_bank/clk_out_100
                         FDSE                                         r  processor/exec/mem_bank/pc_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478    -1.084 r  processor/exec/mem_bank/pc_4_reg[0]/Q
                         net (fo=1, unplaced)         0.965    -0.119    processor/exec/mem_bank/camera_ram/BRAM_reg_3_i_2_0[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.176 f  processor/exec/mem_bank/camera_ram/BRAM_reg_3_i_3/O
                         net (fo=1, unplaced)         0.732     0.908    processor/exec/mem_bank/camera_ram/BRAM_reg_3_i_3_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.032 f  processor/exec/mem_bank/camera_ram/BRAM_reg_3_i_2/O
                         net (fo=2, unplaced)         0.460     1.492    processor/exec/mem_bank/geometry_ram/BRAM_reg_5_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.616 r  processor/exec/mem_bank/geometry_ram/BRAM_reg_0_i_3/O
                         net (fo=2, unplaced)         0.460     2.076    processor/decode/BRAM_reg_5
                         LUT2 (Prop_lut2_I1_O)        0.124     2.200 r  processor/decode/BRAM_reg_0_i_1/O
                         net (fo=22, unplaced)        0.803     3.003    processor/exec/mem_bank/geometry_ram/WEA[0]
                         RAMB36E1                                     r  processor/exec/mem_bank/geometry_ram/BRAM_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_divider rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.850    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381     6.470 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763     7.232    clk_div/inst/clk_out_100_clk_divider
                         BUFG (Prop_bufg_I_O)         0.091     7.323 r  clk_div/inst/clkout1_buf/O
                         net (fo=42661, unplaced)     0.439     7.762    processor/exec/mem_bank/geometry_ram/clk_out_100
                         RAMB36E1                                     r  processor/exec/mem_bank/geometry_ram/BRAM_reg_0/CLKARDCLK
                         clock pessimism              0.531     8.293    
                         clock uncertainty           -0.074     8.219    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.687    processor/exec/mem_bank/geometry_ram/BRAM_reg_0
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -3.003    
  -------------------------------------------------------------------
                         slack                                  4.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 controller/shape_cast/raycast/p1_dir_reg[7][0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/shape_cast/raycast/p1_dir_reg[39][0][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out_100_clk_divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_divider rise@0.000ns - clk_out_100_clk_divider rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.131ns (42.998%)  route 0.174ns (57.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777    -1.414 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338    -1.075    clk_div/inst/clk_out_100_clk_divider
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_div/inst/clkout1_buf/O
                         net (fo=42661, unplaced)     0.114    -0.935    controller/shape_cast/raycast/clk_out_100
                         FDRE                                         r  controller/shape_cast/raycast/p1_dir_reg[7][0][15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.131    -0.804 r  controller/shape_cast/raycast/p1_dir_reg[7][0][15]/Q
                         net (fo=5, unplaced)         0.174    -0.631    controller/shape_cast/raycast/p1_dir_reg_n_0_[7][0][15]
                         SRLC32E                                      r  controller/shape_cast/raycast/p1_dir_reg[39][0][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    clk_div/inst/clk_out_100_clk_divider
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  clk_div/inst/clkout1_buf/O
                         net (fo=42661, unplaced)     0.259    -1.070    controller/shape_cast/raycast/clk_out_100
                         SRLC32E                                      r  controller/shape_cast/raycast/p1_dir_reg[39][0][15]_srl32/CLK
                         clock pessimism              0.280    -0.790    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.660    controller/shape_cast/raycast/p1_dir_reg[39][0][15]_srl32
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_100_clk_divider
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                processor/exec/mem_bank/camera_ram/BRAM_reg_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360              clk_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                controller/add_ray_x/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                controller/add_ray_x/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65_clk_divider
  To Clock:  clk_out_65_clk_divider

Setup :            0  Failing Endpoints,  Worst Slack       10.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.174ns  (required time - arrival time)
  Source:                 vga_gen/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65_clk_divider  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_65_clk_divider  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65_clk_divider rise@15.385ns - clk_out_65_clk_divider rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 1.792ns (39.447%)  route 2.751ns (60.553%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 13.147 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.111    -3.045 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.803    -2.242    clk_div/inst/clk_out_65_clk_divider
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  clk_div/inst/clkout2_buf/O
                         net (fo=128, unplaced)       0.584    -1.562    vga_gen/CLK
                         FDRE                                         r  vga_gen/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -1.084 r  vga_gen/vcount_out_reg[3]/Q
                         net (fo=9, unplaced)         0.854    -0.230    vga_gen/vcount_out_reg[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     0.441 r  vga_gen/pix_bram_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     0.441    vga_gen/pix_bram_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     0.778 r  vga_gen/pix_bram_i_2/O[1]
                         net (fo=91, unplaced)        1.094     1.872    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[1]
                         LUT6 (Prop_lut6_I3_O)        0.306     2.178 r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__12/O
                         net (fo=1, unplaced)         0.803     2.981    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/enb_array[0]
                         RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65_clk_divider rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    17.235    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.381    11.854 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.763    12.617    clk_div/inst/clk_out_65_clk_divider
                         BUFG (Prop_bufg_I_O)         0.091    12.708 r  clk_div/inst/clkout2_buf/O
                         net (fo=128, unplaced)       0.439    13.147    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
                         RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.531    13.677    
                         clock uncertainty           -0.079    13.598    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    13.155    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.155    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                 10.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vga_gen/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65_clk_divider  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_gen/vcount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65_clk_divider  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65_clk_divider rise@0.000ns - clk_out_65_clk_divider rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.777    -1.414 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.338    -1.075    clk_div/inst/clk_out_65_clk_divider
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_div/inst/clkout2_buf/O
                         net (fo=128, unplaced)       0.114    -0.935    vga_gen/CLK
                         FDRE                                         r  vga_gen/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.788 r  vga_gen/vcount_out_reg[5]/Q
                         net (fo=6, unplaced)         0.145    -0.644    vga_gen/vcount_out_reg[5]
                         LUT6 (Prop_lut6_I5_O)        0.098    -0.546 r  vga_gen/vcount_out[5]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.546    vga_gen/p_0_in__0[5]
                         FDRE                                         r  vga_gen/vcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.411    -1.715 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.356    -1.358    clk_div/inst/clk_out_65_clk_divider
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  clk_div/inst/clkout2_buf/O
                         net (fo=128, unplaced)       0.259    -1.070    vga_gen/CLK
                         FDRE                                         r  vga_gen/vcount_out_reg[5]/C
                         clock pessimism              0.280    -0.790    
                         FDRE (Hold_fdre_C_D)         0.099    -0.691    vga_gen/vcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65_clk_divider
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_div/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493               pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975              clk_div/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192                pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192                pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_divider
  To Clock:  clkfbout_clk_divider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_divider
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845                clk_div/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000               clk_div/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                clk_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_100_clk_divider_1
  To Clock:  clk_out_100_clk_divider_1

Setup :            0  Failing Endpoints,  Worst Slack        4.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.685ns  (required time - arrival time)
  Source:                 processor/exec/mem_bank/pc_4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_100_clk_divider_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/exec/mem_bank/geometry_ram/BRAM_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_100_clk_divider_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_divider_1 rise@10.000ns - clk_out_100_clk_divider_1 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.145ns (25.083%)  route 3.420ns (74.917%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 7.762 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    -3.045 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -2.242    clk_div/inst/clk_out_100_clk_divider
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  clk_div/inst/clkout1_buf/O
                         net (fo=42661, unplaced)     0.584    -1.562    processor/exec/mem_bank/clk_out_100
                         FDSE                                         r  processor/exec/mem_bank/pc_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478    -1.084 r  processor/exec/mem_bank/pc_4_reg[0]/Q
                         net (fo=1, unplaced)         0.965    -0.119    processor/exec/mem_bank/camera_ram/BRAM_reg_3_i_2_0[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.176 f  processor/exec/mem_bank/camera_ram/BRAM_reg_3_i_3/O
                         net (fo=1, unplaced)         0.732     0.908    processor/exec/mem_bank/camera_ram/BRAM_reg_3_i_3_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.032 f  processor/exec/mem_bank/camera_ram/BRAM_reg_3_i_2/O
                         net (fo=2, unplaced)         0.460     1.492    processor/exec/mem_bank/geometry_ram/BRAM_reg_5_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.616 r  processor/exec/mem_bank/geometry_ram/BRAM_reg_0_i_3/O
                         net (fo=2, unplaced)         0.460     2.076    processor/decode/BRAM_reg_5
                         LUT2 (Prop_lut2_I1_O)        0.124     2.200 r  processor/decode/BRAM_reg_0_i_1/O
                         net (fo=22, unplaced)        0.803     3.003    processor/exec/mem_bank/geometry_ram/WEA[0]
                         RAMB36E1                                     r  processor/exec/mem_bank/geometry_ram/BRAM_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_divider_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.850    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381     6.470 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763     7.232    clk_div/inst/clk_out_100_clk_divider
                         BUFG (Prop_bufg_I_O)         0.091     7.323 r  clk_div/inst/clkout1_buf/O
                         net (fo=42661, unplaced)     0.439     7.762    processor/exec/mem_bank/geometry_ram/clk_out_100
                         RAMB36E1                                     r  processor/exec/mem_bank/geometry_ram/BRAM_reg_0/CLKARDCLK
                         clock pessimism              0.531     8.293    
                         clock uncertainty           -0.073     8.220    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.688    processor/exec/mem_bank/geometry_ram/BRAM_reg_0
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -3.003    
  -------------------------------------------------------------------
                         slack                                  4.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 controller/shape_cast/raycast/p1_dir_reg[7][0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_divider_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/shape_cast/raycast/p1_dir_reg[39][0][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out_100_clk_divider_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_divider_1 rise@0.000ns - clk_out_100_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.131ns (42.998%)  route 0.174ns (57.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777    -1.414 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338    -1.075    clk_div/inst/clk_out_100_clk_divider
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_div/inst/clkout1_buf/O
                         net (fo=42661, unplaced)     0.114    -0.935    controller/shape_cast/raycast/clk_out_100
                         FDRE                                         r  controller/shape_cast/raycast/p1_dir_reg[7][0][15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.131    -0.804 r  controller/shape_cast/raycast/p1_dir_reg[7][0][15]/Q
                         net (fo=5, unplaced)         0.174    -0.631    controller/shape_cast/raycast/p1_dir_reg_n_0_[7][0][15]
                         SRLC32E                                      r  controller/shape_cast/raycast/p1_dir_reg[39][0][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    clk_div/inst/clk_out_100_clk_divider
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  clk_div/inst/clkout1_buf/O
                         net (fo=42661, unplaced)     0.259    -1.070    controller/shape_cast/raycast/clk_out_100
                         SRLC32E                                      r  controller/shape_cast/raycast/p1_dir_reg[39][0][15]_srl32/CLK
                         clock pessimism              0.280    -0.790    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.660    controller/shape_cast/raycast/p1_dir_reg[39][0][15]_srl32
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_100_clk_divider_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                processor/exec/mem_bank/camera_ram/BRAM_reg_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360              clk_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                controller/add_ray_x/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                controller/add_ray_x/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65_clk_divider_1
  To Clock:  clk_out_65_clk_divider_1

Setup :            0  Failing Endpoints,  Worst Slack       10.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.176ns  (required time - arrival time)
  Source:                 vga_gen/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65_clk_divider_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_65_clk_divider_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65_clk_divider_1 rise@15.385ns - clk_out_65_clk_divider_1 rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 1.792ns (39.447%)  route 2.751ns (60.553%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 13.147 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.111    -3.045 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.803    -2.242    clk_div/inst/clk_out_65_clk_divider
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  clk_div/inst/clkout2_buf/O
                         net (fo=128, unplaced)       0.584    -1.562    vga_gen/CLK
                         FDRE                                         r  vga_gen/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -1.084 r  vga_gen/vcount_out_reg[3]/Q
                         net (fo=9, unplaced)         0.854    -0.230    vga_gen/vcount_out_reg[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     0.441 r  vga_gen/pix_bram_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     0.441    vga_gen/pix_bram_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     0.778 r  vga_gen/pix_bram_i_2/O[1]
                         net (fo=91, unplaced)        1.094     1.872    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[1]
                         LUT6 (Prop_lut6_I3_O)        0.306     2.178 r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__12/O
                         net (fo=1, unplaced)         0.803     2.981    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/enb_array[0]
                         RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65_clk_divider_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    17.235    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.381    11.854 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.763    12.617    clk_div/inst/clk_out_65_clk_divider
                         BUFG (Prop_bufg_I_O)         0.091    12.708 r  clk_div/inst/clkout2_buf/O
                         net (fo=128, unplaced)       0.439    13.147    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
                         RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.531    13.677    
                         clock uncertainty           -0.078    13.599    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    13.156    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.156    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                 10.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vga_gen/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65_clk_divider_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_gen/vcount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65_clk_divider_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65_clk_divider_1 rise@0.000ns - clk_out_65_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.777    -1.414 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.338    -1.075    clk_div/inst/clk_out_65_clk_divider
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_div/inst/clkout2_buf/O
                         net (fo=128, unplaced)       0.114    -0.935    vga_gen/CLK
                         FDRE                                         r  vga_gen/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.788 r  vga_gen/vcount_out_reg[5]/Q
                         net (fo=6, unplaced)         0.145    -0.644    vga_gen/vcount_out_reg[5]
                         LUT6 (Prop_lut6_I5_O)        0.098    -0.546 r  vga_gen/vcount_out[5]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.546    vga_gen/p_0_in__0[5]
                         FDRE                                         r  vga_gen/vcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.411    -1.715 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.356    -1.358    clk_div/inst/clk_out_65_clk_divider
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  clk_div/inst/clkout2_buf/O
                         net (fo=128, unplaced)       0.259    -1.070    vga_gen/CLK
                         FDRE                                         r  vga_gen/vcount_out_reg[5]/C
                         clock pessimism              0.280    -0.790    
                         FDRE (Hold_fdre_C_D)         0.099    -0.691    vga_gen/vcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65_clk_divider_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_div/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493               pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975              clk_div/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192                pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192                pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_divider_1
  To Clock:  clkfbout_clk_divider_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_divider_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845                clk_div/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000               clk_div/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_100_clk_divider_1
  To Clock:  clk_out_100_clk_divider

Setup :            0  Failing Endpoints,  Worst Slack        4.684ns,  Total Violation        0.000ns
Hold  :          543  Failing Endpoints,  Worst Slack       -0.044ns,  Total Violation       -4.257ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 processor/exec/mem_bank/pc_4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_100_clk_divider_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/exec/mem_bank/geometry_ram/BRAM_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_100_clk_divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_divider rise@10.000ns - clk_out_100_clk_divider_1 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.145ns (25.083%)  route 3.420ns (74.917%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 7.762 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    -3.045 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -2.242    clk_div/inst/clk_out_100_clk_divider
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  clk_div/inst/clkout1_buf/O
                         net (fo=42661, unplaced)     0.584    -1.562    processor/exec/mem_bank/clk_out_100
                         FDSE                                         r  processor/exec/mem_bank/pc_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478    -1.084 r  processor/exec/mem_bank/pc_4_reg[0]/Q
                         net (fo=1, unplaced)         0.965    -0.119    processor/exec/mem_bank/camera_ram/BRAM_reg_3_i_2_0[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.176 f  processor/exec/mem_bank/camera_ram/BRAM_reg_3_i_3/O
                         net (fo=1, unplaced)         0.732     0.908    processor/exec/mem_bank/camera_ram/BRAM_reg_3_i_3_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.032 f  processor/exec/mem_bank/camera_ram/BRAM_reg_3_i_2/O
                         net (fo=2, unplaced)         0.460     1.492    processor/exec/mem_bank/geometry_ram/BRAM_reg_5_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.616 r  processor/exec/mem_bank/geometry_ram/BRAM_reg_0_i_3/O
                         net (fo=2, unplaced)         0.460     2.076    processor/decode/BRAM_reg_5
                         LUT2 (Prop_lut2_I1_O)        0.124     2.200 r  processor/decode/BRAM_reg_0_i_1/O
                         net (fo=22, unplaced)        0.803     3.003    processor/exec/mem_bank/geometry_ram/WEA[0]
                         RAMB36E1                                     r  processor/exec/mem_bank/geometry_ram/BRAM_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_divider rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.850    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381     6.470 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763     7.232    clk_div/inst/clk_out_100_clk_divider
                         BUFG (Prop_bufg_I_O)         0.091     7.323 r  clk_div/inst/clkout1_buf/O
                         net (fo=42661, unplaced)     0.439     7.762    processor/exec/mem_bank/geometry_ram/clk_out_100
                         RAMB36E1                                     r  processor/exec/mem_bank/geometry_ram/BRAM_reg_0/CLKARDCLK
                         clock pessimism              0.531     8.293    
                         clock uncertainty           -0.074     8.219    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.687    processor/exec/mem_bank/geometry_ram/BRAM_reg_0
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -3.003    
  -------------------------------------------------------------------
                         slack                                  4.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 controller/shape_cast/raycast/p1_dir_reg[7][0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_divider_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/shape_cast/raycast/p1_dir_reg[39][0][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out_100_clk_divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_divider rise@0.000ns - clk_out_100_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.131ns (42.998%)  route 0.174ns (57.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777    -1.414 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338    -1.075    clk_div/inst/clk_out_100_clk_divider
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_div/inst/clkout1_buf/O
                         net (fo=42661, unplaced)     0.114    -0.935    controller/shape_cast/raycast/clk_out_100
                         FDRE                                         r  controller/shape_cast/raycast/p1_dir_reg[7][0][15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.131    -0.804 r  controller/shape_cast/raycast/p1_dir_reg[7][0][15]/Q
                         net (fo=5, unplaced)         0.174    -0.631    controller/shape_cast/raycast/p1_dir_reg_n_0_[7][0][15]
                         SRLC32E                                      r  controller/shape_cast/raycast/p1_dir_reg[39][0][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    clk_div/inst/clk_out_100_clk_divider
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  clk_div/inst/clkout1_buf/O
                         net (fo=42661, unplaced)     0.259    -1.070    controller/shape_cast/raycast/clk_out_100
                         SRLC32E                                      r  controller/shape_cast/raycast/p1_dir_reg[39][0][15]_srl32/CLK
                         clock pessimism              0.280    -0.790    
                         clock uncertainty            0.074    -0.716    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.586    controller/shape_cast/raycast/p1_dir_reg[39][0][15]_srl32
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                 -0.044    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65_clk_divider_1
  To Clock:  clk_out_65_clk_divider

Setup :            0  Failing Endpoints,  Worst Slack       10.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.174ns  (required time - arrival time)
  Source:                 vga_gen/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65_clk_divider_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_65_clk_divider  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65_clk_divider rise@15.385ns - clk_out_65_clk_divider_1 rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 1.792ns (39.447%)  route 2.751ns (60.553%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 13.147 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.111    -3.045 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.803    -2.242    clk_div/inst/clk_out_65_clk_divider
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  clk_div/inst/clkout2_buf/O
                         net (fo=128, unplaced)       0.584    -1.562    vga_gen/CLK
                         FDRE                                         r  vga_gen/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -1.084 r  vga_gen/vcount_out_reg[3]/Q
                         net (fo=9, unplaced)         0.854    -0.230    vga_gen/vcount_out_reg[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     0.441 r  vga_gen/pix_bram_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     0.441    vga_gen/pix_bram_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     0.778 r  vga_gen/pix_bram_i_2/O[1]
                         net (fo=91, unplaced)        1.094     1.872    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[1]
                         LUT6 (Prop_lut6_I3_O)        0.306     2.178 r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__12/O
                         net (fo=1, unplaced)         0.803     2.981    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/enb_array[0]
                         RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65_clk_divider rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    17.235    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.381    11.854 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.763    12.617    clk_div/inst/clk_out_65_clk_divider
                         BUFG (Prop_bufg_I_O)         0.091    12.708 r  clk_div/inst/clkout2_buf/O
                         net (fo=128, unplaced)       0.439    13.147    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
                         RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.531    13.677    
                         clock uncertainty           -0.079    13.598    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    13.155    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.155    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                 10.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 vga_gen/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65_clk_divider_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_gen/vcount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65_clk_divider  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65_clk_divider rise@0.000ns - clk_out_65_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.777    -1.414 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.338    -1.075    clk_div/inst/clk_out_65_clk_divider
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_div/inst/clkout2_buf/O
                         net (fo=128, unplaced)       0.114    -0.935    vga_gen/CLK
                         FDRE                                         r  vga_gen/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.788 r  vga_gen/vcount_out_reg[5]/Q
                         net (fo=6, unplaced)         0.145    -0.644    vga_gen/vcount_out_reg[5]
                         LUT6 (Prop_lut6_I5_O)        0.098    -0.546 r  vga_gen/vcount_out[5]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.546    vga_gen/p_0_in__0[5]
                         FDRE                                         r  vga_gen/vcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.411    -1.715 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.356    -1.358    clk_div/inst/clk_out_65_clk_divider
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  clk_div/inst/clkout2_buf/O
                         net (fo=128, unplaced)       0.259    -1.070    vga_gen/CLK
                         FDRE                                         r  vga_gen/vcount_out_reg[5]/C
                         clock pessimism              0.280    -0.790    
                         clock uncertainty            0.079    -0.711    
                         FDRE (Hold_fdre_C_D)         0.099    -0.612    vga_gen/vcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.066    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_100_clk_divider
  To Clock:  clk_out_100_clk_divider_1

Setup :            0  Failing Endpoints,  Worst Slack        4.684ns,  Total Violation        0.000ns
Hold  :          543  Failing Endpoints,  Worst Slack       -0.044ns,  Total Violation       -4.257ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 processor/exec/mem_bank/pc_4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_100_clk_divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/exec/mem_bank/geometry_ram/BRAM_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_100_clk_divider_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_divider_1 rise@10.000ns - clk_out_100_clk_divider rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.145ns (25.083%)  route 3.420ns (74.917%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 7.762 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    -3.045 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -2.242    clk_div/inst/clk_out_100_clk_divider
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  clk_div/inst/clkout1_buf/O
                         net (fo=42661, unplaced)     0.584    -1.562    processor/exec/mem_bank/clk_out_100
                         FDSE                                         r  processor/exec/mem_bank/pc_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478    -1.084 r  processor/exec/mem_bank/pc_4_reg[0]/Q
                         net (fo=1, unplaced)         0.965    -0.119    processor/exec/mem_bank/camera_ram/BRAM_reg_3_i_2_0[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.176 f  processor/exec/mem_bank/camera_ram/BRAM_reg_3_i_3/O
                         net (fo=1, unplaced)         0.732     0.908    processor/exec/mem_bank/camera_ram/BRAM_reg_3_i_3_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.032 f  processor/exec/mem_bank/camera_ram/BRAM_reg_3_i_2/O
                         net (fo=2, unplaced)         0.460     1.492    processor/exec/mem_bank/geometry_ram/BRAM_reg_5_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.616 r  processor/exec/mem_bank/geometry_ram/BRAM_reg_0_i_3/O
                         net (fo=2, unplaced)         0.460     2.076    processor/decode/BRAM_reg_5
                         LUT2 (Prop_lut2_I1_O)        0.124     2.200 r  processor/decode/BRAM_reg_0_i_1/O
                         net (fo=22, unplaced)        0.803     3.003    processor/exec/mem_bank/geometry_ram/WEA[0]
                         RAMB36E1                                     r  processor/exec/mem_bank/geometry_ram/BRAM_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_divider_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.850    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381     6.470 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763     7.232    clk_div/inst/clk_out_100_clk_divider
                         BUFG (Prop_bufg_I_O)         0.091     7.323 r  clk_div/inst/clkout1_buf/O
                         net (fo=42661, unplaced)     0.439     7.762    processor/exec/mem_bank/geometry_ram/clk_out_100
                         RAMB36E1                                     r  processor/exec/mem_bank/geometry_ram/BRAM_reg_0/CLKARDCLK
                         clock pessimism              0.531     8.293    
                         clock uncertainty           -0.074     8.219    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.687    processor/exec/mem_bank/geometry_ram/BRAM_reg_0
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -3.003    
  -------------------------------------------------------------------
                         slack                                  4.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 controller/shape_cast/raycast/p1_dir_reg[7][0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/shape_cast/raycast/p1_dir_reg[39][0][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out_100_clk_divider_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_divider_1 rise@0.000ns - clk_out_100_clk_divider rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.131ns (42.998%)  route 0.174ns (57.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777    -1.414 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338    -1.075    clk_div/inst/clk_out_100_clk_divider
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_div/inst/clkout1_buf/O
                         net (fo=42661, unplaced)     0.114    -0.935    controller/shape_cast/raycast/clk_out_100
                         FDRE                                         r  controller/shape_cast/raycast/p1_dir_reg[7][0][15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.131    -0.804 r  controller/shape_cast/raycast/p1_dir_reg[7][0][15]/Q
                         net (fo=5, unplaced)         0.174    -0.631    controller/shape_cast/raycast/p1_dir_reg_n_0_[7][0][15]
                         SRLC32E                                      r  controller/shape_cast/raycast/p1_dir_reg[39][0][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    clk_div/inst/clk_out_100_clk_divider
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  clk_div/inst/clkout1_buf/O
                         net (fo=42661, unplaced)     0.259    -1.070    controller/shape_cast/raycast/clk_out_100
                         SRLC32E                                      r  controller/shape_cast/raycast/p1_dir_reg[39][0][15]_srl32/CLK
                         clock pessimism              0.280    -0.790    
                         clock uncertainty            0.074    -0.716    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.586    controller/shape_cast/raycast/p1_dir_reg[39][0][15]_srl32
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                 -0.044    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65_clk_divider
  To Clock:  clk_out_65_clk_divider_1

Setup :            0  Failing Endpoints,  Worst Slack       10.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.174ns  (required time - arrival time)
  Source:                 vga_gen/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65_clk_divider  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_65_clk_divider_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65_clk_divider_1 rise@15.385ns - clk_out_65_clk_divider rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 1.792ns (39.447%)  route 2.751ns (60.553%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 13.147 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.111    -3.045 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.803    -2.242    clk_div/inst/clk_out_65_clk_divider
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  clk_div/inst/clkout2_buf/O
                         net (fo=128, unplaced)       0.584    -1.562    vga_gen/CLK
                         FDRE                                         r  vga_gen/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -1.084 r  vga_gen/vcount_out_reg[3]/Q
                         net (fo=9, unplaced)         0.854    -0.230    vga_gen/vcount_out_reg[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     0.441 r  vga_gen/pix_bram_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     0.441    vga_gen/pix_bram_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     0.778 r  vga_gen/pix_bram_i_2/O[1]
                         net (fo=91, unplaced)        1.094     1.872    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[1]
                         LUT6 (Prop_lut6_I3_O)        0.306     2.178 r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__12/O
                         net (fo=1, unplaced)         0.803     2.981    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/enb_array[0]
                         RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65_clk_divider_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    17.235    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.381    11.854 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.763    12.617    clk_div/inst/clk_out_65_clk_divider
                         BUFG (Prop_bufg_I_O)         0.091    12.708 r  clk_div/inst/clkout2_buf/O
                         net (fo=128, unplaced)       0.439    13.147    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
                         RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.531    13.677    
                         clock uncertainty           -0.079    13.598    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    13.155    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.155    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                 10.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 vga_gen/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65_clk_divider  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_gen/vcount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65_clk_divider_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65_clk_divider_1 rise@0.000ns - clk_out_65_clk_divider rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.777    -1.414 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.338    -1.075    clk_div/inst/clk_out_65_clk_divider
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_div/inst/clkout2_buf/O
                         net (fo=128, unplaced)       0.114    -0.935    vga_gen/CLK
                         FDRE                                         r  vga_gen/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.788 r  vga_gen/vcount_out_reg[5]/Q
                         net (fo=6, unplaced)         0.145    -0.644    vga_gen/vcount_out_reg[5]
                         LUT6 (Prop_lut6_I5_O)        0.098    -0.546 r  vga_gen/vcount_out[5]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.546    vga_gen/p_0_in__0[5]
                         FDRE                                         r  vga_gen/vcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    clk_div/inst/clk_in_100_clk_divider
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.411    -1.715 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.356    -1.358    clk_div/inst/clk_out_65_clk_divider
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  clk_div/inst/clkout2_buf/O
                         net (fo=128, unplaced)       0.259    -1.070    vga_gen/CLK
                         FDRE                                         r  vga_gen/vcount_out_reg[5]/C
                         clock pessimism              0.280    -0.790    
                         clock uncertainty            0.079    -0.711    
                         FDRE (Hold_fdre_C_D)         0.099    -0.612    vga_gen/vcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.066    





