#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x133f5e020 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x133f568b0 .scope module, "addu_tb" "addu_tb" 3 1;
 .timescale 0 0;
v0x133f727f0_0 .net "active", 0 0, v0x133f70d50_0;  1 drivers
v0x133f72880_0 .var "clk", 0 0;
v0x133f72910_0 .var "clk_enable", 0 0;
v0x133f729a0_0 .net "data_address", 31 0, L_0x133f761a0;  1 drivers
v0x133f72a30_0 .net "data_read", 0 0, L_0x133f74de0;  1 drivers
v0x133f72b00_0 .var "data_readdata", 31 0;
v0x133f72b90_0 .net "data_write", 0 0, L_0x133f74d70;  1 drivers
v0x133f72c40_0 .net "data_writedata", 31 0, L_0x133f75b50;  1 drivers
v0x133f72cf0_0 .net "instr_address", 31 0, L_0x133f773c0;  1 drivers
v0x133f72e20_0 .var "instr_readdata", 31 0;
v0x133f72eb0_0 .net "register_v0", 31 0, L_0x133f75ae0;  1 drivers
v0x133f72f80_0 .var "reset", 0 0;
S_0x133f440c0 .scope module, "dut" "mips_cpu_harvard" 3 78, 4 1 0, S_0x133f568b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x133f74d70 .functor BUFZ 1, L_0x133f74900, C4<0>, C4<0>, C4<0>;
L_0x133f74de0 .functor BUFZ 1, L_0x133f74860, C4<0>, C4<0>, C4<0>;
L_0x133f754d0 .functor BUFZ 1, L_0x133f74730, C4<0>, C4<0>, C4<0>;
L_0x133f75b50 .functor BUFZ 32, L_0x133f759f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x133f75ce0 .functor BUFZ 32, L_0x133f75740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x133f761a0 .functor BUFZ 32, v0x133f6c700_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x133f76960 .functor OR 1, L_0x133f76600, L_0x133f76880, C4<0>, C4<0>;
L_0x133f77190 .functor OR 1, L_0x133f76f20, L_0x133f76d40, C4<0>, C4<0>;
L_0x133f77280 .functor AND 1, L_0x133f76c00, L_0x133f77190, C4<1>, C4<1>;
L_0x133f773c0 .functor BUFZ 32, v0x133f6e3f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133f6fb30_0 .net *"_ivl_11", 4 0, L_0x133f750d0;  1 drivers
v0x133f6fbc0_0 .net *"_ivl_13", 4 0, L_0x133f75170;  1 drivers
L_0x138078208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133f6fc50_0 .net/2u *"_ivl_26", 15 0, L_0x138078208;  1 drivers
v0x133f6fce0_0 .net *"_ivl_29", 15 0, L_0x133f75d90;  1 drivers
L_0x138078298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x133f6fd70_0 .net/2u *"_ivl_36", 31 0, L_0x138078298;  1 drivers
v0x133f6fe20_0 .net *"_ivl_40", 31 0, L_0x133f764b0;  1 drivers
L_0x1380782e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133f6fed0_0 .net *"_ivl_43", 25 0, L_0x1380782e0;  1 drivers
L_0x138078328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x133f6ff80_0 .net/2u *"_ivl_44", 31 0, L_0x138078328;  1 drivers
v0x133f70030_0 .net *"_ivl_46", 0 0, L_0x133f76600;  1 drivers
v0x133f70140_0 .net *"_ivl_48", 31 0, L_0x133f766e0;  1 drivers
L_0x138078370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133f701e0_0 .net *"_ivl_51", 25 0, L_0x138078370;  1 drivers
L_0x1380783b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x133f70290_0 .net/2u *"_ivl_52", 31 0, L_0x1380783b8;  1 drivers
v0x133f70340_0 .net *"_ivl_54", 0 0, L_0x133f76880;  1 drivers
v0x133f703e0_0 .net *"_ivl_58", 31 0, L_0x133f76a90;  1 drivers
L_0x138078400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133f70490_0 .net *"_ivl_61", 25 0, L_0x138078400;  1 drivers
L_0x138078448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133f70540_0 .net/2u *"_ivl_62", 31 0, L_0x138078448;  1 drivers
v0x133f705f0_0 .net *"_ivl_64", 0 0, L_0x133f76c00;  1 drivers
v0x133f70780_0 .net *"_ivl_66", 31 0, L_0x133f76ca0;  1 drivers
L_0x138078490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133f70810_0 .net *"_ivl_69", 25 0, L_0x138078490;  1 drivers
L_0x1380784d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x133f708b0_0 .net/2u *"_ivl_70", 31 0, L_0x1380784d8;  1 drivers
v0x133f70960_0 .net *"_ivl_72", 0 0, L_0x133f76f20;  1 drivers
v0x133f70a00_0 .net *"_ivl_74", 31 0, L_0x133f76fc0;  1 drivers
L_0x138078520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133f70ab0_0 .net *"_ivl_77", 25 0, L_0x138078520;  1 drivers
L_0x138078568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x133f70b60_0 .net/2u *"_ivl_78", 31 0, L_0x138078568;  1 drivers
v0x133f70c10_0 .net *"_ivl_80", 0 0, L_0x133f76d40;  1 drivers
v0x133f70cb0_0 .net *"_ivl_83", 0 0, L_0x133f77190;  1 drivers
v0x133f70d50_0 .var "active", 0 0;
v0x133f70df0_0 .net "alu_control_out", 3 0, v0x133f6cb50_0;  1 drivers
v0x133f70ed0_0 .net "alu_fcode", 5 0, L_0x133f75c00;  1 drivers
v0x133f70f60_0 .net "alu_op", 1 0, L_0x133f74bd0;  1 drivers
v0x133f70ff0_0 .net "alu_op1", 31 0, L_0x133f75ce0;  1 drivers
v0x133f71080_0 .net "alu_op2", 31 0, L_0x133f76020;  1 drivers
v0x133f71110_0 .net "alu_out", 31 0, v0x133f6c700_0;  1 drivers
v0x133f706a0_0 .net "alu_src", 0 0, L_0x133f74550;  1 drivers
v0x133f713a0_0 .net "alu_z_flag", 0 0, L_0x133f76290;  1 drivers
v0x133f71430_0 .net "branch", 0 0, L_0x133f749b0;  1 drivers
v0x133f714e0_0 .net "clk", 0 0, v0x133f72880_0;  1 drivers
v0x133f715b0_0 .net "clk_enable", 0 0, v0x133f72910_0;  1 drivers
v0x133f71640_0 .net "curr_addr", 31 0, v0x133f6e3f0_0;  1 drivers
v0x133f716f0_0 .net "curr_addr_p4", 31 0, L_0x133f763b0;  1 drivers
v0x133f71780_0 .net "data_address", 31 0, L_0x133f761a0;  alias, 1 drivers
v0x133f71810_0 .net "data_read", 0 0, L_0x133f74de0;  alias, 1 drivers
v0x133f718a0_0 .net "data_readdata", 31 0, v0x133f72b00_0;  1 drivers
v0x133f71940_0 .net "data_write", 0 0, L_0x133f74d70;  alias, 1 drivers
v0x133f719e0_0 .net "data_writedata", 31 0, L_0x133f75b50;  alias, 1 drivers
v0x133f71a90_0 .net "instr_address", 31 0, L_0x133f773c0;  alias, 1 drivers
v0x133f71b40_0 .net "instr_opcode", 5 0, L_0x133f73d40;  1 drivers
v0x133f71c00_0 .net "instr_readdata", 31 0, v0x133f72e20_0;  1 drivers
v0x133f71ca0_0 .net "j_type", 0 0, L_0x133f76960;  1 drivers
v0x133f71d40_0 .net "jr_type", 0 0, L_0x133f77280;  1 drivers
v0x133f71de0_0 .net "mem_read", 0 0, L_0x133f74860;  1 drivers
v0x133f71e90_0 .net "mem_to_reg", 0 0, L_0x133f74680;  1 drivers
v0x133f71f40_0 .net "mem_write", 0 0, L_0x133f74900;  1 drivers
v0x133f71ff0_0 .var "next_instr_addr", 31 0;
v0x133f720a0_0 .net "offset", 31 0, L_0x133f75f80;  1 drivers
v0x133f72130_0 .net "reg_a_read_data", 31 0, L_0x133f75740;  1 drivers
v0x133f721e0_0 .net "reg_a_read_index", 4 0, L_0x133f74e90;  1 drivers
v0x133f72290_0 .net "reg_b_read_data", 31 0, L_0x133f759f0;  1 drivers
v0x133f72340_0 .net "reg_b_read_index", 4 0, L_0x133f74f70;  1 drivers
v0x133f723f0_0 .net "reg_dst", 0 0, L_0x133f74460;  1 drivers
v0x133f724a0_0 .net "reg_write", 0 0, L_0x133f74730;  1 drivers
v0x133f72550_0 .net "reg_write_data", 31 0, L_0x133f75330;  1 drivers
v0x133f72600_0 .net "reg_write_enable", 0 0, L_0x133f754d0;  1 drivers
v0x133f726b0_0 .net "reg_write_index", 4 0, L_0x133f75210;  1 drivers
v0x133f72760_0 .net "register_v0", 31 0, L_0x133f75ae0;  alias, 1 drivers
v0x133f711c0_0 .net "reset", 0 0, v0x133f72f80_0;  1 drivers
E_0x133f4e740/0 .event edge, v0x133f6d8e0_0, v0x133f6c7f0_0, v0x133f716f0_0, v0x133f720a0_0;
E_0x133f4e740/1 .event edge, v0x133f71ca0_0, v0x133f71c00_0, v0x133f71d40_0, v0x133f6ef30_0;
E_0x133f4e740 .event/or E_0x133f4e740/0, E_0x133f4e740/1;
L_0x133f73d40 .part v0x133f72e20_0, 26, 6;
L_0x133f74e90 .part v0x133f72e20_0, 21, 5;
L_0x133f74f70 .part v0x133f72e20_0, 16, 5;
L_0x133f750d0 .part v0x133f72e20_0, 11, 5;
L_0x133f75170 .part v0x133f72e20_0, 16, 5;
L_0x133f75210 .functor MUXZ 5, L_0x133f75170, L_0x133f750d0, L_0x133f74460, C4<>;
L_0x133f75330 .functor MUXZ 32, v0x133f6c700_0, v0x133f72b00_0, L_0x133f74680, C4<>;
L_0x133f75c00 .part v0x133f72e20_0, 0, 6;
L_0x133f75d90 .part v0x133f72e20_0, 0, 16;
L_0x133f75f80 .concat [ 16 16 0 0], L_0x133f75d90, L_0x138078208;
L_0x133f76020 .functor MUXZ 32, L_0x133f759f0, L_0x133f75f80, L_0x133f74550, C4<>;
L_0x133f763b0 .arith/sum 32, v0x133f6e3f0_0, L_0x138078298;
L_0x133f764b0 .concat [ 6 26 0 0], L_0x133f73d40, L_0x1380782e0;
L_0x133f76600 .cmp/eq 32, L_0x133f764b0, L_0x138078328;
L_0x133f766e0 .concat [ 6 26 0 0], L_0x133f73d40, L_0x138078370;
L_0x133f76880 .cmp/eq 32, L_0x133f766e0, L_0x1380783b8;
L_0x133f76a90 .concat [ 6 26 0 0], L_0x133f73d40, L_0x138078400;
L_0x133f76c00 .cmp/eq 32, L_0x133f76a90, L_0x138078448;
L_0x133f76ca0 .concat [ 6 26 0 0], L_0x133f75c00, L_0x138078490;
L_0x133f76f20 .cmp/eq 32, L_0x133f76ca0, L_0x1380784d8;
L_0x133f76fc0 .concat [ 6 26 0 0], L_0x133f75c00, L_0x138078520;
L_0x133f76d40 .cmp/eq 32, L_0x133f76fc0, L_0x138078568;
S_0x133f43d80 .scope module, "cpu_alu" "alu" 4 112, 5 1 0, S_0x133f440c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x138078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133f117c0_0 .net/2u *"_ivl_0", 31 0, L_0x138078250;  1 drivers
v0x133f6c4e0_0 .net "control", 3 0, v0x133f6cb50_0;  alias, 1 drivers
v0x133f6c590_0 .net "op1", 31 0, L_0x133f75ce0;  alias, 1 drivers
v0x133f6c650_0 .net "op2", 31 0, L_0x133f76020;  alias, 1 drivers
v0x133f6c700_0 .var "result", 31 0;
v0x133f6c7f0_0 .net "z_flag", 0 0, L_0x133f76290;  alias, 1 drivers
E_0x133f45c00 .event edge, v0x133f6c650_0, v0x133f6c590_0, v0x133f6c4e0_0;
L_0x133f76290 .cmp/eq 32, v0x133f6c700_0, L_0x138078250;
S_0x133f6c910 .scope module, "cpu_alu_control" "alu_control" 4 97, 6 1 0, S_0x133f440c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x133f6cb50_0 .var "alu_control_out", 3 0;
v0x133f6cc10_0 .net "alu_fcode", 5 0, L_0x133f75c00;  alias, 1 drivers
v0x133f6ccb0_0 .net "alu_opcode", 1 0, L_0x133f74bd0;  alias, 1 drivers
E_0x133f6cb20 .event edge, v0x133f6ccb0_0, v0x133f6cc10_0;
S_0x133f6cdc0 .scope module, "cpu_control" "control" 4 36, 7 1 0, S_0x133f440c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x133f74460 .functor BUFZ 1, L_0x133f73f90, C4<0>, C4<0>, C4<0>;
L_0x133f74550 .functor OR 1, L_0x133f740b0, L_0x133f74210, C4<0>, C4<0>;
L_0x133f74680 .functor BUFZ 1, L_0x133f740b0, C4<0>, C4<0>, C4<0>;
L_0x133f74730 .functor OR 1, L_0x133f73f90, L_0x133f740b0, C4<0>, C4<0>;
L_0x133f74860 .functor BUFZ 1, L_0x133f740b0, C4<0>, C4<0>, C4<0>;
L_0x133f74900 .functor BUFZ 1, L_0x133f74210, C4<0>, C4<0>, C4<0>;
L_0x133f749b0 .functor BUFZ 1, L_0x133f74350, C4<0>, C4<0>, C4<0>;
L_0x133f74ae0 .functor BUFZ 1, L_0x133f73f90, C4<0>, C4<0>, C4<0>;
L_0x133f74c70 .functor BUFZ 1, L_0x133f74350, C4<0>, C4<0>, C4<0>;
v0x133f6d0c0_0 .net *"_ivl_0", 31 0, L_0x133f73e60;  1 drivers
L_0x1380780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x133f6d170_0 .net/2u *"_ivl_12", 5 0, L_0x1380780e8;  1 drivers
L_0x138078130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x133f6d220_0 .net/2u *"_ivl_16", 5 0, L_0x138078130;  1 drivers
L_0x138078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133f6d2e0_0 .net *"_ivl_3", 25 0, L_0x138078010;  1 drivers
v0x133f6d390_0 .net *"_ivl_37", 0 0, L_0x133f74ae0;  1 drivers
L_0x138078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133f6d480_0 .net/2u *"_ivl_4", 31 0, L_0x138078058;  1 drivers
v0x133f6d530_0 .net *"_ivl_42", 0 0, L_0x133f74c70;  1 drivers
L_0x1380780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x133f6d5e0_0 .net/2u *"_ivl_8", 5 0, L_0x1380780a0;  1 drivers
v0x133f6d690_0 .net "alu_op", 1 0, L_0x133f74bd0;  alias, 1 drivers
v0x133f6d7c0_0 .net "alu_src", 0 0, L_0x133f74550;  alias, 1 drivers
v0x133f6d850_0 .net "beq", 0 0, L_0x133f74350;  1 drivers
v0x133f6d8e0_0 .net "branch", 0 0, L_0x133f749b0;  alias, 1 drivers
v0x133f6d970_0 .net "instr_opcode", 5 0, L_0x133f73d40;  alias, 1 drivers
v0x133f6da00_0 .var "jump", 0 0;
v0x133f6da90_0 .net "lw", 0 0, L_0x133f740b0;  1 drivers
v0x133f6db30_0 .net "mem_read", 0 0, L_0x133f74860;  alias, 1 drivers
v0x133f6dbd0_0 .net "mem_to_reg", 0 0, L_0x133f74680;  alias, 1 drivers
v0x133f6dd70_0 .net "mem_write", 0 0, L_0x133f74900;  alias, 1 drivers
v0x133f6de10_0 .net "r_format", 0 0, L_0x133f73f90;  1 drivers
v0x133f6deb0_0 .net "reg_dst", 0 0, L_0x133f74460;  alias, 1 drivers
v0x133f6df50_0 .net "reg_write", 0 0, L_0x133f74730;  alias, 1 drivers
v0x133f6dff0_0 .net "sw", 0 0, L_0x133f74210;  1 drivers
L_0x133f73e60 .concat [ 6 26 0 0], L_0x133f73d40, L_0x138078010;
L_0x133f73f90 .cmp/eq 32, L_0x133f73e60, L_0x138078058;
L_0x133f740b0 .cmp/eq 6, L_0x133f73d40, L_0x1380780a0;
L_0x133f74210 .cmp/eq 6, L_0x133f73d40, L_0x1380780e8;
L_0x133f74350 .cmp/eq 6, L_0x133f73d40, L_0x138078130;
L_0x133f74bd0 .concat8 [ 1 1 0 0], L_0x133f74c70, L_0x133f74ae0;
S_0x133f6e180 .scope module, "cpu_pc" "pc" 4 148, 8 1 0, S_0x133f440c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x133f6e340_0 .net "clk", 0 0, v0x133f72880_0;  alias, 1 drivers
v0x133f6e3f0_0 .var "curr_addr", 31 0;
v0x133f6e4a0_0 .net "next_addr", 31 0, v0x133f71ff0_0;  1 drivers
v0x133f6e560_0 .net "reset", 0 0, v0x133f72f80_0;  alias, 1 drivers
E_0x133f6e2f0 .event posedge, v0x133f6e340_0;
S_0x133f6e660 .scope module, "register" "regfile" 4 69, 9 1 0, S_0x133f440c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x133f75740 .functor BUFZ 32, L_0x133f75580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x133f759f0 .functor BUFZ 32, L_0x133f75830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133f6f320_2 .array/port v0x133f6f320, 2;
L_0x133f75ae0 .functor BUFZ 32, v0x133f6f320_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133f6e9d0_0 .net *"_ivl_0", 31 0, L_0x133f75580;  1 drivers
v0x133f6ea70_0 .net *"_ivl_10", 6 0, L_0x133f758d0;  1 drivers
L_0x1380781c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x133f6eb10_0 .net *"_ivl_13", 1 0, L_0x1380781c0;  1 drivers
v0x133f6ebc0_0 .net *"_ivl_2", 6 0, L_0x133f75620;  1 drivers
L_0x138078178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x133f6ec70_0 .net *"_ivl_5", 1 0, L_0x138078178;  1 drivers
v0x133f6ed60_0 .net *"_ivl_8", 31 0, L_0x133f75830;  1 drivers
v0x133f6ee10_0 .net "r_clk", 0 0, v0x133f72880_0;  alias, 1 drivers
v0x133f6eea0_0 .net "r_clk_enable", 0 0, v0x133f72910_0;  alias, 1 drivers
v0x133f6ef30_0 .net "read_data1", 31 0, L_0x133f75740;  alias, 1 drivers
v0x133f6f060_0 .net "read_data2", 31 0, L_0x133f759f0;  alias, 1 drivers
v0x133f6f110_0 .net "read_reg1", 4 0, L_0x133f74e90;  alias, 1 drivers
v0x133f6f1c0_0 .net "read_reg2", 4 0, L_0x133f74f70;  alias, 1 drivers
v0x133f6f270_0 .net "register_v0", 31 0, L_0x133f75ae0;  alias, 1 drivers
v0x133f6f320 .array "registers", 0 31, 31 0;
v0x133f6f6c0_0 .net "reset", 0 0, v0x133f72f80_0;  alias, 1 drivers
v0x133f6f770_0 .net "write_control", 0 0, L_0x133f754d0;  alias, 1 drivers
v0x133f6f800_0 .net "write_data", 31 0, L_0x133f75330;  alias, 1 drivers
v0x133f6f990_0 .net "write_reg", 4 0, L_0x133f75210;  alias, 1 drivers
L_0x133f75580 .array/port v0x133f6f320, L_0x133f75620;
L_0x133f75620 .concat [ 5 2 0 0], L_0x133f74e90, L_0x138078178;
L_0x133f75830 .array/port v0x133f6f320, L_0x133f758d0;
L_0x133f758d0 .concat [ 5 2 0 0], L_0x133f74f70, L_0x1380781c0;
S_0x133f47400 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x133f774d0 .functor BUFZ 32, L_0x133f77430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133f73040_0 .net *"_ivl_0", 31 0, L_0x133f77430;  1 drivers
o0x138041ed0 .functor BUFZ 1, C4<z>; HiZ drive
v0x133f730d0_0 .net "clk", 0 0, o0x138041ed0;  0 drivers
o0x138041f00 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x133f73170_0 .net "data_address", 31 0, o0x138041f00;  0 drivers
o0x138041f30 .functor BUFZ 1, C4<z>; HiZ drive
v0x133f73210_0 .net "data_read", 0 0, o0x138041f30;  0 drivers
v0x133f732b0_0 .net "data_readdata", 31 0, L_0x133f774d0;  1 drivers
o0x138041f90 .functor BUFZ 1, C4<z>; HiZ drive
v0x133f733a0_0 .net "data_write", 0 0, o0x138041f90;  0 drivers
o0x138041fc0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x133f73440_0 .net "data_writedata", 31 0, o0x138041fc0;  0 drivers
v0x133f734f0_0 .var/i "i", 31 0;
v0x133f735a0 .array "ram", 0 65535, 31 0;
E_0x133f73010 .event posedge, v0x133f730d0_0;
L_0x133f77430 .array/port v0x133f735a0, o0x138041f00;
S_0x133f44760 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x133f45af0 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x133f77700 .functor BUFZ 32, L_0x133f77580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133f73980_0 .net *"_ivl_0", 31 0, L_0x133f77580;  1 drivers
v0x133f73a40_0 .net *"_ivl_3", 29 0, L_0x133f77620;  1 drivers
o0x1380421d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x133f73ae0_0 .net "instr_address", 31 0, o0x1380421d0;  0 drivers
v0x133f73b80_0 .net "instr_readdata", 31 0, L_0x133f77700;  1 drivers
v0x133f73c30 .array "memory1", 0 65535, 31 0;
L_0x133f77580 .array/port v0x133f73c30, L_0x133f77620;
L_0x133f77620 .part o0x1380421d0, 0, 30;
S_0x133f73730 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x133f44760;
 .timescale 0 0;
v0x133f738f0_0 .var/i "i", 31 0;
    .scope S_0x133f6e660;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f6f320, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x133f6e660;
T_1 ;
    %wait E_0x133f6e2f0;
    %load/vec4 v0x133f6f6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x133f6eea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x133f6f770_0;
    %load/vec4 v0x133f6f990_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x133f6f800_0;
    %load/vec4 v0x133f6f990_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f6f320, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x133f6c910;
T_2 ;
    %wait E_0x133f6cb20;
    %load/vec4 v0x133f6ccb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x133f6cb50_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x133f6ccb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x133f6cb50_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x133f6ccb0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x133f6cc10_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x133f6cb50_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x133f6cb50_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x133f6cb50_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x133f6cb50_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x133f6cb50_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x133f43d80;
T_3 ;
    %wait E_0x133f45c00;
    %load/vec4 v0x133f6c4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x133f6c700_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x133f6c590_0;
    %load/vec4 v0x133f6c650_0;
    %and;
    %assign/vec4 v0x133f6c700_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x133f6c590_0;
    %load/vec4 v0x133f6c650_0;
    %or;
    %assign/vec4 v0x133f6c700_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x133f6c590_0;
    %load/vec4 v0x133f6c650_0;
    %add;
    %assign/vec4 v0x133f6c700_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x133f6c590_0;
    %load/vec4 v0x133f6c650_0;
    %sub;
    %assign/vec4 v0x133f6c700_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x133f6c590_0;
    %load/vec4 v0x133f6c650_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x133f6c700_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x133f6c590_0;
    %load/vec4 v0x133f6c650_0;
    %or;
    %inv;
    %assign/vec4 v0x133f6c700_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x133f6e180;
T_4 ;
    %wait E_0x133f6e2f0;
    %load/vec4 v0x133f6e560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x133f6e3f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x133f6e4a0_0;
    %assign/vec4 v0x133f6e3f0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x133f440c0;
T_5 ;
    %wait E_0x133f4e740;
    %load/vec4 v0x133f71430_0;
    %load/vec4 v0x133f713a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x133f716f0_0;
    %load/vec4 v0x133f720a0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x133f71ff0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x133f71ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x133f716f0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x133f71c00_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x133f71ff0_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x133f71d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x133f72130_0;
    %store/vec4 v0x133f71ff0_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x133f716f0_0;
    %store/vec4 v0x133f71ff0_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x133f568b0;
T_6 ;
    %vpi_call/w 3 28 "$display", "running" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133f72880_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x133f72880_0;
    %inv;
    %store/vec4 v0x133f72880_0, 0, 1;
    %delay 4, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
    .scope S_0x133f568b0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133f72f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133f72910_0, 0, 1;
    %wait E_0x133f6e2f0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133f72f80_0, 0, 1;
    %wait E_0x133f6e2f0;
    %delay 1, 0;
    %pushi/vec4 2349596672, 0, 32;
    %store/vec4 v0x133f72e20_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x133f72b00_0, 0, 32;
    %wait E_0x133f6e2f0;
    %delay 1, 0;
    %pushi/vec4 2349400064, 0, 32;
    %store/vec4 v0x133f72e20_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x133f72b00_0, 0, 32;
    %wait E_0x133f6e2f0;
    %delay 1, 0;
    %pushi/vec4 25761825, 0, 32;
    %store/vec4 v0x133f72e20_0, 0, 32;
    %wait E_0x133f6e2f0;
    %delay 1, 0;
    %pushi/vec4 2885877760, 0, 32;
    %store/vec4 v0x133f72e20_0, 0, 32;
    %wait E_0x133f6e2f0;
    %delay 1, 0;
    %load/vec4 v0x133f72c40_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 73 "$fatal", 32'sb00000000000000000000000000000001, "expected output=7, got output=%d", v0x133f72c40_0 {0 0 0};
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x133f47400;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x133f734f0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x133f734f0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x133f734f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f735a0, 0, 4;
    %load/vec4 v0x133f734f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x133f734f0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x133f47400;
T_9 ;
    %wait E_0x133f73010;
    %load/vec4 v0x133f733a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x133f73440_0;
    %ix/getv 3, v0x133f73170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133f735a0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x133f44760;
T_10 ;
    %fork t_1, S_0x133f73730;
    %jmp t_0;
    .scope S_0x133f73730;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x133f738f0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x133f738f0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x133f738f0_0;
    %store/vec4a v0x133f73c30, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x133f738f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x133f738f0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f73c30, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f73c30, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x133f73c30, 4, 0;
    %end;
    .scope S_0x133f44760;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
