[View]
Entity=memory_tb
Architecture=TB_ARCHITECTURE
TopLevelType=1
[file:.\src\alu.vhd]
Enabled=1
[file:.\src\register_file.vhd]
Enabled=1
[file:.\src\SRAM_test.asdb]
Enabled=1
[file:.\src\SRAM_test.awc]
Enabled=1
[file:.\src\TestBench\register_file_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\register_file_TB_runtest.do]
Enabled=1
[file:.\src\register_file_test.asdb]
Enabled=1
[file:.\src\register_file_test.awc]
Enabled=1
[file:.\src\TestBench\alu_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\alu_TB_runtest.do]
Enabled=1
[file:.\src\alu_test.asdb]
Enabled=1
[file:.\src\alu_test.awc]
Enabled=1
[file:.\src\control_unit.vhd]
Enabled=1
[file:.\src\cpu.vhd]
Enabled=1
[file:.\src\TestBench\cpu_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\cpu_TB_runtest.do]
Enabled=1
[file:.\graphics\ALU.bde]
Enabled=1
[file:.\graphics\cpu.bde]
Enabled=1
[file:.\graphics\register_file.bde]
Enabled=1
[file:.\src\cpu.bde]
Enabled=1
[file:.\src\graphics.bde]
Enabled=1
[file:.\compile\ALU.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\cpu.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\register_file.vhd]
Generated=TRUE
Enabled=1
[file:.\src\nitial_mem.txt]
Enabled=1
[file:.\src\microcontroller_package.vhd]
Enabled=1
[file:.\src\ram_test_loadfromfile.awc]
Enabled=1
[file:.\src\initial_RAM.txt]
Enabled=1
[file:.\src\memory.vhd]
Enabled=1
[file:.\src\TestBench\memory_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\memory_TB_runtest.do]
Enabled=1
