GenerateVHDLModel=True
GenerateEdifModel=True
GenerateVerilogModel=False
GenerateVHDLInstantiation=True
GenerateVerilogInstantiation=False
GenerateNGDNetlist=True
IgnoreWarning=False
UserCancelled=False
TargetFamily=xc4000xl
CAEVendor=fndtn
BusNotation=B<I>
PreviousModule=RAM_INT_STORE
