
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.972843                       # Number of seconds simulated
sim_ticks                                972842576500                       # Number of ticks simulated
final_tick                               972842576500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 245245                       # Simulator instruction rate (inst/s)
host_op_rate                                   316315                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              477170119                       # Simulator tick rate (ticks/s)
host_mem_usage                                 834956                       # Number of bytes of host memory used
host_seconds                                  2038.78                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     644895733                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          110432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          371072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             481504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       110432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        110432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        15072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           15072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             3451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            11596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15047                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           471                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                471                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             113515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             381431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                494945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        113515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           113515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           15493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                15493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           15493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            113515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            381431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               510438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       15047                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        471                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15047                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      471                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 936960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   26048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  481504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                15072                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    407                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   422                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1586                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  972215262500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 15047                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                  471                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    259.197350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.327180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   299.288589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          792     21.86%     21.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2025     55.89%     77.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          146      4.03%     81.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          102      2.82%     84.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           64      1.77%     86.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           49      1.35%     87.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      0.72%     88.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      0.66%     89.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          395     10.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3623                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           6961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   6895.179185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1350.573952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-7935            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.492423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.707107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    106923000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               381423000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   73200000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7303.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26053.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      31.54                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    11024                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      26                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.06                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   62650809.54                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 14001120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  7639500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                54756000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 155520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          63541012080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          24923756160                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         561839664000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           650380984380                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            668.540084                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 934663714750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   32485180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5688799000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 13388760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  7305375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                59436000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                  58320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          63541012080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          24231178800                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         562447188000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           650299567335                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            668.456394                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 935680745000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   32485180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4671768750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   35                       # Number of system calls
system.cpu.numCycles                       1945685153                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     644895733                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             625873233                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               27676254                       # Number of float alu accesses
system.cpu.num_func_calls                     1531165                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     25302281                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    625873233                       # number of integer instructions
system.cpu.num_fp_insts                      27676254                       # number of float instructions
system.cpu.num_int_register_reads          1467548657                       # number of times the integer registers were read
system.cpu.num_int_register_writes          569494356                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             21879879                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            23672685                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            187332012                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           260734382                       # number of times the CC registers were written
system.cpu.num_mem_refs                     254894307                       # number of memory refs
system.cpu.num_load_insts                   219204129                       # Number of load instructions
system.cpu.num_store_insts                   35690178                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 1945685153                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          27605108                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1502715      0.23%      0.23% # Class of executed instruction
system.cpu.op_class::IntAlu                 363720567     56.40%     56.63% # Class of executed instruction
system.cpu.op_class::IntMult                   618823      0.10%     56.73% # Class of executed instruction
system.cpu.op_class::IntDiv                   6323450      0.98%     57.71% # Class of executed instruction
system.cpu.op_class::FloatAdd                17835871      2.77%     60.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::MemRead                219204129     33.99%     94.47% # Class of executed instruction
system.cpu.op_class::MemWrite                35690178      5.53%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  644895733                       # Class of executed instruction
system.cpu.dcache.tags.replacements           1732025                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.486474                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           253162867                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1733049                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            146.079463                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        2441449500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.486474                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999499                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999499                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          548                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           93                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         256628965                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        256628965                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    218320880                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       218320880                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     34841883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       34841883                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          104                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           104                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data     253162763                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        253162763                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    253162867                       # number of overall hits
system.cpu.dcache.overall_hits::total       253162867                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       878645                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        878645                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       848390                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       848390                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         6014                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         6014                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      1727035                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1727035                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1733049                       # number of overall misses
system.cpu.dcache.overall_misses::total       1733049                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  11500690500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11500690500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  11611384000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11611384000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  23112074500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23112074500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  23112074500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23112074500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    219199525                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    219199525                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     35690273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     35690273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         6118                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6118                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    254889798                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    254889798                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    254895916                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    254895916                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004008                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004008                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.023771                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023771                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.983001                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.983001                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006776                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006776                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006799                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13089.120748                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13089.120748                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13686.375370                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13686.375370                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13382.516567                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13382.516567                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13336.076764                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13336.076764                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          579                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1723204                       # number of writebacks
system.cpu.dcache.writebacks::total           1723204                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       878645                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       878645                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       848390                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       848390                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         6014                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         6014                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1727035                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1727035                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1733049                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1733049                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  10622045500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10622045500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  10762994000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10762994000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data    156219500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    156219500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  21385039500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21385039500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  21541259000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21541259000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004008                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004008                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.023771                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023771                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.983001                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.983001                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006776                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006776                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006799                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12089.120748                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12089.120748                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 12686.375370                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12686.375370                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 25975.972730                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 25975.972730                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12382.516567                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12382.516567                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12429.688370                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12429.688370                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             29020                       # number of replacements
system.cpu.icache.tags.tagsinuse           966.760936                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           695948078                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             29987                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          23208.326208                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   966.760936                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.944102                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.944102                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          967                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          936                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.944336                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         696008052                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        696008052                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    695948078                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       695948078                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     695948078                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        695948078                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    695948078                       # number of overall hits
system.cpu.icache.overall_hits::total       695948078                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        29987                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         29987                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        29987                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          29987                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        29987                       # number of overall misses
system.cpu.icache.overall_misses::total         29987                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    614093000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    614093000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    614093000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    614093000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    614093000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    614093000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    695978065                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    695978065                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    695978065                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    695978065                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    695978065                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    695978065                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000043                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000043                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 20478.640744                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20478.640744                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 20478.640744                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20478.640744                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 20478.640744                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20478.640744                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks        29020                       # number of writebacks
system.cpu.icache.writebacks::total             29020                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        29987                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        29987                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        29987                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        29987                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        29987                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        29987                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    584106000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    584106000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    584106000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    584106000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    584106000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    584106000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000043                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000043                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000043                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000043                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000043                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 19478.640744                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19478.640744                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 19478.640744                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19478.640744                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 19478.640744                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19478.640744                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      3052                       # number of replacements
system.l2.tags.tagsinuse                 11246.582645                       # Cycle average of tags in use
system.l2.tags.total_refs                     2429786                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15081                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    161.115709                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     8460.519939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1846.629523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        939.433183                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.258195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.056355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.028669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.343218                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         12029                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          633                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1369                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9980                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.367096                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4387552                       # Number of tag accesses
system.l2.tags.data_accesses                  4387552                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1723204                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1723204                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        29020                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            29020                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             839274                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                839274                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst           26536                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              26536                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         882179                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            882179                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                 26536                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1721453                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1747989                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                26536                       # number of overall hits
system.l2.overall_hits::cpu.data              1721453                       # number of overall hits
system.l2.overall_hits::total                 1747989                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             9116                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9116                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          3451                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3451                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         2480                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2480                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                3451                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               11596                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15047                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               3451                       # number of overall misses
system.l2.overall_misses::cpu.data              11596                       # number of overall misses
system.l2.overall_misses::total                 15047                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    678031000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     678031000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    260497500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    260497500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    188392000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    188392000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     260497500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     866423000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1126920500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    260497500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    866423000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1126920500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1723204                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1723204                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        29020                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        29020                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         848390                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            848390                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        29987                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          29987                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       884659                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        884659                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             29987                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1733049                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1763036                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            29987                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1733049                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1763036                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.010745                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.010745                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.115083                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.115083                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.002803                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002803                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.115083                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.006691                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.008535                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.115083                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.006691                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.008535                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 74378.126371                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74378.126371                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 75484.642133                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75484.642133                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 75964.516129                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75964.516129                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75484.642133                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 74717.402553                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74893.367449                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75484.642133                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 74717.402553                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74893.367449                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  471                       # number of writebacks
system.l2.writebacks::total                       471                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           17                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            17                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         9116                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9116                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         3451                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3451                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         2480                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2480                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           3451                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          11596                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15047                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          3451                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         11596                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15047                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    586871000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    586871000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    225987500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    225987500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    163592000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    163592000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    225987500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    750463000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    976450500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    225987500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    750463000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    976450500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.010745                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.010745                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.115083                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.115083                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.002803                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002803                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.115083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.006691                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.008535                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.115083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.006691                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.008535                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 64378.126371                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64378.126371                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65484.642133                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65484.642133                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 65964.516129                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65964.516129                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 65484.642133                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 64717.402553                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64893.367449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 65484.642133                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 64717.402553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64893.367449                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               5931                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          471                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1586                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9116                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9116                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5931                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        32151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        32151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  32151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       496576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       496576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  496576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             17104                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17104    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17104                       # Request fanout histogram
system.membus.reqLayer2.occupancy            18159000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           49767000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      3524081                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1761045                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1012                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1012                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            914646                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1723675                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        29020                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11402                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           848390                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          848390                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         29987                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       884659                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        88994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5198123                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5287117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1888224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    110600096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              112488320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3052                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1766088                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000573                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023931                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1765076     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1012      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1766088                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2638152500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          29987000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1733049000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
