# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1910 3.2e-05 4096 0.97 4060 762112 119.982 147.596 12980.3 4326.45 17576.7 17576.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1910 3.2e-05 4096 0.97 4060 762048 120.354 146.599 15022.8 4327.35 19617.2 19617.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1910 3.2e-05 4096 0.97 4060 762080 119.888 144.235 15600.6 4311.35 20176.3 20176.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1910 3.2e-05 4096 0.97 4060 762048 119.802 143.994 14528.5 4311.93 19104.4 19104.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1910 3.2e-05 4096 0.97 4060 762000 120.542 144.435 14738.4 4295.14 19298.6 19298.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1910 3.2e-05 4096 0.97 4060 762048 119.887 144.204 15017.8 4292.85 19575 19575.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1910 3.2e-05 4096 0.97 4060 762000 120.365 144.349 15178.1 4315.33 19758.3 19758.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1910 3.2e-05 4096 0.97 4060 761856 119.888 144.022 14672.6 4313.12 19249.8 19249.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1910 3.2e-05 4096 0.97 4060 761856 119.964 144.046 14787.9 4317.49 19369.6 19369.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1910 3.2e-05 4096 0.97 4060 761600 120.421 144.367 15783.4 4316.12 20364.4 20364.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1910 3.2e-05 4096 0.97 4060 761344 119.761 144.05 18363.7 4318.01 22945.7 22945.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1910 3.2e-05 4096 0.97 4065 762176 120.058 144.023 12887.5 4296.12 17447.8 17448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1910 3.2e-05 4096 0.97 4065 762160 120.553 144.381 12973.2 4312.09 17550.4 17550.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1910 3.2e-05 4096 0.97 4065 762144 120.147 144.202 12938 4312.36 17514.9 17515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1910 3.2e-05 4096 0.97 4065 762048 120.528 144.328 13185 4311.72 17761.8 17761.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1910 3.2e-05 4096 0.97 4065 762112 119.95 144.026 13383.5 4313.05 17960.7 17960.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1910 3.2e-05 4096 0.97 4065 762048 120.221 144.33 15202.8 4311.61 19779.1 19779.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1910 3.2e-05 4096 0.97 4065 762080 119.885 144.244 14799.1 4293.52 19356.9 19357.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1910 3.2e-05 4096 0.97 4065 762048 119.691 143.997 15739.3 4312.4 20315.5 20315.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1910 3.2e-05 4096 0.97 4065 762000 120.447 144.451 15645.6 4311.41 20222.1 20222.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1910 3.2e-05 4096 0.97 4065 762048 119.905 144.209 15794.5 4296.13 20354.9 20355.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1910 3.2e-05 4096 0.97 4065 761760 120.287 144.381 15599.3 4315.98 20180.1 20180.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1910 3.2e-05 4096 0.97 4065 761856 119.933 144.024 14945.4 4294.54 19504.1 19504.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1910 3.2e-05 4096 0.97 4065 761856 119.89 144.06 17234.5 4314.01 21812.6 21812.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1910 3.2e-05 4096 0.97 4065 761600 120.322 144.363 17459.8 4292.16 22016.8 22017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1910 3.2e-05 4096 0.97 4065 761344 119.772 144.042 15890.9 4314.44 20469.4 20469.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1910 3.2e-05 4096 0.97 4060 762176 119.861 144.017 12098.4 4292.34 16654.8 16655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1910 3.2e-05 4096 0.97 4060 762240 120.265 144.316 13571.3 4295.46 18131.5 18131.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1910 3.2e-05 4096 0.97 4060 762144 120.096 144.178 12640.7 4315.79 17220.9 17221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1910 3.2e-05 4096 0.97 4060 762048 120.412 144.312 12820.5 4333.07 17418.4 17418.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1910 3.2e-05 4096 0.97 4060 762112 119.972 144.013 12893.8 4311.35 17469.3 17469.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1910 3.2e-05 4096 0.97 4060 762048 120.191 144.306 15859.2 4315.69 20439.5 20439.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1910 3.2e-05 4096 0.97 4060 762048 119.883 144.198 10999.8 4311.33 15575.4 15575.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1910 3.2e-05 4096 0.97 4060 762080 119.853 144.198 15355.1 4296.52 19915.8 19916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1910 3.2e-05 4096 0.97 4060 761600 119.577 144.018 10656.2 4296.28 15216.3 15216.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1910 3.2e-05 4096 0.97 4060 762048 119.647 144.012 14410.1 4295.52 18969.5 18969.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1910 3.2e-05 4096 0.97 4060 761856 119.818 144.056 10196.1 4313.45 14773.6 14773.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1910 3.2e-05 4096 0.97 4060 762000 120.413 144.451 14973.3 4296.06 19534.4 19534.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1910 3.2e-05 4096 0.97 4060 761600 120.3 144.374 10488 4296.73 15049.5 15049.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1910 3.2e-05 4096 0.97 4060 762048 119.844 144.168 18968.1 4292.85 23525.2 23525.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1910 3.2e-05 4096 0.97 4060 761600 119.74 144.078 12592.5 4307.4 17163.9 17164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1910 3.2e-05 4096 0.97 4060 762000 120.168 144.367 18290.4 4295.47 22850.5 22850.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1910 3.2e-05 4096 0.97 4060 761760 119.921 144.22 12351.1 4293.84 16909.2 16909.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1910 3.2e-05 4096 0.97 4060 761856 119.835 144.025 17823.9 4293.5 22381.5 22381.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1910 3.2e-05 4096 0.97 4060 761344 119.791 144.052 11943.5 4299.42 16506.9 16507.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1910 3.2e-05 4096 0.97 4060 761856 119.849 144.065 15613.4 4294.35 20171.9 20172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1910 3.2e-05 4096 0.97 4060 761088 120 143.997 10824.2 4305.76 15394.2 15394.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1910 3.2e-05 4096 0.97 4060 761600 120.366 144.344 15982.6 4293.83 20541.3 20541.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1910 3.2e-05 4096 0.97 4060 761600 119.994 144.276 11514 4309.88 16088.3 16088.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1910 3.2e-05 4096 0.97 4056 762240 119.886 144.011 11979.9 4291.35 16535.3 16535.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1910 3.2e-05 4096 0.97 4056 762240 120.456 144.363 12569.6 4291.83 17126.5 17126.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1910 3.2e-05 4096 0.97 4056 762144 120.037 144.204 12404.3 4333.6 17002.3 17002.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1910 3.2e-05 4096 0.97 4056 762048 119.749 144.015 8016.12 4292.28 12572.3 12572.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1910 3.2e-05 4096 0.97 4056 762160 120.159 144.288 14370.1 4291.65 18926.3 18926.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1910 3.2e-05 4096 0.97 4056 762048 119.838 144.212 9054.5 4293.06 13611.8 13611.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1910 3.2e-05 4096 0.97 4056 762240 119.819 143.992 13801 4291.74 18356.7 18356.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1910 3.2e-05 4096 0.97 4056 762112 119.726 143.989 9048.05 4312.38 13624.3 13624.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1910 3.2e-05 4096 0.97 4056 762048 120.185 144.327 15226.7 4296.08 19787.5 19787.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1910 3.2e-05 4096 0.97 4056 762048 119.863 144.198 10628.6 4291.92 15184.7 15184.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1910 3.2e-05 4096 0.97 4056 762080 119.837 144.201 14505.1 4312.78 19082.1 19082.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1910 3.2e-05 4096 0.97 4056 761600 119.59 144.02 10304.8 4322.67 14891.3 14891.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1910 3.2e-05 4096 0.97 4056 762048 119.635 144.04 18347.2 4305.27 22916.3 22916.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1910 3.2e-05 4096 0.97 4056 761856 119.859 144.072 11909 4294.46 16467.5 16467.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1910 3.2e-05 4096 0.97 4056 762000 120.408 144.425 18195.7 4314.65 22775.3 22775.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1910 3.2e-05 4096 0.97 4056 761600 120.288 144.368 12283.9 4296.16 16844.9 16845.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1910 3.2e-05 4096 0.97 4056 762048 119.828 144.18 17833.2 4316.19 22413.6 22413.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1910 3.2e-05 4096 0.97 4056 761600 119.744 144.087 11720.9 4298.34 16283.2 16283.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1910 3.2e-05 4096 0.97 4056 762000 120.142 144.349 17189.3 4298.79 21752.8 21753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1910 3.2e-05 4096 0.97 4056 761760 119.931 144.242 11066.7 4313.09 15644.2 15644.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1910 3.2e-05 4096 0.97 4056 762112 119.787 144.001 16429.8 4296.54 20990.3 20990.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1910 3.2e-05 4096 0.97 4056 761856 119.706 143.991 11193.4 4292.9 15750.1 15750.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1910 3.2e-05 4096 0.97 4075 762048 119.802 144.032 13574.8 4312.46 18151.2 18151.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1910 3.2e-05 4096 0.97 4075 762080 120.42 144.376 12156.2 4316.47 16737.6 16737.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1910 3.2e-05 4096 0.97 4075 761920 120.018 144.209 7844.63 4316.43 12425.5 12425.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1910 3.2e-05 4096 0.97 4075 762048 120.019 144.165 12971.9 4293.64 17529.9 17530
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1910 3.2e-05 4096 0.97 4075 761856 119.672 144.025 8403.22 4316.23 12983.3 12983.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1910 3.2e-05 4096 0.97 4075 761936 120.226 144.362 13897.4 4297.01 18459.2 18459.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1910 3.2e-05 4096 0.97 4075 761824 119.968 144.226 8756.69 4313.52 13334.6 13334.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1910 3.2e-05 4096 0.97 4075 761984 119.912 144.051 14321.6 4293.93 18879.7 18879.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1910 3.2e-05 4096 0.97 4075 761856 119.777 144.039 9421.21 4313.74 13998.9 13999.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1910 3.2e-05 4096 0.97 4075 761904 120.23 144.333 15349.5 4312.18 19926.4 19926.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1910 3.2e-05 4096 0.97 4075 761760 120.017 144.238 10958.4 4309.73 15532.5 15532.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1910 3.2e-05 4096 0.97 4075 761920 119.909 144.192 14843.6 4297.16 19405 19405.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1910 3.2e-05 4096 0.97 4075 761600 119.62 144.035 10377.2 4293.35 14934.3 14934.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1910 3.2e-05 4096 0.97 4075 761856 119.648 144.038 18016.6 4292.3 22572.7 22572.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1910 3.2e-05 4096 0.97 4075 761856 119.837 144.042 12130.2 4295.09 16689.4 16689.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1910 3.2e-05 4096 0.97 4075 761800 120.47 144.46 18142.5 4293.96 22701.6 22701.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1910 3.2e-05 4096 0.97 4075 761600 120.216 144.366 12133 4296.06 16693.8 16694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1910 3.2e-05 4096 0.97 4075 761824 120.021 144.249 17460.6 4297.63 22022.7 22022.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1910 3.2e-05 4096 0.97 4075 761600 119.701 144.052 11413.3 4306.26 15983.4 15983.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1910 3.2e-05 4096 0.97 4075 761760 120.205 144.363 16883 4297.23 21445 21445.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1910 3.2e-05 4096 0.97 4075 761760 119.915 144.246 11274 4309.66 15848 15848.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1910 3.2e-05 4096 0.97 4075 761856 119.865 144.075 16211.7 4297.84 20773.7 20773.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1910 3.2e-05 4096 0.97 4075 761344 119.808 144.072 11589.2 4317.94 16171.2 16171.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1910 3.2e-05 4096 0.97 4064 762176 119.9 144.015 11789.8 4315.15 16369 16369.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1910 3.2e-05 4096 0.97 4064 762112 119.924 143.997 7591.79 4316.34 12172.2 12172.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1910 3.2e-05 4096 0.97 4064 762240 120.294 144.335 12090.4 4292.47 16647.7 16647.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1910 3.2e-05 4096 0.97 4064 762080 119.914 144.186 7793.54 4314.02 12371.8 12372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1910 3.2e-05 4096 0.97 4064 762144 119.901 144.186 13081.4 4312.32 17657.9 17658.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1910 3.2e-05 4096 0.97 4064 762048 119.564 143.995 8325.42 4301.22 12890.4 12890.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1910 3.2e-05 4096 0.97 4064 762048 120.198 144.331 12793 4296.4 17354.1 17354.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1910 3.2e-05 4096 0.97 4064 762048 119.873 144.23 8218.48 4312.31 12795 12795.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1910 3.2e-05 4096 0.97 4064 761712 120.177 144.319 6758.78 4292.38 11315.8 11316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1910 3.2e-05 4096 0.97 4064 762112 119.847 144.038 12910.7 4292.48 17467.2 17467.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1910 3.2e-05 4096 0.97 4064 761856 119.86 144.039 8694.66 4313.69 13272.4 13272.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1910 3.2e-05 4096 0.97 4064 761856 119.798 144.049 7125.73 4297.52 11687.3 11687.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1910 3.2e-05 4096 0.97 4064 762048 120.224 144.328 18383.7 4292.02 22940.5 22940.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1910 3.2e-05 4096 0.97 4064 762048 119.894 144.185 11920.3 4292.84 16477.4 16477.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1910 3.2e-05 4096 0.97 4064 761616 120.209 144.328 9753.71 4314.17 14332.6 14332.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1910 3.2e-05 4096 0.97 4064 762080 119.763 144.192 17298 4295.93 21858.1 21858.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1910 3.2e-05 4096 0.97 4064 761600 119.539 143.987 11629.9 4296.95 16190.5 16190.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1910 3.2e-05 4096 0.97 4064 761760 119.876 144.253 9818.03 4314.51 14396.8 14397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1910 3.2e-05 4096 0.97 4064 762048 119.628 143.979 16302.1 4311.09 20876.9 20877.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1910 3.2e-05 4096 0.97 4064 761856 119.87 144.074 10612.3 4313.82 15190.3 15190.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1910 3.2e-05 4096 0.97 4064 761472 119.648 143.99 9176.66 4291.44 13731.9 13732.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1910 3.2e-05 4096 0.97 4064 762000 120.441 144.422 16096.9 4294.74 20656.7 20656.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1910 3.2e-05 4096 0.97 4064 761600 120.299 144.38 11355.1 4315.47 15935.5 15935.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1910 3.2e-05 4096 0.97 4064 761400 120.542 144.502 9353.41 4310.1 13928.7 13928.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1910 3.2e-05 4096 0.97 4064 762048 119.829 144.181 15767.4 4293.21 20324.8 20324.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1910 3.2e-05 4096 0.97 4064 761600 119.69 144.063 11000.4 4293.57 15557.9 15558.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1910 3.2e-05 4096 0.97 4064 761376 119.907 144.306 9005.2 4300.66 13570.2 13570.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1910 3.2e-05 4096 0.97 4064 762000 120.163 144.366 15561.7 4291.7 20118.1 20118.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1910 3.2e-05 4096 0.97 4064 761760 119.902 144.225 10958 4316.84 15539.1 15539.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1910 3.2e-05 4096 0.97 4064 761040 120.259 144.409 9208.73 4293.54 13767.1 13767.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1910 3.2e-05 4096 0.97 4064 761856 119.864 144.044 15426.3 4294.44 19984.8 19984.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1910 3.2e-05 4096 0.97 4064 761344 119.759 144.066 10457.7 4318.35 15040 15040.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1910 3.2e-05 4096 0.97 4064 761088 119.976 144.026 9597.39 4296.2 14157.8 14157.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1910 3.2e-05 4096 0.97 4080 762048 119.792 144.016 12073 4293.02 16630 16630.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1910 3.2e-05 4096 0.97 4080 761984 119.94 144.036 7772.02 4310.48 12346.6 12346.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1910 3.2e-05 4096 0.97 4080 762000 120.349 144.377 13819.1 4294.19 18378.1 18378.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1910 3.2e-05 4096 0.97 4080 761920 119.89 144.217 8723.49 4315.97 13303.7 13303.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1910 3.2e-05 4096 0.97 4080 761760 120.217 144.357 7105 4292.98 11662.7 11662.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1910 3.2e-05 4096 0.97 4080 761952 119.993 144.2 12648.1 4294.03 17206.5 17206.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1910 3.2e-05 4096 0.97 4080 761856 119.645 144.028 8228.23 4312.8 12804.9 12805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1910 3.2e-05 4096 0.97 4080 761760 120.017 144.229 6773.41 4299.09 11336.9 11337.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1910 3.2e-05 4096 0.97 4080 761936 120.198 144.341 17941.7 4296.02 22502.4 22502.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1910 3.2e-05 4096 0.97 4080 761824 119.918 144.239 11288.8 4298.42 15851.6 15851.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1910 3.2e-05 4096 0.97 4080 761712 120.148 144.346 9205.51 4315.67 13785.8 13786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1910 3.2e-05 4096 0.97 4080 761984 119.807 144.054 16669.4 4297.1 21230.6 21230.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1910 3.2e-05 4096 0.97 4080 761856 119.742 144.022 10573.7 4317.37 15155 15155.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1910 3.2e-05 4096 0.97 4080 761856 119.803 144.046 8612.32 4317.19 13193.5 13193.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1910 3.2e-05 4096 0.97 4080 761904 120.18 144.361 17148.6 4293.1 21706.4 21706.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1910 3.2e-05 4096 0.97 4080 761760 120.065 144.25 11101.6 4314.52 15680.6 15680.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1910 3.2e-05 4096 0.97 4080 761184 120.278 144.389 9814.34 4296.7 14375.9 14376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1910 3.2e-05 4096 0.97 4080 760896 119.744 144.04 8781.7 4294.59 13340.3 13340.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1910 3.2e-05 4096 0.97 4080 761920 119.916 144.204 16072.1 4298.62 20635 20635.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1910 3.2e-05 4096 0.97 4080 761600 119.532 144.046 11028.2 4315.95 15607.9 15608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1910 3.2e-05 4096 0.97 4080 761760 119.933 144.248 9216.74 4298.23 13779.3 13779.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1910 3.2e-05 4096 0.97 4080 761600 119.913 144.068 9251.36 4298.57 13814.1 13814.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1910 3.2e-05 4096 0.97 4080 761856 119.667 144.039 15378.1 4316.34 19958.3 19958.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1910 3.2e-05 4096 0.97 4080 761856 119.788 144.032 10825.7 4298.67 15388.4 15388.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1910 3.2e-05 4096 0.97 4080 760896 119.742 144.051 8904.84 4314.36 13483.2 13483.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1910 3.2e-05 4096 0.97 4080 761088 119.964 144.041 8318.36 4295.08 12877.6 12877.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1910 3.2e-05 4096 0.97 4080 761800 120.462 144.475 15770.7 4315.55 20351.4 20351.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1910 3.2e-05 4096 0.97 4080 761600 120.292 144.366 10701.9 4316.16 15282.8 15283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1910 3.2e-05 4096 0.97 4080 761400 120.551 144.512 9616.89 4292.74 14174.9 14175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1910 3.2e-05 4096 0.97 4080 761600 120.009 144.272 8517.55 4299.2 13081.2 13081.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1910 3.2e-05 4096 0.97 4080 762112 119.68 144.008 12994 4295.79 17553.7 17553.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1910 3.2e-05 4096 0.97 4080 762112 119.789 144.038 8287.09 4316.55 12867.6 12867.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1910 3.2e-05 4096 0.97 4080 761856 119.553 144.009 6852.38 4296.73 11412.8 11413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1910 3.2e-05 4096 0.97 4080 762160 120.338 144.356 12578.5 4296.8 17140.2 17140.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1910 3.2e-05 4096 0.97 4080 762080 119.849 144.203 8196.07 4311.82 12772.1 12772.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1910 3.2e-05 4096 0.97 4080 761760 120.177 144.345 6698.83 4293.3 11256.8 11257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1910 3.2e-05 4096 0.97 4080 762048 119.843 144.212 17381.5 4296.95 21942.7 21942.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1910 3.2e-05 4096 0.97 4080 761856 119.619 144.014 10949.1 4294.14 15507.1 15507.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1910 3.2e-05 4096 0.97 4080 761760 120.016 144.236 8861.79 4313.58 13439.8 13439.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1910 3.2e-05 4096 0.97 4080 761856 119.809 144.062 7476.89 4298.63 12039.6 12039.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1910 3.2e-05 4096 0.97 4080 762048 120.182 144.32 16063.8 4292.26 20620.8 20620.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1910 3.2e-05 4096 0.97 4080 762048 119.787 144.21 10173.9 4296.62 14734.7 14734.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1910 3.2e-05 4096 0.97 4080 761712 120.19 144.328 8361.78 4293.6 12920.1 12920.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1910 3.2e-05 4096 0.97 4080 761600 119.684 144.048 7547.4 4294.36 12105.7 12105.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1910 3.2e-05 4096 0.97 4080 762112 119.763 144.023 15532.9 4296.04 20092.9 20093.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1910 3.2e-05 4096 0.97 4080 761856 119.821 144.053 10035.1 4316.55 14615.7 14615.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1910 3.2e-05 4096 0.97 4080 761856 119.81 144.106 8366.23 4295.09 12925.4 12925.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1910 3.2e-05 4096 0.97 4080 761344 119.812 144.029 7368.48 4295.23 11927.7 11927.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1910 3.2e-05 4096 0.97 4080 761904 120.127 144.363 15482.3 4316.3 20063.3 20063.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1910 3.2e-05 4096 0.97 4080 761760 119.999 144.271 10661.5 4313.62 15239.5 15239.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1910 3.2e-05 4096 0.97 4080 761184 120.31 144.379 9042.89 4316.98 13624.7 13624.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1910 3.2e-05 4096 0.97 4080 760896 119.692 144.06 9047.1 4298.24 13609.3 13609.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1910 3.2e-05 4096 0.97 4080 762080 119.855 144.224 15351.2 4293.39 19908.8 19909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1910 3.2e-05 4096 0.97 4080 761600 119.559 144.015 10873.1 4312.01 15448.8 15449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1910 3.2e-05 4096 0.97 4080 761760 119.942 144.223 8975.65 4325.47 13565.5 13565.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1910 3.2e-05 4096 0.97 4080 761600 119.876 144.064 8311.37 4298.1 12873.6 12873.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1910 3.2e-05 4096 0.97 4100 761856 119.808 144.072 13717.2 4294.16 18275.4 18275.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1910 3.2e-05 4096 0.97 4100 761856 119.996 144.06 8709.1 4317.61 13290.9 13291.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1910 3.2e-05 4096 0.97 4100 761664 119.732 144.044 7133.93 4314.48 11712.3 11712.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1910 3.2e-05 4096 0.97 4100 761840 120.388 144.408 12731.3 4294.55 17290.8 17290.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1910 3.2e-05 4096 0.97 4100 761760 120.091 144.252 8173.42 4316.81 12754.7 12754.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1910 3.2e-05 4096 0.97 4100 761520 120.265 144.381 6796.34 4297.74 11358.9 11359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1910 3.2e-05 4096 0.97 4100 761280 119.634 144.044 5872.81 4298.65 10435.3 10435.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1910 3.2e-05 4096 0.97 4100 761856 119.933 144.245 17268.3 4313.89 21846.6 21846.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1910 3.2e-05 4096 0.97 4100 761664 119.762 144.062 10722.5 4316.84 15303.3 15303.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1910 3.2e-05 4096 0.97 4100 761760 119.911 144.274 8776.92 4295.35 13336.6 13336.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1910 3.2e-05 4096 0.97 4100 761472 119.792 144.116 7480.48 4319.79 12064.3 12064.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1910 3.2e-05 4096 0.97 4100 761712 120.306 144.411 15879.4 4293.4 20437.7 20437.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1910 3.2e-05 4096 0.97 4100 761600 119.996 144.256 10076.6 4295.82 14636.8 14637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1910 3.2e-05 4096 0.97 4100 761376 120.36 144.411 8268.93 4312.89 12846.8 12846.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1910 3.2e-05 4096 0.97 4100 761152 119.638 144.068 7445.63 4296.67 12006.2 12006.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1910 3.2e-05 4096 0.97 4100 761856 119.956 144.063 15625.1 4297.67 20187 20187.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1910 3.2e-05 4096 0.97 4100 761600 119.862 144.08 10132.7 4317.22 14714 14714.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1910 3.2e-05 4096 0.97 4100 761472 119.746 144.099 8563.97 4300.6 13128.6 13128.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1910 3.2e-05 4096 0.97 4100 761344 119.769 144.017 7616.93 4298.9 12179.8 12179.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1910 3.2e-05 4096 0.97 4100 761760 120.406 144.418 16228.4 4294.42 20787.8 20787.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1910 3.2e-05 4096 0.97 4100 761760 119.947 144.241 11511.9 4294.46 16070.7 16070.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1910 3.2e-05 4096 0.97 4100 761184 120.092 144.287 9490.76 4312.96 14068.3 14068.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1910 3.2e-05 4096 0.97 4100 760896 119.723 144.072 8917.52 4294.42 13475.9 13476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1910 3.2e-05 4096 0.97 4100 761040 120.224 144.363 8179.55 4317.32 12761.6 12761.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1910 3.2e-05 4096 0.97 4100 761760 120.065 144.272 15666.4 4297.96 20228.9 20229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1910 3.2e-05 4096 0.97 4100 761280 119.612 144.05 10712.2 4354.83 15330.8 15331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1910 3.2e-05 4096 0.97 4100 761280 120.019 144.337 9268.43 4306.04 13839 13839.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1910 3.2e-05 4096 0.97 4100 760960 119.907 144.15 8419.49 4320.62 13004.3 13004.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1910 3.2e-05 4096 0.97 4100 760800 120.171 144.401 8131.97 4304.09 12700.8 12701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1910 3.2e-05 4096 0.97 4080 762048 119.704 144.024 12542 4297.12 17103 17103.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1910 3.2e-05 4096 0.97 4080 761984 119.79 144.028 8175.74 4317.25 12757 12757.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1910 3.2e-05 4096 0.97 4080 761856 119.633 144.037 6616.81 4297.51 11178.2 11178.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1910 3.2e-05 4096 0.97 4080 761856 119.806 144.071 5751.84 4294.55 10310.4 10310.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1910 3.2e-05 4096 0.97 4080 762000 120.19 144.407 17166.1 4312.92 21743.8 21743.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1910 3.2e-05 4096 0.97 4080 761920 119.897 144.22 10657.3 4296.5 15218.1 15218.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1910 3.2e-05 4096 0.97 4080 761760 120.159 144.343 8724.97 4319.6 13309.2 13309.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1910 3.2e-05 4096 0.97 4080 761600 119.58 144.032 7381.17 4296.95 11941.9 11942.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1910 3.2e-05 4096 0.97 4080 761952 119.89 144.237 15778.1 4292.48 20334.9 20335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1910 3.2e-05 4096 0.97 4080 761856 119.634 144.022 9895.14 4315.82 14474.8 14474.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1910 3.2e-05 4096 0.97 4080 761760 120.005 144.244 8140.49 4294.12 12699 12699.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1910 3.2e-05 4096 0.97 4080 761856 119.776 144.054 7340.64 4298.59 11903.2 11903.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1910 3.2e-05 4096 0.97 4080 761760 119.922 144.236 6364.45 4294.93 10923.7 10923.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1910 3.2e-05 4096 0.97 4080 761936 120.199 144.336 15070.5 4296.45 19631.6 19631.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1910 3.2e-05 4096 0.97 4080 761824 119.974 144.263 9532.78 4317.07 14114.3 14114.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1910 3.2e-05 4096 0.97 4080 761712 120.193 144.328 8049.39 4315.58 12629.7 12629.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1910 3.2e-05 4096 0.97 4080 761600 119.653 144.082 7055.39 4294.86 11614.2 11614.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1910 3.2e-05 4096 0.97 4080 761040 120.27 144.419 6230.76 4299.51 10795.1 10795.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1910 3.2e-05 4096 0.97 4080 761984 119.844 144.04 14237.9 4313.97 18816 18816.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1910 3.2e-05 4096 0.97 4080 761856 119.81 144.017 9684.51 4313.63 14262.1 14262.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1910 3.2e-05 4096 0.97 4080 761856 119.808 144.063 8021.6 4294.45 12580.1 12580.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1910 3.2e-05 4096 0.97 4080 761344 119.781 144.057 7353.17 4308.02 11925.2 11925.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1910 3.2e-05 4096 0.97 4080 761600 119.914 144.083 6724.15 4295.28 11283.6 11283.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1910 3.2e-05 4096 0.97 4096 761920 119.798 144.04 12384 4317.12 16965.2 16965.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1910 3.2e-05 4096 0.97 4096 761856 119.951 144.072 7936.97 4316.5 12517.7 12517.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1910 3.2e-05 4096 0.97 4096 761664 119.74 144.037 6545.2 4298.24 11107.4 11107.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1910 3.2e-05 4096 0.97 4096 761600 119.802 144.062 5670.53 4312.3 10246.9 10247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1910 3.2e-05 4096 0.97 4096 761920 120.261 144.374 16606.4 4298.28 21169.4 21169.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1910 3.2e-05 4096 0.97 4096 761760 119.933 144.212 10070.2 4317.74 14652.2 14652.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1910 3.2e-05 4096 0.97 4096 761520 120.336 144.402 8352.96 4314.71 12932.6 12932.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1910 3.2e-05 4096 0.97 4096 761280 119.647 144.056 7167.1 4298.52 11729.5 11729.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1910 3.2e-05 4096 0.97 4096 761200 120.185 144.372 6558.69 4295.58 11119 11119.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1910 3.2e-05 4096 0.97 4096 761856 119.905 144.245 15301.8 4297.04 19863.2 19863.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1910 3.2e-05 4096 0.97 4096 761664 119.723 144.035 9581.66 4317.75 14163.3 14163.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1910 3.2e-05 4096 0.97 4096 761760 119.983 144.241 7876.06 4294.33 12434.8 12435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1910 3.2e-05 4096 0.97 4096 761472 119.693 144.071 6961.02 4299.72 11524.7 11524.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1910 3.2e-05 4096 0.97 4096 761280 119.879 144.286 6152.85 4306.52 10723.7 10723.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1910 3.2e-05 4096 0.97 4096 761824 120.273 144.361 14349 4297.58 18911.4 18911.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1910 3.2e-05 4096 0.97 4096 761824 119.981 144.222 9142.9 4294.88 13702.2 13702.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1910 3.2e-05 4096 0.97 4096 761376 120.294 144.375 7725.08 4294.85 12284.8 12284.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1910 3.2e-05 4096 0.97 4096 761600 119.677 144.065 6783.68 4297.8 11345.4 11345.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1910 3.2e-05 4096 0.97 4096 761040 120.235 144.412 6024.32 4314.58 10603.7 10603.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1910 3.2e-05 4096 0.97 4096 761856 119.908 144.083 14163.3 4294.3 18721.7 18721.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1910 3.2e-05 4096 0.97 4096 761600 119.814 144.083 9477.31 4315.04 14056.4 14056.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1910 3.2e-05 4096 0.97 4096 761472 119.722 144.11 7847.53 4296.54 12408.1 12408.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1910 3.2e-05 4096 0.97 4096 761344 119.773 144.062 7182.07 4295.97 11742 11742.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1910 3.2e-05 4096 0.97 4096 760960 119.851 144.115 6613.96 4300.79 11178.9 11179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1910 3.2e-05 4096 0.97 4096 760320 119.952 144.113 6232.09 4300.84 10797.2 10797.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1910 3.2e-05 4096 0.97 4096 761696 120.029 144.274 12394.4 4295.73 16954.6 16954.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1910 3.2e-05 4096 0.97 4096 761664 119.768 144.082 13853.8 4314.33 18432.1 18432.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1910 3.2e-05 4096 0.97 4096 761600 119.816 144.116 8934.62 4319.17 13517.9 13518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1910 3.2e-05 4096 0.97 4096 761472 119.6 144.074 7309.05 4296.23 11869.1 11869.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1910 3.2e-05 4096 0.97 4096 761344 119.745 144.082 6526.7 4300.6 11091.3 11091.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1910 3.2e-05 4096 0.97 4096 761280 119.664 144.049 5976.64 4316.69 10557.2 10557.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1910 3.2e-05 4096 0.97 4096 761472 119.707 144.065 5527.29 4296.76 10088 10088.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1910 3.2e-05 4096 0.97 4096 761152 119.62 144.082 5187.95 4319.03 9770.85 9771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1910 3.2e-05 4096 0.97 4096 760832 119.75 144.118 4929.5 4296.86 9490.41 9490.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1910 3.2e-05 4096 0.97 4080 761600 119.679 144.074 4755.21 4317.56 9336.68 9336.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1910 3.2e-05 4096 0.97 4096 761600 119.743 144.074 4688.2 4316.98 9269.15 9269.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1910 3.2e-05 4096 0.97 4100 761040 120.263 144.425 4821.17 4315.61 9401.62 9401.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1910 3.2e-05 4096 0.97 4080 761600 120.344 144.359 4750.1 4312.57 9327.53 9327.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1910 3.2e-05 4096 0.97 4064 761856 119.849 144.039 5475.58 4316.83 10056.5 10056.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1910 3.2e-05 4096 0.97 4064 761280 119.67 144.002 8226.1 4297.79 12787.7 12787.9
