// Seed: 1918753672
module module_0 (
    output uwire   id_0,
    input  supply0 id_1
);
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    input wor id_2,
    output uwire id_3,
    input tri id_4,
    input wand id_5,
    input wire id_6,
    input uwire id_7,
    output tri0 id_8,
    input uwire id_9,
    input uwire id_10,
    input wire id_11,
    output wand id_12,
    inout supply1 id_13
    , id_36,
    input supply1 id_14,
    output supply1 id_15,
    output wand id_16,
    input tri0 id_17,
    input uwire id_18,
    input wand id_19,
    output supply1 id_20,
    output supply1 id_21,
    input tri id_22,
    output uwire id_23,
    output tri0 id_24,
    output wire id_25,
    output logic id_26,
    input tri1 id_27,
    output uwire id_28
    , id_37,
    input tri1 id_29,
    input supply0 id_30,
    input wire id_31,
    output wor id_32,
    output tri0 id_33
    , id_38,
    input wand id_34
);
  always @(posedge -1 or posedge -1) begin : LABEL_0
    wait (id_31);
    id_26 <= id_27;
  end
  always disable id_39;
  module_0 modCall_1 (
      id_25,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
