Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/ise/ise_projects/BCDtoDec/seg_tb_isim_beh.exe -prj /home/ise/ise_projects/BCDtoDec/seg_tb_beh.prj work.seg_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/ise_projects/BCDtoDec/seg7_display.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/BCDtoDec/seg.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/BCDtoDec/seg_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95044 KB
Fuse CPU Usage: 1590 ms
Compiling module seg7_display
Compiling module seg
Compiling module seg_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable /home/ise/ise_projects/BCDtoDec/seg_tb_isim_beh.exe
Fuse Memory Usage: 98464 KB
Fuse CPU Usage: 1660 ms
GCC CPU Usage: 800 ms
