01:54:14 DEBUG : Logs will be stored at 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/IDE.log'.
01:54:18 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\temp_xsdb_launch_script.tcl
01:54:18 INFO  : Registering command handlers for Vitis TCF services
01:54:19 INFO  : Platform repository initialization has completed.
01:54:20 INFO  : XSCT server has started successfully.
01:54:20 INFO  : plnx-install-location is set to ''
01:54:20 INFO  : Successfully done setting XSCT server connection channel  
01:54:20 INFO  : Successfully done query RDI_DATADIR 
01:54:20 INFO  : Successfully done setting workspace for the tool. 
01:55:08 INFO  : Result from executing command 'getProjects': ZYNQ_CORE_wrapper
01:55:08 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
01:55:09 WARN  : An unexpected exception occurred in the module 'platform project logging'
01:55:12 INFO  : Platform 'ZYNQ_CORE_wrapper' is added to custom repositories.
01:55:28 INFO  : Platform 'ZYNQ_CORE_wrapper' is added to custom repositories.
02:00:20 INFO  : Result from executing command 'getProjects': ZYNQ_CORE_wrapper
02:00:20 INFO  : Result from executing command 'getPlatforms': ZYNQ_CORE_wrapper|D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/ZYNQ_CORE_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
02:00:21 INFO  : Checking for BSP changes to sync application flags for project 'PS_TIMER'...
02:00:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:00:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

02:00:57 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
02:01:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:01:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

02:01:38 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
02:02:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:02:26 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
02:02:26 INFO  : 'jtag frequency' command is executed.
02:02:26 INFO  : Context for 'APU' is selected.
02:02:26 INFO  : System reset is completed.
02:02:29 INFO  : 'after 3000' command is executed.
02:02:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
02:02:32 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
02:02:32 INFO  : Context for 'APU' is selected.
02:02:32 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
02:02:32 INFO  : 'configparams force-mem-access 1' command is executed.
02:02:32 INFO  : Context for 'APU' is selected.
02:02:32 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl' is done.
02:02:32 INFO  : 'ps7_init' command is executed.
02:02:32 INFO  : 'ps7_post_config' command is executed.
02:02:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:02:32 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:02:33 INFO  : 'configparams force-mem-access 0' command is executed.
02:02:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf
configparams force-mem-access 0
----------------End of Script----------------

02:02:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:02:33 INFO  : 'con' command is executed.
02:02:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:02:33 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\PS_TIMER_system\_ide\scripts\systemdebugger_ps_timer_system_standalone.tcl'
02:10:08 INFO  : Disconnected from the channel tcfchan#3.
02:10:26 DEBUG : Logs will be stored at 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/IDE.log'.
02:10:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\temp_xsdb_launch_script.tcl
02:10:28 INFO  : XSCT server has started successfully.
02:10:28 INFO  : plnx-install-location is set to ''
02:10:28 INFO  : Successfully done setting XSCT server connection channel  
02:10:28 INFO  : Successfully done query RDI_DATADIR 
02:10:28 INFO  : Successfully done setting workspace for the tool. 
02:10:46 INFO  : Registering command handlers for Vitis TCF services
02:10:47 INFO  : Platform repository initialization has completed.
02:10:55 INFO  : Result from executing command 'getProjects': ZYNQ_CORE_wrapper
02:10:55 INFO  : Result from executing command 'getPlatforms': ZYNQ_CORE_wrapper|D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/ZYNQ_CORE_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
02:10:56 INFO  : Checking for BSP changes to sync application flags for project 'PS_TIMER'...
02:10:57 INFO  : Updating application flags with new BSP settings...
02:10:57 INFO  : Successfully updated application flags for project PS_TIMER.
02:12:36 INFO  : Checking for BSP changes to sync application flags for project 'FSBL'...
02:12:50 INFO  : Generated template bif file for PS_TIMER_system
02:13:15 INFO  : Invoking Bootgen: bootgen -image PS_TIMER_system.bif -arch zynq -o D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER_system/_ide/bootimage/BOOT.bin
02:13:17 INFO  : Bootgen command execution is done.
02:16:30 INFO  : Invoking Bootgen: bootgen -image PS_TIMER_system.bif -arch zynq -o D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER_system/_ide/bootimage/BOOT.bin -w on
02:16:30 INFO  : Overwriting existing bif file D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER_system/_ide/bootimage/PS_TIMER_system.bif
02:16:32 INFO  : Bootgen command execution is done.
02:19:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:19:03 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
02:19:03 INFO  : 'jtag frequency' command is executed.
02:19:04 INFO  : Context for 'APU' is selected.
02:19:04 INFO  : System reset is completed.
02:19:07 INFO  : 'after 3000' command is executed.
02:19:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
02:19:10 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
02:19:10 INFO  : Context for 'APU' is selected.
02:19:10 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
02:19:10 INFO  : 'configparams force-mem-access 1' command is executed.
02:19:10 INFO  : Context for 'APU' is selected.
02:19:10 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl' is done.
02:19:10 INFO  : 'ps7_init' command is executed.
02:19:10 INFO  : 'ps7_post_config' command is executed.
02:19:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:19:11 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:19:11 INFO  : 'configparams force-mem-access 0' command is executed.
02:19:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf
configparams force-mem-access 0
----------------End of Script----------------

02:19:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:19:11 INFO  : 'con' command is executed.
02:19:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:19:11 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\PS_TIMER_system\_ide\scripts\systemdebugger_ps_timer_system_standalone.tcl'
02:21:49 INFO  : Checking for BSP changes to sync application flags for project 'PS_TIMER'...
02:23:24 INFO  : Disconnected from the channel tcfchan#4.
02:23:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:23:24 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
02:23:24 INFO  : 'jtag frequency' command is executed.
02:23:24 INFO  : Context for 'APU' is selected.
02:23:24 INFO  : System reset is completed.
02:23:27 INFO  : 'after 3000' command is executed.
02:23:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
02:23:29 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
02:23:30 INFO  : Context for 'APU' is selected.
02:23:30 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
02:23:30 INFO  : 'configparams force-mem-access 1' command is executed.
02:23:30 INFO  : Context for 'APU' is selected.
02:23:30 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl' is done.
02:23:30 INFO  : 'ps7_init' command is executed.
02:23:30 INFO  : 'ps7_post_config' command is executed.
02:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:30 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:23:30 INFO  : 'configparams force-mem-access 0' command is executed.
02:23:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf
configparams force-mem-access 0
----------------End of Script----------------

02:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:30 INFO  : 'con' command is executed.
02:23:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:23:30 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\PS_TIMER_system\_ide\scripts\systemdebugger_ps_timer_system_standalone.tcl'
02:25:05 INFO  : Checking for BSP changes to sync application flags for project 'PS_TIMER'...
02:25:43 INFO  : Checking for BSP changes to sync application flags for project 'PS_TIMER'...
02:25:57 INFO  : Checking for BSP changes to sync application flags for project 'PS_TIMER'...
02:26:23 INFO  : Disconnected from the channel tcfchan#6.
02:26:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:26:23 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
02:26:23 INFO  : 'jtag frequency' command is executed.
02:26:23 INFO  : Context for 'APU' is selected.
02:26:23 INFO  : System reset is completed.
02:26:26 INFO  : 'after 3000' command is executed.
02:26:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
02:26:28 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
02:26:28 INFO  : Context for 'APU' is selected.
02:26:28 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
02:26:28 INFO  : 'configparams force-mem-access 1' command is executed.
02:26:28 INFO  : Context for 'APU' is selected.
02:26:28 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl' is done.
02:26:29 INFO  : 'ps7_init' command is executed.
02:26:29 INFO  : 'ps7_post_config' command is executed.
02:26:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:29 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:26:29 INFO  : 'configparams force-mem-access 0' command is executed.
02:26:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf
configparams force-mem-access 0
----------------End of Script----------------

02:26:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:29 INFO  : 'con' command is executed.
02:26:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:26:29 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\PS_TIMER_system\_ide\scripts\systemdebugger_ps_timer_system_standalone.tcl'
02:26:58 INFO  : Checking for BSP changes to sync application flags for project 'PS_TIMER'...
02:27:11 INFO  : Checking for BSP changes to sync application flags for project 'PS_TIMER'...
02:27:24 INFO  : Disconnected from the channel tcfchan#10.
02:27:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:27:24 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
02:27:24 INFO  : 'jtag frequency' command is executed.
02:27:24 INFO  : Context for 'APU' is selected.
02:27:24 INFO  : System reset is completed.
02:27:27 INFO  : 'after 3000' command is executed.
02:27:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
02:27:30 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
02:27:30 INFO  : Context for 'APU' is selected.
02:27:30 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
02:27:30 INFO  : 'configparams force-mem-access 1' command is executed.
02:27:30 INFO  : Context for 'APU' is selected.
02:27:30 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl' is done.
02:27:30 INFO  : 'ps7_init' command is executed.
02:27:30 INFO  : 'ps7_post_config' command is executed.
02:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:30 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:27:30 INFO  : 'configparams force-mem-access 0' command is executed.
02:27:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf
configparams force-mem-access 0
----------------End of Script----------------

02:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:30 INFO  : 'con' command is executed.
02:27:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:27:30 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\PS_TIMER_system\_ide\scripts\systemdebugger_ps_timer_system_standalone.tcl'
02:27:37 INFO  : Disconnected from the channel tcfchan#13.
02:29:05 DEBUG : Logs will be stored at 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/IDE.log'.
02:29:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\temp_xsdb_launch_script.tcl
02:29:08 INFO  : XSCT server has started successfully.
02:29:08 INFO  : Successfully done setting XSCT server connection channel  
02:29:08 INFO  : plnx-install-location is set to ''
02:29:08 INFO  : Successfully done setting workspace for the tool. 
02:29:09 INFO  : Platform repository initialization has completed.
02:30:20 INFO  : Successfully done query RDI_DATADIR 
02:30:20 INFO  : Registering command handlers for Vitis TCF services
02:30:32 INFO  : Checking for BSP changes to sync application flags for project 'PS_TIMER'...
02:30:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa is already opened

02:30:40 INFO  : Checking for BSP changes to sync application flags for project 'FSBL'...
02:30:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa is already opened

02:31:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:31:05 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
02:31:05 INFO  : 'jtag frequency' command is executed.
02:31:05 INFO  : Context for 'APU' is selected.
02:31:05 INFO  : System reset is completed.
02:31:08 INFO  : 'after 3000' command is executed.
02:31:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
02:31:11 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
02:31:11 INFO  : Context for 'APU' is selected.
02:31:11 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
02:31:11 INFO  : 'configparams force-mem-access 1' command is executed.
02:31:11 INFO  : Context for 'APU' is selected.
02:31:11 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl' is done.
02:31:11 INFO  : 'ps7_init' command is executed.
02:31:11 INFO  : 'ps7_post_config' command is executed.
02:31:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:31:11 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:31:11 INFO  : 'configparams force-mem-access 0' command is executed.
02:31:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf
configparams force-mem-access 0
----------------End of Script----------------

02:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:31:12 INFO  : 'con' command is executed.
02:31:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:31:12 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\PS_TIMER_system\_ide\scripts\systemdebugger_ps_timer_system_standalone.tcl'
02:58:16 INFO  : Hardware specification for platform project 'ZYNQ_CORE_wrapper' is updated.
02:58:36 INFO  : Result from executing command 'getProjects': ZYNQ_CORE_wrapper
02:58:36 INFO  : Result from executing command 'getPlatforms': ZYNQ_CORE_wrapper|D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/ZYNQ_CORE_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
02:58:37 INFO  : Checking for BSP changes to sync application flags for project 'PS_TIMER'...
02:58:41 INFO  : The hardware specification used by project 'PS_TIMER' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
02:58:41 INFO  : The file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\PS_TIMER\_ide\bitstream\ZYNQ_CORE_wrapper.bit' stored in project is removed.
02:58:41 INFO  : The updated bitstream files are copied from platform to folder 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\PS_TIMER\_ide\bitstream' in project 'PS_TIMER'.
02:58:41 INFO  : The file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\PS_TIMER\_ide\psinit\ps7_init.tcl' stored in project is removed.
02:58:44 INFO  : The updated ps init files are copied from platform to folder 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\PS_TIMER\_ide\psinit' in project 'PS_TIMER'.
02:58:50 INFO  : Disconnected from the channel tcfchan#3.
02:58:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:58:50 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
02:58:50 INFO  : 'jtag frequency' command is executed.
02:58:50 INFO  : Context for 'APU' is selected.
02:58:50 INFO  : System reset is completed.
02:58:53 INFO  : 'after 3000' command is executed.
02:58:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
02:58:56 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
02:58:56 INFO  : Context for 'APU' is selected.
02:58:56 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
02:58:56 INFO  : 'configparams force-mem-access 1' command is executed.
02:58:56 INFO  : Context for 'APU' is selected.
02:58:56 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl' is done.
02:58:56 INFO  : 'ps7_init' command is executed.
02:58:56 INFO  : 'ps7_post_config' command is executed.
02:58:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:58:56 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:58:56 INFO  : 'configparams force-mem-access 0' command is executed.
02:58:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf
configparams force-mem-access 0
----------------End of Script----------------

02:58:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:58:56 INFO  : 'con' command is executed.
02:58:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:58:56 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\PS_TIMER_system\_ide\scripts\systemdebugger_ps_timer_system_standalone.tcl'
02:59:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:59:35 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
02:59:35 INFO  : 'jtag frequency' command is executed.
02:59:35 INFO  : Context for 'APU' is selected.
02:59:35 INFO  : System reset is completed.
02:59:38 INFO  : 'after 3000' command is executed.
02:59:38 INFO  : Disconnected from the channel tcfchan#6.
02:59:38 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: Invalid target. Use "connect" command to connect to hw_server/TCF agent
02:59:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

02:59:38 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
02:59:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:59:53 INFO  : Checking for BSP changes to sync application flags for project 'FSBL'...
02:59:54 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
02:59:54 INFO  : 'jtag frequency' command is executed.
02:59:54 INFO  : Context for 'APU' is selected.
02:59:54 INFO  : System reset is completed.
02:59:57 INFO  : 'after 3000' command is executed.
02:59:57 INFO  : The hardware specification used by project 'FSBL' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
02:59:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
02:59:57 INFO  : The file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\FSBL\_ide\bitstream\ZYNQ_CORE_wrapper.bit' stored in project is removed.
03:00:00 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
03:00:00 INFO  : The updated bitstream files are copied from platform to folder 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\FSBL\_ide\bitstream' in project 'FSBL'.
03:00:00 INFO  : The file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\FSBL\_ide\psinit\ps7_init.tcl' stored in project is removed.
03:00:00 INFO  : Context for 'APU' is selected.
03:00:04 INFO  : The updated ps init files are copied from platform to folder 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\FSBL\_ide\psinit' in project 'FSBL'.
03:00:04 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
03:00:04 INFO  : 'configparams force-mem-access 1' command is executed.
03:00:04 INFO  : Context for 'APU' is selected.
03:00:04 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl' is done.
03:00:04 INFO  : 'ps7_init' command is executed.
03:00:04 INFO  : 'ps7_post_config' command is executed.
03:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:04 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:00:04 INFO  : 'configparams force-mem-access 0' command is executed.
03:00:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf
configparams force-mem-access 0
----------------End of Script----------------

03:00:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:05 INFO  : 'con' command is executed.
03:00:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:00:05 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\PS_TIMER_system\_ide\scripts\systemdebugger_ps_timer_system_standalone.tcl'
03:00:23 INFO  : Checking for BSP changes to sync application flags for project 'PS_TIMER'...
03:01:24 INFO  : Disconnected from the channel tcfchan#7.
03:01:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:01:24 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
03:01:24 INFO  : 'jtag frequency' command is executed.
03:01:24 INFO  : Context for 'APU' is selected.
03:01:24 INFO  : System reset is completed.
03:01:27 INFO  : 'after 3000' command is executed.
03:01:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
03:01:30 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
03:01:30 INFO  : Context for 'APU' is selected.
03:01:30 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
03:01:30 INFO  : 'configparams force-mem-access 1' command is executed.
03:01:30 INFO  : Context for 'APU' is selected.
03:01:30 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl' is done.
03:01:30 INFO  : 'ps7_init' command is executed.
03:01:30 INFO  : 'ps7_post_config' command is executed.
03:01:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:30 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:01:30 INFO  : 'configparams force-mem-access 0' command is executed.
03:01:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf
configparams force-mem-access 0
----------------End of Script----------------

03:01:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:30 INFO  : 'con' command is executed.
03:01:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:01:30 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\PS_TIMER_system\_ide\scripts\systemdebugger_ps_timer_system_standalone.tcl'
03:14:44 INFO  : Disconnected from the channel tcfchan#10.
03:14:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:14:44 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
03:14:44 INFO  : 'jtag frequency' command is executed.
03:14:44 INFO  : Context for 'APU' is selected.
03:14:44 INFO  : System reset is completed.
03:14:47 INFO  : 'after 3000' command is executed.
03:14:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
03:14:50 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
03:14:50 INFO  : Context for 'APU' is selected.
03:14:50 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
03:14:50 INFO  : 'configparams force-mem-access 1' command is executed.
03:14:50 INFO  : Context for 'APU' is selected.
03:14:50 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl' is done.
03:14:50 INFO  : 'ps7_init' command is executed.
03:14:50 INFO  : 'ps7_post_config' command is executed.
03:14:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:14:50 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:14:50 INFO  : 'configparams force-mem-access 0' command is executed.
03:14:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf
configparams force-mem-access 0
----------------End of Script----------------

03:14:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:14:50 INFO  : 'con' command is executed.
03:14:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:14:50 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\PS_TIMER_system\_ide\scripts\systemdebugger_ps_timer_system_standalone.tcl'
03:34:36 INFO  : Disconnected from the channel tcfchan#11.
03:34:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:34:36 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
03:34:36 INFO  : 'jtag frequency' command is executed.
03:34:36 INFO  : Context for 'APU' is selected.
03:34:36 INFO  : System reset is completed.
03:34:39 INFO  : 'after 3000' command is executed.
03:34:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
03:34:42 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
03:34:42 INFO  : Context for 'APU' is selected.
03:34:42 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
03:34:42 INFO  : 'configparams force-mem-access 1' command is executed.
03:34:42 INFO  : Context for 'APU' is selected.
03:34:42 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl' is done.
03:34:42 INFO  : 'ps7_init' command is executed.
03:34:42 INFO  : 'ps7_post_config' command is executed.
03:34:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:34:42 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:34:42 INFO  : 'configparams force-mem-access 0' command is executed.
03:34:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf
configparams force-mem-access 0
----------------End of Script----------------

03:34:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:34:42 INFO  : 'con' command is executed.
03:34:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:34:42 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\PS_TIMER_system\_ide\scripts\systemdebugger_ps_timer_system_standalone.tcl'
03:39:22 INFO  : Checking for BSP changes to sync application flags for project 'PS_TIMER'...
03:40:53 INFO  : Disconnected from the channel tcfchan#12.
03:40:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:40:53 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
03:40:53 INFO  : 'jtag frequency' command is executed.
03:40:53 INFO  : Context for 'APU' is selected.
03:40:53 INFO  : System reset is completed.
03:40:56 INFO  : 'after 3000' command is executed.
03:40:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
03:40:59 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
03:40:59 INFO  : Context for 'APU' is selected.
03:40:59 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
03:40:59 INFO  : 'configparams force-mem-access 1' command is executed.
03:40:59 INFO  : Context for 'APU' is selected.
03:40:59 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl' is done.
03:40:59 INFO  : 'ps7_init' command is executed.
03:40:59 INFO  : 'ps7_post_config' command is executed.
03:40:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:40:59 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:40:59 INFO  : 'configparams force-mem-access 0' command is executed.
03:40:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf
configparams force-mem-access 0
----------------End of Script----------------

03:40:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:40:59 INFO  : 'con' command is executed.
03:40:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:40:59 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\PS_TIMER_system\_ide\scripts\systemdebugger_ps_timer_system_standalone.tcl'
03:41:42 INFO  : Disconnected from the channel tcfchan#14.
03:41:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:41:43 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
03:41:43 INFO  : 'jtag frequency' command is executed.
03:41:43 INFO  : Context for 'APU' is selected.
03:41:43 INFO  : System reset is completed.
03:41:46 INFO  : 'after 3000' command is executed.
03:41:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
03:41:48 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
03:41:48 INFO  : Context for 'APU' is selected.
03:41:48 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
03:41:48 INFO  : 'configparams force-mem-access 1' command is executed.
03:41:48 INFO  : Context for 'APU' is selected.
03:41:48 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl' is done.
03:41:48 INFO  : 'ps7_init' command is executed.
03:41:48 INFO  : 'ps7_post_config' command is executed.
03:41:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:41:48 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:41:48 INFO  : 'configparams force-mem-access 0' command is executed.
03:41:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf
configparams force-mem-access 0
----------------End of Script----------------

03:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:41:49 INFO  : 'con' command is executed.
03:41:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:41:49 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\PS_TIMER_system\_ide\scripts\systemdebugger_ps_timer_system_standalone.tcl'
03:42:14 INFO  : Disconnected from the channel tcfchan#15.
03:42:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:42:14 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
03:42:14 INFO  : 'jtag frequency' command is executed.
03:42:14 INFO  : Context for 'APU' is selected.
03:42:14 INFO  : System reset is completed.
03:42:17 INFO  : 'after 3000' command is executed.
03:42:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
03:42:20 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
03:42:20 INFO  : Context for 'APU' is selected.
03:42:20 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
03:42:20 INFO  : 'configparams force-mem-access 1' command is executed.
03:42:20 INFO  : Context for 'APU' is selected.
03:42:20 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl' is done.
03:42:20 INFO  : 'ps7_init' command is executed.
03:42:20 INFO  : 'ps7_post_config' command is executed.
03:42:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:42:20 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:42:20 INFO  : 'configparams force-mem-access 0' command is executed.
03:42:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf
configparams force-mem-access 0
----------------End of Script----------------

03:42:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:42:20 INFO  : 'con' command is executed.
03:42:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:42:20 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\PS_TIMER_system\_ide\scripts\systemdebugger_ps_timer_system_standalone.tcl'
03:54:59 INFO  : Hardware specification for platform project 'ZYNQ_CORE_wrapper' is updated.
03:56:16 INFO  : Result from executing command 'getProjects': ZYNQ_CORE_wrapper
03:56:17 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
03:56:18 INFO  : Checking for BSP changes to sync application flags for project 'FSBL'...
03:56:26 INFO  : The hardware specification used by project 'FSBL' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
03:56:26 INFO  : The file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\FSBL\_ide\bitstream\ZYNQ_CORE_wrapper.bit' stored in project is removed.
03:56:26 INFO  : The updated bitstream files are copied from platform to folder 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\FSBL\_ide\bitstream' in project 'FSBL'.
03:56:26 INFO  : The file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\FSBL\_ide\psinit\ps7_init.tcl' stored in project is removed.
03:56:30 INFO  : The updated ps init files are copied from platform to folder 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\FSBL\_ide\psinit' in project 'FSBL'.
03:56:35 INFO  : Checking for BSP changes to sync application flags for project 'PS_TIMER'...
03:56:37 INFO  : The hardware specification used by project 'PS_TIMER' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
03:56:37 INFO  : The file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\PS_TIMER\_ide\bitstream\ZYNQ_CORE_wrapper.bit' stored in project is removed.
03:56:37 INFO  : The updated bitstream files are copied from platform to folder 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\PS_TIMER\_ide\bitstream' in project 'PS_TIMER'.
03:56:37 INFO  : The file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\PS_TIMER\_ide\psinit\ps7_init.tcl' stored in project is removed.
03:56:40 INFO  : The updated ps init files are copied from platform to folder 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\PS_TIMER\_ide\psinit' in project 'PS_TIMER'.
03:56:56 INFO  : Disconnected from the channel tcfchan#16.
03:56:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:56:56 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
03:56:56 INFO  : 'jtag frequency' command is executed.
03:56:56 INFO  : Context for 'APU' is selected.
03:56:56 INFO  : System reset is completed.
03:56:59 INFO  : 'after 3000' command is executed.
03:57:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
03:57:02 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
03:57:02 INFO  : Context for 'APU' is selected.
03:57:02 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
03:57:02 INFO  : 'configparams force-mem-access 1' command is executed.
03:57:02 INFO  : Context for 'APU' is selected.
03:57:02 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl' is done.
03:57:02 INFO  : 'ps7_init' command is executed.
03:57:02 INFO  : 'ps7_post_config' command is executed.
03:57:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:57:02 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:57:02 INFO  : 'configparams force-mem-access 0' command is executed.
03:57:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER/Debug/PS_TIMER.elf
configparams force-mem-access 0
----------------End of Script----------------

03:57:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:57:02 INFO  : 'con' command is executed.
03:57:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:57:02 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_TIMER\PS_TIMER_system\_ide\scripts\systemdebugger_ps_timer_system_standalone.tcl'
03:57:40 INFO  : Invoking Bootgen: bootgen -image PS_TIMER_system.bif -arch zynq -o D:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/PS_TIMER_system/_ide/bootimage/BOOT.bin -w on
03:57:42 INFO  : Bootgen command execution is done.
04:04:10 INFO  : Disconnected from the channel tcfchan#20.
