cocci_test_suite() {
	const struct state_dependent_clocks cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c 67 */[];
	const struct clk_mgr_mask cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c 61 */;
	const struct clk_mgr_shift cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c 57 */;
	const struct clk_mgr_registers cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c 53 */;
	struct dm_pp_static_clock_info cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c 439 */;
	struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c 435 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c 434 */;
	struct clk_mgr_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c 429 */;
	struct dm_pp_power_level_change_request cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c 400 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c 397 */;
	struct dm_pp_display_configuration *cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c 385 */;
	struct dc *cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c 382 */;
	enum bp_result cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c 333 */;
	struct spread_spectrum_info cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c 332 */;
	enum dm_pp_clocks_state cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c 288 */;
	struct dc_bios *cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c 275 */;
	struct dc_debug_options *cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c 274 */;
	struct dmcu *cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c 237 */;
	struct bp_pixel_clock_parameters cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c 234 */;
	struct pipe_ctx *cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c 171 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c 165 */;
	struct dc_state *cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c 165 */;
	struct clk_mgr_internal *cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c 157 */;
	struct clk_mgr *cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c 155 */;
	int cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c 155 */;
	struct fixed31_32 cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c 117 */;
}
