================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sun Jul 28 03:54:49 EDT 2024
    * Version:         2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:         pdes_fpga_vitis
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu7ev-ffvf1517-3-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              1314
FF:               1243
DSP:              0
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 5.000       |
| Post-Route | 1.978       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+--------------------------------------+--------+
| Name                                                     | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable                             | Source |
+----------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+--------------------------------------+--------+
| inst                                                     | 1314 | 1243 |     |      |      |     |        |      |         |                                      |        |
|   (inst)                                                 | 158  | 732  |     |      |      |     |        |      |         |                                      |        |
|   g_event_queue_heap_data_V_U                            | 138  | 32   |     |      |      |     |        |      |         |                                      |        |
|     bind_storage ram_1p                                  |      |      |     |      |      |     |        | auto | 1       | g_event_queue_heap_data_V            |        |
|   g_event_queue_heap_is_anti_message_V_U                 | 5    | 1    |     |      |      |     |        |      |         |                                      |        |
|     bind_storage ram_1p                                  |      |      |     |      |      |     |        | auto | 1       | g_event_queue_heap_is_anti_message_V |        |
|   g_event_queue_heap_receiver_id_V_U                     | 69   | 16   |     |      |      |     |        |      |         |                                      |        |
|     bind_storage ram_1p                                  |      |      |     |      |      |     |        | auto | 1       | g_event_queue_heap_receiver_id_V     |        |
|   g_event_queue_heap_recv_time_V_U                       | 271  | 64   |     |      |      |     |        |      |         |                                      |        |
|     bind_storage ram_s2p                                 |      |      |     |      |      |     |        | auto | 1       | g_event_queue_heap_recv_time_V       |        |
|   g_event_queue_heap_send_time_V_U                       | 140  | 32   |     |      |      |     |        |      |         |                                      |        |
|     bind_storage ram_1p                                  |      |      |     |      |      |     |        | auto | 1       | g_event_queue_heap_send_time_V       |        |
|   g_event_queue_heap_sender_id_V_U                       | 69   | 16   |     |      |      |     |        |      |         |                                      |        |
|     bind_storage ram_1p                                  |      |      |     |      |      |     |        | auto | 1       | g_event_queue_heap_sender_id_V       |        |
|   grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480 | 79   | 85   |     |      |      |     |        |      |         |                                      |        |
|   grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460 | 385  | 265  |     |      |      |     |        |      |         |                                      |        |
+----------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+--------------------------------------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.57%  | OK     |
| FD                                                        | 50%       | 0.27%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.32%  | OK     |
| CARRY8                                                    | 25%       | 0.10%  | OK     |
| MUXF7                                                     | 15%       | 0.14%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 4320      | 35     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.250ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.177ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------------------+------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                 | ENDPOINT PIN                             | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                |                                          |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------------------+------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 3.022 | g_event_queue_size_V_reg[15]/C | g_event_queue_heap_data_V_U/q0_reg[0]/D  |            7 |        351 |          1.959 |          0.495 |        1.464 |
| Path2 | 3.022 | g_event_queue_size_V_reg[15]/C | g_event_queue_heap_data_V_U/q0_reg[10]/D |            7 |        351 |          1.959 |          0.495 |        1.464 |
| Path3 | 3.022 | g_event_queue_size_V_reg[15]/C | g_event_queue_heap_data_V_U/q0_reg[11]/D |            7 |        351 |          1.959 |          0.495 |        1.464 |
| Path4 | 3.022 | g_event_queue_size_V_reg[15]/C | g_event_queue_heap_data_V_U/q0_reg[12]/D |            7 |        351 |          1.959 |          0.495 |        1.464 |
| Path5 | 3.022 | g_event_queue_size_V_reg[15]/C | g_event_queue_heap_data_V_U/q0_reg[13]/D |            7 |        351 |          1.959 |          0.495 |        1.464 |
+-------+-------+--------------------------------+------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                  | Primitive Type       |
    +------------------------------------------------------------------------------+----------------------+
    | g_event_queue_size_V_reg[15]                                                 | REGISTER.SDR.FDRE    |
    | g_event_queue_heap_recv_time_V_U/temp_send_time_V_reg_754[31]_i_4            | CLB.LUT.LUT4         |
    | g_event_queue_heap_recv_time_V_U/temp_send_time_V_reg_754[31]_i_3            | CLB.LUT.LUT6         |
    | g_event_queue_heap_recv_time_V_U/temp_send_time_V_reg_754[31]_i_1            | CLB.LUT.LUT5         |
    | g_event_queue_heap_recv_time_V_U/ram_reg_0_127_0_0_i_13__0                   | CLB.LUT.LUT6         |
    | grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480/ram_reg_0_127_0_0_i_3 | CLB.LUT.LUT3         |
    | g_event_queue_heap_data_V_U/ram_reg_0_127_0_0/LOW                            | CLB.LUTRAM.RAM128X1S |
    | g_event_queue_heap_data_V_U/ram_reg_0_127_0_0/F7                             | CLB.MUXF.MUXF7       |
    | g_event_queue_heap_data_V_U/q0_reg[0]                                        | REGISTER.SDR.FDRE    |
    +------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                  | Primitive Type       |
    +------------------------------------------------------------------------------+----------------------+
    | g_event_queue_size_V_reg[15]                                                 | REGISTER.SDR.FDRE    |
    | g_event_queue_heap_recv_time_V_U/temp_send_time_V_reg_754[31]_i_4            | CLB.LUT.LUT4         |
    | g_event_queue_heap_recv_time_V_U/temp_send_time_V_reg_754[31]_i_3            | CLB.LUT.LUT6         |
    | g_event_queue_heap_recv_time_V_U/temp_send_time_V_reg_754[31]_i_1            | CLB.LUT.LUT5         |
    | g_event_queue_heap_recv_time_V_U/ram_reg_0_127_0_0_i_13__0                   | CLB.LUT.LUT6         |
    | grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480/ram_reg_0_127_0_0_i_3 | CLB.LUT.LUT3         |
    | g_event_queue_heap_data_V_U/ram_reg_0_127_10_10/LOW                          | CLB.LUTRAM.RAM128X1S |
    | g_event_queue_heap_data_V_U/ram_reg_0_127_10_10/F7                           | CLB.MUXF.MUXF7       |
    | g_event_queue_heap_data_V_U/q0_reg[10]                                       | REGISTER.SDR.FDRE    |
    +------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                  | Primitive Type       |
    +------------------------------------------------------------------------------+----------------------+
    | g_event_queue_size_V_reg[15]                                                 | REGISTER.SDR.FDRE    |
    | g_event_queue_heap_recv_time_V_U/temp_send_time_V_reg_754[31]_i_4            | CLB.LUT.LUT4         |
    | g_event_queue_heap_recv_time_V_U/temp_send_time_V_reg_754[31]_i_3            | CLB.LUT.LUT6         |
    | g_event_queue_heap_recv_time_V_U/temp_send_time_V_reg_754[31]_i_1            | CLB.LUT.LUT5         |
    | g_event_queue_heap_recv_time_V_U/ram_reg_0_127_0_0_i_13__0                   | CLB.LUT.LUT6         |
    | grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480/ram_reg_0_127_0_0_i_3 | CLB.LUT.LUT3         |
    | g_event_queue_heap_data_V_U/ram_reg_0_127_11_11/LOW                          | CLB.LUTRAM.RAM128X1S |
    | g_event_queue_heap_data_V_U/ram_reg_0_127_11_11/F7                           | CLB.MUXF.MUXF7       |
    | g_event_queue_heap_data_V_U/q0_reg[11]                                       | REGISTER.SDR.FDRE    |
    +------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                  | Primitive Type       |
    +------------------------------------------------------------------------------+----------------------+
    | g_event_queue_size_V_reg[15]                                                 | REGISTER.SDR.FDRE    |
    | g_event_queue_heap_recv_time_V_U/temp_send_time_V_reg_754[31]_i_4            | CLB.LUT.LUT4         |
    | g_event_queue_heap_recv_time_V_U/temp_send_time_V_reg_754[31]_i_3            | CLB.LUT.LUT6         |
    | g_event_queue_heap_recv_time_V_U/temp_send_time_V_reg_754[31]_i_1            | CLB.LUT.LUT5         |
    | g_event_queue_heap_recv_time_V_U/ram_reg_0_127_0_0_i_13__0                   | CLB.LUT.LUT6         |
    | grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480/ram_reg_0_127_0_0_i_3 | CLB.LUT.LUT3         |
    | g_event_queue_heap_data_V_U/ram_reg_0_127_12_12/LOW                          | CLB.LUTRAM.RAM128X1S |
    | g_event_queue_heap_data_V_U/ram_reg_0_127_12_12/F7                           | CLB.MUXF.MUXF7       |
    | g_event_queue_heap_data_V_U/q0_reg[12]                                       | REGISTER.SDR.FDRE    |
    +------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                  | Primitive Type       |
    +------------------------------------------------------------------------------+----------------------+
    | g_event_queue_size_V_reg[15]                                                 | REGISTER.SDR.FDRE    |
    | g_event_queue_heap_recv_time_V_U/temp_send_time_V_reg_754[31]_i_4            | CLB.LUT.LUT4         |
    | g_event_queue_heap_recv_time_V_U/temp_send_time_V_reg_754[31]_i_3            | CLB.LUT.LUT6         |
    | g_event_queue_heap_recv_time_V_U/temp_send_time_V_reg_754[31]_i_1            | CLB.LUT.LUT5         |
    | g_event_queue_heap_recv_time_V_U/ram_reg_0_127_0_0_i_13__0                   | CLB.LUT.LUT6         |
    | grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480/ram_reg_0_127_0_0_i_3 | CLB.LUT.LUT3         |
    | g_event_queue_heap_data_V_U/ram_reg_0_127_13_13/LOW                          | CLB.LUTRAM.RAM128X1S |
    | g_event_queue_heap_data_V_U/ram_reg_0_127_13_13/F7                           | CLB.MUXF.MUXF7       |
    | g_event_queue_heap_data_V_U/q0_reg[13]                                       | REGISTER.SDR.FDRE    |
    +------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+---------------------------------------------------------------------------+
| Report Type              | Report Location                                                           |
+--------------------------+---------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/event_queue_kernel_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/event_queue_kernel_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/event_queue_kernel_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/event_queue_kernel_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/event_queue_kernel_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/event_queue_kernel_utilization_hierarchical_synth.rpt |
+--------------------------+---------------------------------------------------------------------------+


