// Seed: 2045886840
module module_0 (
    output wor  id_0,
    output tri  id_1,
    output tri0 id_2,
    input  tri0 id_3,
    input  tri0 id_4,
    output tri0 id_5,
    input  wand id_6,
    output tri1 id_7
);
  wire id_9;
  reg [1 : -1] id_10;
  initial id_10 = #1 id_6;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    output wire id_2,
    output tri0 id_3,
    output supply0 id_4,
    input wand id_5,
    output tri0 id_6,
    input tri1 id_7,
    output supply0 id_8,
    input tri id_9,
    input supply0 id_10,
    output wor id_11,
    output wand id_12,
    output supply1 id_13,
    input tri0 id_14,
    output uwire id_15,
    output wand id_16,
    output supply0 id_17,
    output supply1 id_18,
    input wire id_19,
    input supply1 id_20,
    input supply1 id_21,
    output wor id_22,
    input tri id_23,
    input uwire id_24,
    input wand id_25,
    output tri id_26,
    output supply0 id_27
);
  wire id_29;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_26,
      id_20,
      id_14,
      id_2,
      id_23,
      id_17
  );
endmodule
