{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750704423602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750704423603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 23 21:47:03 2025 " "Processing started: Mon Jun 23 21:47:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750704423603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704423603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EE314_Project_LegendaryLabCrew -c EE314_Project_LegendaryLabCrew " "Command: quartus_map --read_settings_files=on --write_settings_files=off EE314_Project_LegendaryLabCrew -c EE314_Project_LegendaryLabCrew" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704423603 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750704424150 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750704424151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee314/gpio_ee314/sources/char_input_handler.v 3 3 " "Found 3 design units, including 3 entities, in source file /ee314/gpio_ee314/sources/char_input_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_counter_module " "Found entity 1: frame_counter_module" {  } { { "../sources/char_input_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/char_input_handler.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431944 ""} { "Info" "ISGN_ENTITY_NAME" "2 bot_input_generator " "Found entity 2: bot_input_generator" {  } { { "../sources/char_input_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/char_input_handler.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431944 ""} { "Info" "ISGN_ENTITY_NAME" "3 char_input_handler " "Found entity 3: char_input_handler" {  } { { "../sources/char_input_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/char_input_handler.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704431944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee314/gpio_ee314/sources/char_pos_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee314/gpio_ee314/sources/char_pos_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_pos_handler " "Found entity 1: char_pos_handler" {  } { { "../sources/char_pos_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/char_pos_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704431946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee314/gpio_ee314/sources/char_state_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee314/gpio_ee314/sources/char_state_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_state_handler " "Found entity 1: char_state_handler" {  } { { "../sources/char_state_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/char_state_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704431949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee314/gpio_ee314/sources/clock_generator.v 3 3 " "Found 3 design units, including 3 entities, in source file /ee314/gpio_ee314/sources/clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk25MHz " "Found entity 1: clk25MHz" {  } { { "../sources/clock_generator.v" "" { Text "C:/EE314/GPIO_EE314/sources/clock_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431951 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "../sources/clock_generator.v" "" { Text "C:/EE314/GPIO_EE314/sources/clock_generator.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431951 ""} { "Info" "ISGN_ENTITY_NAME" "3 game_clock_generator " "Found entity 3: game_clock_generator" {  } { { "../sources/clock_generator.v" "" { Text "C:/EE314/GPIO_EE314/sources/clock_generator.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704431951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee314/gpio_ee314/sources/collision_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee314/gpio_ee314/sources/collision_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 collision_checker " "Found entity 1: collision_checker" {  } { { "../sources/collision_checker.v" "" { Text "C:/EE314/GPIO_EE314/sources/collision_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704431953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 game_controller.v(324) " "Verilog HDL Declaration information at game_controller.v(324): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "../sources/game_controller.v" "" { Text "C:/EE314/GPIO_EE314/sources/game_controller.v" 324 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750704431956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 game_controller.v(324) " "Verilog HDL Declaration information at game_controller.v(324): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "../sources/game_controller.v" "" { Text "C:/EE314/GPIO_EE314/sources/game_controller.v" 324 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750704431956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee314/gpio_ee314/sources/game_controller.v 4 4 " "Found 4 design units, including 4 entities, in source file /ee314/gpio_ee314/sources/game_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexto7seg " "Found entity 1: hexto7seg" {  } { { "../sources/game_controller.v" "" { Text "C:/EE314/GPIO_EE314/sources/game_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431957 ""} { "Info" "ISGN_ENTITY_NAME" "2 second_counter " "Found entity 2: second_counter" {  } { { "../sources/game_controller.v" "" { Text "C:/EE314/GPIO_EE314/sources/game_controller.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431957 ""} { "Info" "ISGN_ENTITY_NAME" "3 fight_controller " "Found entity 3: fight_controller" {  } { { "../sources/game_controller.v" "" { Text "C:/EE314/GPIO_EE314/sources/game_controller.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431957 ""} { "Info" "ISGN_ENTITY_NAME" "4 game_controller " "Found entity 4: game_controller" {  } { { "../sources/game_controller.v" "" { Text "C:/EE314/GPIO_EE314/sources/game_controller.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704431957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee314/gpio_ee314/sources/vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee314/gpio_ee314/sources/vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "../sources/vga_driver.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704431959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee314/gpio_ee314/sources/vga_handler.v 7 7 " "Found 7 design units, including 7 entities, in source file /ee314/gpio_ee314/sources/vga_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 mif_renderer_ali " "Found entity 1: mif_renderer_ali" {  } { { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431963 ""} { "Info" "ISGN_ENTITY_NAME" "2 mif_renderer_kalp " "Found entity 2: mif_renderer_kalp" {  } { { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431963 ""} { "Info" "ISGN_ENTITY_NAME" "3 mif_renderer_digit " "Found entity 3: mif_renderer_digit" {  } { { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431963 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter_renderer " "Found entity 4: counter_renderer" {  } { { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431963 ""} { "Info" "ISGN_ENTITY_NAME" "5 background_renderer " "Found entity 5: background_renderer" {  } { { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431963 ""} { "Info" "ISGN_ENTITY_NAME" "6 sprite_renderer " "Found entity 6: sprite_renderer" {  } { { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 621 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431963 ""} { "Info" "ISGN_ENTITY_NAME" "7 vga_handler " "Found entity 7: vga_handler" {  } { { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 714 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704431963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ali_idle.v 1 1 " "Found 1 design units, including 1 entities, in source file ali_idle.v" { { "Info" "ISGN_ENTITY_NAME" "1 ali_idle " "Found entity 1: ali_idle" {  } { { "ali_idle.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_idle.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704431965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ali_walk.v 1 1 " "Found 1 design units, including 1 entities, in source file ali_walk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ali_walk " "Found entity 1: ali_walk" {  } { { "ali_walk.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_walk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704431967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ali_attack_start.v 1 1 " "Found 1 design units, including 1 entities, in source file ali_attack_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 ali_attack_start " "Found entity 1: ali_attack_start" {  } { { "ali_attack_start.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_start.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704431968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ali_attack_active.v 1 1 " "Found 1 design units, including 1 entities, in source file ali_attack_active.v" { { "Info" "ISGN_ENTITY_NAME" "1 ali_attack_active " "Found entity 1: ali_attack_active" {  } { { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704431971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ali_attack_recovery.v 1 1 " "Found 1 design units, including 1 entities, in source file ali_attack_recovery.v" { { "Info" "ISGN_ENTITY_NAME" "1 ali_attack_recovery " "Found entity 1: ali_attack_recovery" {  } { { "ali_attack_recovery.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_recovery.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704431973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ali_attack_dir_active.v 1 1 " "Found 1 design units, including 1 entities, in source file ali_attack_dir_active.v" { { "Info" "ISGN_ENTITY_NAME" "1 ali_attack_dir_active " "Found entity 1: ali_attack_dir_active" {  } { { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704431975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ali_stun.v 1 1 " "Found 1 design units, including 1 entities, in source file ali_stun.v" { { "Info" "ISGN_ENTITY_NAME" "1 ali_stun " "Found entity 1: ali_stun" {  } { { "ali_stun.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_stun.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704431976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalp.v 1 1 " "Found 1 design units, including 1 entities, in source file kalp.v" { { "Info" "ISGN_ENTITY_NAME" "1 kalp " "Found entity 1: kalp" {  } { { "kalp.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/kalp.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704431978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit0.v 1 1 " "Found 1 design units, including 1 entities, in source file digit0.v" { { "Info" "ISGN_ENTITY_NAME" "1 digit0 " "Found entity 1: digit0" {  } { { "digit0.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704431980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit1.v 1 1 " "Found 1 design units, including 1 entities, in source file digit1.v" { { "Info" "ISGN_ENTITY_NAME" "1 digit1 " "Found entity 1: digit1" {  } { { "digit1.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704431982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit2.v 1 1 " "Found 1 design units, including 1 entities, in source file digit2.v" { { "Info" "ISGN_ENTITY_NAME" "1 digit2 " "Found entity 1: digit2" {  } { { "digit2.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704431984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit3.v 1 1 " "Found 1 design units, including 1 entities, in source file digit3.v" { { "Info" "ISGN_ENTITY_NAME" "1 digit3 " "Found entity 1: digit3" {  } { { "digit3.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704431986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit4.v 1 1 " "Found 1 design units, including 1 entities, in source file digit4.v" { { "Info" "ISGN_ENTITY_NAME" "1 digit4 " "Found entity 1: digit4" {  } { { "digit4.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704431988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit5.v 1 1 " "Found 1 design units, including 1 entities, in source file digit5.v" { { "Info" "ISGN_ENTITY_NAME" "1 digit5 " "Found entity 1: digit5" {  } { { "digit5.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704431989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit6.v 1 1 " "Found 1 design units, including 1 entities, in source file digit6.v" { { "Info" "ISGN_ENTITY_NAME" "1 digit6 " "Found entity 1: digit6" {  } { { "digit6.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit6.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704431991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit7.v 1 1 " "Found 1 design units, including 1 entities, in source file digit7.v" { { "Info" "ISGN_ENTITY_NAME" "1 digit7 " "Found entity 1: digit7" {  } { { "digit7.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit7.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704431993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit8.v 1 1 " "Found 1 design units, including 1 entities, in source file digit8.v" { { "Info" "ISGN_ENTITY_NAME" "1 digit8 " "Found entity 1: digit8" {  } { { "digit8.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit8.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704431995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit9.v 1 1 " "Found 1 design units, including 1 entities, in source file digit9.v" { { "Info" "ISGN_ENTITY_NAME" "1 digit9 " "Found entity 1: digit9" {  } { { "digit9.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit9.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704431997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704431997 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ee314_project_legendarylabcrew.v(129) " "Verilog HDL Module Instantiation warning at ee314_project_legendarylabcrew.v(129): ignored dangling comma in List of Port Connections" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 129 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1750704432202 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ee314_project_legendarylabcrew.v(145) " "Verilog HDL Module Instantiation warning at ee314_project_legendarylabcrew.v(145): ignored dangling comma in List of Port Connections" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 145 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1750704432202 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_CLK vga_clk ee314_project_legendarylabcrew.v(47) " "Verilog HDL Declaration information at ee314_project_legendarylabcrew.v(47): object \"VGA_CLK\" differs only in case from object \"vga_clk\" in the same scope" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750704432202 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ee314_project_legendarylabcrew.v 1 1 " "Using design file ee314_project_legendarylabcrew.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 EE314_Project_LegendaryLabCrew " "Found entity 1: EE314_Project_LegendaryLabCrew" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704432203 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1750704432203 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EE314_Project_LegendaryLabCrew " "Elaborating entity \"EE314_Project_LegendaryLabCrew\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750704432206 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR ee314_project_legendarylabcrew.v(15) " "Output port \"DRAM_ADDR\" at ee314_project_legendarylabcrew.v(15) has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750704432208 "|EE314_Project_LegendaryLabCrew"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA ee314_project_legendarylabcrew.v(16) " "Output port \"DRAM_BA\" at ee314_project_legendarylabcrew.v(16) has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750704432208 "|EE314_Project_LegendaryLabCrew"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N ee314_project_legendarylabcrew.v(17) " "Output port \"DRAM_CAS_N\" at ee314_project_legendarylabcrew.v(17) has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750704432208 "|EE314_Project_LegendaryLabCrew"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE ee314_project_legendarylabcrew.v(18) " "Output port \"DRAM_CKE\" at ee314_project_legendarylabcrew.v(18) has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750704432208 "|EE314_Project_LegendaryLabCrew"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK ee314_project_legendarylabcrew.v(19) " "Output port \"DRAM_CLK\" at ee314_project_legendarylabcrew.v(19) has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750704432208 "|EE314_Project_LegendaryLabCrew"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N ee314_project_legendarylabcrew.v(20) " "Output port \"DRAM_CS_N\" at ee314_project_legendarylabcrew.v(20) has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750704432208 "|EE314_Project_LegendaryLabCrew"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM ee314_project_legendarylabcrew.v(22) " "Output port \"DRAM_LDQM\" at ee314_project_legendarylabcrew.v(22) has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750704432209 "|EE314_Project_LegendaryLabCrew"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N ee314_project_legendarylabcrew.v(23) " "Output port \"DRAM_RAS_N\" at ee314_project_legendarylabcrew.v(23) has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750704432209 "|EE314_Project_LegendaryLabCrew"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM ee314_project_legendarylabcrew.v(24) " "Output port \"DRAM_UDQM\" at ee314_project_legendarylabcrew.v(24) has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750704432209 "|EE314_Project_LegendaryLabCrew"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N ee314_project_legendarylabcrew.v(25) " "Output port \"DRAM_WE_N\" at ee314_project_legendarylabcrew.v(25) has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750704432209 "|EE314_Project_LegendaryLabCrew"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_clock_generator game_clock_generator:game_clk_gen_inst " "Elaborating entity \"game_clock_generator\" for hierarchy \"game_clock_generator:game_clk_gen_inst\"" {  } { { "ee314_project_legendarylabcrew.v" "game_clk_gen_inst" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider game_clock_generator:game_clk_gen_inst\|clock_divider:clkdiv_inst " "Elaborating entity \"clock_divider\" for hierarchy \"game_clock_generator:game_clk_gen_inst\|clock_divider:clkdiv_inst\"" {  } { { "../sources/clock_generator.v" "clkdiv_inst" { Text "C:/EE314/GPIO_EE314/sources/clock_generator.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk25MHz game_clock_generator:game_clk_gen_inst\|clk25MHz:vga_clk_gen " "Elaborating entity \"clk25MHz\" for hierarchy \"game_clock_generator:game_clk_gen_inst\|clk25MHz:vga_clk_gen\"" {  } { { "../sources/clock_generator.v" "vga_clk_gen" { Text "C:/EE314/GPIO_EE314/sources/clock_generator.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_state_handler char_state_handler:char1_state_handler_inst " "Elaborating entity \"char_state_handler\" for hierarchy \"char_state_handler:char1_state_handler_inst\"" {  } { { "ee314_project_legendarylabcrew.v" "char1_state_handler_inst" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_input_handler char_input_handler:char2_input_handler_inst " "Elaborating entity \"char_input_handler\" for hierarchy \"char_input_handler:char2_input_handler_inst\"" {  } { { "ee314_project_legendarylabcrew.v" "char2_input_handler_inst" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_counter_module char_input_handler:char2_input_handler_inst\|frame_counter_module:frame_counter_inst " "Elaborating entity \"frame_counter_module\" for hierarchy \"char_input_handler:char2_input_handler_inst\|frame_counter_module:frame_counter_inst\"" {  } { { "../sources/char_input_handler.v" "frame_counter_inst" { Text "C:/EE314/GPIO_EE314/sources/char_input_handler.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bot_input_generator char_input_handler:char2_input_handler_inst\|bot_input_generator:botgen " "Elaborating entity \"bot_input_generator\" for hierarchy \"char_input_handler:char2_input_handler_inst\|bot_input_generator:botgen\"" {  } { { "../sources/char_input_handler.v" "botgen" { Text "C:/EE314/GPIO_EE314/sources/char_input_handler.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_pos_handler char_pos_handler:char1_pos_handler_inst " "Elaborating entity \"char_pos_handler\" for hierarchy \"char_pos_handler:char1_pos_handler_inst\"" {  } { { "ee314_project_legendarylabcrew.v" "char1_pos_handler_inst" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432222 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "char_pos_handler.v(40) " "Verilog HDL Case Statement information at char_pos_handler.v(40): all case item expressions in this case statement are onehot" {  } { { "../sources/char_pos_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/char_pos_handler.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1750704432223 "|EE314_Project_LegendaryLabCrew|char_pos_handler:char1_pos_handler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_pos_handler char_pos_handler:char2_pos_handler_inst " "Elaborating entity \"char_pos_handler\" for hierarchy \"char_pos_handler:char2_pos_handler_inst\"" {  } { { "ee314_project_legendarylabcrew.v" "char2_pos_handler_inst" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432224 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "char_pos_handler.v(40) " "Verilog HDL Case Statement information at char_pos_handler.v(40): all case item expressions in this case statement are onehot" {  } { { "../sources/char_pos_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/char_pos_handler.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1750704432225 "|EE314_Project_LegendaryLabCrew|char_pos_handler:char2_pos_handler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_checker collision_checker:collision_checker_inst " "Elaborating entity \"collision_checker\" for hierarchy \"collision_checker:collision_checker_inst\"" {  } { { "ee314_project_legendarylabcrew.v" "collision_checker_inst" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller game_controller:game_controller_inst " "Elaborating entity \"game_controller\" for hierarchy \"game_controller:game_controller_inst\"" {  } { { "ee314_project_legendarylabcrew.v" "game_controller_inst" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432227 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game_controller.v(360) " "Verilog HDL assignment warning at game_controller.v(360): truncated value with size 32 to match size of target (4)" {  } { { "../sources/game_controller.v" "" { Text "C:/EE314/GPIO_EE314/sources/game_controller.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750704432230 "|EE314_Project_LegendaryLabCrew|game_controller:game_controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game_controller.v(361) " "Verilog HDL assignment warning at game_controller.v(361): truncated value with size 32 to match size of target (4)" {  } { { "../sources/game_controller.v" "" { Text "C:/EE314/GPIO_EE314/sources/game_controller.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750704432230 "|EE314_Project_LegendaryLabCrew|game_controller:game_controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game_controller.v(439) " "Verilog HDL assignment warning at game_controller.v(439): truncated value with size 32 to match size of target (8)" {  } { { "../sources/game_controller.v" "" { Text "C:/EE314/GPIO_EE314/sources/game_controller.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750704432230 "|EE314_Project_LegendaryLabCrew|game_controller:game_controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fight_controller game_controller:game_controller_inst\|fight_controller:fight_ctrl " "Elaborating entity \"fight_controller\" for hierarchy \"game_controller:game_controller_inst\|fight_controller:fight_ctrl\"" {  } { { "../sources/game_controller.v" "fight_ctrl" { Text "C:/EE314/GPIO_EE314/sources/game_controller.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second_counter game_controller:game_controller_inst\|fight_controller:fight_ctrl\|second_counter:sec_count " "Elaborating entity \"second_counter\" for hierarchy \"game_controller:game_controller_inst\|fight_controller:fight_ctrl\|second_counter:sec_count\"" {  } { { "../sources/game_controller.v" "sec_count" { Text "C:/EE314/GPIO_EE314/sources/game_controller.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexto7seg game_controller:game_controller_inst\|hexto7seg:hex0 " "Elaborating entity \"hexto7seg\" for hierarchy \"game_controller:game_controller_inst\|hexto7seg:hex0\"" {  } { { "../sources/game_controller.v" "hex0" { Text "C:/EE314/GPIO_EE314/sources/game_controller.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_handler vga_handler:vga_handler_inst " "Elaborating entity \"vga_handler\" for hierarchy \"vga_handler:vga_handler_inst\"" {  } { { "ee314_project_legendarylabcrew.v" "vga_handler_inst" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_renderer vga_handler:vga_handler_inst\|background_renderer:bg_inst " "Elaborating entity \"background_renderer\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\"" {  } { { "../sources/vga_handler.v" "bg_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432250 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vga_handler.v(506) " "Verilog HDL Case Statement information at vga_handler.v(506): all case item expressions in this case statement are onehot" {  } { { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 506 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1750704432253 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vga_handler.v(558) " "Verilog HDL Case Statement information at vga_handler.v(558): all case item expressions in this case statement are onehot" {  } { { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 558 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1750704432253 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mif_renderer_kalp vga_handler:vga_handler_inst\|background_renderer:bg_inst\|mif_renderer_kalp:heart_mif_inst " "Elaborating entity \"mif_renderer_kalp\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|mif_renderer_kalp:heart_mif_inst\"" {  } { { "../sources/vga_handler.v" "heart_mif_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432264 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 vga_handler.v(124) " "Verilog HDL assignment warning at vga_handler.v(124): truncated value with size 32 to match size of target (15)" {  } { { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750704432265 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|mif_renderer_kalp:heart_mif_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kalp vga_handler:vga_handler_inst\|background_renderer:bg_inst\|mif_renderer_kalp:heart_mif_inst\|kalp:image1_inst " "Elaborating entity \"kalp\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|mif_renderer_kalp:heart_mif_inst\|kalp:image1_inst\"" {  } { { "../sources/vga_handler.v" "image1_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_handler:vga_handler_inst\|background_renderer:bg_inst\|mif_renderer_kalp:heart_mif_inst\|kalp:image1_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|mif_renderer_kalp:heart_mif_inst\|kalp:image1_inst\|altsyncram:altsyncram_component\"" {  } { { "kalp.v" "altsyncram_component" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/kalp.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|mif_renderer_kalp:heart_mif_inst\|kalp:image1_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|mif_renderer_kalp:heart_mif_inst\|kalp:image1_inst\|altsyncram:altsyncram_component\"" {  } { { "kalp.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/kalp.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|mif_renderer_kalp:heart_mif_inst\|kalp:image1_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|mif_renderer_kalp:heart_mif_inst\|kalp:image1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../images/heart.mif " "Parameter \"init_file\" = \"../images/heart.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432324 ""}  } { { "kalp.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/kalp.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750704432324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f7g1 " "Found entity 1: altsyncram_f7g1" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_f7g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704432373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704432373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f7g1 vga_handler:vga_handler_inst\|background_renderer:bg_inst\|mif_renderer_kalp:heart_mif_inst\|kalp:image1_inst\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated " "Elaborating entity \"altsyncram_f7g1\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|mif_renderer_kalp:heart_mif_inst\|kalp:image1_inst\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_renderer vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst " "Elaborating entity \"counter_renderer\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\"" {  } { { "../sources/vga_handler.v" "counter_renderer_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432377 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_handler.v(292) " "Verilog HDL assignment warning at vga_handler.v(292): truncated value with size 32 to match size of target (4)" {  } { { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750704432379 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_handler.v(293) " "Verilog HDL assignment warning at vga_handler.v(293): truncated value with size 32 to match size of target (4)" {  } { { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750704432379 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mif_renderer_digit vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst " "Elaborating entity \"mif_renderer_digit\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\"" {  } { { "../sources/vga_handler.v" "digit_tens_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432396 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 vga_handler.v(152) " "Verilog HDL assignment warning at vga_handler.v(152): truncated value with size 32 to match size of target (15)" {  } { { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750704432397 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit0 vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit0:digit0_inst " "Elaborating entity \"digit0\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit0:digit0_inst\"" {  } { { "../sources/vga_handler.v" "digit0_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit0:digit0_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit0:digit0_inst\|altsyncram:altsyncram_component\"" {  } { { "digit0.v" "altsyncram_component" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit0.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit0:digit0_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit0:digit0_inst\|altsyncram:altsyncram_component\"" {  } { { "digit0.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit0.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit0:digit0_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit0:digit0_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../images/piskel_sayilar/0.mif " "Parameter \"init_file\" = \"../images/piskel_sayilar/0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1850 " "Parameter \"numwords_a\" = \"1850\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432426 ""}  } { { "digit0.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit0.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750704432426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m8h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m8h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m8h1 " "Found entity 1: altsyncram_m8h1" {  } { { "db/altsyncram_m8h1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_m8h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704432474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704432474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m8h1 vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit0:digit0_inst\|altsyncram:altsyncram_component\|altsyncram_m8h1:auto_generated " "Elaborating entity \"altsyncram_m8h1\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit0:digit0_inst\|altsyncram:altsyncram_component\|altsyncram_m8h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit1 vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit1:digit1_inst " "Elaborating entity \"digit1\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit1:digit1_inst\"" {  } { { "../sources/vga_handler.v" "digit1_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit1:digit1_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit1:digit1_inst\|altsyncram:altsyncram_component\"" {  } { { "digit1.v" "altsyncram_component" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit1.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit1:digit1_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit1:digit1_inst\|altsyncram:altsyncram_component\"" {  } { { "digit1.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit1.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit1:digit1_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit1:digit1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../images/piskel_sayilar/1.mif " "Parameter \"init_file\" = \"../images/piskel_sayilar/1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1850 " "Parameter \"numwords_a\" = \"1850\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432492 ""}  } { { "digit1.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit1.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750704432492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n8h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n8h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n8h1 " "Found entity 1: altsyncram_n8h1" {  } { { "db/altsyncram_n8h1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_n8h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704432538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704432538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n8h1 vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit1:digit1_inst\|altsyncram:altsyncram_component\|altsyncram_n8h1:auto_generated " "Elaborating entity \"altsyncram_n8h1\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit1:digit1_inst\|altsyncram:altsyncram_component\|altsyncram_n8h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit2 vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit2:digit2_inst " "Elaborating entity \"digit2\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit2:digit2_inst\"" {  } { { "../sources/vga_handler.v" "digit2_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit2:digit2_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit2:digit2_inst\|altsyncram:altsyncram_component\"" {  } { { "digit2.v" "altsyncram_component" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit2.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit2:digit2_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit2:digit2_inst\|altsyncram:altsyncram_component\"" {  } { { "digit2.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit2.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit2:digit2_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit2:digit2_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../images/piskel_sayilar/2.mif " "Parameter \"init_file\" = \"../images/piskel_sayilar/2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1850 " "Parameter \"numwords_a\" = \"1850\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432556 ""}  } { { "digit2.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit2.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750704432556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8h1 " "Found entity 1: altsyncram_o8h1" {  } { { "db/altsyncram_o8h1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_o8h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704432603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704432603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o8h1 vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit2:digit2_inst\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated " "Elaborating entity \"altsyncram_o8h1\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit2:digit2_inst\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit3 vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit3:digit3_inst " "Elaborating entity \"digit3\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit3:digit3_inst\"" {  } { { "../sources/vga_handler.v" "digit3_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit3:digit3_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit3:digit3_inst\|altsyncram:altsyncram_component\"" {  } { { "digit3.v" "altsyncram_component" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit3.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit3:digit3_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit3:digit3_inst\|altsyncram:altsyncram_component\"" {  } { { "digit3.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit3.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit3:digit3_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit3:digit3_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../images/piskel_sayilar/3.mif " "Parameter \"init_file\" = \"../images/piskel_sayilar/3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1850 " "Parameter \"numwords_a\" = \"1850\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432622 ""}  } { { "digit3.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit3.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750704432622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p8h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p8h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p8h1 " "Found entity 1: altsyncram_p8h1" {  } { { "db/altsyncram_p8h1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_p8h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704432669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704432669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p8h1 vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit3:digit3_inst\|altsyncram:altsyncram_component\|altsyncram_p8h1:auto_generated " "Elaborating entity \"altsyncram_p8h1\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit3:digit3_inst\|altsyncram:altsyncram_component\|altsyncram_p8h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit4 vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit4:digit4_inst " "Elaborating entity \"digit4\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit4:digit4_inst\"" {  } { { "../sources/vga_handler.v" "digit4_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit4:digit4_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit4:digit4_inst\|altsyncram:altsyncram_component\"" {  } { { "digit4.v" "altsyncram_component" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit4.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit4:digit4_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit4:digit4_inst\|altsyncram:altsyncram_component\"" {  } { { "digit4.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit4.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit4:digit4_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit4:digit4_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../images/piskel_sayilar/4.mif " "Parameter \"init_file\" = \"../images/piskel_sayilar/4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1850 " "Parameter \"numwords_a\" = \"1850\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432686 ""}  } { { "digit4.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit4.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750704432686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q8h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q8h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q8h1 " "Found entity 1: altsyncram_q8h1" {  } { { "db/altsyncram_q8h1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_q8h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704432733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704432733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q8h1 vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit4:digit4_inst\|altsyncram:altsyncram_component\|altsyncram_q8h1:auto_generated " "Elaborating entity \"altsyncram_q8h1\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit4:digit4_inst\|altsyncram:altsyncram_component\|altsyncram_q8h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit5 vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit5:digit5_inst " "Elaborating entity \"digit5\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit5:digit5_inst\"" {  } { { "../sources/vga_handler.v" "digit5_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit5:digit5_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit5:digit5_inst\|altsyncram:altsyncram_component\"" {  } { { "digit5.v" "altsyncram_component" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit5.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit5:digit5_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit5:digit5_inst\|altsyncram:altsyncram_component\"" {  } { { "digit5.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit5.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit5:digit5_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit5:digit5_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../images/piskel_sayilar/5.mif " "Parameter \"init_file\" = \"../images/piskel_sayilar/5.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1850 " "Parameter \"numwords_a\" = \"1850\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432751 ""}  } { { "digit5.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit5.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750704432751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r8h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r8h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r8h1 " "Found entity 1: altsyncram_r8h1" {  } { { "db/altsyncram_r8h1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_r8h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704432798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704432798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r8h1 vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit5:digit5_inst\|altsyncram:altsyncram_component\|altsyncram_r8h1:auto_generated " "Elaborating entity \"altsyncram_r8h1\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit5:digit5_inst\|altsyncram:altsyncram_component\|altsyncram_r8h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit6 vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit6:digit6_inst " "Elaborating entity \"digit6\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit6:digit6_inst\"" {  } { { "../sources/vga_handler.v" "digit6_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit6:digit6_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit6:digit6_inst\|altsyncram:altsyncram_component\"" {  } { { "digit6.v" "altsyncram_component" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit6.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit6:digit6_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit6:digit6_inst\|altsyncram:altsyncram_component\"" {  } { { "digit6.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit6.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit6:digit6_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit6:digit6_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../images/piskel_sayilar/6.mif " "Parameter \"init_file\" = \"../images/piskel_sayilar/6.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1850 " "Parameter \"numwords_a\" = \"1850\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432817 ""}  } { { "digit6.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit6.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750704432817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s8h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s8h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s8h1 " "Found entity 1: altsyncram_s8h1" {  } { { "db/altsyncram_s8h1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_s8h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704432866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704432866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s8h1 vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit6:digit6_inst\|altsyncram:altsyncram_component\|altsyncram_s8h1:auto_generated " "Elaborating entity \"altsyncram_s8h1\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit6:digit6_inst\|altsyncram:altsyncram_component\|altsyncram_s8h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit7 vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit7:digit7_inst " "Elaborating entity \"digit7\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit7:digit7_inst\"" {  } { { "../sources/vga_handler.v" "digit7_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit7:digit7_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit7:digit7_inst\|altsyncram:altsyncram_component\"" {  } { { "digit7.v" "altsyncram_component" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit7.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit7:digit7_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit7:digit7_inst\|altsyncram:altsyncram_component\"" {  } { { "digit7.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit7.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit7:digit7_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit7:digit7_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../images/piskel_sayilar/7.mif " "Parameter \"init_file\" = \"../images/piskel_sayilar/7.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1850 " "Parameter \"numwords_a\" = \"1850\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432884 ""}  } { { "digit7.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit7.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750704432884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t8h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t8h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t8h1 " "Found entity 1: altsyncram_t8h1" {  } { { "db/altsyncram_t8h1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_t8h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704432930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704432930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t8h1 vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit7:digit7_inst\|altsyncram:altsyncram_component\|altsyncram_t8h1:auto_generated " "Elaborating entity \"altsyncram_t8h1\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit7:digit7_inst\|altsyncram:altsyncram_component\|altsyncram_t8h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit8 vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit8:digit8_inst " "Elaborating entity \"digit8\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit8:digit8_inst\"" {  } { { "../sources/vga_handler.v" "digit8_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit8:digit8_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit8:digit8_inst\|altsyncram:altsyncram_component\"" {  } { { "digit8.v" "altsyncram_component" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit8.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit8:digit8_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit8:digit8_inst\|altsyncram:altsyncram_component\"" {  } { { "digit8.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit8.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit8:digit8_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit8:digit8_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../images/piskel_sayilar/8.mif " "Parameter \"init_file\" = \"../images/piskel_sayilar/8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1850 " "Parameter \"numwords_a\" = \"1850\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704432950 ""}  } { { "digit8.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit8.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750704432950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u8h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u8h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u8h1 " "Found entity 1: altsyncram_u8h1" {  } { { "db/altsyncram_u8h1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u8h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704432998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704432998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u8h1 vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit8:digit8_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated " "Elaborating entity \"altsyncram_u8h1\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit8:digit8_inst\|altsyncram:altsyncram_component\|altsyncram_u8h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704432998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit9 vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit9:digit9_inst " "Elaborating entity \"digit9\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit9:digit9_inst\"" {  } { { "../sources/vga_handler.v" "digit9_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit9:digit9_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit9:digit9_inst\|altsyncram:altsyncram_component\"" {  } { { "digit9.v" "altsyncram_component" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit9.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit9:digit9_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit9:digit9_inst\|altsyncram:altsyncram_component\"" {  } { { "digit9.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit9.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit9:digit9_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit9:digit9_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../images/piskel_sayilar/9.mif " "Parameter \"init_file\" = \"../images/piskel_sayilar/9.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1850 " "Parameter \"numwords_a\" = \"1850\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433018 ""}  } { { "digit9.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/digit9.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750704433018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v8h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v8h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v8h1 " "Found entity 1: altsyncram_v8h1" {  } { { "db/altsyncram_v8h1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_v8h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704433066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704433066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v8h1 vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit9:digit9_inst\|altsyncram:altsyncram_component\|altsyncram_v8h1:auto_generated " "Elaborating entity \"altsyncram_v8h1\" for hierarchy \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|mif_renderer_digit:digit_tens_inst\|digit9:digit9_inst\|altsyncram:altsyncram_component\|altsyncram_v8h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_renderer vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst " "Elaborating entity \"sprite_renderer\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\"" {  } { { "../sources/vga_handler.v" "sprite1_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mif_renderer_ali vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst " "Elaborating entity \"mif_renderer_ali\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\"" {  } { { "../sources/vga_handler.v" "sprite_mif_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433222 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_handler.v(26) " "Verilog HDL assignment warning at vga_handler.v(26): truncated value with size 32 to match size of target (8)" {  } { { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750704433222 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_handler.v(37) " "Verilog HDL assignment warning at vga_handler.v(37): truncated value with size 32 to match size of target (8)" {  } { { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750704433223 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ali_idle vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_idle:aliidle_inst " "Elaborating entity \"ali_idle\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_idle:aliidle_inst\"" {  } { { "../sources/vga_handler.v" "aliidle_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_idle:aliidle_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_idle:aliidle_inst\|altsyncram:altsyncram_component\"" {  } { { "ali_idle.v" "altsyncram_component" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_idle.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_idle:aliidle_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_idle:aliidle_inst\|altsyncram:altsyncram_component\"" {  } { { "ali_idle.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_idle.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_idle:aliidle_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_idle:aliidle_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../images/mifs/idle.mif " "Parameter \"init_file\" = \"../images/mifs/idle.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433250 ""}  } { { "ali_idle.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_idle.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750704433250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nkg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nkg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nkg1 " "Found entity 1: altsyncram_nkg1" {  } { { "db/altsyncram_nkg1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_nkg1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704433302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704433302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nkg1 vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_idle:aliidle_inst\|altsyncram:altsyncram_component\|altsyncram_nkg1:auto_generated " "Elaborating entity \"altsyncram_nkg1\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_idle:aliidle_inst\|altsyncram:altsyncram_component\|altsyncram_nkg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_11a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_11a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_11a " "Found entity 1: decode_11a" {  } { { "db/decode_11a.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/decode_11a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704433350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704433350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_11a vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_idle:aliidle_inst\|altsyncram:altsyncram_component\|altsyncram_nkg1:auto_generated\|decode_11a:rden_decode " "Elaborating entity \"decode_11a\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_idle:aliidle_inst\|altsyncram:altsyncram_component\|altsyncram_nkg1:auto_generated\|decode_11a:rden_decode\"" {  } { { "db/altsyncram_nkg1.tdf" "rden_decode" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_nkg1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ofb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ofb " "Found entity 1: mux_ofb" {  } { { "db/mux_ofb.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/mux_ofb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704433398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704433398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ofb vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_idle:aliidle_inst\|altsyncram:altsyncram_component\|altsyncram_nkg1:auto_generated\|mux_ofb:mux2 " "Elaborating entity \"mux_ofb\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_idle:aliidle_inst\|altsyncram:altsyncram_component\|altsyncram_nkg1:auto_generated\|mux_ofb:mux2\"" {  } { { "db/altsyncram_nkg1.tdf" "mux2" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_nkg1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ali_walk vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_walk:aliwalk_inst " "Elaborating entity \"ali_walk\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_walk:aliwalk_inst\"" {  } { { "../sources/vga_handler.v" "aliwalk_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_walk:aliwalk_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_walk:aliwalk_inst\|altsyncram:altsyncram_component\"" {  } { { "ali_walk.v" "altsyncram_component" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_walk.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_walk:aliwalk_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_walk:aliwalk_inst\|altsyncram:altsyncram_component\"" {  } { { "ali_walk.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_walk.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_walk:aliwalk_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_walk:aliwalk_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../EE314_Project_LegendaryLabCrew/images/mifs/walk.mif " "Parameter \"init_file\" = \"../../EE314_Project_LegendaryLabCrew/images/mifs/walk.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 22000 " "Parameter \"numwords_a\" = \"22000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433419 ""}  } { { "ali_walk.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_walk.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750704433419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_unj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_unj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_unj1 " "Found entity 1: altsyncram_unj1" {  } { { "db/altsyncram_unj1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_unj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704433469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704433469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_unj1 vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_walk:aliwalk_inst\|altsyncram:altsyncram_component\|altsyncram_unj1:auto_generated " "Elaborating entity \"altsyncram_unj1\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_walk:aliwalk_inst\|altsyncram:altsyncram_component\|altsyncram_unj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704433516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704433516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_walk:aliwalk_inst\|altsyncram:altsyncram_component\|altsyncram_unj1:auto_generated\|decode_01a:rden_decode " "Elaborating entity \"decode_01a\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_walk:aliwalk_inst\|altsyncram:altsyncram_component\|altsyncram_unj1:auto_generated\|decode_01a:rden_decode\"" {  } { { "db/altsyncram_unj1.tdf" "rden_decode" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_unj1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nfb " "Found entity 1: mux_nfb" {  } { { "db/mux_nfb.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/mux_nfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704433562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704433562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nfb vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_walk:aliwalk_inst\|altsyncram:altsyncram_component\|altsyncram_unj1:auto_generated\|mux_nfb:mux2 " "Elaborating entity \"mux_nfb\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_walk:aliwalk_inst\|altsyncram:altsyncram_component\|altsyncram_unj1:auto_generated\|mux_nfb:mux2\"" {  } { { "db/altsyncram_unj1.tdf" "mux2" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_unj1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ali_attack_start vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_start:aliattackstart_inst " "Elaborating entity \"ali_attack_start\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_start:aliattackstart_inst\"" {  } { { "../sources/vga_handler.v" "aliattackstart_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_start:aliattackstart_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_start:aliattackstart_inst\|altsyncram:altsyncram_component\"" {  } { { "ali_attack_start.v" "altsyncram_component" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_start.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_start:aliattackstart_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_start:aliattackstart_inst\|altsyncram:altsyncram_component\"" {  } { { "ali_attack_start.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_start.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_start:aliattackstart_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_start:aliattackstart_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../images/mifs/attack_start.mif " "Parameter \"init_file\" = \"../images/mifs/attack_start.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 28000 " "Parameter \"numwords_a\" = \"28000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433582 ""}  } { { "ali_attack_start.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_start.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750704433582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_efh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_efh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_efh1 " "Found entity 1: altsyncram_efh1" {  } { { "db/altsyncram_efh1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_efh1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704433634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704433634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_efh1 vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_start:aliattackstart_inst\|altsyncram:altsyncram_component\|altsyncram_efh1:auto_generated " "Elaborating entity \"altsyncram_efh1\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_start:aliattackstart_inst\|altsyncram:altsyncram_component\|altsyncram_efh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ali_attack_active vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst " "Elaborating entity \"ali_attack_active\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\"" {  } { { "../sources/vga_handler.v" "aliattackactive_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\"" {  } { { "ali_attack_active.v" "altsyncram_component" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\"" {  } { { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../images/mifs/attack_active.mif " "Parameter \"init_file\" = \"../images/mifs/attack_active.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433657 ""}  } { { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750704433657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cih1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cih1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cih1 " "Found entity 1: altsyncram_cih1" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704433715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704433715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cih1 vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated " "Elaborating entity \"altsyncram_cih1\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704433765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704433765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_cih1.tdf" "rden_decode" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/mux_tfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704433812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704433812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|mux_tfb:mux2 " "Elaborating entity \"mux_tfb\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|mux_tfb:mux2\"" {  } { { "db/altsyncram_cih1.tdf" "mux2" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ali_attack_recovery vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_recovery:aliattackrecovery_inst " "Elaborating entity \"ali_attack_recovery\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_recovery:aliattackrecovery_inst\"" {  } { { "../sources/vga_handler.v" "aliattackrecovery_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_recovery:aliattackrecovery_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_recovery:aliattackrecovery_inst\|altsyncram:altsyncram_component\"" {  } { { "ali_attack_recovery.v" "altsyncram_component" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_recovery.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433834 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_recovery:aliattackrecovery_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_recovery:aliattackrecovery_inst\|altsyncram:altsyncram_component\"" {  } { { "ali_attack_recovery.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_recovery.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_recovery:aliattackrecovery_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_recovery:aliattackrecovery_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../images/mifs/attack_recovery.mif " "Parameter \"init_file\" = \"../images/mifs/attack_recovery.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433836 ""}  } { { "ali_attack_recovery.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_recovery.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750704433836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vph1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vph1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vph1 " "Found entity 1: altsyncram_vph1" {  } { { "db/altsyncram_vph1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_vph1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704433886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704433886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vph1 vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_recovery:aliattackrecovery_inst\|altsyncram:altsyncram_component\|altsyncram_vph1:auto_generated " "Elaborating entity \"altsyncram_vph1\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_recovery:aliattackrecovery_inst\|altsyncram:altsyncram_component\|altsyncram_vph1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ali_attack_dir_active vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst " "Elaborating entity \"ali_attack_dir_active\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\"" {  } { { "../sources/vga_handler.v" "aliattackdiractive_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\"" {  } { { "ali_attack_dir_active.v" "altsyncram_component" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\"" {  } { { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704433963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../images/mifs/directional_attack.mif " "Parameter \"init_file\" = \"../images/mifs/directional_attack.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704433963 ""}  } { { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750704433963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2i1 " "Found entity 1: altsyncram_u2i1" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704434019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704434019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u2i1 vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated " "Elaborating entity \"altsyncram_u2i1\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704434019 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "65536 45540 C:/EE314/GPIO_EE314/images/mifs/directional_attack.mif " "Memory depth (65536) in the design file differs from memory depth (45540) in the Memory Initialization File \"C:/EE314/GPIO_EE314/images/mifs/directional_attack.mif\" -- setting initial value for remaining addresses to 0" {  } { { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1750704434178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ali_stun vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_stun:alistun_inst " "Elaborating entity \"ali_stun\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_stun:alistun_inst\"" {  } { { "../sources/vga_handler.v" "alistun_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704434273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_stun:alistun_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_stun:alistun_inst\|altsyncram:altsyncram_component\"" {  } { { "ali_stun.v" "altsyncram_component" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_stun.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704434281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_stun:alistun_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_stun:alistun_inst\|altsyncram:altsyncram_component\"" {  } { { "ali_stun.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_stun.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704434282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_stun:alistun_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_stun:alistun_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704434282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704434282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704434282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../images/mifs/hurt.mif " "Parameter \"init_file\" = \"../images/mifs/hurt.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704434282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704434282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704434282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704434282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20000 " "Parameter \"numwords_a\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704434282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704434282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704434282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704434282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704434282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704434282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704434282 ""}  } { { "ali_stun.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_stun.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750704434282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4lg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4lg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4lg1 " "Found entity 1: altsyncram_4lg1" {  } { { "db/altsyncram_4lg1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_4lg1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704434331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704434331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4lg1 vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_stun:alistun_inst\|altsyncram:altsyncram_component\|altsyncram_4lg1:auto_generated " "Elaborating entity \"altsyncram_4lg1\" for hierarchy \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_stun:alistun_inst\|altsyncram:altsyncram_component\|altsyncram_4lg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704434331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:vga_driver_inst " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:vga_driver_inst\"" {  } { { "ee314_project_legendarylabcrew.v" "vga_driver_inst" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704434452 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "address aliattackdiractive_inst 15 16 " "Port \"address\" on the entity instantiation of \"aliattackdiractive_inst\" is connected to a signal of width 15. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "../sources/vga_handler.v" "aliattackdiractive_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1750704434657 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "address aliattackactive_inst 15 16 " "Port \"address\" on the entity instantiation of \"aliattackactive_inst\" is connected to a signal of width 15. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "../sources/vga_handler.v" "aliattackactive_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1750704434659 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "pixel_y sprite_mif_inst 10 9 " "Port \"pixel_y\" on the entity instantiation of \"sprite_mif_inst\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "../sources/vga_handler.v" "sprite_mif_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1750704434662 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address digit9_inst 15 11 " "Port \"address\" on the entity instantiation of \"digit9_inst\" is connected to a signal of width 15. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "../sources/vga_handler.v" "digit9_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1750704434669 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit9:digit9_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address digit8_inst 15 11 " "Port \"address\" on the entity instantiation of \"digit8_inst\" is connected to a signal of width 15. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "../sources/vga_handler.v" "digit8_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 210 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1750704434670 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit8:digit8_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address digit7_inst 15 11 " "Port \"address\" on the entity instantiation of \"digit7_inst\" is connected to a signal of width 15. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "../sources/vga_handler.v" "digit7_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 204 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1750704434670 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit7:digit7_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address digit6_inst 15 11 " "Port \"address\" on the entity instantiation of \"digit6_inst\" is connected to a signal of width 15. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "../sources/vga_handler.v" "digit6_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 198 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1750704434671 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit6:digit6_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address digit5_inst 15 11 " "Port \"address\" on the entity instantiation of \"digit5_inst\" is connected to a signal of width 15. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "../sources/vga_handler.v" "digit5_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 192 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1750704434671 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit5:digit5_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address digit4_inst 15 11 " "Port \"address\" on the entity instantiation of \"digit4_inst\" is connected to a signal of width 15. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "../sources/vga_handler.v" "digit4_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 186 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1750704434672 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit4:digit4_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address digit3_inst 15 11 " "Port \"address\" on the entity instantiation of \"digit3_inst\" is connected to a signal of width 15. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "../sources/vga_handler.v" "digit3_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 180 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1750704434672 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit3:digit3_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address digit2_inst 15 11 " "Port \"address\" on the entity instantiation of \"digit2_inst\" is connected to a signal of width 15. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "../sources/vga_handler.v" "digit2_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 174 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1750704434672 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit2:digit2_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address digit1_inst 15 11 " "Port \"address\" on the entity instantiation of \"digit1_inst\" is connected to a signal of width 15. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "../sources/vga_handler.v" "digit1_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 168 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1750704434673 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit1:digit1_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address digit0_inst 15 11 " "Port \"address\" on the entity instantiation of \"digit0_inst\" is connected to a signal of width 15. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "../sources/vga_handler.v" "digit0_inst" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 162 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1750704434673 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit0:digit0_inst"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a32 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a33 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 769 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a34 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a35 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 813 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a36 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 835 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a37 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 857 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a38 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a39 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 901 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a40 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a41 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 945 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a42 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a43 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 989 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a44 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1011 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a45 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a46 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a47 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1077 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a48 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a49 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a50 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a51 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a52 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a53 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a54 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a55 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1253 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a56 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a57 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a58 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a59 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1341 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a60 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a61 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1385 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a62 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a63 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1429 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a32 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a33 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 769 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a34 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a35 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 813 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a36 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 835 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a37 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 857 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a38 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a39 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 901 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a40 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a41 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 945 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a42 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a43 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 989 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a44 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1011 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a45 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a46 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a47 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1077 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a48 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a49 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a50 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a51 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a52 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a53 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a54 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a55 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1253 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a56 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a57 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a58 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a59 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1341 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a60 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a61 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1385 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a62 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a63 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite2_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1429 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 778 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a32 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a33 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 769 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a34 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a35 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 813 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a36 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 835 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a37 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 857 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a38 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a39 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 901 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a40 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a41 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 945 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a42 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a43 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 989 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a44 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1011 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a45 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a46 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a47 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1077 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a48 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a49 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a50 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a51 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a52 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a53 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a54 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a55 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1253 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a56 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a57 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a58 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a59 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1341 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a60 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a61 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1385 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a62 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a63 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_dir_active:aliattackdiractive_inst\|altsyncram:altsyncram_component\|altsyncram_u2i1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_u2i1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_u2i1.tdf" 1429 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_dir_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_dir_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 88 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_dir_active:aliattackdiractive_inst|altsyncram:altsyncram_component|altsyncram_u2i1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a32 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a33 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 769 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a34 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a35 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 813 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a36 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 835 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a37 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 857 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a38 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a39 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 901 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a40 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a41 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 945 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a42 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a43 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 989 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a44 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1011 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a45 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a46 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a47 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1077 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a48 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a49 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a50 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a51 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a52 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a53 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a54 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a55 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1253 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a56 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a57 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a58 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a59 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1341 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a60 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a61 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1385 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a62 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a63 " "Synthesized away node \"vga_handler:vga_handler_inst\|sprite_renderer:sprite1_inst\|mif_renderer_ali:sprite_mif_inst\|ali_attack_active:aliattackactive_inst\|altsyncram:altsyncram_component\|altsyncram_cih1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/altsyncram_cih1.tdf" 1429 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ali_attack_active.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ali_attack_active.v" 82 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 76 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 701 0 0 } } { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 767 0 0 } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 264 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704434855 "|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst|mif_renderer_ali:sprite_mif_inst|ali_attack_active:aliattackactive_inst|altsyncram:altsyncram_component|altsyncram_cih1:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1750704434855 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1750704434855 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "game_clock_generator:game_clk_gen_inst\|game_clk " "Found clock multiplexer game_clock_generator:game_clk_gen_inst\|game_clk" {  } { { "../sources/clock_generator.v" "" { Text "C:/EE314/GPIO_EE314/sources/clock_generator.v" 69 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1750704435028 "|EE314_Project_LegendaryLabCrew|game_clock_generator:game_clk_gen_inst|game_clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1750704435028 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game_controller:game_controller_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game_controller:game_controller_inst\|Mod1\"" {  } { { "../sources/game_controller.v" "Mod1" { Text "C:/EE314/GPIO_EE314/sources/game_controller.v" 361 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704436262 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game_controller:game_controller_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game_controller:game_controller_inst\|Div0\"" {  } { { "../sources/game_controller.v" "Div0" { Text "C:/EE314/GPIO_EE314/sources/game_controller.v" 360 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704436262 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game_controller:game_controller_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game_controller:game_controller_inst\|Mod0\"" {  } { { "../sources/game_controller.v" "Mod0" { Text "C:/EE314/GPIO_EE314/sources/game_controller.v" 360 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704436262 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|Div1\"" {  } { { "../sources/vga_handler.v" "Div1" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 292 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704436262 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|Mod1\"" {  } { { "../sources/vga_handler.v" "Mod1" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 292 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704436262 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|Mod3\"" {  } { { "../sources/vga_handler.v" "Mod3" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 293 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704436262 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1750704436262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_controller:game_controller_inst\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"game_controller:game_controller_inst\|lpm_divide:Mod1\"" {  } { { "../sources/game_controller.v" "" { Text "C:/EE314/GPIO_EE314/sources/game_controller.v" 361 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704436306 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_controller:game_controller_inst\|lpm_divide:Mod1 " "Instantiated megafunction \"game_controller:game_controller_inst\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704436307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704436307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704436307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704436307 ""}  } { { "../sources/game_controller.v" "" { Text "C:/EE314/GPIO_EE314/sources/game_controller.v" 361 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750704436307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/lpm_divide_82m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704436350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704436350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704436362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704436362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/alt_u_div_sse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704436380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704436380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_controller:game_controller_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"game_controller:game_controller_inst\|lpm_divide:Div0\"" {  } { { "../sources/game_controller.v" "" { Text "C:/EE314/GPIO_EE314/sources/game_controller.v" 360 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704436390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_controller:game_controller_inst\|lpm_divide:Div0 " "Instantiated megafunction \"game_controller:game_controller_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704436390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704436390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704436390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704436390 ""}  } { { "../sources/game_controller.v" "" { Text "C:/EE314/GPIO_EE314/sources/game_controller.v" 360 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750704436390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/lpm_divide_5am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704436434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704436434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|lpm_divide:Div1\"" {  } { { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 292 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704436448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|lpm_divide:Div1 " "Instantiated megafunction \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704436448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704436448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704436448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704436448 ""}  } { { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 292 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750704436448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/lpm_divide_ibm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704436494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704436494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704436507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704436507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/alt_u_div_mve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704436541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704436541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|lpm_divide:Mod1\"" {  } { { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 292 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704436559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|lpm_divide:Mod1 " "Instantiated megafunction \"vga_handler:vga_handler_inst\|background_renderer:bg_inst\|counter_renderer:counter_renderer_inst\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704436559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704436559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704436559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750704436559 ""}  } { { "../sources/vga_handler.v" "" { Text "C:/EE314/GPIO_EE314/sources/vga_handler.v" 292 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750704436559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/db/lpm_divide_l3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750704436605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704436605 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "20 " "20 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1750704437083 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1750704437137 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1750704437137 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[9\] GND pin " "The pin \"GPIO\[9\]\" is fed by GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1750704437139 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1750704437139 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750704438930 "|EE314_Project_LegendaryLabCrew|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1750704438930 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1750704439139 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750704441406 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.map.smsg " "Generated suppressed messages file C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704441869 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750704442286 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750704442286 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704442587 "|EE314_Project_LegendaryLabCrew|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704442587 "|EE314_Project_LegendaryLabCrew|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704442587 "|EE314_Project_LegendaryLabCrew|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704442587 "|EE314_Project_LegendaryLabCrew|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704442587 "|EE314_Project_LegendaryLabCrew|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704442587 "|EE314_Project_LegendaryLabCrew|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704442587 "|EE314_Project_LegendaryLabCrew|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704442587 "|EE314_Project_LegendaryLabCrew|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704442587 "|EE314_Project_LegendaryLabCrew|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750704442587 "|EE314_Project_LegendaryLabCrew|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1750704442587 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2471 " "Implemented 2471 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750704442594 ""} { "Info" "ICUT_CUT_TM_OPINS" "104 " "Implemented 104 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750704442594 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "52 " "Implemented 52 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1750704442594 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1711 " "Implemented 1711 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750704442594 ""} { "Info" "ICUT_CUT_TM_RAMS" "584 " "Implemented 584 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1750704442594 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1750704442594 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750704442594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 281 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 281 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4940 " "Peak virtual memory: 4940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750704442672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 23 21:47:22 2025 " "Processing ended: Mon Jun 23 21:47:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750704442672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750704442672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750704442672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750704442672 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1750704444148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750704444149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 23 21:47:23 2025 " "Processing started: Mon Jun 23 21:47:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750704444149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1750704444149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EE314_Project_LegendaryLabCrew -c EE314_Project_LegendaryLabCrew " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EE314_Project_LegendaryLabCrew -c EE314_Project_LegendaryLabCrew" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1750704444149 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1750704444255 ""}
{ "Info" "0" "" "Project  = EE314_Project_LegendaryLabCrew" {  } {  } 0 0 "Project  = EE314_Project_LegendaryLabCrew" 0 0 "Fitter" 0 0 1750704444256 ""}
{ "Info" "0" "" "Revision = EE314_Project_LegendaryLabCrew" {  } {  } 0 0 "Revision = EE314_Project_LegendaryLabCrew" 0 0 "Fitter" 0 0 1750704444256 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1750704444473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1750704444474 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EE314_Project_LegendaryLabCrew 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"EE314_Project_LegendaryLabCrew\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1750704444508 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1750704444562 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1750704444562 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1750704445167 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1750704445189 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1750704445406 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1750704445536 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1750704456400 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 33 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 33 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1750704456754 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1750704456754 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750704456754 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1750704456808 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1750704456810 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1750704456814 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1750704456818 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1750704456818 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1750704456820 ""}
{ "Info" "ISTA_SDC_FOUND" "EE314_Project_LegendaryLabCrew.SDC " "Reading SDC File: 'EE314_Project_LegendaryLabCrew.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1750704458321 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "EE314_Project_LegendaryLabCrew.sdc 25 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at EE314_Project_LegendaryLabCrew.sdc(25): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1750704458334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock EE314_Project_LegendaryLabCrew.sdc 25 Argument <targets> is not an object ID " "Ignored create_clock at EE314_Project_LegendaryLabCrew.sdc(25): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1750704458335 ""}  } { { "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1750704458335 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "EE314_Project_LegendaryLabCrew.sdc 26 altera_reserved_tdi port " "Ignored filter at EE314_Project_LegendaryLabCrew.sdc(26): altera_reserved_tdi could not be matched with a port" {  } { { "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1750704458335 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "EE314_Project_LegendaryLabCrew.sdc 26 altera_reserved_tck clock " "Ignored filter at EE314_Project_LegendaryLabCrew.sdc(26): altera_reserved_tck could not be matched with a clock" {  } { { "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1750704458336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay EE314_Project_LegendaryLabCrew.sdc 26 Argument <targets> is an empty collection " "Ignored set_input_delay at EE314_Project_LegendaryLabCrew.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1750704458336 ""}  } { { "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1750704458336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay EE314_Project_LegendaryLabCrew.sdc 26 Argument -clock is not an object ID " "Ignored set_input_delay at EE314_Project_LegendaryLabCrew.sdc(26): Argument -clock is not an object ID" {  } { { "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1750704458336 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "EE314_Project_LegendaryLabCrew.sdc 27 altera_reserved_tms port " "Ignored filter at EE314_Project_LegendaryLabCrew.sdc(27): altera_reserved_tms could not be matched with a port" {  } { { "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1750704458336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay EE314_Project_LegendaryLabCrew.sdc 27 Argument <targets> is an empty collection " "Ignored set_input_delay at EE314_Project_LegendaryLabCrew.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1750704458336 ""}  } { { "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1750704458336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay EE314_Project_LegendaryLabCrew.sdc 27 Argument -clock is not an object ID " "Ignored set_input_delay at EE314_Project_LegendaryLabCrew.sdc(27): Argument -clock is not an object ID" {  } { { "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1750704458336 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "EE314_Project_LegendaryLabCrew.sdc 28 altera_reserved_tdo port " "Ignored filter at EE314_Project_LegendaryLabCrew.sdc(28): altera_reserved_tdo could not be matched with a port" {  } { { "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1750704458337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay EE314_Project_LegendaryLabCrew.sdc 28 Argument <targets> is an empty collection " "Ignored set_output_delay at EE314_Project_LegendaryLabCrew.sdc(28): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1750704458337 ""}  } { { "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1750704458337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay EE314_Project_LegendaryLabCrew.sdc 28 Argument -clock is not an object ID " "Ignored set_output_delay at EE314_Project_LegendaryLabCrew.sdc(28): Argument -clock is not an object ID" {  } { { "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1750704458337 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1750704458337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "EE314_Project_LegendaryLabCrew.sdc 90 VGA_BLANK port " "Ignored filter at EE314_Project_LegendaryLabCrew.sdc(90): VGA_BLANK could not be matched with a port" {  } { { "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1750704458338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay EE314_Project_LegendaryLabCrew.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at EE314_Project_LegendaryLabCrew.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1750704458338 ""}  } { { "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1750704458338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay EE314_Project_LegendaryLabCrew.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at EE314_Project_LegendaryLabCrew.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1750704458338 ""}  } { { "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1750704458338 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register game_controller:game_controller_inst\|seg7\[15\] KEY\[0\] " "Register game_controller:game_controller_inst\|seg7\[15\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1750704458387 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1750704458387 "|EE314_Project_LegendaryLabCrew|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "game_clock_generator:game_clk_gen_inst\|clk25MHz:vga_clk_gen\|clk25MHz " "Node: game_clock_generator:game_clk_gen_inst\|clk25MHz:vga_clk_gen\|clk25MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_driver:vga_driver_inst\|blue_reg\[6\] game_clock_generator:game_clk_gen_inst\|clk25MHz:vga_clk_gen\|clk25MHz " "Register vga_driver:vga_driver_inst\|blue_reg\[6\] is being clocked by game_clock_generator:game_clk_gen_inst\|clk25MHz:vga_clk_gen\|clk25MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1750704458387 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1750704458387 "|EE314_Project_LegendaryLabCrew|game_clock_generator:game_clk_gen_inst|clk25MHz:vga_clk_gen|clk25MHz"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1750704458425 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1750704458429 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750704458430 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750704458430 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750704458430 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259      clk_vga " "   9.259      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750704458430 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750704458430 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750704458430 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750704458430 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750704458430 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1750704458430 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1750704458600 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1750704458602 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1750704458602 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750704458831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1750704464200 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_RAM_PACKING_RESOURCE_OVERUSE" "" "Can't place all RAM cells in design" { { "Info" "IFITAPI_FITAPI_VPR_RAM_TRI_MEMORY_FAILURE_ADDITIONAL_RAMS_REQUIRED" "397 M10K block 434 " "Selected device has 397 memory locations of type M10K block. The current design requires 434 memory locations of type M10K block to successfully fit." {  } {  } 0 170034 "Selected device has %1!d! memory locations of type %2!s!. The current design requires %3!d! memory locations of type %2!s! to successfully fit." 0 0 "Design Software" 0 -1 1750704465393 ""} { "Info" "IFITAPI_FITAPI_VPR_RAM_TRI_MEMORY_FAILURE_REQUIRED_MEMORY_USAGE_ON_DEVICE" "109% M10K block memory block locations required " "Memory usage required for the design in the current device: 109% M10K block memory block locations required" {  } {  } 0 170033 "Memory usage required for the design in the current device: %1!s!" 0 0 "Design Software" 0 -1 1750704465393 ""} { "Info" "IFITAPI_FITAPI_VPR_STATUS_FAILED_RAM_PACKING_AND_INFORM_ABOUT_PAUSED_READ_ACF" "" "The Fitter setting for Equivalent RAM and MLAB Paused Read Capabilities is currently set to Care. More RAMs may be placed in MLAB locations if a different paused read behavior is allowed." {  } {  } 0 170043 "The Fitter setting for Equivalent RAM and MLAB Paused Read Capabilities is currently set to Care. More RAMs may be placed in MLAB locations if a different paused read behavior is allowed." 0 0 "Design Software" 0 -1 1750704465393 ""}  } { { "c:/intelfpga_lite/23.1std/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" "MEM" } }  } 0 170040 "Can't place all RAM cells in design" 0 0 "Fitter" 0 -1 1750704465393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750704465397 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.66 " "Total time spent on timing analysis during the Fitter is 0.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1750704465398 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "52 " "Following 52 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently enabled " "Pin GPIO\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750704470673 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1750704470673 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "97 " "Following 97 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[0\] GND " "Pin DRAM_ADDR\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[1\] GND " "Pin DRAM_ADDR\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[2\] GND " "Pin DRAM_ADDR\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[3\] GND " "Pin DRAM_ADDR\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[4\] GND " "Pin DRAM_ADDR\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[5\] GND " "Pin DRAM_ADDR\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[6\] GND " "Pin DRAM_ADDR\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[7\] GND " "Pin DRAM_ADDR\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[8\] GND " "Pin DRAM_ADDR\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[9\] GND " "Pin DRAM_ADDR\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[10\] GND " "Pin DRAM_ADDR\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[11\] GND " "Pin DRAM_ADDR\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[12\] GND " "Pin DRAM_ADDR\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_BA\[0\] GND " "Pin DRAM_BA\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_BA[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_BA\[1\] GND " "Pin DRAM_BA\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_BA[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CAS_N GND " "Pin DRAM_CAS_N has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_CAS_N } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CKE GND " "Pin DRAM_CKE has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_CKE } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CLK GND " "Pin DRAM_CLK has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_CLK } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CS_N GND " "Pin DRAM_CS_N has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_CS_N } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_LDQM GND " "Pin DRAM_LDQM has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_LDQM } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_RAS_N GND " "Pin DRAM_RAS_N has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_RAS_N } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_UDQM GND " "Pin DRAM_UDQM has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_UDQM } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_WE_N GND " "Pin DRAM_WE_N has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_WE_N } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[1\] VCC " "Pin HEX0\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[2\] VCC " "Pin HEX0\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[3\] VCC " "Pin HEX0\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[6\] VCC " "Pin HEX0\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[2\] VCC " "Pin HEX5\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HEX5[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[0\] GND " "Pin VGA_B\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { VGA_B[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[1\] GND " "Pin VGA_B\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { VGA_B[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[2\] GND " "Pin VGA_B\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { VGA_B[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[3\] GND " "Pin VGA_B\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { VGA_B[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[4\] GND " "Pin VGA_B\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { VGA_B[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[5\] GND " "Pin VGA_B\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { VGA_B[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[0\] GND " "Pin VGA_G\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { VGA_G[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[1\] GND " "Pin VGA_G\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { VGA_G[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[2\] GND " "Pin VGA_G\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { VGA_G[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[3\] GND " "Pin VGA_G\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { VGA_G[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[4\] GND " "Pin VGA_G\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { VGA_G[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[0\] GND " "Pin VGA_R\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { VGA_R[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[1\] GND " "Pin VGA_R\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { VGA_R[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[2\] GND " "Pin VGA_R\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { VGA_R[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[3\] GND " "Pin VGA_R\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { VGA_R[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[4\] GND " "Pin VGA_R\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { VGA_R[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_SYNC_N GND " "Pin VGA_SYNC_N has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { VGA_SYNC_N } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[0\] VCC " "Pin DRAM_DQ\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[1\] VCC " "Pin DRAM_DQ\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[2\] VCC " "Pin DRAM_DQ\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[3\] VCC " "Pin DRAM_DQ\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[4\] VCC " "Pin DRAM_DQ\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[5\] VCC " "Pin DRAM_DQ\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[6\] VCC " "Pin DRAM_DQ\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[7\] VCC " "Pin DRAM_DQ\[7\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[8\] VCC " "Pin DRAM_DQ\[8\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[9\] VCC " "Pin DRAM_DQ\[9\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[10\] VCC " "Pin DRAM_DQ\[10\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[11\] VCC " "Pin DRAM_DQ\[11\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[12\] VCC " "Pin DRAM_DQ\[12\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[13\] VCC " "Pin DRAM_DQ\[13\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[14\] VCC " "Pin DRAM_DQ\[14\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[15\] VCC " "Pin DRAM_DQ\[15\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[0\] VCC " "Pin GPIO\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[1\] VCC " "Pin GPIO\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[2\] VCC " "Pin GPIO\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[4\] VCC " "Pin GPIO\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[6\] VCC " "Pin GPIO\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[8\] VCC " "Pin GPIO\[8\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[10\] VCC " "Pin GPIO\[10\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[11\] VCC " "Pin GPIO\[11\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[12\] VCC " "Pin GPIO\[12\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[13\] VCC " "Pin GPIO\[13\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[14\] VCC " "Pin GPIO\[14\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[15\] VCC " "Pin GPIO\[15\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[16\] VCC " "Pin GPIO\[16\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[17\] VCC " "Pin GPIO\[17\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[18\] VCC " "Pin GPIO\[18\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[19\] VCC " "Pin GPIO\[19\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[20\] VCC " "Pin GPIO\[20\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[21\] VCC " "Pin GPIO\[21\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[22\] VCC " "Pin GPIO\[22\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[23\] VCC " "Pin GPIO\[23\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[24\] VCC " "Pin GPIO\[24\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[25\] VCC " "Pin GPIO\[25\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[26\] VCC " "Pin GPIO\[26\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[27\] VCC " "Pin GPIO\[27\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[28\] VCC " "Pin GPIO\[28\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[29\] VCC " "Pin GPIO\[29\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[30\] VCC " "Pin GPIO\[30\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[31\] VCC " "Pin GPIO\[31\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[32\] VCC " "Pin GPIO\[32\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[33\] VCC " "Pin GPIO\[33\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[34\] VCC " "Pin GPIO\[34\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[35\] VCC " "Pin GPIO\[35\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[3\] VCC " "Pin GPIO\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[5\] VCC " "Pin GPIO\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[7\] VCC " "Pin GPIO\[7\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[9\] GND " "Pin GPIO\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "ee314_project_legendarylabcrew.v" "" { Text "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/ee314_project_legendarylabcrew.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1750704470676 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1750704470676 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1750704470682 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.fit.smsg " "Generated suppressed messages file C:/EE314/GPIO_EE314/EE314_Project_LegendaryLabCrew/EE314_Project_LegendaryLabCrew.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1750704471011 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 22 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "6592 " "Peak virtual memory: 6592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750704471181 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 23 21:47:51 2025 " "Processing ended: Mon Jun 23 21:47:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750704471181 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750704471181 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750704471181 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1750704471181 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 303 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 303 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1750704472018 ""}
