$date
	Tue Nov 18 04:31:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module universal_tb $end
$var wire 32 ! instr_rdata [31:0] $end
$var wire 32 " instr_addr [31:0] $end
$var wire 4 # data_we [3:0] $end
$var wire 32 $ data_wdata [31:0] $end
$var wire 1 % data_re $end
$var wire 32 & data_rdata [31:0] $end
$var wire 32 ' data_addr [31:0] $end
$var reg 1 ( clk $end
$var reg 1 ) rst $end
$var integer 32 * cycle_count [31:0] $end
$var integer 32 + max_cycles [31:0] $end
$var integer 32 , trace_fd [31:0] $end
$scope module dut $end
$var wire 1 - branch_taken_e $end
$var wire 1 ( clk $end
$var wire 32 . data_addr [31:0] $end
$var wire 32 / data_wdata [31:0] $end
$var wire 1 0 dbg_branch_taken $end
$var wire 1 1 dbg_bubble_ex $end
$var wire 32 2 dbg_busy_vec [31:0] $end
$var wire 1 3 dbg_fwd_rs1 $end
$var wire 1 4 dbg_fwd_rs2 $end
$var wire 32 5 dbg_instr_d [31:0] $end
$var wire 32 6 dbg_instr_e [31:0] $end
$var wire 32 7 dbg_instr_f [31:0] $end
$var wire 32 8 dbg_pc_f [31:0] $end
$var wire 32 9 dbg_result_e [31:0] $end
$var wire 1 : dbg_stall $end
$var wire 32 ; instr_addr [31:0] $end
$var wire 32 < instr_f [31:0] $end
$var wire 1 = is_load_ex $end
$var wire 1 ) rst $end
$var wire 1 > use_rs2_d $end
$var wire 1 ? use_rs1_d $end
$var wire 1 @ stall_if_id $end
$var wire 32 A rs2_val_d_fwd [31:0] $end
$var wire 32 B rs2_val_d [31:0] $end
$var wire 5 C rs2_d [4:0] $end
$var wire 32 D rs1_val_d_fwd [31:0] $end
$var wire 32 E rs1_val_d [31:0] $end
$var wire 5 F rs1_d [4:0] $end
$var wire 5 G rd_d [4:0] $end
$var wire 1 H prod_is_load_rs2 $end
$var wire 1 I prod_is_load_rs1 $end
$var wire 32 J pc_plus4_f [31:0] $end
$var wire 32 K pc_next [31:0] $end
$var wire 32 L instr_rdata [31:0] $end
$var wire 32 M imm_d [31:0] $end
$var wire 1 N hazard_rs2 $end
$var wire 1 O hazard_rs1 $end
$var wire 1 P fwd_rs2_en $end
$var wire 1 Q fwd_rs1_en $end
$var wire 4 R data_we [3:0] $end
$var wire 1 % data_re $end
$var wire 32 S data_rdata [31:0] $end
$var wire 26 T ctrl_d [25:0] $end
$var wire 32 U busy_vec [31:0] $end
$var wire 1 V bubble_ex $end
$var wire 1 W branch_cond_e $end
$var wire 32 X alu_result_e [31:0] $end
$var wire 32 Y addr_e [31:0] $end
$var parameter 32 Z NOP $end
$var reg 4 [ be_e [3:0] $end
$var reg 32 \ branch_target_e [31:0] $end
$var reg 26 ] de_ctrl [25:0] $end
$var reg 32 ^ de_imm [31:0] $end
$var reg 32 _ de_instr [31:0] $end
$var reg 32 ` de_pc [31:0] $end
$var reg 5 a de_rd [4:0] $end
$var reg 5 b de_rs1 [4:0] $end
$var reg 32 c de_rs1_val [31:0] $end
$var reg 5 d de_rs2 [4:0] $end
$var reg 32 e de_rs2_val [31:0] $end
$var reg 32 f fd_instr [31:0] $end
$var reg 32 g fd_pc [31:0] $end
$var reg 32 h load_data_e [31:0] $end
$var reg 32 i op1_e [31:0] $end
$var reg 32 j op2_e [31:0] $end
$var reg 32 k pc_f [31:0] $end
$var reg 32 l wb_data_e [31:0] $end
$var reg 32 m wdata_e [31:0] $end
$scope module u_alu $end
$var wire 4 n alu_op [3:0] $end
$var wire 32 o op_a [31:0] $end
$var wire 32 p op_b [31:0] $end
$var reg 32 q result [31:0] $end
$upscope $end
$scope module u_branch_unit $end
$var wire 3 r branch_type [2:0] $end
$var wire 32 s rs1_val [31:0] $end
$var wire 32 t rs2_val [31:0] $end
$var reg 1 W take_branch $end
$upscope $end
$scope module u_decoder $end
$var wire 32 u instr [31:0] $end
$var wire 5 v rs2 [4:0] $end
$var wire 5 w rs1 [4:0] $end
$var wire 5 x rd [4:0] $end
$var wire 7 y opcode [6:0] $end
$var wire 7 z funct7 [6:0] $end
$var wire 3 { funct3 [2:0] $end
$var reg 26 | ctrl [25:0] $end
$var reg 1 ? use_rs1 $end
$var reg 1 > use_rs2 $end
$upscope $end
$scope module u_forward_unit $end
$var wire 32 } ex_result [31:0] $end
$var wire 1 = is_load_ex $end
$var wire 5 ~ rd_ex [4:0] $end
$var wire 1 !" reg_write_ex $end
$var wire 5 "" rs1_id [4:0] $end
$var wire 5 #" rs2_id [4:0] $end
$var wire 32 $" rs2_data_id [31:0] $end
$var wire 32 %" rs1_data_id [31:0] $end
$var reg 32 &" fwd_rs1 [31:0] $end
$var reg 1 Q fwd_rs1_en $end
$var reg 32 '" fwd_rs2 [31:0] $end
$var reg 1 P fwd_rs2_en $end
$upscope $end
$scope module u_hazard_unit $end
$var wire 1 H producer_is_load_rs2 $end
$var wire 1 I producer_is_load_rs1 $end
$var wire 1 N hazard_rs2 $end
$var wire 1 O hazard_rs1 $end
$var reg 1 V bubble_ex $end
$var reg 1 (" load_use_hazard $end
$var reg 1 @ stall_if_id $end
$upscope $end
$scope module u_imm_gen $end
$var wire 3 )" imm_sel [2:0] $end
$var wire 32 *" instr [31:0] $end
$var reg 32 +" imm [31:0] $end
$upscope $end
$scope module u_reg_status_table $end
$var wire 1 ( clk $end
$var wire 1 = is_load_ex $end
$var wire 5 ," rd_ex [4:0] $end
$var wire 1 -" rd_write_en_ex $end
$var wire 5 ." rs1_id [4:0] $end
$var wire 5 /" rs2_id [4:0] $end
$var wire 1 ) rst $end
$var wire 1 ? use_rs1_id $end
$var wire 1 > use_rs2_id $end
$var reg 32 0" busy_vec [31:0] $end
$var reg 1 O hazard_rs1 $end
$var reg 1 N hazard_rs2 $end
$var reg 1 I producer_is_load_rs1 $end
$var reg 1 H producer_is_load_rs2 $end
$scope begin $ivl_for_loop0 $end
$var integer 32 1" i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 2" j [31:0] $end
$upscope $end
$upscope $end
$scope module u_regfile $end
$var wire 1 ( clk $end
$var wire 5 3" raddr1 [4:0] $end
$var wire 5 4" raddr2 [4:0] $end
$var wire 1 ) rst $end
$var wire 5 5" waddr [4:0] $end
$var wire 32 6" wdata [31:0] $end
$var wire 1 7" we $end
$var wire 32 8" rdata2 [31:0] $end
$var wire 32 9" rdata1 [31:0] $end
$var integer 32 :" i [31:0] $end
$upscope $end
$scope begin $unm_blk_42 $end
$var reg 8 ;" b [7:0] $end
$upscope $end
$scope begin $unm_blk_43 $end
$var reg 8 <" b [7:0] $end
$upscope $end
$scope begin $unm_blk_44 $end
$var reg 16 =" h [15:0] $end
$upscope $end
$scope begin $unm_blk_45 $end
$var reg 16 >" h [15:0] $end
$upscope $end
$upscope $end
$scope module mem $end
$var wire 1 ( clk $end
$var wire 32 ?" data_addr [31:0] $end
$var wire 1 % data_re $end
$var wire 32 @" data_wdata [31:0] $end
$var wire 4 A" data_we [3:0] $end
$var wire 32 B" instr_addr [31:0] $end
$var wire 32 C" instr_rdata [31:0] $end
$var parameter 32 D" MEM_WORDS $end
$var reg 32 E" data_rdata [31:0] $end
$var integer 32 F" i [31:0] $end
$scope task load_hex $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000000000 D"
b10011 Z
$end
#0
$dumpvars
b100000000000 F"
b0 E"
bx C"
bx B"
b0 A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
x7"
b0 6"
bx 5"
bx 4"
bx 3"
b100000 2"
b100000 1"
b0 0"
bx /"
bx ."
x-"
bx ,"
bx +"
bx *"
b0 )"
0("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
x!"
bx ~
b0 }
b10000000000000000000 |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
b0 q
bx p
bx o
bx n
bx m
b0 l
bx k
bx j
bx i
b0 h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
b0 [
bx Y
b0 X
0W
0V
b0 U
b10000000000000000000 T
b0 S
b0 R
0Q
0P
xO
0N
bx M
bx L
bx K
bx J
xI
0H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
0@
1?
0>
x=
bx <
bx ;
0:
b0 9
bx 8
bx 7
bx 6
bx 5
04
03
b0 2
01
x0
bx /
bx .
x-
b10000000000000000000000000000011 ,
b11001000 +
b0 *
1)
0(
bx '
b0 &
x%
bx $
b0 #
bx "
bx !
$end
#5000
b0 A
b0 '"
b0 D
b0 &"
b10000000000000010000 T
b10000000000000010000 |
b0 E
b0 %"
b0 9"
b0 B
b0 $"
b0 8"
0I
0O
0=
00
0-
b10011 y
b0 {
b0 z
b0 F
b0 w
b0 ""
b0 ."
b0 3"
b0 C
b0 v
b0 #"
b0 /"
b0 4"
b0 G
b0 x
b0 M
b0 +"
b100 K
b100000000000010010011 7
b100000000000010010011 <
b100000000000010010011 !
b100000000000010010011 L
b100000000000010010011 C"
1W
b100000 2"
b100000 1"
b0 ;"
b0 $
b0 /
b0 @"
b0 m
b0 j
b0 p
07"
0-"
0!"
b0 n
b0 r
0%
b0 \
b0 i
b0 o
b10011 5
b10011 f
b10011 u
b10011 *"
b0 g
b100 J
b0 8
b0 "
b0 ;
b0 B"
b0 k
b0 '
b0 .
b0 ?"
b0 Y
b0 ^
b0 e
b0 t
b0 c
b0 s
b0 a
b0 ~
b0 ,"
b0 5"
b0 d
b0 b
b0 ]
b10011 6
b10011 _
b0 `
b100000 :"
1(
#10000
0(
#15000
b100000 :"
1(
#20000
0(
#25000
b100000 :"
1(
#30000
0(
#35000
b100000 :"
1(
#40000
0(
#45000
b100000 2"
b100000 1"
b1 C
b1 v
b1 #"
b1 /"
b1 4"
b1 G
b1 x
b1 M
b1 +"
b1000 K
b100001000000100110011 7
b100001000000100110011 <
b100001000000100110011 !
b100001000000100110011 L
b100001000000100110011 C"
17"
1-"
1!"
b100000000000010010011 5
b100000000000010010011 f
b100000000000010010011 u
b100000000000010010011 *"
b1000 J
b100 8
b100 "
b100 ;
b100 B"
b100 k
b10000000000000010000 ]
0)
1(
#50000
0(
#55000
b1 A
b1 '"
b1 D
b1 &"
b1 9
b1 l
b1 }
b1 6"
1N
b1 X
b1 q
1>
b10000 T
b10000 |
b1 j
b1 p
14
1P
13
1Q
b10 2
b10 U
b10 0"
b100000 2"
1O
b100000 1"
b1 \
b110011 y
b1 F
b1 w
b1 ""
b1 ."
b1 3"
b10 G
b10 x
b1100 K
b100010000001001100011 7
b100010000001001100011 <
b100010000001001100011 !
b100010000001001100011 L
b100010000001001100011 C"
b1 '
b1 .
b1 ?"
b1 Y
b1 ^
b1 a
b1 ~
b1 ,"
b1 5"
b1 d
b100000000000010010011 6
b100000000000010010011 _
b100001000000100110011 5
b100001000000100110011 f
b100001000000100110011 u
b100001000000100110011 *"
b100 g
b1100 J
b1000 8
b1000 "
b1000 ;
b1000 B"
b1000 k
b1 *
1(
#60000
0(
#65000
b100 M
b100 +"
b10 )"
b10 9
b10 l
b10 }
b10 6"
1>
b1000000000000100000000000 T
b1000000000000100000000000 |
b10 X
b10 q
b1 B
b1 $"
b1 8"
b1100011 y
b10 F
b10 w
b10 ""
b10 ."
b10 3"
b100 G
b100 x
b10000 K
b110010011 7
b110010011 <
b110010011 !
b110010011 L
b110010011 C"
04
0P
13
1Q
b1 A
b1 '"
b10 D
b10 &"
b100 2
b100 U
b100 0"
b100000 2"
0N
1O
b100000 1"
b1 $
b1 /
b1 @"
b1 m
b101 \
b1 i
b1 o
b100010000001001100011 5
b100010000001001100011 f
b100010000001001100011 u
b100010000001001100011 *"
b1000 g
b10000 J
b1100 8
b1100 "
b1100 ;
b1100 B"
b1100 k
b1 e
b1 t
b10 '
b10 .
b10 ?"
b10 Y
b1 c
b1 s
b10 a
b10 ~
b10 ,"
b10 5"
b1 b
b10000 ]
b100001000000100110011 6
b100001000000100110011 _
b100 `
b10 *
1(
#70000
0(
#75000
b11 9
b11 l
b11 }
b11 6"
b0 )"
b0 A
b0 '"
b0 D
b0 &"
b11 X
b11 q
0>
b10000000000000010000 T
b10000000000000010000 |
b0 B
b0 $"
b0 8"
0W
03
0Q
b0 2
b0 U
b0 0"
b100000 2"
0O
b100000 1"
07"
0-"
0!"
b1100 \
b10 i
b10 o
b10011 y
b0 F
b0 w
b0 ""
b0 ."
b0 3"
b0 C
b0 v
b0 #"
b0 /"
b0 4"
b11 G
b11 x
b0 M
b0 +"
b10100 K
b10010000010000011 7
b10010000010000011 <
b10010000010000011 !
b10010000010000011 L
b10010000010000011 C"
b0 E
b0 %"
b0 9"
b100 ^
b110 '
b110 .
b110 ?"
b110 Y
b10 c
b10 s
b100 a
b100 ~
b100 ,"
b100 5"
b10 b
b1000000000000100000000000 ]
b100010000001001100011 6
b100010000001001100011 _
b1000 `
b110010011 5
b110010011 f
b110010011 u
b110010011 *"
b1100 g
b10100 J
b10000 8
b10000 "
b10000 ;
b10000 B"
b10000 k
b11 *
1(
#80000
0(
#85000
b10 D
b10 &"
b0 9
b0 l
b0 }
b0 6"
b10000000001001010100 T
b10000000001001010100 |
b10 E
b10 %"
b10 9"
b0 X
b0 q
b11 y
b10 {
b10 F
b10 w
b10 ""
b10 ."
b10 3"
b1 G
b1 x
b11000 K
b100001000001010110011 7
b100001000001010110011 <
b100001000001010110011 !
b100001000001010110011 L
b100001000001010110011 C"
1W
b1000 2
b1000 U
b1000 0"
b100000 2"
b100000 1"
b0 $
b0 /
b0 @"
b0 m
b0 j
b0 p
17"
1-"
1!"
b0 i
b0 o
b10010000010000011 5
b10010000010000011 f
b10010000010000011 u
b10010000010000011 *"
b10000 g
b11000 J
b10100 8
b10100 "
b10100 ;
b10100 B"
b10100 k
b0 ^
b0 e
b0 t
b0 '
b0 .
b0 ?"
b0 Y
b0 c
b0 s
b11 a
b11 ~
b11 ,"
b11 5"
b0 d
b0 b
b10000000000000010000 ]
b110010011 6
b110010011 _
b1100 `
b100 *
1(
#90000
0(
#95000
11
1V
1:
1@
1("
b100000000000010010011 9
b100000000000010010011 l
b100000000000010010011 }
b100000000000010010011 6"
1H
1I
1N
b1 A
b1 '"
b100000000000010010011 h
1=
b10 X
b10 q
1>
b10000 T
b10000 |
b1 E
b1 %"
b1 9"
b1 B
b1 $"
b1 8"
b100000000000010010011 &
b100000000000010010011 S
b100000000000010010011 E"
0W
04
0P
03
0Q
b1 D
b1 &"
b10 2
b10 U
b10 0"
b100000 2"
1O
b100000 1"
1%
b10000 \
b10 i
b10 o
b110011 y
b0 {
b1 F
b1 w
b1 ""
b1 ."
b1 3"
b1 C
b1 v
b1 #"
b1 /"
b1 4"
b101 G
b101 x
b1 M
b1 +"
b11100 K
b100000000000001110011 7
b100000000000001110011 <
b100000000000001110011 !
b100000000000001110011 L
b100000000000001110011 C"
b10 '
b10 .
b10 ?"
b10 Y
b10 c
b10 s
b1 a
b1 ~
b1 ,"
b1 5"
b10 b
b10000000001001010100 ]
b10010000010000011 6
b10010000010000011 _
b10000 `
b100001000001010110011 5
b100001000001010110011 f
b100001000001010110011 u
b100001000001010110011 *"
b10100 g
b11100 J
b11000 8
b11000 "
b11000 ;
b11000 B"
b11000 k
b101 *
1(
#100000
0(
#105000
b100000000000010010011 A
b100000000000010010011 '"
b100000000000010010011 D
b100000000000010010011 &"
01
0V
0:
0@
0("
0=
b0 X
b0 q
b100000000000010010011 E
b100000000000010010011 %"
b100000000000010010011 9"
b100000000000010010011 B
b100000000000010010011 $"
b100000000000010010011 8"
b0 &
b0 S
b0 E"
1W
b0 2
b0 U
b0 0"
b100000 2"
0H
0I
0N
0O
b100000 1"
b0 h
b0 ;"
07"
0-"
0!"
0%
b0 9
b0 l
b0 }
b0 6"
b0 \
b0 i
b0 o
b0 '
b0 .
b0 ?"
b0 Y
b0 c
b0 s
b0 a
b0 ~
b0 ,"
b0 5"
b0 b
b0 ]
b10011 6
b10011 _
b0 `
b110 *
1(
#110000
0(
#115000
b1000000000000100100110 9
b1000000000000100100110 l
b1000000000000100100110 }
b1000000000000100100110 6"
b0 D
b0 &"
b1000000000000100100110 X
b1000000000000100100110 q
0>
b10000000000000000000 T
b10000000000000000000 |
b0 E
b0 %"
b0 9"
b100000 2
b100000 U
b100000 0"
b100000 2"
b100000 1"
b100000000000010010011 $
b100000000000010010011 /
b100000000000010010011 @"
b100000000000010010011 m
b100000000000010010011 j
b100000000000010010011 p
17"
1-"
1!"
b10101 \
b100000000000010010011 i
b100000000000010010011 o
b1110011 y
b0 F
b0 w
b0 ""
b0 ."
b0 3"
b0 G
b0 x
b100000 K
b0 7
b0 <
b0 !
b0 L
b0 C"
b1 ^
b100000000000010010011 e
b100000000000010010011 t
b100000000000010010100 '
b100000000000010010100 .
b100000000000010010100 ?"
b100000000000010010100 Y
b100000000000010010011 c
b100000000000010010011 s
b101 a
b101 ~
b101 ,"
b101 5"
b1 d
b1 b
b10000 ]
b100001000001010110011 6
b100001000001010110011 _
b10100 `
b100000000000001110011 5
b100000000000001110011 f
b100000000000001110011 u
b100000000000001110011 *"
b11000 g
b100000 J
b11100 8
b11100 "
b11100 ;
b11100 B"
b11100 k
b111 *
1(
#120000
0(
#125000
b0 A
b0 '"
b1 9
b1 l
b1 }
b1 6"
b0 B
b0 $"
b0 8"
b1 X
b1 q
b0 y
b0 C
b0 v
b0 #"
b0 /"
b0 4"
b0 M
b0 +"
b100100 K
0W
b0 2
b0 U
b0 0"
b100000 2"
b100000 1"
b1 j
b1 p
07"
0-"
0!"
b11001 \
b0 i
b0 o
b0 5
b0 f
b0 u
b0 *"
b11100 g
b100100 J
b100000 8
b100000 "
b100000 ;
b100000 B"
b100000 k
b1 '
b1 .
b1 ?"
b1 Y
b0 c
b0 s
b0 a
b0 ~
b0 ,"
b0 5"
b0 b
b10000000000000000000 ]
b100000000000001110011 6
b100000000000001110011 _
b11000 `
b1000 *
1(
#130000
0(
#135000
b0 9
b0 l
b0 }
b0 6"
b0 X
b0 q
1W
b0 j
b0 p
b0 $
b0 /
b0 @"
b0 m
b11100 \
b101000 K
b0 '
b0 .
b0 ?"
b0 Y
b0 ^
b0 e
b0 t
b0 d
b0 6
b0 _
b11100 `
b100000 g
b101000 J
b100100 8
b100100 "
b100100 ;
b100100 B"
b100100 k
b1001 *
1(
