# VHDL generate block test using PSL

Testing simulator which supports the VHDL “generate blocks” in VHDL language using property specification language (PSL)
