Info: Starting: Create simulation model
Info: qsys-generate C:\Users\jotin\Nextcloud\Quartus\RISCV-DE10-Nano\spinalHDL\ip\soc_system\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\jotin\Nextcloud\Quartus\RISCV-DE10-Nano\spinalHDL\ip\soc_system\soc_system\simulation --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading soc_system/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 20.1]
Progress: Parameterizing module clk_50
Progress: Adding ddr3 [terasic_hps_ddr3 1.0]
Warning: ddr3: Component type terasic_hps_ddr3 is not in the library
Progress: Parameterizing module ddr3
Progress: Adding hps_reset_manager_0 [hps_reset_manager 1.0]
Warning: hps_reset_manager_0: Component type hps_reset_manager is not in the library
Progress: Parameterizing module hps_reset_manager_0
Progress: Adding pll [altera_pll 20.1]
Progress: Parameterizing module pll
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Error: soc_system.ddr3: Component terasic_hps_ddr3 1.0 not found or could not be instantiated
Info: soc_system.pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: soc_system.pll: Able to implement PLL with user settings
Info: soc_system: Generating soc_system "soc_system" for SIM_VERILOG
Warning: soc_system: "No matching role found for clk_50:clk:clk_out (clk)"
Warning: soc_system: "No matching role found for clk_50:clk_in_reset:reset_n (reset)"
Error: ddr3: missing_module does not support generation.
Error: Generation stopped, 1 or more modules remaining
Info: soc_system: Done "soc_system" with 3 modules, 1 files
Error: qsys-generate failed with exit code 1: 3 Errors, 4 Warnings
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\jotin\Nextcloud\Quartus\RISCV-DE10-Nano\spinalHDL\ip\soc_system\soc_system\soc_system.spd --output-directory=C:/Users/jotin/Nextcloud/Quartus/RISCV-DE10-Nano/spinalHDL/ip/soc_system/soc_system/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\jotin\Nextcloud\Quartus\RISCV-DE10-Nano\spinalHDL\ip\soc_system\soc_system\soc_system.spd --output-directory=C:/Users/jotin/Nextcloud/Quartus/RISCV-DE10-Nano/spinalHDL/ip/soc_system/soc_system/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/jotin/Nextcloud/Quartus/RISCV-DE10-Nano/spinalHDL/ip/soc_system/soc_system/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/jotin/Nextcloud/Quartus/RISCV-DE10-Nano/spinalHDL/ip/soc_system/soc_system/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/jotin/Nextcloud/Quartus/RISCV-DE10-Nano/spinalHDL/ip/soc_system/soc_system/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/jotin/Nextcloud/Quartus/RISCV-DE10-Nano/spinalHDL/ip/soc_system/soc_system/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/jotin/Nextcloud/Quartus/RISCV-DE10-Nano/spinalHDL/ip/soc_system/soc_system/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/jotin/Nextcloud/Quartus/RISCV-DE10-Nano/spinalHDL/ip/soc_system/soc_system/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\jotin\Nextcloud\Quartus\RISCV-DE10-Nano\spinalHDL\ip\soc_system\soc_system.qsys --block-symbol-file --output-directory=C:\Users\jotin\Nextcloud\Quartus\RISCV-DE10-Nano\spinalHDL\ip\soc_system\soc_system --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading soc_system/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 20.1]
Progress: Parameterizing module clk_50
Progress: Adding ddr3 [terasic_hps_ddr3 1.0]
Warning: ddr3: Component type terasic_hps_ddr3 is not in the library
Progress: Parameterizing module ddr3
Progress: Adding hps_reset_manager_0 [hps_reset_manager 1.0]
Warning: hps_reset_manager_0: Component type hps_reset_manager is not in the library
Progress: Parameterizing module hps_reset_manager_0
Progress: Adding pll [altera_pll 20.1]
Progress: Parameterizing module pll
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Error: soc_system.ddr3: Component terasic_hps_ddr3 1.0 not found or could not be instantiated
Info: soc_system.pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: soc_system.pll: Able to implement PLL with user settings
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\jotin\Nextcloud\Quartus\RISCV-DE10-Nano\spinalHDL\ip\soc_system\soc_system.qsys --synthesis=VERILOG --output-directory=C:\Users\jotin\Nextcloud\Quartus\RISCV-DE10-Nano\spinalHDL\ip\soc_system\soc_system\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading soc_system/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 20.1]
Progress: Parameterizing module clk_50
Progress: Adding ddr3 [terasic_hps_ddr3 1.0]
Warning: ddr3: Component type terasic_hps_ddr3 is not in the library
Progress: Parameterizing module ddr3
Progress: Adding hps_reset_manager_0 [hps_reset_manager 1.0]
Warning: hps_reset_manager_0: Component type hps_reset_manager is not in the library
Progress: Parameterizing module hps_reset_manager_0
Progress: Adding pll [altera_pll 20.1]
Progress: Parameterizing module pll
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Error: soc_system.ddr3: Component terasic_hps_ddr3 1.0 not found or could not be instantiated
Info: soc_system.pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: soc_system.pll: Able to implement PLL with user settings
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Warning: soc_system: "No matching role found for clk_50:clk:clk_out (clk)"
Warning: soc_system: "No matching role found for clk_50:clk_in_reset:reset_n (reset)"
Error: ddr3: missing_module does not support generation.
Error: Generation stopped, 1 or more modules remaining
Info: soc_system: Done "soc_system" with 3 modules, 1 files
Error: qsys-generate failed with exit code 1: 3 Errors, 4 Warnings
Info: Finished: Create HDL design files for synthesis
