// Seed: 1093562881
module module_0 ();
  always
  `define pp_1 0
endmodule
module module_1 #(
    parameter id_11 = 32'd48,
    parameter id_21 = 32'd23,
    parameter id_22 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10#(
        ._id_11(id_12),
        .id_13 (id_14),
        .id_15 (-1),
        .id_16 (id_17),
        .id_18 (1'b0)
    ),
    id_19,
    id_20[id_11 :-1'b0],
    _id_21,
    _id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28[id_22.id_21.sum : 1'b0]
);
  output logic [7:0] id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire _id_11;
  output wire id_10;
  output wire id_9;
  module_0 modCall_1 ();
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout reg id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_29, id_30;
  assign id_9 = id_16;
  always_latch id_4 <= -1;
endmodule : SymbolIdentifier
