module Mem_Stage (
   input clk,
   input reset,
   input [31:0] alu_result, // Address to read/write from/to
   input [31:0] rs2_data,   // Data to write to memory

    //signals from the control unit 
    input MemRead,
    input MemWrite,

    //signals to WB stage
    output wire [31:0] memData,
) ;
    
    wire [9:0] mem_index = alu_result[11:2]; // Memory address is 10 bits (1024 words of 32 bits each)
    assign mem_index = alu_out[11:2];

DataMemory data_memory_inst (
    .clk(clk),
    .reset(reset),
    .address(mem_index),
    .data_in(rs2_data),
    .ReadEnable(MemRead),
    .WriteEnable(MemWrite),
    .memData(memData)
);

endmodule


module DataMemory(
    input clk,
    input reset,
    input [9:0] address,
    input [31:0] data_in,
 
     //signals from the control unit 
     input ReadEnable,
     input WriteEnable,
 
     //signals to WB stage
     output reg [31:0] memData
) ;
 

 reg [31:0] mem [0:1023]; // 1024 32-bit words of memory

always @(posedge clk) begin
    if (reset) begin
        memData <= 32'b0;
    end else begin
        if (WriteEnable) begin
            mem[address] <= data_in;
        end
        if (ReadEnable) begin
            memData <= mem[address];
        end
    end
end

endmodule