{
    "name": "starsea_riscv",
    "folder": "starsea_riscv",
    "sim_files": [
        "tb/tb.v"
    ],
    "files": [
        "rtl/core/alu.v",
        "rtl/core/ctrl.v",
        "rtl/core/dram.v",
        "rtl/core/id.v",
        "rtl/core/iram.v",
        "rtl/core/machine.v",
        "rtl/core/pc.v",
        "rtl/core/regs.v",
        "rtl/core/starsea_core.v",
        "rtl/core/wb.v",
        "rtl/soc/fpga_top.v"
    ],
    "include_dirs": [],
    "repository": "https://github.com/kisssko/starsea_riscv",
    "top_module": "",
    "extra_flags": [],
    "language_version": "2005",
    "modules": [
        {
            "module": "alu",
            "file": "rtl/core/alu.v"
        },
        {
            "module": "ctrl",
            "file": "rtl/core/ctrl.v"
        },
        {
            "module": "dram",
            "file": "rtl/core/dram.v"
        },
        {
            "module": "id",
            "file": "rtl/core/id.v"
        },
        {
            "module": "iram",
            "file": "rtl/core/iram.v"
        },
        {
            "module": "machine",
            "file": "rtl/core/machine.v"
        },
        {
            "module": "pc",
            "file": "rtl/core/pc.v"
        },
        {
            "module": "regs",
            "file": "rtl/core/regs.v"
        },
        {
            "module": "halt",
            "file": "rtl/core/regs.v"
        },
        {
            "module": "starsea_core",
            "file": "rtl/core/starsea_core.v"
        },
        {
            "module": "wb",
            "file": "rtl/core/wb.v"
        },
        {
            "module": "fpga_top",
            "file": "rtl/soc/fpga_top.v"
        },
        {
            "module": "module",
            "file": "rtl/soc/fpga_top.v"
        },
        {
            "module": "module",
            "file": "rtl/soc/fpga_top.v"
        },
        {
            "module": "module",
            "file": "rtl/soc/fpga_top.v"
        },
        {
            "module": "tb",
            "file": "tb/tb.v"
        }
    ],
    "module_graph": {
        "alu": [
            "starsea_core"
        ],
        "ctrl": [
            "starsea_core"
        ],
        "dram": [
            "starsea_core"
        ],
        "id": [
            "starsea_core"
        ],
        "iram": [
            "starsea_core"
        ],
        "machine": [
            "starsea_core"
        ],
        "pc": [],
        "regs": [
            "starsea_core"
        ],
        "halt": [],
        "starsea_core": [],
        "wb": [
            "starsea_core"
        ],
        "fpga_top": [
            "tb"
        ],
        "module": [
            "alu",
            "ctrl",
            "dram",
            "id",
            "iram",
            "machine",
            "pc",
            "regs",
            "starsea_core",
            "wb",
            "fpga_top"
        ],
        "tb": []
    },
    "module_graph_inverse": {
        "alu": [
            "module"
        ],
        "ctrl": [
            "module"
        ],
        "dram": [
            "module"
        ],
        "id": [
            "module"
        ],
        "iram": [
            "module"
        ],
        "machine": [
            "module"
        ],
        "pc": [
            "module"
        ],
        "regs": [
            "module"
        ],
        "halt": [],
        "starsea_core": [
            "module",
            "iram",
            "dram",
            "id",
            "regs",
            "alu",
            "wb",
            "ctrl",
            "machine"
        ],
        "wb": [
            "module"
        ],
        "fpga_top": [
            "module"
        ],
        "module": [],
        "tb": [
            "fpga_top"
        ]
    },
    "non_tb_files": [
        "rtl/core/alu.v",
        "rtl/core/ctrl.v",
        "rtl/core/dram.v",
        "rtl/core/id.v",
        "rtl/core/iram.v",
        "rtl/core/machine.v",
        "rtl/core/pc.v",
        "rtl/core/regs.v",
        "rtl/core/starsea_core.v",
        "rtl/core/wb.v",
        "rtl/soc/fpga_top.v"
    ]
}