//////////////////////////////////////////////////////////////////////////////////
// The Cooper Union
// ECE 251 Spring 2026
// Engineer: Prof Rob Marano
// 
//     Create Date: 2026-04-09
//     Module Name: controller
//     Description: 32-bit RISC-based Pipelined CPU controller (MIPS)
//////////////////////////////////////////////////////////////////////////////////


`include "maindec.sv"
`include "aludec.sv"

module controller(
    input  logic [5:0] opD, functD,
    output logic       memtoregD, memwriteD,
    output logic       alusrcD, regdstD, regwriteD,
    output logic       branchD, jumpD,
    output logic [2:0] alucontrolD
);
    logic [1:0] aluopD;
    
    // CPU main decoder
    maindec md(opD, memtoregD, memwriteD, branchD, alusrcD, regdstD, regwriteD, jumpD, aluopD);
    
    // CPU ALU decoder
    aludec  ad(functD, aluopD, alucontrolD);

endmodule

