
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max 3.51

==========================================================================
floorplan final report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 1.49 fmax = 672.40

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: read_data[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
   112    0.41    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ read_data[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ read_data[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.30    0.30   library removal time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                 -0.10   slack (VIOLATED)


Startpoint: write_data[17] (input port clocked by core_clock)
Endpoint: wb_dat_o[17]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ write_data[17] (in)
                                         write_data[17] (net)
                  0.00    0.00    0.20 ^ _481_/A0 (sky130_fd_sc_hd__mux2_4)
     1    0.00    0.03    0.11    0.31 ^ _481_/X (sky130_fd_sc_hd__mux2_4)
                                         _092_ (net)
                  0.03    0.00    0.31 ^ wb_dat_o[17]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.31   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ wb_dat_o[17]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: read_data[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
   112    0.41    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ read_data[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.20   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ read_data[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.23    5.23   library recovery time
                                  5.23   data required time
-----------------------------------------------------------------------------
                                  5.23   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  5.03   slack (MET)


Startpoint: state[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.01    0.11    0.35    0.35 ^ state[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         state[0] (net)
                  0.11    0.00    0.35 ^ _280_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.05    0.07    0.42 v _280_/Y (sky130_fd_sc_hd__inv_1)
                                         _000_ (net)
                  0.05    0.00    0.42 v _529_/A (sky130_fd_sc_hd__ha_1)
     1    0.00    0.04    0.26    0.68 ^ _529_/SUM (sky130_fd_sc_hd__ha_1)
                                         _003_ (net)
                  0.04    0.00    0.68 ^ _275_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.11    0.15    0.84 ^ _275_/X (sky130_fd_sc_hd__buf_2)
                                         _127_ (net)
                  0.11    0.00    0.84 ^ _276_/D_N (sky130_fd_sc_hd__nor4b_4)
     3    0.01    0.23    0.23    1.07 ^ _276_/Y (sky130_fd_sc_hd__nor4b_4)
                                         _128_ (net)
                  0.23    0.00    1.07 ^ _355_/B1 (sky130_fd_sc_hd__a21o_1)
     3    0.01    0.07    0.13    1.20 ^ _355_/X (sky130_fd_sc_hd__a21o_1)
                                         _164_ (net)
                  0.07    0.00    1.20 ^ _361_/A_N (sky130_fd_sc_hd__nand2b_1)
     1    0.00    0.05    0.09    1.29 ^ _361_/Y (sky130_fd_sc_hd__nand2b_1)
                                         _169_ (net)
                  0.05    0.00    1.29 ^ _363_/A2 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.06    0.06    1.36 v _363_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _051_ (net)
                  0.06    0.00    1.36 v state[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.36   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ state[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.13    4.87   library setup time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                                 -1.36   data arrival time
-----------------------------------------------------------------------------
                                  3.51   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: read_data[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
   112    0.41    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ read_data[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.20   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ read_data[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.23    5.23   library recovery time
                                  5.23   data required time
-----------------------------------------------------------------------------
                                  5.23   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  5.03   slack (MET)


Startpoint: state[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.01    0.11    0.35    0.35 ^ state[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         state[0] (net)
                  0.11    0.00    0.35 ^ _280_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.05    0.07    0.42 v _280_/Y (sky130_fd_sc_hd__inv_1)
                                         _000_ (net)
                  0.05    0.00    0.42 v _529_/A (sky130_fd_sc_hd__ha_1)
     1    0.00    0.04    0.26    0.68 ^ _529_/SUM (sky130_fd_sc_hd__ha_1)
                                         _003_ (net)
                  0.04    0.00    0.68 ^ _275_/A (sky130_fd_sc_hd__buf_2)
     9    0.02    0.11    0.15    0.84 ^ _275_/X (sky130_fd_sc_hd__buf_2)
                                         _127_ (net)
                  0.11    0.00    0.84 ^ _276_/D_N (sky130_fd_sc_hd__nor4b_4)
     3    0.01    0.23    0.23    1.07 ^ _276_/Y (sky130_fd_sc_hd__nor4b_4)
                                         _128_ (net)
                  0.23    0.00    1.07 ^ _355_/B1 (sky130_fd_sc_hd__a21o_1)
     3    0.01    0.07    0.13    1.20 ^ _355_/X (sky130_fd_sc_hd__a21o_1)
                                         _164_ (net)
                  0.07    0.00    1.20 ^ _361_/A_N (sky130_fd_sc_hd__nand2b_1)
     1    0.00    0.05    0.09    1.29 ^ _361_/Y (sky130_fd_sc_hd__nand2b_1)
                                         _169_ (net)
                  0.05    0.00    1.29 ^ _363_/A2 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.06    0.06    1.36 v _363_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _051_ (net)
                  0.06    0.00    1.36 v state[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.36   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ state[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.13    4.87   library setup time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                                 -1.36   data arrival time
-----------------------------------------------------------------------------
                                  3.51   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.38e-03   8.96e-05   1.34e-09   1.47e-03  61.6%
Combinational          5.87e-04   3.27e-04   1.06e-09   9.14e-04  38.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.96e-03   4.16e-04   2.41e-09   2.38e-03 100.0%
                          82.5%      17.5%       0.0%
