{"sha": "be3830f845753a70a38599f3d963a5cbbedcd306", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YmUzODMwZjg0NTc1M2E3MGEzODU5OWYzZDk2M2E1Y2JiZWRjZDMwNg==", "commit": {"author": {"name": "Sebastian Peryt", "email": "sebastian.peryt@intel.com", "date": "2018-04-25T12:39:57Z"}, "committer": {"name": "Sebastian Peryt", "email": "speryt@gcc.gnu.org", "date": "2018-04-25T12:39:57Z"}, "message": "re PR target/85473 (internal compiler error: in emit_move_insn, at expr.c:3722)\n\n2018-04-25  Sebastian Peryt  <sebastian.peryt@intel.com>\n\n\tgcc/ChangeLog:\n\n\tPR target/85473\n\t* config/i386/i386.c (ix86_expand_builtin): Change memory\n\toperand to XI, extend p0 to Pmode.\n\t* config/i386/i386.md: Change unspec volatile and operand\n\t1 mode to XI, change operand 0 mode to P.\n\n\tgcc/testsuite/ChangeLog:\n\n\tPR target/85473\n\t* gcc.target/i386/pr85473-1.c: New test.\n\t* gcc.target/i386/pr85473-2.c: New test.\n\nFrom-SVN: r259648", "tree": {"sha": "930decb1a8f708e20b9c065559a8687032b8cc6c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/930decb1a8f708e20b9c065559a8687032b8cc6c"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/be3830f845753a70a38599f3d963a5cbbedcd306", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/be3830f845753a70a38599f3d963a5cbbedcd306", "html_url": "https://github.com/Rust-GCC/gccrs/commit/be3830f845753a70a38599f3d963a5cbbedcd306", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/be3830f845753a70a38599f3d963a5cbbedcd306/comments", "author": {"login": "speryt", "id": 44768132, "node_id": "MDQ6VXNlcjQ0NzY4MTMy", "avatar_url": "https://avatars.githubusercontent.com/u/44768132?v=4", "gravatar_id": "", "url": "https://api.github.com/users/speryt", "html_url": "https://github.com/speryt", "followers_url": "https://api.github.com/users/speryt/followers", "following_url": "https://api.github.com/users/speryt/following{/other_user}", "gists_url": "https://api.github.com/users/speryt/gists{/gist_id}", "starred_url": "https://api.github.com/users/speryt/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/speryt/subscriptions", "organizations_url": "https://api.github.com/users/speryt/orgs", "repos_url": "https://api.github.com/users/speryt/repos", "events_url": "https://api.github.com/users/speryt/events{/privacy}", "received_events_url": "https://api.github.com/users/speryt/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "d3e6cab2e0c397527a4d7a06d52af04fd4a8c11a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d3e6cab2e0c397527a4d7a06d52af04fd4a8c11a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d3e6cab2e0c397527a4d7a06d52af04fd4a8c11a"}], "stats": {"total": 51, "additions": 45, "deletions": 6}, "files": [{"sha": "e65ab7bd83f6da50230365f933484ba729e796ed", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/be3830f845753a70a38599f3d963a5cbbedcd306/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/be3830f845753a70a38599f3d963a5cbbedcd306/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=be3830f845753a70a38599f3d963a5cbbedcd306", "patch": "@@ -1,3 +1,11 @@\n+2018-04-25  Sebastian Peryt  <sebastian.peryt@intel.com>\n+\n+\tPR target/85473\n+\t* config/i386/i386.c (ix86_expand_builtin): Change memory\n+\toperand to XI, extend p0 to Pmode.\n+\t* config/i386/i386.md: Change unspec volatile and operand\n+\t1 mode to XI, change operand 0 mode to P.\n+\n 2018-04-25  Chung-Ju Wu  <jasonwucj@gmail.com>\n \n \t* config/nds32/nds32-predicates.c (nds32_can_use_bclr_p): Mask with"}, {"sha": "6a2141e48dbd4f44bbd0efc9967d1afa3bf81725", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 7, "deletions": 4, "changes": 11, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/be3830f845753a70a38599f3d963a5cbbedcd306/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/be3830f845753a70a38599f3d963a5cbbedcd306/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=be3830f845753a70a38599f3d963a5cbbedcd306", "patch": "@@ -37147,11 +37147,14 @@ ix86_expand_builtin (tree exp, rtx target, rtx subtarget,\n       arg1 = CALL_EXPR_ARG (exp, 1);\n       op0 = expand_normal (arg0);\n       op1 = expand_normal (arg1);\n-      mode0 = (TARGET_64BIT ? DImode : SImode);\n \n-      op0 = force_reg (mode0, op0);\n-      if (!memory_operand (op1, mode0))\n-\top1 = gen_rtx_MEM (mode0, op1);\n+      op0 = ix86_zero_extend_to_Pmode (op0);\n+      if (!address_operand (op1, VOIDmode))\n+      {\n+\top1 = convert_memory_address (Pmode, op1);\n+\top1 = copy_addr_to_reg (op1);\n+      }\n+      op1 = gen_rtx_MEM (XImode, op1);\n \n       insn = (TARGET_64BIT\n \t\t? gen_movdir64b_di (op0, op1)"}, {"sha": "ad9ccf9d1d7070ff07ccb5b2f7e4273b5c5f6fe9", "filename": "gcc/config/i386/i386.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/be3830f845753a70a38599f3d963a5cbbedcd306/gcc%2Fconfig%2Fi386%2Fi386.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/be3830f845753a70a38599f3d963a5cbbedcd306/gcc%2Fconfig%2Fi386%2Fi386.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.md?ref=be3830f845753a70a38599f3d963a5cbbedcd306", "patch": "@@ -20697,8 +20697,8 @@\n   [(set_attr \"type\" \"other\")])\n \n (define_insn \"movdir64b_<mode>\"\n-  [(unspec_volatile:SWI48[(match_operand:SWI48 0 \"register_operand\" \"r\")\n-\t(match_operand:SWI48 1 \"memory_operand\")]\n+  [(unspec_volatile:XI[(match_operand:P 0 \"register_operand\" \"r\")\n+\t(match_operand:XI 1 \"memory_operand\")]\n \t\t UNSPECV_MOVDIR64B)]\n   \"TARGET_MOVDIR64B\"\n   \"movdir64b\\t{%1, %0|%0, %1}\""}, {"sha": "a62a9cb86f4da91f0aa4e06daf8d46c28b6eca08", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/be3830f845753a70a38599f3d963a5cbbedcd306/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/be3830f845753a70a38599f3d963a5cbbedcd306/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=be3830f845753a70a38599f3d963a5cbbedcd306", "patch": "@@ -1,3 +1,9 @@\n+2018-04-25  Sebastian Peryt  <sebastian.peryt@intel.com>\n+\n+\tPR target/85473\n+\t* gcc.target/i386/pr85473-1.c: New test.\n+\t* gcc.target/i386/pr85473-2.c: New test.\n+\n 2018-04-25  Nathan Sidwell  <nathan@acm.org>\n \t    Jakub Jelinek  <jakub@redhat.com>\n "}, {"sha": "d0c04d35625778debbc94bc115ae27b5a4c9cffd", "filename": "gcc/testsuite/gcc.target/i386/pr85473-1.c", "status": "added", "additions": 15, "deletions": 0, "changes": 15, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/be3830f845753a70a38599f3d963a5cbbedcd306/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fpr85473-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/be3830f845753a70a38599f3d963a5cbbedcd306/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fpr85473-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fpr85473-1.c?ref=be3830f845753a70a38599f3d963a5cbbedcd306", "patch": "@@ -0,0 +1,15 @@\n+/* { dg-do compile { target { ! ia32 } } } */\n+/* { dg-require-effective-target maybe_x32 } */\n+/* { dg-options \"-O2 -mx32 -maddress-mode=short -mmovdir64b\" } */\n+/* { dg-final { scan-assembler \"movdir64b\\[ \\\\t\\]\" } } */\n+\n+unsigned int w[5] __attribute__((aligned(64)));\n+\n+void\n+foo ()\n+{\n+\n+   unsigned int array[] = {1, 2, 3, 4, 5};\n+   __builtin_ia32_movdir64b(w, array);\n+}\n+"}, {"sha": "a325d04a96f2f8094f739219eb53a23def250a5a", "filename": "gcc/testsuite/gcc.target/i386/pr85473-2.c", "status": "added", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/be3830f845753a70a38599f3d963a5cbbedcd306/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fpr85473-2.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/be3830f845753a70a38599f3d963a5cbbedcd306/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fpr85473-2.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fpr85473-2.c?ref=be3830f845753a70a38599f3d963a5cbbedcd306", "patch": "@@ -0,0 +1,7 @@\n+/* { dg-do compile { target { ! ia32 } } } */\n+/* { dg-require-effective-target maybe_x32 } */\n+/* { dg-options \"-O2 -mx32 -maddress-mode=long -mmovdir64b\" } */\n+/* { dg-final { scan-assembler \"movdir64b\\[ \\\\t\\]\" } } */\n+\n+#include \"pr85473-1.c\"\n+"}]}