/p/fdk/fdk73/builds/pdk733_r1.7/runsets/icv/drcd.rs:26: 
===============================================================
NOTE: INFO flowTopCell is fdkex
NOTE: INFO flowOutErrCell is VCFDKEX
NOTE: INFO flowOutErrFile is DRCD_FDKEX.oas
NOTE: INFO flowLayoutName is fdkex.net
================================================================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/reuse_density_config:104: 
============================= IP REUSE CELL INFO ======================

 Number of IP Cells = -1

============================= END IP REUSE CELL INFO ======================


/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO cells in no_explode_list:
    dummybitcells X72LVCBIT x72lvcbit X72LVCBITEDGE
    x72lvcbitedge X72HPCBIT x72hpcbit X72HPCBITEDGE
    x72hpcbitedge X72UPCBIT x72upcbit X72UPCBITEDGE
    x72upcbitedge X72HDCBIT x72hdcbit X72HDCBITEDGE
    x72hdcbitedge X72HDCEXP1BITEDGE x72hdcexp1bitedge X72HPC1BIT
    x72hpc1bit X72HPC1BITEDGE x72hpc1bitedge X72UPC1BIT
    x72upc1bit X72UPC1BITEDGE x72upc1bitedge X72SRAMTRBITCORNER
    x72sramtrbitcorner X72HDCSRAMTRBITCORNER x72hdcsramtrbitcorner X72SRAMTRREDCNR
    x72sramtrredcnr X72SRAMTRDECGAP x72sramtrdecgap X72HDCSRAMTRDECGAP
    x72hdcsramtrdecgap X72SRAMTRBITTODECX8 x72sramtrbittodecx8 X72HDCSRAMTRBITTODECX8
    x72hdcsramtrbittodecx8 X72LVCSRAMTRBITTOBIAS x72lvcsramtrbittobias X72HPCSRAMTRBITTOBIAS
    x72hpcsramtrbittobias X72UPCSRAMTRBITTOBIAS x72upcsramtrbittobias X72HDCSRAMTRBITTOBIAS
    x72hdcsramtrbittobias X72HDCEXP1SRAMTRBITTOBIAS x72hdcexp1sramtrbittobias X72LVCARYGAP
    x72lvcarygap X72HPCARYGAP x72hpcarygap X72UPCARYGAP
    x72upcarygap X72HDCARYGAP x72hdcarygap X72HDCEXP1ARYGAP
    x72hdcexp1arygap X72HPC1ARYGAP x72hpc1arygap X72UPC1ARYGAP
    x72upc1arygap X72HDCSRAMTRREDCNR x72hdcsramtrredcnr X72LVCARYGAPP
    x72lvcarygapp X72LVCSRAMTRBITTOBIASP x72lvcsramtrbittobiasp X72LVCBITWLSTRAP
    x72lvcbitwlstrap X72LVCARYWLSTRAPGAP x72lvcarywlstrapgap X72LVCBITWLSTRAPEDGE
    x72lvcbitwlstrapedge X72BDWLVCSRAMTRWLSTPTOBIAS x72bdwlvcsramtrwlstptobias x72lvcrombitedge
    x72lvcromarygap x72lvcrom1bit x72lvcrom0bit x72hpcsramtrbittodecx8
    x72hpcsramtrdecgap x72hpcsramtrredcnr x72hpcsramtrbittodecx8fe x72hpcsramtrdecgapfe
    x72hpcsramtrredcnrfe x72sramtrbitcornerfe x72hpcsramtrbittobit x72hpcsramtrbittobitcorner
    x72hpcsramtrbittobitdecgap x72hpcsramtrbittobitredcnr x72idvlvcpg_bit x72idvlvcpg_1bit_open
    x72idvlvcpu_bit x72idvlvcpd_1bit_open x72idvlvc_1bit_rowopen x72idvlvcpd_bit
    x72idvtrbitcorner4 x72idvlvctrbittobias_2bit4 x72idvlvctrbittobias_2bit4a x72idvlvctrbittobias_2bit4b
    x72idvlvctrbittobias4 x72idvlvctrbittobias_pg4 x72idvtrbittodec4x8 x73hdcarygaplp
    x73hdcarygaplp1 x73hdcbitedgelp x73hdcbitlp x73hdcsramgapsubtap
    x73hdcsramtrbitcorner x73hdcsramtrbitcorner1 x73hdcsramtrbittobias1 x73hdcsramtrbittobiasmid
    x73hdc2c6sramtrbittobiasmid x73hdcsramtrbittodecx8 x73hdcsramtrdecgap x73hdcsramtrredcnr
    x73lvcarygaplp x73lvcarygaplp1 x73lvcbitedgelp x73lvcbitlp
    x73lvcbitvccgaplp x73lvcsramgapsubtap x73lvcsramtrbittobias x73lvcsramtrbittodig
    x73lvcsramtrbittobias_lkgary x73sramtrbitcorner x73sramtrbittodecx8 x73sramtrdecgap
    x73sramtrredcnr x73hpcarygaplp x73hpcbitedgelp x73hpcbitlp
    x73hpcsramgapsubtap x73hpcsramtrbittobias x73hpcsramtrbittodecx8 x73hpcsramtrdecgap
    x73hpcsramtrredcnr x73hdcarygap x73hdcbitedge x73hdcbit
    x73hdcsramtrbittobias x73lvcarygap x73lvcbitedge x73lvcbit
    x73hpcarygap x73hpcbitedge x73hpcbit x73lvcbitwlstraplp
    x73lvcbitedgewlstraplp x73lvcsramtrbittobiaswlstrap x73sramtrbittodecx4 x73lvcarygapwlstraplp
    x73hdcsramtrbittodecx4 x73hdcsramtrbittodig x73hdcsramtrbittobiaswlstrap x73hdcbitwlstraplp
    x73hdcarywlstrapgaplp x73idvlvcpd_1bit_open x73idvlvcpg_1bit_open x73idvlvcpd_bit
    x73idvlvcpu_bit x73idvlvcpg_bit x73idvlvc_1bit_rowopen x73idvtrbitcorner4
    x73idvtrbittodec4x8 x73idvlvctrbittobias_2bit4a x73idvlvctrbittobias_pg4 x73idvlvctrbittobias4
    x73idvlvctrbittobias_2bit4b x73idvlvctrbittobias_2bit4 x73hddparygaplp x73hddpbitedgelp
    x73hddpbitlp x73hddpsramtrbittobias x73hddpsramtrbittodecx2 x73hddpsramtrdecgap
    x73dpsramtrbitcorner x73hpdparygaplp x73hpdparygaplp2 x73hpdpbitedgelp
    x73hpdpbitedgelp2 x73hpdpbitlp x73hpdpbitlp2 x73hpdpsramtrbitcorner
    x73hpdpsramtrbittobias x73hpdpsramtrbittodecx2 x73hpdpsramtrdecgap x73sdparygaplp
    x73sdpbitedgelp x73sdpbitlp x73sdpsramtrbittobias x73sdpsramtrbittodecx2
    x73sdpsramtrdecgap x73hpcsramtrbittobiasmid x73hpc1bitlp x73hpc1bitedgelp
    x73hpc1arygaplp x73hpcsramgapsubtap x73lvdpbitlp x73lvdpbitlp2
    x73lvdpbitedgelp x73lvdpbitedgelp2 x73lvdparygaplp x73lvdparygaplp2
    x73lvdpsramtrbittobias x73lvdpsramtrbittobias_dum x73hpdpsramtrbittobias_dum x73hpcsramtrbittodecx4
    x73lvcsramtrbittobiasicf x73sramtrbittodecx2_bcb x73sramtrbittodecx2_cbc fdkex
    x73ulcarygap x73ulcbit x73ulcbitdummy x73ulcbitedge
    x73ulcbitedge1 x73ulcsramgapsubtap x73ulcsramtrbittobias x73ulcsramtrbitedgecorner1
    x73ulcsramtrbitcorner1 x73ulcsramtrbitcorner2 x73ulcsramtrbitedgecorner2 x73ulcsramtrbittodecx8
    x73ulcsramtrbittodecx8_lkgary x73ulcsramtrbittoedgex5 x73ulcsramtrbittoedgex8be x73ulcsramtrbljog
    x73ulcsramtrdecgap x73ulcsramtrdum x73ulcsramtredgegap x73ulcsramtredgeredcnrbe
    x73ulcsramtrredcnr x73ulcsramtredgedum x73ulcsramtrbittobias x73ulcsramtrbitedgecorner1
    x73ulcsramtrbittobias x73ulcsramtrbitedgecorner1 x73ulcsramtrbitcorner1 x73ulcsramtrbitcorner2
    x73ulcsramtrbitedgecorner2 x73ulcsramtrbittodecx8 x73ulcsramtrbittodecx8_lkgary x73ulcsramtrbittoedgex5
    x73ulcsramtrbittoedgex8be x73ulcsramtrbljog x73ulcsramtrdecgap x73ulcsramtrdum
    x73ulcsramtredgegap x73ulcsramtredgeredcnrbe x73ulcsramtrredcnr x73ulcsramtredgedum
    x72idvlvcpg_bit x72idvlvcpg_1bit_open x72idvlvcpu_bit x72idvlvcpd_1bit_open
    x72idvlvc_1bit_rowopen x72idvlvcpd_bit x72idvtrbitcorner4 x72idvlvctrbittobias_2bit4
    x72idvlvctrbittobias_2bit4a x72idvlvctrbittobias_2bit4b x72idvlvctrbittobias4 x72idvlvctrbittobias_pg4
    x72idvtrbittodec4x8 d8xsesddnuvterm d8xsesddpuvterm d8xsesdd1d2x3thermalm6
    d8xsesdnod1d2x3thermalm6 d87sesddnuvterm d87sesddpuvterm d87sesdd1d2x3thermalm6
    d87sesdnod1d2x3thermalm6 d80sesddnuvterm d80sesddpuvterm d80sesdd1d2x3thermalm6
    d80sesdnod1d2x3thermalm6 dummygbnwellcells c8xlvargbnd12f360zevm2 C8XLVARGBND12F360ZEVM2
    c8xlvargbnd36f360zevm2 C8XLVARGBND36F360ZEVM2 c8xlvargbnd60f360zevm2 C8XLVARGBND60F360ZEVM2
    c8xlvargbnd12f360zevm2 c8xlvargbnd15f360zevm2_unit_1 c8xlvargbnd15f360zevm2_unit c8xmvargbnd15f252zevm2_unit
    d8xmtoprs_i_small d8xmtoprs_y_small d8xltodic_isodic* d8xmtodic_isodic
    d8xltodic_nestdic* d8xmtodic_nestdic dummytringcells X72SRAMTRBITCORNER
    x72sramtrbitcorner X72HDCSRAMTRBITCORNER x72hdcsramtrbitcorner X72SRAMTRREDCNR
    x72sramtrredcnr X72SRAMTRDECGAP x72sramtrdecgap X72HDCSRAMTRDECGAP
    x72hdcsramtrdecgap X72SRAMTRBITTODECX8 x72sramtrbittodecx8 X72HDCSRAMTRBITTODECX8
    x72hdcsramtrbittodecx8 X72LVCSRAMTRBITTOBIAS x72lvcsramtrbittobias X72HPCSRAMTRBITTOBIAS
    x72hpcsramtrbittobias X72UPCSRAMTRBITTOBIAS x72upcsramtrbittobias X72HDCSRAMTRBITTOBIAS
    x72hdcsramtrbittobias X72HDCSRAMTRREDCNR x72hdcsramtrredcnr X72LVCSRAMTRBITTOBIASP
    x72lvcsramtrbittobiasp X72BDWLVCSRAMTRWLSTPTOBIAS x72bdwlvcsramtrwlstptobias X72HDCEXP1SRAMTRBITTOBIAS
    x72hdcexp1sramtrbittobias x72hpcsramtrbittodecx8 x72hpcsramtrdecgap x72hpcsramtrredcnr
    x72hpcsramtrbittodecx8fe x72hpcsramtrdecgapfe x72hpcsramtrredcnrfe x72sramtrbitcornerfe
    x72hpcsramtrbittobit x72hpcsramtrbittobitcorner x72hpcsramtrbittobitdecgap x72hpcsramtrbittobitredcnr
    x72idvtrbitcorner4 x72idvlvctrbittobias_2bit4 x72idvlvctrbittobias_2bit4a x72idvlvctrbittobias_2bit4b
    x72idvlvctrbittobias4 x72idvlvctrbittobias_pg4 x72idvtrbittodec4x8 x73hdcsramtrbitcorner
    x73hdcsramtrbitcorner1 x73hdcsramtrbittobias1 x73hdcsramtrbittobiasmid x73hdc2c6sramtrbittobiasmid
    x73hdcsramtrbittodecx8 x73hdcsramtrdecgap x73hdcsramtrredcnr x73lvcsramtrbittobias
    x73lvcsramtrbittodig x73lvcsramtrbittobias_lkgary x73sramtrbitcorner x73sramtrbittodecx8
    x73sramtrdecgap x73sramtrredcnr x73hpcsramtrbittobias x73hpcsramtrbittodecx8
    x73hpcsramtrdecgap x73hpcsramtrredcnr x73hdcsramtrbittobias x73hpcsramtrbittobiasmid
    x73hpcsramtrbittodecx4 x73lvcsramtrbittobiasicf x73idvtrbitcorner4 x73idvtrbittodec4x8
    x73idvlvctrbittobias_2bit4a x73idvlvctrbittobias_pg4 x73idvlvctrbittobias4 x73idvlvctrbittobias_2bit4b
    x73idvlvctrbittobias_2bit4 x73lvcsramtrbittobiaswlstrap x73sramtrbittodecx4 x73hddpsramtrbittobias
    x73hddpsramtrbittodecx2 x73hddpsramtrdecgap x73dpsramtrbitcorner x73hpdpsramtrbitcorner
    x73hpdpsramtrbittobias x73hpdpsramtrbittodecx2 x73hpdpsramtrdecgap x73sdpsramtrbittobias
    x73sdpsramtrbittodecx2 x73sdpsramtrdecgap x73lvdpsramtrbittobias x73lvdpsramtrbittobias_dum
    x73hpdpsramtrbittobias_dum x73hdcsramtrbittodecx4 x73hdcsramtrbittodig x73hdcsramtrbittobiaswlstrap
    x73sramtrbittodecx2_bcb x73sramtrbittodecx2_cbc PlAcEhOlDeR c8xlvargbnd60f360zevm2
    C8XLVARGBND60F360ZEVM2 c8xlvargbnd36f360zevm2 C8XLVARGBND36F360ZEVM2 c8xlvargbnd12f360zevm2
    C8XLVARGBND12F360ZEVM2 c8xmvargbnd60f252zevm2 C8XMVARGBND60F252ZEVM2 d8xmvargbnd60f252zevm2
    d8xmvargbnd64f252z2evm2 c8xmvargbnd64f252z2evm2 d8xmtgvargbnd24f336zevm2 d8xmvargbns32f336zevm2
    d8xmvargbns128f336zevm2 d8xsvargbnd64f252z2evm2 d87mvargbnd64f252z2evm2 d80mvargbnd64f252z2evm2
    c8xlindm98l0p8n C8XLINDM98L0P8N c8xlindm9l1p3n C8XLINDM9L1P3N
    c8xlindm11l0p8n C8XLINDM11L0P8N ind2t_scl_* IND2T_SCL_*
    c8xldpdhvm1 C8XLDPDHVM1 c8xlgnchvm1 C8XLGNCHVM1
    c8xmdpdhvm1 C8XMDPDHVM1 c8xmgnchvm1 C8XMGNCHVM1
    c8xgnc00hvana01_id C8XGNC00HVANA01_ID c8xgnc00hvdig01_id C8XGNC00HVDIG01_ID
    c8xdpd00hvana01_id C8XDPD00HVANA01_ID c8xdpd00hvdig01_id C8XDPD00HVDIG01_ID
    d8xsdpdtgevm1 d8xsdpdtguvm1 d8xsgnchvm1 d8xsgnctgevm1
    d8xsgnctguvm1 d87sdpdtgevm1 d87sdpdtguvm1 d87sgnchvm1
    d87sgnctgevm1 d87sgnctguvm1 d80sdpdtgevm1 d80sdpdtguvm1
    d80sgnchvm1 d80sgnctgevm1 d80sgnctguvm1 d8xsdpdtgevm1a
    d8xsdpdtguvm1a d8xsgnchvm1a d8xsgnctgevm1a d8xsgnctguvm1a
    sct_gnctguvm1a sct_dpdtguvm1a sct_gnctgevm1a sct_dpdtgevm1a
    pdu_gnac_2fin_m2 c8xmbgdiodehvm1 C8XMBGDIODEHVM1 d8xmbgdiodehvm1
    d87mbgdiodehvm1 d80mbgdiodehvm1 dummyddr1 dummyddr2
    a80rtcndig A80RTCNDIG a80rtcndig100 A80RTCNDIG100
    a80rtcndigfill A80RTCNDIGFILL a80rtcndigcon A80RTCNDIGCON
    expdcaiennzpsigb EXPDCAIENNZPSIGB expdcaihnnzp0b EXPDCAIHNNZP0B
    expdcaihnnzp1b EXPDCAIHNNZP1B expdcaisnnzpsigb EXPDCAISNNZPSIGB
    x8rfbitcell2 X8RFBITCELL2 expdcaiennzpsigb EXPDCAIENNZPSIGB
    expdcaihnnzp0b EXPDCAIHNNZP0B expdcaihnnzp1b EXPDCAIHNNZP1B
    expdcaisnnzpsigb EXPDCAISNNZPSIGB c8xlrgcn2legsincon_base C8XLRGCN2LEGSINCON_BASE
    c8xlrgcn2leg C8XLRGCN2LEG c8xlrgcn3legsincon_base C8XLRGCN3LEGSINCON_BASE
    c8xlrgcn3leg C8XLRGCN3LEG c8xlrgcn4legdac_base C8XLRGCN4LEGDAC_BASE
    c8xlrgcn4legparcon_base C8XLRGCN4LEGPARCON_BASE c8xlrgcn4legserconleft_base C8XLRGCN4LEGSERCONLEFT_BASE
    c8xlrgcn4legserconright_base C8XLRGCN4LEGSERCONRIGHT_BASE c8xlrgcn4legsinconleft_base C8XLRGCN4LEGSINCONLEFT_BASE
    c8xlrgcn4legdac C8XLRGCN4LEGDAC c8xlrgcn4leg C8XLRGCN4LEG
    d8xmrgcntg3leguvm1 D8XMRGCNTG3LEGUVM1 d8xmrgcntg3legsinconuvm2_base D8XMRGCNTG3LEGSINCONUVM2_BASE
    d8xmrgcntg3legsinconuvm2 D8XMRGCNTG3LEGSINCONUVM2 d8xmrgcntg5legsinconuvm2 D8XMRGCNTG5LEGSINCONUVM2
    d8xmrgcntg5legsinconuvm2_base D8XMRGCNTG5LEGSINCONUVM2_BASE d8xmrgcntg5leguvm1 D8XMRGCNTG5LEGUVM1
    C8XMRTCNEVM2ACON_BASE c8xmrtcnevm2acon_base C8XMRTCNEVM2ABOD_01 c8xmrtcnevm2abod_01
    C8XMRTCNEVM2ABOD_02 c8xmrtcnevm2abod_02 C8XMRTCNEVM2ABOD_03 c8xmrtcnevm2abod_03
    C8XMRTCNEVM2VTUNCONTOP_BASE c8xmrtcnevm2vtuncontop_base C8XMRTCNEVM2VTUNCONBOT_BASE c8xmrtcnevm2vtunconbot_base
    C8XMRTCNEVM2VTUNTURNTOP c8xmrtcnevm2vtunturntop C8XMRTCNEVM2VTUNTURNBOT c8xmrtcnevm2vtunturnbot
    C8XMRTCNEVM2VTUNBODTOP c8xmrtcnevm2vtunbodtop C8XMRTCNEVM2VTUNBODBOT c8xmrtcnevm2vtunbodbot
    C8XMRTCNEVM2VTUNMID c8xmrtcnevm2vtunmid C8XMRTCNEVM2VTUNMIDFH c8xmrtcnevm2vtunmidfh
    C8XMRTCNEVM2DACCONTOP_BASE c8xmrtcnevm2daccontop_base C8XMRTCNEVM2DACCONBOT_BASE c8xmrtcnevm2dacconbot_base
    C8XMRTCNEVM2DAC_BASE c8xmrtcnevm2dac_base C8XMRTCNEVM2DACTURN c8xmrtcnevm2dacturn
    C8XMRTCNEVM2DACTURNCON_BASE c8xmrtcnevm2dacturncon_base c8xmrtcnevm2abod_base d8xxrtcnevm2acon_base
    d8xxrtcnevm2abod_01 d8xxrtcnevm2abod_02 d8xxrtcnevm2abod_03 d8xxrtcnevm2vtuncontop_base
    d8xxrtcnevm2vtunconbot_base d8xxrtcnevm2vtunturntop d8xxrtcnevm2vtunturnbot d8xxrtcnevm2vtunbodtop
    d8xxrtcnevm2vtunbodbot d8xxrtcnevm2vtunmid d8xxrtcnevm2vtunmidfh d8xxrtcnevm2daccontop_base
    d8xxrtcnevm2dacconbot_base d8xxrtcnevm2dac_base d8xxrtcnevm2dacturn d8xxrtcnevm2dacturncon_base
    d8xxrtcnevm2abod_base d8xxrtcnevm2acon_base d8xsrtcnuvm2vtun_base d8xsrtcnevm2dac_base
    d8xsrtcnevm2dacturn d8xsrtcnevm2dacturncon_base d8xsrtcnevm2daccontop_base d8xsrtcnevm2dacconbot_base
    d87xrtcnevm2acon_base d87xrtcnevm2abod_01 d87xrtcnevm2abod_02 d87xrtcnevm2abod_03
    d87xrtcnevm2vtuncontop_base d87xrtcnevm2vtunconbot_base d87xrtcnevm2vtunturntop d87xrtcnevm2vtunturnbot
    d87xrtcnevm2vtunbodtop d87xrtcnevm2vtunbodbot d87xrtcnevm2vtunmid d87xrtcnevm2vtunmidfh
    d87xrtcnevm2daccontop_base d87xrtcnevm2dacconbot_base d87xrtcnevm2dac_base d87xrtcnevm2dacturn
    d87xrtcnevm2dacturncon_base d87xrtcnevm2abod_base d87xrtcnevm2acon_base d87srtcnuvm2vtun_base
    d87srtcnevm2dac_base d87srtcnevm2dacturn d87srtcnevm2dacturncon_base d87srtcnevm2daccontop_base
    d87srtcnevm2dacconbot_base d80xrtcnevm2acon_base d80xrtcnevm2abod_01 d80xrtcnevm2abod_02
    d80xrtcnevm2abod_03 d80xrtcnevm2vtuncontop_base d80xrtcnevm2vtunconbot_base d80xrtcnevm2vtunturntop
    d80xrtcnevm2vtunturnbot d80xrtcnevm2vtunbodtop d80xrtcnevm2vtunbodbot d80xrtcnevm2vtunmid
    d80xrtcnevm2vtunmidfh d80xrtcnevm2daccontop_base d80xrtcnevm2dacconbot_base d80xrtcnevm2dac_base
    d80xrtcnevm2dacturn d80xrtcnevm2dacturncon_base d80xrtcnevm2abod_base d80xrtcnevm2acon_base
    d80srtcnuvm2vtun_base d80srtcnevm2dac_base d80srtcnevm2dacturn d80srtcnevm2dacturncon_base
    d80srtcnevm2daccontop_base d80srtcnevm2dacconbot_base c8xmdpdhvm1 c8xmgnchvm1
    c8xmesdpclampevm2 c8xmesdpclampgated0p5evm2 c8xmesdpclampgatedevm2 c8xmesdpclamptimerpathevm2
    c8xmesdpclamptimerevm2 c8xmesdpclamp0p5evm2 d8xsesdpclamptgp5uvm2core d8xsesdpclampxllgatedevm2
    d8xsesdpclampxllp5gatedevm2 d8xmesdpclampgatedevm2 d8xxesdpclampxllp5gatedevm2 d8xxesdpclampxllgatedevm2
    d8xsrtcnuvm2vtun_base c73p1_d8xsrtcnuvm2vtun_base d8xsesdpclamptgp5uvm2core d8xsesdpclamptgp5evm2core
    d8xsesdpclampxllgatedevm2 d8xsesdpclampxllp5gatedevm2 d8xxesdpclampxllgatedevm2 d8xxesdpclampxllp5gatedevm2
    d8xmesdpclampgatedevm2 d87sesdpclamptgp5uvm2core d87sesdpclampxllgatedevm2 d87sesdpclampxllp5gatedevm2
    d87mesdpclampgatedevm2 d87xesdpclampxllp5gatedevm2 d87xesdpclampxllgatedevm2 d87srtcnuvm2vtun_base
    d87sesdpclamptgp5uvm2core d87sesdpclamptgp5evm2core d87sesdpclampxllgatedevm2 d87sesdpclampxllp5gatedevm2
    d87xesdpclampxllgatedevm2 d87xesdpclampxllp5gatedevm2 d87mesdpclampgatedevm2 d80sesdpclamptgp5uvm2core
    d80sesdpclampxllgatedevm2 d80sesdpclampxllp5gatedevm2 d80mesdpclampgatedevm2 d80xesdpclampxllp5gatedevm2
    d80xesdpclampxllgatedevm2 d80srtcnuvm2vtun_base d80sesdpclamptgp5uvm2core d80sesdpclamptgp5evm2core
    d80sesdpclampxllgatedevm2 d80sesdpclampxllp5gatedevm2 d80xesdpclampxllgatedevm2 d80xesdpclampxllp5gatedevm2
    d80mesdpclampgatedevm2 x73p00fcary1ne_m4f2_nw x73p00fcary1ne_ref_m4f2_nw x73p00fcary1ne_mux_ref_m4f1_nw
    x73p00fcary1ne_ref_m4f2 x73p00fsary_lc x73p00fcary1ne_m4f2_fix1_nw x73p00fcary1ne_mux_m4f1_nw
    x73p00fsary_lc_sel x73p00fcary1ne_m4f2 x73p00fcary1ne_m4f2_fix1 x73p00fcary1ne_mux_m4f1
    x73p00fcary1ne_mux_ref_m4f1 x73p00fcary1col_32row_nw x73p00fcary1col_32row d8xsrtcnuvm2p5vtun
    d87srtcnuvm2p5vtun d80srtcnuvm2p5vtun oz_hv_tc06 dfmx_methv__*
    dfmx_methv_* oz_test_hvwaiver c8xmesdpclampevm2 c8xmesdpclamp0p5evm2
    c8xmesdpclampgated0p5evm2 c8xmesdpclampgatedevm2 c8xmesdpclamptimerevm2 c8xmesdpclamptimerpathevm2
    d8xsdpdtgevm1 d8xsdpdtguvm1 d8xsgnchvm1 d8xsgnctgevm1
    d8xsgnctguvm1 d87sdpdtgevm1 d87sdpdtguvm1 d87sgnchvm1
    d87sgnctgevm1 d87sgnctguvm1 d80sdpdtgevm1 d80sdpdtguvm1
    d80sgnchvm1 d80sgnctgevm1 d80sgnctguvm1 dfmx_devhv__*
    x73p00fcary1ne_m4f2_nw x73p00fcary1ne_ref_m4f2_nw x73p00fcary1ne_mux_ref_m4f1_nw x73p00fcary1ne_ref_m4f2
    x73p00fsary_lc x73p00fcary1ne_m4f2_fix1_nw x73p00fcary1ne_mux_m4f1_nw x73p00fsary_lc_sel
    x73p00fcary1ne_m4f2 x73p00fcary1ne_m4f2_fix1 x73p00fcary1ne_mux_m4f1 x73p00fcary1ne_mux_ref_m4f1
    x73p00fcary1col_32row_nw x73p00fcary1col_32row oz_hv_tc06 oz_hv_tc06
    d8xmidvringsl d8xmidvadvtpairo d8xmidvwringsl d8xmidv1up3ringsl
    d8xmidv1up2ringsl d8xmidv1up1ringsl d8xmidvwadvtpairo d8xmidvagsm1sl
    d8xmidvdvtosc d87midvringsl d87midvadvtpairo d87midvwringsl
    d87midv1up3ringsl d87midv1up2ringsl d87midv1up1ringsl d87midvwadvtpairo
    d87midvagsm1sl d87midvdvtosc d80midvringsl d80midvadvtpairo
    d80midvwringsl d80midv1up3ringsl d80midv1up2ringsl d80midv1up1ringsl
    d80midvwadvtpairo d80midvagsm1sl d80midvdvtosc d8xsesdpclampxllgatedevm2
    d8xsesdpclampxllp5gatedevm2 d8xxesdpclampxllgatedevm2 d8xxesdpclampxllp5gatedevm2 d87sesdpclampxllgatedevm2
    d87sesdpclampxllp5gatedevm2 d87xesdpclampxllgatedevm2 d87xesdpclampxllp5gatedevm2 d80sesdpclampxllgatedevm2
    d80sesdpclampxllp5gatedevm2 d80xesdpclampxllgatedevm2 d80xesdpclampxllp5gatedevm2 x73p00fcary1ne_m4f2_nw
    x73p00fcary1ne_ref_m4f2_nw x73p00fcary1col_8row_m4f2_uv2n_fix1_nw x73p00fcary1ne_mux_ref_m4f1_nw x73p00fcary1col_8row_m4f2_uv2n_nw
    x73p00fcary1ne_ref_m4f2 x73p00fsary_lc x73p00fsarycore_lc_8row_locn x73p00fcary1ne_m4f2_fix1_nw
    x73p00fcary1col_ref_m4f2 x73p00fcary1ne_mux_m4f1_nw x73p00fcary1col_ref_m4f2_nw x73p00fsary_lc_sel
    x73p00fcary1col_8row_m4f2_uv2n_fix1 x73p00fcary1ne_m4f2 x73p00fcary1ne_m4f2_fix1 x73p00fcary1ne_mux_m4f1
    x73p00fcary1ne_mux_ref_m4f1 x73p00fcary1col_8row_m4f2_uv2n d8xmidvadvtosc d7xmidvadvtosc
    d0xmidvadvtosc d8xsesdscrevm1 d8xsesdscruvm1 d8xsesdscrevm1_prim
    d8xsesdscruvm1_prim d87sesdscrevm1 d87sesdscruvm1 d87sesdscrevm1_prim
    d87sesdscruvm1_prim d80sesdscrevm1 d80sesdscruvm1 d80sesdscrevm1_prim
    d80sesdscruvm1_prim d8xsesdd1d2uvm4 d86sesdd1d2uvm4 d87sesdd1d2uvm4
    d80sesdd1d2uvm4 dummycell es_rom_dummy_cell ES_ROM_DUMMY_CELL
    es_logo_dummy_cell ES_LOGO_DUMMY_CELL b8xesdpmosclamp B8XESDPMOSCLAMP
    c8xesdpmosclamp C8XESDPMOSCLAMP c8xlesdpclampnvm2 C8XLESDPCLAMPNVM2
    c8xlesdpclampnvm2vert C8XLESDPCLAMPNVM2VERT c8xlesdpclampevm2 C8XLESDPCLAMPEVM2
    c8xlesdpclampevm2path C8XLESDPCLAMPEVM2PATH c8xlesdpclampevm2vertpath C8XLESDPCLAMPEVM2VERTPATH
    c8xlesdpclampevm2vert C8XLESDPCLAMPEVM2VERT c8xesd2pmosclampalcore C8XESD2PMOSCLAMPALCORE
    c8xesdpmosclampallp1p22 C8XESDPMOSCLAMPALLP1P22 c8xesdpmosclampallp1p22core C8XESDPMOSCLAMPALLP1P22CORE
    c8xmesdpclampnvm2 c8xmesdpclampevm2 c8xmesdpclamp0p5nvm2 c8xmesdpclamp0p5evm2
    c8xmesdpclampgatednvm2 c8xmesdpclampgated0p5nvm2 c8xmesdpclampgatedevm2 c8xmesdpclampgated0p5evm2
    d8xmesdpclamptgevm2core D8XMESDPCLAMPTGEVM2CORE d8xmesdpclamp2tguvm2core D8XMESDPCLAMP2TGUVM2CORE
    c8xmesdpclampnvm2 c8xmesdpclampevm2 c8xmesdpclamp0p5nvm2 c8xmesdpclamp0p5evm2
    c8xmesdpclampgatednvm2 c8xmesdpclampgated0p5nvm2 c8xmesdpclampgatedevm2 c8xmesdpclampgated0p5evm2
    d8xsesdpclampnvm2 d8xsesdpclampnvm2horz d8xsesdpclamptgp5uvm2core d8xsesdpclamptgp5evm2core
    d8xxesdpclampnvm2horz d8xmesdpclampnvm2horz d8xsesdpclampxllgatedevm2 d8xsesdpclampxllp5gatedevm2
    d8xmesdpclampgatedevm2 d8xxesdpclampxllp5gatedevm2 d8xxesdpclampxllgatedevm2 d8xsesdpclamptgp25evm2nspath
    d8xsesdpclamptgp25evm2nscore d8xsesdpclampdnwtgp5evm2core d8xsesdpclampdnwnvm2 dummy_list
    dummy DUMMY dummy_list c8xltochn1272ogdgapm11x0
    c8xltochn1272ogdgapx0 C8XLTOCHN1272OGDGAPX0 d8xltochn1273ogdgapx0 d8xltochn1273ogdgapm9x0
    d8xltosramchn1273ogdgapx0 c8xltochn1272crnx0 C8XLTOCHN1272CRNX0 d8xltochn1273crnx0
    c8xltochn1272pgdgapm11x0 c8xltochn1272pgdgapx0 C8XLTOCHN1272PGDGAPX0 d8xltochn1273pgdgapx0
    d8xltochn1273pgdgapm9x0 c8xltochn1272ogd_ce123res d8xltochn1273ogd_ce12res c8xltochn1272pgd_m11v11lkg
    d8xltochn1273pgd_m9v9lkg c8xltochn1272ogdiox0 C8XLTOCHN1272OGDIOX0 d8xltochn1273ogdiox0
    c8xltochn1272pgdiox0 C8XLTOCHN1272PGDIOX0 d8xltochn1273pgdiox0 c8xltochncapce2
    c8xltochnscres c8xltochnbotmim c8xltochnres23 c8xltochnres31
    c8xltochncapce1 c8xltochncapce3 c8xltochncapce13 c8xltochnv11m11
    c8xltochn1272ogdfillx0 C8XLTOCHN1272OGDFILLX0 c8xltochn1272pgdfillx0 C8XLTOCHN1272PGDFILLX0
    c8xltochn1272ogd_parcap_m10ref c8xltochn1272ogd_m11v11lkg c8xltochn1272ogd_topcap c8xltochn1272pgd_parcap
    c8xltochn1272ogd_parcap c8xltochn1272pgd_botcap c8xltochn1272pgd_sercap d8xltoedm1273crnx0
    d8xltoedm1273pgdiox0 d8xltoedm1273ogdiox0 d8xltoedm1273pgdfillx0 d8xltoedm1273ogdfillx0
    d8xltosramedm1273ogdfillx0 d8xltoedm1273ogdx0 d8xltoedm1273pgdx0 d8xltoedm1273ogdx0_diode
    d8xltoedm1273pgdx0_diode x73tsv_tc0emgrdx73acrn X73TSV_TC0EMGRDX73ACRN x73tsv_tc0emgrdx73aogd
    X73TSV_TC0EMGRDX73AOGD x73tsv_tc0emgrdx73aogd_gap X73TSV_TC0EMGRDX73AOGD_GAP x73tsv_tc0emgrdx73aogd_gap_1p96
    X73TSV_TC0EMGRDX73AOGD_GAP_1P96 x73tsv_tc0emgrdx73aogd_gap_2p24 X73TSV_TC0EMGRDX73AOGD_GAP_2P24 x73tsv_tc0emgrdx73aogd_gap_2p52
    X73TSV_TC0EMGRDX73AOGD_GAP_2P52 x73tsv_tc0emgrdx73apgd X73TSV_TC0EMGRDX73APGD x73tsv_tc0emgrdx73apgd_gap
    X73TSV_TC0EMGRDX73APGD_GAP d8xltsv_emgrd1273ogd D8XLTSV_EMGRD1273OGD d8xltsv_emgrd1273ogd_gap
    D8XLTSV_EMGRD1273OGD_GAP d8xltsv_emgrd1273ogd_gap_1p96 D8XLTSV_EMGRD1273OGD_GAP_1P96 d8xltsv_emgrd1273ogd_gap_2p24
    D8XLTSV_EMGRD1273OGD_GAP_2P24 d8xltsv_emgrd1273ogd_gap_2p52 D8XLTSV_EMGRD1273OGD_GAP_2P52 d8xltsv_emgrd1273pgd
    D8XLTSV_EMGRD1273PGD d8xltsv_emgrd1273pgd_gap D8XLTSV_EMGRD1273PGD_GAP d8xltsv_emgrd1273crn
    D8XLTSV_EMGRD1273CRN tc0emgrdx73acrn TC0EMGRDX73ACRN tc0emgrdx73aogd
    TC0EMGRDX73AOGD tc0emgrdx73apgd TC0EMGRDX73APGD tc0er1273crnx0
    TC0ER1273CRNX0 tc0er1273pgdx0 TC0ER1273PGDX0 tc0er1273ogdx0
    TC0ER1273OGDX0 d8xltoer1273crnx0 D8XLTOER1273CRNX0 d8xltoer1273pgdx0
    D8XLTOER1273PGDX0 d8xltoer1273pgdx0_m9g D8XLTOER1273PGDX0_M9G d8xltoer1273pgdx01512
    D8XLTOER1273PGDX01512 d8xltoer1273ogdx0 D8XLTOER1273OGDX0 d8xltoer1273ogdx0_m9g
    D8XLTOER1273OGDX0_M9G d8xltoer1273ogdx0168 D8XLTOER1273OGDX0168 d8xltoer1273ogdx084
    D8XLTOER1273OGDX084 d8xltosramer1273ogdx0 D8XLTOSRAMER1273OGDX0 bdwpkgsnapx_dummy
    bdwpkgsnapy_dummy dummyrfcells a80rgcndig4leg_poly A80RGCNDIG4LEG_POLY
    a80rgcndig4legtopbot_poly A80RGCNDIG4LEGTOPBOT_POLY x10lv2csubary X10LV2CSUBARY
    x10ulv2csubary X10ULV2CSUBARY x10xlv2csubary X10XLV2CSUBARY
    ivbxlv1csubary IVBXLV1CSUBARY x10xlv2cwlrepx2 X10XLV2CWLREPX2
    a80tmdiodenod1c A80TMDIODENOD1C x10thmrmtr X10THMRMTR
    X10PSDFBSPWXN0D0_NC_2UM x10psdfbspwxn0d0_nc_2um x10idvulvtrcolb X10IDVULVTRCOLB
    x10ddrdatafubwrap X10DDRDATAFUBWRAP dummy_uhvgnac oz_uhv_gnac
    jh_uhv_gnac d8xmrgbntgseruvm2_base D8XMRGBNTGSERUVM2_BASE d8xmrgbntgparevm2_base
    D8XMRGBNTGPAREVM2_BASE d8xmesdclamprestgev D8XMESDCLAMPRESTGEV x73btsvccspcralt1
    X73BTSVCCSPCRALT1 d8xltsv_ccspcralt1 D8XLTSV_CCSPCRALT1 dummytsv_cc_cells
    x73btsvccalt1 d8xltsv_ccsymb d81tsvccalt1_cc d8xltsv_ccsymb_prs
    dummydc04_waiver_edram dummyv0433_waiver_edram dummyedram_bitcells dummyedram_poly_bitcells
    c8xlindm9l1p3n C8XLINDM9L1P3N c8xindm9l1p05n C8XINDM9L1P05N
    c8xlrgcn4leg C8XLRGCN4LEG c8xlrgcn4legdac_base C8XLRGCN4LEGDAC_BASE
    c8xlrgcn4leg C8XLRGCN4LEG c8xlrgcn4legdac_base C8XLRGCN4LEGDAC_BASE
    c8xmesdclampres C8XMESDCLAMPRES d8xsesdclampres d8xsesdpclampnvm2
    d8xsesdpclampnvm2horz d8xsesdpclampdnwnvm2 d87sesdclampres d87sesdpclampnvm2
    d87sesdpclampnvm2horz d87sesdpclampdnwnvm2 d80sesdclampres d80sesdpclampnvm2
    d80sesdpclampnvm2horz d80sesdpclampdnwnvm2 c8xmrtcnevm2abod_01 C8XMRTCNEVM2ABOD_01
    c8xmrtcnevm2abod_02 C8XMRTCNEVM2ABOD_02 c8xmrtcnevm2abod_03 C8XMRTCNEVM2ABOD_03
    c8xmrtcnevm2aconr C8XMRTCNEVM2ACONR c8xmrtcnevm2aconl C8XMRTCNEVM2ACONL
    d8xxrtcnevm2acon_base d8xxrtcnevm2abod_03 d8xxrtcnevm2abod_02 d8xxrtcnevm2abod_01
    d8xxrtcnevm2vtunfil2npm1a1 c8xmrtcnevm2vtunfil2npm1a2 d8xxrtcnevm2vtunfil2npm1a2 d87xrtcnevm2acon_base
    d87xrtcnevm2abod_03 d87xrtcnevm2abod_02 d87xrtcnevm2abod_01 d87xrtcnevm2vtunfil2npm1a1
    d87xrtcnevm2vtunfil2npm1a2 d80xrtcnevm2acon_base d80xrtcnevm2abod_03 d80xrtcnevm2abod_02
    d80xrtcnevm2abod_01 d80xrtcnevm2vtunfil2npm1a1 d80xrtcnevm2vtunfil2npm1a2 c8xmrtcnevm2abod_01
    C8XMRTCNEVM2ABOD_01 c8xmrtcnevm2abod_02 C8XMRTCNEVM2ABOD_02 c8xmrtcnevm2abod_03
    C8XMRTCNEVM2ABOD_03 c8xmrtcnevm2aconr C8XMRTCNEVM2ACONR c8xmrtcnevm2aconl
    C8XMRTCNEVM2ACONL c8xmrtcnevm2vtunfil2npm1a1 C8XMRTCNEVM2VTUNFIL2NPM1A1 d8xxrtcnevm2acon_base
    d8xxrtcnevm2abod_03 d8xxrtcnevm2abod_02 d8xxrtcnevm2abod_01 d8xxrtcnevm2vtunfil2npm1a1
    d8xxrtcnevm2vtunfil2npm1a1 c8xmrtcnevm2vtunfil2npm1a2 d8xxrtcnevm2vtunfil2npm1a2 c8xmvargbnd16f252z2evm2_unit
    d8xmvargbnd16f252z2evm2_unit d8xmvargbnd16f252z2evm2_fixedm0m2_unit d8xmtgvargbnd4f336zevm2_fixedm0m2_unit d87xrtcnevm2acon_base
    d87xrtcnevm2abod_03 d87xrtcnevm2abod_02 d87xrtcnevm2abod_01 d87xrtcnevm2vtunfil2npm1a1
    d87xrtcnevm2vtunfil2npm1a2 d87mvargbnd64f252z2evm2 d80xrtcnevm2acon_base d80xrtcnevm2abod_03
    d80xrtcnevm2abod_02 d80xrtcnevm2abod_01 d80xrtcnevm2vtunfil2npm1a1 d80xrtcnevm2vtunfil2npm1a2
    d80mvargbnd64f252z2evm2 empty_cell_list d8xsesdpclamptgp5uvm2core d8xsesdpclamptgp5uvm2core
    d8xsesdpclamptgp5evm2core d8xsesdpclamptgp25evm2nscore d8xsesdpclamptgp25evm2ns d8xmtgvargbnd24f336zevm2
    d8xmtgvargbns16f336zevm2_unit d8xmtgvargbns56f336zevm2_unit d8xsesdpclampdnwtgp5evm2 empty_cell_list
    oz_pl_bdwrom_2 empty_cell_list C8XMRTCNEVM2DAC C8XMRTCNEVM2DACTURN
    C8XMRTCNEVM2DACTURNCON c8xmrtcnevm2dac c8xmrtcnevm2dacturn c8xmrtcnevm2dacturncon
    c8xmrtcnevm2vtunfil100m0a0 c8xmrtcnevm2vtunfil1npm0a0 c8xmrtcnevm2vtunfil200m0a0 c8xmrtcnevm2vtunfil2npm0a0
    c8xmrtcnevm2vtunfil2npm1a1 c8xmrtcnevm2vtunfil3npm1a1 c8xmrtcnevm2vtunfil4npm1a1 c8xmrtcnevm2vtunfill30nn0m0a0
    c8xmrtcnevm2vtunfill30pp0m0a0 c8xmrtcnevm2vtunfill5npp0m0c0 c8xmrtcnevm2vtunfill6npp0m1c1 c8xmrtcnevm2abod_base
    c8xmrtcnevm2abod_01 c8xmrtcnevm2abod_02 c8xmrtcnevm2abod_03 c8xmrtcnevm2acon_base
    c8xmrtcnevm2vtunswakside c8xmrtcnevm2vtunfil2npm1a2 d8xxrtcnevm2vtunfil2npm1a2 c8xmrtcnevm2vtunfil100m0a4
    c8xmrtcnevm2vtunfil200m0a3 c8xmrtcnevm2vtunfill30nn0m0a3 c8xmrtcnevm2vtunfill30pp0m0a3 c8xmrtcnevm2vtunfil100m0a3
    C8XMRTCNEVM2VTUNSWAKSIDE C8XMRTCNEVM2VTUNFIL100M0A0 C8XMRTCNEVM2VTUNFIL1NPM0A0 C8XMRTCNEVM2VTUNFIL200M0A0
    C8XMRTCNEVM2VTUNFIL2NPM0A0 C8XMRTCNEVM2VTUNFIL2NPM1A1 C8XMRTCNEVM2VTUNFIL3NPM1A1 C8XMRTCNEVM2VTUNFIL4NPM1A1
    C8XMRTCNEVM2VTUNFILL30NN0M0A0 C8XMRTCNEVM2VTUNFILL30PP0M0A0 C8XMRTCNEVM2VTUNFILL5NPP0M0C0 C8XMRTCNEVM2VTUNFILL6NPP0M1C1
    d8xxrtcnevm2dacturn d8xxrtcnevm2dacturncon d8xxrtcnevm2dacturncon_base d8xxrtcnevm2vtunfil100m0a0
    d8xxrtcnevm2vtunfil1npm0a0 d8xxrtcnevm2vtunfil200m0a0 d8xxrtcnevm2vtunfil2npm0a0 d8xxrtcnevm2vtunfil2npm1a1
    d8xxrtcnevm2vtunfil3m2halfppitch d8xxrtcnevm2vtunfil3npm1a1 d8xxrtcnevm2vtunfil4npm1a1 d8xxrtcnevm2vtunfill30nn0m0a0
    d8xxrtcnevm2vtunfill30pp0m0a0 d8xxrtcnevm2vtunfill5npp0m0c0 d8xxrtcnevm2vtunfill6npp0m1c1 d8xxrtcnevm2vtunswakside
    d8xxrtcnevm2abod_base d8xxrtcnevm2acon_base d8xxrtcnevm2abod_01 d8xxrtcnevm2abod_02
    d8xxrtcnevm2abod_03 d8xsrtcnevm2dac d8xsrtcnevm2dacturn c73p1krmrx_dfe_d8xsrtcnevm2dac
    d87xrtcnevm2dacturn d87xrtcnevm2dacturncon d87xrtcnevm2dacturncon_base d87xrtcnevm2vtunfil100m0a0
    d87xrtcnevm2vtunfil1npm0a0 d87xrtcnevm2vtunfil200m0a0 d87xrtcnevm2vtunfil2npm0a0 d87xrtcnevm2vtunfil2npm1a1
    d87xrtcnevm2vtunfil3m2halfppitch d87xrtcnevm2vtunfil3npm1a1 d87xrtcnevm2vtunfil4npm1a1 d87xrtcnevm2vtunfill30nn0m0a0
    d87xrtcnevm2vtunfill30pp0m0a0 d87xrtcnevm2vtunfill5npp0m0c0 d87xrtcnevm2vtunfill6npp0m1c1 d87xrtcnevm2vtunswakside
    d87xrtcnevm2abod_base d87xrtcnevm2acon_base d87xrtcnevm2abod_01 d87xrtcnevm2abod_02
    d87xrtcnevm2abod_03 d87srtcnevm2dac d87srtcnevm2dacturn d80xrtcnevm2dacturn
    d80xrtcnevm2dacturncon d80xrtcnevm2dacturncon_base d80xrtcnevm2vtunfil100m0a0 d80xrtcnevm2vtunfil1npm0a0
    d80xrtcnevm2vtunfil200m0a0 d80xrtcnevm2vtunfil2npm0a0 d80xrtcnevm2vtunfil2npm1a1 d80xrtcnevm2vtunfil3m2halfppitch
    d80xrtcnevm2vtunfil3npm1a1 d80xrtcnevm2vtunfil4npm1a1 d80xrtcnevm2vtunfill30nn0m0a0 d80xrtcnevm2vtunfill30pp0m0a0
    d80xrtcnevm2vtunfill5npp0m0c0 d80xrtcnevm2vtunfill6npp0m1c1 d80xrtcnevm2vtunswakside d80xrtcnevm2abod_base
    d80xrtcnevm2acon_base d80xrtcnevm2abod_01 d80xrtcnevm2abod_02 d80xrtcnevm2abod_03
    d80srtcnevm2dac d80srtcnevm2dacturn resw_CDNS_* ndecap_CDNS_*
    pdecap_CDNS_* mfc_s2s_CDNS_* mfc_s2p_CDNS_* mfc_s2g_CDNS_*
   
========== End of no_explode_list List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO cells in flatten_list:
    C8XMRTCNEVM2ACON_BASE c8xmrtcnevm2acon_base
    C8XMRTCNEVM2ABOD_01 c8xmrtcnevm2abod_01
    C8XMRTCNEVM2ABOD_02 c8xmrtcnevm2abod_02
    C8XMRTCNEVM2ABOD_03 c8xmrtcnevm2abod_03
    C8XMRTCNEVM2VTUNCONTOP_BASE c8xmrtcnevm2vtuncontop_base
    C8XMRTCNEVM2VTUNCONBOT_BASE c8xmrtcnevm2vtunconbot_base
    C8XMRTCNEVM2VTUNTURNTOP c8xmrtcnevm2vtunturntop
    C8XMRTCNEVM2VTUNTURNBOT c8xmrtcnevm2vtunturnbot
    C8XMRTCNEVM2VTUNBODTOP c8xmrtcnevm2vtunbodtop
    C8XMRTCNEVM2VTUNBODBOT c8xmrtcnevm2vtunbodbot
    C8XMRTCNEVM2VTUNMID c8xmrtcnevm2vtunmid
    C8XMRTCNEVM2VTUNMIDFH c8xmrtcnevm2vtunmidfh
    C8XMRTCNEVM2DACCONTOP_BASE c8xmrtcnevm2daccontop_base
    C8XMRTCNEVM2DACCONBOT_BASE c8xmrtcnevm2dacconbot_base
    C8XMRTCNEVM2DAC_BASE c8xmrtcnevm2dac_base
    C8XMRTCNEVM2DACTURN c8xmrtcnevm2dacturn
    C8XMRTCNEVM2DACTURNCON_BASE c8xmrtcnevm2dacturncon_base
    c8xmrtcnevm2abod_base d8xxrtcnevm2acon_base
    d8xxrtcnevm2abod_01 d8xxrtcnevm2abod_02
    d8xxrtcnevm2abod_03 d8xxrtcnevm2vtuncontop_base
    d8xxrtcnevm2vtunconbot_base d8xxrtcnevm2vtunturntop
    d8xxrtcnevm2vtunturnbot d8xxrtcnevm2vtunbodtop
    d8xxrtcnevm2vtunbodbot d8xxrtcnevm2vtunmid
    d8xxrtcnevm2vtunmidfh d8xxrtcnevm2daccontop_base
    d8xxrtcnevm2dacconbot_base d8xxrtcnevm2dac_base
    d8xxrtcnevm2dacturn d8xxrtcnevm2dacturncon_base
    d8xxrtcnevm2abod_base d8xxrtcnevm2acon_base
    d8xsrtcnuvm2vtun_base d8xsrtcnevm2dac_base
    d8xsrtcnevm2dacturn d8xsrtcnevm2dacturncon_base
    d8xsrtcnevm2daccontop_base d8xsrtcnevm2dacconbot_base
    d87xrtcnevm2acon_base d87xrtcnevm2abod_01
    d87xrtcnevm2abod_02 d87xrtcnevm2abod_03
    d87xrtcnevm2vtuncontop_base d87xrtcnevm2vtunconbot_base
    d87xrtcnevm2vtunturntop d87xrtcnevm2vtunturnbot
    d87xrtcnevm2vtunbodtop d87xrtcnevm2vtunbodbot
    d87xrtcnevm2vtunmid d87xrtcnevm2vtunmidfh
    d87xrtcnevm2daccontop_base d87xrtcnevm2dacconbot_base
    d87xrtcnevm2dac_base d87xrtcnevm2dacturn
    d87xrtcnevm2dacturncon_base d87xrtcnevm2abod_base
    d87xrtcnevm2acon_base d87srtcnuvm2vtun_base
    d87srtcnevm2dac_base d87srtcnevm2dacturn
    d87srtcnevm2dacturncon_base d87srtcnevm2daccontop_base
    d87srtcnevm2dacconbot_base d80xrtcnevm2acon_base
    d80xrtcnevm2abod_01 d80xrtcnevm2abod_02
    d80xrtcnevm2abod_03 d80xrtcnevm2vtuncontop_base
    d80xrtcnevm2vtunconbot_base d80xrtcnevm2vtunturntop
    d80xrtcnevm2vtunturnbot d80xrtcnevm2vtunbodtop
    d80xrtcnevm2vtunbodbot d80xrtcnevm2vtunmid
    d80xrtcnevm2vtunmidfh d80xrtcnevm2daccontop_base
    d80xrtcnevm2dacconbot_base d80xrtcnevm2dac_base
    d80xrtcnevm2dacturn d80xrtcnevm2dacturncon_base
    d80xrtcnevm2abod_base d80xrtcnevm2acon_base
    d80srtcnuvm2vtun_base d80srtcnevm2dac_base
    d80srtcnevm2dacturn d80srtcnevm2dacturncon_base
    d80srtcnevm2daccontop_base d80srtcnevm2dacconbot_base
    c8xlmfcnvm4a C8XLMFCNVM4A
    c8xlmfcnvm4b C8XLMFCNVM4B
    c8xlmfcnvm4c C8XLMFCNVM4C
    c8xmmfcnvm4a C8XMMFCNVM4A
    c8xmmfcnvm4b C8XMMFCNVM4B
    c8xmmfcnvm4c C8XMMFCNVM4C
    c8xlmfcnvm6a C8XLMFCNVM6A
    c8xlmfcnvm6b C8XLMFCNVM6B
    c8xlmfcnvm6c C8XLMFCNVM6C
    c8xlmfchvm4a C8XLMFCHVM4A
    c8xlmfchvm4b C8XLMFCHVM4B
    c8xlmfchvm4c C8XLMFCHVM4C
    c8xmmfchvm4a C8XMMFCHVM4A
    c8xmmfchvm4b C8XMMFCHVM4B
    c8xmmfchvm4c C8XMMFCHVM4C
    c8xmmfcnvm6alp C8XMMFCNVM6ALP
    c8xldcpipnvm4_metal C8XLDCPIPNVM4_METAL
    c8xldcpipnvm2_metal C8XLDCPIPNVM2_METAL
    c8xmdcpipnvm6_metal C8XMDCPIPNVM6_METAL
    c8xmdcpipnvm4_metal C8XMDCPIPNVM4_METAL
    c8xmdcpipnvm2_metal C8XMDCPIPNVM2_METAL
    c8xldcpiphvm4_metal C8XLDCPIPHVM4_METAL
    c8xldcpiphvm2_metal C8XLDCPIPHVM2_METAL
    d8xmdcpiptgevm2_metal D8XMDCPIPTGEVM2_METAL
    d8xmdcpiptgevm2tap_metal D8XMDCPIPTGEVM2TAP_METAL
    d8xmdcpintgevm2_metal D8XMDCPINTGEVM2_METAL
    d8xmdcpintgevm2tap_metal D8XMDCPINTGEVM2TAP_METAL
    d8xmdcpiptgevm4_metal D8XMDCPIPTGEVM4_METAL
    d8xmdcpiptgevm4tap_metal D8XMDCPIPTGEVM4TAP_METAL
    d8xmdcpintgevm4_metal D8XMDCPINTGEVM4_METAL
    d8xmdcpintgevm4tap_metal D8XMDCPINTGEVM4TAP_METAL
    c8xlvargbnd60f360zevm2 C8XLVARGBND60F360ZEVM2
    c8xlvargbnd36f360zevm2 C8XLVARGBND36F360ZEVM2
    c8xlvargbnd12f360zevm2 C8XLVARGBND12F360ZEVM2
    c8xmvargbnd60f252zevm2 C8XMVARGBND60F252ZEVM2
    d8xmvargbnd60f252zevm2 d8xmvargbnd64f252z2evm2
    c8xmvargbnd64f252z2evm2 d8xmtgvargbnd24f336zevm2
    d8xmvargbns32f336zevm2 d8xmvargbns128f336zevm2
    d8xsvargbnd64f252z2evm2 d87mvargbnd64f252z2evm2
    d80mvargbnd64f252z2evm2 c8xlindm98l0p8n
    C8XLINDM98L0P8N c8xlindm9l1p3n
    C8XLINDM9L1P3N c8xlindm11l0p8n
    C8XLINDM11L0P8N ind2t_scl_*
    IND2T_SCL_*
========== End of flatten_list List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO cells in explode_list:
   
========== End of explode_list List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO cells in delete_list:
    
========== End of delete_list List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO DIC cells defined here:
   d8xltodic_isodic* d8xmtodic_isodic
    d8xltodic_nestdic* d8xmtodic_nestdic
   
========== End of dic_cells List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO ER/TCER/EMGR cells defined here:
   x73tsv_tc0emgrdx73acrn X73TSV_TC0EMGRDX73ACRN
    x73tsv_tc0emgrdx73aogd X73TSV_TC0EMGRDX73AOGD
    x73tsv_tc0emgrdx73aogd_gap X73TSV_TC0EMGRDX73AOGD_GAP
    x73tsv_tc0emgrdx73aogd_gap_1p96 X73TSV_TC0EMGRDX73AOGD_GAP_1P96
    x73tsv_tc0emgrdx73aogd_gap_2p24 X73TSV_TC0EMGRDX73AOGD_GAP_2P24
    x73tsv_tc0emgrdx73aogd_gap_2p52 X73TSV_TC0EMGRDX73AOGD_GAP_2P52
    x73tsv_tc0emgrdx73apgd X73TSV_TC0EMGRDX73APGD
    x73tsv_tc0emgrdx73apgd_gap X73TSV_TC0EMGRDX73APGD_GAP
    d8xltsv_emgrd1273ogd D8XLTSV_EMGRD1273OGD
    d8xltsv_emgrd1273ogd_gap D8XLTSV_EMGRD1273OGD_GAP
    d8xltsv_emgrd1273ogd_gap_1p96 D8XLTSV_EMGRD1273OGD_GAP_1P96
    d8xltsv_emgrd1273ogd_gap_2p24 D8XLTSV_EMGRD1273OGD_GAP_2P24
    d8xltsv_emgrd1273ogd_gap_2p52 D8XLTSV_EMGRD1273OGD_GAP_2P52
    d8xltsv_emgrd1273pgd D8XLTSV_EMGRD1273PGD
    d8xltsv_emgrd1273pgd_gap D8XLTSV_EMGRD1273PGD_GAP
    d8xltsv_emgrd1273crn D8XLTSV_EMGRD1273CRN
    tc0emgrdx73acrn TC0EMGRDX73ACRN
    tc0emgrdx73aogd TC0EMGRDX73AOGD
    tc0emgrdx73apgd TC0EMGRDX73APGD
    tc0er1273crnx0 TC0ER1273CRNX0
    tc0er1273pgdx0 TC0ER1273PGDX0
    tc0er1273ogdx0 TC0ER1273OGDX0
    d8xltoer1273crnx0 D8XLTOER1273CRNX0
    d8xltoer1273pgdx0 D8XLTOER1273PGDX0
    d8xltoer1273pgdx0_m9g D8XLTOER1273PGDX0_M9G
    d8xltoer1273pgdx01512 D8XLTOER1273PGDX01512
    d8xltoer1273ogdx0 D8XLTOER1273OGDX0
    d8xltoer1273ogdx0_m9g D8XLTOER1273OGDX0_M9G
    d8xltoer1273ogdx0168 D8XLTOER1273OGDX0168
    d8xltoer1273ogdx084 D8XLTOER1273OGDX084
    d8xltosramer1273ogdx0 D8XLTOSRAMER1273OGDX0
   
========== End of etchring_cells List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO PRS cells defined here:
   d8xmtoprs_i_small d8xmtoprs_y_small
   
========== End of iyprs_cells List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO EDM cells defined here:
   d8xltoedm1273crnx0 d8xltoedm1273pgdiox0
    d8xltoedm1273ogdiox0 d8xltoedm1273pgdfillx0
    d8xltoedm1273ogdfillx0 d8xltosramedm1273ogdfillx0
    d8xltoedm1273ogdx0 d8xltoedm1273pgdx0
    d8xltoedm1273ogdx0_diode d8xltoedm1273pgdx0_diode
   
========== End of edm_non_chn_cells List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_defines.rs:205: INFO: Gates are oriented VERTICAL

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_defines.rs:206: NOTE: Gate are vertical

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO Signals in ultra_high_voltage_list:
    *_UHV *_UHV\[*\]
========== End of ultra_high_voltage_list List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO Signals in extra_high_voltage_list:
    *_EHV *_EHV\[*\]
========== End of extra_high_voltage_list List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO Signals in high_voltage_list:
    *_HV *_HV\[*\]
========== End of high_voltage_list List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO Signals in nominal_voltage_list:
    *_NOM *_NOM\[*\]
========== End of nominal_voltage_list List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO Signals in high_voltage_list_gt1417:
    __NONAMETOSELECTDUMMYNODE__
========== End of high_voltage_list_gt1417 List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO Signals in _dr_lvsSchematicPower:
    VCC VXX VCCXX
========== End of _dr_lvsSchematicPower List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO Signals in _dr_lvsSchematicGround:
    VSS
========== End of _dr_lvsSchematicGround List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO Signals in _dr_lvsLayoutPower:
    VCC VCCXX VXX VDD VCCA VCCLCSFR VCCSFR XVCCPLLSFR
    VCCD VCCDDQ VCCDQ VCCIDVHV VCCOUTH VCCTHM XVCCDDR VCC1P1XX
    VCCCORE VCCCP VCCCP2 VCCCP3 VCCCSIPLL VCCCTRL VCCDIST VCCIDV
    VCCIN VCCINST VCCINT VCCIO VCCL VCCLCCP1 VCCLCCP2 VCCLCVCO1
    VCCLCVCO2 VCCMBF VCCOUT VCCP VCCPA VCCPD VCCPE VCCPCM
    VCCPLL VCCPLL0 VCCPLL1 VCCPLL2 VCCPLL3 VCCPLLCSI VCCPLLG VCCPPA
    VCCPPD VCCPVD VCCT VCCTHMDIG VCCTT VCCTTA VCCTTD VCCU
    VCCVCO VCCVCO2 VCCVCO3 VCCX VCCXXH VCCYY VCCP1P1S3LOCAL VCCBGIN
    VCCTHMD VCCOSC VCCDIG VCCP_NOM XVCC0SFR XVCC1SFR XVCC1PLLF XVCC1PLLC
    XVCCPLLS XVCCEXP VCCPLLS VCCEXP XVCCTHMDIG VCCTHMTP XVCCTHMTP VCCTHMSFR
    XVCCTHMSFR XVCCPLL0 XVCCPLL0L XVCCPLL1 XVCCPLL2 XVCCPLLG VCCD_HV VCCS3LOCAL
    VCC0SFR VCC1PLLC VCC1PLLF VCC1SFR VCCF VCCFHV VCCFLV VCCVREF
    VCCVREFLPF VCCPEDLLQU VCCPEDLLQG VCCPS3LOCAL VCCPQE VCCDU VCCREMOTE VCCTHMDSM
    VCCTHMDSMDIG VCCSRSBPLL VCCALG VCCVBG VCCPDLLQ VCCIOG VCCDDR10 VCCIOX
    VCCIOXXG VCCIOAG VCCIOA VCCAGS VCCG VCCIDV_NOM VCCXX_NOM VCCX_UHV
    VCCX_EHV VCCX_NOM VCC_NOM VCCSIRLV
========== End of _dr_lvsLayoutPower List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO Signals in _dr_lvsLayoutGround:
    VSS
========== End of _dr_lvsLayoutGround List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO Signals in _dr_fullchip_powers:
    VSS
========== End of _dr_fullchip_powers List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO Signals in no_HV_no_NOM_list:
   * !*_UHV !*_UHV\[*\] !*_EHV !*_EHV\[*\] !*_HV !*_HV\[*\] !*_NOM
    !*_NOM\[*\] !VSS
========== End of no_HV_no_NOM_list List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO Signals in low_nom_voltage_user_defined:
   
========== End of low_nom_voltage_user_defined List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO Signals in negative_voltage_list:
   *_NV
========== End of negative_voltage_list List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO Signals in high_nom_voltage_list:
    
========== End of high_nom_voltage_list List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO Signals in latchup_voltage_user_defined:
  
========== End of latchup_voltage_user_defined List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO Signals in ultra_high_voltage_list:
    *_UHV *_UHV\[*\]
========== End of ultra_high_voltage_list List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO Signals in extra_high_voltage_list:
    *_EHV *_EHV\[*\]
========== End of extra_high_voltage_list List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO Signals in high_voltage_list:
    *_HV *_HV\[*\]
========== End of high_voltage_list List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO Signals in negative_voltage_list:
    *_NV
========== End of negative_voltage_list List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO Signals in nominal_voltage_list:
    *_NOM *_NOM\[*\]
========== End of nominal_voltage_list List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:272: 

NOTE: INFO Signals in low_nom_voltage_list:
    
========== End of low_nom_voltage_user_defined List ===========

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_options.rs:195: INFO: _drTRCVIEW is none ; symmetry is DUAL
not_rectangles() at p12723_etchring_edm_common.rs:368: Command replaced with an internal function.
not_rectangles(etchring_hole)
  Comment: "ETR_hole: etchring hole not rectangular"
  Function: not_rectangles
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/builds/pdk733_r1.7/runsets/icv/drcd.rs:52: 
***Running All DRCD Checks***

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_71/73/74 11 1071 Maximum nwell area
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:78: 
======================== Checking NW_71/73/74 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NDRdefect.rs:45: rndldt= ndr_temp 11 398
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NDRdefect.rs:46: rndldt= ndr_holes 11 399
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NDRdefect.rs:47: rndldt= ndr_filled 11 400
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NDRdefect.rs:48: rndldt= ndr_filled_uo 11 401
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_01 11 1001 Min N-well space to N+ active (all directions), P+ tap (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:49: 
======================== Checking NW_01 ========================

external2() at p12723_NW.rs:57: Command replaced with an internal function.
external2(nwell_nbc, nactive_bc, distance < NW_01, intersecting = { TOUCH, ACUTE }, extension = RADIAL, relational = { POINT_TOUCH, OVERLAP })
  Comment: "NW_01: Min N-well space to N+ active (all directions), P+ tap (OGD) 0.021 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BNW_01 311 1001 N-well space to N+ active diffusion, in gate-direction
external2() at p12723_NW.rs:65: Command replaced with an internal function.
external2(nwell_bc, nactive_bc, distance < BNW_01, intersecting = { TOUCH, ACUTE }, extension = RADIAL, relational = { POINT_TOUCH, OVERLAP })
  Comment: "BNW_01: N-well space to N+ active diffusion, in gate-direction 0.014 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_03 11 1003 Min N-well enclosure of P+ active (all directions), N+ tap (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:72: 
======================== Checking NW_03 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BNW_03 311 1003 N-well enclosure of P+ active diffusion, in gate-direction
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:80: 
======================== Checking BNW_03 ========================

enclose() at p12723_NW.rs:82: Command replaced with an internal function.
enclose(pactive or ntap, nwell_bc, distance < BNW_03, intersecting = { TOUCH, ACUTE }, extension = RADIAL, relational = { POINT_TOUCH })
  Comment: "BNW_03: N-well enclosure of P+ active diffusion, in gate-direction 0.014 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_31 11 1031 Min N-well space to P+ tap (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:88: 
======================== Checking NW_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BNW_31 311 1031 N-well space to N+ active diffusion, in gate-direction
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:95: 
======================== Checking BNW_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_33 11 1033 Min N-well enclosure of N+ tap (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:100: 
======================== Checking NW_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_12 11 1012 Min N-well width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:105: 
======================== Checking NW_12 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_14 11 1014 Min N-well space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:110: 
======================== Checking NW_14 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_17 11 1017 Min required drawn N-well area (in sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:115: 
======================== Checking NW_17 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_18 11 1018 Min required drawn N-well hole area (in sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:121: 
======================== Checking NW_18 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_23 11 1023 Min N-well convex corner enclosure of P+ active diffusion corner
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:126: 
======================== Checking NW_23 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_24 11 1024 Min N-well concave corner space to N+ active diffusion corner
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:131: 
======================== Checking NW_24 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BNW_24 311 1024 N-well concave corner space to N+ active diffusion corner
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:140: 
======================== Checking BNW_24 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_25 11 1025 Minimum N-well segment lengths, when both adjacent at a corner (if one segment is <NW_25, then the other segment must be >=NW_25)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:148: 
======================== Checking NW_25 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_41 11 1041 N-well segment lengths less than this value are subject to rules NW_42/43 on the adjacent edges
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:154: 
======================== Checking NW_41 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_28 11 1028 Maximum distance from P active diff with gate in the well to a well tap, for nominal voltage wells
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:225: 
======================== Checking NW_28 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BNW_28 311 1028 P1273 NW_28 relaxation for sram
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:237: 
======================== Checking BNW_28 ========================

and() at p12723_NW.rs:239: Command replaced with an internal function.
(pactive_with_gate and POLYOD) and bad_region_bc
  Comment: "BNW_28: P1273 NW_28 relaxation for sram 56.0 um"
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

and() at p12723_NW.rs:241: Command replaced with an internal function.
(pactive_with_gate and POLYOD) and bad_region_ulp
  Comment: "BNW_28: P1273 NW_28 relaxation for sram 56.0 um"
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_128 11 1128 Maximum distance from P active diff with gate in the well to a well tap, for I/O and high voltage wells and pad-connected diffusions, also applies to all non-logic gates such as thick gate.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:250: 
======================== Checking NW_128 ========================

and() at p12723_NW.rs:252: Command replaced with an internal function.
((pactive_with_gate interacting (V1PITCHID or V3PITCHID or ULPPITCHID or XGOXID or TGOXID)) not POLYOD not SRAMID2) and bad_region_tg
  Comment: "NW_128: Maximum distance from P active diff with gate in the well to a well tap, for I/O and high voltage wells and pad-connected diffusions, also applies to all non-logic gates such as thick gate. 5.6 um"
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_29 11 1029 Maximum distance from N active diff with gate in the p-well to a sub tap, for nominal voltage wells
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:320: 
======================== Checking NW_29 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BNW_29 311 1029 P1273 NW_29 relaxation for sram
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:328: 
======================== Checking BNW_29 ========================

not() at p12723_NW.rs:331: Command replaced with an internal function.
nactive_with_gate_bc not p_err_area
  Comment: "BNW_29: P1273 NW_29 relaxation for sram 56.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_129 11 1129 Maximum distance from N active diff with gate in the p-well to a sub tap, for I/O and high voltage wells and pad-connected diffusions, also applies to all non-logic gates such as thick gate.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:357: 
======================== Checking NW_129 ========================

not() at p12723_NW.rs:359: Command replaced with an internal function.
nactive_with_gate_tg not p_err_area
  Comment: "NW_129: Maximum distance from N active diff with gate in the p-well to a sub tap, for I/O and high voltage wells and pad-connected diffusions, also applies to all non-logic gates such as thick gate. 5.6 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_30 11 1030 Minimum nwell pitch
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:369: 
======================== Checking NW_30 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_35 11 1035 Maximum nwell length when width is less than NW_35
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:381: 
======================== Checking NW_35 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_36 11 1036 Maximum N-well facing edge length, if space is less than NW_36
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:391: 
======================== Checking NW_36 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_55 11 1055 Min N-well enclosure of N+ tap diff (in all directions) near short n-well jog <=NW_57
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:401: 
======================== Checking NW_55/NW_56 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_58 11 1058 Min N+ tap diff or P+ tap diff distance to NWL edge when facing an opposite-type tap spaced at <NW_58 from the NWL edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:414: 
======================== Checking NW_58 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_59 11 1059 Maximum allowed open/unfilled N-well area of >= NW_60 width (in sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:427: 
======================== Checking NW_59 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= AN_72 702 1072 DiodeID must be drawn line on line with the nwell enclosing the diode.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW.rs:438: 
======================== Checking AN_72 ========================

not() at p12723_NW.rs:448: Command replaced with an internal function.
diodeid_with_nwell not good_nwell
  Comment: "AN_72: DiodeID must be drawn line on line with the nwell enclosing the diode. 0.0 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

xor() at p12723_NW.rs:458: Command replaced with an internal function.
xor(all_diodeid_w_nw_cl, all_nw_w_diodeid_cl)
  Comment: "AN_72: DiodeID must be drawn line on line with the nwell enclosing the diode. 0.0 "
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TGNW_01 11 1201 NWELL space to nactive and ptap for TG or TGULV Region
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW_Eval.rs:17: 
======================== Checking TGNW_01 ========================

drNW01_() at p12723_NW_Eval.rs:60
  external2() at p12723_NW_Eval.rs:21: Command replaced with an internal function.
external2(lay1_tg, lay2_tg, < dist, RADIAL, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP })
  Comment: "TGNW_01: NWELL space to nactive and ptap for TG or TGULV Region 0.06 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TGNW_03 11 1203 NWELL enclosure of pactive and ntap for TG or TGULV Region
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW_Eval.rs:28: 
======================== Checking TGNW_03 ========================

drNW03_() at p12723_NW_Eval.rs:61
  enclose() at p12723_NW_Eval.rs:32: Command replaced with an internal function.
enclose(lay2_tg, lay1_tg, < dist, RADIAL, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH })
  Comment: "TGNW_03: NWELL enclosure of pactive and ntap for TG or TGULV Region 0.06 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TGNW_01 11 1201 NWELL space to nactive and ptap for TG or TGULV Region
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW_Eval.rs:17: 
======================== Checking TGNW_01 ========================

drNW01_() at p12723_NW_Eval.rs:65
  external2() at p12723_NW_Eval.rs:21: Command replaced with an internal function.
external2(lay1_tg, lay2_tg, < dist, RADIAL, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP })
  Comment: "TGNW_01: NWELL space to nactive and ptap for TG or TGULV Region 0.06 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TGNW_03 11 1203 NWELL enclosure of pactive and ntap for TG or TGULV Region
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_NW_Eval.rs:28: 
======================== Checking TGNW_03 ========================

drNW03_() at p12723_NW_Eval.rs:66
  enclose() at p12723_NW_Eval.rs:32: Command replaced with an internal function.
enclose(lay2_tg, lay1_tg, < dist, RADIAL, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH })
  Comment: "TGNW_03: NWELL enclosure of pactive and ntap for TG or TGULV Region 0.06 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DN_01 20 1001 Deep n-well width (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2899: 
======================== Checking DN_01 ========================

drMinWidth_() at p12723_DNW.rs:22
  internal1() at p12723_functions.rs:2901: Command replaced with an internal function.
internal1(layer, distance < width, extension = NONE, relational = { POINT_TOUCH })
  Comment: "DN_01: Deep n-well width (min) 0.5600000000000001 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinWidth_() at p12723_DNW.rs:22
  internal_corner1() at p12723_functions.rs:2903: Command replaced with an internal function.
internal_corner1(layer, distance < width)
  Comment: "DN_01: Deep n-well width (min) 0.5600000000000001 um"
  Function: internal_corner1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DN_02 20 1002 Deep n-well space (min) 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2916: 
======================== Checking DN_02 ========================

drMinSpace_() at p12723_DNW.rs:23
  not() at p12723_functions.rs:2919: Command replaced with an internal function.
external1(layer, distance < space, extension = NONE, relational = { POINT_TOUCH }) not waive
  Comment: "DN_02: Deep n-well space (min)  1.47 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinSpace_() at p12723_DNW.rs:23
  not() at p12723_functions.rs:2920: Command replaced with an internal function.
external_corner1(layer, distance < space) not waive
  Comment: "DN_02: Deep n-well space (min)  1.47 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DN_03 20 1003 Deep n-well overlap of N-well (min) 
not() at p12723_DNW.rs:34: Command replaced with an internal function.
iso_pwell_os not DEEPNWELL
  Comment: "DN_03: Deep n-well overlap of N-well (min)  0.14 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DN_04 20 1004 Min extension of N-well beyond Deep n-well 
not() at p12723_DNW.rs:45: Command replaced with an internal function.
dnw_os not nwl_no_hole
  Comment: "DN_04: Min extension of N-well beyond Deep n-well  0.5600000000000001 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DN_05 20 1005 Min Deep n-well space to N-well outside 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1217: 
======================== Checking DN_05 ========================

drMinSpace2STConnect_() at p12723_DNW.rs:52
  external2() at p12723_functions.rs:1219: Command replaced with an internal function.
external2(pl1, pl2, distance < dist, extension = RADIAL, intersecting = TOUCH, connectivity = ctvty, connect_sequence = cdb, relational = { POINT_TOUCH }, look_thru = INSIDE)
  Comment: "DN_05: Min Deep n-well space to N-well outside  0.7 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DN_13 20 1013 Min Deep n-well space to diffusions outside (active or tap) 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7171: 
======================== Checking DN_13 ========================

drMinSpace2_() at p12723_DNW.rs:64
  drExternal2AllDir() at p12723_functions.rs:7172
    external2() at p12723_functions.rs:2551: Command replaced with an internal function.
external2(pl1, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, relational = { POINT_TOUCH, OVERLAP })
  Comment: "DN_13: Min Deep n-well space to diffusions outside (active or tap)  0.7 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinSpace2_() at p12723_DNW.rs:64
  drExternal2AllDir() at p12723_functions.rs:7172
    external_corner2() at p12723_functions.rs:2555: Command replaced with an internal function.
external_corner2(pl1, pl2, distance < dist)
  Comment: "DN_13: Min Deep n-well space to diffusions outside (active or tap)  0.7 "
  Function: external_corner2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DN_07 20 1007 Deep n-well enclosure of p-gates (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2633: 
======================== Checking DN_07 ========================

drEncloseAllDir_() at p12723_DNW.rs:70
  drEncloseAllDir() at p12723_functions.rs:2634
    enclose() at p12723_functions.rs:2613: Command replaced with an internal function.
enclose(myEnc, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, look_thru = COINCIDENT, relational = { POINT_TOUCH })
  Comment: "DN_07: Deep n-well enclosure of p-gates (min) 0.174 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drEncloseAllDir_() at p12723_DNW.rs:70
  drEncloseAllDir() at p12723_functions.rs:2634
    enclose_corner() at p12723_functions.rs:2618: Command replaced with an internal function.
enclose_corner(myEnc, pl2, distance < dist)
  Comment: "DN_07: Deep n-well enclosure of p-gates (min) 0.174 um"
  Function: enclose_corner
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drEncloseAllDir_() at p12723_DNW.rs:70
  drEncloseAllDir() at p12723_functions.rs:2634
    not() at p12723_functions.rs:2620: Command replaced with an internal function.
myEnc not pl2
  Comment: "DN_07: Deep n-well enclosure of p-gates (min) 0.174 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DN_08 20 1008 Deep n-well space to p-gates outside the Deep n-well (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7171: 
======================== Checking DN_08 ========================

drMinSpace2_() at p12723_DNW.rs:74
  drExternal2AllDir() at p12723_functions.rs:7172
    external2() at p12723_functions.rs:2551: Command replaced with an internal function.
external2(pl1, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, relational = { POINT_TOUCH, OVERLAP })
  Comment: "DN_08: Deep n-well space to p-gates outside the Deep n-well (min) 0.174 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinSpace2_() at p12723_DNW.rs:74
  drExternal2AllDir() at p12723_functions.rs:7172
    external_corner2() at p12723_functions.rs:2555: Command replaced with an internal function.
external_corner2(pl1, pl2, distance < dist)
  Comment: "DN_08: Deep n-well space to p-gates outside the Deep n-well (min) 0.174 "
  Function: external_corner2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DN_09 20 1009 Deep n-well space to BJTID, CAPID or wellResID (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7171: 
======================== Checking DN_09 ========================

drMinSpace2_() at p12723_DNW.rs:78
  drExternal2AllDir() at p12723_functions.rs:7172
    external2() at p12723_functions.rs:2551: Command replaced with an internal function.
external2(pl1, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, relational = { POINT_TOUCH, OVERLAP })
  Comment: "DN_09: Deep n-well space to BJTID, CAPID or wellResID (min) 1.16 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinSpace2_() at p12723_DNW.rs:78
  drExternal2AllDir() at p12723_functions.rs:7172
    external_corner2() at p12723_functions.rs:2555: Command replaced with an internal function.
external_corner2(pl1, pl2, distance < dist)
  Comment: "DN_09: Deep n-well space to BJTID, CAPID or wellResID (min) 1.16 "
  Function: external_corner2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DN_09 20 1009 Deep n-well space to BJTID, CAPID or wellResID (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7171: 
======================== Checking DN_09 ========================

drMinSpace2_() at p12723_DNW.rs:79
  drExternal2AllDir() at p12723_functions.rs:7172
    external2() at p12723_functions.rs:2551: Command replaced with an internal function.
external2(pl1, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, relational = { POINT_TOUCH, OVERLAP })
  Comment: "DN_09: Deep n-well space to BJTID, CAPID or wellResID (min) 1.16 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinSpace2_() at p12723_DNW.rs:79
  drExternal2AllDir() at p12723_functions.rs:7172
    external_corner2() at p12723_functions.rs:2555: Command replaced with an internal function.
external_corner2(pl1, pl2, distance < dist)
  Comment: "DN_09: Deep n-well space to BJTID, CAPID or wellResID (min) 1.16 "
  Function: external_corner2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DN_09 20 1009 Deep n-well space to BJTID, CAPID or wellResID (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7171: 
======================== Checking DN_09 ========================

drMinSpace2_() at p12723_DNW.rs:89
  drExternal2AllDir() at p12723_functions.rs:7172
    external2() at p12723_functions.rs:2551: Command replaced with an internal function.
external2(pl1, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, relational = { POINT_TOUCH, OVERLAP })
  Comment: "DN_09: Deep n-well space to BJTID, CAPID or wellResID (min) 1.16 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinSpace2_() at p12723_DNW.rs:89
  drExternal2AllDir() at p12723_functions.rs:7172
    external_corner2() at p12723_functions.rs:2555: Command replaced with an internal function.
external_corner2(pl1, pl2, distance < dist)
  Comment: "DN_09: Deep n-well space to BJTID, CAPID or wellResID (min) 1.16 "
  Function: external_corner2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DN_10 20 1010 The isolated Pwell inside the Deep n-well must have a Pwell tap (ptap) 
not_interacting() at p12723_DNW.rs:95: Command replaced with an internal function.
iso_pwell not_interacting ptap
  Comment: "DN_10: The isolated Pwell inside the Deep n-well must have a Pwell tap (ptap)  0.0 "
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DN_11 20 1011 Max distance from N+ active diff inside Deep n-well to a ptap connected to Vss 
and() at p12723_DNW.rs:136: Command replaced with an internal function.
(nactive_with_gate and dn11_bad_region) and iso_pwell
  Comment: "DN_11: Max distance from N+ active diff inside Deep n-well to a ptap connected to Vss  4.2 "
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DN_12 20 1012 Max distance from N+ active diff (inside Deep n-well) to ntap in N-well (connected to Deep n-well) connected to Vcc* 
and() at p12723_DNW.rs:184: Command replaced with an internal function.
((nactive_with_gate or diode_nactive) and dn12_bad_region) and nwell_isopwell_region
  Comment: "DN_12: Max distance from N+ active diff (inside Deep n-well) to ntap in N-well (connected to Deep n-well) connected to Vcc*  4.2 "
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DF_01 1 1001 Min transistor diffusion/device width (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DF.rs:58: 
======================== Checking DF_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DF_03 1 1003 Min transistor diffusion length (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DF.rs:81: 
======================== Checking DF_03 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DF_04 1 1004 Diffusion PGD edges must be centered in poly
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DF.rs:121: 
======================== Checking DF_04 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DF_07 1 1007 Maximum diffusion/device width (PGD), also applies to taps, diodes
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DF.rs:157: 
======================== Checking DF_07 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DF_09 1 1009 Min Diffusion external corner-to-corner space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DF.rs:185: 
======================== Checking DF_09 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DF_19 1 1019 Min Diffusion internal corner-to-corner space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DF.rs:215: 
======================== Checking DF_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DF_10 1 1010 Minimum transistor diffusion segment lengths OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DF.rs:223: 
======================== Checking DF_10 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BDF_10 401 1010 Minimum transistor diffusion segment lengths OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DF.rs:232: 
======================== Checking BDF_10 ========================

angle_edge() at p12723_DF.rs:235: Command replaced with an internal function.
angle_edge(bad_edge, angles = non_gate_angle)
  Comment: "BDF_10: Minimum transistor diffusion segment lengths OGD 0.07000000000000001 um"
  Function: angle_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DF_43 1 1043 Minimum diffusion space, OGD (applies to transistors and taps in all combinations)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DF.rs:245: 
======================== Checking DF_43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DF_34 1 1034 Maximum allowed spacing between any diffusion edges (transistor or tap), in the smaller of either (OGD or PGD) direction
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DF.rs:306: 
======================== Checking DF_34 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DF_35 1 1035 Transistor/Tap diffusion holes are NOT ALLOWED
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DF.rs:390: 
======================== Checking DF_35 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DF_51 1 1051 Min Tap diffusion width OGD (Ntap or Ptap)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DF.rs:402: 
======================== Checking DF_51 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DF_52 1 1052 Min Tap diffusion length PGD (Ntap or Ptap)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DF.rs:421: 
======================== Checking DF_52 ========================

rectangles() at p12723_DF.rs:426: Command replaced with an internal function.
rectangles(diode_diff, { length1 <= DF_51, length2 < DF_52 })
  Comment: "DF_52: Min Tap diffusion length PGD (Ntap or Ptap) 0.042 um"
  Function: rectangles
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DF_84 1 1084 Min Tap to Transistor diffusion space PGD (within same well)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DF.rs:440: 
======================== Checking DF_84 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DF_80 1 1080 Every diffusion must have a TCN
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DF.rs:448: 
======================== Checking DF_80 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DF_31 1 1031 Minimum diffusion space, PGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DF.rs:460: 
======================== Checking DF_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BDF_91 401 1091 Transistor pdiff-pdiff facing-edge space, in gate-direction
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DF.rs:480: 
======================== Checking BDF_91 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BDF_92 401 1092 Transistor ndiff-pdiff facing-edge space, in gate-direction
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DF.rs:496: 
======================== Checking BDF_92 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DG_01 8 1001 Diffusion check grid width: fixed value, PGD only
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DF.rs:503: 
======================== Checking DG_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BDG_91 308 1091 SRAM Diffusion check grid width (min value)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DF.rs:518: 
======================== Checking BDG_91 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BDG_92 308 1092 SRAM Diffusion check grid width (max value)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DF.rs:525: 
======================== Checking BDG_92 ========================

copy() at p12723_DF.rs:532: Command replaced with an internal function.
copy(error_bdg92)
  Comment: "BDG_92: SRAM Diffusion check grid width (max value) 0.08400000000000001 um"
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DG_02 8 1002 Diffusion check grid space: fixed value, PGD only
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DF.rs:538: 
======================== Checking DG_02 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BDG_93 308 1093 SRAM Diffusion check grid space (fixed value1)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DF.rs:607: 
======================== Checking BDG_93 ========================

not() at p12723_DF.rs:611: Command replaced with an internal function.
external1(diffcheck_bc, distance < BDG_93, extension = RADIAL, relational = POINT_TOUCH) not upc_polyod
  Comment: "BDG_93: SRAM Diffusion check grid space (fixed value1) 0.056 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

external1() at p12723_DF.rs:613: Command replaced with an internal function.
external1(diffcheck_bc, distance < 0.056, extension = RADIAL, relational = POINT_TOUCH)
  Comment: "BDG_93: SRAM Diffusion check grid space (fixed value1) 0.056 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DF.rs:698: 
======================== Checking DF_02 ========================

not_interacting() at p12723_DF.rs:870: Command replaced with an internal function.
sram_diff not_interacting (sram_diff and sram_diffcheck)
  Comment: "DF_02/DG_04/DG_05:Diffusion width must be an integer multiple of DF_01, diff edge not on grid"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

touching_edge() at p12723_DF.rs:871: Command replaced with an internal function.
sram_diff touching_edge sram_diffcheck
  Comment: "DF_02/DG_04/DG_05:Diffusion width must be an integer multiple of DF_01, diff edge not on grid"
  Function: touching_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

internal1() at p12723_DF.rs:875: Command replaced with an internal function.
internal1(sram_diff_out, distance < DG_02 / 2, direction = gate_dir, extension = NONE)
  Comment: "DF_02/DG_04/DG_05:Diffusion width must be an integer multiple of DF_01, diff edge not on grid"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

interacting() at p12723_DF.rs:878: Command replaced with an internal function.
drShrink(sram_diff_out_1, N = 2 * p1272unit, S = 2 * p1272unit) interacting edge_size(sram_dg_spc_c, inside = p1272unit, outside = p1272unit)
  Comment: "DF_02/DG_04/DG_05:Diffusion width must be an integer multiple of DF_01, diff edge not on grid"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

internal1() at p12723_DF.rs:884: Command replaced with an internal function.
internal1(sram_diff_in, distance < DG_01 / 2, direction = gate_dir, extension = NONE)
  Comment: "DF_02/DG_04/DG_05:Diffusion width must be an integer multiple of DF_01, diff edge not on grid"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

interacting() at p12723_DF.rs:888: Command replaced with an internal function.
drShrink(sram_diff_in_1, N = 2 * p1272unit, S = 2 * p1272unit) interacting edge_size(sram_dg_pol_c, inside = p1272unit, outside = p1272unit)
  Comment: "DF_02/DG_04/DG_05:Diffusion width must be an integer multiple of DF_01, diff edge not on grid"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DG_03 8 1003 Minimum Diffusion check grid length, OGD only
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DF.rs:922: 
======================== Checking DG_03 ========================

internal1() at p12723_DF.rs:957: Command replaced with an internal function.
internal1(sram_diffcheck, distance < 0.700, direction = non_gate_dir, extension = NONE)
  Comment: "DG_03: Minimum Diffusion check grid length, OGD only 1.75 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_00 2 1000 Only Rectangular, Uni-directional Poly shape is allowed
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2932: 
======================== Checking PL_00 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_MinWidth 2 2001 Global min poly width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2899: 
======================== Checking PL_MinWidth ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_MinSpace 2 2002 Global min poly space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2916: 
======================== Checking PL_MinSpace ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_MinLength 2 2005 Global min poly length
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2947: 
======================== Checking PL_MinLength ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_er3 2 2003 No diffusion allowed in poly end-space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:965: 
======================== Checking PL_er3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_92 2 1092 At full chip DRC, all gates are checked to be in absolute horizontal direction.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:975: 
======================== Checking PL_92 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_01 2 1001 Poly width, ONLY ALLOWED value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3048: 
======================== Checking PL_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= APL_01 502 1001 Poly width, ONLY ALLOWED value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3048: 
======================== Checking APL_01 ========================

drPLWidth_() at p12723_PL1.rs:998
  not() at p12723_functions.rs:3057: Command replaced with an internal function.
(poly_layer not dr_good_poly) not waive
  Comment: "APL_01: Poly width, ONLY ALLOWED value 0.09 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TPL_01 161 1001 Poly width, ONLY ALLOWED value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3048: 
======================== Checking TPL_01 ========================

drPLWidth_() at p12723_PL1.rs:999
  not() at p12723_functions.rs:3057: Command replaced with an internal function.
(poly_layer not dr_good_poly) not waive
  Comment: "TPL_01: Poly width, ONLY ALLOWED value 0.16 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= XPL_01 802 1001 Poly width, ONLY ALLOWED value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3048: 
======================== Checking XPL_01 ========================

drPLWidth_() at p12723_PL1.rs:1000
  not() at p12723_functions.rs:3057: Command replaced with an internal function.
(poly_layer not dr_good_poly) not waive
  Comment: "XPL_01: Poly width, ONLY ALLOWED value 0.042 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BPL_01 602 1001 SRAM poly width, fixed value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3048: 
======================== Checking BPL_01 ========================

drPLWidth_() at p12723_PL1.rs:1003
  not() at p12723_functions.rs:3057: Command replaced with an internal function.
(poly_layer not dr_good_poly) not waive
  Comment: "BPL_01: SRAM poly width, fixed value 0.032 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_11 2 1011 Min Poly endcap length (poly line-end extent beyond diffusion edge)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:150: 
======================== Checking PL_11 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BPL_11 602 1011 Poly endcap length
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:150: 
======================== Checking BPL_11 ========================

drPLEndcap_() at p12723_PL1.rs:1020
  not() at p12723_PL1.rs:153: Command replaced with an internal function.
(dr_os_gate not poly_layer) not waive
  Comment: "BPL_11: Poly endcap length 0.018 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BPL_11 602 1011 Poly endcap length
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:150: 
======================== Checking BPL_11 ========================

drPLEndcap_() at p12723_PL1.rs:1021
  not() at p12723_PL1.rs:153: Command replaced with an internal function.
(dr_os_gate not poly_layer) not waive
  Comment: "BPL_11: Poly endcap length 0.018 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= APL_11 502 1011 Min Poly endcap length
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:150: 
======================== Checking APL_11 ========================

drPLEndcap_() at p12723_PL1.rs:1029
  not() at p12723_PL1.rs:153: Command replaced with an internal function.
(dr_os_gate not poly_layer) not waive
  Comment: "APL_11: Min Poly endcap length 0.045 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TPL_11 161 1011 Min Poly endcap length
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:150: 
======================== Checking TPL_11 ========================

drPLEndcap_() at p12723_PL1.rs:1030
  not() at p12723_PL1.rs:153: Command replaced with an internal function.
(dr_os_gate not poly_layer) not waive
  Comment: "TPL_11: Min Poly endcap length 0.045 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_11 2 1011 Min Poly endcap length (poly line-end extent beyond diffusion edge)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:150: 
======================== Checking PL_11 ========================

drPLEndcap_() at p12723_PL1.rs:1031
  not() at p12723_PL1.rs:153: Command replaced with an internal function.
(dr_os_gate not poly_layer) not waive
  Comment: "PL_11: Min Poly endcap length (poly line-end extent beyond diffusion edge) 0.024 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BPL_11 602 1011 Poly endcap length
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:150: 
======================== Checking BPL_11 ========================

drPLEndcap_() at p12723_PL1.rs:1032
  not() at p12723_PL1.rs:153: Command replaced with an internal function.
(dr_os_gate not poly_layer) not waive
  Comment: "BPL_11: Poly endcap length 0.018 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_13 2 1013 Maximum pullback of Adjacent Dummy Poly line-end from Gate-STI (diffusion) edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:132: 
======================== Checking PL_13 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= APL_13 502 1013 Maximum pullback of Adjacent Dummy Poly line-end from Gate-STI (diffusion) edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:132: 
======================== Checking APL_13 ========================

drPLdummyEndcap_() at p12723_PL1.rs:1044
  not_enclose_edge() at p12723_PL1.rs:136: Command replaced with an internal function.
not_enclose_edge(_ogd_poly_edges, DIFF, distance <= length, direction = gate_dir, extension = NONE_INCLUSIVE, intersecting = TOUCH)
  Comment: "APL_13: Maximum pullback of Adjacent Dummy Poly line-end from Gate-STI (diffusion) edge 0.0 um"
  Function: not_enclose_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TPL_13 161 1013 Maximum pullback of Adjacent Dummy Poly line-end from Gate-STI (diffusion) edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:132: 
======================== Checking TPL_13 ========================

drPLdummyEndcap_() at p12723_PL1.rs:1045
  not_enclose_edge() at p12723_PL1.rs:136: Command replaced with an internal function.
not_enclose_edge(_ogd_poly_edges, DIFF, distance <= length, direction = gate_dir, extension = NONE_INCLUSIVE, intersecting = TOUCH)
  Comment: "TPL_13: Maximum pullback of Adjacent Dummy Poly line-end from Gate-STI (diffusion) edge 0.0 um"
  Function: not_enclose_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_25 2 1025 Min Poly line-end space to diffusion PGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:167: 
======================== Checking PL_25 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TPL_25 161 1025 Min Poly end space to diffusion PGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:167: 
======================== Checking TPL_25 ========================

drPL25_() at p12723_PL1.rs:1058
  not() at p12723_PL1.rs:172: Command replaced with an internal function.
dr_temp not waive
  Comment: "TPL_25: Min Poly end space to diffusion PGD 0.078 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= APL_25 502 1025 Min Poly end space to diffusion PGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:167: 
======================== Checking APL_25 ========================

drPL25_() at p12723_PL1.rs:1059
  not() at p12723_PL1.rs:172: Command replaced with an internal function.
dr_temp not waive
  Comment: "APL_25: Min Poly end space to diffusion PGD 0.078 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_08 2 1008 Poly Long end-to-end space, minimum of allowed range
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2884: 
======================== Checking PL_08 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_04 2 1004 Poly Short end-to-end space, fixed value (cannot be isolated)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2884: 
======================== Checking PL_04 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_07 2 1007 Poly Medium end-to-end space, fixed value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2884: 
======================== Checking PL_07 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_05 2 1005 Poly Long end-to-end space, fixed value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2884: 
======================== Checking PL_05 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BPL_04 602 1004 Short poly end-to-end space (fixed value) (cannot be isolated)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2884: 
======================== Checking BPL_04 ========================

drSpace_() at p12723_PL1.rs:1069
  external1() at p12723_functions.rs:2886: Command replaced with an internal function.
external1(layer, distance = space, extension = NONE, orientation = PARALLEL, direction = dir)
  Comment: "BPL_04: Short poly end-to-end space (fixed value) (cannot be isolated) 0.036 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_07 2 1007 Poly Medium end-to-end space, fixed value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2884: 
======================== Checking PL_07 ========================

drSpace_() at p12723_PL1.rs:1070
  external1() at p12723_functions.rs:2886: Command replaced with an internal function.
external1(layer, distance = space, extension = NONE, orientation = PARALLEL, direction = dir)
  Comment: "PL_07: Poly Medium end-to-end space, fixed value 0.078 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_05 2 1005 Poly Long end-to-end space, fixed value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2884: 
======================== Checking PL_05 ========================

drSpace_() at p12723_PL1.rs:1071
  external1() at p12723_functions.rs:2886: Command replaced with an internal function.
external1(layer, distance = space, extension = NONE, orientation = PARALLEL, direction = dir)
  Comment: "PL_05: Poly Long end-to-end space, fixed value 0.078 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_08 2 1008 Poly Long end-to-end space, minimum of allowed range
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2884: 
======================== Checking PL_08 ========================

drSpace_() at p12723_PL1.rs:1072
  external1() at p12723_functions.rs:2886: Command replaced with an internal function.
external1(layer, distance = space, extension = NONE, orientation = PARALLEL, direction = dir)
  Comment: "PL_08: Poly Long end-to-end space, minimum of allowed range 0.099 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= APL_04 502 1004 Short poly end-to-end space (PL_04) not allowed in TG pitch region
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2884: 
======================== Checking APL_04 ========================

drSpace_() at p12723_PL1.rs:1075
  external1() at p12723_functions.rs:2886: Command replaced with an internal function.
external1(layer, distance = space, extension = NONE, orientation = PARALLEL, direction = dir)
  Comment: "APL_04: Short poly end-to-end space (PL_04) not allowed in TG pitch region 0.0 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_08 2 1008 Poly Long end-to-end space, minimum of allowed range
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2884: 
======================== Checking PL_08 ========================

drSpace_() at p12723_PL1.rs:1076
  external1() at p12723_functions.rs:2886: Command replaced with an internal function.
external1(layer, distance = space, extension = NONE, orientation = PARALLEL, direction = dir)
  Comment: "PL_08: Poly Long end-to-end space, minimum of allowed range 0.099 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TPL_04 161 1004 Short poly end-to-end space (PL_04) not allowed in TG pitch region
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2884: 
======================== Checking TPL_04 ========================

drSpace_() at p12723_PL1.rs:1077
  external1() at p12723_functions.rs:2886: Command replaced with an internal function.
external1(layer, distance = space, extension = NONE, orientation = PARALLEL, direction = dir)
  Comment: "TPL_04: Short poly end-to-end space (PL_04) not allowed in TG pitch region 0.0 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_08 2 1008 Poly Long end-to-end space, minimum of allowed range
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2884: 
======================== Checking PL_08 ========================

drSpace_() at p12723_PL1.rs:1078
  external1() at p12723_functions.rs:2886: Command replaced with an internal function.
external1(layer, distance = space, extension = NONE, orientation = PARALLEL, direction = dir)
  Comment: "PL_08: Poly Long end-to-end space, minimum of allowed range 0.099 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_08 2 1008 Poly Long end-to-end space, minimum of allowed range
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2884: 
======================== Checking PL_08 ========================

drSpace_() at p12723_PL1.rs:1080
  external1() at p12723_functions.rs:2886: Command replaced with an internal function.
external1(layer, distance = space, extension = NONE, orientation = PARALLEL, direction = dir)
  Comment: "PL_08: Poly Long end-to-end space, minimum of allowed range 0.099 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_04 2 1004 Poly Short end-to-end space, fixed value (cannot be isolated)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2884: 
======================== Checking PL_04 ========================

drSpace_() at p12723_PL1.rs:1081
  external1() at p12723_functions.rs:2886: Command replaced with an internal function.
external1(layer, distance = space, extension = NONE, orientation = PARALLEL, direction = dir)
  Comment: "PL_04: Poly Short end-to-end space, fixed value (cannot be isolated) 0.036 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_07 2 1007 Poly Medium end-to-end space, fixed value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2884: 
======================== Checking PL_07 ========================

drSpace_() at p12723_PL1.rs:1082
  external1() at p12723_functions.rs:2886: Command replaced with an internal function.
external1(layer, distance = space, extension = NONE, orientation = PARALLEL, direction = dir)
  Comment: "PL_07: Poly Medium end-to-end space, fixed value 0.078 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_05 2 1005 Poly Long end-to-end space, fixed value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2884: 
======================== Checking PL_05 ========================

drSpace_() at p12723_PL1.rs:1083
  external1() at p12723_functions.rs:2886: Command replaced with an internal function.
external1(layer, distance = space, extension = NONE, orientation = PARALLEL, direction = dir)
  Comment: "PL_05: Poly Long end-to-end space, fixed value 0.078 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_06 2 1006 Poly Long end-to-end space, maximum of allowed range
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:186: 
======================== Checking PL_06 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_06 2 1006 Poly Long end-to-end space, maximum of allowed range
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:186: 
======================== Checking PL_06 ========================

drPL06_() at p12723_PL1.rs:1170
  not_edge() at p12723_PL1.rs:203: Command replaced with an internal function.
(dr_bad_edge not_coincident_edge bnd_layer) not_edge waive
  Comment: "PL_06: Poly Long end-to-end space, maximum of allowed range 0.26 "
  Function: not_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_06 2 1006 Poly Long end-to-end space, maximum of allowed range
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:186: 
======================== Checking PL_06 ========================

drPL06_() at p12723_PL1.rs:1173
  not_edge() at p12723_PL1.rs:203: Command replaced with an internal function.
(dr_bad_edge not_coincident_edge bnd_layer) not_edge waive
  Comment: "PL_06: Poly Long end-to-end space, maximum of allowed range 0.26 "
  Function: not_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_06 2 1006 Poly Long end-to-end space, maximum of allowed range
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:186: 
======================== Checking PL_06 ========================

drPL06_() at p12723_PL1.rs:1174
  not_edge() at p12723_PL1.rs:203: Command replaced with an internal function.
(dr_bad_edge not_coincident_edge bnd_layer) not_edge waive
  Comment: "PL_06: Poly Long end-to-end space, maximum of allowed range 0.26 "
  Function: not_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_06 2 1006 Poly Long end-to-end space, maximum of allowed range
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:186: 
======================== Checking PL_06 ========================

drPL06_() at p12723_PL1.rs:1175
  not_edge() at p12723_PL1.rs:203: Command replaced with an internal function.
(dr_bad_edge not_coincident_edge bnd_layer) not_edge waive
  Comment: "PL_06: Poly Long end-to-end space, maximum of allowed range 0.26 "
  Function: not_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_24 2 1024 NWL edge parallel to poly must be centered in poly space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7191: 
======================== Checking PL_24 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_24 2 1024 NWL edge parallel to poly must be centered in poly space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7191: 
======================== Checking PL_24 ========================

drPL24_() at p12723_PL1.rs:1180
  enclose_edge() at p12723_functions.rs:7207: Command replaced with an internal function.
enclose_edge(dr_poly_cl, nwell_layer, distance < dr_space / 2, direction = non_gate_dir, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH }, look_thru = INSIDE, output_layer = LAYER2)
  Comment: "PL_24: NWL edge parallel to poly must be centered in poly space 0.0 um"
  Function: enclose_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drPL24_() at p12723_PL1.rs:1180
  external2_edge() at p12723_functions.rs:7211: Command replaced with an internal function.
external2_edge(nwell_layer, dr_poly_cl, distance < dr_space / 2, direction = non_gate_dir, extension = NONE_INCLUSIVE, look_thru = COINCIDENT, intersecting = { TOUCH }, relational = POINT_TOUCH)
  Comment: "PL_24: NWL edge parallel to poly must be centered in poly space 0.0 um"
  Function: external2_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_24 2 1024 NWL edge parallel to poly must be centered in poly space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7191: 
======================== Checking PL_24 ========================

drPL24_() at p12723_PL1.rs:1184
  enclose_edge() at p12723_functions.rs:7207: Command replaced with an internal function.
enclose_edge(dr_poly_cl, nwell_layer, distance < dr_space / 2, direction = non_gate_dir, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH }, look_thru = INSIDE, output_layer = LAYER2)
  Comment: "PL_24: NWL edge parallel to poly must be centered in poly space 0.0 um"
  Function: enclose_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drPL24_() at p12723_PL1.rs:1184
  external2_edge() at p12723_functions.rs:7211: Command replaced with an internal function.
external2_edge(nwell_layer, dr_poly_cl, distance < dr_space / 2, direction = non_gate_dir, extension = NONE_INCLUSIVE, look_thru = COINCIDENT, intersecting = { TOUCH }, relational = POINT_TOUCH)
  Comment: "PL_24: NWL edge parallel to poly must be centered in poly space 0.0 um"
  Function: external2_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_24 2 1024 NWL edge parallel to poly must be centered in poly space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7191: 
======================== Checking PL_24 ========================

drPL24_() at p12723_PL1.rs:1185
  enclose_edge() at p12723_functions.rs:7207: Command replaced with an internal function.
enclose_edge(dr_poly_cl, nwell_layer, distance < dr_space / 2, direction = non_gate_dir, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH }, look_thru = INSIDE, output_layer = LAYER2)
  Comment: "PL_24: NWL edge parallel to poly must be centered in poly space 0.0 um"
  Function: enclose_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drPL24_() at p12723_PL1.rs:1185
  external2_edge() at p12723_functions.rs:7211: Command replaced with an internal function.
external2_edge(nwell_layer, dr_poly_cl, distance < dr_space / 2, direction = non_gate_dir, extension = NONE_INCLUSIVE, look_thru = COINCIDENT, intersecting = { TOUCH }, relational = POINT_TOUCH)
  Comment: "PL_24: NWL edge parallel to poly must be centered in poly space 0.0 um"
  Function: external2_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_24 2 1024 NWL edge parallel to poly must be centered in poly space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7191: 
======================== Checking PL_24 ========================

drPL24_() at p12723_PL1.rs:1186
  enclose_edge() at p12723_functions.rs:7207: Command replaced with an internal function.
enclose_edge(dr_poly_cl, nwell_layer, distance < dr_space / 2, direction = non_gate_dir, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH }, look_thru = INSIDE, output_layer = LAYER2)
  Comment: "PL_24: NWL edge parallel to poly must be centered in poly space 0.0 um"
  Function: enclose_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drPL24_() at p12723_PL1.rs:1186
  external2_edge() at p12723_functions.rs:7211: Command replaced with an internal function.
external2_edge(nwell_layer, dr_poly_cl, distance < dr_space / 2, direction = non_gate_dir, extension = NONE_INCLUSIVE, look_thru = COINCIDENT, intersecting = { TOUCH }, relational = POINT_TOUCH)
  Comment: "PL_24: NWL edge parallel to poly must be centered in poly space 0.0 um"
  Function: external2_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_61 2 1061 Min overlap of any poly cuts 1 poly pitch apart
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:217: 
======================== Checking PL_61 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_61 2 1061 Min overlap of any poly cuts 1 poly pitch apart
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:217: 
======================== Checking PL_61 ========================

drPL61_() at p12723_PL1.rs:1191
  internal1() at p12723_PL1.rs:219: Command replaced with an internal function.
internal1(mergedSR, distance < dist, direction = gate_dir, relational = POINT_TOUCH, extension = NONE_INCLUSIVE)
  Comment: "PL_61: Min overlap of any poly cuts 1 poly pitch apart 0.036 "
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_61 2 1061 Min overlap of any poly cuts 1 poly pitch apart
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:217: 
======================== Checking PL_61 ========================

drPL61_() at p12723_PL1.rs:1193
  internal1() at p12723_PL1.rs:219: Command replaced with an internal function.
internal1(mergedSR, distance < dist, direction = gate_dir, relational = POINT_TOUCH, extension = NONE_INCLUSIVE)
  Comment: "PL_61: Min overlap of any poly cuts 1 poly pitch apart 0.036 "
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_61 2 1061 Min overlap of any poly cuts 1 poly pitch apart
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:217: 
======================== Checking PL_61 ========================

drPL61_() at p12723_PL1.rs:1194
  internal1() at p12723_PL1.rs:219: Command replaced with an internal function.
internal1(mergedSR, distance < dist, direction = gate_dir, relational = POINT_TOUCH, extension = NONE_INCLUSIVE)
  Comment: "PL_61: Min overlap of any poly cuts 1 poly pitch apart 0.036 "
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_61 2 1061 Min overlap of any poly cuts 1 poly pitch apart
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:217: 
======================== Checking PL_61 ========================

drPL61_() at p12723_PL1.rs:1195
  internal1() at p12723_PL1.rs:219: Command replaced with an internal function.
internal1(mergedSR, distance < dist, direction = gate_dir, relational = POINT_TOUCH, extension = NONE_INCLUSIVE)
  Comment: "PL_61: Min overlap of any poly cuts 1 poly pitch apart 0.036 "
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_62 2 1062 A PL_04 adjacent to a long cut on one side must also be adjacent to a PL_04 or a long cut on its other side.  PL_04 cannot be isolated.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:234: 
======================== Checking PL_62 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_62 2 1062 A PL_04 adjacent to a long cut on one side must also be adjacent to a PL_04 or a long cut on its other side.  PL_04 cannot be isolated.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:234: 
======================== Checking PL_62 ========================

drPL62_() at p12723_PL1.rs:1208
  not() at p12723_PL1.rs:246: Command replaced with an internal function.
badSSR not waive
  Comment: "PL_62: A PL_04 adjacent to a long cut on one side must also be adjacent to a PL_04 or a long cut on its other side.  PL_04 cannot be isolated. 0.0 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_62 2 1062 A PL_04 adjacent to a long cut on one side must also be adjacent to a PL_04 or a long cut on its other side.  PL_04 cannot be isolated.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:234: 
======================== Checking PL_62 ========================

drPL62_() at p12723_PL1.rs:1212
  not() at p12723_PL1.rs:246: Command replaced with an internal function.
badSSR not waive
  Comment: "PL_62: A PL_04 adjacent to a long cut on one side must also be adjacent to a PL_04 or a long cut on its other side.  PL_04 cannot be isolated. 0.0 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_63 2 1063 Min offset between any poly cuts 1 poly pitch apart
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:270: 
======================== Checking PL_63 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_63 2 1063 Min offset between any poly cuts 1 poly pitch apart
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:270: 
======================== Checking PL_63 ========================

drPL63_() at p12723_PL1.rs:1221
  external1() at p12723_PL1.rs:271: Command replaced with an internal function.
external1(mergedSR, distance < pl63, relational = POINT_TOUCH, extension = NONE_INCLUSIVE, orientation = PARALLEL, direction = gate_dir)
  Comment: "PL_63: Min offset between any poly cuts 1 poly pitch apart 0.06900000000000001 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_63 2 1063 Min offset between any poly cuts 1 poly pitch apart
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:270: 
======================== Checking PL_63 ========================

drPL63_() at p12723_PL1.rs:1223
  external1() at p12723_PL1.rs:271: Command replaced with an internal function.
external1(mergedSR, distance < pl63, relational = POINT_TOUCH, extension = NONE_INCLUSIVE, orientation = PARALLEL, direction = gate_dir)
  Comment: "PL_63: Min offset between any poly cuts 1 poly pitch apart 0.06900000000000001 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_63 2 1063 Min offset between any poly cuts 1 poly pitch apart
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:270: 
======================== Checking PL_63 ========================

drPL63_() at p12723_PL1.rs:1224
  external1() at p12723_PL1.rs:271: Command replaced with an internal function.
external1(mergedSR, distance < pl63, relational = POINT_TOUCH, extension = NONE_INCLUSIVE, orientation = PARALLEL, direction = gate_dir)
  Comment: "PL_63: Min offset between any poly cuts 1 poly pitch apart 0.06900000000000001 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_63 2 1063 Min offset between any poly cuts 1 poly pitch apart
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:270: 
======================== Checking PL_63 ========================

drPL63_() at p12723_PL1.rs:1225
  external1() at p12723_PL1.rs:271: Command replaced with an internal function.
external1(mergedSR, distance < pl63, relational = POINT_TOUCH, extension = NONE_INCLUSIVE, orientation = PARALLEL, direction = gate_dir)
  Comment: "PL_63: Min offset between any poly cuts 1 poly pitch apart 0.06900000000000001 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_16 2 1016 Min offset between adjacent poly line-ends having the same line-end direction
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:342: 
======================== Checking PL_16 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_71 2 1071 A centered PL_07 ETE space cannot contain a GCN
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:349: 
======================== Checking PL_71 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_70 2 1070 Cannot have a single isolated PL_04 next to a centered PL_07 (i.e. the PL_04 must also be adjacent to another ETE space on its other side)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:356: 
======================== Checking PL_70 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_69 2 1069 A PL_07 adjacent to a PL_04 must be centered (aligned centerlines) or else satisfy PL_16 (aligned on one side)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:364: 
======================== Checking PL_69 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_67 2 1067 Min offset between PL_07 cuts
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:402: 
======================== Checking PL_67 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_68 2 1068 Fixed overlap between the PL_07 cuts
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:411: 
======================== Checking PL_68 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_16 2 1016 Min offset between adjacent poly line-ends having the same line-end direction
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:342: 
======================== Checking PL_16 ========================

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1233
  not_coincident_edge() at p12723_PL1.rs:344: Command replaced with an internal function.
bad_pl16_edges not_coincident_edge dr_pl16_short_e
  Comment: "PL_16: Min offset between adjacent poly line-ends having the same line-end direction 0.042 "
  Function: not_coincident_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1233
  not_coincident_edge() at p12723_PL1.rs:345: Command replaced with an internal function.
bad_pl16_edges not_coincident_edge dr_pl69_cut
  Comment: "PL_16: Min offset between adjacent poly line-ends having the same line-end direction 0.042 "
  Function: not_coincident_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_71 2 1071 A centered PL_07 ETE space cannot contain a GCN
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:349: 
======================== Checking PL_71 ========================

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1233
  interacting() at p12723_PL1.rs:352: Command replaced with an internal function.
dr_pl69_tag1_ext interacting[include_touch = NONE] polycon
  Comment: "PL_71: A centered PL_07 ETE space cannot contain a GCN 0.0 "
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_70 2 1070 Cannot have a single isolated PL_04 next to a centered PL_07 (i.e. the PL_04 must also be adjacent to another ETE space on its other side)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:356: 
======================== Checking PL_70 ========================

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1233
  internal1() at p12723_PL1.rs:358: Command replaced with an internal function.
internal1(dr_S_cut_tchpl69, distance < 2 * pitch, extension = NONE, orientation = PARALLEL, direction = non_gate_dir)
  Comment: "PL_70: Cannot have a single isolated PL_04 next to a centered PL_07 (i.e. the PL_04 must also be adjacent to another ETE space on its other side) 0.0 "
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_69 2 1069 A PL_07 adjacent to a PL_04 must be centered (aligned centerlines) or else satisfy PL_16 (aligned on one side)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:364: 
======================== Checking PL_69 ========================

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1233
  interacting() at p12723_PL1.rs:369: Command replaced with an internal function.
interacting(dr_pl69_cut, pl69_bad_edge_pl)
  Comment: "PL_69: A PL_07 adjacent to a PL_04 must be centered (aligned centerlines) or else satisfy PL_16 (aligned on one side) 0.0 "
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_67 2 1067 Min offset between PL_07 cuts
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:402: 
======================== Checking PL_67 ========================

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1233
  not_angle_edge() at p12723_PL1.rs:407: Command replaced with an internal function.
not_angle_edge(bad_edge, angles = gate_angle)
  Comment: "PL_67: Min offset between PL_07 cuts 0.048 "
  Function: not_angle_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_68 2 1068 Fixed overlap between the PL_07 cuts
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:411: 
======================== Checking PL_68 ========================

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1233
  not() at p12723_PL1.rs:416: Command replaced with an internal function.
pl07_neck not pl07_neck_good
  Comment: "PL_68: Fixed overlap between the PL_07 cuts 0.036 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_16 2 1016 Min offset between adjacent poly line-ends having the same line-end direction
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:342: 
======================== Checking PL_16 ========================

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1238
  not_coincident_edge() at p12723_PL1.rs:344: Command replaced with an internal function.
bad_pl16_edges not_coincident_edge dr_pl16_short_e
  Comment: "PL_16: Min offset between adjacent poly line-ends having the same line-end direction 0.042 "
  Function: not_coincident_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1238
  not_coincident_edge() at p12723_PL1.rs:345: Command replaced with an internal function.
bad_pl16_edges not_coincident_edge dr_pl69_cut
  Comment: "PL_16: Min offset between adjacent poly line-ends having the same line-end direction 0.042 "
  Function: not_coincident_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_71 2 1071 A centered PL_07 ETE space cannot contain a GCN
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:349: 
======================== Checking PL_71 ========================

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1238
  interacting() at p12723_PL1.rs:352: Command replaced with an internal function.
dr_pl69_tag1_ext interacting[include_touch = NONE] polycon
  Comment: "PL_71: A centered PL_07 ETE space cannot contain a GCN 0.0 "
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_70 2 1070 Cannot have a single isolated PL_04 next to a centered PL_07 (i.e. the PL_04 must also be adjacent to another ETE space on its other side)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:356: 
======================== Checking PL_70 ========================

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1238
  internal1() at p12723_PL1.rs:358: Command replaced with an internal function.
internal1(dr_S_cut_tchpl69, distance < 2 * pitch, extension = NONE, orientation = PARALLEL, direction = non_gate_dir)
  Comment: "PL_70: Cannot have a single isolated PL_04 next to a centered PL_07 (i.e. the PL_04 must also be adjacent to another ETE space on its other side) 0.0 "
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_69 2 1069 A PL_07 adjacent to a PL_04 must be centered (aligned centerlines) or else satisfy PL_16 (aligned on one side)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:364: 
======================== Checking PL_69 ========================

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1238
  interacting() at p12723_PL1.rs:369: Command replaced with an internal function.
interacting(dr_pl69_cut, pl69_bad_edge_pl)
  Comment: "PL_69: A PL_07 adjacent to a PL_04 must be centered (aligned centerlines) or else satisfy PL_16 (aligned on one side) 0.0 "
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_67 2 1067 Min offset between PL_07 cuts
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:402: 
======================== Checking PL_67 ========================

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1238
  not_angle_edge() at p12723_PL1.rs:407: Command replaced with an internal function.
not_angle_edge(bad_edge, angles = gate_angle)
  Comment: "PL_67: Min offset between PL_07 cuts 0.048 "
  Function: not_angle_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_68 2 1068 Fixed overlap between the PL_07 cuts
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:411: 
======================== Checking PL_68 ========================

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1238
  not() at p12723_PL1.rs:416: Command replaced with an internal function.
pl07_neck not pl07_neck_good
  Comment: "PL_68: Fixed overlap between the PL_07 cuts 0.036 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_16 2 1016 Min offset between adjacent poly line-ends having the same line-end direction
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:342: 
======================== Checking PL_16 ========================

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1242
  not_coincident_edge() at p12723_PL1.rs:344: Command replaced with an internal function.
bad_pl16_edges not_coincident_edge dr_pl16_short_e
  Comment: "PL_16: Min offset between adjacent poly line-ends having the same line-end direction 0.042 "
  Function: not_coincident_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1242
  not_coincident_edge() at p12723_PL1.rs:345: Command replaced with an internal function.
bad_pl16_edges not_coincident_edge dr_pl69_cut
  Comment: "PL_16: Min offset between adjacent poly line-ends having the same line-end direction 0.042 "
  Function: not_coincident_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_71 2 1071 A centered PL_07 ETE space cannot contain a GCN
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:349: 
======================== Checking PL_71 ========================

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1242
  interacting() at p12723_PL1.rs:352: Command replaced with an internal function.
dr_pl69_tag1_ext interacting[include_touch = NONE] polycon
  Comment: "PL_71: A centered PL_07 ETE space cannot contain a GCN 0.0 "
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_70 2 1070 Cannot have a single isolated PL_04 next to a centered PL_07 (i.e. the PL_04 must also be adjacent to another ETE space on its other side)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:356: 
======================== Checking PL_70 ========================

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1242
  internal1() at p12723_PL1.rs:358: Command replaced with an internal function.
internal1(dr_S_cut_tchpl69, distance < 2 * pitch, extension = NONE, orientation = PARALLEL, direction = non_gate_dir)
  Comment: "PL_70: Cannot have a single isolated PL_04 next to a centered PL_07 (i.e. the PL_04 must also be adjacent to another ETE space on its other side) 0.0 "
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_69 2 1069 A PL_07 adjacent to a PL_04 must be centered (aligned centerlines) or else satisfy PL_16 (aligned on one side)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:364: 
======================== Checking PL_69 ========================

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1242
  interacting() at p12723_PL1.rs:369: Command replaced with an internal function.
interacting(dr_pl69_cut, pl69_bad_edge_pl)
  Comment: "PL_69: A PL_07 adjacent to a PL_04 must be centered (aligned centerlines) or else satisfy PL_16 (aligned on one side) 0.0 "
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_67 2 1067 Min offset between PL_07 cuts
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:402: 
======================== Checking PL_67 ========================

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1242
  not_angle_edge() at p12723_PL1.rs:407: Command replaced with an internal function.
not_angle_edge(bad_edge, angles = gate_angle)
  Comment: "PL_67: Min offset between PL_07 cuts 0.048 "
  Function: not_angle_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_68 2 1068 Fixed overlap between the PL_07 cuts
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:411: 
======================== Checking PL_68 ========================

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1242
  not() at p12723_PL1.rs:416: Command replaced with an internal function.
pl07_neck not pl07_neck_good
  Comment: "PL_68: Fixed overlap between the PL_07 cuts 0.036 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_16 2 1016 Min offset between adjacent poly line-ends having the same line-end direction
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:342: 
======================== Checking PL_16 ========================

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1246
  not_coincident_edge() at p12723_PL1.rs:344: Command replaced with an internal function.
bad_pl16_edges not_coincident_edge dr_pl16_short_e
  Comment: "PL_16: Min offset between adjacent poly line-ends having the same line-end direction 0.042 "
  Function: not_coincident_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1246
  not_coincident_edge() at p12723_PL1.rs:345: Command replaced with an internal function.
bad_pl16_edges not_coincident_edge dr_pl69_cut
  Comment: "PL_16: Min offset between adjacent poly line-ends having the same line-end direction 0.042 "
  Function: not_coincident_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_71 2 1071 A centered PL_07 ETE space cannot contain a GCN
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:349: 
======================== Checking PL_71 ========================

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1246
  interacting() at p12723_PL1.rs:352: Command replaced with an internal function.
dr_pl69_tag1_ext interacting[include_touch = NONE] polycon
  Comment: "PL_71: A centered PL_07 ETE space cannot contain a GCN 0.0 "
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_70 2 1070 Cannot have a single isolated PL_04 next to a centered PL_07 (i.e. the PL_04 must also be adjacent to another ETE space on its other side)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:356: 
======================== Checking PL_70 ========================

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1246
  internal1() at p12723_PL1.rs:358: Command replaced with an internal function.
internal1(dr_S_cut_tchpl69, distance < 2 * pitch, extension = NONE, orientation = PARALLEL, direction = non_gate_dir)
  Comment: "PL_70: Cannot have a single isolated PL_04 next to a centered PL_07 (i.e. the PL_04 must also be adjacent to another ETE space on its other side) 0.0 "
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_69 2 1069 A PL_07 adjacent to a PL_04 must be centered (aligned centerlines) or else satisfy PL_16 (aligned on one side)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:364: 
======================== Checking PL_69 ========================

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1246
  interacting() at p12723_PL1.rs:369: Command replaced with an internal function.
interacting(dr_pl69_cut, pl69_bad_edge_pl)
  Comment: "PL_69: A PL_07 adjacent to a PL_04 must be centered (aligned centerlines) or else satisfy PL_16 (aligned on one side) 0.0 "
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_67 2 1067 Min offset between PL_07 cuts
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:402: 
======================== Checking PL_67 ========================

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1246
  not_angle_edge() at p12723_PL1.rs:407: Command replaced with an internal function.
not_angle_edge(bad_edge, angles = gate_angle)
  Comment: "PL_67: Min offset between PL_07 cuts 0.048 "
  Function: not_angle_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_68 2 1068 Fixed overlap between the PL_07 cuts
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:411: 
======================== Checking PL_68 ========================

drPL16_64_66_67_68_69_() at p12723_PL1.rs:1246
  not() at p12723_PL1.rs:416: Command replaced with an internal function.
pl07_neck not pl07_neck_good
  Comment: "PL_68: Fixed overlap between the PL_07 cuts 0.036 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_03 2 1003 Min required Poly length with no restrictions
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2947: 
======================== Checking PL_03 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_103 2 1103 Forbidden offset between the short space region ends (max)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:523: 
======================== Checking PL_103 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_104 2 1104 Minimum space between type B configuration synthesized regions
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:530: 
======================== Checking PL_104 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_105 2 1105 Need an even number of rectangular polygons (synthesized from drawn cuts plus oversized PL_04's) in the loop 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:861: 
======================== Checking PL_105 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_103 2 1103 Forbidden offset between the short space region ends (max)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:523: 
======================== Checking PL_103 ========================

drPL102_3_4_() at p12723_PL1.rs:1265
  external1() at p12723_PL1.rs:525: Command replaced with an internal function.
external1(dr_pl_04_extend, distance = [dist102,dist103], extension = NONE, orientation = PARALLEL, direction = gate_dir)
  Comment: "PL_103: Forbidden offset between the short space region ends (max) 0.047 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_104 2 1104 Minimum space between type B configuration synthesized regions
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:530: 
======================== Checking PL_104 ========================

drPL102_3_4_() at p12723_PL1.rs:1265
  not_interacting() at p12723_PL1.rs:620: Command replaced with an internal function.
not_interacting(dr_1pl04_gap_can, good_os_pgd_dr_1pl04_gap_can, count = 2)
  Comment: "PL_104: Minimum space between type B configuration synthesized regions 0.14 "
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drPL102_3_4_() at p12723_PL1.rs:1265
  not() at p12723_PL1.rs:649: Command replaced with an internal function.
dr_1pl04_gap_can not dr_waive_L_short_cut
  Comment: "PL_104: Minimum space between type B configuration synthesized regions 0.14 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drPL102_3_4_() at p12723_PL1.rs:1265
  interacting() at p12723_PL1.rs:677: Command replaced with an internal function.
interacting(dr_waive_L_short_cut, interacting(interacting(no_cut_zone, _holes), bad_edge))
  Comment: "PL_104: Minimum space between type B configuration synthesized regions 0.14 "
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_105 2 1105 Need an even number of rectangular polygons (synthesized from drawn cuts plus oversized PL_04's) in the loop 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:861: 
======================== Checking PL_105 ========================

drPL105_() at p12723_PL1.rs:1268
  copy() at p12723_PL1.rs:884: Command replaced with an internal function.
copy(bad_loop_inner)
  Comment: "PL_105: Need an even number of rectangular polygons (synthesized from drawn cuts plus oversized PL_04's) in the loop  0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drPL105_() at p12723_PL1.rs:1268
  copy() at p12723_PL1.rs:909: Command replaced with an internal function.
copy(bad_loop_outer)
  Comment: "PL_105: Need an even number of rectangular polygons (synthesized from drawn cuts plus oversized PL_04's) in the loop  0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drPL105_() at p12723_PL1.rs:1268
  copy() at p12723_PL1.rs:914: Command replaced with an internal function.
copy(drUnderOver(dr_hole_inner xor dr_hole_outer, drunit / 2))
  Comment: "PL_105: Need an even number of rectangular polygons (synthesized from drawn cuts plus oversized PL_04's) in the loop  0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_er4 2 2008 Wrong poly cut for sram
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:1281: 
======================== Checking PL_er4 ========================

external1() at p12723_PL1.rs:1289: Command replaced with an internal function.
external1(os_ou_poly_bc_cut, distance < 3 * BPL_02 - BPL_01, extension = NONE_INCLUSIVE, direction = non_gate_dir)
  Comment: "PL_er4: Wrong poly cut for sram 0.0 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not_rectangles() at p12723_PL1.rs:1293: Command replaced with an internal function.
not_rectangles(ou_poly_bc_cut, sides = { length1 = BPL_01 + BPL_02, length2 = BPL_04 })
  Comment: "PL_er4: Wrong poly cut for sram 0.0 "
  Function: not_rectangles
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not_rectangles() at p12723_PL1.rs:1296: Command replaced with an internal function.
not_rectangles(ou_poly_bc_cut or err_boxes)
  Comment: "PL_er4: Wrong poly cut for sram 0.0 "
  Function: not_rectangles
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_er5 2 2011 DummypolyID needs to oeverlap the gate (cannot be just line-on-line/touching)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL1.rs:1304: 
======================== Checking PL_er5 ========================

interacting() at p12723_PL1.rs:1314: Command replaced with an internal function.
interacting(LVS_DUMMYGATE, (LVS_DUMMYGATE not all_gate))
  Comment: "PL_er5: DummypolyID needs to oeverlap the gate (cannot be just line-on-line/touching) 0.0 "
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_51 2 1051 Poly overlapping a S/D, tap diffusion must be either (1) shorted to the overlapping S/D, tap or (2) unconnected  
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL2.rs:644: 
======================== Checking PL_51 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_100 2 1100 Floating poly overlapping diffusion cannot be next to a signal TCN if >= this length
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL2.rs:826: 
======================== Checking PL_100 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_12 2 1012 All Gate-SD edges and taps require Adjacent Poly (with max pullback defined by PL_13/15)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PL2.rs:871: 
======================== Checking PL_12 ========================

copy_edge() at p12723_PL2.rs:883: Command replaced with an internal function.
copy_edge(error_edge)
  Comment: "PL_12: All Gate-SD edges and taps require Adjacent Poly (with max pullback defined by PL_13/15) 0.0 um"
  Function: copy_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

copy_edge() at p12723_PL2.rs:887: Command replaced with an internal function.
copy_edge(error_edge)
  Comment: "PL_12: All Gate-SD edges and taps require Adjacent Poly (with max pullback defined by PL_13/15) 0.0 um"
  Function: copy_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

copy_edge() at p12723_PL2.rs:891: Command replaced with an internal function.
copy_edge(error_edge)
  Comment: "PL_12: All Gate-SD edges and taps require Adjacent Poly (with max pullback defined by PL_13/15) 0.0 um"
  Function: copy_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_02 2 1002 Poly pitch, ONLY ALLOWED value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2970: 
======================== Checking PL_02 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BPL_02 602 1002 SRAM poly pitch, fixed value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2970: 
======================== Checking BPL_02 ========================

drFixedPitch_() at p12723_PL3.rs:37
  not_interacting() at p12723_functions.rs:3001: Command replaced with an internal function.
not_interacting(layer, dr_cline_p)
  Comment: "BPL_02: SRAM poly pitch, fixed value 0.07000000000000001 um"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drFixedPitch_() at p12723_PL3.rs:37
  interacting() at p12723_functions.rs:3007: Command replaced with an internal function.
layer interacting dr_temp
  Comment: "BPL_02: SRAM poly pitch, fixed value 0.07000000000000001 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= APL_02 502 1002 Poly pitch, ONLY ALLOWED value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2970: 
======================== Checking APL_02 ========================

drFixedPitch_() at p12723_PL3.rs:41
  not_interacting() at p12723_functions.rs:3001: Command replaced with an internal function.
not_interacting(layer, dr_cline_p)
  Comment: "APL_02: Poly pitch, ONLY ALLOWED value 0.14 um"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drFixedPitch_() at p12723_PL3.rs:41
  interacting() at p12723_functions.rs:3007: Command replaced with an internal function.
layer interacting dr_temp
  Comment: "APL_02: Poly pitch, ONLY ALLOWED value 0.14 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TPL_02 161 1002 Poly pitch, ONLY ALLOWED value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2970: 
======================== Checking TPL_02 ========================

drFixedPitch_() at p12723_PL3.rs:42
  not_interacting() at p12723_functions.rs:3001: Command replaced with an internal function.
not_interacting(layer, dr_cline_p)
  Comment: "TPL_02: Poly pitch, ONLY ALLOWED value 0.21 um"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drFixedPitch_() at p12723_PL3.rs:42
  interacting() at p12723_functions.rs:3007: Command replaced with an internal function.
layer interacting dr_temp
  Comment: "TPL_02: Poly pitch, ONLY ALLOWED value 0.21 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= XPL_02 802 1002 Poly pitch, ONLY ALLOWED value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2970: 
======================== Checking XPL_02 ========================

drFixedPitch_() at p12723_PL3.rs:43
  not_interacting() at p12723_functions.rs:3001: Command replaced with an internal function.
not_interacting(layer, dr_cline_p)
  Comment: "XPL_02: Poly pitch, ONLY ALLOWED value 0.08400000000000001 um"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drFixedPitch_() at p12723_PL3.rs:43
  interacting() at p12723_functions.rs:3007: Command replaced with an internal function.
layer interacting dr_temp
  Comment: "XPL_02: Poly pitch, ONLY ALLOWED value 0.08400000000000001 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PG_01 220 1001 Poly check grid width: fixed value, OGD only
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PG.rs:9: 
======================== Checking PG_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PG_02 220 1002 Poly check grid Pitch: fixed value, OGD only
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PG.rs:20: 
======================== Checking PG_02 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PG_05 220 1005 Poly check grid must centered in drawn digital Poly space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PG.rs:85: 
======================== Checking PG_05 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_00 5 1000 Only Rectangular Diffcon shape is allowed and only allowed with length in gate-direction.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:46: 
======================== Checking DC_00 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_01 5 1001 Diffcon width, ONLY ALLOWED value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:55: 
======================== Checking DC_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_02 5 1002 Min required Diffcon length
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:64: 
======================== Checking DC_02 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BDC_02 205 1002 Minimum diffcon length
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:93: 
======================== Checking BDC_02 ========================

not() at p12723_DC.rs:100: Command replaced with an internal function.
internal1((DIFFCON interacting (HD_SRAM_ID or hdc1273_sramid)), distance < HD_BDC_02, direction = gate_dir, extension = NONE_INCLUSIVE, relational = POINT_TOUCH) not all_pgd_tr
  Comment: "BDC_02: Minimum diffcon length 0.065 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not() at p12723_DC.rs:101: Command replaced with an internal function.
internal1((DIFFCON interacting BC3RP9), distance < ULC_BDC_02, direction = gate_dir, extension = NONE_INCLUSIVE, relational = POINT_TOUCH) not all_pgd_tr
  Comment: "BDC_02: Minimum diffcon length 0.065 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_20 5 1020 All Diffcon line-ends must be on a 21nm grid across the whole die
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:150: 
======================== Checking DC_20 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_37 5 1037 A line end cannot have 2 adjacent lines, one with a positive offset and the other with a negative offset forming a stair step with offset = DC_38
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:193: 
======================== Checking DC_37 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_37 5 1037 A line end cannot have 2 adjacent lines, one with a positive offset and the other with a negative offset forming a stair step with offset = DC_38
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:193: 
======================== Checking DC_37 ========================

drDC37_() at p12723_DC.rs:213
  interacting() at p12723_DC.rs:203: Command replaced with an internal function.
interacting(os_ogd_tcn_e_bad, error_cand, include_touch = ALL, count > 1)
  Comment: "DC_37: A line end cannot have 2 adjacent lines, one with a positive offset and the other with a negative offset forming a stair step with offset = DC_38 0.0 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_21 5 1021 Diffcon pitch, ONLY ALLOWED value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:113: 
======================== Checking DC_21 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= XDC_21 505 1021 Diffcon pitch, ONLY ALLOWED value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:136: 
======================== Checking XDC_21 ========================

dr_dc21_check_region() at p12723_DC.rs:226
  not() at p12723_DC.rs:139: Command replaced with an internal function.
(_l and DIFFCON) not _dc_pitch_markers
  Comment: "XDC_21: Diffcon pitch, ONLY ALLOWED value 0.08400000000000001 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TDC_21 405 1021 Diffcon pitch, ONLY ALLOWED value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:136: 
======================== Checking TDC_21 ========================

dr_dc21_check_region() at p12723_DC.rs:227
  not() at p12723_DC.rs:139: Command replaced with an internal function.
(_l and DIFFCON) not _dc_pitch_markers
  Comment: "TDC_21: Diffcon pitch, ONLY ALLOWED value 0.21 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= ADC_21 305 1021 Diffcon pitch, ONLY ALLOWED value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:113: 
======================== Checking ADC_21 ========================

dr_dc21_check() at p12723_DC.rs:228
  not() at p12723_DC.rs:124: Command replaced with an internal function.
_l not _dc_pitch_markers
  Comment: "ADC_21: Diffcon pitch, ONLY ALLOWED value 0.14 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_03 5 1003 Diffcon end-to-end (ETE) space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:242: 
======================== Checking DC_03 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BDC_03 205 1003 Diffcon end-to-end (ETE) space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:256: 
======================== Checking BDC_03 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_04 5 1004 Diffcon side space to Poly, ONLY ALLOWED value 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:269: 
======================== Checking DC_04 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BDC_04 205 1004 Diffcon side space to poly, ONLY ALLOWED value 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:269: 
======================== Checking BDC_04 ========================

dr_dc04_check() at p12723_DC.rs:319
  not_outside_touching() at p12723_DC.rs:283: Command replaced with an internal function.
_os_pgd_dc_edge not_outside_touching _ou_poly
  Comment: "BDC_04: Diffcon side space to poly, ONLY ALLOWED value  0.005 um"
  Function: not_outside_touching
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= ADC_04 305 1004 Diffcon side space to Poly, ONLY ALLOWED value 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:269: 
======================== Checking ADC_04 ========================

dr_dc04_check() at p12723_DC.rs:320
  not_outside_touching() at p12723_DC.rs:283: Command replaced with an internal function.
_os_pgd_dc_edge not_outside_touching _ou_poly
  Comment: "ADC_04: Diffcon side space to Poly, ONLY ALLOWED value  0.011 um"
  Function: not_outside_touching
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TDC_04 405 1004 Diffcon side space to Poly, ONLY ALLOWED value 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:269: 
======================== Checking TDC_04 ========================

dr_dc04_check() at p12723_DC.rs:321
  not_outside_touching() at p12723_DC.rs:283: Command replaced with an internal function.
_os_pgd_dc_edge not_outside_touching _ou_poly
  Comment: "TDC_04: Diffcon side space to Poly, ONLY ALLOWED value  0.011 um"
  Function: not_outside_touching
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_04 5 1004 Diffcon side space to Poly, ONLY ALLOWED value 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:269: 
======================== Checking DC_04 ========================

dr_dc04_check() at p12723_DC.rs:322
  not_outside_touching() at p12723_DC.rs:283: Command replaced with an internal function.
_os_pgd_dc_edge not_outside_touching _ou_poly
  Comment: "DC_04: Diffcon side space to Poly, ONLY ALLOWED value  0.007 um"
  Function: not_outside_touching
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_05 5 1005 Max allowed space between any pair of Diffcon and/or Polycon edges, in the smaller of either (OGD or PGD) direction
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:367: 
======================== Checking DC_05 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_06 5 1006 Max allowed space between any Diffcon edges, diffcon to analog/sram transition regions in the smaller of either direction
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:387: 
======================== Checking DC_06 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_15 5 1015 Minimum Diffcon space to Diffusion, in PGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:411: 
======================== Checking DC_15 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_11 5 1011 Transistor or tap diffusion enclosure of diffcon, max value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:445: 
======================== Checking DC_11 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BDC_11 205 1011 Transistor diffusion enclosure of diffcon (max value)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:459: 
======================== Checking BDC_11 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_12 5 1012 All Gate-SD edges require Adjacent Diffcon along the entire gate-SD edge.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:485: 
======================== Checking DC_12 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_30 5 1030 Min overlap between adjacent line-ends in opposite directions
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:519: 
======================== Checking DC_30 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_30 5 1030 Min overlap between adjacent line-ends in opposite directions
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:519: 
======================== Checking DC_30 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_30 5 1030 Min overlap between adjacent line-ends in opposite directions
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:519: 
======================== Checking DC_30 ========================

drDC30_() at p12723_DC.rs:537
  external_corner1() at p12723_DC.rs:521: Command replaced with an internal function.
external_corner1(tcn_to_check, distance <= pitch - DC_01, type = { PARALLEL_POINT_PROJECTION })
  Comment: "DC_30: Min overlap between adjacent line-ends in opposite directions 0.021 um"
  Function: external_corner1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDC30_() at p12723_DC.rs:537
  internal2() at p12723_DC.rs:526: Command replaced with an internal function.
internal2(ogd_tcn_e_to_check, ogd_tcn_e_to_check, distance < check_value, extension = RECTANGLE, extension_distance = (pitch - DC_01) + drunit, direction = gate_dir, look_thru = COINCIDENT)
  Comment: "DC_30: Min overlap between adjacent line-ends in opposite directions 0.021 um"
  Function: internal2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_31 5 1031 Min offset between adjacent non-overlapping line-ends in opposite directions
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:550: 
======================== Checking DC_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_31 5 1031 Min offset between adjacent non-overlapping line-ends in opposite directions
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:550: 
======================== Checking DC_31 ========================

drDC31_() at p12723_DC.rs:561
  not() at p12723_DC.rs:552: Command replaced with an internal function.
external1(ogd_tcn_e_to_check, distance < check_value, extension = RECTANGLE, extension_distance = (pitch - DC_01) + drunit, direction = gate_dir) not waive
  Comment: "DC_31: Min offset between adjacent non-overlapping line-ends in opposite directions 0.021 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDC31_() at p12723_DC.rs:561
  external_corner1() at p12723_DC.rs:553: Command replaced with an internal function.
external_corner1(tcn_to_check, distance <= pitch - DC_01, type = { PARALLEL_POINT_PROJECTION })
  Comment: "DC_31: Min offset between adjacent non-overlapping line-ends in opposite directions 0.021 um"
  Function: external_corner1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BDC_31 205 1031 Min offset between adjacent non-overlapping line-ends in opposite directions
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:576: 
======================== Checking BDC_31 ========================

external1() at p12723_DC.rs:579: Command replaced with an internal function.
external1(ogd_tcn_e and_edge XLRegion, distance < BDC_31, extension = RECTANGLE, extension_distance = (XDC_21 - DC_01) + drunit, direction = gate_dir)
  Comment: "BDC_31: Min offset between adjacent non-overlapping line-ends in opposite directions 0.012 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

external1() at p12723_DC.rs:580: Command replaced with an internal function.
external1(ogd_tcn_e and_edge ulc1273_sramid, distance < ULC_BDC_31, extension = RECTANGLE, extension_distance = (XDC_21 - DC_01) + drunit, direction = gate_dir)
  Comment: "BDC_31: Min offset between adjacent non-overlapping line-ends in opposite directions 0.012 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

external1() at p12723_DC.rs:581: Command replaced with an internal function.
external1(ogd_tcn_e and_edge hdc1273_sramid, distance < ULC_BDC_31, extension = RECTANGLE, extension_distance = (DC_21 - DC_01) + drunit, direction = gate_dir)
  Comment: "BDC_31: Min offset between adjacent non-overlapping line-ends in opposite directions 0.012 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_32 5 1032 Min overlap between adjacent line-ends in opposite directions, when one of the lines is minimum length
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:597: 
======================== Checking DC_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_32 5 1032 Min overlap between adjacent line-ends in opposite directions, when one of the lines is minimum length
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:597: 
======================== Checking DC_32 ========================

drDC32_() at p12723_DC.rs:606
  internal2() at p12723_DC.rs:598: Command replaced with an internal function.
internal2(all_ogd_e_to_check, short_ogd_e_to_check, distance < check_value, extension = RECTANGLE, extension_distance = (pitch - DC_01) + drunit, direction = gate_dir, look_thru = COINCIDENT)
  Comment: "DC_32: Min overlap between adjacent line-ends in opposite directions, when one of the lines is minimum length 0.063 um"
  Function: internal2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_33 5 1033 Min overlap between adjacent line-ends in opposite directions, when at least one line-end touches a min ETE space (DC_03) and has length <= DC_34
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:623: 
======================== Checking DC_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_36 5 1036 Min overlap between adjacent line-ends in opposite directions, when at least one line-end touches a min ETE space (DC_03) and has length > DC_34
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:630: 
======================== Checking DC_36 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_33 5 1033 Min overlap between adjacent line-ends in opposite directions, when at least one line-end touches a min ETE space (DC_03) and has length <= DC_34
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:623: 
======================== Checking DC_33 ========================

drDC33_36_() at p12723_DC.rs:649
  not() at p12723_DC.rs:625: Command replaced with an internal function.
internal2(ogd_tcn_e_to_check, short_tcn_w_short_ete_to_check, distance < check_dc33, extension = RECTANGLE, extension_distance = (pitch - DC_01) + drunit, direction = gate_dir, look_thru = COINCIDENT) not waive_dc33
  Comment: "DC_33: Min overlap between adjacent line-ends in opposite directions, when at least one line-end touches a min ETE space (DC_03) and has length <= DC_34 0.08400000000000001 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_36 5 1036 Min overlap between adjacent line-ends in opposite directions, when at least one line-end touches a min ETE space (DC_03) and has length > DC_34
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:630: 
======================== Checking DC_36 ========================

drDC33_36_() at p12723_DC.rs:649
  not() at p12723_DC.rs:632: Command replaced with an internal function.
internal2(ogd_tcn_e_to_check, short_e2e_e_to_check, distance < check_dc36, extension = RECTANGLE, extension_distance = (pitch - DC_01) + drunit, direction = gate_dir, look_thru = COINCIDENT) not waive_dc36
  Comment: "DC_36: Min overlap between adjacent line-ends in opposite directions, when at least one line-end touches a min ETE space (DC_03) and has length > DC_34 0.042 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BDC_36 205 1036 Min overlap between adjacent line-ends in opposite directions, when at least one line-end touches a min ETE space (DC_03) and has length > DC_34
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:655: 
======================== Checking BDC_36 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BDC_33 205 1033 Min overlap between adjacent line-ends in opposite directions, when at least one line-end touches a min ETE space (DC_03) and has length <= DC_34
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:623: 
======================== Checking BDC_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BDC_36 205 1036 Min overlap between adjacent line-ends in opposite directions, when at least one line-end touches a min ETE space (DC_03) and has length > DC_34
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:630: 
======================== Checking BDC_36 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BDC_33 205 1033 Min overlap between adjacent line-ends in opposite directions, when at least one line-end touches a min ETE space (DC_03) and has length <= DC_34
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:623: 
======================== Checking BDC_33 ========================

drDC33_36_() at p12723_DC.rs:667
  not() at p12723_DC.rs:625: Command replaced with an internal function.
internal2(ogd_tcn_e_to_check, short_tcn_w_short_ete_to_check, distance < check_dc33, extension = RECTANGLE, extension_distance = (pitch - DC_01) + drunit, direction = gate_dir, look_thru = COINCIDENT) not waive_dc33
  Comment: "BDC_33: Min overlap between adjacent line-ends in opposite directions, when at least one line-end touches a min ETE space (DC_03) and has length <= DC_34 0.035 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BDC_36 205 1036 Min overlap between adjacent line-ends in opposite directions, when at least one line-end touches a min ETE space (DC_03) and has length > DC_34
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:630: 
======================== Checking BDC_36 ========================

drDC33_36_() at p12723_DC.rs:667
  not() at p12723_DC.rs:632: Command replaced with an internal function.
internal2(ogd_tcn_e_to_check, short_e2e_e_to_check, distance < check_dc36, extension = RECTANGLE, extension_distance = (pitch - DC_01) + drunit, direction = gate_dir, look_thru = COINCIDENT) not waive_dc36
  Comment: "BDC_36: Min overlap between adjacent line-ends in opposite directions, when at least one line-end touches a min ETE space (DC_03) and has length > DC_34 0.035 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_35 5 1035 Min overlap between adjacent line-ends in opposite directions, with adjacent same direction offsets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:680: 
======================== Checking DC_35 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_35 5 1035 Min overlap between adjacent line-ends in opposite directions, with adjacent same direction offsets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:680: 
======================== Checking DC_35 ========================

drDC35_() at p12723_DC.rs:700
  not() at p12723_DC.rs:693: Command replaced with an internal function.
interacting(mark_dc35, os_ogd_tcn_e_dc35_bad, count >= 2) not waive
  Comment: "DC_35: Min overlap between adjacent line-ends in opposite directions, with adjacent same direction offsets 0.042 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_35 5 1035 Min overlap between adjacent line-ends in opposite directions, with adjacent same direction offsets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:680: 
======================== Checking DC_35 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_35 5 1035 Min overlap between adjacent line-ends in opposite directions, with adjacent same direction offsets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:680: 
======================== Checking DC_35 ========================

drDC35_() at p12723_DC.rs:703
  not() at p12723_DC.rs:693: Command replaced with an internal function.
interacting(mark_dc35, os_ogd_tcn_e_dc35_bad, count >= 2) not waive
  Comment: "DC_35: Min overlap between adjacent line-ends in opposite directions, with adjacent same direction offsets 0.042 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_22 5 1022 Isolated Diffcon (defined by DC_23 AND DC_24) min length
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:707: 
======================== Checking DC_22 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_50 5 1050 Minimum End-to-End space (DC_03) cannot be enclosed by adjacent-TCN overlaps < DC_52 on 3 or more corners (out of 4)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:736: 
======================== Checking DC_50 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_50 5 1050 Minimum End-to-End space (DC_03) cannot be enclosed by adjacent-TCN overlaps < DC_52 on 3 or more corners (out of 4)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:736: 
======================== Checking DC_50 ========================

drDC50_() at p12723_DC.rs:765
  interacting() at p12723_DC.rs:757: Command replaced with an internal function.
interacting(tcn_cut_l_dc50, overlap_tcn_l_dc52, count >= 3, include_touch = ALL)
  Comment: "DC_50: Minimum End-to-End space (DC_03) cannot be enclosed by adjacent-TCN overlaps < DC_52 on 3 or more corners (out of 4) 0.0 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_50 5 1050 Minimum End-to-End space (DC_03) cannot be enclosed by adjacent-TCN overlaps < DC_52 on 3 or more corners (out of 4)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:736: 
======================== Checking DC_50 ========================

drDC50_() at p12723_DC.rs:766
  interacting() at p12723_DC.rs:757: Command replaced with an internal function.
interacting(tcn_cut_l_dc50, overlap_tcn_l_dc52, count >= 3, include_touch = ALL)
  Comment: "DC_50: Minimum End-to-End space (DC_03) cannot be enclosed by adjacent-TCN overlaps < DC_52 on 3 or more corners (out of 4) 0.0 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DC_50 5 1050 Minimum End-to-End space (DC_03) cannot be enclosed by adjacent-TCN overlaps < DC_52 on 3 or more corners (out of 4)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DC.rs:736: 
======================== Checking DC_50 ========================

drDC50_() at p12723_DC.rs:767
  interacting() at p12723_DC.rs:757: Command replaced with an internal function.
interacting(tcn_cut_l_dc50, overlap_tcn_l_dc52, count >= 3, include_touch = ALL)
  Comment: "DC_50: Minimum End-to-End space (DC_03) cannot be enclosed by adjacent-TCN overlaps < DC_52 on 3 or more corners (out of 4) 0.0 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PC_00 6 1000 Only Rectangular Polycon shape is allowed and only allowed with length perpendicular to gate-direction.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:59: 
======================== Checking PC_00 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PC_01 6 1001 Polycon width, fixed value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:67: 
======================== Checking PC_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PC_02 6 1002 Min required Polycon length
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:76: 
======================== Checking PC_02 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PC_04 6 1004 All Polycon center lines must be on a 21nm pitch grid across the whole die
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:84: 
======================== Checking PC_04 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PC_21 6 1021 Min Polycon side-to-side space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:111: 
======================== Checking PC_21 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PC_23 6 1023 Polycon side-to-side forbidden space (fixed value)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:118: 
======================== Checking PC_23 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PC_25 6 1025 Min Polycon end-to-end space, when facing ends are aligned
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:125: 
======================== Checking PC_25 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PC_45 6 1045 Min Poly overlap of polycon (PGD) for PC_46
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:133: 
======================== Checking PC_45 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PC_46 6 1046 Min Polycon end extension beyond poly side for PC_45
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:142: 
======================== Checking PC_46 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TPC_46 164 1046 Min Polycon overlap with poly (in OGD) for PC_45
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:171: 
======================== Checking TPC_46 ========================

internal1() at p12723_PC.rs:175: Command replaced with an internal function.
internal1(good_pc_inside, distance < TPC_46, direction = non_gate_dir, extension = NONE_INCLUSIVE)
  Comment: "TPC_46: Min Polycon overlap with poly (in OGD) for PC_45 0.108 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BPC_46 206 1046 Polycon end extension beyond poly side for PC_45
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:181: 
======================== Checking BPC_46 ========================

internal1() at p12723_PC.rs:188: Command replaced with an internal function.
internal1(pc_inside_sram, distance < BPC_46, extension = RADIAL)
  Comment: "BPC_46: Polycon end extension beyond poly side for PC_45 0.026 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

internal1() at p12723_PC.rs:193: Command replaced with an internal function.
internal1(pc_inside_sram, distance < HD_BPC_46, extension = RADIAL)
  Comment: "BPC_46: Polycon end extension beyond poly side for PC_45 0.026 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

internal1() at p12723_PC.rs:194: Command replaced with an internal function.
internal1(pc_inside_sram, distance < ULC_BPC_46, extension = RADIAL)
  Comment: "BPC_46: Polycon end extension beyond poly side for PC_45 0.026 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BPC_47 206 1047 Min overlap of poylcon and poly (pgd and ogd checked sperately for each type of sram)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:221: 
======================== Checking BPC_47 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BPC_47 206 1047 Min overlap of poylcon and poly (pgd and ogd checked sperately for each type of sram)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:212: 
======================== Checking BPC_47 ========================

drBPC47_() at p12723_PC.rs:223
  internal1() at p12723_PC.rs:214: Command replaced with an internal function.
internal1(pc_in_sram_id, distance < pgd_overlap, direction = gate_dir, extension = NONE_INCLUSIVE)
  Comment: "BPC_47: Min overlap of poylcon and poly (pgd and ogd checked sperately for each type of sram) 0.0 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drBPC47_() at p12723_PC.rs:223
  internal1() at p12723_PC.rs:215: Command replaced with an internal function.
internal1(pc_in_sram_id, distance < ogd_overlap, direction = non_gate_dir, extension = NONE_INCLUSIVE)
  Comment: "BPC_47: Min overlap of poylcon and poly (pgd and ogd checked sperately for each type of sram) 0.0 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BPC_47 206 1047 Min overlap of poylcon and poly (pgd and ogd checked sperately for each type of sram)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:212: 
======================== Checking BPC_47 ========================

drBPC47_() at p12723_PC.rs:224
  internal1() at p12723_PC.rs:214: Command replaced with an internal function.
internal1(pc_in_sram_id, distance < pgd_overlap, direction = gate_dir, extension = NONE_INCLUSIVE)
  Comment: "BPC_47: Min overlap of poylcon and poly (pgd and ogd checked sperately for each type of sram) 0.0 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drBPC47_() at p12723_PC.rs:224
  internal1() at p12723_PC.rs:215: Command replaced with an internal function.
internal1(pc_in_sram_id, distance < ogd_overlap, direction = non_gate_dir, extension = NONE_INCLUSIVE)
  Comment: "BPC_47: Min overlap of poylcon and poly (pgd and ogd checked sperately for each type of sram) 0.0 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BPC_47 206 1047 Min overlap of poylcon and poly (pgd and ogd checked sperately for each type of sram)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:212: 
======================== Checking BPC_47 ========================

drBPC47_() at p12723_PC.rs:225
  internal1() at p12723_PC.rs:214: Command replaced with an internal function.
internal1(pc_in_sram_id, distance < pgd_overlap, direction = gate_dir, extension = NONE_INCLUSIVE)
  Comment: "BPC_47: Min overlap of poylcon and poly (pgd and ogd checked sperately for each type of sram) 0.0 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drBPC47_() at p12723_PC.rs:225
  internal1() at p12723_PC.rs:215: Command replaced with an internal function.
internal1(pc_in_sram_id, distance < ogd_overlap, direction = non_gate_dir, extension = NONE_INCLUSIVE)
  Comment: "BPC_47: Min overlap of poylcon and poly (pgd and ogd checked sperately for each type of sram) 0.0 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BPC_47 206 1047 Min overlap of poylcon and poly (pgd and ogd checked sperately for each type of sram)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:212: 
======================== Checking BPC_47 ========================

drBPC47_() at p12723_PC.rs:226
  internal1() at p12723_PC.rs:214: Command replaced with an internal function.
internal1(pc_in_sram_id, distance < pgd_overlap, direction = gate_dir, extension = NONE_INCLUSIVE)
  Comment: "BPC_47: Min overlap of poylcon and poly (pgd and ogd checked sperately for each type of sram) 0.0 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drBPC47_() at p12723_PC.rs:226
  internal1() at p12723_PC.rs:215: Command replaced with an internal function.
internal1(pc_in_sram_id, distance < ogd_overlap, direction = non_gate_dir, extension = NONE_INCLUSIVE)
  Comment: "BPC_47: Min overlap of poylcon and poly (pgd and ogd checked sperately for each type of sram) 0.0 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PC_42 6 1042 Min Polycon end overlap of poly for PC_41
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:238: 
======================== Checking PC_42 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TPC_42 164 1042 Min Polycon end overlap of poly for PC_41
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:238: 
======================== Checking TPC_42 ========================

drPC42_() at p12723_PC.rs:248
  internal1() at p12723_PC.rs:239: Command replaced with an internal function.
internal1(_pc_inside, distance < check_value, extension = NONE_INCLUSIVE, direction = non_gate_dir)
  Comment: "TPC_42: Min Polycon end overlap of poly for PC_41 0.08400000000000001 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= APC_42 106 1042 Min Polycon end overlap of poly for PC_41
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:238: 
======================== Checking APC_42 ========================

drPC42_() at p12723_PC.rs:249
  internal1() at p12723_PC.rs:239: Command replaced with an internal function.
internal1(_pc_inside, distance < check_value, extension = NONE_INCLUSIVE, direction = non_gate_dir)
  Comment: "APC_42: Min Polycon end overlap of poly for PC_41 0.054 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drPC43_44_() at p12723_PC.rs:279
  or() at p12723_PC.rs:267: Command replaced with an internal function.
A or B
  Comment: "PC_43/44: Polycon space to poly"
  Function: or
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drPC43_44_() at p12723_PC.rs:280
  or() at p12723_PC.rs:267: Command replaced with an internal function.
A or B
  Comment: "PC_43/44: Polycon space to poly"
  Function: or
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BPC_44 206 1044 Polycon end space to poly side
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:285: 
======================== Checking BPC_44 ========================

or() at p12723_PC.rs:290: Command replaced with an internal function.
A or B
  Comment: "BPC_44: Polycon end space to poly side 0.01 um"
  Function: or
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PC_61 6 1061 Min Polycon side space to active gate/diffusion OGD edge (no restriction for dummy gates)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:295: 
======================== Checking PC_61 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BPC_61 206 1061 Polycon side space to gate/diffusion edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:308: 
======================== Checking BPC_61 ========================

external2() at p12723_PC.rs:311: Command replaced with an internal function.
external2(POLYCON_original and (HD_SRAM_ID or hdc1273_sramid), gate, distance < HD_BPC_61, direction = gate_dir, intersecting = TOUCH, relational = POINT_TOUCH, extension = NONE_INCLUSIVE)
  Comment: "BPC_61: Polycon side space to gate/diffusion edge 0.02 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

external2() at p12723_PC.rs:312: Command replaced with an internal function.
external2(POLYCON_original and ulc1273_sramid, gate, distance < ULC_BPC_61, direction = gate_dir, intersecting = TOUCH, relational = POINT_TOUCH, extension = NONE_INCLUSIVE)
  Comment: "BPC_61: Polycon side space to gate/diffusion edge 0.02 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PC_81 6 1081 Min Polycon space to Diffcon
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:323: 
======================== Checking PC_81 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BPC_81 206 1081 Polycon space to Diffcon
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:336: 
======================== Checking BPC_81 ========================

external2() at p12723_PC.rs:340: Command replaced with an internal function.
external2(POLYCON_original and BC3RP9, DIFFCON and BC3RP9, distance < ULC_BPC_81, intersecting = TOUCH, relational = POINT_TOUCH, extension = RADIAL)
  Comment: "BPC_81: Polycon space to Diffcon 0.0228 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

external2() at p12723_PC.rs:345: Command replaced with an internal function.
external2(POLYCON_original and (HD_SRAM_ID or hdc1273_sramid), DIFFCON and (HD_SRAM_ID or hdc1273_sramid), distance < HD_BPC_81, intersecting = TOUCH, relational = POINT_TOUCH, extension = RADIAL)
  Comment: "BPC_81: Polycon space to Diffcon 0.0228 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PC_31 6 1031 Min Polycon end-to-end (ETE) space, when facing ends are not aligned (ends extended by PC_32)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:352: 
======================== Checking PC_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PC_53 6 1053 If Polycon length is < PC_34, and end-to-end (ETE) space is <= PC_54, then any adjacent line-ends at PC_21 side spacing must be fully aligned with the ETE space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:364: 
======================== Checking PC_53 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PC_55 6 1055 If ETE space is < PC_56 and length is < PC_57, then min overlap between line <PC_57 and an adjacent line at PC_21 side spacing must be >= PC_55
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:418: 
======================== Checking PC_55 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PC_33 6 1033 Max Polycon ETE space, on at least one end, when Polycon is short (length < PC_34)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:470: 
======================== Checking PC_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PC_35 6 1035 Min offset between non-overlapping line-ends in opposite directions, when at a PC_21 side-to-side space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:480: 
======================== Checking PC_35 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PC_36 6 1036 Minimum overlap between line-ends in opposite directions, when at a PC_21 side-to-side space. PC_36 overlap is allowed when the ETE space to the same-track GCN is >= PC_56 or the length of all the adjacent GCNs is >=PC_57
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:489: 
======================== Checking PC_36 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PC_82 6 1082 Diffcon overlap of Polycon in PGD for PC_83, fixed value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:502: 
======================== Checking PC_82 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PC_83 6 1083 Min Polycon end overlap of Diffcon in OGD for PC_82
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:510: 
======================== Checking PC_83 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PC_84 6 1084 Min Diffcon overlap of Polycon in PGD for PC_85
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:517: 
======================== Checking PC_84 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PC_85 6 1085 Min Polycon end extension beyond Diffcon side (OGD) for PC_84
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:524: 
======================== Checking PC_85 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PC_50 6 1050 End-to-End space < PC_51 cannot be enclosed by adjacent-GCN overlaps < PC_52 on 3 or more corners (out of 4)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:550: 
======================== Checking PC_50 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PC_91 6 1091 =PC_21 and =PC_92 PGD spaces on opposite sides of a GCN are not allowed
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC.rs:573: 
======================== Checking PC_91 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PC_444 6 1444 Min TG and TGULV poly to polycon space in gate dir (some exceptions for float polycon)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking PC_444 ========================

drCopyToError_() at p12723_PC_443.rs:62
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "PC_444: Min TG and TGULV poly to polycon space in gate dir (some exceptions for float polycon) 0.041 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC_443.rs:68: rndldt= pc443_temp1 6000 1
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC_443.rs:69: rndldt= V1PITCHID 2 151
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC_443.rs:70: rndldt= V3PITCHID 2 153
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC_443.rs:71: rndldt= poly_tg_temp2 6000 11
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC_443.rs:72: rndldt= gcn_tg_temp2 6000 12
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC_443.rs:73: rndldt= METAL0BC 55 100
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC_443.rs:74: rndldt= VIACON 3 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC_443.rs:75: rndldt= float_gcn_poly 6000 90
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_PC_443.rs:76: rndldt= float_gcn_poly_one_risk 6000 91
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_section_level_waivers.rs:55: rndldt= m2sec_lev_wv_ring 14 920
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_section_level_waivers.rs:56: rndldt= m3sec_lev_wv_ring 18 920
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_section_level_waivers.rs:57: rndldt= m4sec_lev_wv_ring 22 920
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_section_level_waivers.rs:58: rndldt= m5sec_lev_wv_ring 26 920
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_section_level_waivers.rs:59: rndldt= m6sec_lev_wv_ring 30 920
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_section_level_waivers.rs:60: rndldt= m7sec_lev_wv_ring 34 920
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_section_level_waivers.rs:61: rndldt= m8sec_lev_wv_ring 38 920
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_ER0 3 1200 Viacon must land on either polycon or diffcon
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_ER4 3 1204 Viacon illegal landing on polycon/diffcon
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_VC_classic.rs:57: 
======================== Checking VC_ER4 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_ER1 3 1201 Viacon must be completely inside metal0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_ER1 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_ER2 3 1202 Viacon size/shape is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_ER2 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_ER3 3 1203 Viacon orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:819: 
======================== Checking VC_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_ER3 3 1203 Viacon orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:819: 
======================== Checking VC_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_ER3 3 1203 Viacon orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:819: 
======================== Checking VC_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_ER3 3 1203 Viacon orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:819: 
======================== Checking VC_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_ER3 3 1203 Viacon orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:819: 
======================== Checking VC_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_ER3 3 1203 Viacon orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking VC_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_ER3 3 1203 Viacon orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking VC_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_ER3 3 1203 Viacon orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking VC_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_ER3 3 1203 Viacon orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking VC_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_ER3 3 1203 Viacon orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking VC_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_ER3 3 1203 Viacon orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking VC_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_ER3 3 1203 Viacon orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking VC_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_ER3 3 1203 Viacon orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking VC_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_ER3 3 1203 Viacon orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:819: 
======================== Checking VC_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_ER3 3 1203 Viacon orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:819: 
======================== Checking VC_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_ER3 3 1203 Viacon orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking VC_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_19 3 1019 VC_01 edges of above vias must be aligned with Metal-0 side edges.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking VC_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_19 3 1019 VC_01 edges of above vias must be aligned with Metal-0 side edges.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking VC_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_19 3 1019 VC_01 edges of above vias must be aligned with Metal-0 side edges.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking VC_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_19 3 1019 VC_01 edges of above vias must be aligned with Metal-0 side edges.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking VC_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_19 3 1019 VC_01 edges of above vias must be aligned with Metal-0 side edges.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking VC_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_19 3 1019 VC_01 edges of above vias must be aligned with Metal-0 side edges.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking VC_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_19 3 1019 VC_01 edges of above vias must be aligned with Metal-0 side edges.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking VC_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_19 3 1019 VC_01 edges of above vias must be aligned with Metal-0 side edges.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking VC_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_19 3 1019 VC_01 edges of above vias must be aligned with Metal-0 side edges.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking VC_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_19 3 1019 VC_01 edges of above vias must be aligned with Metal-0 side edges.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking VC_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_19 3 1019 VC_01 edges of above vias must be aligned with Metal-0 side edges.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking VC_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_19 3 1019 VC_01 edges of above vias must be aligned with Metal-0 side edges.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking VC_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_19 3 1019 VC_01 edges of above vias must be aligned with Metal-0 side edges.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking VC_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_19 3 1019 VC_01 edges of above vias must be aligned with Metal-0 side edges.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking VC_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_36 3 1036 Min VCN space to Diffcon, PGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1188: 
======================== Checking VC_36 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_36 3 1036 Min VCN space to Diffcon, PGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1217: 
======================== Checking VC_36 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_37 3 1037 Min VCN space to Diffcon, OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1188: 
======================== Checking VC_37 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_38 3 1038 Min VCN PGD offset from Diffcon line-end, if corner-to-corner space is < VC_37
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1268: 
======================== Checking VC_38 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_44 3 1044 Min VCN edge space to Polycon side (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1217: 
======================== Checking VC_44 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_46 3 1046 Min VCN edge space to Polycon end (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1188: 
======================== Checking VC_46 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_48 3 1048 Min VCN to Polycon PGD offset, if VCN-Polycon corners are < VC_46
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1268: 
======================== Checking VC_48 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_49 3 1049 Min VCNHC edge space to Polycon side (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_VC_classic.rs:232: 
======================== Checking VC_49 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_42 3 1042 Viacons except AX/A/BX/CX/DX/B/FX/HB must land on diffcon
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_42 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_30 3 1030 Diffcon line-end enclosure of VCN (metal-aligned edge), min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_30 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_33 3 1033 Non-metal aligned VCN edge extent beyond Diffcon side, min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_40 3 1040 All VCN must be centered on Polycon in the PGD direction. (Except VCNDX/HB)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_40 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_43 3 1043 VCN edge enclosure of Polycon end, max value OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_30 3 1030 Diffcon line-end enclosure of VCN (metal-aligned edge), min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_30 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_33 3 1033 Non-metal aligned VCN edge extent beyond Diffcon side, min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_40 3 1040 All VCN must be centered on Polycon in the PGD direction. (Except VCNDX/HB)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_40 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_43 3 1043 VCN edge enclosure of Polycon end, max value OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_30 3 1030 Diffcon line-end enclosure of VCN (metal-aligned edge), min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_30 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_33 3 1033 Non-metal aligned VCN edge extent beyond Diffcon side, min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_40 3 1040 All VCN must be centered on Polycon in the PGD direction. (Except VCNDX/HB)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_40 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_43 3 1043 VCN edge enclosure of Polycon end, max value OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_30 3 1030 Diffcon line-end enclosure of VCN (metal-aligned edge), min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_30 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_33 3 1033 Non-metal aligned VCN edge extent beyond Diffcon side, min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_40 3 1040 All VCN must be centered on Polycon in the PGD direction. (Except VCNDX/HB)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_40 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_43 3 1043 VCN edge enclosure of Polycon end, max value OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_139 3 1139 Max VCNBX OGD edge enclosure of TCN end (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_139 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_33 3 1033 Non-metal aligned VCN edge extent beyond Diffcon side, min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_40 3 1040 All VCN must be centered on Polycon in the PGD direction. (Except VCNDX/HB)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_40 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_43 3 1043 VCN edge enclosure of Polycon end, max value OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_139 3 1139 Max VCNBX OGD edge enclosure of TCN end (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_139 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_33 3 1033 Non-metal aligned VCN edge extent beyond Diffcon side, min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_40 3 1040 All VCN must be centered on Polycon in the PGD direction. (Except VCNDX/HB)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_40 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_43 3 1043 VCN edge enclosure of Polycon end, max value OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_34 3 1034 VCNCX OGD edge enclosure of TCN end (PGD) fixed value (or >=0 VC_30). This TCN line end also requires a TCN ETE exception value of VC_134 (36nm)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_34 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_33 3 1033 Non-metal aligned VCN edge extent beyond Diffcon side, min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_40 3 1040 All VCN must be centered on Polycon in the PGD direction. (Except VCNDX/HB)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_40 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_43 3 1043 VCN edge enclosure of Polycon end, max value OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_34 3 1034 VCNCX OGD edge enclosure of TCN end (PGD) fixed value (or >=0 VC_30). This TCN line end also requires a TCN ETE exception value of VC_134 (36nm)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_34 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_33 3 1033 Non-metal aligned VCN edge extent beyond Diffcon side, min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_40 3 1040 All VCN must be centered on Polycon in the PGD direction. (Except VCNDX/HB)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_40 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_43 3 1043 VCN edge enclosure of Polycon end, max value OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_31 3 1031 Max VCNDX OGD edge enclosure of TCN end (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_33 3 1033 Non-metal aligned VCN edge extent beyond Diffcon side, min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_41 3 1041 Max VCNDX OGD edge enclosure of Polycon side (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_41 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_43 3 1043 VCN edge enclosure of Polycon end, max value OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_31 3 1031 Max VCNDX OGD edge enclosure of TCN end (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_33 3 1033 Non-metal aligned VCN edge extent beyond Diffcon side, min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_41 3 1041 Max VCNDX OGD edge enclosure of Polycon side (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_41 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_43 3 1043 VCN edge enclosure of Polycon end, max value OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_39 3 1039 Max VCNB OGD edge enclosure of TCN end (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_39 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_33 3 1033 Non-metal aligned VCN edge extent beyond Diffcon side, min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_40 3 1040 All VCN must be centered on Polycon in the PGD direction. (Except VCNDX/HB)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_40 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_43 3 1043 VCN edge enclosure of Polycon end, max value OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_39 3 1039 Max VCNB OGD edge enclosure of TCN end (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_39 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_33 3 1033 Non-metal aligned VCN edge extent beyond Diffcon side, min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_40 3 1040 All VCN must be centered on Polycon in the PGD direction. (Except VCNDX/HB)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_40 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_43 3 1043 VCN edge enclosure of Polycon end, max value OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_30 3 1030 Diffcon line-end enclosure of VCN (metal-aligned edge), min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_30 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_33 3 1033 Non-metal aligned VCN edge extent beyond Diffcon side, min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_40 3 1040 All VCN must be centered on Polycon in the PGD direction. (Except VCNDX/HB)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_40 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_43 3 1043 VCN edge enclosure of Polycon end, max value OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_30 3 1030 Diffcon line-end enclosure of VCN (metal-aligned edge), min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_30 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_33 3 1033 Non-metal aligned VCN edge extent beyond Diffcon side, min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_40 3 1040 All VCN must be centered on Polycon in the PGD direction. (Except VCNDX/HB)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_40 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_43 3 1043 VCN edge enclosure of Polycon end, max value OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_30 3 1030 Diffcon line-end enclosure of VCN (metal-aligned edge), min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_30 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_33 3 1033 Non-metal aligned VCN edge extent beyond Diffcon side, min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_40 3 1040 All VCN must be centered on Polycon in the PGD direction. (Except VCNDX/HB)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_40 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_43 3 1043 VCN edge enclosure of Polycon end, max value OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_30 3 1030 Diffcon line-end enclosure of VCN (metal-aligned edge), min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_30 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_33 3 1033 Non-metal aligned VCN edge extent beyond Diffcon side, min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_40 3 1040 All VCN must be centered on Polycon in the PGD direction. (Except VCNDX/HB)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_40 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_43 3 1043 VCN edge enclosure of Polycon end, max value OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_30 3 1030 Diffcon line-end enclosure of VCN (metal-aligned edge), min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_30 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_33 3 1033 Non-metal aligned VCN edge extent beyond Diffcon side, min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_47 3 1047 Max VCNHB (SA edge) OGD edge enclosure of Polycon side (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_47 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_43 3 1043 VCN edge enclosure of Polycon end, max value OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_30 3 1030 Diffcon line-end enclosure of VCN (metal-aligned edge), min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_30 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_33 3 1033 Non-metal aligned VCN edge extent beyond Diffcon side, min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_47 3 1047 Max VCNHB (SA edge) OGD edge enclosure of Polycon side (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_47 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_43 3 1043 VCN edge enclosure of Polycon end, max value OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_30 3 1030 Diffcon line-end enclosure of VCN (metal-aligned edge), min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_30 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_33 3 1033 Non-metal aligned VCN edge extent beyond Diffcon side, min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_40 3 1040 All VCN must be centered on Polycon in the PGD direction. (Except VCNDX/HB)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_40 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_43 3 1043 VCN edge enclosure of Polycon end, max value OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_30 3 1030 Diffcon line-end enclosure of VCN (metal-aligned edge), min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_30 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_33 3 1033 Non-metal aligned VCN edge extent beyond Diffcon side, min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_40 3 1040 All VCN must be centered on Polycon in the PGD direction. (Except VCNDX/HB)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_40 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_43 3 1043 VCN edge enclosure of Polycon end, max value OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_33 3 1033 Non-metal aligned VCN edge extent beyond Diffcon side, min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_32 3 1032 Max VCNGX OGD edge enclosure of TCN end (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_35 3 1035 Max VCNJX OGD edge enclosure of TCN end (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_35 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_31 3 1031 Max VCNDX OGD edge enclosure of TCN end (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_31 3 1031 Max VCNDX OGD edge enclosure of TCN end (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_30 3 1030 Diffcon line-end enclosure of VCN (metal-aligned edge), min value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_30 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_23 3 1023 Viacon global min space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2916: 
======================== Checking VC_23 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_24 3 1024 Min space between non-metal-aligned VCN edges (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking VC_24 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_26 3 1026 Min space between VCN edges (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking VC_26 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_70 3 1070 Min VCN corner-to-corner space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:583: 
======================== Checking VC_70 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_22 3 1022 Unrestricted VCNAX-to-VCNAX center-to-center space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:774: 
======================== Checking VC_22 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_61 3 1061 Minimum M0 line end enclosure of VCN
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking VC_61 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_51 3 1051 VCNHB/HC can be under a M0L_03/04 line
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_51 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VC_51 3 1051 VCNHB/HC can be under a M0L_03/04 line
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VC_51 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_VC_classic.rs:370: rndldt= VIACON 3 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_VC_classic.rs:371: rndldt= METAL0 55 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_VC_classic.rs:372: rndldt= METALC0 241 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_VC_classic.rs:373: rndldt= DIFFCON 5 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_VC_classic.rs:374: rndldt= POLYCON 6 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_VC_classic.rs:376: rndldt= vc_bridge_ogd 109 26
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_VC_classic.rs:377: rndldt= vc_bridge_pgd 109 25
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_VC_classic.rs:378: rndldt= vc_synth_add 109 24
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_VC_classic.rs:380: rndldt= vc_30_err 109 30
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_VC_classic.rs:381: rndldt= vc_31_err 109 31
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_VC_classic.rs:382: rndldt= vc_32_err 109 32
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_VC_classic.rs:383: rndldt= vc_35_err 109 35
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_VC_classic.rs:384: rndldt= vc_39_err 109 39
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_VC_classic.rs:385: rndldt= vc_139_err 109 139
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_VC_classic.rs:386: rndldt= vc_34_err 109 34
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_VC_classic.rs:387: rndldt= vc_33_err 109 33
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_VC_classic.rs:389: rndldt= vc_40_err 109 40
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_VC_classic.rs:390: rndldt= vc_41_err 109 41
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_VC_classic.rs:391: rndldt= vc_47_err 109 47
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_VC_classic.rs:392: rndldt= vc_43_err 109 43
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_23 55 1023 M0CID and M0BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-0 lines.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M0_23 ========================

drCopyToError_() at p12723_M0hdr.rs:19
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "M0_23: M0CID and M0BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-0 lines. 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_23 55 1023 M0CID and M0BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-0 lines.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M0_23 ========================

drCopyToError_() at p12723_M0hdr.rs:21
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "M0_23: M0CID and M0BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-0 lines. 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_23 55 1023 M0CID and M0BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-0 lines.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M0_23 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_23 55 1023 M0CID and M0BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-0 lines.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M0_23 ========================

drCopyEdgeToError_() at p12723_M0hdr.rs:24
  copy_edge() at p12723_functions.rs:41: Command replaced with an internal function.
copy_edge(layer)
  Comment: "M0_23: M0CID and M0BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-0 lines. 0.0 "
  Function: copy_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_23 55 1023 M0CID and M0BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-0 lines.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M0_23 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0hdr.rs:53: rndldt= METAL0 55 10
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0hdr.rs:54: rndldt= METALC0 241 10
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0hdr.rs:55: rndldt= m0flip_b 55 198
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0hdr.rs:56: rndldt= m0flip_c 241 198
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_21 55 1021 B to C only space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M0_21 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_00 55 1000 Only Rectangular M0 shape is allowed and only allowed in OGD.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2932: 
======================== Checking M0_00 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_21 55 1021 B to C only space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1745: 
======================== Checking M0_21 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_21 55 1021 B to C only space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M0_21 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_ER1 55 2001 Global min space between metal0 B-B or C-C (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M0_ER1 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_ER1 55 2001 Global min space between metal0 B-B or C-C (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M0_ER1 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p1.rs:211: rndldt= wvHPC_template 750 2
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_ER0 55 2000 Illegal metal0 width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3071: 
======================== Checking M0_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_ER0 55 2000 Illegal metal0 width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3071: 
======================== Checking M0_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_137 55 1137 (B:28-32),(C:42-80),(B:28-48) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M0_137 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_138 55 1138 (B:28-32),(C:28,48-80),(B:54-60) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M0_138 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_138 55 1138 (B:28-32),(C:28,48-80),(B:54-60) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M0_138 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_139 55 1139 (B:28-32),(C:28,54-80),(B:78-80) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M0_139 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_139 55 1139 (B:28-32),(C:28,54-80),(B:78-80) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M0_139 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_140 55 1140 (B:36-48),(C:54-80),(B:36-48) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M0_140 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_141 55 1141 (B:36-60),(C:28,78-80),(B:54-80) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M0_141 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_141 55 1141 (B:36-60),(C:28,78-80),(B:54-80) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M0_141 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_142 55 1142 (B:78-80),(C:28),(B:78-80) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M0_142 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_126 55 1126 (B:28-32),(C:54-80) not allowed pairs
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1884: 
======================== Checking M0_126 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_127 55 1127 (B:36-60),(C:78-80) not allowed pairs
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1884: 
======================== Checking M0_127 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_128 55 1128 (B:78-80),(C:28) not allowed pairs
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1884: 
======================== Checking M0_128 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_41 55 1041 End-to-end space (fixed value), when line-ends are completely aligned and lines are same type (B-B, C-C), can also be = M0_42
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M0_41 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_41/42 55 2041 Illegal metal0 ETE space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M0_41/42 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_42 55 1042 End-to-end space (fixed value), when line-ends are not completely aligned or lines are of different type (B-C)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M0_42 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_41/842 55 2842 Illegal metal0 ETE space in ULP region
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M0_41/842 ========================

drMinSpaceDir_() at p12723_M0p1.rs:274
  not() at p12723_functions.rs:1776: Command replaced with an internal function.
space not wv
  Comment: "M0_41/842: Illegal metal0 ETE space in ULP region 0.0 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_842 55 1842 End-to-end space (fixed value) in ULP region, when line-ends are not completely aligned or lines are of different type (B-C)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M0_842 ========================

drMinSpaceDir2_() at p12723_M0p1.rs:275
  not() at p12723_functions.rs:1868: Command replaced with an internal function.
space not wv
  Comment: "M0_842: End-to-end space (fixed value) in ULP region, when line-ends are not completely aligned or lines are of different type (B-C) 0.138 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_42 55 1042 End-to-end space (fixed value), when line-ends are not completely aligned or lines are of different type (B-C)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M0_42 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_842 55 1842 End-to-end space (fixed value) in ULP region, when line-ends are not completely aligned or lines are of different type (B-C)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M0_842 ========================

drCopyToError_() at p12723_M0p1.rs:281
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "M0_842: End-to-end space (fixed value) in ULP region, when line-ends are not completely aligned or lines are of different type (B-C) 0.138 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_42 55 1042 End-to-end space (fixed value), when line-ends are not completely aligned or lines are of different type (B-C)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2148: 
======================== Checking M0_42 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_42 55 1042 End-to-end space (fixed value), when line-ends are not completely aligned or lines are of different type (B-C)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2148: 
======================== Checking M0_42 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_842 55 1842 End-to-end space (fixed value) in ULP region, when line-ends are not completely aligned or lines are of different type (B-C)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2148: 
======================== Checking M0_842 ========================

drNonAlignedETE_() at p12723_M0p1.rs:289
  touching() at p12723_functions.rs:2153: Command replaced with an internal function.
necks touching[count >= 1] edge_270
  Comment: "M0_842: End-to-end space (fixed value) in ULP region, when line-ends are not completely aligned or lines are of different type (B-C) 0.138 "
  Function: touching
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_842 55 1842 End-to-end space (fixed value) in ULP region, when line-ends are not completely aligned or lines are of different type (B-C)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2148: 
======================== Checking M0_842 ========================

drNonAlignedETE_() at p12723_M0p1.rs:290
  touching() at p12723_functions.rs:2153: Command replaced with an internal function.
necks touching[count >= 1] edge_270
  Comment: "M0_842: End-to-end space (fixed value) in ULP region, when line-ends are not completely aligned or lines are of different type (B-C) 0.138 "
  Function: touching
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_84/85 55 2084 Illegal merging of M0_41 and M0_42 ETE regions
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M0_84/85 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_21/41/42 55 2021 Illegal metal0 B/C side to side space or ETE space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M0_21/41/42 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_60 55 1060 Min length of M0 line (any type, any width)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2947: 
======================== Checking M0_60 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_48 55 1048 Minimum overlap of line ends in opposite directions at minimum side-to-side space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1488: 
======================== Checking M0_48 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_48 55 1048 Minimum overlap of line ends in opposite directions at minimum side-to-side space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M0_48 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_82 55 1082 Metal0 line-end overlap of poly, fixed value (M0 line ends must terminate within the poly)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p1.rs:509: 
======================== Checking M0_82 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p1.rs:534: rndldt= poly_pm_os 2 100
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_832 55 1832 Metal0 line-end overlap of ULP poly, fixed value (M0 line ends must terminate within the poly)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p1.rs:566: 
======================== Checking M0_832 ========================

not() at p12723_M0p1.rs:571: Command replaced with an internal function.
ulp_m0_line_end_os not ulp_poly_pm_os
  Comment: "M0_832: Metal0 line-end overlap of ULP poly, fixed value (M0 line ends must terminate within the poly) 0.036 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p1.rs:572: rndldt= ulp_poly_pm_os 2 101
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_84 55 1084 M0_41/42 ETE to M0_42 ETE min space PGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M0_84 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_84 55 1084 M0_41/42 ETE to M0_42 ETE min space PGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M0_84 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_85 55 1085 M0_41/42 ETE to M0_42 ETE min space OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M0_85 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_85 55 1085 M0_41/42 ETE to M0_42 ETE min space OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M0_85 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p1.rs:608: rndldt= METAL0 55 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p1.rs:609: rndldt= METALC0 241 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p1.rs:610: rndldt= M0BID 55 135
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p1.rs:611: rndldt= M0CID 241 137
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p1.rs:612: rndldt= ULPPITCHID 2 43
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p1.rs:616: rndldt= m0b 55 199
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p1.rs:617: rndldt= m0c 241 199
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p1.rs:619: rndldt= m0_valid_space 275 2
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p1.rs:620: rndldt= m0_open_holes 275 3
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p1.rs:621: rndldt= m0_28ete 275 28
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p1.rs:622: rndldt= m0_54ete 275 41
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p1.rs:623: rndldt= m0_124ete 275 42
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p1.rs:624: rndldt= m0_138ete 275 842
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p1.rs:626: rndldt= m0_84_85_etr_waiver 275 11
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p1.rs:627: rndldt= m0_84_85_dic_waiver 275 12
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_92 55 1092 Min space/line-width between ETE space regions (PGD), when both ETE region lengths are <= M0_93
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p2.rs:31: 
======================== Checking M0_92 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_94 55 1094 Min space/line-width between ETE space regions (PGD), when both ETE region lengths are <= M0_95
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p2.rs:38: 
======================== Checking M0_94 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_96 55 1096 Min space/line-width between ETE space regions (PGD), when one or both ETE region lengths are > M0_95
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p2.rs:45: 
======================== Checking M0_96 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_97 55 1097 Min space/line-width between ETE region (PGD) if the length of one or both the ETE regions (PGD) is > M0_98
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p2.rs:59: 
======================== Checking M0_97 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p2.rs:67: rndldt= m0_48_space 276 900
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p2.rs:68: rndldt= m0_97_cand1 276 901
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p2.rs:69: rndldt= m0_97_edge1 276 902
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p2.rs:70: rndldt= m0_97_edge1_os 276 903
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M0p2.rs:71: rndldt= m0_97_cand2 276 904
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_941/942 55 1941 metal0 length <=0.250 and width <=0.036 C-wire boxed-in by B-wires not allowed
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M0_941/942 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_941_function.rs:63: rndldt= m0grating_printed 55 941
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_941_function.rs:64: rndldt= m0grating_hole 55 942
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:43: rndldt= m0b 55 1351
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:44: rndldt= m0c 55 1352
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:45: rndldt= m0join 55 25001
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:46: rndldt= m0b_all_plus_necks 55 25002
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:47: rndldt= edge_270 55 25003
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:48: rndldt= m0join_drop 55 25004
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:49: rndldt= m0b_all_minus_necks 55 25005
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER0 56 1200 VIA0 must land on METAL0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V0_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER1 56 1201 VIA0 must be completely inside METAL1
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V0_ER1 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER2 56 1202 VIA0 size/shape is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V0_ER2 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER3 56 1203 VIA0 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:819: 
======================== Checking V0_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER3 56 1203 VIA0 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:819: 
======================== Checking V0_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER3 56 1203 VIA0 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:819: 
======================== Checking V0_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER3 56 1203 VIA0 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:819: 
======================== Checking V0_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER3 56 1203 VIA0 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:819: 
======================== Checking V0_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER3 56 1203 VIA0 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking V0_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER3 56 1203 VIA0 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking V0_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER3 56 1203 VIA0 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking V0_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER3 56 1203 VIA0 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking V0_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER3 56 1203 VIA0 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking V0_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER3 56 1203 VIA0 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking V0_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER3 56 1203 VIA0 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking V0_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER3 56 1203 VIA0 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking V0_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER3 56 1203 VIA0 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:819: 
======================== Checking V0_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER3 56 1203 VIA0 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:819: 
======================== Checking V0_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER3 56 1203 VIA0 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:819: 
======================== Checking V0_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER3 56 1203 VIA0 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:819: 
======================== Checking V0_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER3 56 1203 VIA0 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:819: 
======================== Checking V0_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER3 56 1203 VIA0 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:819: 
======================== Checking V0_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER3 56 1203 VIA0 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:819: 
======================== Checking V0_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER3 56 1203 VIA0 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:819: 
======================== Checking V0_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER3 56 1203 VIA0 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:819: 
======================== Checking V0_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER3 56 1203 VIA0 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking V0_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER3 56 1203 VIA0 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking V0_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_19 56 1019 V0_02-V0T_12 edges are SA edges; the line-end edge of Via0PAX can also be self aligned (in addition to the line-side edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V0_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_19 56 1019 V0_02-V0T_12 edges are SA edges; the line-end edge of Via0PAX can also be self aligned (in addition to the line-side edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V0_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_19 56 1019 V0_02-V0T_12 edges are SA edges; the line-end edge of Via0PAX can also be self aligned (in addition to the line-side edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V0_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_19 56 1019 V0_02-V0T_12 edges are SA edges; the line-end edge of Via0PAX can also be self aligned (in addition to the line-side edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V0_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_19 56 1019 V0_02-V0T_12 edges are SA edges; the line-end edge of Via0PAX can also be self aligned (in addition to the line-side edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V0_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_19 56 1019 V0_02-V0T_12 edges are SA edges; the line-end edge of Via0PAX can also be self aligned (in addition to the line-side edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V0_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_19 56 1019 V0_02-V0T_12 edges are SA edges; the line-end edge of Via0PAX can also be self aligned (in addition to the line-side edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V0_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_19 56 1019 V0_02-V0T_12 edges are SA edges; the line-end edge of Via0PAX can also be self aligned (in addition to the line-side edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V0_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_19 56 1019 V0_02-V0T_12 edges are SA edges; the line-end edge of Via0PAX can also be self aligned (in addition to the line-side edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V0_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_19 56 1019 V0_02-V0T_12 edges are SA edges; the line-end edge of Via0PAX can also be self aligned (in addition to the line-side edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V0_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_19 56 1019 V0_02-V0T_12 edges are SA edges; the line-end edge of Via0PAX can also be self aligned (in addition to the line-side edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V0_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_19 56 1019 V0_02-V0T_12 edges are SA edges; the line-end edge of Via0PAX can also be self aligned (in addition to the line-side edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V0_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_19 56 1019 V0_02-V0T_12 edges are SA edges; the line-end edge of Via0PAX can also be self aligned (in addition to the line-side edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V0_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_19 56 1019 V0_02-V0T_12 edges are SA edges; the line-end edge of Via0PAX can also be self aligned (in addition to the line-side edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V0_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_19 56 1019 V0_02-V0T_12 edges are SA edges; the line-end edge of Via0PAX can also be self aligned (in addition to the line-side edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V0_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_19 56 1019 V0_02-V0T_12 edges are SA edges; the line-end edge of Via0PAX can also be self aligned (in addition to the line-side edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V0_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_19 56 1019 V0_02-V0T_12 edges are SA edges; the line-end edge of Via0PAX can also be self aligned (in addition to the line-side edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V0_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_19 56 1019 V0_02-V0T_12 edges are SA edges; the line-end edge of Via0PAX can also be self aligned (in addition to the line-side edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V0_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_19 56 1019 V0_02-V0T_12 edges are SA edges; the line-end edge of Via0PAX can also be self aligned (in addition to the line-side edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V0_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_19 56 1019 V0_02-V0T_12 edges are SA edges; the line-end edge of Via0PAX can also be self aligned (in addition to the line-side edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V0_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_19 56 1019 V0_02-V0T_12 edges are SA edges; the line-end edge of Via0PAX can also be self aligned (in addition to the line-side edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V0_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_19 56 1019 V0_02-V0T_12 edges are SA edges; the line-end edge of Via0PAX can also be self aligned (in addition to the line-side edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V0_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_19 56 1019 V0_02-V0T_12 edges are SA edges; the line-end edge of Via0PAX can also be self aligned (in addition to the line-side edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V0_19 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_33 56 1033 Min Via0 edge space to Metal0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1217: 
======================== Checking V0_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_40 56 1040 Min Metal0 side enclosure of Via0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V0_40 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER0 56 1200 VIA0 must land on METAL0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:740: 
======================== Checking V0_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_49 56 1049 Min Metal0 line end enclosure of Via0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V0_49 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_42 56 1042 Minimum Via0TAX/TAY overlap of M0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:212: 
======================== Checking V0_42 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_142 56 1142 Minimum Via0TBX/TBY overlap of M0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:221: 
======================== Checking V0_142 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_242 56 1242 Minimum Via0TPX overlap of M0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:230: 
======================== Checking V0_242 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_43 56 1043 Via0TAX/TBX/TAY/TBY/TPX must overlap two adjacent M0 lines
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V0_43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_31 56 1031 Min Via0 to VCN space (on different Metal0)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1217: 
======================== Checking V0_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_ER4 56 1204 VIA0 global min space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2916: 
======================== Checking V0_ER4 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_22 56 1022 Unrestricted Via0AX-to-Via0AX center-to-center space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:774: 
======================== Checking V0_22 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_122 56 1122 Unrestricted Via0AY-to-Via0AY center-to-center space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:774: 
======================== Checking V0_122 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_26 56 1026 Unrestricted min Via0 edge-to-edge space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V0_26 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_24 56 1024 Min space between non-SA Via0 edges (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V0_24 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_27 56 1027 V0TAX/TBX/TAY/TBY/TPXs, V0FXs cannot be on adjacent M1 wires at minimum space (this is an exception to V0_23)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V0_27 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_25 56 1025 Min space between Via0BX non-SA edge and V0PAX line end edge, Via0BY non-SA edge and V0PAY line-end edge, Via0AX/BX to Via0AX/BX non-SA edges (PGD), Via0AY/BY to Via0AY/BY non-SA edges (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V0_25 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_25 56 1025 Min space between Via0BX non-SA edge and V0PAX line end edge, Via0BY non-SA edge and V0PAY line-end edge, Via0AX/BX to Via0AX/BX non-SA edges (PGD), Via0AY/BY to Via0AY/BY non-SA edges (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking V0_25 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_25 56 1025 Min space between Via0BX non-SA edge and V0PAX line end edge, Via0BY non-SA edge and V0PAY line-end edge, Via0AX/BX to Via0AX/BX non-SA edges (PGD), Via0AY/BY to Via0AY/BY non-SA edges (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V0_25 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_25 56 1025 Min space between Via0BX non-SA edge and V0PAX line end edge, Via0BY non-SA edge and V0PAY line-end edge, Via0AX/BX to Via0AX/BX non-SA edges (PGD), Via0AY/BY to Via0AY/BY non-SA edges (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking V0_25 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_70 56 1070 Min Via0 corner-to-corner space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:583: 
======================== Checking V0_70 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_71 56 1071 Unrestricted min Via0-Via0 center-to-center space for all via0s except V0AY/BY/CY/DY/EY/AW/BW/PAY (if centers are closer, vias are allowed on maximum of any 2 corners)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1445: 
======================== Checking V0_71 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_71 56 1071 Unrestricted min Via0-Via0 center-to-center space for all via0s except V0AY/BY/CY/DY/EY/AW/BW/PAY (if centers are closer, vias are allowed on maximum of any 2 corners)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1445: 
======================== Checking V0_71 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_171 56 1171 Unrestricted min Via0-Via0 center-to-center space for all V0AY/BY/CY/DY/EY/AW/BW/PAY (if centers are closer, vias are allowed on maximum of any 2 corners)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1420: 
======================== Checking V0_171 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_171 56 1171 Unrestricted min Via0-Via0 center-to-center space for all V0AY/BY/CY/DY/EY/AW/BW/PAY (if centers are closer, vias are allowed on maximum of any 2 corners)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1420: 
======================== Checking V0_171 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_29 56 1029 Adjacent-track (side-by-side) Via0PAX/PAYs are allowed FOR A SINGLE PAIR only
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V0_29 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_30 56 1030 A pair of side-by-side Via0PAX/PAYs cannot have a facing Via0PAX/PAYs
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V0_30 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_32 56 1032 Facing V0PAX/PAY pair to adjacent V0PAX/PAY min space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1907: 
======================== Checking V0_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_29 56 1029 Adjacent-track (side-by-side) Via0PAX/PAYs are allowed FOR A SINGLE PAIR only
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V0_29 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_30 56 1030 A pair of side-by-side Via0PAX/PAYs cannot have a facing Via0PAX/PAYs
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V0_30 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_32 56 1032 Facing V0PAX/PAY pair to adjacent V0PAX/PAY min space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1907: 
======================== Checking V0_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_69 56 1069 M1 line-side enclosure of Via0TAY/TBY, only allowed value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V0_69 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_61 56 1061 Minimum M1 line end enclosure of Via0FX/TAX/TBX/TAY/TBY/TPX
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V0_61 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_61 56 1061 Minimum M1 line end enclosure of Via0FX/TAX/TBX/TAY/TBY/TPX
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V0_61 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_61 56 1061 Minimum M1 line end enclosure of Via0FX/TAX/TBX/TAY/TBY/TPX
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V0_61 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_62 56 1062 Minimum M1 line end enclosure of Via0 (see V0_61 exception)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V0_62 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_64 56 1064 Minimum M1 line end enclosure of opposite side of Via0PAX
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6601: 
======================== Checking V0_64 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_66 56 1066 Min M1 line-end enclosure of any Via0, when the M1 line-end has an exposed offset on either or both sides, as defined by M1_86
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V0_66 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_99 56 1099 V0TBX/TBY bridging two M0 lines must have a TCN shunt shorting the 2 M0s it is bridging.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:442: 
======================== Checking V0_99 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:460: rndldt= dc_add1 110 995
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:461: rndldt= dc_add2 110 996
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_252 56 1252 Via0TAY/TBY can have 2 or fewer via0 at corner-to-corner space of [>=V0_70 and <V0_250] on any 2 corners, the other vias must have corner-to-corner space >=V0_250 from Via0TAY/TBY 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:469: 
======================== Checking V0_252 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_328 56 1328 Via0PAX pair facing each other at minimum M1 ETE space (M1_41=42nm) must be overlapped or replaced with a bridge Via0TPX, if the nets are the same
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V0_328 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V0_840 56 1840 Two facing v0PAX/Y edges with <7 nm M0 enclosure in gate dir not allowed
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V0_840 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:532: rndldt= METAL1 4 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:533: rndldt= VIA0 56 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:534: rndldt= METAL0 55 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:535: rndldt= METALC0 241 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:536: rndldt= VIACON 3 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:537: rndldt= DIFFCON 5 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:540: rndldt= v0_bridge_pgd 110 25
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:541: rndldt= v0_bridge_ogd 110 26
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:543: rndldt= wv25a 110 251
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:544: rndldt= wv25b 110 252
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:545: rndldt= wv25c 110 253
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:546: rndldt= wv22 110 22
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:548: rndldt= v0_29_gap 110 29
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:549: rndldt= v0_30_gap 110 30
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:551: rndldt= v0typeFX 110 1
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:552: rndldt= v0typeTAX 110 2
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:553: rndldt= v0typeTBX 110 3
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:554: rndldt= v0typeAX 110 4
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:555: rndldt= v0typePAX 110 5
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:556: rndldt= v0typePX 110 6
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:558: rndldt= v0typeTAY 110 7
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:559: rndldt= v0typeTBY 110 8
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V0_classic.rs:560: rndldt= v0typeTPX 110 9
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M1_01 4 1001 M1 width_01 value (fixed), PGD only
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M1_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M1_101 4 1101 M1 width_02 value (fixed), PGD only
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M1_101 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M1_00 4 1000 M1 width_01 is not allowed over ULPpitchID or TRDTOULP
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M1_00 ========================

drCopyToError_() at p12723_M1.rs:84
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "M1_00: M1 width_01 is not allowed over ULPpitchID or TRDTOULP 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M1_100 4 1100 M1 width_02 is only allowed inside ULPpitchID
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M1_100 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M1_01 4 1001 M1 width_01 value (fixed), PGD only
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2932: 
======================== Checking M1_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M1_21 4 1021 M1 width_01 to width_01 or width_02 to width_02 space1 (minimum value, but only allowed in fixed locations)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1745: 
======================== Checking M1_21 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M1_290 4 1290 All PGD M1 width_01 lines must be on a 70nm pitch grid across the whole die
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2970: 
======================== Checking M1_290 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M1_291 4 1291 All PGD M1 width_02 lines must be on a 84nm pitch grid within each ULP region (centered in middle of poly space)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2970: 
======================== Checking M1_291 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M1_41 4 1041 Min end-to-end space (width_01 to width_01 or width_02 to width_02)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2884: 
======================== Checking M1_41 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M1_42/43 4 1042 Max allowed PGD space for short PGD metal1
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M1.rs:113: 
======================== Checking M1_42/43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M1_60 4 1060 Min length of M1 line
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2947: 
======================== Checking M1_60 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M1_69 4 1069 A short line < M1_69 length cannot have exposed edges >M1_85 on one side or both sides
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M1.rs:136: 
======================== Checking M1_69 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M1_81 4 1081 Minimum overlap of adjacent line-ends in opposite directions
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M1.rs:168: 
======================== Checking M1_81 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M1_81 4 1081 Minimum overlap of adjacent line-ends in opposite directions
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1488: 
======================== Checking M1_81 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M1_84 4 1084 Minimum offset between adjacent line-ends in opposite directions
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1512: 
======================== Checking M1_84 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M1_85/86 4 1085 Illegal M1 exposed edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M1.rs:179: 
======================== Checking M1_85/86 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M1_87 4 1087 Min End-to-End space when both line ends have exposed edges (>=M1_86) on both sides
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M1.rs:197: 
======================== Checking M1_87 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M1.rs:244: rndldt= METAL1 4 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M1.rs:245: rndldt= ULPPITCHID 2 43
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M1.rs:246: rndldt= TRDTOULP 81 143
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M1.rs:247: rndldt= ISO_ID 81 102
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M1.rs:248: rndldt= edm_etchring_boundaries 81 103
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_ER0 13 1200 Via1 must land on metal1
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V1_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_ER1 13 1201 Via1 must be completely inside metal2
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V1_ER1 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_ER2 13 1202 Via1 size/shape is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V1_ER2 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_ER3 13 1203 Via1 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:819: 
======================== Checking V1_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_ER3 13 1203 Via1 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:819: 
======================== Checking V1_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_ER3 13 1203 Via1 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:819: 
======================== Checking V1_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_ER3 13 1203 Via1 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:819: 
======================== Checking V1_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_ER3 13 1203 Via1 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:819: 
======================== Checking V1_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_ER3 13 1203 Via1 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:819: 
======================== Checking V1_ER3 ========================

drFlagPGDVias_() at p12723_V1.rs:121
  copy() at p12723_functions.rs:821: Command replaced with an internal function.
copy(v1temp.layer1)
  Comment: "V1_ER3: Via1 orientation is incorrect 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_ER3 13 1203 Via1 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking V1_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_ER3 13 1203 Via1 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking V1_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_ER3 13 1203 Via1 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking V1_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_ER3 13 1203 Via1 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking V1_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_ER3 13 1203 Via1 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking V1_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_ER3 13 1203 Via1 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking V1_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_ER3 13 1203 Via1 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking V1_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_ER3 13 1203 Via1 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking V1_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_ER3 13 1203 Via1 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking V1_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_ER3 13 1203 Via1 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking V1_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_ER3 13 1203 Via1 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking V1_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_ER3 13 1203 Via1 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking V1_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_ER3 13 1203 Via1 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking V1_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_ER3 13 1203 Via1 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking V1_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_ER3 13 1203 Via1 orientation is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:803: 
======================== Checking V1_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_20 13 1020 The V1_01 edges of V1A-V must both be aligned with parallel Metal-2 edges.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V1_20 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_20 13 1020 The V1_01 edges of V1A-V must both be aligned with parallel Metal-2 edges.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V1_20 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_20 13 1020 The V1_01 edges of V1A-V must both be aligned with parallel Metal-2 edges.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V1_20 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_20 13 1020 The V1_01 edges of V1A-V must both be aligned with parallel Metal-2 edges.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V1_20 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_20 13 1020 The V1_01 edges of V1A-V must both be aligned with parallel Metal-2 edges.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V1_20 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_20 13 1020 The V1_01 edges of V1A-V must both be aligned with parallel Metal-2 edges.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V1_20 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_20 13 1020 The V1_01 edges of V1A-V must both be aligned with parallel Metal-2 edges.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V1_20 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_20 13 1020 The V1_01 edges of V1A-V must both be aligned with parallel Metal-2 edges.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V1_20 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_20 13 1020 The V1_01 edges of V1A-V must both be aligned with parallel Metal-2 edges.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V1_20 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_20 13 1020 The V1_01 edges of V1A-V must both be aligned with parallel Metal-2 edges.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V1_20 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_20 13 1020 The V1_01 edges of V1A-V must both be aligned with parallel Metal-2 edges.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V1_20 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_20 13 1020 The V1_01 edges of V1A-V must both be aligned with parallel Metal-2 edges.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V1_20 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_20 13 1020 The V1_01 edges of V1A-V must both be aligned with parallel Metal-2 edges.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V1_20 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1T_20 313 1020 The V1T_01 edges of V1TA/B must both be aligned with parallel metal edges
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V1T_20 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1T_20 313 1020 The V1T_01 edges of V1TA/B must both be aligned with parallel metal edges
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V1T_20 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1T_20 313 1020 The V1T_01 edges of V1TA/B must both be aligned with parallel metal edges
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:854: 
======================== Checking V1T_20 ========================

drFlagNSAVias_() at p12723_V1.rs:159
  copy() at p12723_functions.rs:860: Command replaced with an internal function.
copy(v1temp.layer2)
  Comment: "V1T_20: The V1T_01 edges of V1TA/B must both be aligned with parallel metal edges 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_ER0 13 1200 Via1 must land on metal1
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:740: 
======================== Checking V1_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_33 13 1033 Min Via1 edge space to Metal1
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1217: 
======================== Checking V1_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_40 13 1040 Via1 edge enclosure by width_01 Metal1 (OGD), fixed value (V1TA/TB are exceptions)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V1.rs:177: 
======================== Checking V1_40 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_140 13 1140 Via1 edge enclosure by width_02 Metal1 (OGD), fixed value (V1TA/TB are exceptions)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V1.rs:191: 
======================== Checking V1_140 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_142 13 1142 Minimum Via1TA overlap of Metal1 (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V1.rs:205: 
======================== Checking V1_142 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_42 13 1042 Minimum Via1TB overlap of Metal1 (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V1.rs:214: 
======================== Checking V1_42 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_43 13 1043 Via1TA/TB must overlap 2 adjacent M1 lines
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V1_43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_97 13 1097 Min space between Via1TA/TB long edge to long edge (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V1_97 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_49 13 1049 Min Metal1 line-end enclosure of Via1
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V1_49 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_50 13 1050 Min Metal1 line-end enclosure of Via1, when Via1 lands on an offset M1 as defined by M1_86
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V1_50 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_ER4 13 1204 Via1 global min space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2916: 
======================== Checking V1_ER4 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_22 13 1022 Unrestricted Via1A-to-Via1A center-to-center space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:774: 
======================== Checking V1_22 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_28 13 1028 Unrestricted min Via1 edge-to-edge space (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V1_28 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_28 13 1028 Unrestricted min Via1 edge-to-edge space (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V1_28 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_128 13 1128 Unrestricted min Via1 edge-to-edge space (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V1_128 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_24 13 1024 Min Via1 corner-to-corner space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:583: 
======================== Checking V1_24 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_25 13 1025 A tight via-via corner space <V1_124 is allowed for a single isolated via pair only. The pair must be spaced from other vias by >= V1_28.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V1.rs:276: 
======================== Checking V1_25 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_26 13 1026 A tight Via1TB-Via1TB corner space <V1_125 is allowed for a single isolated via pair only. The pair must be spaced from other vias by >= V1_28. 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V1.rs:307: 
======================== Checking V1_26 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_225 13 1225 A tight V1HL to V1HA, non-SA edge corner space <V1_225 is allowed for a single isolated via pair only. The pair must be spaced from other vias by >=V1_28. 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V1.rs:337: 
======================== Checking V1_225 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V1.rs:359: rndldt= v1_nsa_corner 160 71
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V1.rs:360: rndldt= c2c_tight_os 160 72
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V1.rs:361: rndldt= v1_tight 160 73
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V1.rs:362: rndldt= c2c_edge_loose 160 74
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_226 13 1226 A tight V1HL to any V1, SA edge corner space <V1_226 is allowed for 2 or fewer neighboring vias. These vias must be spaced from other vias by >=V1_226. Note: This rule applies only if any of the vias neighboring the V1HL via are <V1_227 in the PGD direction.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V1.rs:368: 
======================== Checking V1_226 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V1.rs:385: rndldt= v1_sa_corner 161 71
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V1.rs:386: rndldt= c2c_tight_os 161 72
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_32 13 1032 Min Via1 to Via0 space (on different Metal1)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1217: 
======================== Checking V1_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_52 13 1052 All Via1 must be centered in metal2 (PGD) (except V1HA/HG/HK/HM)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V1.rs:406: 
======================== Checking V1_52 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_53 13 1053 Via1HD/HG can only be covered by a width_L_06 metal2
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V1_53 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_54 13 1054 Via1HJ/HK can only be covered by a width_L_05 metal2
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V1_54 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_55 13 1055 Via1HA can only be covered by a width_M_01 M2 wire
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V1_55 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_56 13 1056 Via1HL/HM can only be covered by a width_L_02 or wider M2 wire
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V1_56 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_61 13 1061 Min M2 line-end enclosure of Via1 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V1_61 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_301 13 1301 Via1 typeA/B/C in ULPpitchID cannot have >2 corner Via1 neighbors at corner-to-corner spacing <0.058
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V1.rs:470: 
======================== Checking V1_301 ========================

interacting() at p12723_V1.rs:476: Command replaced with an internal function.
v1typeABC_ulp interacting[include_touch = ALL, count > 2] c2c_os
  Comment: "V1_301: Via1 typeA/B/C in ULPpitchID cannot have >2 corner Via1 neighbors at corner-to-corner spacing <0.058 0.058 "
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_302 13 1302 Via1 typeA/B/C in ULPpitchID not allowed in Y-shape formation with two corner-to-corner Via1 neighbors at <0.058 and with PGD spacing for the 4th Via1 at <=0.080
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V1.rs:486: 
======================== Checking V1_302 ========================

not_interacting() at p12723_V1.rs:501: Command replaced with an internal function.
v1_302_spc not_interacting v1typeABC_he_302
  Comment: "V1_302: Via1 typeA/B/C in ULPpitchID not allowed in Y-shape formation with two corner-to-corner Via1 neighbors at <0.058 and with PGD spacing for the 4th Via1 at <=0.080 0.08 "
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V1_303 13 1303 Via1 typeA/B/C in ULPpitchID not allowed in diamond formation with all corner-to-corner Via1 neighbors at <0.058 and with PGD spacing between V1typeA/B/C and the 4th Via1 at <=0.080
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_V1.rs:514: 
======================== Checking V1_303 ========================

interacting() at p12723_V1.rs:529: Command replaced with an internal function.
v1_303_spc interacting[count >= 2] v1typeABC_he_303
  Comment: "V1_303: Via1 typeA/B/C in ULPpitchID not allowed in diamond formation with all corner-to-corner Via1 neighbors at <0.058 and with PGD spacing between V1typeA/B/C and the 4th Via1 at <=0.080 0.08 "
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_23 14 1023 M2CID and M2BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-2 lines.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M2_23 ========================

drCopyToError_() at p12723_MXBC_common.rs:39
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "M2_23: M2CID and M2BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-2 lines. 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_23 14 1023 M2CID and M2BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-2 lines.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M2_23 ========================

drCopyToError_() at p12723_MXBC_common.rs:41
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "M2_23: M2CID and M2BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-2 lines. 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_23 14 1023 M2CID and M2BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-2 lines.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M2_23 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_23 14 1023 M2CID and M2BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-2 lines.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M2_23 ========================

drCopyEdgeToError_() at p12723_MXBC_common.rs:44
  copy_edge() at p12723_functions.rs:41: Command replaced with an internal function.
copy_edge(layer)
  Comment: "M2_23: M2CID and M2BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-2 lines. 0.0 "
  Function: copy_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_23 14 1023 M2CID and M2BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-2 lines.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M2_23 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:65: rndldt= m2flip_b 14 1350
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:66: rndldt= m2flip_c 14 1370
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:67: rndldt= M2BID 14 135
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:68: rndldt= M2CID 14 137
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:74: rndldt= m2b 14 1351
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:75: rndldt= m2c 14 1352
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_21 14 1021 B to C min space (fixed value for adjacent lines)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2046: 
======================== Checking M2_21 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_00 14 1000 Only Rectangular M2 shape is allowed and only allowed in OGD.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2932: 
======================== Checking M2_00 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_21 14 1021 B to C min space (fixed value for adjacent lines)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1745: 
======================== Checking M2_21 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_21 14 1021 B to C min space (fixed value for adjacent lines)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M2_21 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_ER1 14 2001 Global min space between metal2 B-B or C-C (perpendicular to metal)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M2_ER1 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_ER1 14 2001 Global min space between metal2 B-B or C-C (perpendicular to metal)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M2_ER1 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_22 14 1022 Every C line should have an adjacent B line at M2_21 space on atleast one side, along its entire length (allowed to have M2_42 ETE gaps)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:121: 
======================== Checking M2_22 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:218: rndldt= m2b_os 14 1500
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:219: rndldt= m2good_width_c 14 1501
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:220: rndldt= m2c_ete 14 1502
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:221: rndldt= m2bc_ete 14 1503
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2BB_33 214 1033 Min width of B line next to the multi-track-skip space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M2BB_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2BB_38 214 1038 Min PGD space between multi-track-skip spaces
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M2BB_38 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2BB_34 214 1034 Min width of C line next to the above B line next to the multi-track-skip space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M2BB_34 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2BB_35 214 1035 The above B line next to the unrestricted space needs to be floating (no vias above or below)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M2BB_35 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2BB_34/35_INFO 14 40345 Potential location to fix M2BB_34/M2BB_35 errors
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M2BB_34/35_INFO ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:356: rndldt= NES_ID 81 101
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:357: rndldt= ISO_ID 81 102
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:358: rndldt= ETCHRINGID 81 103
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:359: rndldt= edm_etchring_boundaries 81 103
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:360: rndldt= m2unres_reg_os 14 1991
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:361: rndldt= m2c_synth_00_waive 14 1992
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:362: rndldt= m2unres_reg_good 14 1993
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:363: rndldt= METAL2DUMMYID 14 33
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:370: rndldt= m2BB_22_block 14 1504
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2BB_22 214 1022 (B) - (B) unrestricted space, minimum
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1824: 
======================== Checking M2BB_22 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2CC_27 314 1027 (B-C) to (C-B) unrestricted space, minimum
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1824: 
======================== Checking M2CC_27 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2CC_27 314 1027 (B-C) to (C-B) unrestricted space, minimum
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1824: 
======================== Checking M2CC_27 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2BC_21 414 1021 (B) to (C-B) unrestricted space, minimum
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1884: 
======================== Checking M2BC_21 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2CC_28 314 1028 For width <= 36 C to any C, in (B-C) - (C-B) pair, unrestricted space, minimum
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1907: 
======================== Checking M2CC_28 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_41 14 1041 End-to-end space (min), when line-ends are completely aligned and lines are same type (B-B, C-C)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M2_41 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_42 14 1042 End-to-end space (min), when line-ends are not completely aligned or lines are of different type (B-C)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M2_42 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_42 14 1042 End-to-end space (min), when line-ends are not completely aligned or lines are of different type (B-C)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:475: 
======================== Checking M2_42 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_44 14 1044 All line ends for widths <= M2_45 must be aligned or covered at M2_46 space 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:500: 
======================== Checking M2_44 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_47 14 1047 Lines <= M2_45 wide cannot be isolated (cannot be exposed on both sides), must be next to another narrow or wide line 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:524: 
======================== Checking M2_47 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_147 14 1147 Width <= 32nm (M2S_03) flanked on both sides by adjacent line ends in opposite directions must have overlap >= M2_147
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2116: 
======================== Checking M2_147 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_148 14 1148 Width > 32nm (M2S_03) and <= 46nm (M2M_03) flanked on both sides by adjacent line ends in opposite directions must have overlap >= M2_148
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2116: 
======================== Checking M2_148 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_48 14 1048 Minimum overlap of adjacent line ends in opposite directions at minimum space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M2_48 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_48 14 1048 Minimum overlap of adjacent line ends in opposite directions at minimum space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1488: 
======================== Checking M2_48 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_49 14 1049 Minimum offset of adjacent line ends in opposite directions (line ends are extended by M2_43), applies to > M2_45 width wires
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1512: 
======================== Checking M2_49 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_60 14 1060 Min length of M2 line (any type, any width)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2947: 
======================== Checking M2_60 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_941/942 14 1941 metal2 length <=0.250 and width <=0.036 C-wire boxed-in by B-wires not allowed
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M2_941/942 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_941_function.rs:63: rndldt= m2grating_printed 14 941
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_941_function.rs:64: rndldt= m2grating_hole 14 942
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:43: rndldt= m2b 14 1351
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:44: rndldt= m2c 14 1352
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:45: rndldt= m2join 14 25001
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:46: rndldt= m2b_all_plus_necks 14 25002
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:47: rndldt= edge_270 14 25003
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:48: rndldt= m2join_drop 14 25004
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:49: rndldt= m2b_all_minus_necks 14 25005
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_ER0 14 2000 Illegal metal2 width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3071: 
======================== Checking M2_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_ER0 14 2000 Illegal metal2 width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3071: 
======================== Checking M2_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_ER0 14 2000 Illegal metal2 width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3071: 
======================== Checking M2_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_ER0 14 2000 Illegal metal2 width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3071: 
======================== Checking M2_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_136 14 1136 (B:28-36),(C:56-84),(B:28-36) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M2_136 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_137 14 1137 (B:28-46),(C:60-84),(B:38-46) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M2_137 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_138 14 1138 (B:28-36),(C:28-36,60-84),(B:56-84) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M2_138 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_138 14 1138 (B:28-36),(C:28-36,60-84),(B:56-84) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M2_138 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_139 14 1139 (B:38-46),(C:28-36,84),(B:56-84) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M2_139 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_139 14 1139 (B:38-46),(C:28-36,84),(B:56-84) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M2_139 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_140 14 1140 (B:56-84),(C:28-36),(B:56-84) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M2_140 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_141 14 1141 (B:28),(C:56),(B:76) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M2_141 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_126 14 1126 (B:28-36),(C:60-84) not allowed pairs
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1884: 
======================== Checking M2_126 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_127 14 1127 (B:38-46),(C:84) not allowed pairs
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1884: 
======================== Checking M2_127 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_128 14 1128 (B:56-84),(C:28-36) not allowed pairs
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1884: 
======================== Checking M2_128 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M2.rs:91: rndldt= m2b 14 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M2.rs:92: rndldt= m2c 112 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M2.rs:93: rndldt= CELLBOUNDARY 50 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M2.rs:94: rndldt= m2b_synth 14 1
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M2.rs:95: rndldt= m2c_synth 112 1
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M2.rs:96: rndldt= VIA1 13 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_M2.rs:97: rndldt= VIA2 17 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_ER0 17 1200 via2 must land on metal2bc
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:712: 
======================== Checking V2_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_ER0 17 1200 via2 must land on metal2bc
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:740: 
======================== Checking V2_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_ER1 17 1201 via2 must be completely inside metal3bc
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:757: 
======================== Checking V2_ER1 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_33 17 1033 Min Via2 edge space to Metal2
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1217: 
======================== Checking V2_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_40 17 1040 Maximum Via2 overhang of Metal2 (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1081: 
======================== Checking V2_40 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_240 17 1240 Only V2_01 width vias can overhang Metal2 (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V2_240 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_41 17 1041 Via2 must be centered on Metal2 (PGD) (V2_241 is an exception)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MXBC_via_common.rs:58: 
======================== Checking V2_41 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_42 17 1042 Minimum Via2TA/TB overlap of Metal2 (PGD). If M2 width is <V2_42, then Via2TA/TB OGD edge enclosure of M2 inside edge must be >=V2_42.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MXBC_via_common.rs:85: 
======================== Checking V2_42 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_142 17 1142 Minimum Via2TC overlap of Metal2 (PGD). If M2 width is <V2_42, then Via2TC OGD edge enclosure of M2 inside edge must be >=V2_142.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MXBC_via_common.rs:94: 
======================== Checking V2_142 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_43 17 1043 Via2TA/TB/TC must overlap 2 adjacent Metal2 lines
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V2_43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_45 17 1045 Via2JX cannot land on Metal2 narrower than M2L_01 (all M2S and M2M lines)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V2_45 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_46 17 1046 Via2RX cannot land on Metal2 narrower than M2M_02 (all M2S and M2M_01 lines)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V2_46 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_49 17 1049 Min Metal2 line-end enclosure of Via2
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V2_49 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_ER4 17 1204 via2 global min space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2916: 
======================== Checking V2_ER4 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_22 17 1022 Unrestricted V2A-to-V2A center-to-center space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:774: 
======================== Checking V2_22 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_28 17 1028 Unrestricted min Via2 edge-to-edge space, between non-SA edges
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V2_28 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_28 17 1028 Unrestricted min Via2 edge-to-edge space, between non-SA edges
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V2_28 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_128 17 1128 Unrestricted min Via2 edge-to-edge space, between SA edges
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V2_128 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_97 17 1097 Min V2TA/TB/TC to V2TA/TB/TC space OGD (this is an exception to V2_23)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V2_97 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_228 17 1228 Unrestricted min V2HA SA edge to SA edge of any via2
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1907: 
======================== Checking V2_228 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_24 17 1024 Min Via2 corner-to-corner space (Note that space values between V2_24 and V2_250 come with restrictions)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:583: 
======================== Checking V2_24 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_32 17 1032 Min Via2 to Via1 corner-to-corner space (on different Metal2)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:473: 
======================== Checking V2_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_152 17 1152 Min Via2 to Via1 edge-to-edge space (on different Metal2)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1188: 
======================== Checking V2_152 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_152 17 1152 Min Via2 to Via1 edge-to-edge space (on different Metal2)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1188: 
======================== Checking V2_152 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_62 17 1062 Min M3 line-side enclosure of Via2HD/HJ/HL (OGD) 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V2_62 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_54 17 1054 Via2HJ can only be covered by a width_L_05 metal3
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V2_54 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_61 17 1061 Min M3 line-end enclosure of Via2 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V2_61 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_251 17 1251 A small via2 (32 wide - A/B/C/D/F/G/J/L/N/O/R/S/V/HA/HG/HK/HM/HD/HJ/HL) can have only one via2 (big or small) at corner-to-corner space >=V2_24 and <V2_250; other vias must be >=V2_250 from the small via 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MXBC_via_common.rs:199: 
======================== Checking V2_251 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_252 17 1252 A big via2 can have 2 or fewer small via2 (32 wide) at corner-to-corner space >=V2_24 and <V2_250 on any 2 corners; other vias must be >=V2_250 from the big via 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MXBC_via_common.rs:215: 
======================== Checking V2_252 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_450 17 1450 Min corner to corner spacing between bridge via2 to any via2
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_VX_bridge_function.rs:26: 
======================== Checking V2_450 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_451 17 1451 Min spacing between bridge via2 SA edge to any via2 SA edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1188: 
======================== Checking V2_451 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_452 17 1452 Min spacing between bridge via2 NSA edge to any via2 NSA edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1188: 
======================== Checking V2_452 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V2_ER2 17 1202 via2 size/shape or orientation or self-alignment is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V2_ER2 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_V2.rs:167: rndldt= metal3bc 18 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_V2.rs:168: rndldt= via2 17 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_V2.rs:169: rndldt= metal2bc 14 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_V2.rs:170: rndldt= via1 13 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_23 18 1023 M3CID and M3BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-3 lines.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M3_23 ========================

drCopyToError_() at p12723_MXBC_common.rs:39
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "M3_23: M3CID and M3BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-3 lines. 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_23 18 1023 M3CID and M3BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-3 lines.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M3_23 ========================

drCopyToError_() at p12723_MXBC_common.rs:41
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "M3_23: M3CID and M3BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-3 lines. 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_23 18 1023 M3CID and M3BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-3 lines.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M3_23 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_23 18 1023 M3CID and M3BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-3 lines.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M3_23 ========================

drCopyEdgeToError_() at p12723_MXBC_common.rs:44
  copy_edge() at p12723_functions.rs:41: Command replaced with an internal function.
copy_edge(layer)
  Comment: "M3_23: M3CID and M3BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-3 lines. 0.0 "
  Function: copy_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_23 18 1023 M3CID and M3BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-3 lines.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M3_23 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:65: rndldt= m3flip_b 18 1350
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:66: rndldt= m3flip_c 18 1370
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:67: rndldt= M3BID 18 135
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:68: rndldt= M3CID 18 137
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:74: rndldt= m3b 18 1351
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:75: rndldt= m3c 18 1352
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_21 18 1021 B to C min space (fixed value for adjacent lines)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2046: 
======================== Checking M3_21 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_00 18 1000 Only Rectangular M3 shape is allowed and only allowed in PGD.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2932: 
======================== Checking M3_00 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_21 18 1021 B to C min space (fixed value for adjacent lines)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1745: 
======================== Checking M3_21 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_21 18 1021 B to C min space (fixed value for adjacent lines)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M3_21 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_ER1 18 2001 Global min space between metal3 B-B or C-C (perpendicular to metal)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M3_ER1 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_ER1 18 2001 Global min space between metal3 B-B or C-C (perpendicular to metal)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M3_ER1 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_22 18 1022 Every C line should have an adjacent B line at M3_21 space on atleast one side, along its entire length (allowed to have M3_42 ETE gaps)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:121: 
======================== Checking M3_22 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:218: rndldt= m3b_os 18 1500
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:219: rndldt= m3good_width_c 18 1501
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:220: rndldt= m3c_ete 18 1502
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:221: rndldt= m3bc_ete 18 1503
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3BB_33 218 1033 Min width of B line next to the multi-track-skip space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M3BB_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3BB_38 218 1038 Min OGD space between multi-track-skip spaces
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M3BB_38 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3BB_34 218 1034 Min width of C line next to the above B line next to the multi-track-skip space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M3BB_34 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3BB_35 218 1035 The above B line next to the unrestricted space needs to be floating (no vias above or below) 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M3BB_35 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3BB_34/35_INFO 18 40345 Potential location to fix M3BB_34/M3BB_35 errors
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M3BB_34/35_INFO ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:356: rndldt= NES_ID 81 101
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:357: rndldt= ISO_ID 81 102
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:358: rndldt= ETCHRINGID 81 103
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:359: rndldt= edm_etchring_boundaries 81 103
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:360: rndldt= m3unres_reg_os 18 1991
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:361: rndldt= m3c_synth_00_waive 18 1992
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:362: rndldt= m3unres_reg_good 18 1993
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:363: rndldt= METAL3DUMMYID 18 33
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:370: rndldt= m3BB_22_block 18 1504
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3BB_22 218 1022 (B) - (B) unrestricted space, minimum
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1824: 
======================== Checking M3BB_22 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3CC_27 318 1027 (B-C) to (C-B) unrestricted space, minimum
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1824: 
======================== Checking M3CC_27 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3CC_27 318 1027 (B-C) to (C-B) unrestricted space, minimum
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1824: 
======================== Checking M3CC_27 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3BC_21 418 1021 (B) to (C-B) unrestricted space, minimum
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1884: 
======================== Checking M3BC_21 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3CC_28 318 1028 For width <= 36 C to any C, in (B-C) - (C-B) pair, unrestricted space, minimum
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1907: 
======================== Checking M3CC_28 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_41 18 1041 End-to-end space (min), when line-ends are completely aligned and lines are same type (B-B, C-C)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M3_41 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_42 18 1042 End-to-end space (min), when line-ends are not completely aligned or lines are of different type (B-C)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M3_42 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_42 18 1042 End-to-end space (min), when line-ends are not completely aligned or lines are of different type (B-C)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:475: 
======================== Checking M3_42 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_44 18 1044 All line ends for widths <= M3_45 must be a aligned or covered at M3_46 space 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:500: 
======================== Checking M3_44 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_47 18 1047 Lines <= M3_45 wide cannot be isolated (cannot be exposed on both sides), must be next to another narrow or wide line 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:524: 
======================== Checking M3_47 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_147 18 1147 Width <= 32nm (M3S_03) flanked on both sides by adjacent line ends in opposite directions must have overlap >= M3_147
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2116: 
======================== Checking M3_147 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_148 18 1148 Width > 32nm (M3S_03) and <= 46nm (M3M_03) flanked on both sides by adjacent line ends in opposite directions must have overlap >= M3_148
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2116: 
======================== Checking M3_148 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_48 18 1048 Minimum overlap of adjacent line ends in opposite directions at minimum space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M3_48 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_48 18 1048 Minimum overlap of adjacent line ends in opposite directions at minimum space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1488: 
======================== Checking M3_48 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_49 18 1049 Minimum offset of adjacent line ends in opposite directions (line ends are extended by M3_43), applies to > M3_45 width wires
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1512: 
======================== Checking M3_49 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_60 18 1060 Min length of M3 line (any type, any width)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2947: 
======================== Checking M3_60 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_941/942 18 1941 metal3 length <=0.250 and width <=0.036 C-wire boxed-in by B-wires not allowed
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M3_941/942 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_941_function.rs:63: rndldt= m3grating_printed 18 941
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_941_function.rs:64: rndldt= m3grating_hole 18 942
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:43: rndldt= m3b 18 1351
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:44: rndldt= m3c 18 1352
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:45: rndldt= m3join 18 25001
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:46: rndldt= m3b_all_plus_necks 18 25002
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:47: rndldt= edge_270 18 25003
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:48: rndldt= m3join_drop 18 25004
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:49: rndldt= m3b_all_minus_necks 18 25005
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3F_01 234 2001 M3 fuse jog can only be on M3B wires at ID layer METAL3FUSEJOG
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M3F_01 ========================

drCopyToError_() at p1273dx_M3F.rs:45
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "M3F_01: M3 fuse jog can only be on M3B wires at ID layer METAL3FUSEJOG 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3F_02 234 2002 L-shaped METAL3FUSEJOG layer of height 100nm covering the jog symmetrically line-on-line with metal
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M3F_02 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_M3F.rs:59: rndldt= m3f_jog_edge_os 18 1301
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_M3F.rs:60: rndldt= m3f_jog_add 18 1302
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_M3F.rs:61: rndldt= m3f_jog_L 18 1303
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3F_03 234 2003 Max M3 fuse jog edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M3F_03 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3F_04 234 2004 No V2 or V3 can interact with METAL3FUSEJOG
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M3F_04 ========================

drCopyToError_() at p1273dx_M3F.rs:68
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "M3F_04: No V2 or V3 can interact with METAL3FUSEJOG 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3F_04 234 2004 No V2 or V3 can interact with METAL3FUSEJOG
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M3F_04 ========================

drCopyToError_() at p1273dx_M3F.rs:69
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "M3F_04: No V2 or V3 can interact with METAL3FUSEJOG 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3F_50 234 2050 M3C wires not allowed under M3FUSEID
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M3F_50 ========================

drCopyToError_() at p1273dx_M3F.rs:72
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "M3F_50: M3C wires not allowed under M3FUSEID 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3F_51 234 2051 Max M3FUSEID width in PGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M3F_51 ========================

drCopyToError_() at p1273dx_M3F.rs:75
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "M3F_51: Max M3FUSEID width in PGD 0.3 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_M3F.rs:102: rndldt= METAL3FUSEJOG 18 100
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_M3F.rs:103: rndldt= M3FUSEID 18 41
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_ER0 18 2000 Illegal metal3 width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3071: 
======================== Checking M3_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_ER0 18 2000 Illegal metal3 width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3071: 
======================== Checking M3_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_ER0 18 2000 Illegal metal3 width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3071: 
======================== Checking M3_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_136 18 1136 (B:28-36),(C:56-84),(B:28-36) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M3_136 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_137 18 1137 (B:28-46),(C:60-84),(B:40-46) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M3_137 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_138 18 1138 (B:28-36),(C:28-36,60-84),(B:56-84) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M3_138 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_138 18 1138 (B:28-36),(C:28-36,60-84),(B:56-84) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M3_138 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_139 18 1139 (B:40-46),(C:28-36,84),(B:56-84) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M3_139 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_139 18 1139 (B:40-46),(C:28-36,84),(B:56-84) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M3_139 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_140 18 1140 (B:56-84),(C:28-36),(B:56-84) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M3_140 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_141 18 1141 (B:28),(C:56),(B:76) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M3_141 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_126 18 1126 (B:28-36),(C:60-84) not allowed pairs
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1884: 
======================== Checking M3_126 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_127 18 1127 (B:40-46),(C:84) not allowed pairs
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1884: 
======================== Checking M3_127 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_128 18 1128 (B:56-84),(C:28-36) not allowed pairs
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1884: 
======================== Checking M3_128 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_ER0 21 1200 via3 must land on metal3bc
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:712: 
======================== Checking V3_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_ER0 21 1200 via3 must land on metal3bc
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:740: 
======================== Checking V3_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_ER1 21 1201 via3 must be completely inside metal4bc
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:757: 
======================== Checking V3_ER1 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_33 21 1033 Min Via3 edge space to Metal3
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1217: 
======================== Checking V3_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_40 21 1040 Maximum Via3 overhang of Metal3 (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1081: 
======================== Checking V3_40 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_240 21 1240 Only V3_01 width vias can overhang Metal3 (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V3_240 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_41 21 1041 Via3 must be centered on Metal3 (OGD) 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MXBC_via_common.rs:58: 
======================== Checking V3_41 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_42 21 1042 Minimum Via3TA/TB overlap of Metal3 (OGD). If M3 width is <V3_42, then Via3TA/TB PGD edge enclosure of M3 inside edge must be >=V3_42.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MXBC_via_common.rs:85: 
======================== Checking V3_42 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_142 21 1142 Minimum Via3TC overlap of Metal3 (OGD). If M3 width is <V3_42, then Via3TC PGD edge enclosure of M3 inside edge must be >=V3_142.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MXBC_via_common.rs:94: 
======================== Checking V3_142 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_43 21 1043 Via3TA/TB/TC must overlap 2 adjacent Metal3 lines
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V3_43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_45 21 1045 Via3JX cannot land on Metal3 narrower than M3L_01 (all M3S and M3M lines)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V3_45 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_46 21 1046 Via3RX cannot land on Metal3 narrower than M3M_02 (all M3S and M3M_01 lines)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V3_46 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_49 21 1049 Min Metal3 line-end enclosure of Via3
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V3_49 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_ER4 21 1204 via3 global min space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2916: 
======================== Checking V3_ER4 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_22 21 1022 Unrestricted V3A-to-V3A center-to-center space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:774: 
======================== Checking V3_22 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_28 21 1028 Unrestricted min Via3 edge-to-edge space, between non-SA edges
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V3_28 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_28 21 1028 Unrestricted min Via3 edge-to-edge space, between non-SA edges
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V3_28 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_128 21 1128 Unrestricted min Via3 edge-to-edge space, between SA edges
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V3_128 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_97 21 1097 Min V3TA/TB/TC to V3TA/TB/TC space PGD (this is an exception to V3_23)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V3_97 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_228 21 1228 Unrestricted min V3HA SA edge to SA edge of any via3
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1907: 
======================== Checking V3_228 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_24 21 1024 Min Via3 corner-to-corner space (Note that space values between V3_24 and V3_250 come with restrictions)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:583: 
======================== Checking V3_24 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_32 21 1032 Min Via3 to Via2 corner-to-corner space (on different Metal3)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:473: 
======================== Checking V3_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_152 21 1152 Min Via3 to Via2 edge-to-edge space (on different Metal3)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1188: 
======================== Checking V3_152 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_152 21 1152 Min Via3 to Via2 edge-to-edge space (on different Metal3)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1188: 
======================== Checking V3_152 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_62 21 1062 Min M4 line-side enclosure of Via3HD/HJ/HL/HN (PGD) 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V3_62 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_54 21 1054 Via3HJ can only be covered by a width_L_05 metal4
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V3_54 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_61 21 1061 Min M4 line-end enclosure of Via3 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V3_61 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_251 21 1251 A small via3 (32 wide - A/B/C/D/F/G/J/L/N/O/R/S/V/X/HA/HG/HK/HM/HD/HJ/HL) can have only one via3 (big or small) at corner-to-corner space >=V3_24 and <V3_250; other vias must be >=V3_250 from the small via 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MXBC_via_common.rs:199: 
======================== Checking V3_251 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_252 21 1252 A big via3 can have 2 or fewer small via3 (32 wide) at corner-to-corner space >=V3_24 and <V3_250 on any 2 corners; other vias must be >=V3_250 from the big via 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MXBC_via_common.rs:215: 
======================== Checking V3_252 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_450 21 1450 Min corner to corner spacing between bridge via3 to any via3
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_VX_bridge_function.rs:26: 
======================== Checking V3_450 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_451 21 1451 Min spacing between bridge via3 SA edge to any via3 SA edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1188: 
======================== Checking V3_451 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_452 21 1452 Min spacing between bridge via3 NSA edge to any via3 NSA edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1188: 
======================== Checking V3_452 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V3_ER2 21 1202 via3 size/shape or orientation or self-alignment is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V3_ER2 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_V3.rs:105: rndldt= metal4bc 22 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_V3.rs:106: rndldt= via3 21 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_V3.rs:107: rndldt= metal3bc 18 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_V3.rs:108: rndldt= via2 17 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_23 22 1023 M4CID and M4BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-4 lines.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M4_23 ========================

drCopyToError_() at p12723_MXBC_common.rs:39
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "M4_23: M4CID and M4BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-4 lines. 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_23 22 1023 M4CID and M4BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-4 lines.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M4_23 ========================

drCopyToError_() at p12723_MXBC_common.rs:41
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "M4_23: M4CID and M4BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-4 lines. 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_23 22 1023 M4CID and M4BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-4 lines.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M4_23 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_23 22 1023 M4CID and M4BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-4 lines.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M4_23 ========================

drCopyEdgeToError_() at p12723_MXBC_common.rs:44
  copy_edge() at p12723_functions.rs:41: Command replaced with an internal function.
copy_edge(layer)
  Comment: "M4_23: M4CID and M4BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-4 lines. 0.0 "
  Function: copy_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_23 22 1023 M4CID and M4BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-4 lines.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M4_23 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:65: rndldt= m4flip_b 22 1350
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:66: rndldt= m4flip_c 22 1370
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:67: rndldt= M4BID 22 135
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:68: rndldt= M4CID 22 137
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:74: rndldt= m4b 22 1351
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:75: rndldt= m4c 22 1352
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_21 22 1021 B to C min space (fixed value for adjacent lines)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2046: 
======================== Checking M4_21 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_00 22 1000 Only Rectangular M4 shape is allowed and only allowed in OGD.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2932: 
======================== Checking M4_00 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_21 22 1021 B to C min space (fixed value for adjacent lines)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1745: 
======================== Checking M4_21 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_21 22 1021 B to C min space (fixed value for adjacent lines)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M4_21 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_ER1 22 2001 Global min space between metal4 B-B or C-C (perpendicular to metal)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M4_ER1 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_ER1 22 2001 Global min space between metal4 B-B or C-C (perpendicular to metal)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M4_ER1 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_22 22 1022 Every C line should have an adjacent B line at M4_21 space on atleast one side, along its entire length (allowed to have M4_42 ETE gaps)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:121: 
======================== Checking M4_22 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:218: rndldt= m4b_os 22 1500
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:219: rndldt= m4good_width_c 22 1501
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:220: rndldt= m4c_ete 22 1502
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:221: rndldt= m4bc_ete 22 1503
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4BB_33 222 1033 Min width of B line next to the multi-track-skip space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M4BB_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4BB_38 222 1038 Min PGD space between multi-track-skip spaces
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M4BB_38 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4BB_34 222 1034 Min width of C line next to the above B line next to the multi-track-skip space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M4BB_34 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4BB_35 222 1035 The above B line next to the unrestricted space needs to be floating (no vias above or below) 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M4BB_35 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4BB_34/35_INFO 22 40345 Potential location to fix M4BB_34/M4BB_35 errors
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M4BB_34/35_INFO ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:356: rndldt= NES_ID 81 101
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:357: rndldt= ISO_ID 81 102
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:358: rndldt= ETCHRINGID 81 103
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:359: rndldt= edm_etchring_boundaries 81 103
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:360: rndldt= m4unres_reg_os 22 1991
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:361: rndldt= m4c_synth_00_waive 22 1992
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:362: rndldt= m4unres_reg_good 22 1993
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:363: rndldt= METAL4DUMMYID 22 33
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:370: rndldt= m4BB_22_block 22 1504
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4BB_22 222 1022 (B) - (B) unrestricted space, minimum
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1824: 
======================== Checking M4BB_22 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4CC_27 322 1027 (B-C) to (C-B) unrestricted space, minimum
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1824: 
======================== Checking M4CC_27 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4BC_21 422 1021 (B) to (C-B) unrestricted space, minimum
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1884: 
======================== Checking M4BC_21 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4CC_28 322 1028 For width <= 36 C to any C, in (B-C) - (C-B) pair, unrestricted space, minimum
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1907: 
======================== Checking M4CC_28 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_41 22 1041 End-to-end space (min), when line-ends are completely aligned and lines are same type (B-B, C-C)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M4_41 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_42 22 1042 End-to-end space (min), when line-ends are not completely aligned or lines are of different type (B-C)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M4_42 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_42 22 1042 End-to-end space (min), when line-ends are not completely aligned or lines are of different type (B-C)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:475: 
======================== Checking M4_42 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_44 22 1044 All line ends for widths <= M4_45 must be a aligned or covered at M4_46 space 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:500: 
======================== Checking M4_44 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_47 22 1047 Lines <= M4_45 wide cannot be isolated (cannot be exposed on both sides), must be next to another narrow or wide line 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:524: 
======================== Checking M4_47 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_147 22 1147 Width <= 32nm (M4S_03) flanked on both sides by adjacent line ends in opposite directions must have overlap >= M4_147
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2116: 
======================== Checking M4_147 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_148 22 1148 Width > 32nm (M4S_03) and <= 46nm (M4M_03) flanked on both sides by adjacent line ends in opposite directions must have overlap >= M4_148
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2116: 
======================== Checking M4_148 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_48 22 1048 Minimum overlap of adjacent line ends in opposite directions at minimum space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M4_48 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_48 22 1048 Minimum overlap of adjacent line ends in opposite directions at minimum space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1488: 
======================== Checking M4_48 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_49 22 1049 Minimum offset of adjacent line ends in opposite directions (line ends are extended by M4_43), applies to > M4_45 width wires
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1512: 
======================== Checking M4_49 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_60 22 1060 Min length of M4 line (any type, any width)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2947: 
======================== Checking M4_60 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_941/942 22 1941 metal4 length <=0.250 and width <=0.036 C-wire boxed-in by B-wires not allowed
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M4_941/942 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_941_function.rs:63: rndldt= m4grating_printed 22 941
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_941_function.rs:64: rndldt= m4grating_hole 22 942
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:43: rndldt= m4b 22 1351
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:44: rndldt= m4c 22 1352
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:45: rndldt= m4join 22 25001
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:46: rndldt= m4b_all_plus_necks 22 25002
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:47: rndldt= edge_270 22 25003
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:48: rndldt= m4join_drop 22 25004
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:49: rndldt= m4b_all_minus_necks 22 25005
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_ER0 22 2000 Illegal metal4 width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3071: 
======================== Checking M4_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_ER0 22 2000 Illegal metal4 width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3071: 
======================== Checking M4_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_ER0 22 2000 Illegal metal4 width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3071: 
======================== Checking M4_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_136 22 1136 (B:28-36),(C:54-84),(B:28-36) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M4_136 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_137 22 1137 (B:28-46),(C:60-84),(B:40-46) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M4_137 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_138 22 1138 (B:28-36),(C:28-36,60-84),(B:54-84) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M4_138 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_138 22 1138 (B:28-36),(C:28-36,60-84),(B:54-84) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M4_138 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_139 22 1139 (B:40-46),(C:28-36,84),(B:54-84) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M4_139 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_139 22 1139 (B:40-46),(C:28-36,84),(B:54-84) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M4_139 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_140 22 1140 (B:54-84),(C:28-36),(B:54-84) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M4_140 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_141 22 1141 (B:28),(C:56),(B:76) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M4_141 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_142 22 1142 (B:28),(C:54),(B:76) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M4_142 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_126 22 1126 (B:28-36),(C:60-84) not allowed pairs
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1884: 
======================== Checking M4_126 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_127 22 1127 (B:40-46),(C:84) not allowed pairs
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1884: 
======================== Checking M4_127 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_128 22 1128 (B:54-84),(C:28-36) not allowed pairs
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1884: 
======================== Checking M4_128 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_ER0 25 1200 via4 must land on metal4bc
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:712: 
======================== Checking V4_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_ER0 25 1200 via4 must land on metal4bc
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:740: 
======================== Checking V4_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_ER1 25 1201 via4 must be completely inside metal5bc
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:757: 
======================== Checking V4_ER1 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_33 25 1033 Min Via4 edge space to Metal4
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1217: 
======================== Checking V4_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_40 25 1040 Maximum Via4 overhang of Metal4 (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1081: 
======================== Checking V4_40 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_240 25 1240 Only V4_01 width vias can overhang Metal4 (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V4_240 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_41 25 1041 Via4 must be centered on Metal4 (PGD) 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MXBC_via_common.rs:58: 
======================== Checking V4_41 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_42 25 1042 Minimum Via4TA/TB overlap of Metal4 (PGD). If M4 width is <V4_42, then Via4TA/TB OGD edge enclosure of M4 inside edge must be >=V4_42.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MXBC_via_common.rs:85: 
======================== Checking V4_42 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_142 25 1142 Minimum Via4TC overlap of Metal4 (PGD). If M4 width is <V4_42, then Via4TC OGD edge enclosure of M4 inside edge must be >=V4_142.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MXBC_via_common.rs:94: 
======================== Checking V4_142 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_43 25 1043 Via4TA/TB/TC must overlap 2 adjacent Metal4 lines
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V4_43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_45 25 1045 Via4JX cannot land on Metal4 narrower than M4L_01 (all M4S and M4M lines)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V4_45 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_46 25 1046 Via4RX cannot land on Metal4 narrower than M4M_02 (all M4S and M4M_01 lines)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V4_46 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_49 25 1049 Min Metal4 line-end enclosure of Via4
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V4_49 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_ER4 25 1204 via4 global min space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2916: 
======================== Checking V4_ER4 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_22 25 1022 Unrestricted V4A-to-V4A center-to-center space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:774: 
======================== Checking V4_22 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_28 25 1028 Unrestricted min Via4 edge-to-edge space, between non-SA edges
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V4_28 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_28 25 1028 Unrestricted min Via4 edge-to-edge space, between non-SA edges
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V4_28 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_128 25 1128 Unrestricted min Via4 edge-to-edge space, between SA edges
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V4_128 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_97 25 1097 Min V4TA/TB/TC to V4TA/TB/TC space OGD (this is an exception to V4_23)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V4_97 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_228 25 1228 Unrestricted min V4HA SA edge to SA edge of any via4
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1907: 
======================== Checking V4_228 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_24 25 1024 Min Via4 corner-to-corner space (Note that space values between V4_24 and V4_250 come with restrictions)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:583: 
======================== Checking V4_24 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_32 25 1032 Min Via4 to Via3 corner-to-corner space (on different Metal4)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:473: 
======================== Checking V4_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_152 25 1152 Min Via4 to Via3 edge-to-edge space (on different Metal4)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1188: 
======================== Checking V4_152 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_152 25 1152 Min Via4 to Via3 edge-to-edge space (on different Metal4)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1188: 
======================== Checking V4_152 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_62 25 1062 Min M5 line-side enclosure of Via4HD/HJ/HL (OGD) 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V4_62 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_54 25 1054 Via4HJ can only be covered by a width_L_05 Metal5
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V4_54 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_61 25 1061 Min M5 line-end enclosure of Via4 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V4_61 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_251 25 1251 A small via4 (32 wide - A/B/C/D/F/G/J/L/N/O/R/S/V/HA/HG/HK/HM/HD/HJ/HL) can have only one via4 (big or small) at corner-to-corner space >=V4_24 and <V4_250; other vias must be >=V4_250 from the small via 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MXBC_via_common.rs:199: 
======================== Checking V4_251 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_252 25 1252 A big via4 can have 2 or fewer small via4 (32 wide) at corner-to-corner space >=V4_24 and <V4_250 on any 2 corners; other vias must be >=V4_250 from the big via 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MXBC_via_common.rs:215: 
======================== Checking V4_252 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_450 25 1450 Min corner to corner spacing between bridge via4 to any via4
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_VX_bridge_function.rs:26: 
======================== Checking V4_450 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_451 25 1451 Min spacing between bridge via4 SA edge to any via4 SA edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1188: 
======================== Checking V4_451 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_452 25 1452 Min spacing between bridge via4 NSA edge to any via4 NSA edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1188: 
======================== Checking V4_452 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V4_ER2 25 1202 via4 size/shape or orientation or self-alignment is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V4_ER2 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_V4.rs:96: rndldt= metal5bc 26 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_V4.rs:97: rndldt= via4 25 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_V4.rs:98: rndldt= metal4bc 22 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_V4.rs:99: rndldt= via3 21 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_23 26 1023 M5CID and M5BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-5 lines.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M5_23 ========================

drCopyToError_() at p12723_MXBC_common.rs:39
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "M5_23: M5CID and M5BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-5 lines. 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_23 26 1023 M5CID and M5BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-5 lines.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M5_23 ========================

drCopyToError_() at p12723_MXBC_common.rs:41
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "M5_23: M5CID and M5BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-5 lines. 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_23 26 1023 M5CID and M5BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-5 lines.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M5_23 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_23 26 1023 M5CID and M5BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-5 lines.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M5_23 ========================

drCopyEdgeToError_() at p12723_MXBC_common.rs:44
  copy_edge() at p12723_functions.rs:41: Command replaced with an internal function.
copy_edge(layer)
  Comment: "M5_23: M5CID and M5BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-5 lines. 0.0 "
  Function: copy_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_23 26 1023 M5CID and M5BID layers can be used to force/flip drawn B/C layers and must fully cover the Metal-5 lines.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M5_23 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:65: rndldt= m5flip_b 26 1350
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:66: rndldt= m5flip_c 26 1370
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:67: rndldt= M5BID 26 135
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:68: rndldt= M5CID 26 137
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:74: rndldt= m5b 26 1351
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:75: rndldt= m5c 26 1352
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_21 26 1021 B to C min space (fixed value for adjacent lines)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2046: 
======================== Checking M5_21 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_00 26 1000 Only Rectangular M5 shape is allowed and only allowed in PGD.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2932: 
======================== Checking M5_00 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_21 26 1021 B to C min space (fixed value for adjacent lines)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1745: 
======================== Checking M5_21 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_21 26 1021 B to C min space (fixed value for adjacent lines)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M5_21 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_ER1 26 2001 Global min space between metal5 B-B or C-C (perpendicular to metal)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M5_ER1 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_ER1 26 2001 Global min space between metal5 B-B or C-C (perpendicular to metal)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M5_ER1 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_22 26 1022 Every C line should have an adjacent B line at M5_21 space on atleast one side, along its entire length (allowed to have M5_42 ETE gaps)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:121: 
======================== Checking M5_22 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:218: rndldt= m5b_os 26 1500
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:219: rndldt= m5good_width_c 26 1501
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:220: rndldt= m5c_ete 26 1502
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:221: rndldt= m5bc_ete 26 1503
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5BB_33 226 1033 Min width of B line next to the multi-track-skip space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M5BB_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5BB_38 226 1038 Min OGD space between unrestricted spaces
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M5BB_38 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5BB_34 226 1034 Min width of C line next to the above B line next to the multi-track-skip space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M5BB_34 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5BB_35 226 1035 The above B line next to the unrestricted space needs to be floating (no vias above or below) 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M5BB_35 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5BB_34/35_INFO 26 40345 Potential location to fix M5BB_34/M5BB_35 errors
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M5BB_34/35_INFO ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:356: rndldt= NES_ID 81 101
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:357: rndldt= ISO_ID 81 102
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:358: rndldt= ETCHRINGID 81 103
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:359: rndldt= edm_etchring_boundaries 81 103
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:360: rndldt= m5unres_reg_os 26 1991
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:361: rndldt= m5c_synth_00_waive 26 1992
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:362: rndldt= m5unres_reg_good 26 1993
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:363: rndldt= METAL5DUMMYID 26 33
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:370: rndldt= m5BB_22_block 26 1504
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5BB_22 226 1022 (B) - (B) unrestricted space, minimum
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1824: 
======================== Checking M5BB_22 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5CC_27 326 1027 (B-C) to (C-B) unrestricted space, minimum
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1824: 
======================== Checking M5CC_27 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5BC_21 426 1021 (B) to (C-B) unrestricted space, minimum
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1884: 
======================== Checking M5BC_21 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5CC_28 326 1028 For width <= 36 C to any C, in (B-C) - (C-B) pair, unrestricted space, minimum
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1907: 
======================== Checking M5CC_28 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_41 26 1041 End-to-end space (min), when line-ends are completely aligned and lines are same type (B-B, C-C)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M5_41 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_42 26 1042 End-to-end space (min), when line-ends are not completely aligned or lines are of different type (B-C)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M5_42 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_42 26 1042 End-to-end space (min), when line-ends are not completely aligned or lines are of different type (B-C)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:475: 
======================== Checking M5_42 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_44 26 1044 All line ends for widths <= M5_45 must be a aligned or covered at M5_46 space 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:500: 
======================== Checking M5_44 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_47 26 1047 Lines <= M5_45 wide cannot be isolated (cannot be exposed on both sides), must be next to another narrow or wide line 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_common.rs:524: 
======================== Checking M5_47 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_147 26 1147 Width <= 32nm (M5S_03) flanked on both sides by adjacent line ends in opposite directions must have overlap >= M5_147
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2116: 
======================== Checking M5_147 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_148 26 1148 Width > 32nm (M5S_03) and <= 46nm (M5M_03) flanked on both sides by adjacent line ends in opposite directions must have overlap >= M5_148
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2116: 
======================== Checking M5_148 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_48 26 1048 Minimum overlap of adjacent line ends in opposite directions at minimum space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M5_48 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_48 26 1048 Minimum overlap of adjacent line ends in opposite directions at minimum space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1488: 
======================== Checking M5_48 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_49 26 1049 Minimum offset of adjacent line ends in opposite directions (line ends are extended by M5_43), applies to > M5_45 width wires
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1512: 
======================== Checking M5_49 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_60 26 1060 Min length of M5 line (any type, any width)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2947: 
======================== Checking M5_60 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_941/942 26 1941 metal5 length <=0.250 and width <=0.036 C-wire boxed-in by B-wires not allowed
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M5_941/942 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_941_function.rs:63: rndldt= m5grating_printed 26 941
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_941_function.rs:64: rndldt= m5grating_hole 26 942
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:43: rndldt= m5b 26 1351
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:44: rndldt= m5c 26 1352
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:45: rndldt= m5join 26 25001
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:46: rndldt= m5b_all_plus_necks 26 25002
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:47: rndldt= edge_270 26 25003
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:48: rndldt= m5join_drop 26 25004
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:49: rndldt= m5b_all_minus_necks 26 25005
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_ER0 26 2000 Illegal metal5 width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3071: 
======================== Checking M5_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_ER0 26 2000 Illegal metal5 width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3071: 
======================== Checking M5_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_ER0 26 2000 Illegal metal5 width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3071: 
======================== Checking M5_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_136 26 1136 (B:28-36),(C:56-84),(B:28-36) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M5_136 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_137 26 1137 (B:28-46),(C:60-84),(B:40-46) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M5_137 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_138 26 1138 (B:28-36),(C:28-36,60-84),(B:56-84) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M5_138 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_138 26 1138 (B:28-36),(C:28-36,60-84),(B:56-84) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M5_138 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_139 26 1139 (B:40-46),(C:28-36,84),(B:56-84) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M5_139 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_139 26 1139 (B:40-46),(C:28-36,84),(B:56-84) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M5_139 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_140 26 1140 (B:56-84),(C:28-36),(B:56-84) not allowed B-C-B sets
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M5_140 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_141 26 1141 (B:28),(C:56),(B:76)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2085: 
======================== Checking M5_141 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_126 26 1126 (B:28-36),(C:60-84) not allowed pairs
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1884: 
======================== Checking M5_126 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_127 26 1127 (B:40-46),(C:84) not allowed B-C-B pairs
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1884: 
======================== Checking M5_127 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_128 26 1128 (B:56-84),(C:28-36) not allowed pairs
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1884: 
======================== Checking M5_128 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V5_ER0 29 1200 via5 must land on metal5bc
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:712: 
======================== Checking V5_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V5_ER0 29 1200 via5 must land on metal5bc
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:740: 
======================== Checking V5_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V5_ER1 29 1201 via5 must be completely inside metal6
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:757: 
======================== Checking V5_ER1 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V5_ER2 29 1202 via5 size/shape or orientation or self-alignment is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V5_ER2 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V5_33 29 1033 Min Via5 edge space to Metal5
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1217: 
======================== Checking V5_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V5_40 29 1040 Maximum Via5 overhang of Metal5 (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1081: 
======================== Checking V5_40 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V5_240 29 1240 Only V5_01 (32nm), V5_161 (44nm) width vias (except Via5MP) can overhang Metal5 (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V5_240 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V5_41 29 1041 Via5 must be centered on Metal5 (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MX80pitch52via.rs:116: 
======================== Checking V5_41 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V5_42 29 1042 Via5YZ can only land on width_L_05/06 M5 lines (M5L_05/06)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V5_42 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V5_52 29 1052 Via5YZ must be centered under M6_13/14/15 width M6 (only)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MX80pitch52via.rs:141: 
======================== Checking V5_52 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V5_49 29 1049 Min Metal5 line-end enclosure of Via5
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V5_49 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V5_ER4 29 1204 via5 global min space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2916: 
======================== Checking V5_ER4 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V5_22 29 1022 Unrestricted V5A-to-V5A center-to-center space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:774: 
======================== Checking V5_22 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V5_28 29 1028 Unrestricted min Via5 edge-to-edge space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V5_28 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V5_28 29 1028 Unrestricted min Via5 edge-to-edge space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V5_28 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V5_128 29 1128 Unrestricted min Via5 edge-to-edge space (SA edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V5_128 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V5_24 29 1024 Min Via5 corner-to-corner space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:583: 
======================== Checking V5_24 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V5_25 29 1025 The tight via-via corner space (<V5_28) is allowed for a single isolated via pair. The pair must be spaced from other vias by V5_28 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MX80pitch52via.rs:182: 
======================== Checking V5_25 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V5_26 29 1026 Min (Via5BP/NP/OP/DP/EP/TP/QP/CP/RP/MP/GP/S/U/V/W/X/Y/Z/FP/HP/YZ to any Via5) or  (Via5FA/Q/R/T/C to Via5FA/Q/R/T/C) corner-to-corner space (exception to V5_24/25 rules)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:597: 
======================== Checking V5_26 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V5_26 29 1026 Min (Via5BP/NP/OP/DP/EP/TP/QP/CP/RP/MP/GP/S/U/V/W/X/Y/Z/FP/HP/YZ to any Via5) or  (Via5FA/Q/R/T/C to Via5FA/Q/R/T/C) corner-to-corner space (exception to V5_24/25 rules)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:583: 
======================== Checking V5_26 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V5_32 29 1032 Min Via5 to Via4 corner-to-corner space (on different Metal5)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:473: 
======================== Checking V5_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V5_152 29 1152 Min Via5 to Via4 edge-to-edge space (on different Metal5)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:651: 
======================== Checking V5_152 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V5_54 29 1054 Min Metal6 concave corner space to Via5
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1404: 
======================== Checking V5_54 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V5_61 29 1061 Min Metal6 line-end enclosure of Via5  (except Via5YZ)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V5_61 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V5_62 29 1062 Min Metal6 line-end enclosure of Via5YZ
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V5_62 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V5_153 29 1153 Min Via5 on isolated M6 to Via4 space (on different Metal5)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1217: 
======================== Checking V5_153 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_V5.rs:30: rndldt= metal6 30 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_V5.rs:31: rndldt= via5 29 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_V5.rs:32: rndldt= metal5bc 26 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_V5.rs:33: rndldt= via4 25 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_ER0 30 2000 Illegal metal6 width or orientation
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M6_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_ER0 30 2000 Illegal metal6 width or orientation
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6601: 
======================== Checking M6_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_ER0 30 2000 Illegal metal6 width or orientation
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2899: 
======================== Checking M6_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_60 30 1060 Min length of width_01-15 lines
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6601: 
======================== Checking M6_60 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_60 30 1060 Min length of width_01-15 lines
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6601: 
======================== Checking M6_60 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_60 30 1060 Min length of width_01-15 lines
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6601: 
======================== Checking M6_60 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_ER1 30 2001 Global min metal6 space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1745: 
======================== Checking M6_ER1 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX80pitch_template.rs:109: rndldt= m6TemplateWaiverA 278 13
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX80pitch_template.rs:110: rndldt= m6TemplateWaiverB 278 14
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_23/24/21/22/123/124/25/26/37/46 30 1023 Illegal metal6 width_02 space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M6_23/24/21/22/123/124/25/26/37/46 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX80pitch.rs:97: rndldt= m6_bad_template 278 18
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_21/22/31/46 30 1021 Illegal metal6 width_01 space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M6_21/22/31/46 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_21/22/31/46 30 1021 Illegal metal6 width_01 space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1934: 
======================== Checking M6_21/22/31/46 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_31 30 1031 width_01 is not allowed to be next to width_03 to width_15
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M6_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_23/24/21/22/123/124/25/26/37/46 30 1023 Illegal metal6 width_02 space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M6_23/24/21/22/123/124/25/26/37/46 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_23/24/21/22/123/124/25/26/37/46 30 1023 Illegal metal6 width_02 space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1934: 
======================== Checking M6_23/24/21/22/123/124/25/26/37/46 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_25/26/123/124/46 30 1025 Illegal metal6 width_03 space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M6_25/26/123/124/46 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_25/26/123/124/46 30 1025 Illegal metal6 width_03 space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1934: 
======================== Checking M6_25/26/123/124/46 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_27/28/25/26/46/W_04 30 1027 Illegal metal6 width_04 space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M6_27/28/25/26/46/W_04 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_27/28/25/26/46/W_04 30 1027 Illegal metal6 width_04 space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1934: 
======================== Checking M6_27/28/25/26/46/W_04 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_27/28/25/26/46/W_05 30 10275 Illegal metal6 width_05 space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M6_27/28/25/26/46/W_05 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_27/28/25/26/46/W_05 30 10275 Illegal metal6 width_05 space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1934: 
======================== Checking M6_27/28/25/26/46/W_05 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_27/28/25/26/46/W_06 30 10276 Illegal metal6 width_06 space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M6_27/28/25/26/46/W_06 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_27/28/25/26/46/W_06 30 10276 Illegal metal6 width_06 space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1934: 
======================== Checking M6_27/28/25/26/46/W_06 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_27/28/25/26/46/W_07 30 10277 Illegal metal6 width_07 space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M6_27/28/25/26/46/W_07 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_27/28/25/26/46/W_07 30 10277 Illegal metal6 width_07 space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1934: 
======================== Checking M6_27/28/25/26/46/W_07 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_27/28/25/26/46/W_12 30 10278 Illegal metal6 width_12 space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M6_27/28/25/26/46/W_12 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_27/28/25/26/46/W_12 30 10278 Illegal metal6 width_12 space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1934: 
======================== Checking M6_27/28/25/26/46/W_12 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_46 30 1046 Maximum allowed length of exposed edge of a width_01-07/12 line
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2343: 
======================== Checking M6_46 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_32 30 1032 width_08/09 to width_08-10 unrestricted space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M6_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_32 30 1032 width_08/09 to width_08-10 unrestricted space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M6_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_32 30 1032 width_08/09 to width_08-10 unrestricted space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M6_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_132 30 1132 width_08/09 to width_11 unrestricted space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M6_132 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_32 30 1032 width_08/09 to width_08-10 unrestricted space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M6_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_32 30 1032 width_08/09 to width_08-10 unrestricted space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M6_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_132 30 1132 width_08/09 to width_11 unrestricted space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M6_132 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_33 30 1033 width_10/11 to width_10/11 unrestricted space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M6_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_33 30 1033 width_10/11 to width_10/11 unrestricted space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M6_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_33 30 1033 width_10/11 to width_10/11 unrestricted space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M6_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_34 30 1034 width_13/14/15 to width 08-11/13-15 unrestricted space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1907: 
======================== Checking M6_34 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_35 30 1035 width_13/14/15 are not allowed to be next to width_01-07/12
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1907: 
======================== Checking M6_35 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_38 30 1038 width_02 cannot be between two width_10/11 lines
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M6_38 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_40 30 1040 width_10 to width_10 unrestricted space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M6_40 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_41 30 1041 Metal6 end-to-end space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M6_41 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_41 30 1041 Metal6 end-to-end space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M6_41 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_47 30 1047 Min ETE space between a <=M6_03 line and a <=M6_07 line, when the line ends are not facing each other (The line ends of the <=M6_03 wide lines are extended by M6_48 prior to this check)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX80pitch.rs:317: 
======================== Checking M6_47 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_44 30 1044 Width_01/02 to width_01-15 end-to-end space (min) if overlap between facing ends is < M6_45
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX80pitch.rs:371: 
======================== Checking M6_44 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_51 30 1051 Width_01-15 attacker to width_10 victim min space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M6_51 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_52 30 1052 Width_10 attacker to width_08-15 victim min space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M6_52 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_101 30 1101 2 adjacent jogs next to a width_01/02 lines is not allowed
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX80pitch_jog.rs:67: 
======================== Checking M6_101 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_102 30 1102 Multi-track jog on one side and a facing one/multi-track jog on the other side of a width_01/02 line is not allowed
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX80pitch_jog.rs:95: 
======================== Checking M6_102 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_103 30 1103 2 facing jogs, without a wire in between is not allowed
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX80pitch_jog.rs:112: 
======================== Checking M6_103 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_60 30 1060 Min length of width_01-15 lines
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2534: 
======================== Checking M6_60 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_62 30 1062 Min edge length of width_01-07/12 line
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6781: 
======================== Checking M6_62 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_63 30 1063 Min length of width_10 nub
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2172: 
======================== Checking M6_63 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_70 30 1070 Minimum segment length
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2192: 
======================== Checking M6_70 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_71 30 1071 Minimum length of at least one segment, when two segments are adjacent at a corner
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2210: 
======================== Checking M6_71 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_65 30 1065 Min length of holes
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2225: 
======================== Checking M6_65 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_80 30 1080 Min Corner-to-corner space, when corners have no overlap
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2242: 
======================== Checking M6_80 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_81 30 1081 Min Internal corner-to-corner width 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2259: 
======================== Checking M6_81 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_82 30 1082 Min Width between facing concave corner extensions of opposite directions 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2295: 
======================== Checking M6_82 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_83 30 1083 Min width of notched line section
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2277: 
======================== Checking M6_83 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7389: rndldt= lepsm 1700 4
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7397: rndldt= marker1 or marker2 1710 1149
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7435: rndldt= marker162 1710 1162
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7486: rndldt= nbor_os 1800 8
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7580: rndldt= errALL 1900 50
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7586: rndldt= le_cand_w_box 1900 54
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7587: rndldt= le_cand_no_waiver 1900 56
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7590: rndldt= marker3_1 1900 61
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7591: rndldt= marker3_2 1900 62
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_249 30 1249 Metal6 line <= width_04 (56nm) cannot have exposed edges on both side of the line end (see M6_250 exception to this rule)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M6_249 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_260 30 1260 Minimum overlap of <= Width_03 (48nm) line end with an adjacent line in the opposite direction, if the ETE can form a bridge defined by M4_251/252/253
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M6_260 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_261 30 1261 Minimum overlap of <= Width_03 (48nm) line end with an adjacent line in the opposite direction, if the ETE cannot form a bridge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M6_261 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_262 30 1262 Minimum overlap of > Width_03 (48nm) <= Width_04 (56nm) line end with an adjacent line in the opposite direction
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M6_262 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_149 30 1149 Metal6 line <= width_04 cannot have exposed edges (see M6_150 exception to this rule)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M6_149 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_160 30 1160 Minimum overlap (in OGD) of Width_04 line end with an adjacent line in the opposite direction, if the ETE space of the width_04 line is = M6_161 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M6_160 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M6_162 30 1162 Minimum overlap (in OGD) of Width_04 line end with an adjacent line in the opposite direction, if the ETE space of the width_04 line is > M6_161 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M6_162 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V6_ER0 33 1200 via6 must land on metal6
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:712: 
======================== Checking V6_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V6_ER0 33 1200 via6 must land on metal6
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:740: 
======================== Checking V6_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V6_ER1 33 1201 via6 must be completely inside metal7
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:757: 
======================== Checking V6_ER1 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V6_ER2 33 1202 via6 size/shape or orientation or self-alignment is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V6_ER2 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V6_33 33 1033 Min Via6 edge space to Metal6
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1217: 
======================== Checking V6_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V6_40 33 1040 Maximum Via6 overhang of Metal6 (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1112: 
======================== Checking V6_40 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V6_40 33 1040 Maximum Via6 overhang of Metal6 (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1112: 
======================== Checking V6_40 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V6_240 33 1240 Via6H is not allowed to overhang
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V6_240 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V6_41 33 1041 Via6 (except Via6H) must be centered on Metal6 (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V6_41 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V6_49 33 1049 Min Metal6 line end enclosure of Via6
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V6_49 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V6_49 33 1049 Min Metal6 line end enclosure of Via6
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V6_49 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V6_49 33 1049 Min Metal6 line end enclosure of Via6
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V6_49 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V6_ER4 33 1204 via6 global min space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2916: 
======================== Checking V6_ER4 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V6_22 33 1022 Via6A-Via6A center-to-center space, minimum
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:774: 
======================== Checking V6_22 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V6_28 33 1028 Min Via6 metal aligned edges space when the other edges (non-metal limited edges) are NOT perfectly aligned
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V6_28 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V6_28 33 1028 Min Via6 metal aligned edges space when the other edges (non-metal limited edges) are NOT perfectly aligned
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V6_28 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V6_24 33 1024 Min Via6 corner-to-corner space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:583: 
======================== Checking V6_24 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V6_25 33 1025 Min Via6 facing edge space (V6_23,27,28 are exceptions)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V6_25 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V6_25 33 1025 Min Via6 facing edge space (V6_23,27,28 are exceptions)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V6_25 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V6_27 33 1027 Via6C/CX/D/E/F/G/H/CY/DX/EX facing short-edge to short-edge space, minimum
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V6_27 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V6_27 33 1027 Via6C/CX/D/E/F/G/H/CY/DX/EX facing short-edge to short-edge space, minimum
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V6_27 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V6_30 33 1030 Via6 corner-to-corner space limit (max value) for rule V6_29
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1268: 
======================== Checking V6_30 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V6_30 33 1030 Via6 corner-to-corner space limit (max value) for rule V6_29
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1293: 
======================== Checking V6_30 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V6_31 33 1031 Min Via6 to Via5 edge-edge space (on different M6)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:651: 
======================== Checking V6_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V6_32 33 1032 Min Via6 to Via5 corner-to-corner space (on different M6)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:473: 
======================== Checking V6_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V6_54 33 1054 Min M7 concave corner space to Via6
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1404: 
======================== Checking V6_54 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V6_61 33 1061 Min M7 line end enclosure of Via6 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V6_61 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_V6.rs:237: rndldt= metal7 34 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_V6.rs:238: rndldt= via6 33 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_V6.rs:239: rndldt= metal6 30 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_V6.rs:240: rndldt= via5 29 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M7_ER0 34 2000 Illegal metal7 width or orientation
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M7_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M7_ER0 34 2000 Illegal metal7 width or orientation
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6601: 
======================== Checking M7_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M7_ER0 34 2000 Illegal metal7 width or orientation
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2899: 
======================== Checking M7_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M7_ER1 34 2001 Global min metal7 space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1745: 
======================== Checking M7_ER1 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M7_21/22/26/27/37 34 1021 Illegal metal7 width_01 or width_02 space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M7_21/22/26/27/37 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M7_21/22/26/27/37 34 1021 Illegal metal7 width_01 or width_02 space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1934: 
======================== Checking M7_21/22/26/27/37 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M7_21/22/26/27/37 34 1021 Illegal metal7 width_01 or width_02 space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M7_21/22/26/27/37 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M7_21/22/26/27/37 34 1021 Illegal metal7 width_01 or width_02 space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1934: 
======================== Checking M7_21/22/26/27/37 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M7_37 34 1037 Max facing edge lengths that can violate a forbidden space value if the space between the facing edges is >=M7_38
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2343: 
======================== Checking M7_37 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M7_31 34 1031 width_03/04 to width_03/04 unrestricted space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1907: 
======================== Checking M7_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M7_32 34 1032 width_03/0405/06/07 to width_05/06/07 unrestricted space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1907: 
======================== Checking M7_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M7_35 34 1035 width_03 to width_03 unrestricted space (min) 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M7_35 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M7_41 34 1041 width_01/02/03/04/05/06/07 to width_01/02/03/04/05/06/07 end-to-end space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M7_41 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M7_41 34 1041 width_01/02/03/04/05/06/07 to width_01/02/03/04/05/06/07 end-to-end space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M7_41 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M7_51 34 1051 width_03 attacker to width_01/02/03/04/05/06/07 victim unrestricted space OGD (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M7_51 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M7_52 34 1052 width_01/02/03/04/05/06/07 attacker to width_03 victim unrestricted space PGD (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M7_52 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M7_74 34 1074 Minimum M7_72 segment to line end space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_M7.rs:122: 
======================== Checking M7_74 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M7_60 34 1060 Min length for all widths
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2534: 
======================== Checking M7_60 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M7_70 34 1070 Minimum segment length
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2192: 
======================== Checking M7_70 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M7_71 34 1071 Minimum length of at least one segment, when two segments are adjacent at a corner
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2210: 
======================== Checking M7_71 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M7_65 34 1065 Min length of holes
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2225: 
======================== Checking M7_65 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M7_80 34 1080 Min Corner-to-corner space, when corners have no overlap
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2242: 
======================== Checking M7_80 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M7_81 34 1081 Min Internal corner-to-corner width 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2259: 
======================== Checking M7_81 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M7_82 34 1082 Min Width between facing concave corner extensions of opposite directions 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2295: 
======================== Checking M7_82 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M7_83 34 1083 Min width of notched line section
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2277: 
======================== Checking M7_83 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_M7.rs:141: rndldt= METAL7 34 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V7_ER0 37 1200 via7 must land on metal7
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:712: 
======================== Checking V7_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V7_ER0 37 1200 via7 must land on metal7
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:740: 
======================== Checking V7_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V7_ER1 37 1201 via7 must be completely inside metal8
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:757: 
======================== Checking V7_ER1 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V7_ER2 37 1202 via7 size/shape or orientation or self-alignment is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V7_ER2 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V7_33 37 1033 Min Via7 edge space to Metal7
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1217: 
======================== Checking V7_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V7_40 37 1040 Maximum Via7 overhang of Metal7 (OGD/PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1112: 
======================== Checking V7_40 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V7_40 37 1040 Maximum Via7 overhang of Metal7 (OGD/PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1112: 
======================== Checking V7_40 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V7_41 37 1041 Via7 must be centered on Metal7 (PGD/OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V7_41 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V7_49 37 1049 Min Metal7 line-end enclosure of Via7
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V7_49 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V7_49 37 1049 Min Metal7 line-end enclosure of Via7
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V7_49 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V7_49 37 1049 Min Metal7 line-end enclosure of Via7
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V7_49 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V7_ER4 37 1204 via7 global min space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2916: 
======================== Checking V7_ER4 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V7_22 37 1022 Via7A-to-Via7A center-to-center space (on different M7 lines), minimum
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:774: 
======================== Checking V7_22 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V7_28 37 1028 Unrestricted min Via7 edge-to-edge space (non-SA edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V7_28 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V7_28 37 1028 Unrestricted min Via7 edge-to-edge space (non-SA edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking V7_28 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V7_128 37 1128 Unrestricted min Via7 edge-to-edge space (SA edges, SA to non-SA edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1907: 
======================== Checking V7_128 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V7_128 37 1128 Unrestricted min Via7 edge-to-edge space (SA edges, SA to non-SA edges)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1907: 
======================== Checking V7_128 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V7_24 37 1024 Min Via7 corner-to-corner space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:583: 
======================== Checking V7_24 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V7_32 37 1032 Min Via7 to Via6 space (on different Metal7, all-directional check)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1217: 
======================== Checking V7_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V7_54 37 1054 Min Metal8 concave corner space to Via7A/B/F
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1404: 
======================== Checking V7_54 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V7_61 37 1061 Min Metal8 line-end enclosure of Via7A/B/F 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1350: 
======================== Checking V7_61 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V7_53 37 1053 Min M8 line-end enclosure of Via7C/D/E, orthogonal edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2399: 
======================== Checking V7_53 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_V7.rs:190: rndldt= metal8 38 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_V7.rs:191: rndldt= via7 37 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_V7.rs:192: rndldt= metal7 34 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_V7.rs:193: rndldt= via6 33 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_ER0 38 2000 Illegal metal8 width or orientation
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M8_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_ER0 38 2000 Illegal metal8 width or orientation
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6601: 
======================== Checking M8_ER0 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_ER1 38 2001 Global min metal8 space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1745: 
======================== Checking M8_ER1 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_ER2 38 2002 Global min metal8 width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2899: 
======================== Checking M8_ER2 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_37 38 1037 Max facing edge lengths that can violate a forbidden space value if the space between the facing edges is >=M8_38
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:40: 
======================== Checking M8_37 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_37 38 1037 Max facing edge lengths that can violate a forbidden space value if the space between the facing edges is >=M8_38
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1964: 
======================== Checking M8_37 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1968: rndldt= e1le 200 110
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_37 38 1037 Max facing edge lengths that can violate a forbidden space value if the space between the facing edges is >=M8_38
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1964: 
======================== Checking M8_37 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1968: rndldt= e1le 200 110
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_37 38 1037 Max facing edge lengths that can violate a forbidden space value if the space between the facing edges is >=M8_38
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1964: 
======================== Checking M8_37 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1968: rndldt= e1le 200 110
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_37 38 1037 Max facing edge lengths that can violate a forbidden space value if the space between the facing edges is >=M8_38
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1964: 
======================== Checking M8_37 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1968: rndldt= e1le 200 110
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_00 38 1000 Only Rectangular M8 shape is allowed for width_01 and width_03/05/06/09/10 shield wires.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M8_00 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_21 38 1021 width_01 to width_01/03/05/06/09/10 space, fixed space1
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1907: 
======================== Checking M8_21 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_22 38 1022 width_01 to width_01/03/05/06/09/10 space, fixed space2
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1907: 
======================== Checking M8_22 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_23 38 1023 width_01 to width_01/03/05/06/09/10 space, fixed space3
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1907: 
======================== Checking M8_23 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_20 38 1020 width_01 wire cannot be sandwiched between two width_03/05/06/09/10 wires at min space on both sides
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M8_20 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_24 38 1024 width_02-10 to width_02-10 space, min unrestricted
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M8_24 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_35 38 1035 Width_02/03 to width_02/03 space, min unrestricted
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M8_35 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_41 38 1041 Metal8 end-to-end space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M8_41 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_41 38 1041 Metal8 end-to-end space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M8_41 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_42 38 1042 Metal8 end-to-end space for width_01 line to any line (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking M8_42 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_42 38 1042 Metal8 end-to-end space for width_01 line to any line (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M8_42 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_51 38 1051 OGD/PGD attacker to victim unrestricted space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M8_51 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_51 38 1051 OGD/PGD attacker to victim unrestricted space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M8_51 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_52 38 1052 Width_01 attacker to victim unrestricted space (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking M8_52 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_60 38 1060 Min length for all widths
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2534: 
======================== Checking M8_60 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_71 38 1071 Minimum length of at least one segment, when two segments are adjacent at a corner
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2210: 
======================== Checking M8_71 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_65 38 1065 Min required M8 hole area (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2475: 
======================== Checking M8_65 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_80 38 1080 Min Corner-to-corner space, when corners have no overlap
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2242: 
======================== Checking M8_80 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_81 38 1081 Min Internal corner-to-corner width 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2259: 
======================== Checking M8_81 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M8_82 38 1082 Min Width between facing concave corner extensions of opposite directions 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2295: 
======================== Checking M8_82 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX252pitchNew.rs:162: rndldt= METAL8 38 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX252pitchNew.rs:163: rndldt= m8para01 38 2001
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX252pitchNew.rs:164: rndldt= m8para02 38 2002
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX252pitchNew.rs:165: rndldt= m8para03 38 2003
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX252pitchNew.rs:166: rndldt= m8perp01 38 3001
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX252pitchNew.rs:167: rndldt= m8perp02 38 3002
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX252pitchNew.rs:168: rndldt= m8eteAll 38 120
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX252pitchNew.rs:169: rndldt= m8ete_us 38 121
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX252pitchNew.rs:170: rndldt= m8para2toN 38 149
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX252pitchNew.rs:171: rndldt= m8all_but_01 38 150
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX252pitchNew.rs:172: rndldt= m8rect 38 151
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX252pitchNew.rs:173: rndldt= m8para_shield 38 152
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX252pitchNew.rs:174: rndldt= m8para_shield_side 38 153
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX252pitchNew.rs:175: rndldt= m8sp1_shield_side 38 171
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX252pitchNew.rs:176: rndldt= m8sp2_shield_side 38 172
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX252pitchNew.rs:177: rndldt= m8sp3_shield_side 38 173
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX252pitchNew.rs:178: rndldt= m8para01_e1 38 181
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX252pitchNew.rs:179: rndldt= m8para01_e2 38 182
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX252pitchNew.rs:180: rndldt= m8para01_e3 38 183
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX252pitchNew.rs:181: rndldt= m8121bin_side 38 189
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX252pitchNew.rs:182: rndldt= m824check 38 190
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX252pitchNew.rs:183: rndldt= m8para01_e3 200 100
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX252pitchNew.rs:184: rndldt= m8para01_e3_short 200 101
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MX252pitchNew.rs:185: rndldt= m8_line_end 200 102
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V8_ER3 41 1203 via8 size/shape is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V8_ER3 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V8_ER4 41 1204 via8 global min spacing
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1745: 
======================== Checking V8_ER4 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V8_02 41 1002 Square Via8 to Square Via8 (center-to-center) separation, minimum
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:409: 
======================== Checking V8_02 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V8_33 41 1033 Min Rectangular Via8 space to Via8 (square/rectangular, includes all combinations of long edges, short edges, and corners), all-directional check
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:622: 
======================== Checking V8_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V8_33 41 1033 Min Rectangular Via8 space to Via8 (square/rectangular, includes all combinations of long edges, short edges, and corners), all-directional check
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1745: 
======================== Checking V8_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V8_ER1 41 1201 via8 outside METAL8
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V8_ER1 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V8_ER2 41 1202 via8 outside METAL9
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V8_ER2 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V8_ER1 41 1201 via8 outside METAL8
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:740: 
======================== Checking V8_ER1 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V8_11/12 41 1011 METAL8 enclosure of square via8 one edge at corner 0.08 orthogonal edge enclosure 0.08
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2399: 
======================== Checking V8_11/12 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M9_41/43 46 1041 METAL9 enclosure of square via8 one edge at corner 0.05 orthogonal edge enclosure 0.13
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2399: 
======================== Checking M9_41/43 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V8_51/52 41 1051 METAL8 enclosure of rectangular via8 one edge at corner 0.08 orthogonal edge enclosure 0.08
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2399: 
======================== Checking V8_51/52 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M9_51/52 46 1051 METAL9 enclosure of rectangular via8 one edge at corner 0.05 orthogonal edge enclosure 0.13
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2399: 
======================== Checking M9_51/52 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M9_01 46 1001 M9 width, minimum
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2899: 
======================== Checking M9_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M9_02 46 1002 M9 space, minimum
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2916: 
======================== Checking M9_02 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M9_21 46 1021 Maximum allowed M9 width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6641: 
======================== Checking M9_21 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M9_22 46 1022 Min required M9 hole area (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2475: 
======================== Checking M9_22 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M9_23 46 1023 Minimum length of at least one M9 segment, when two segments are adjacent at a corner
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2210: 
======================== Checking M9_23 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M9_24 46 1024 Min required M9 length/extent
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2534: 
======================== Checking M9_24 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V9_ER3 45 1203 via9 size/shape is incorrect
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V9_ER3 ========================

drCopyToError_() at p12723_TM1_via.rs:35
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "V9_ER3: via9 size/shape is incorrect 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V9_40 45 1040 Min Via9 to Via9 space (all directions)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:683: 
======================== Checking V9_40 ========================

drViaViaEdge_() at p12723_TM1_via.rs:38
  drViaViaEdge() at p12723_functions.rs:684
    external2() at p12723_functions.rs:669: Command replaced with an internal function.
external2(viaA, viaB, distance < dist, extension = NONE_INCLUSIVE, intersecting = {  }, orientation = { PARALLEL }, relational = { POINT_TOUCH }, look_thru = COINCIDENT)
  Comment: "V9_40: Min Via9 to Via9 space (all directions) 2.0 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V9_40 45 1040 Min Via9 to Via9 space (all directions)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1745: 
======================== Checking V9_40 ========================

drMinSpaceAllround_() at p12723_TM1_via.rs:41
  drMinSpaceAllround() at p12723_functions.rs:1746
    external1() at p12723_functions.rs:1735: Command replaced with an internal function.
external1(layer, distance < dist, corner_configuration = ALL, relational = { POINT_TOUCH }, extension = RADIAL)
  Comment: "V9_40: Min Via9 to Via9 space (all directions) 2.0 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V9_41 45 1041 Min Via9 to Via9 corner-to-corner space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:583: 
======================== Checking V9_41 ========================

drViaCorner_() at p12723_TM1_via.rs:44
  drViaCorner() at p12723_functions.rs:584
    external_corner1() at p12723_functions.rs:570: Command replaced with an internal function.
external_corner1(via, distance < dist, type = { CONVEX_TO_CONVEX })
  Comment: "V9_41: Min Via9 to Via9 corner-to-corner space 2.5 um"
  Function: external_corner1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drViaCorner_() at p12723_TM1_via.rs:44
  drViaCorner() at p12723_functions.rs:584
    external1() at p12723_functions.rs:573: Command replaced with an internal function.
external1(via, distance = 0, corner_configuration = CORNER_TO_CORNER, relational = { POINT_TOUCH }, extension = RADIAL)
  Comment: "V9_41: Min Via9 to Via9 corner-to-corner space 2.5 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V9_ER1 45 1201 via9 outside METAL9
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V9_ER1 ========================

drCopyToError_() at p12723_TM1_via.rs:47
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "V9_ER1: via9 outside METAL9 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V9_ER2 45 1202 via9 outside TM1
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking V9_ER2 ========================

drCopyToError_() at p12723_TM1_via.rs:48
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "V9_ER2: via9 outside TM1 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V9_ER1 45 1201 via9 outside METAL9
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:740: 
======================== Checking V9_ER1 ========================

drViaLandingBridgeCheck_() at p12723_TM1_via.rs:51
  interacting() at p12723_functions.rs:742: Command replaced with an internal function.
interacting(via, via_metal, count > 1)
  Comment: "V9_ER1: via9 outside METAL9 0.0 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= V9_51 45 1051 Min M9 enclosure of Via9 (all directions)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6896: 
======================== Checking V9_51 ========================

drViaEnclose_() at p12723_TM1_via.rs:54
  drViaEnclose() at p12723_functions.rs:6897
    enclose() at p12723_functions.rs:6885: Command replaced with an internal function.
enclose(via, metal, distance < dist, intersecting = { TOUCH, ACUTE }, extension = RADIAL)
  Comment: "V9_51: Min M9 enclosure of Via9 (all directions) 0.14 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drViaEnclose_() at p12723_TM1_via.rs:54
  drViaEnclose() at p12723_functions.rs:6897
    not() at p12723_functions.rs:6886: Command replaced with an internal function.
via not metal
  Comment: "V9_51: Min M9 enclosure of Via9 (all directions) 0.14 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TM1_51 42 1051 Min TM1 coverage of Via9 (all directions)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6896: 
======================== Checking TM1_51 ========================

drViaEnclose_() at p12723_TM1_via.rs:55
  drViaEnclose() at p12723_functions.rs:6897
    enclose() at p12723_functions.rs:6885: Command replaced with an internal function.
enclose(via, metal, distance < dist, intersecting = { TOUCH, ACUTE }, extension = RADIAL)
  Comment: "TM1_51: Min TM1 coverage of Via9 (all directions) 3.0 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drViaEnclose_() at p12723_TM1_via.rs:55
  drViaEnclose() at p12723_functions.rs:6897
    not() at p12723_functions.rs:6886: Command replaced with an internal function.
via not metal
  Comment: "TM1_51: Min TM1 coverage of Via9 (all directions) 3.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_V9.rs:34: rndldt= VIA9 45 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_V9.rs:35: rndldt= METAL9 46 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_V9.rs:36: rndldt= TM1 42 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TM1_01 42 1001 TM1 width allowed range min
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2899: 
======================== Checking TM1_01 ========================

drMinWidth_() at p12723_TM1.rs:6
  internal1() at p12723_functions.rs:2901: Command replaced with an internal function.
internal1(layer, distance < width, extension = NONE, relational = { POINT_TOUCH })
  Comment: "TM1_01: TM1 width allowed range min 5.5 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinWidth_() at p12723_TM1.rs:6
  internal_corner1() at p12723_functions.rs:2903: Command replaced with an internal function.
internal_corner1(layer, distance < width)
  Comment: "TM1_01: TM1 width allowed range min 5.5 um"
  Function: internal_corner1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TM1_01 42 1001 TM1 width allowed range min
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2899: 
======================== Checking TM1_01 ========================

drMinWidth_() at p12723_TM1.rs:7
  internal1() at p12723_functions.rs:2901: Command replaced with an internal function.
internal1(layer, distance < width, extension = NONE, relational = { POINT_TOUCH })
  Comment: "TM1_01: TM1 width allowed range min 5.5 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinWidth_() at p12723_TM1.rs:7
  internal_corner1() at p12723_functions.rs:2903: Command replaced with an internal function.
internal_corner1(layer, distance < width)
  Comment: "TM1_01: TM1 width allowed range min 5.5 um"
  Function: internal_corner1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TM1_02 42 1002 TM1 space allowed range min
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1745: 
======================== Checking TM1_02 ========================

drMinSpaceAllround_() at p12723_TM1.rs:9
  drMinSpaceAllround() at p12723_functions.rs:1746
    external1() at p12723_functions.rs:1735: Command replaced with an internal function.
external1(layer, distance < dist, corner_configuration = ALL, relational = { POINT_TOUCH }, extension = RADIAL)
  Comment: "TM1_02: TM1 space allowed range min 5.5 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_TM1.rs:54: 
======================== Checking TM1_03_04 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TM1_51 42 1051 Min TM1 coverage of Via9 (all directions)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_TM1.rs:84: 
======================== Checking TM1_51 ========================

drViaCoverageRadial() at p12723_TM1.rs:101
  not() at p12723_functions.rs:2441: Command replaced with an internal function.
(via not_covered_by[distances = { { val1, val2, val1, val2 } }] metal) not waive
  Comment: "TM1_51: Min TM1 coverage of Via9 (all directions) 3.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TM1_21 42 1021 TM1 width allowed range max
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_TM1.rs:107: 
======================== Checking TM1_21 ========================

copy() at p12723_TM1.rs:116: Command replaced with an internal function.
copy(A)
  Comment: "TM1_21: TM1 width allowed range max 50.0 um"
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TM1_22 42 1022 Min required TM1 hole area (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2475: 
======================== Checking TM1_22 ========================

drMinHole_() at p12723_TM1.rs:121
  drMinHole() at p12723_functions.rs:2476
    area() at p12723_functions.rs:2466: Command replaced with an internal function.
area(temp, value < area)
  Comment: "TM1_22: Min required TM1 hole area (sq um) 250.0 sq um"
  Function: area
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TM1_23 42 1023 Minimum TM1 segment lengths, when both adjacent at corners
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2515: 
======================== Checking TM1_23 ========================

drMinSegment_() at p12723_TM1.rs:124
  drMinSegment() at p12723_functions.rs:2516
    adjacent_edge() at p12723_functions.rs:2506: Command replaced with an internal function.
adjacent_edge(layer, length < dist, adjacent_length1 < dist)
  Comment: "TM1_23: Minimum TM1 segment lengths, when both adjacent at corners 0.1 um"
  Function: adjacent_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TM1_25 42 1025 Min required TM1 area with a TV1 (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6672: 
======================== Checking TM1_25 ========================

drMinArea_() at p12723_TM1.rs:129
  not() at p12723_functions.rs:6674: Command replaced with an internal function.
temp not waive
  Comment: "TM1_25: Min required TM1 area with a TV1 (sq um) 1000.0 sq um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TM1_26 42 1026 Min required TM1 area (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6672: 
======================== Checking TM1_26 ========================

drMinArea_() at p12723_TM1.rs:130
  not() at p12723_functions.rs:6674: Command replaced with an internal function.
temp not waive
  Comment: "TM1_26: Min required TM1 area (sq um) 200.0 sq um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:388: 
======================== Checking TV1_31/32 ========================

drViaSizes_() at p12723_TV1.rs:24
  drViaSizes() at p12723_functions.rs:389
    not() at p12723_functions.rs:376: Command replaced with an internal function.
temp not waive
  Comment: "TV1_31_32: Rectangular TVia only allowed 6.0 by 30.0, um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TV1_61 80 1061 Only 1 TV1 allowed per bump, and each TV1 must be covered by a bump
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_TV1.rs:31: 
======================== Checking TV1_61 ========================

not() at p12723_TV1.rs:39: Command replaced with an internal function.
interacting(c4b_tv1, c4bWMoreThanOneTV1, include_touch = ALL) not myTV1waive
  Comment: "TV1_61: Only 1 TV1 allowed per bump, and each TV1 must be covered by a bump 0.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not() at p12723_TV1.rs:48: Command replaced with an internal function.
(tv1 not_inside C4B) not myTV1waive
  Comment: "TV1_61: Only 1 TV1 allowed per bump, and each TV1 must be covered by a bump 0.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TV1_51 80 1051 Min TM1 enclosure of TV1 (all directions)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_TV1.rs:55: 
======================== Checking TV1_51 ========================

drViaCoverageRadial() at p12723_TV1.rs:56
  not() at p12723_functions.rs:2441: Command replaced with an internal function.
(via not_covered_by[distances = { { val1, val2, val1, val2 } }] metal) not waive
  Comment: "TV1_51: Min TM1 enclosure of TV1 (all directions) 3.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BU_01 180 1001 Bump width, only allowed value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_BU.rs:97: 
======================== Checking BU_01 ========================

not() at p12723_BU.rs:105: Command replaced with an internal function.
not(C4B, good_bu)
  Comment: "BU_01: Bump width, only allowed value 85.0 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BU_02 180 1002 Bump to Bump separation (center-to-center, minimum)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:409: 
======================== Checking BU_02 ========================

drViaCenter_() at p12723_BU.rs:117
  drViaCenter() at p12723_functions.rs:410
    center_to_center1_edge() at p12723_functions.rs:400: Command replaced with an internal function.
center_to_center1_edge(via, distance < dist)
  Comment: "BU_02: Bump to Bump separation (center-to-center, minimum) 130.3 um"
  Function: center_to_center1_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BU_03 180 1003 Each Bump must have a TV1
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_BU.rs:121: 
======================== Checking BU_03 ========================

not_interacting() at p12723_BU.rs:122: Command replaced with an internal function.
not_interacting(C4B, TV1, count = 1, include_touch = ALL)
  Comment: "BU_03: Each Bump must have a TV1 0.0 "
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not() at p12723_BU.rs:134: Command replaced with an internal function.
not(C4B, EOA)
  Comment: "BU_er1: BUMP is not allowed outside of or straddle EOA layer"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_BU.rs:195: 
======================== Checking BU_22_23_24 ========================

drBU_22_check() at p12723_BU.rs:196
  not() at p12723_BU.rs:77: Command replaced with an internal function.
not(via, or(bu_vert_safe, bu_hori_safe))
  Comment: "BU_22_23_24: Max allowed offset from center of Rectangular TV1 to center of Bump, the offset in the direction of the TV1 long edge(s), or the offset towards the edge of the die in the outer ring."
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MIM_01 90 1001 CE1/2 width min
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2899: 
======================== Checking MIM_01 ========================

drMinWidth_() at p1273dx_MIM.rs:168
  internal1() at p12723_functions.rs:2901: Command replaced with an internal function.
internal1(layer, distance < width, extension = NONE, relational = { POINT_TOUCH })
  Comment: "MIM_01: CE1/2 width min 2.0 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinWidth_() at p1273dx_MIM.rs:168
  internal_corner1() at p12723_functions.rs:2903: Command replaced with an internal function.
internal_corner1(layer, distance < width)
  Comment: "MIM_01: CE1/2 width min 2.0 um"
  Function: internal_corner1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MIM_01 90 1001 CE1/2 width min
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2899: 
======================== Checking MIM_01 ========================

drMinWidth_() at p1273dx_MIM.rs:169
  internal1() at p12723_functions.rs:2901: Command replaced with an internal function.
internal1(layer, distance < width, extension = NONE, relational = { POINT_TOUCH })
  Comment: "MIM_01: CE1/2 width min 2.0 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinWidth_() at p1273dx_MIM.rs:169
  internal_corner1() at p12723_functions.rs:2903: Command replaced with an internal function.
internal_corner1(layer, distance < width)
  Comment: "MIM_01: CE1/2 width min 2.0 um"
  Function: internal_corner1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MIM_02 90 1002 CE1/2 space min
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2916: 
======================== Checking MIM_02 ========================

drMinSpace_() at p1273dx_MIM.rs:173
  not() at p12723_functions.rs:2919: Command replaced with an internal function.
external1(layer, distance < space, extension = NONE, relational = { POINT_TOUCH }) not waive
  Comment: "MIM_02: CE1/2 space min 1.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinSpace_() at p1273dx_MIM.rs:173
  not() at p12723_functions.rs:2920: Command replaced with an internal function.
external_corner1(layer, distance < space) not waive
  Comment: "MIM_02: CE1/2 space min 1.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MIM_02 90 1002 CE1/2 space min
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2916: 
======================== Checking MIM_02 ========================

drMinSpace_() at p1273dx_MIM.rs:174
  not() at p12723_functions.rs:2919: Command replaced with an internal function.
external1(layer, distance < space, extension = NONE, relational = { POINT_TOUCH }) not waive
  Comment: "MIM_02: CE1/2 space min 1.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinSpace_() at p1273dx_MIM.rs:174
  not() at p12723_functions.rs:2920: Command replaced with an internal function.
external_corner1(layer, distance < space) not waive
  Comment: "MIM_02: CE1/2 space min 1.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MIM_03 90 1003 Minimum offset between CE1-CE2 edges
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MIM.rs:179: 
======================== Checking MIM_03 ========================

enclose() at p1273dx_MIM.rs:180: Command replaced with an internal function.
enclose(CE1, CE2, distance < MIM_03, extension = RADIAL, intersecting = { TOUCH })
  Comment: "MIM_03: Minimum offset between CE1-CE2 edges 0.16 "
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

enclose() at p1273dx_MIM.rs:181: Command replaced with an internal function.
enclose(CE2, CE1, distance < MIM_03, extension = RADIAL, intersecting = { TOUCH })
  Comment: "MIM_03: Minimum offset between CE1-CE2 edges 0.16 "
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MIM_04 90 1004 Minimum overlap between CE1-CE2 layers
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2899: 
======================== Checking MIM_04 ========================

drMinWidth_() at p1273dx_MIM.rs:187
  internal1() at p12723_functions.rs:2901: Command replaced with an internal function.
internal1(layer, distance < width, extension = NONE, relational = { POINT_TOUCH })
  Comment: "MIM_04: Minimum overlap between CE1-CE2 layers 1.0 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinWidth_() at p1273dx_MIM.rs:187
  internal_corner1() at p12723_functions.rs:2903: Command replaced with an internal function.
internal_corner1(layer, distance < width)
  Comment: "MIM_04: Minimum overlap between CE1-CE2 layers 1.0 um"
  Function: internal_corner1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MIM_05/7 90 2005 CE2 must enclose CE1
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MIM.rs:192: 
======================== Checking MIM_05/7 ========================

not() at p1273dx_MIM.rs:194: Command replaced with an internal function.
ce1tocheck not (CE2 or CE2_hole_via_os) not (waiver_mim0507_ce1 or ce1_uhv)
  Comment: "MIM_05/7: CE2 must enclose CE1 0.0 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not_interacting() at p1273dx_MIM.rs:195: Command replaced with an internal function.
CE1 not_interacting CE2
  Comment: "MIM_05/7: CE2 must enclose CE1 0.0 "
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not_interacting() at p1273dx_MIM.rs:196: Command replaced with an internal function.
CE2 not_interacting CE1
  Comment: "MIM_05/7: CE2 must enclose CE1 0.0 "
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MIM_05 90 1005 CE1-CE2 edges cannot cross each other
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MIM.rs:203: 
======================== Checking MIM_05 ========================

not() at p1273dx_MIM.rs:213: Command replaced with an internal function.
vertex(ce1toCheck_or_ce2, angles = 270, shape_size = drunit) not (corner_270_ce1 or corner_270_ce2)
  Comment: "MIM_05: CE1-CE2 edges cannot cross each other 0.0 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MIM_51 90 1051 Minimum CE1/2 enclosure of Via9 (all directions)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MIM.rs:223: 
======================== Checking MIM_51 ========================

drEncloseAllDir() at p1273dx_MIM.rs:224
  enclose() at p12723_functions.rs:2613: Command replaced with an internal function.
enclose(myEnc, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, look_thru = COINCIDENT, relational = { POINT_TOUCH })
  Comment: "MIM_51: Minimum CE1/2 enclosure of Via9 (all directions) 0.4 "
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drEncloseAllDir() at p1273dx_MIM.rs:224
  enclose_corner() at p12723_functions.rs:2618: Command replaced with an internal function.
enclose_corner(myEnc, pl2, distance < dist)
  Comment: "MIM_51: Minimum CE1/2 enclosure of Via9 (all directions) 0.4 "
  Function: enclose_corner
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drEncloseAllDir() at p1273dx_MIM.rs:224
  not() at p12723_functions.rs:2620: Command replaced with an internal function.
myEnc not pl2
  Comment: "MIM_51: Minimum CE1/2 enclosure of Via9 (all directions) 0.4 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drEncloseAllDir() at p1273dx_MIM.rs:225
  enclose() at p12723_functions.rs:2613: Command replaced with an internal function.
enclose(myEnc, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, look_thru = COINCIDENT, relational = { POINT_TOUCH })
  Comment: "MIM_51: Minimum CE1/2 enclosure of Via9 (all directions) 0.4 "
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drEncloseAllDir() at p1273dx_MIM.rs:225
  enclose_corner() at p12723_functions.rs:2618: Command replaced with an internal function.
enclose_corner(myEnc, pl2, distance < dist)
  Comment: "MIM_51: Minimum CE1/2 enclosure of Via9 (all directions) 0.4 "
  Function: enclose_corner
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drEncloseAllDir() at p1273dx_MIM.rs:225
  not() at p12723_functions.rs:2620: Command replaced with an internal function.
myEnc not pl2
  Comment: "MIM_51: Minimum CE1/2 enclosure of Via9 (all directions) 0.4 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MIM_52 90 1052 Min Via9 space to unconnected CE1/2
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MIM.rs:231: 
======================== Checking MIM_52 ========================

drViaViaSpaceConnectedAllround() at p1273dx_MIM.rs:232
  external2() at p12723_functions.rs:496: Command replaced with an internal function.
external2(viaA, viaB, distance < dist, corner_configuration = ALL, connectivity = DIFFERENT_NET, connect_sequence = ctemp, intersecting = { TOUCH }, relational = { POINT_TOUCH, OVERLAP }, extension = RADIAL, look_thru = ALL)
  Comment: "MIM_52: Min Via9 space to unconnected CE1/2 1.0 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drViaViaSpaceConnectedAllround() at p1273dx_MIM.rs:233
  external2() at p12723_functions.rs:496: Command replaced with an internal function.
external2(viaA, viaB, distance < dist, corner_configuration = ALL, connectivity = DIFFERENT_NET, connect_sequence = ctemp, intersecting = { TOUCH }, relational = { POINT_TOUCH, OVERLAP }, extension = RADIAL, look_thru = ALL)
  Comment: "MIM_52: Min Via9 space to unconnected CE1/2 1.0 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MIM_54 90 1054 Min Via9 space to unconnected CE1, when the Via9 is connected to 0 or 1 capacitor plates
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2564: 
======================== Checking MIM_54 ========================

drExternal2AllDir_() at p1273dx_MIM.rs:240
  drExternal2AllDir() at p12723_functions.rs:2565
    external2() at p12723_functions.rs:2551: Command replaced with an internal function.
external2(pl1, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, relational = { POINT_TOUCH, OVERLAP })
  Comment: "MIM_54: Min Via9 space to unconnected CE1, when the Via9 is connected to 0 or 1 capacitor plates 1.76 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drExternal2AllDir_() at p1273dx_MIM.rs:240
  drExternal2AllDir() at p12723_functions.rs:2565
    external_corner2() at p12723_functions.rs:2555: Command replaced with an internal function.
external_corner2(pl1, pl2, distance < dist)
  Comment: "MIM_54: Min Via9 space to unconnected CE1, when the Via9 is connected to 0 or 1 capacitor plates 1.76 "
  Function: external_corner2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MIM_55 90 1055 Min Via9 space to unconnected CE2, when the Via9 is connected to 0 or 1 capacitor plates
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2564: 
======================== Checking MIM_55 ========================

drExternal2AllDir_() at p1273dx_MIM.rs:241
  drExternal2AllDir() at p12723_functions.rs:2565
    external2() at p12723_functions.rs:2551: Command replaced with an internal function.
external2(pl1, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, relational = { POINT_TOUCH, OVERLAP })
  Comment: "MIM_55: Min Via9 space to unconnected CE2, when the Via9 is connected to 0 or 1 capacitor plates 1.6 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drExternal2AllDir_() at p1273dx_MIM.rs:241
  drExternal2AllDir() at p12723_functions.rs:2565
    external_corner2() at p12723_functions.rs:2555: Command replaced with an internal function.
external_corner2(pl1, pl2, distance < dist)
  Comment: "MIM_55: Min Via9 space to unconnected CE2, when the Via9 is connected to 0 or 1 capacitor plates 1.6 "
  Function: external_corner2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MIM_54 90 1054 Min Via9 space to unconnected CE1, when the Via9 is connected to 0 or 1 capacitor plates
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2564: 
======================== Checking MIM_54 ========================

drExternal2AllDir_() at p1273dx_MIM.rs:247
  drExternal2AllDir() at p12723_functions.rs:2565
    external2() at p12723_functions.rs:2551: Command replaced with an internal function.
external2(pl1, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, relational = { POINT_TOUCH, OVERLAP })
  Comment: "MIM_54: Min Via9 space to unconnected CE1, when the Via9 is connected to 0 or 1 capacitor plates 1.76 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drExternal2AllDir_() at p1273dx_MIM.rs:247
  drExternal2AllDir() at p12723_functions.rs:2565
    external_corner2() at p12723_functions.rs:2555: Command replaced with an internal function.
external_corner2(pl1, pl2, distance < dist)
  Comment: "MIM_54: Min Via9 space to unconnected CE1, when the Via9 is connected to 0 or 1 capacitor plates 1.76 "
  Function: external_corner2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MIM_55 90 1055 Min Via9 space to unconnected CE2, when the Via9 is connected to 0 or 1 capacitor plates
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2564: 
======================== Checking MIM_55 ========================

drExternal2AllDir_() at p1273dx_MIM.rs:248
  drExternal2AllDir() at p12723_functions.rs:2565
    external2() at p12723_functions.rs:2551: Command replaced with an internal function.
external2(pl1, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, relational = { POINT_TOUCH, OVERLAP })
  Comment: "MIM_55: Min Via9 space to unconnected CE2, when the Via9 is connected to 0 or 1 capacitor plates 1.6 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drExternal2AllDir_() at p1273dx_MIM.rs:248
  drExternal2AllDir() at p12723_functions.rs:2565
    external_corner2() at p12723_functions.rs:2555: Command replaced with an internal function.
external_corner2(pl1, pl2, distance < dist)
  Comment: "MIM_55: Min Via9 space to unconnected CE2, when the Via9 is connected to 0 or 1 capacitor plates 1.6 "
  Function: external_corner2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MIM_53 90 1053 Via9 cannot land on overlapping CE1/2
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MIM.rs:253: 
======================== Checking MIM_53 ========================

not() at p1273dx_MIM.rs:254: Command replaced with an internal function.
interacting(MIMvia, myMIMOverlap, include_touch = ALL) not waiver_mim53
  Comment: "MIM_53: Via9 cannot land on overlapping CE1/2 0.0 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MIM_22 90 1022 Min required CE1/2 hole area (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2475: 
======================== Checking MIM_22 ========================

drMinHole_() at p1273dx_MIM.rs:260
  drMinHole() at p12723_functions.rs:2476
    area() at p12723_functions.rs:2466: Command replaced with an internal function.
area(temp, value < area)
  Comment: "MIM_22: Min required CE1/2 hole area (sq um) 10.78 sq um"
  Function: area
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MIM_22 90 1022 Min required CE1/2 hole area (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2475: 
======================== Checking MIM_22 ========================

drMinHole_() at p1273dx_MIM.rs:261
  drMinHole() at p12723_functions.rs:2476
    area() at p12723_functions.rs:2466: Command replaced with an internal function.
area(temp, value < area)
  Comment: "MIM_22: Min required CE1/2 hole area (sq um) 10.78 sq um"
  Function: area
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MIM_23 90 1023 Minimum CE1/2 jog length
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MIM.rs:266: 
======================== Checking MIM_23 ========================

adjacent_edge() at p1273dx_MIM.rs:267: Command replaced with an internal function.
adjacent_edge(CE1, length < MIM_23, angle1 = 90, angle2 = 270)
  Comment: "MIM_23: Minimum CE1/2 jog length 1.0 "
  Function: adjacent_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

adjacent_edge() at p1273dx_MIM.rs:268: Command replaced with an internal function.
adjacent_edge(CE2, length < MIM_23, angle1 = 90, angle2 = 270)
  Comment: "MIM_23: Minimum CE1/2 jog length 1.0 "
  Function: adjacent_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MIM_25 90 1025 Min required CE1/2 area (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MIM.rs:275: 
======================== Checking MIM_25 ========================

drMinAreaWaive() at p1273dx_MIM.rs:276
  not() at p12723_functions.rs:2486: Command replaced with an internal function.
temp not waive
  Comment: "MIM_25: Min required CE1/2 area (sq um) 64.0 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinAreaWaive() at p1273dx_MIM.rs:277
  not() at p12723_functions.rs:2486: Command replaced with an internal function.
temp not waive
  Comment: "MIM_25: Min required CE1/2 area (sq um) 64.0 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MIM_26 90 1026 Max extent of CE1/2
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MIM.rs:284: 
======================== Checking MIM_26 ========================

extent() at p1273dx_MIM.rs:285: Command replaced with an internal function.
extent(CE1, sides = { > MIM_26, > 0 })
  Comment: "MIM_26: Max extent of CE1/2 250.0 "
  Function: extent
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

extent() at p1273dx_MIM.rs:286: Command replaced with an internal function.
extent(CE2, sides = { > MIM_26, > 0 })
  Comment: "MIM_26: Max extent of CE1/2 250.0 "
  Function: extent
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MIM_71 90 1071 In double stacked MIM cap configuration, HV/EHV(CE1)-floating(CE2) and floating(CE2)-VSS(CE1) caps are connected by a common floating CE2
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MIM.rs:292: 
======================== Checking MIM_71 ========================

not_interacting() at p1273dx_MIM.rs:293: Command replaced with an internal function.
ce1_ehvhv not_interacting ce2Floating
  Comment: "MIM_71: In double stacked MIM cap configuration, HV/EHV(CE1)-floating(CE2) and floating(CE2)-VSS(CE1) caps are connected by a common floating CE2 0.0 "
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not_interacting() at p1273dx_MIM.rs:294: Command replaced with an internal function.
ce2FloatEHVHV not_interacting ce1vssEHVHV
  Comment: "MIM_71: In double stacked MIM cap configuration, HV/EHV(CE1)-floating(CE2) and floating(CE2)-VSS(CE1) caps are connected by a common floating CE2 0.0 "
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MIM_72 90 1072 Max area ratio of VSS CE1-floating CE2 cap to HV/EHV CE1-floating CE2 cap in a double stack
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MIM.rs:303: 
======================== Checking MIM_72 ========================

net_select() at p1273dx_MIM.rs:304: Command replaced with an internal function.
net_select(connect_sequence = mim72_construction_connect, layer_groups = { "plate1" => ce1ce2Plate2a, "plate2" => ce2ce1Plate2b }, net_function = stackedMimMax)
  Comment: "MIM_72: Max area ratio of VSS CE1-floating CE2 cap to HV/EHV CE1-floating CE2 cap in a double stack 1.2 "
  Function: net_select
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MIM_73 90 1073 Min area ratio of VSS CE1-floating CE2 cap to HV/EHV CE1-floating CE2 cap in a double stack
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MIM.rs:312: 
======================== Checking MIM_73 ========================

net_select() at p1273dx_MIM.rs:313: Command replaced with an internal function.
net_select(connect_sequence = mim72_construction_connect, layer_groups = { "plate1" => ce1ce2Plate2a, "plate2" => ce2ce1Plate2b }, net_function = stackedMimMin)
  Comment: "MIM_73: Min area ratio of VSS CE1-floating CE2 cap to HV/EHV CE1-floating CE2 cap in a double stack 1.0 "
  Function: net_select
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MIM_81 90 1081 In triple stacked MIM cap configuration, UHV(CE1)-floating(CE2), floating(CE2)-floating(CE1), floating(CE1)-VSS(CE2) caps are connected by common floating CE1/CE2
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MIM.rs:323: 
======================== Checking MIM_81 ========================

not_interacting() at p1273dx_MIM.rs:324: Command replaced with an internal function.
ce1_uhv not_interacting ce2Floating
  Comment: "MIM_81: In triple stacked MIM cap configuration, UHV(CE1)-floating(CE2), floating(CE2)-floating(CE1), floating(CE1)-VSS(CE2) caps are connected by common floating CE1/CE2 0.0 "
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not_interacting() at p1273dx_MIM.rs:325: Command replaced with an internal function.
ce2FloatUHV not_interacting ce1FloatUHV
  Comment: "MIM_81: In triple stacked MIM cap configuration, UHV(CE1)-floating(CE2), floating(CE2)-floating(CE1), floating(CE1)-VSS(CE2) caps are connected by common floating CE1/CE2 0.0 "
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not_interacting() at p1273dx_MIM.rs:326: Command replaced with an internal function.
ce1FloatUHV not_interacting ce2vssUHV
  Comment: "MIM_81: In triple stacked MIM cap configuration, UHV(CE1)-floating(CE2), floating(CE2)-floating(CE1), floating(CE1)-VSS(CE2) caps are connected by common floating CE1/CE2 0.0 "
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MIM_82 90 1082 Max area ratio of middle cap (floating CE2-floating CE1) to top (UHV CE1-floating CE2) or bottom (floating CE1-VSS CE2) caps in a triple stack
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MIM.rs:337: 
======================== Checking MIM_82 ========================

net_select() at p1273dx_MIM.rs:338: Command replaced with an internal function.
net_select(connect_sequence = mim82p1_construction_connect, layer_groups = { "plate1" => ce1ce2Plate3a, "plate2" => ce2ce1Plate3b }, net_function = stackedMimMax)
  Comment: "MIM_82: Max area ratio of middle cap (floating CE2-floating CE1) to top (UHV CE1-floating CE2) or bottom (floating CE1-VSS CE2) caps in a triple stack 1.2 "
  Function: net_select
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

net_select() at p1273dx_MIM.rs:341: Command replaced with an internal function.
net_select(connect_sequence = mim82p2_construction_connect, layer_groups = { "plate1" => ce1ce2Plate3c, "plate2" => ce2ce1Plate3b }, net_function = stackedMimMax)
  Comment: "MIM_82: Max area ratio of middle cap (floating CE2-floating CE1) to top (UHV CE1-floating CE2) or bottom (floating CE1-VSS CE2) caps in a triple stack 1.2 "
  Function: net_select
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MIM_83 90 1083 Min area ratio of middle cap (floating CE2-floating CE1) to top (UHV CE1-floating CE2) or bottom (floating CE1-VSS CE2) caps in a triple stack
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MIM.rs:349: 
======================== Checking MIM_83 ========================

net_select() at p1273dx_MIM.rs:350: Command replaced with an internal function.
net_select(connect_sequence = mim82p1_construction_connect, layer_groups = { "plate1" => ce1ce2Plate3a, "plate2" => ce2ce1Plate3b }, net_function = stackedMimMin)
  Comment: "MIM_83: Min area ratio of middle cap (floating CE2-floating CE1) to top (UHV CE1-floating CE2) or bottom (floating CE1-VSS CE2) caps in a triple stack 1.0 "
  Function: net_select
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

net_select() at p1273dx_MIM.rs:353: Command replaced with an internal function.
net_select(connect_sequence = mim82p2_construction_connect, layer_groups = { "plate1" => ce1ce2Plate3c, "plate2" => ce2ce1Plate3b }, net_function = stackedMimMin)
  Comment: "MIM_83: Min area ratio of middle cap (floating CE2-floating CE1) to top (UHV CE1-floating CE2) or bottom (floating CE1-VSS CE2) caps in a triple stack 1.0 "
  Function: net_select
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_01 166 1001 Minimum width of NV1/PV1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:16: 
======================== Checking UV1_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_32 166 1032 NV1/PV1 layer is allowed to have coincident edges of length >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:25: 
======================== Checking UV1_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_31 166 1031 Minimum space of NV1/PV1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:46: 
======================== Checking UV1_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_33 166 1033 NV1/PV1 layer is allowed to have coincident corners with space >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:55: 
======================== Checking UV1_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_11 166 1011 NV1/PV1 enclosure of nuv1/puv1 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:123: 
======================== Checking UV1_11 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_12 166 1012 NV1/PV1 enclosure of nuv1/puv1 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:128: 
======================== Checking UV1_12 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_13 166 1013 NV1/PV1 space to non-n/puv1 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:135: 
======================== Checking UV1_13 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_14 166 1014 NV1/PV1 space to non-n/puv1 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:140: 
======================== Checking UV1_14 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_116 166 1116 NV1/PV1 convex corner enclosure of nuv1/puv1 gate, when the corner is mid dummy poly and the OGD edge at the corner is coincident with the nwell edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:147: 
======================== Checking UV1_116 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_16 166 1016 NV1/PV1 unrestricted convex corner enclosure of nuv1/puv1 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:155: 
======================== Checking UV1_16 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_17 166 1017 NV1/PV1 concave corner enclosure of non-n/puv1 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:192: 
======================== Checking UV1_17 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_05 166 1005 Minimum required area of NV1/PV1 layer (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:202: 
======================== Checking UV1_05 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_06 166 1006 Minimum required hole area of NV1/PV1 layer  (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:209: 
======================== Checking UV1_06 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_07 166 1007 Unrestricted minimum segment lengths
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:222: 
======================== Checking UV1_07 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_08 166 1008 Restricted minimum segment lengths (has additional segment-to-segment requirements)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:228: 
======================== Checking UV1_08 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_15 166 1015 NV1/PV1 PGD edge must be centered in poly space or poly width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:240: 
======================== Checking UV1_15 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_01 166 1001 Minimum width of NV1/PV1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:16: 
======================== Checking UV1_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_32 166 1032 NV1/PV1 layer is allowed to have coincident edges of length >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:25: 
======================== Checking UV1_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_31 166 1031 Minimum space of NV1/PV1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:46: 
======================== Checking UV1_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_33 166 1033 NV1/PV1 layer is allowed to have coincident corners with space >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:55: 
======================== Checking UV1_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_11 166 1011 NV1/PV1 enclosure of nuv1/puv1 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:123: 
======================== Checking UV1_11 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_12 166 1012 NV1/PV1 enclosure of nuv1/puv1 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:128: 
======================== Checking UV1_12 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_13 166 1013 NV1/PV1 space to non-n/puv1 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:135: 
======================== Checking UV1_13 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_14 166 1014 NV1/PV1 space to non-n/puv1 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:140: 
======================== Checking UV1_14 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_116 166 1116 NV1/PV1 convex corner enclosure of nuv1/puv1 gate, when the corner is mid dummy poly and the OGD edge at the corner is coincident with the nwell edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:147: 
======================== Checking UV1_116 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_16 166 1016 NV1/PV1 unrestricted convex corner enclosure of nuv1/puv1 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:155: 
======================== Checking UV1_16 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_17 166 1017 NV1/PV1 concave corner enclosure of non-n/puv1 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:192: 
======================== Checking UV1_17 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_05 166 1005 Minimum required area of NV1/PV1 layer (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:202: 
======================== Checking UV1_05 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_06 166 1006 Minimum required hole area of NV1/PV1 layer  (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:209: 
======================== Checking UV1_06 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_07 166 1007 Unrestricted minimum segment lengths
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:222: 
======================== Checking UV1_07 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_08 166 1008 Restricted minimum segment lengths (has additional segment-to-segment requirements)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:228: 
======================== Checking UV1_08 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_15 166 1015 NV1/PV1 PGD edge must be centered in poly space or poly width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:240: 
======================== Checking UV1_15 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_01 166 1001 Minimum width of NV1/PV1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:16: 
======================== Checking UV1_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_32 166 1032 NV1/PV1 layer is allowed to have coincident edges of length >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:25: 
======================== Checking UV1_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_31 166 1031 Minimum space of NV1/PV1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:46: 
======================== Checking UV1_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_33 166 1033 NV1/PV1 layer is allowed to have coincident corners with space >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:55: 
======================== Checking UV1_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_11 166 1011 NV1/PV1 enclosure of nuv1/puv1 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:123: 
======================== Checking UV1_11 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_12 166 1012 NV1/PV1 enclosure of nuv1/puv1 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:128: 
======================== Checking UV1_12 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_13 166 1013 NV1/PV1 space to non-n/puv1 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:135: 
======================== Checking UV1_13 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_14 166 1014 NV1/PV1 space to non-n/puv1 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:140: 
======================== Checking UV1_14 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_116 166 1116 NV1/PV1 convex corner enclosure of nuv1/puv1 gate, when the corner is mid dummy poly and the OGD edge at the corner is coincident with the nwell edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:147: 
======================== Checking UV1_116 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_16 166 1016 NV1/PV1 unrestricted convex corner enclosure of nuv1/puv1 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:155: 
======================== Checking UV1_16 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_17 166 1017 NV1/PV1 concave corner enclosure of non-n/puv1 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:192: 
======================== Checking UV1_17 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_05 166 1005 Minimum required area of NV1/PV1 layer (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:202: 
======================== Checking UV1_05 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_06 166 1006 Minimum required hole area of NV1/PV1 layer  (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:209: 
======================== Checking UV1_06 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_07 166 1007 Unrestricted minimum segment lengths
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:222: 
======================== Checking UV1_07 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_08 166 1008 Restricted minimum segment lengths (has additional segment-to-segment requirements)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:228: 
======================== Checking UV1_08 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_15 166 1015 NV1/PV1 PGD edge must be centered in poly space or poly width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:240: 
======================== Checking UV1_15 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_01 166 1001 Minimum width of NV1/PV1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:16: 
======================== Checking UV1_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_32 166 1032 NV1/PV1 layer is allowed to have coincident edges of length >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:25: 
======================== Checking UV1_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_31 166 1031 Minimum space of NV1/PV1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:46: 
======================== Checking UV1_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_33 166 1033 NV1/PV1 layer is allowed to have coincident corners with space >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:55: 
======================== Checking UV1_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_11 166 1011 NV1/PV1 enclosure of nuv1/puv1 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:123: 
======================== Checking UV1_11 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_12 166 1012 NV1/PV1 enclosure of nuv1/puv1 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:128: 
======================== Checking UV1_12 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_13 166 1013 NV1/PV1 space to non-n/puv1 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:135: 
======================== Checking UV1_13 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_14 166 1014 NV1/PV1 space to non-n/puv1 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:140: 
======================== Checking UV1_14 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_116 166 1116 NV1/PV1 convex corner enclosure of nuv1/puv1 gate, when the corner is mid dummy poly and the OGD edge at the corner is coincident with the nwell edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:147: 
======================== Checking UV1_116 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_16 166 1016 NV1/PV1 unrestricted convex corner enclosure of nuv1/puv1 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:155: 
======================== Checking UV1_16 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_17 166 1017 NV1/PV1 concave corner enclosure of non-n/puv1 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:192: 
======================== Checking UV1_17 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_05 166 1005 Minimum required area of NV1/PV1 layer (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:202: 
======================== Checking UV1_05 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_06 166 1006 Minimum required hole area of NV1/PV1 layer  (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:209: 
======================== Checking UV1_06 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_07 166 1007 Unrestricted minimum segment lengths
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:222: 
======================== Checking UV1_07 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_08 166 1008 Restricted minimum segment lengths (has additional segment-to-segment requirements)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:228: 
======================== Checking UV1_08 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_15 166 1015 NV1/PV1 PGD edge must be centered in poly space or poly width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:240: 
======================== Checking UV1_15 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_01 166 1001 Minimum width of NV1/PV1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:16: 
======================== Checking UV1_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_32 166 1032 NV1/PV1 layer is allowed to have coincident edges of length >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:25: 
======================== Checking UV1_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_31 166 1031 Minimum space of NV1/PV1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:46: 
======================== Checking UV1_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_33 166 1033 NV1/PV1 layer is allowed to have coincident corners with space >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:55: 
======================== Checking UV1_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_11 166 1011 NV1/PV1 enclosure of nuv1/puv1 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:123: 
======================== Checking UV1_11 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_12 166 1012 NV1/PV1 enclosure of nuv1/puv1 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:128: 
======================== Checking UV1_12 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_13 166 1013 NV1/PV1 space to non-n/puv1 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:135: 
======================== Checking UV1_13 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_14 166 1014 NV1/PV1 space to non-n/puv1 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:140: 
======================== Checking UV1_14 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_116 166 1116 NV1/PV1 convex corner enclosure of nuv1/puv1 gate, when the corner is mid dummy poly and the OGD edge at the corner is coincident with the nwell edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:147: 
======================== Checking UV1_116 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_16 166 1016 NV1/PV1 unrestricted convex corner enclosure of nuv1/puv1 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:155: 
======================== Checking UV1_16 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_17 166 1017 NV1/PV1 concave corner enclosure of non-n/puv1 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:192: 
======================== Checking UV1_17 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_05 166 1005 Minimum required area of NV1/PV1 layer (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:202: 
======================== Checking UV1_05 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_06 166 1006 Minimum required hole area of NV1/PV1 layer  (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:209: 
======================== Checking UV1_06 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_07 166 1007 Unrestricted minimum segment lengths
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:222: 
======================== Checking UV1_07 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_08 166 1008 Restricted minimum segment lengths (has additional segment-to-segment requirements)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:228: 
======================== Checking UV1_08 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_15 166 1015 NV1/PV1 PGD edge must be centered in poly space or poly width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:240: 
======================== Checking UV1_15 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_01 166 1001 Minimum width of NV1/PV1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:16: 
======================== Checking UV1_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_32 166 1032 NV1/PV1 layer is allowed to have coincident edges of length >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:25: 
======================== Checking UV1_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_31 166 1031 Minimum space of NV1/PV1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:46: 
======================== Checking UV1_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_33 166 1033 NV1/PV1 layer is allowed to have coincident corners with space >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:55: 
======================== Checking UV1_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_11 166 1011 NV1/PV1 enclosure of nuv1/puv1 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:123: 
======================== Checking UV1_11 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_12 166 1012 NV1/PV1 enclosure of nuv1/puv1 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:128: 
======================== Checking UV1_12 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_13 166 1013 NV1/PV1 space to non-n/puv1 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:135: 
======================== Checking UV1_13 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_14 166 1014 NV1/PV1 space to non-n/puv1 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:140: 
======================== Checking UV1_14 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_116 166 1116 NV1/PV1 convex corner enclosure of nuv1/puv1 gate, when the corner is mid dummy poly and the OGD edge at the corner is coincident with the nwell edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:147: 
======================== Checking UV1_116 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_16 166 1016 NV1/PV1 unrestricted convex corner enclosure of nuv1/puv1 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:155: 
======================== Checking UV1_16 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_17 166 1017 NV1/PV1 concave corner enclosure of non-n/puv1 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:192: 
======================== Checking UV1_17 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_05 166 1005 Minimum required area of NV1/PV1 layer (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:202: 
======================== Checking UV1_05 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_06 166 1006 Minimum required hole area of NV1/PV1 layer  (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:209: 
======================== Checking UV1_06 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_07 166 1007 Unrestricted minimum segment lengths
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:222: 
======================== Checking UV1_07 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_08 166 1008 Restricted minimum segment lengths (has additional segment-to-segment requirements)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:228: 
======================== Checking UV1_08 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_15 166 1015 NV1/PV1 PGD edge must be centered in poly space or poly width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:240: 
======================== Checking UV1_15 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_01 166 1001 Minimum width of NV1/PV1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:16: 
======================== Checking UV1_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_32 166 1032 NV1/PV1 layer is allowed to have coincident edges of length >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:25: 
======================== Checking UV1_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_31 166 1031 Minimum space of NV1/PV1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:46: 
======================== Checking UV1_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_33 166 1033 NV1/PV1 layer is allowed to have coincident corners with space >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:55: 
======================== Checking UV1_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_11 166 1011 NV1/PV1 enclosure of nuv1/puv1 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:123: 
======================== Checking UV1_11 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_12 166 1012 NV1/PV1 enclosure of nuv1/puv1 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:128: 
======================== Checking UV1_12 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_13 166 1013 NV1/PV1 space to non-n/puv1 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:135: 
======================== Checking UV1_13 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_14 166 1014 NV1/PV1 space to non-n/puv1 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:140: 
======================== Checking UV1_14 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_116 166 1116 NV1/PV1 convex corner enclosure of nuv1/puv1 gate, when the corner is mid dummy poly and the OGD edge at the corner is coincident with the nwell edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:147: 
======================== Checking UV1_116 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_16 166 1016 NV1/PV1 unrestricted convex corner enclosure of nuv1/puv1 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:155: 
======================== Checking UV1_16 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_17 166 1017 NV1/PV1 concave corner enclosure of non-n/puv1 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:192: 
======================== Checking UV1_17 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_05 166 1005 Minimum required area of NV1/PV1 layer (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:202: 
======================== Checking UV1_05 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_06 166 1006 Minimum required hole area of NV1/PV1 layer  (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:209: 
======================== Checking UV1_06 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_07 166 1007 Unrestricted minimum segment lengths
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:222: 
======================== Checking UV1_07 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_08 166 1008 Restricted minimum segment lengths (has additional segment-to-segment requirements)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:228: 
======================== Checking UV1_08 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_15 166 1015 NV1/PV1 PGD edge must be centered in poly space or poly width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:240: 
======================== Checking UV1_15 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_01 166 1001 Minimum width of NV1/PV1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:16: 
======================== Checking UV1_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_32 166 1032 NV1/PV1 layer is allowed to have coincident edges of length >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:25: 
======================== Checking UV1_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_31 166 1031 Minimum space of NV1/PV1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:46: 
======================== Checking UV1_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_33 166 1033 NV1/PV1 layer is allowed to have coincident corners with space >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:55: 
======================== Checking UV1_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_11 166 1011 NV1/PV1 enclosure of nuv1/puv1 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:123: 
======================== Checking UV1_11 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_12 166 1012 NV1/PV1 enclosure of nuv1/puv1 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:128: 
======================== Checking UV1_12 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_13 166 1013 NV1/PV1 space to non-n/puv1 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:135: 
======================== Checking UV1_13 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_14 166 1014 NV1/PV1 space to non-n/puv1 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:140: 
======================== Checking UV1_14 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_116 166 1116 NV1/PV1 convex corner enclosure of nuv1/puv1 gate, when the corner is mid dummy poly and the OGD edge at the corner is coincident with the nwell edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:147: 
======================== Checking UV1_116 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_16 166 1016 NV1/PV1 unrestricted convex corner enclosure of nuv1/puv1 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:155: 
======================== Checking UV1_16 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_17 166 1017 NV1/PV1 concave corner enclosure of non-n/puv1 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:192: 
======================== Checking UV1_17 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_05 166 1005 Minimum required area of NV1/PV1 layer (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:202: 
======================== Checking UV1_05 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_06 166 1006 Minimum required hole area of NV1/PV1 layer  (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:209: 
======================== Checking UV1_06 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_07 166 1007 Unrestricted minimum segment lengths
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:222: 
======================== Checking UV1_07 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_08 166 1008 Restricted minimum segment lengths (has additional segment-to-segment requirements)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:228: 
======================== Checking UV1_08 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_15 166 1015 NV1/PV1 PGD edge must be centered in poly space or poly width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:240: 
======================== Checking UV1_15 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_01 166 1001 Minimum width of NV1/PV1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:16: 
======================== Checking UV1_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_32 166 1032 NV1/PV1 layer is allowed to have coincident edges of length >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:25: 
======================== Checking UV1_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_31 166 1031 Minimum space of NV1/PV1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:46: 
======================== Checking UV1_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_33 166 1033 NV1/PV1 layer is allowed to have coincident corners with space >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:55: 
======================== Checking UV1_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_11 166 1011 NV1/PV1 enclosure of nuv1/puv1 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:123: 
======================== Checking UV1_11 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_12 166 1012 NV1/PV1 enclosure of nuv1/puv1 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:128: 
======================== Checking UV1_12 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_13 166 1013 NV1/PV1 space to non-n/puv1 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:135: 
======================== Checking UV1_13 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_14 166 1014 NV1/PV1 space to non-n/puv1 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:140: 
======================== Checking UV1_14 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_116 166 1116 NV1/PV1 convex corner enclosure of nuv1/puv1 gate, when the corner is mid dummy poly and the OGD edge at the corner is coincident with the nwell edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:147: 
======================== Checking UV1_116 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_16 166 1016 NV1/PV1 unrestricted convex corner enclosure of nuv1/puv1 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:155: 
======================== Checking UV1_16 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_17 166 1017 NV1/PV1 concave corner enclosure of non-n/puv1 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:192: 
======================== Checking UV1_17 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_05 166 1005 Minimum required area of NV1/PV1 layer (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:202: 
======================== Checking UV1_05 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_06 166 1006 Minimum required hole area of NV1/PV1 layer  (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:209: 
======================== Checking UV1_06 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_07 166 1007 Unrestricted minimum segment lengths
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:222: 
======================== Checking UV1_07 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_08 166 1008 Restricted minimum segment lengths (has additional segment-to-segment requirements)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:228: 
======================== Checking UV1_08 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_15 166 1015 NV1/PV1 PGD edge must be centered in poly space or poly width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:240: 
======================== Checking UV1_15 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_01 166 1001 Minimum width of NV1/PV1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:16: 
======================== Checking UV1_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_32 166 1032 NV1/PV1 layer is allowed to have coincident edges of length >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:25: 
======================== Checking UV1_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_31 166 1031 Minimum space of NV1/PV1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:46: 
======================== Checking UV1_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_33 166 1033 NV1/PV1 layer is allowed to have coincident corners with space >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:55: 
======================== Checking UV1_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_11 166 1011 NV1/PV1 enclosure of nuv1/puv1 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:123: 
======================== Checking UV1_11 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_12 166 1012 NV1/PV1 enclosure of nuv1/puv1 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:128: 
======================== Checking UV1_12 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_13 166 1013 NV1/PV1 space to non-n/puv1 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:135: 
======================== Checking UV1_13 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_14 166 1014 NV1/PV1 space to non-n/puv1 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:140: 
======================== Checking UV1_14 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_116 166 1116 NV1/PV1 convex corner enclosure of nuv1/puv1 gate, when the corner is mid dummy poly and the OGD edge at the corner is coincident with the nwell edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:147: 
======================== Checking UV1_116 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_16 166 1016 NV1/PV1 unrestricted convex corner enclosure of nuv1/puv1 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:155: 
======================== Checking UV1_16 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_17 166 1017 NV1/PV1 concave corner enclosure of non-n/puv1 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:192: 
======================== Checking UV1_17 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_05 166 1005 Minimum required area of NV1/PV1 layer (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:202: 
======================== Checking UV1_05 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_06 166 1006 Minimum required hole area of NV1/PV1 layer  (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:209: 
======================== Checking UV1_06 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_07 166 1007 Unrestricted minimum segment lengths
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:222: 
======================== Checking UV1_07 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_08 166 1008 Restricted minimum segment lengths (has additional segment-to-segment requirements)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:228: 
======================== Checking UV1_08 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_15 166 1015 NV1/PV1 PGD edge must be centered in poly space or poly width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:240: 
======================== Checking UV1_15 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_01 167 1001 Minimum width of NV2/PV2 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:16: 
======================== Checking UV2_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_32 167 1032 NV2/PV2 layer is allowed to have coincident edges of length >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:25: 
======================== Checking UV2_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_31 167 1031 Minimum space of NV2/PV2 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:46: 
======================== Checking UV2_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_33 167 1033 NV2/PV2 layer is allowed to have coincident corners with space >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:55: 
======================== Checking UV2_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_11 167 1011 NV2/PV2 enclosure of nuv2/puv2 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:123: 
======================== Checking UV2_11 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_12 167 1012 NV2/PV2 enclosure of nuv2/puv2 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:128: 
======================== Checking UV2_12 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_13 167 1013 NV2/PV2 space to non-n/puv2 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:135: 
======================== Checking UV2_13 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_14 167 1014 NV2/PV2 space to non-n/puv2 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:140: 
======================== Checking UV2_14 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_116 167 1116 NV2/PV2 convex corner enclosure of nuv2/puv2 gate, when the corner is mid dummy poly and the OGD edge at the corner is coincident with the nwell edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:147: 
======================== Checking UV2_116 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_16 167 1016 NV2/PV2 unrestricted convex corner enclosure of nuv2/puv2 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:155: 
======================== Checking UV2_16 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_17 167 1017 NV2/PV2 concave corner enclosure of non-n/puv2 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:192: 
======================== Checking UV2_17 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_05 167 1005 Minimum required area of NV2/PV2 layer (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:202: 
======================== Checking UV2_05 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_06 167 1006 Minimum required hole area of NV2/PV2 layer  (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:209: 
======================== Checking UV2_06 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_07 167 1007 Minimum segment lengths
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:222: 
======================== Checking UV2_07 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_08 167 1008 Restricted minimum segment lengths (has additional segment-to-segment requirements)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:228: 
======================== Checking UV2_08 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_15 167 1015 NV2/PV2 PGD edge must be centered in poly space or poly width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:240: 
======================== Checking UV2_15 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_01 167 1001 Minimum width of NV2/PV2 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:16: 
======================== Checking UV2_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_32 167 1032 NV2/PV2 layer is allowed to have coincident edges of length >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:25: 
======================== Checking UV2_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_31 167 1031 Minimum space of NV2/PV2 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:46: 
======================== Checking UV2_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_33 167 1033 NV2/PV2 layer is allowed to have coincident corners with space >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:55: 
======================== Checking UV2_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_11 167 1011 NV2/PV2 enclosure of nuv2/puv2 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:123: 
======================== Checking UV2_11 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_12 167 1012 NV2/PV2 enclosure of nuv2/puv2 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:128: 
======================== Checking UV2_12 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_13 167 1013 NV2/PV2 space to non-n/puv2 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:135: 
======================== Checking UV2_13 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_14 167 1014 NV2/PV2 space to non-n/puv2 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:140: 
======================== Checking UV2_14 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_116 167 1116 NV2/PV2 convex corner enclosure of nuv2/puv2 gate, when the corner is mid dummy poly and the OGD edge at the corner is coincident with the nwell edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:147: 
======================== Checking UV2_116 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_16 167 1016 NV2/PV2 unrestricted convex corner enclosure of nuv2/puv2 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:155: 
======================== Checking UV2_16 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_17 167 1017 NV2/PV2 concave corner enclosure of non-n/puv2 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:192: 
======================== Checking UV2_17 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_05 167 1005 Minimum required area of NV2/PV2 layer (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:202: 
======================== Checking UV2_05 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_06 167 1006 Minimum required hole area of NV2/PV2 layer  (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:209: 
======================== Checking UV2_06 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_07 167 1007 Minimum segment lengths
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:222: 
======================== Checking UV2_07 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_08 167 1008 Restricted minimum segment lengths (has additional segment-to-segment requirements)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:228: 
======================== Checking UV2_08 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_15 167 1015 NV2/PV2 PGD edge must be centered in poly space or poly width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:240: 
======================== Checking UV2_15 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_01 167 1001 Minimum width of NV2/PV2 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:16: 
======================== Checking UV2_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_32 167 1032 NV2/PV2 layer is allowed to have coincident edges of length >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:25: 
======================== Checking UV2_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_31 167 1031 Minimum space of NV2/PV2 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:46: 
======================== Checking UV2_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_33 167 1033 NV2/PV2 layer is allowed to have coincident corners with space >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:55: 
======================== Checking UV2_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_11 167 1011 NV2/PV2 enclosure of nuv2/puv2 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:123: 
======================== Checking UV2_11 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_12 167 1012 NV2/PV2 enclosure of nuv2/puv2 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:128: 
======================== Checking UV2_12 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_13 167 1013 NV2/PV2 space to non-n/puv2 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:135: 
======================== Checking UV2_13 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_14 167 1014 NV2/PV2 space to non-n/puv2 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:140: 
======================== Checking UV2_14 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_116 167 1116 NV2/PV2 convex corner enclosure of nuv2/puv2 gate, when the corner is mid dummy poly and the OGD edge at the corner is coincident with the nwell edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:147: 
======================== Checking UV2_116 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_16 167 1016 NV2/PV2 unrestricted convex corner enclosure of nuv2/puv2 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:155: 
======================== Checking UV2_16 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_17 167 1017 NV2/PV2 concave corner enclosure of non-n/puv2 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:192: 
======================== Checking UV2_17 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_05 167 1005 Minimum required area of NV2/PV2 layer (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:202: 
======================== Checking UV2_05 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_06 167 1006 Minimum required hole area of NV2/PV2 layer  (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:209: 
======================== Checking UV2_06 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_07 167 1007 Minimum segment lengths
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:222: 
======================== Checking UV2_07 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_08 167 1008 Restricted minimum segment lengths (has additional segment-to-segment requirements)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:228: 
======================== Checking UV2_08 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_15 167 1015 NV2/PV2 PGD edge must be centered in poly space or poly width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:240: 
======================== Checking UV2_15 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_01 167 1001 Minimum width of NV2/PV2 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:16: 
======================== Checking UV2_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_32 167 1032 NV2/PV2 layer is allowed to have coincident edges of length >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:25: 
======================== Checking UV2_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_31 167 1031 Minimum space of NV2/PV2 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:46: 
======================== Checking UV2_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_33 167 1033 NV2/PV2 layer is allowed to have coincident corners with space >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:55: 
======================== Checking UV2_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_11 167 1011 NV2/PV2 enclosure of nuv2/puv2 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:123: 
======================== Checking UV2_11 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_12 167 1012 NV2/PV2 enclosure of nuv2/puv2 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:128: 
======================== Checking UV2_12 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_13 167 1013 NV2/PV2 space to non-n/puv2 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:135: 
======================== Checking UV2_13 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_14 167 1014 NV2/PV2 space to non-n/puv2 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:140: 
======================== Checking UV2_14 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_116 167 1116 NV2/PV2 convex corner enclosure of nuv2/puv2 gate, when the corner is mid dummy poly and the OGD edge at the corner is coincident with the nwell edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:147: 
======================== Checking UV2_116 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_16 167 1016 NV2/PV2 unrestricted convex corner enclosure of nuv2/puv2 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:155: 
======================== Checking UV2_16 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_17 167 1017 NV2/PV2 concave corner enclosure of non-n/puv2 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:192: 
======================== Checking UV2_17 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_05 167 1005 Minimum required area of NV2/PV2 layer (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:202: 
======================== Checking UV2_05 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_06 167 1006 Minimum required hole area of NV2/PV2 layer  (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:209: 
======================== Checking UV2_06 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_07 167 1007 Minimum segment lengths
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:222: 
======================== Checking UV2_07 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_08 167 1008 Restricted minimum segment lengths (has additional segment-to-segment requirements)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:228: 
======================== Checking UV2_08 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_15 167 1015 NV2/PV2 PGD edge must be centered in poly space or poly width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:240: 
======================== Checking UV2_15 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_01 175 1001 Minimum width of NV3/PV3 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:16: 
======================== Checking UV3_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_32 175 1032 NV3/PV3 layer is allowed to have coincident edges of length >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:25: 
======================== Checking UV3_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_31 175 1031 Minimum space of NV3/PV3 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:46: 
======================== Checking UV3_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_33 175 1033 NV3/PV3 layer is allowed to have coincident corners with space >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:55: 
======================== Checking UV3_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_11 175 1011 NV3/PV3 enclosure of nuv3/puv3 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:123: 
======================== Checking UV3_11 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_12 175 1012 NV3/PV3 enclosure of nuv3/puv3 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:128: 
======================== Checking UV3_12 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_13 175 1013 NV3/PV3 space to non-n/puv3 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:135: 
======================== Checking UV3_13 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_14 175 1014 NV3/PV3 space to non-n/puv3 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:140: 
======================== Checking UV3_14 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_116 175 1116 NV3/PV3 convex corner enclosure of nuv3/puv3 gate, when the corner is mid dummy poly and the OGD edge at the corner is coincident with the nwell edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:147: 
======================== Checking UV3_116 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_16 175 1016 NV3/PV3 unrestricted convex corner enclosure of nuv3/puv3 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:155: 
======================== Checking UV3_16 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_17 175 1017 NV3/PV3 concave corner enclosure of non-n/puv3 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:192: 
======================== Checking UV3_17 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_05 175 1005 Minimum required area of NV3/PV3 layer (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:202: 
======================== Checking UV3_05 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_06 175 1006 Minimum required hole area of NV3/PV3 layer  (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:209: 
======================== Checking UV3_06 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_07 175 1007 Minimum segment lengths
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:222: 
======================== Checking UV3_07 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_08 175 1008 Restricted minimum segment lengths (has additional segment-to-segment requirements)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:228: 
======================== Checking UV3_08 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_15 175 1015 NV3/PV3 PGD edge must be centered in poly space or poly width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:240: 
======================== Checking UV3_15 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_01 175 1001 Minimum width of NV3/PV3 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:16: 
======================== Checking UV3_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_32 175 1032 NV3/PV3 layer is allowed to have coincident edges of length >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:25: 
======================== Checking UV3_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_31 175 1031 Minimum space of NV3/PV3 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:46: 
======================== Checking UV3_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_33 175 1033 NV3/PV3 layer is allowed to have coincident corners with space >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:55: 
======================== Checking UV3_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_11 175 1011 NV3/PV3 enclosure of nuv3/puv3 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:123: 
======================== Checking UV3_11 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_12 175 1012 NV3/PV3 enclosure of nuv3/puv3 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:128: 
======================== Checking UV3_12 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_13 175 1013 NV3/PV3 space to non-n/puv3 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:135: 
======================== Checking UV3_13 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_14 175 1014 NV3/PV3 space to non-n/puv3 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:140: 
======================== Checking UV3_14 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_116 175 1116 NV3/PV3 convex corner enclosure of nuv3/puv3 gate, when the corner is mid dummy poly and the OGD edge at the corner is coincident with the nwell edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:147: 
======================== Checking UV3_116 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_16 175 1016 NV3/PV3 unrestricted convex corner enclosure of nuv3/puv3 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:155: 
======================== Checking UV3_16 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_17 175 1017 NV3/PV3 concave corner enclosure of non-n/puv3 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:192: 
======================== Checking UV3_17 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_05 175 1005 Minimum required area of NV3/PV3 layer (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:202: 
======================== Checking UV3_05 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_06 175 1006 Minimum required hole area of NV3/PV3 layer  (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:209: 
======================== Checking UV3_06 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_07 175 1007 Minimum segment lengths
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:222: 
======================== Checking UV3_07 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_08 175 1008 Restricted minimum segment lengths (has additional segment-to-segment requirements)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:228: 
======================== Checking UV3_08 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV3_15 175 1015 NV3/PV3 PGD edge must be centered in poly space or poly width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:240: 
======================== Checking UV3_15 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= LV_er1 24 2001 Wrongly placed LLn/p ID layer
and() at p12723_VT.rs:104: Command replaced with an internal function.
NV3 and pgate
  Comment: "LV_er1: Wrongly placed LLn/p ID layer 0.0 "
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

and() at p12723_VT.rs:105: Command replaced with an internal function.
PV3 and ngate
  Comment: "LV_er1: Wrongly placed LLn/p ID layer 0.0 "
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= LV_er2 24 2002 NV1/PV1 cannot interact with V1pitchID or TRDTOV1
interacting() at p12723_VT.rs:120: Command replaced with an internal function.
NV1 interacting (TRDTOV1 or V1PITCHID)
  Comment: "LV_er2: NV1/PV1 cannot interact with V1pitchID or TRDTOV1 0.0 "
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

interacting() at p12723_VT.rs:121: Command replaced with an internal function.
PV1 interacting (TRDTOV1 or V1PITCHID)
  Comment: "LV_er2: NV1/PV1 cannot interact with V1pitchID or TRDTOV1 0.0 "
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_01 167 1001 Minimum width of NV2/PV2 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:16: 
======================== Checking UV2_01 ========================

vt_checks() at p12723_VT.rs:199
  drVT_01_32_() at p12723_implant_functions.rs:112
    internal1() at p12723_implant_functions.rs:18: Command replaced with an internal function.
internal1(_in_layer, distance < vt01, extension = NONE)
  Comment: "NVL_UV2_01: Minimum width of NV2/PV2 layer 0.14 "
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

vt_checks() at p12723_VT.rs:199
  drVT_01_32_() at p12723_implant_functions.rs:112
    internal_corner1() at p12723_implant_functions.rs:19: Command replaced with an internal function.
internal_corner1(_in_layer, distance < vt01, type = { CONCAVE_TO_CONCAVE })
  Comment: "NVL_UV2_01: Minimum width of NV2/PV2 layer 0.14 "
  Function: internal_corner1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_32 167 1032 NV2/PV2 layer is allowed to have coincident edges of length >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:25: 
======================== Checking UV2_32 ========================

vt_checks() at p12723_VT.rs:199
  drVT_01_32_() at p12723_implant_functions.rs:112
    internal1() at p12723_implant_functions.rs:27: Command replaced with an internal function.
internal1(_in_layer, distance < vt32, extension = RADIAL)
  Comment: "NVL_UV2_32: NV2/PV2 layer is allowed to have coincident edges of length >= 0.07000000000000001 "
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_31 167 1031 Minimum space of NV2/PV2 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:46: 
======================== Checking UV2_31 ========================

vt_checks() at p12723_VT.rs:199
  drVT_31_33_() at p12723_implant_functions.rs:113
    external1() at p12723_implant_functions.rs:48: Command replaced with an internal function.
external1(_in_layer, distance < vt31, extension = NONE)
  Comment: "NVL_UV2_31: Minimum space of NV2/PV2 layer 0.14 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

vt_checks() at p12723_VT.rs:199
  drVT_31_33_() at p12723_implant_functions.rs:113
    external_corner1() at p12723_implant_functions.rs:49: Command replaced with an internal function.
external_corner1(_in_layer, distance < vt31, type = { CONVEX_TO_CONVEX })
  Comment: "NVL_UV2_31: Minimum space of NV2/PV2 layer 0.14 "
  Function: external_corner1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_33 167 1033 NV2/PV2 layer is allowed to have coincident corners with space >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:55: 
======================== Checking UV2_33 ========================

vt_checks() at p12723_VT.rs:199
  drVT_31_33_() at p12723_implant_functions.rs:113
    external1() at p12723_implant_functions.rs:57: Command replaced with an internal function.
external1(_in_layer, distance < vt33, extension = RADIAL)
  Comment: "NVL_UV2_33: NV2/PV2 layer is allowed to have coincident corners with space >= 0.07000000000000001 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_11 167 1011 NV2/PV2 enclosure of nuv2/puv2 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:123: 
======================== Checking UV2_11 ========================

vt_checks() at p12723_VT.rs:199
  enclose() at p12723_implant_functions.rs:124: Command replaced with an internal function.
enclose(dr_vt_gate, vt_layer, distance < vt_11, extension = RADIAL, intersecting = { TOUCH }, relational = { POINT_TOUCH, INSIDE })
  Comment: "NVL_UV2_11: NV2/PV2 enclosure of nuv2/puv2 gate (PGD) 0.021 "
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_12 167 1012 NV2/PV2 enclosure of nuv2/puv2 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:128: 
======================== Checking UV2_12 ========================

vt_checks() at p12723_VT.rs:199
  enclose() at p12723_implant_functions.rs:129: Command replaced with an internal function.
enclose(dr_vt_gate, vt_layer, distance < vt_12, extension = NONE_INCLUSIVE, intersecting = { TOUCH }, direction = non_gate_dir, relational = { POINT_TOUCH, INSIDE })
  Comment: "NVL_UV2_12: NV2/PV2 enclosure of nuv2/puv2 gate (OGD) 0.021 "
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_13 167 1013 NV2/PV2 space to non-n/puv2 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:135: 
======================== Checking UV2_13 ========================

vt_checks() at p12723_VT.rs:199
  external2() at p12723_implant_functions.rs:136: Command replaced with an internal function.
external2(dr_non_vt_gate, vt_layer, distance < vt_13, extension = RADIAL, intersecting = { TOUCH }, relational = { POINT_TOUCH, OVERLAP })
  Comment: "NVL_UV2_13: NV2/PV2 space to non-n/puv2 gate (PGD) 0.021 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_14 167 1014 NV2/PV2 space to non-n/puv2 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:140: 
======================== Checking UV2_14 ========================

vt_checks() at p12723_VT.rs:199
  external2() at p12723_implant_functions.rs:141: Command replaced with an internal function.
external2(dr_non_vt_gate, vt_layer, distance < vt_14, extension = NONE_INCLUSIVE, intersecting = { TOUCH }, direction = non_gate_dir, relational = { POINT_TOUCH, OVERLAP })
  Comment: "NVL_UV2_14: NV2/PV2 space to non-n/puv2 gate (OGD) 0.021 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_116 167 1116 NV2/PV2 convex corner enclosure of nuv2/puv2 gate, when the corner is mid dummy poly and the OGD edge at the corner is coincident with the nwell edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:147: 
======================== Checking UV2_116 ========================

vt_checks() at p12723_VT.rs:199
  enclose_corner() at p12723_implant_functions.rs:149: Command replaced with an internal function.
enclose_corner(dr_vt_gateZL, vt_layer, distance < vt_116, type = { CONVEX_TO_CONVEX })
  Comment: "NVL_UV2_116: NV2/PV2 convex corner enclosure of nuv2/puv2 gate, when the corner is mid dummy poly and the OGD edge at the corner is coincident with the nwell edge 0.0598 "
  Function: enclose_corner
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_16 167 1016 NV2/PV2 unrestricted convex corner enclosure of nuv2/puv2 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:155: 
======================== Checking UV2_16 ========================

vt_checks() at p12723_VT.rs:199
  not_interacting() at p12723_implant_functions.rs:172: Command replaced with an internal function.
os_error_dummy not_interacting good_corner
  Comment: "NVL_UV2_16: NV2/PV2 unrestricted convex corner enclosure of nuv2/puv2 gate 0.066 "
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_17 167 1017 NV2/PV2 concave corner enclosure of non-n/puv2 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:192: 
======================== Checking UV2_17 ========================

vt_checks() at p12723_VT.rs:199
  external_corner2() at p12723_implant_functions.rs:194: Command replaced with an internal function.
external_corner2(dr_non_vt_gate, vt_layer, distance < vt_17, type = { CONVEX_TO_CONCAVE }, convex_to_concave_boundary = INCLUSIVE)
  Comment: "NVL_UV2_17: NV2/PV2 concave corner enclosure of non-n/puv2 gate 0.066 "
  Function: external_corner2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

vt_checks() at p12723_VT.rs:199
  external_corner2() at p12723_implant_functions.rs:196: Command replaced with an internal function.
external_corner2(dr_non_vt_gate, os_vt_layer, distance < vt_17 - 0.00015, type = { CONVEX_TO_CONCAVE }, convex_to_concave_boundary = INCLUSIVE)
  Comment: "NVL_UV2_17: NV2/PV2 concave corner enclosure of non-n/puv2 gate 0.066 "
  Function: external_corner2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_05 167 1005 Minimum required area of NV2/PV2 layer (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:202: 
======================== Checking UV2_05 ========================

vt_checks() at p12723_VT.rs:199
  area() at p12723_implant_functions.rs:203: Command replaced with an internal function.
area(vt_layer, value = (0,vt_05))
  Comment: "NVL_UV2_05: Minimum required area of NV2/PV2 layer (sq um) 0.0235 "
  Function: area
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_06 167 1006 Minimum required hole area of NV2/PV2 layer  (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:209: 
======================== Checking UV2_06 ========================

vt_checks() at p12723_VT.rs:199
  area() at p12723_implant_functions.rs:212: Command replaced with an internal function.
area(vt_holes, value = (0,vt_06))
  Comment: "NVL_UV2_06: Minimum required hole area of NV2/PV2 layer  (sq um) 0.06 "
  Function: area
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

vt_checks() at p12723_VT.rs:199
  area() at p12723_implant_functions.rs:216: Command replaced with an internal function.
area(os_vt_holes, value = (0,vt_06))
  Comment: "NVL_UV2_06: Minimum required hole area of NV2/PV2 layer  (sq um) 0.06 "
  Function: area
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_07 167 1007 Minimum segment lengths
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:222: 
======================== Checking UV2_07 ========================

vt_checks() at p12723_VT.rs:199
  adjacent_edge() at p12723_implant_functions.rs:223: Command replaced with an internal function.
adjacent_edge(vt_layer, length < vt_08)
  Comment: "NVL_UV2_07: Minimum segment lengths 0.07000000000000001 "
  Function: adjacent_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_08 167 1008 Restricted minimum segment lengths (has additional segment-to-segment requirements)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:228: 
======================== Checking UV2_08 ========================

vt_checks() at p12723_VT.rs:199
  adjacent_edge() at p12723_implant_functions.rs:230: Command replaced with an internal function.
adjacent_edge(vt_layer, length < vt_09, adjacent_length1 < vt_07)
  Comment: "NVL_UV2_08: Restricted minimum segment lengths (has additional segment-to-segment requirements) 0.042 "
  Function: adjacent_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

vt_checks() at p12723_VT.rs:199
  adjacent_edge() at p12723_implant_functions.rs:232: Command replaced with an internal function.
adjacent_edge(vt_layer, length < vt_10, adjacent_length1 < vt_07, adjacent_length2 < vt_07, angle1 = 90, angle2 = 270)
  Comment: "NVL_UV2_08: Restricted minimum segment lengths (has additional segment-to-segment requirements) 0.042 "
  Function: adjacent_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_15 167 1015 NV2/PV2 PGD edge must be centered in poly space or poly width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:240: 
======================== Checking UV2_15 ========================

vt_checks() at p12723_VT.rs:199
  copy() at p12723_implant_functions.rs:270: Command replaced with an internal function.
copy(aa)
  Comment: "NVL_UV2_15: NV2/PV2 PGD edge must be centered in poly space or poly width 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

vt_checks() at p12723_VT.rs:199
  copy() at p12723_implant_functions.rs:292: Command replaced with an internal function.
copy(bb)
  Comment: "NVL_UV2_15: NV2/PV2 PGD edge must be centered in poly space or poly width 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

vt_checks() at p12723_VT.rs:199
  coincident_edge() at p12723_implant_functions.rs:303: Command replaced with an internal function.
coincident_edge(vt_layer, os_poly)
  Comment: "NVL_UV2_15: NV2/PV2 PGD edge must be centered in poly space or poly width 0.0 "
  Function: coincident_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_01 167 1001 Minimum width of NV2/PV2 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:16: 
======================== Checking UV2_01 ========================

vt_checks() at p12723_VT.rs:201
  drVT_01_32_() at p12723_implant_functions.rs:112
    internal1() at p12723_implant_functions.rs:18: Command replaced with an internal function.
internal1(_in_layer, distance < vt01, extension = NONE)
  Comment: "PVL_UV2_01: Minimum width of NV2/PV2 layer 0.14 "
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

vt_checks() at p12723_VT.rs:201
  drVT_01_32_() at p12723_implant_functions.rs:112
    internal_corner1() at p12723_implant_functions.rs:19: Command replaced with an internal function.
internal_corner1(_in_layer, distance < vt01, type = { CONCAVE_TO_CONCAVE })
  Comment: "PVL_UV2_01: Minimum width of NV2/PV2 layer 0.14 "
  Function: internal_corner1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_32 167 1032 NV2/PV2 layer is allowed to have coincident edges of length >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:25: 
======================== Checking UV2_32 ========================

vt_checks() at p12723_VT.rs:201
  drVT_01_32_() at p12723_implant_functions.rs:112
    internal1() at p12723_implant_functions.rs:27: Command replaced with an internal function.
internal1(_in_layer, distance < vt32, extension = RADIAL)
  Comment: "PVL_UV2_32: NV2/PV2 layer is allowed to have coincident edges of length >= 0.07000000000000001 "
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_31 167 1031 Minimum space of NV2/PV2 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:46: 
======================== Checking UV2_31 ========================

vt_checks() at p12723_VT.rs:201
  drVT_31_33_() at p12723_implant_functions.rs:113
    external1() at p12723_implant_functions.rs:48: Command replaced with an internal function.
external1(_in_layer, distance < vt31, extension = NONE)
  Comment: "PVL_UV2_31: Minimum space of NV2/PV2 layer 0.14 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

vt_checks() at p12723_VT.rs:201
  drVT_31_33_() at p12723_implant_functions.rs:113
    external_corner1() at p12723_implant_functions.rs:49: Command replaced with an internal function.
external_corner1(_in_layer, distance < vt31, type = { CONVEX_TO_CONVEX })
  Comment: "PVL_UV2_31: Minimum space of NV2/PV2 layer 0.14 "
  Function: external_corner1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_33 167 1033 NV2/PV2 layer is allowed to have coincident corners with space >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:55: 
======================== Checking UV2_33 ========================

vt_checks() at p12723_VT.rs:201
  drVT_31_33_() at p12723_implant_functions.rs:113
    external1() at p12723_implant_functions.rs:57: Command replaced with an internal function.
external1(_in_layer, distance < vt33, extension = RADIAL)
  Comment: "PVL_UV2_33: NV2/PV2 layer is allowed to have coincident corners with space >= 0.07000000000000001 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_11 167 1011 NV2/PV2 enclosure of nuv2/puv2 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:123: 
======================== Checking UV2_11 ========================

vt_checks() at p12723_VT.rs:201
  enclose() at p12723_implant_functions.rs:124: Command replaced with an internal function.
enclose(dr_vt_gate, vt_layer, distance < vt_11, extension = RADIAL, intersecting = { TOUCH }, relational = { POINT_TOUCH, INSIDE })
  Comment: "PVL_UV2_11: NV2/PV2 enclosure of nuv2/puv2 gate (PGD) 0.021 "
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_12 167 1012 NV2/PV2 enclosure of nuv2/puv2 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:128: 
======================== Checking UV2_12 ========================

vt_checks() at p12723_VT.rs:201
  enclose() at p12723_implant_functions.rs:129: Command replaced with an internal function.
enclose(dr_vt_gate, vt_layer, distance < vt_12, extension = NONE_INCLUSIVE, intersecting = { TOUCH }, direction = non_gate_dir, relational = { POINT_TOUCH, INSIDE })
  Comment: "PVL_UV2_12: NV2/PV2 enclosure of nuv2/puv2 gate (OGD) 0.021 "
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_13 167 1013 NV2/PV2 space to non-n/puv2 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:135: 
======================== Checking UV2_13 ========================

vt_checks() at p12723_VT.rs:201
  external2() at p12723_implant_functions.rs:136: Command replaced with an internal function.
external2(dr_non_vt_gate, vt_layer, distance < vt_13, extension = RADIAL, intersecting = { TOUCH }, relational = { POINT_TOUCH, OVERLAP })
  Comment: "PVL_UV2_13: NV2/PV2 space to non-n/puv2 gate (PGD) 0.021 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_14 167 1014 NV2/PV2 space to non-n/puv2 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:140: 
======================== Checking UV2_14 ========================

vt_checks() at p12723_VT.rs:201
  external2() at p12723_implant_functions.rs:141: Command replaced with an internal function.
external2(dr_non_vt_gate, vt_layer, distance < vt_14, extension = NONE_INCLUSIVE, intersecting = { TOUCH }, direction = non_gate_dir, relational = { POINT_TOUCH, OVERLAP })
  Comment: "PVL_UV2_14: NV2/PV2 space to non-n/puv2 gate (OGD) 0.021 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_116 167 1116 NV2/PV2 convex corner enclosure of nuv2/puv2 gate, when the corner is mid dummy poly and the OGD edge at the corner is coincident with the nwell edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:147: 
======================== Checking UV2_116 ========================

vt_checks() at p12723_VT.rs:201
  enclose_corner() at p12723_implant_functions.rs:149: Command replaced with an internal function.
enclose_corner(dr_vt_gateZL, vt_layer, distance < vt_116, type = { CONVEX_TO_CONVEX })
  Comment: "PVL_UV2_116: NV2/PV2 convex corner enclosure of nuv2/puv2 gate, when the corner is mid dummy poly and the OGD edge at the corner is coincident with the nwell edge 0.0598 "
  Function: enclose_corner
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_16 167 1016 NV2/PV2 unrestricted convex corner enclosure of nuv2/puv2 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:155: 
======================== Checking UV2_16 ========================

vt_checks() at p12723_VT.rs:201
  not_interacting() at p12723_implant_functions.rs:172: Command replaced with an internal function.
os_error_dummy not_interacting good_corner
  Comment: "PVL_UV2_16: NV2/PV2 unrestricted convex corner enclosure of nuv2/puv2 gate 0.066 "
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_17 167 1017 NV2/PV2 concave corner enclosure of non-n/puv2 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:192: 
======================== Checking UV2_17 ========================

vt_checks() at p12723_VT.rs:201
  external_corner2() at p12723_implant_functions.rs:194: Command replaced with an internal function.
external_corner2(dr_non_vt_gate, vt_layer, distance < vt_17, type = { CONVEX_TO_CONCAVE }, convex_to_concave_boundary = INCLUSIVE)
  Comment: "PVL_UV2_17: NV2/PV2 concave corner enclosure of non-n/puv2 gate 0.066 "
  Function: external_corner2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

vt_checks() at p12723_VT.rs:201
  external_corner2() at p12723_implant_functions.rs:196: Command replaced with an internal function.
external_corner2(dr_non_vt_gate, os_vt_layer, distance < vt_17 - 0.00015, type = { CONVEX_TO_CONCAVE }, convex_to_concave_boundary = INCLUSIVE)
  Comment: "PVL_UV2_17: NV2/PV2 concave corner enclosure of non-n/puv2 gate 0.066 "
  Function: external_corner2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_05 167 1005 Minimum required area of NV2/PV2 layer (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:202: 
======================== Checking UV2_05 ========================

vt_checks() at p12723_VT.rs:201
  area() at p12723_implant_functions.rs:203: Command replaced with an internal function.
area(vt_layer, value = (0,vt_05))
  Comment: "PVL_UV2_05: Minimum required area of NV2/PV2 layer (sq um) 0.0235 "
  Function: area
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_06 167 1006 Minimum required hole area of NV2/PV2 layer  (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:209: 
======================== Checking UV2_06 ========================

vt_checks() at p12723_VT.rs:201
  area() at p12723_implant_functions.rs:212: Command replaced with an internal function.
area(vt_holes, value = (0,vt_06))
  Comment: "PVL_UV2_06: Minimum required hole area of NV2/PV2 layer  (sq um) 0.06 "
  Function: area
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

vt_checks() at p12723_VT.rs:201
  area() at p12723_implant_functions.rs:216: Command replaced with an internal function.
area(os_vt_holes, value = (0,vt_06))
  Comment: "PVL_UV2_06: Minimum required hole area of NV2/PV2 layer  (sq um) 0.06 "
  Function: area
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_07 167 1007 Minimum segment lengths
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:222: 
======================== Checking UV2_07 ========================

vt_checks() at p12723_VT.rs:201
  adjacent_edge() at p12723_implant_functions.rs:223: Command replaced with an internal function.
adjacent_edge(vt_layer, length < vt_08)
  Comment: "PVL_UV2_07: Minimum segment lengths 0.07000000000000001 "
  Function: adjacent_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_08 167 1008 Restricted minimum segment lengths (has additional segment-to-segment requirements)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:228: 
======================== Checking UV2_08 ========================

vt_checks() at p12723_VT.rs:201
  adjacent_edge() at p12723_implant_functions.rs:230: Command replaced with an internal function.
adjacent_edge(vt_layer, length < vt_09, adjacent_length1 < vt_07)
  Comment: "PVL_UV2_08: Restricted minimum segment lengths (has additional segment-to-segment requirements) 0.042 "
  Function: adjacent_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

vt_checks() at p12723_VT.rs:201
  adjacent_edge() at p12723_implant_functions.rs:232: Command replaced with an internal function.
adjacent_edge(vt_layer, length < vt_10, adjacent_length1 < vt_07, adjacent_length2 < vt_07, angle1 = 90, angle2 = 270)
  Comment: "PVL_UV2_08: Restricted minimum segment lengths (has additional segment-to-segment requirements) 0.042 "
  Function: adjacent_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV2_15 167 1015 NV2/PV2 PGD edge must be centered in poly space or poly width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:240: 
======================== Checking UV2_15 ========================

vt_checks() at p12723_VT.rs:201
  copy() at p12723_implant_functions.rs:270: Command replaced with an internal function.
copy(aa)
  Comment: "PVL_UV2_15: NV2/PV2 PGD edge must be centered in poly space or poly width 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

vt_checks() at p12723_VT.rs:201
  copy() at p12723_implant_functions.rs:292: Command replaced with an internal function.
copy(bb)
  Comment: "PVL_UV2_15: NV2/PV2 PGD edge must be centered in poly space or poly width 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

vt_checks() at p12723_VT.rs:201
  coincident_edge() at p12723_implant_functions.rs:303: Command replaced with an internal function.
coincident_edge(vt_layer, os_poly)
  Comment: "PVL_UV2_15: NV2/PV2 PGD edge must be centered in poly space or poly width 0.0 "
  Function: coincident_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_01 131 1001 Minimum width of NU1/PU1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:16: 
======================== Checking UL1_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_32 131 1032 NU1/PU1 layer is allowed to have coincident edges of length >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:25: 
======================== Checking UL1_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_31 131 1031 Minimum space of NU1/PU1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:46: 
======================== Checking UL1_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_33 131 1033 NU1/PU1 layer is allowed to have coincident corners with space >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:55: 
======================== Checking UL1_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_11 131 1011 NU1/PU1 enclosure of nulv/pulv gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:123: 
======================== Checking UL1_11 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_12 131 1012 NU1/PU1 enclosure of nulv/pulv gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:128: 
======================== Checking UL1_12 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_13 131 1013 NU1/PU1 space to non-n/pulv gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:135: 
======================== Checking UL1_13 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_14 131 1014 NU1/PU1 space to non-n/pulv gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:140: 
======================== Checking UL1_14 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_116 131 1116 NU1/PU1 convex corner enclosure of nulv/pulv gate, when the corner is mid dummy poly and the OGD edge at the corner is coincident with the nwell edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:147: 
======================== Checking UL1_116 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_16 131 1016 NU1/PU1 unrestricted convex corner enclosure of nulv/pulv gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:155: 
======================== Checking UL1_16 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_17 131 1017 NU1/PU1 concave corner enclosure of non-n/pulv gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:192: 
======================== Checking UL1_17 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_05 131 1005 Minimum required area of NU1/PU1 layer (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:202: 
======================== Checking UL1_05 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_06 131 1006 Minimum required hole area of NU1/PU1 layer  (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:209: 
======================== Checking UL1_06 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_07 131 1007 Unrestricted minimum segment lengths
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:222: 
======================== Checking UL1_07 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_08 131 1008 Restricted minimum segment lengths (has additional segment-to-segment requirements)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:228: 
======================== Checking UL1_08 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_15 131 1015 NU1/PU1 PGD edge must be centered in poly space or poly width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:240: 
======================== Checking UL1_15 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_01 131 1001 Minimum width of NU1/PU1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:16: 
======================== Checking UL1_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_32 131 1032 NU1/PU1 layer is allowed to have coincident edges of length >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:25: 
======================== Checking UL1_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_31 131 1031 Minimum space of NU1/PU1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:46: 
======================== Checking UL1_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_33 131 1033 NU1/PU1 layer is allowed to have coincident corners with space >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:55: 
======================== Checking UL1_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_11 131 1011 NU1/PU1 enclosure of nulv/pulv gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:123: 
======================== Checking UL1_11 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_12 131 1012 NU1/PU1 enclosure of nulv/pulv gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:128: 
======================== Checking UL1_12 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_13 131 1013 NU1/PU1 space to non-n/pulv gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:135: 
======================== Checking UL1_13 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_14 131 1014 NU1/PU1 space to non-n/pulv gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:140: 
======================== Checking UL1_14 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_116 131 1116 NU1/PU1 convex corner enclosure of nulv/pulv gate, when the corner is mid dummy poly and the OGD edge at the corner is coincident with the nwell edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:147: 
======================== Checking UL1_116 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_16 131 1016 NU1/PU1 unrestricted convex corner enclosure of nulv/pulv gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:155: 
======================== Checking UL1_16 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_17 131 1017 NU1/PU1 concave corner enclosure of non-n/pulv gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:192: 
======================== Checking UL1_17 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_05 131 1005 Minimum required area of NU1/PU1 layer (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:202: 
======================== Checking UL1_05 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_06 131 1006 Minimum required hole area of NU1/PU1 layer  (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:209: 
======================== Checking UL1_06 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_07 131 1007 Unrestricted minimum segment lengths
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:222: 
======================== Checking UL1_07 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_08 131 1008 Restricted minimum segment lengths (has additional segment-to-segment requirements)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:228: 
======================== Checking UL1_08 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UL1_15 131 1015 NU1/PU1 PGD edge must be centered in poly space or poly width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:240: 
======================== Checking UL1_15 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_01 166 1001 Minimum width of NV1/PV1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:16: 
======================== Checking UV1_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_32 166 1032 NV1/PV1 layer is allowed to have coincident edges of length >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:25: 
======================== Checking UV1_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_31 166 1031 Minimum space of NV1/PV1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:46: 
======================== Checking UV1_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_33 166 1033 NV1/PV1 layer is allowed to have coincident corners with space >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:55: 
======================== Checking UV1_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_11 166 1011 NV1/PV1 enclosure of nuv1/puv1 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:123: 
======================== Checking UV1_11 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_12 166 1012 NV1/PV1 enclosure of nuv1/puv1 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:128: 
======================== Checking UV1_12 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_13 166 1013 NV1/PV1 space to non-n/puv1 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:135: 
======================== Checking UV1_13 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_14 166 1014 NV1/PV1 space to non-n/puv1 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:140: 
======================== Checking UV1_14 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_116 166 1116 NV1/PV1 convex corner enclosure of nuv1/puv1 gate, when the corner is mid dummy poly and the OGD edge at the corner is coincident with the nwell edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:147: 
======================== Checking UV1_116 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_16 166 1016 NV1/PV1 unrestricted convex corner enclosure of nuv1/puv1 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:155: 
======================== Checking UV1_16 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_17 166 1017 NV1/PV1 concave corner enclosure of non-n/puv1 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:192: 
======================== Checking UV1_17 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_05 166 1005 Minimum required area of NV1/PV1 layer (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:202: 
======================== Checking UV1_05 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_06 166 1006 Minimum required hole area of NV1/PV1 layer  (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:209: 
======================== Checking UV1_06 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_07 166 1007 Unrestricted minimum segment lengths
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:222: 
======================== Checking UV1_07 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_08 166 1008 Restricted minimum segment lengths (has additional segment-to-segment requirements)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:228: 
======================== Checking UV1_08 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_15 166 1015 NV1/PV1 PGD edge must be centered in poly space or poly width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:240: 
======================== Checking UV1_15 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_01 166 1001 Minimum width of NV1/PV1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:16: 
======================== Checking UV1_01 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_32 166 1032 NV1/PV1 layer is allowed to have coincident edges of length >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:25: 
======================== Checking UV1_32 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_31 166 1031 Minimum space of NV1/PV1 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:46: 
======================== Checking UV1_31 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_33 166 1033 NV1/PV1 layer is allowed to have coincident corners with space >=
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:55: 
======================== Checking UV1_33 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_11 166 1011 NV1/PV1 enclosure of nuv1/puv1 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:123: 
======================== Checking UV1_11 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_12 166 1012 NV1/PV1 enclosure of nuv1/puv1 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:128: 
======================== Checking UV1_12 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_13 166 1013 NV1/PV1 space to non-n/puv1 gate (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:135: 
======================== Checking UV1_13 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_14 166 1014 NV1/PV1 space to non-n/puv1 gate (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:140: 
======================== Checking UV1_14 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_116 166 1116 NV1/PV1 convex corner enclosure of nuv1/puv1 gate, when the corner is mid dummy poly and the OGD edge at the corner is coincident with the nwell edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:147: 
======================== Checking UV1_116 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_16 166 1016 NV1/PV1 unrestricted convex corner enclosure of nuv1/puv1 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:155: 
======================== Checking UV1_16 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_17 166 1017 NV1/PV1 concave corner enclosure of non-n/puv1 gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:192: 
======================== Checking UV1_17 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_05 166 1005 Minimum required area of NV1/PV1 layer (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:202: 
======================== Checking UV1_05 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_06 166 1006 Minimum required hole area of NV1/PV1 layer  (sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:209: 
======================== Checking UV1_06 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_07 166 1007 Unrestricted minimum segment lengths
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:222: 
======================== Checking UV1_07 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_08 166 1008 Restricted minimum segment lengths (has additional segment-to-segment requirements)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:228: 
======================== Checking UV1_08 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= UV1_15 166 1015 NV1/PV1 PGD edge must be centered in poly space or poly width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_implant_functions.rs:240: 
======================== Checking UV1_15 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_16 108 1016 Minimum pitch (width+space) on synthesized mask
dr_mask_checks() at p12723_BM.rs:80
  drMinPitchDir() at p12723_BMfunctions.rs:440
    not() at p12723_functions.rs:2683: Command replaced with an internal function.
internal2(width, space, distance < pitch, extension = NONE, orientation = PARALLEL, direction = dir, corner_configuration = NOT_CORNER, look_thru = ALL) not waive
  Comment: "TPT_K_16: Minimum pitch (width+space) on synthesized mask 0.273 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_mask_checks() at p12723_BM.rs:80
  drMinPitchDir() at p12723_BMfunctions.rs:442
    not() at p12723_functions.rs:2683: Command replaced with an internal function.
internal2(width, space, distance < pitch, extension = NONE, orientation = PARALLEL, direction = dir, corner_configuration = NOT_CORNER, look_thru = ALL) not waive
  Comment: "TPT_K_16: Minimum pitch (width+space) on synthesized mask 0.273 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_02 108 1002 P+ S/D block space
dr_mask_checks() at p12723_BM.rs:80
  not() at p12723_BMfunctions.rs:451: Command replaced with an internal function.
internal1(_mask, distance < _v_width, extension = RADIAL, relational = { POINT_TOUCH }) not POLYOD
  Comment: "TPT_K_02: P+ S/D block space 0.126 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BK_02 208 1002 P+ S/D block space
dr_mask_checks() at p12723_BM.rs:80
  not() at p12723_BMfunctions.rs:465: Command replaced with an internal function.
internal1(_mask, distance < _v_width_bc, extension = RADIAL, relational = { POINT_TOUCH }) not us_lvc_gapcell_boundary
  Comment: "TPT_BK_02: P+ S/D block space 0.124 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_01 108 1001 P+ S/D block width
dr_mask_checks() at p12723_BM.rs:80
  external1() at p12723_BMfunctions.rs:476: Command replaced with an internal function.
external1(_mask, distance < _v_space, extension = RADIAL, relational = { POINT_TOUCH })
  Comment: "TPT_K_01: P+ S/D block width 0.126 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_05 108 1005 P+ S/D block encl of active n+ diff (OGD)
dr_mask_checks() at p12723_BM.rs:80
  interacting() at p12723_BMfunctions.rs:492: Command replaced with an internal function.
error_bm_ogd interacting error_outside_ogd
  Comment: "TPT_K_05: P+ S/D block encl of active n+ diff (OGD) 0.035 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_25 108 1025 P+ S/D block encl of active n+ diff (PGD)
dr_mask_checks() at p12723_BM.rs:80
  interacting() at p12723_BMfunctions.rs:501: Command replaced with an internal function.
error_bm interacting error_outside
  Comment: "TPT_K_25: P+ S/D block encl of active n+ diff (PGD) 0.021 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BK_05 208 1005 PSD block enclosure of active n+ diffusion
dr_mask_checks() at p12723_BM.rs:80
  external2() at p12723_BMfunctions.rs:507: Command replaced with an internal function.
external2(_nactive_like_be, _mask, distance < _v_nac2mask_pgd_bc, intersecting = { TOUCH, ACUTE }, extension = RADIAL, relational = { POINT_TOUCH, OVERLAP, INSIDE })
  Comment: "TPT_BK_05: PSD block enclosure of active n+ diffusion 0.014 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_06 108 1006 P+ S/D block encl of n+ well tap diff (OGD)
dr_mask_checks() at p12723_BM.rs:80
  external2() at p12723_BMfunctions.rs:531: Command replaced with an internal function.
external2(_ntap_like, _mask, distance < _v_ntap2mask_ogd, intersecting = { TOUCH, ACUTE }, extension = RADIAL, relational = { POINT_TOUCH, OVERLAP, INSIDE })
  Comment: "TPT_K_06: P+ S/D block encl of n+ well tap diff (OGD) 0.035 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_46 108 1046 P+ S/D block encl of n+ well tap diff (PGD)
dr_mask_checks() at p12723_BM.rs:80
  external2() at p12723_BMfunctions.rs:546: Command replaced with an internal function.
external2(_ntap_like, _mask, distance < _v_ntap2mask_pgd, direction = gate_dir, extension = NONE_INCLUSIVE, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE })
  Comment: "TPT_K_46: P+ S/D block encl of n+ well tap diff (PGD) 0.042 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_03 108 1003 P+ S/D block space to active p+ diff (OGD)
dr_mask_checks() at p12723_BM.rs:80
  not() at p12723_BMfunctions.rs:559: Command replaced with an internal function.
enclose(_pactive_like, _mask, distance < _v_pac2mask_ogd, intersecting = { TOUCH, ACUTE }, direction = non_gate_dir, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH, OUTSIDE }) not new_psd_k_03_waive
  Comment: "TPT_K_03: P+ S/D block space to active p+ diff (OGD) 0.035 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_mask_checks() at p12723_BM.rs:80
  enclose() at p12723_BMfunctions.rs:560: Command replaced with an internal function.
enclose(_pactive_like, _mask, distance < 0.010, intersecting = { TOUCH, ACUTE }, direction = non_gate_dir, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH, OUTSIDE })
  Comment: "TPT_K_03: P+ S/D block space to active p+ diff (OGD) 0.035 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_23 108 1023 P+ S/D block space to active p+ diff (PGD)
dr_mask_checks() at p12723_BM.rs:80
  interacting() at p12723_BMfunctions.rs:574: Command replaced with an internal function.
_flag interacting _flag_outside
  Comment: "TPT_K_23: P+ S/D block space to active p+ diff (PGD) 0.021 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BK_03 208 1003 PSD block space to active p+ diffusion
dr_mask_checks() at p12723_BM.rs:80
  enclose() at p12723_BMfunctions.rs:580: Command replaced with an internal function.
enclose(_pactive_like_be, _mask, distance < _v_pac2mask_pgd_bc, intersecting = { TOUCH, ACUTE }, extension = RADIAL, relational = { POINT_TOUCH, OUTSIDE })
  Comment: "TPT_BK_03: PSD block space to active p+ diffusion 0.014 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_04 108 1004 P+ S/D block space to p+ sub tap diff (OGD)
dr_mask_checks() at p12723_BM.rs:80
  enclose() at p12723_BMfunctions.rs:587: Command replaced with an internal function.
enclose(_ptap_like, _mask, distance < _v_ptap2mask_ogd, intersecting = { TOUCH, ACUTE }, extension = RADIAL, relational = { POINT_TOUCH, OUTSIDE })
  Comment: "TPT_K_04: P+ S/D block space to p+ sub tap diff (OGD) 0.035 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_44 108 1044 P+ S/D block space to p+ sub tap diff (PGD)
dr_mask_checks() at p12723_BM.rs:80
  enclose() at p12723_BMfunctions.rs:593: Command replaced with an internal function.
enclose(_ptap_like, _mask, distance < _v_ptap2mask_pgd, intersecting = { TOUCH, ACUTE }, direction = gate_dir, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH, OUTSIDE })
  Comment: "TPT_K_44: P+ S/D block space to p+ sub tap diff (PGD) 0.042 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_09 108 1009 Min generated psd/ptp hole area (in sq u. area)
dr_mask_checks() at p12723_BM.rs:80
  drMinAreaWaive() at p12723_BMfunctions.rs:601
    not() at p12723_functions.rs:2486: Command replaced with an internal function.
temp not waive
  Comment: "TPT_K_09: Min generated psd/ptp hole area (in sq u. area) 0.0264 um2"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_08 108 1008 Min generated psd/ptp block area (in sq u. area)
dr_mask_checks() at p12723_BM.rs:80
  drMinHole() at p12723_BMfunctions.rs:607
    area() at p12723_functions.rs:2466: Command replaced with an internal function.
area(temp, value < area)
  Comment: "TPT_K_08: Min generated psd/ptp block area (in sq u. area) 0.0264 um2"
  Function: area
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_13 108 1013 Minimum synthesized P+ S/D block segment lengths, when both adjacent at a corner
dr_mask_checks() at p12723_BM.rs:80
  drMinSegment() at p12723_BMfunctions.rs:613
    adjacent_edge() at p12723_functions.rs:2506: Command replaced with an internal function.
adjacent_edge(layer, length < dist, adjacent_length1 < dist)
  Comment: "TPT_K_13: Minimum synthesized P+ S/D block segment lengths, when both adjacent at a corner 0.112 um"
  Function: adjacent_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_15 108 1015 Minimum synthesized P+ S/D block concave corner space to active p+ diff corner
dr_mask_checks() at p12723_BM.rs:80
  not() at p12723_BMfunctions.rs:626: Command replaced with an internal function.
error__ not real_waive_j15 not cpr_template_waiver_k_15
  Comment: "TPT_K_15: Minimum synthesized P+ S/D block concave corner space to active p+ diff corner 0.107 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BK_15 208 1015 Minimum synthesized P+ S/D block concave corner space to active p+ diff corner
dr_mask_checks() at p12723_BM.rs:80
  not() at p12723_BMfunctions.rs:645: Command replaced with an internal function.
error__ not real_waive_k15 not cpr_template_waiver_k_15 not new_psd_bk_15_waive
  Comment: "TPT_BK_15: Minimum synthesized P+ S/D block concave corner space to active p+ diff corner 0.1059 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_mask_checks() at p12723_BM.rs:80
  enclose_corner() at p12723_BMfunctions.rs:650: Command replaced with an internal function.
enclose_corner(_pactive_like, _mask, distance < 0.043, type = { CONVEX_TO_CONVEX })
  Comment: "TPT_BK_15: Minimum synthesized P+ S/D block concave corner space to active p+ diff corner 0.1059 um"
  Function: enclose_corner
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_14 108 1014 Minimum synthesized P+ S/D block convex corner encl of active n+ diff corner
dr_mask_checks() at p12723_BM.rs:80
  not() at p12723_BMfunctions.rs:664: Command replaced with an internal function.
(error__p interacting _mask_conc_corner) not ETCHRINGID not real_waive_k14
  Comment: "TPT_K_14: Minimum synthesized P+ S/D block convex corner encl of active n+ diff corner 0.107 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_mask_checks() at p12723_BM.rs:80
  not_edge() at p12723_BMfunctions.rs:667: Command replaced with an internal function.
(error__1 interacting_edge _mask_conc_corner) not_edge ETCHRINGID
  Comment: "TPT_K_14: Minimum synthesized P+ S/D block convex corner encl of active n+ diff corner 0.107 um"
  Function: not_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_mask_checks() at p12723_BM.rs:80
  not_edge() at p12723_BMfunctions.rs:670: Command replaced with an internal function.
(error__1 interacting_edge _mask_conc_corner) not_edge ETCHRINGID not_edge real_waive_k14
  Comment: "TPT_K_14: Minimum synthesized P+ S/D block convex corner encl of active n+ diff corner 0.107 um"
  Function: not_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_41 108 1041 P+ S/D segment lengths less than K_41 are subject to rules K_42/43 on the adjacent edges
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_BMfunctions.rs:1114: 
======================== Checking K_41 ========================

jk_41_check() at p12723_BM.rs:81
  or_edge() at p12723_BMfunctions.rs:1117: Command replaced with an internal function.
a1 or_edge a2
  Comment: "TPT_K_41: P+ S/D segment lengths less than K_41 are subject to rules K_42/43 on the adjacent edges 0.168 "
  Function: or_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

ext_checks_tpttnt() at p12723_BM.rs:83
  external2() at p12723_BMfunctions.rs:1089: Command replaced with an internal function.
external2(_mask, _all_taps, distance < _dir_value, direction = _dir, extension = NONE_INCLUSIVE, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE })
  Comment: "TPT_tap_pgd: Space to mask inpgd0.042"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

ext_checks_tpttnt() at p12723_BM.rs:83
  external2() at p12723_BMfunctions.rs:1096: Command replaced with an internal function.
external2(_mask, _all_taps, distance < _radial_value, extension = RADIAL, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE })
  Comment: "TPT_tap_all_dir: Space to mask all direction 0.035"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

ext_checks_tpttnt() at p12723_BM.rs:84
  external2() at p12723_BMfunctions.rs:1089: Command replaced with an internal function.
external2(_mask, _all_taps, distance < _dir_value, direction = _dir, extension = NONE_INCLUSIVE, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE })
  Comment: "TPT_diff_ogd: Space to mask inogd0.035"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

ext_checks_tpttnt() at p12723_BM.rs:84
  external2() at p12723_BMfunctions.rs:1096: Command replaced with an internal function.
external2(_mask, _all_taps, distance < _radial_value, extension = RADIAL, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE })
  Comment: "TPT_diff_all_dir: Space to mask all direction 0.021"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_15 301 1015 Minimum synthesized N+ S/D block concave corner space to active n+ diff corner
ext_corner_check() at p12723_BM.rs:85
  external_corner2_edge() at p12723_BMfunctions.rs:1184: Command replaced with an internal function.
external_corner2_edge(_mask, _active, distance < _v_conext, type = CONVEX_TO_CONCAVE, output_type = POINT_TO_POINT)
  Comment: "TPT_J_15: Minimum synthesized N+ S/D block concave corner space to active n+ diff corner 0.107 um"
  Function: external_corner2_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_16 301 1016 Minimum pitch (width+space) on synthesized mask
dr_mask_checks() at p12723_BM.rs:97
  drMinPitchDir() at p12723_BMfunctions.rs:440
    not() at p12723_functions.rs:2683: Command replaced with an internal function.
internal2(width, space, distance < pitch, extension = NONE, orientation = PARALLEL, direction = dir, corner_configuration = NOT_CORNER, look_thru = ALL) not waive
  Comment: "TNT_J_16: Minimum pitch (width+space) on synthesized mask 0.273 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_mask_checks() at p12723_BM.rs:97
  drMinPitchDir() at p12723_BMfunctions.rs:442
    not() at p12723_functions.rs:2683: Command replaced with an internal function.
internal2(width, space, distance < pitch, extension = NONE, orientation = PARALLEL, direction = dir, corner_configuration = NOT_CORNER, look_thru = ALL) not waive
  Comment: "TNT_J_16: Minimum pitch (width+space) on synthesized mask 0.273 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_01 301 1001 N+ S/D block width (post generation)
dr_mask_checks() at p12723_BM.rs:97
  not() at p12723_BMfunctions.rs:451: Command replaced with an internal function.
internal1(_mask, distance < _v_width, extension = RADIAL, relational = { POINT_TOUCH }) not POLYOD
  Comment: "TNT_J_01: N+ S/D block width (post generation) 0.126 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BJ_01 501 1001 N+ S/D block width (post generation)
dr_mask_checks() at p12723_BM.rs:97
  not() at p12723_BMfunctions.rs:465: Command replaced with an internal function.
internal1(_mask, distance < _v_width_bc, extension = RADIAL, relational = { POINT_TOUCH }) not us_lvc_gapcell_boundary
  Comment: "TNT_BJ_01: N+ S/D block width (post generation) 0.124 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_02 301 1002 N+ S/D block space (post generation)
dr_mask_checks() at p12723_BM.rs:97
  external1() at p12723_BMfunctions.rs:476: Command replaced with an internal function.
external1(_mask, distance < _v_space, extension = RADIAL, relational = { POINT_TOUCH })
  Comment: "TNT_J_02: N+ S/D block space (post generation) 0.126 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_03 301 1003 N+ S/D block space to active n+ diff (OGD)
dr_mask_checks() at p12723_BM.rs:97
  interacting() at p12723_BMfunctions.rs:492: Command replaced with an internal function.
error_bm_ogd interacting error_outside_ogd
  Comment: "TNT_J_03: N+ S/D block space to active n+ diff (OGD) 0.035 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_23 301 1023 N+ S/D block space to active n+ diff (PGD)
dr_mask_checks() at p12723_BM.rs:97
  interacting() at p12723_BMfunctions.rs:501: Command replaced with an internal function.
error_bm interacting error_outside
  Comment: "TNT_J_23: N+ S/D block space to active n+ diff (PGD) 0.021 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BJ_03 501 1003 NSD block space to active n+ diffusion
dr_mask_checks() at p12723_BM.rs:97
  external2() at p12723_BMfunctions.rs:507: Command replaced with an internal function.
external2(_nactive_like_be, _mask, distance < _v_nac2mask_pgd_bc, intersecting = { TOUCH, ACUTE }, extension = RADIAL, relational = { POINT_TOUCH, OVERLAP, INSIDE })
  Comment: "TNT_BJ_03: NSD block space to active n+ diffusion 0.014 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_04 301 1004 N+ S/D block space to n+ well tap diff (OGD)
dr_mask_checks() at p12723_BM.rs:97
  external2() at p12723_BMfunctions.rs:531: Command replaced with an internal function.
external2(_ntap_like, _mask, distance < _v_ntap2mask_ogd, intersecting = { TOUCH, ACUTE }, extension = RADIAL, relational = { POINT_TOUCH, OVERLAP, INSIDE })
  Comment: "TNT_J_04: N+ S/D block space to n+ well tap diff (OGD) 0.035 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_44 301 1044 N+ S/D block space to n+ well tap diff (PGD)
dr_mask_checks() at p12723_BM.rs:97
  external2() at p12723_BMfunctions.rs:546: Command replaced with an internal function.
external2(_ntap_like, _mask, distance < _v_ntap2mask_pgd, direction = gate_dir, extension = NONE_INCLUSIVE, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE })
  Comment: "TNT_J_44: N+ S/D block space to n+ well tap diff (PGD) 0.042 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_05 301 1005 N+ S/D block encl of active p+ diff (OGD)
dr_mask_checks() at p12723_BM.rs:97
  not() at p12723_BMfunctions.rs:559: Command replaced with an internal function.
enclose(_pactive_like, _mask, distance < _v_pac2mask_ogd, intersecting = { TOUCH, ACUTE }, direction = non_gate_dir, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH, OUTSIDE }) not new_psd_k_03_waive
  Comment: "TNT_J_05: N+ S/D block encl of active p+ diff (OGD) 0.035 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_mask_checks() at p12723_BM.rs:97
  enclose() at p12723_BMfunctions.rs:560: Command replaced with an internal function.
enclose(_pactive_like, _mask, distance < 0.010, intersecting = { TOUCH, ACUTE }, direction = non_gate_dir, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH, OUTSIDE })
  Comment: "TNT_J_05: N+ S/D block encl of active p+ diff (OGD) 0.035 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_25 301 1025 N+ S/D block encl of active p+ diff (PGD)
dr_mask_checks() at p12723_BM.rs:97
  interacting() at p12723_BMfunctions.rs:574: Command replaced with an internal function.
_flag interacting _flag_outside
  Comment: "TNT_J_25: N+ S/D block encl of active p+ diff (PGD) 0.021 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BJ_05 501 1005 NSD block enclosure of active p+ diffusion
dr_mask_checks() at p12723_BM.rs:97
  enclose() at p12723_BMfunctions.rs:580: Command replaced with an internal function.
enclose(_pactive_like_be, _mask, distance < _v_pac2mask_pgd_bc, intersecting = { TOUCH, ACUTE }, extension = RADIAL, relational = { POINT_TOUCH, OUTSIDE })
  Comment: "TNT_BJ_05: NSD block enclosure of active p+ diffusion 0.014 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_06 301 1006 N+ S/D block encl of p+ substrate tap diff (OGD)
dr_mask_checks() at p12723_BM.rs:97
  enclose() at p12723_BMfunctions.rs:587: Command replaced with an internal function.
enclose(_ptap_like, _mask, distance < _v_ptap2mask_ogd, intersecting = { TOUCH, ACUTE }, extension = RADIAL, relational = { POINT_TOUCH, OUTSIDE })
  Comment: "TNT_J_06: N+ S/D block encl of p+ substrate tap diff (OGD) 0.035 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_46 301 1046 N+ S/D block encl of p+ substrate tap diff (PGD)
dr_mask_checks() at p12723_BM.rs:97
  enclose() at p12723_BMfunctions.rs:593: Command replaced with an internal function.
enclose(_ptap_like, _mask, distance < _v_ptap2mask_pgd, intersecting = { TOUCH, ACUTE }, direction = gate_dir, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH, OUTSIDE })
  Comment: "TNT_J_46: N+ S/D block encl of p+ substrate tap diff (PGD) 0.042 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_08 301 1008 Min generated nsd/ntp block area (in sq u. area)
dr_mask_checks() at p12723_BM.rs:97
  drMinAreaWaive() at p12723_BMfunctions.rs:601
    not() at p12723_functions.rs:2486: Command replaced with an internal function.
temp not waive
  Comment: "TNT_J_08: Min generated nsd/ntp block area (in sq u. area) 0.0264 um2"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_09 301 1009 Min generated nsd/ntp hole area (in sq u. area)
dr_mask_checks() at p12723_BM.rs:97
  drMinHole() at p12723_BMfunctions.rs:607
    area() at p12723_functions.rs:2466: Command replaced with an internal function.
area(temp, value < area)
  Comment: "TNT_J_09: Min generated nsd/ntp hole area (in sq u. area) 0.0264 um2"
  Function: area
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_13 301 1013 Minimum synthesized N+ S/D block segment lengths, when both adjacent at a corner
dr_mask_checks() at p12723_BM.rs:97
  drMinSegment() at p12723_BMfunctions.rs:613
    adjacent_edge() at p12723_functions.rs:2506: Command replaced with an internal function.
adjacent_edge(layer, length < dist, adjacent_length1 < dist)
  Comment: "TNT_J_13: Minimum synthesized N+ S/D block segment lengths, when both adjacent at a corner 0.112 um"
  Function: adjacent_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_14 301 1014 Minimum synthesized N+ S/D block convex corner encl of active p+ diff corner
dr_mask_checks() at p12723_BM.rs:97
  not() at p12723_BMfunctions.rs:628: Command replaced with an internal function.
error__ not real_waive_j15
  Comment: "TNT_J_14: Minimum synthesized N+ S/D block convex corner encl of active p+ diff corner 0.107 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BJ_14 501 1014 Minimum synthesized N+ S/D block convex corner encl of active p+ diff corner
dr_mask_checks() at p12723_BM.rs:97
  not() at p12723_BMfunctions.rs:647: Command replaced with an internal function.
error__ not real_waive_k15
  Comment: "TNT_BJ_14: Minimum synthesized N+ S/D block convex corner encl of active p+ diff corner 0.1059 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_mask_checks() at p12723_BM.rs:97
  enclose_corner() at p12723_BMfunctions.rs:650: Command replaced with an internal function.
enclose_corner(_pactive_like, _mask, distance < 0.043, type = { CONVEX_TO_CONVEX })
  Comment: "TNT_BJ_14: Minimum synthesized N+ S/D block convex corner encl of active p+ diff corner 0.1059 um"
  Function: enclose_corner
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_15 301 1015 Minimum synthesized N+ S/D block concave corner space to active n+ diff corner
dr_mask_checks() at p12723_BM.rs:97
  not() at p12723_BMfunctions.rs:664: Command replaced with an internal function.
(error__p interacting _mask_conc_corner) not ETCHRINGID not real_waive_k14
  Comment: "TNT_J_15: Minimum synthesized N+ S/D block concave corner space to active n+ diff corner 0.107 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_mask_checks() at p12723_BM.rs:97
  not_edge() at p12723_BMfunctions.rs:667: Command replaced with an internal function.
(error__1 interacting_edge _mask_conc_corner) not_edge ETCHRINGID
  Comment: "TNT_J_15: Minimum synthesized N+ S/D block concave corner space to active n+ diff corner 0.107 um"
  Function: not_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_mask_checks() at p12723_BM.rs:97
  not_edge() at p12723_BMfunctions.rs:670: Command replaced with an internal function.
(error__1 interacting_edge _mask_conc_corner) not_edge ETCHRINGID not_edge real_waive_k14
  Comment: "TNT_J_15: Minimum synthesized N+ S/D block concave corner space to active n+ diff corner 0.107 um"
  Function: not_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_41 301 1041 N+ S/D segment lengths less than J_41 are subject to rules J_42/43 on the adjacent edges
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_BMfunctions.rs:1114: 
======================== Checking J_41 ========================

jk_41_check() at p12723_BM.rs:98
  or_edge() at p12723_BMfunctions.rs:1117: Command replaced with an internal function.
a1 or_edge a2
  Comment: "TNT_J_41: N+ S/D segment lengths less than J_41 are subject to rules J_42/43 on the adjacent edges 0.168 "
  Function: or_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

ext_checks_tpttnt() at p12723_BM.rs:99
  external2() at p12723_BMfunctions.rs:1089: Command replaced with an internal function.
external2(_mask, _all_taps, distance < _dir_value, direction = _dir, extension = NONE_INCLUSIVE, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE })
  Comment: "TNT_tap_pgd: Space to mask inpgd0.042"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

ext_checks_tpttnt() at p12723_BM.rs:99
  external2() at p12723_BMfunctions.rs:1096: Command replaced with an internal function.
external2(_mask, _all_taps, distance < _radial_value, extension = RADIAL, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE })
  Comment: "TNT_tap_all_dir: Space to mask all direction 0.035"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

ext_checks_tpttnt() at p12723_BM.rs:100
  external2() at p12723_BMfunctions.rs:1089: Command replaced with an internal function.
external2(_mask, _all_taps, distance < _dir_value, direction = _dir, extension = NONE_INCLUSIVE, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE })
  Comment: "TNT_diff_ogd: Space to mask inogd0.035"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

ext_checks_tpttnt() at p12723_BM.rs:100
  external2() at p12723_BMfunctions.rs:1096: Command replaced with an internal function.
external2(_mask, _all_taps, distance < _radial_value, extension = RADIAL, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE })
  Comment: "TNT_diff_all_dir: Space to mask all direction 0.021"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_03 301 1003 N+ S/D block space to active n+ diff (OGD)
checks_for_active_in_mask() at p12723_BM.rs:101
  enclose() at p12723_BMfunctions.rs:1151: Command replaced with an internal function.
enclose(_active, _mask, distance < _v_acEncmask_ogd, intersecting = { TOUCH, ACUTE }, direction = non_gate_dir, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH, OUTSIDE })
  Comment: "TNT_J_03: N+ S/D block space to active n+ diff (OGD) 0.035 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_23 301 1023 N+ S/D block space to active n+ diff (PGD)
checks_for_active_in_mask() at p12723_BM.rs:101
  enclose() at p12723_BMfunctions.rs:1158: Command replaced with an internal function.
enclose(_active, _mask, distance < _v_acEncmask_alldir, intersecting = { TOUCH, ACUTE }, extension = RADIAL, relational = { POINT_TOUCH, OUTSIDE })
  Comment: "TNT_J_23: N+ S/D block space to active n+ diff (PGD) 0.021 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_14 108 1014 Minimum synthesized P+ S/D block convex corner encl of active n+ diff corner
checks_for_active_in_mask() at p12723_BM.rs:101
  enclose_corner() at p12723_BMfunctions.rs:1165: Command replaced with an internal function.
enclose_corner(_active, _mask, distance < _v_conenc, type = { CONVEX_TO_CONVEX })
  Comment: "TNT_K_14: Minimum synthesized P+ S/D block convex corner encl of active n+ diff corner 0.107 um"
  Function: enclose_corner
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_15 108 1015 Minimum synthesized P+ S/D block concave corner space to active p+ diff corner
ext_corner_check() at p12723_BM.rs:102
  external_corner2_edge() at p12723_BMfunctions.rs:1184: Command replaced with an internal function.
external_corner2_edge(_mask, _active, distance < _v_conext, type = CONVEX_TO_CONCAVE, output_type = POINT_TO_POINT)
  Comment: "TNT_K_15: Minimum synthesized P+ S/D block concave corner space to active p+ diff corner 0.107 um"
  Function: external_corner2_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_16 301 1016 Minimum pitch (width+space) on synthesized mask
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_01 301 1001 N+ S/D block width (post generation)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BJ_01 501 1001 N+ S/D block width (post generation)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_02 301 1002 N+ S/D block space (post generation)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_03 301 1003 N+ S/D block space to active n+ diff (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_23 301 1023 N+ S/D block space to active n+ diff (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BJ_03 501 1003 NSD block space to active n+ diffusion
dr_mask_checks() at p12723_BM.rs:262
  external2() at p12723_BMfunctions.rs:507: Command replaced with an internal function.
external2(_nactive_like_be, _mask, distance < _v_nac2mask_pgd_bc, intersecting = { TOUCH, ACUTE }, extension = RADIAL, relational = { POINT_TOUCH, OVERLAP, INSIDE })
  Comment: "NSD_BJ_03: NSD block space to active n+ diffusion 0.014 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_04 301 1004 N+ S/D block space to n+ well tap diff (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_44 301 1044 N+ S/D block space to n+ well tap diff (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_05 301 1005 N+ S/D block encl of active p+ diff (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_25 301 1025 N+ S/D block encl of active p+ diff (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BJ_05 501 1005 NSD block enclosure of active p+ diffusion
dr_mask_checks() at p12723_BM.rs:262
  enclose() at p12723_BMfunctions.rs:580: Command replaced with an internal function.
enclose(_pactive_like_be, _mask, distance < _v_pac2mask_pgd_bc, intersecting = { TOUCH, ACUTE }, extension = RADIAL, relational = { POINT_TOUCH, OUTSIDE })
  Comment: "NSD_BJ_05: NSD block enclosure of active p+ diffusion 0.014 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_06 301 1006 N+ S/D block encl of p+ substrate tap diff (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_46 301 1046 N+ S/D block encl of p+ substrate tap diff (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_08 301 1008 Min generated nsd/ntp block area (in sq u. area)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_09 301 1009 Min generated nsd/ntp hole area (in sq u. area)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_13 301 1013 Minimum synthesized N+ S/D block segment lengths, when both adjacent at a corner
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_14 301 1014 Minimum synthesized N+ S/D block convex corner encl of active p+ diff corner
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BJ_14 501 1014 Minimum synthesized N+ S/D block convex corner encl of active p+ diff corner
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_15 301 1015 Minimum synthesized N+ S/D block concave corner space to active n+ diff corner
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_81 301 1081 Minimum synthesized N+ S/D block space after J_82 oversize (checked edge-to-edge only)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_BM.rs:268: 
======================== Checking J_81 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_41 301 1041 N+ S/D segment lengths less than J_41 are subject to rules J_42/43 on the adjacent edges
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_BM.rs:315: 
======================== Checking J_41 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_16 108 1016 Minimum pitch (width+space) on synthesized mask
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_02 108 1002 P+ S/D block space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BK_02 208 1002 P+ S/D block space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_01 108 1001 P+ S/D block width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_05 108 1005 P+ S/D block encl of active n+ diff (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_25 108 1025 P+ S/D block encl of active n+ diff (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BK_05 208 1005 PSD block enclosure of active n+ diffusion
dr_mask_checks() at p12723_BM.rs:346
  external2() at p12723_BMfunctions.rs:507: Command replaced with an internal function.
external2(_nactive_like_be, _mask, distance < _v_nac2mask_pgd_bc, intersecting = { TOUCH, ACUTE }, extension = RADIAL, relational = { POINT_TOUCH, OVERLAP, INSIDE })
  Comment: "PSD_BK_05: PSD block enclosure of active n+ diffusion 0.014 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_06 108 1006 P+ S/D block encl of n+ well tap diff (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_46 108 1046 P+ S/D block encl of n+ well tap diff (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_03 108 1003 P+ S/D block space to active p+ diff (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_23 108 1023 P+ S/D block space to active p+ diff (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BK_03 208 1003 PSD block space to active p+ diffusion
dr_mask_checks() at p12723_BM.rs:346
  enclose() at p12723_BMfunctions.rs:580: Command replaced with an internal function.
enclose(_pactive_like_be, _mask, distance < _v_pac2mask_pgd_bc, intersecting = { TOUCH, ACUTE }, extension = RADIAL, relational = { POINT_TOUCH, OUTSIDE })
  Comment: "PSD_BK_03: PSD block space to active p+ diffusion 0.014 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_04 108 1004 P+ S/D block space to p+ sub tap diff (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_44 108 1044 P+ S/D block space to p+ sub tap diff (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_09 108 1009 Min generated psd/ptp hole area (in sq u. area)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_08 108 1008 Min generated psd/ptp block area (in sq u. area)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_13 108 1013 Minimum synthesized P+ S/D block segment lengths, when both adjacent at a corner
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_15 108 1015 Minimum synthesized P+ S/D block concave corner space to active p+ diff corner
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BK_15 208 1015 Minimum synthesized P+ S/D block concave corner space to active p+ diff corner
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_14 108 1014 Minimum synthesized P+ S/D block convex corner encl of active n+ diff corner
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_81 108 1081 Minimum synthesized P+ S/D opening space after K_82 oversize (checked edge-to-edge only)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_BM.rs:351: 
======================== Checking K_81 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_41 108 1041 P+ S/D segment lengths less than K_41 are subject to rules K_42/43 on the adjacent edges
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_BM.rs:375: 
======================== Checking K_41 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_10 301 1010 n-well enclosure of N-tip block
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_11 301 1011 N-tip block space to active n-diffusion edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BJ_11 501 1011 Ntip block space to active n-diffusion edge
dr_tip_checks() at p12723_BM.rs:403
  external2() at p12723_BMfunctions.rs:928: Command replaced with an internal function.
external2(nactive and _ngate_area_check, _mask_be, distance < _v_ext2nact_bc, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE }, extension = RADIAL)
  Comment: "NTP_BJ_11: Ntip block space to active n-diffusion edge 0.014 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tip_checks() at p12723_BM.rs:403
  external2() at p12723_BMfunctions.rs:929: Command replaced with an internal function.
external2((nactive and bit_cells_bm), _mask_nbe, distance < _v_ext2nact_bc, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE }, extension = RADIAL)
  Comment: "NTP_BJ_11: Ntip block space to active n-diffusion edge 0.014 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_12 301 1012 N-tip block encl of active p-diffusion edge
dr_tip_checks() at p12723_BM.rs:403
  interacting() at p12723_BMfunctions.rs:956: Command replaced with an internal function.
_flag interacting _flag_outside
  Comment: "NTP_J_12: N-tip block encl of active p-diffusion edge 0.021 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BJ_12 501 1012 Ntip block enclosure of active p-diffusion edge
dr_tip_checks() at p12723_BM.rs:403
  enclose() at p12723_BMfunctions.rs:963: Command replaced with an internal function.
enclose((pactive and bit_cells_bm and _pgate_area_check), _mask_be, distance < _v_encpact_bc, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OUTSIDE }, extension = RADIAL)
  Comment: "NTP_BJ_12: Ntip block enclosure of active p-diffusion edge 0.014 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_08 301 1008 Min generated nsd/ntp block area (in sq u. area)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_09 301 1009 Min generated nsd/ntp hole area (in sq u. area)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_21 301 1021 N-tip block width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_22 301 1022 N-tip block space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_24 301 1024 N-tip block pitch
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_10 108 1010 P-tip block space to n-well edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_12 108 1012 P-tip block encl of active n-diffusion edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BK_12 208 1012 Ptip block enclosure of active n-diffusion edge
dr_tip_checks() at p12723_BM.rs:404
  external2() at p12723_BMfunctions.rs:928: Command replaced with an internal function.
external2(nactive and _ngate_area_check, _mask_be, distance < _v_ext2nact_bc, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE }, extension = RADIAL)
  Comment: "PTP_BK_12: Ptip block enclosure of active n-diffusion edge 0.014 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tip_checks() at p12723_BM.rs:404
  external2() at p12723_BMfunctions.rs:929: Command replaced with an internal function.
external2((nactive and bit_cells_bm), _mask_nbe, distance < _v_ext2nact_bc, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE }, extension = RADIAL)
  Comment: "PTP_BK_12: Ptip block enclosure of active n-diffusion edge 0.014 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_11 108 1011 P-tip block space to active p-diffusion edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BK_11 208 1011 Ptip block space to active p-diffusion edge
dr_tip_checks() at p12723_BM.rs:404
  enclose() at p12723_BMfunctions.rs:963: Command replaced with an internal function.
enclose((pactive and bit_cells_bm and _pgate_area_check), _mask_be, distance < _v_encpact_bc, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OUTSIDE }, extension = RADIAL)
  Comment: "PTP_BK_11: Ptip block space to active p-diffusion edge 0.014 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_09 108 1009 Min generated psd/ptp hole area (in sq u. area)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_08 108 1008 Min generated psd/ptp block area (in sq u. area)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_22 108 1022 P-tip block space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_21 108 1021 P-tip block width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_24 108 1024 P-tip block pitch
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_10 301 1010 n-well enclosure of N-tip block
dr_tip_checks() at p12723_BM.rs:469
  enclose() at p12723_BMfunctions.rs:906: Command replaced with an internal function.
enclose(_mask, ALLNWELL, distance < drgrid, extension = RADIAL)
  Comment: "TNW_J_10: n-well enclosure of N-tip block 0.0 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_11 301 1011 N-tip block space to active n-diffusion edge
dr_tip_checks() at p12723_BM.rs:469
  interacting() at p12723_BMfunctions.rs:921: Command replaced with an internal function.
_flag interacting _flag_outside
  Comment: "TNW_J_11: N-tip block space to active n-diffusion edge 0.021 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BJ_11 501 1011 Ntip block space to active n-diffusion edge
dr_tip_checks() at p12723_BM.rs:469
  external2() at p12723_BMfunctions.rs:928: Command replaced with an internal function.
external2(nactive and _ngate_area_check, _mask_be, distance < _v_ext2nact_bc, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE }, extension = RADIAL)
  Comment: "TNW_BJ_11: Ntip block space to active n-diffusion edge 0.014 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tip_checks() at p12723_BM.rs:469
  external2() at p12723_BMfunctions.rs:929: Command replaced with an internal function.
external2((nactive and bit_cells_bm), _mask_nbe, distance < _v_ext2nact_bc, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE }, extension = RADIAL)
  Comment: "TNW_BJ_11: Ntip block space to active n-diffusion edge 0.014 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_12 301 1012 N-tip block encl of active p-diffusion edge
dr_tip_checks() at p12723_BM.rs:469
  interacting() at p12723_BMfunctions.rs:956: Command replaced with an internal function.
_flag interacting _flag_outside
  Comment: "TNW_J_12: N-tip block encl of active p-diffusion edge 0.021 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BJ_12 501 1012 Ntip block enclosure of active p-diffusion edge
dr_tip_checks() at p12723_BM.rs:469
  enclose() at p12723_BMfunctions.rs:963: Command replaced with an internal function.
enclose((pactive and bit_cells_bm and _pgate_area_check), _mask_be, distance < _v_encpact_bc, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OUTSIDE }, extension = RADIAL)
  Comment: "TNW_BJ_12: Ntip block enclosure of active p-diffusion edge 0.014 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_08 301 1008 Min generated nsd/ntp block area (in sq u. area)
dr_tip_checks() at p12723_BM.rs:469
  drMinAreaWaive() at p12723_BMfunctions.rs:973
    not() at p12723_functions.rs:2486: Command replaced with an internal function.
temp not waive
  Comment: "TNW_J_08: Min generated nsd/ntp block area (in sq u. area) 0.0264 um2"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_09 301 1009 Min generated nsd/ntp hole area (in sq u. area)
dr_tip_checks() at p12723_BM.rs:469
  drMinHole() at p12723_BMfunctions.rs:979
    area() at p12723_functions.rs:2466: Command replaced with an internal function.
area(temp, value < area)
  Comment: "TNW_J_09: Min generated nsd/ntp hole area (in sq u. area) 0.0264 um2"
  Function: area
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_21 301 1021 N-tip block width
dr_tip_checks() at p12723_BM.rs:469
  internal1() at p12723_BMfunctions.rs:985: Command replaced with an internal function.
internal1(_mask, distance < _v_width, extension = RADIAL, relational = { POINT_TOUCH })
  Comment: "TNW_J_21: N-tip block width 0.126 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_22 301 1022 N-tip block space
dr_tip_checks() at p12723_BM.rs:469
  external1() at p12723_BMfunctions.rs:991: Command replaced with an internal function.
external1(_mask, distance < _v_space, extension = RADIAL, relational = { POINT_TOUCH })
  Comment: "TNW_J_22: N-tip block space 0.126 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_24 301 1024 N-tip block pitch
dr_tip_checks() at p12723_BM.rs:469
  drMinPitchDir() at p12723_BMfunctions.rs:1003
    not() at p12723_functions.rs:2683: Command replaced with an internal function.
internal2(width, space, distance < pitch, extension = NONE, orientation = PARALLEL, direction = dir, corner_configuration = NOT_CORNER, look_thru = ALL) not waive
  Comment: "TNW_J_24: N-tip block pitch 0.378 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tip_checks() at p12723_BM.rs:469
  drMinPitchDir() at p12723_BMfunctions.rs:1004
    not() at p12723_functions.rs:2683: Command replaced with an internal function.
internal2(width, space, distance < pitch, extension = NONE, orientation = PARALLEL, direction = dir, corner_configuration = NOT_CORNER, look_thru = ALL) not waive
  Comment: "TNW_J_24: N-tip block pitch 0.378 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tip_checks() at p12723_BM.rs:469
  drMinPitchDir() at p12723_BMfunctions.rs:1018
    not() at p12723_functions.rs:2683: Command replaced with an internal function.
internal2(width, space, distance < pitch, extension = NONE, orientation = PARALLEL, direction = dir, corner_configuration = NOT_CORNER, look_thru = ALL) not waive
  Comment: "TNW_J_24: N-tip block pitch 0.378 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_10 108 1010 P-tip block space to n-well edge
dr_tip_checks2() at p12723_BM.rs:470
  enclose() at p12723_BMfunctions.rs:1299: Command replaced with an internal function.
enclose(_mask, ALLNWELL, distance < drgrid, extension = RADIAL)
  Comment: "TPW_K_10: P-tip block space to n-well edge 0.0 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_11 108 1011 P-tip block space to active p-diffusion edge
dr_tip_checks2() at p12723_BM.rs:470
  interacting() at p12723_BMfunctions.rs:1307: Command replaced with an internal function.
_flag interacting _flag_outside
  Comment: "TPW_K_11: P-tip block space to active p-diffusion edge 0.021 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BK_11 208 1011 Ptip block space to active p-diffusion edge
dr_tip_checks2() at p12723_BM.rs:470
  external2() at p12723_BMfunctions.rs:1313: Command replaced with an internal function.
external2(pactive and _pgate_area_check, _mask_be, distance < _v_ext2nact_bc, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE }, extension = RADIAL)
  Comment: "TPW_BK_11: Ptip block space to active p-diffusion edge 0.014 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tip_checks2() at p12723_BM.rs:470
  external2() at p12723_BMfunctions.rs:1314: Command replaced with an internal function.
external2((pactive and bit_cells_bm), _mask_nbe, distance < _v_ext2nact_bc, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE }, extension = RADIAL)
  Comment: "TPW_BK_11: Ptip block space to active p-diffusion edge 0.014 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_12 108 1012 P-tip block encl of active n-diffusion edge
dr_tip_checks2() at p12723_BM.rs:470
  interacting() at p12723_BMfunctions.rs:1322: Command replaced with an internal function.
_flag interacting _flag_outside
  Comment: "TPW_K_12: P-tip block encl of active n-diffusion edge 0.021 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BK_12 208 1012 Ptip block enclosure of active n-diffusion edge
dr_tip_checks2() at p12723_BM.rs:470
  enclose() at p12723_BMfunctions.rs:1328: Command replaced with an internal function.
enclose((nactive and bit_cells_bm and _ngate_area_check), _mask_be, distance < _v_encpact_bc, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OUTSIDE }, extension = RADIAL)
  Comment: "TPW_BK_12: Ptip block enclosure of active n-diffusion edge 0.014 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_09 108 1009 Min generated psd/ptp hole area (in sq u. area)
dr_tip_checks2() at p12723_BM.rs:470
  drMinAreaWaive() at p12723_BMfunctions.rs:1335
    not() at p12723_functions.rs:2486: Command replaced with an internal function.
temp not waive
  Comment: "TPW_K_09: Min generated psd/ptp hole area (in sq u. area) 0.0264 um2"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_08 108 1008 Min generated psd/ptp block area (in sq u. area)
dr_tip_checks2() at p12723_BM.rs:470
  drMinHole() at p12723_BMfunctions.rs:1341
    area() at p12723_functions.rs:2466: Command replaced with an internal function.
area(temp, value < area)
  Comment: "TPW_K_08: Min generated psd/ptp block area (in sq u. area) 0.0264 um2"
  Function: area
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_22 108 1022 P-tip block space
dr_tip_checks2() at p12723_BM.rs:470
  internal1() at p12723_BMfunctions.rs:1347: Command replaced with an internal function.
internal1(_mask, distance < _v_width, extension = RADIAL, relational = { POINT_TOUCH })
  Comment: "TPW_K_22: P-tip block space 0.126 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_21 108 1021 P-tip block width
dr_tip_checks2() at p12723_BM.rs:470
  external1() at p12723_BMfunctions.rs:1353: Command replaced with an internal function.
external1(_mask, distance < _v_space, extension = RADIAL, relational = { POINT_TOUCH })
  Comment: "TPW_K_21: P-tip block width 0.126 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_24 108 1024 P-tip block pitch
dr_tip_checks2() at p12723_BM.rs:470
  drMinPitchDir() at p12723_BMfunctions.rs:1364
    not() at p12723_functions.rs:2683: Command replaced with an internal function.
internal2(width, space, distance < pitch, extension = NONE, orientation = PARALLEL, direction = dir, corner_configuration = NOT_CORNER, look_thru = ALL) not waive
  Comment: "TPW_K_24: P-tip block pitch 0.378 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tip_checks2() at p12723_BM.rs:470
  drMinPitchDir() at p12723_BMfunctions.rs:1365
    not() at p12723_functions.rs:2683: Command replaced with an internal function.
internal2(width, space, distance < pitch, extension = NONE, orientation = PARALLEL, direction = dir, corner_configuration = NOT_CORNER, look_thru = ALL) not waive
  Comment: "TPW_K_24: P-tip block pitch 0.378 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tip_checks2() at p12723_BM.rs:470
  drMinPitchDir() at p12723_BMfunctions.rs:1366
    not() at p12723_functions.rs:2683: Command replaced with an internal function.
internal2(width, space, distance < pitch, extension = NONE, orientation = PARALLEL, direction = dir, corner_configuration = NOT_CORNER, look_thru = ALL) not waive
  Comment: "TPW_K_24: P-tip block pitch 0.378 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

bm_nw3536_check() at p12723_BM.rs:471
  not() at p12723_BMfunctions.rs:1048: Command replaced with an internal function.
bad_ogdnwell_can not (internal1(bad_ogdnwell_can, distance <= NW_35, direction = gate_dir, extension = NONE))
  Comment: "TNW_NW_35: Max mask length when width is less than NW_35"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

bm_nw3536_check() at p12723_BM.rs:471
  not() at p12723_BMfunctions.rs:1051: Command replaced with an internal function.
bad_pgdnwell_can not (internal1(bad_pgdnwell_can, distance <= NW_35, direction = non_gate_dir, extension = NONE))
  Comment: "TNW_NW_35: Max mask length when width is less than NW_35"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

bm_nw3536_check() at p12723_BM.rs:471
  not() at p12723_BMfunctions.rs:1058: Command replaced with an internal function.
bad_ogdnwell_can not (internal1(bad_ogdnwell_can, distance <= NW_36, direction = gate_dir, extension = NONE))
  Comment: "TNW_NW_36: Max mask facing edge length, if space is less than NW_36"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

bm_nw3536_check() at p12723_BM.rs:471
  not() at p12723_BMfunctions.rs:1061: Command replaced with an internal function.
bad_pgdnwell_can not (internal1(bad_pgdnwell_can, distance <= NW_36, direction = non_gate_dir, extension = NONE))
  Comment: "TNW_NW_36: Max mask facing edge length, if space is less than NW_36"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

bm_nw3536_check() at p12723_BM.rs:472
  not() at p12723_BMfunctions.rs:1048: Command replaced with an internal function.
bad_ogdnwell_can not (internal1(bad_ogdnwell_can, distance <= NW_35, direction = gate_dir, extension = NONE))
  Comment: "TPW_NW_35: Max mask length when width is less than NW_35"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

bm_nw3536_check() at p12723_BM.rs:472
  not() at p12723_BMfunctions.rs:1051: Command replaced with an internal function.
bad_pgdnwell_can not (internal1(bad_pgdnwell_can, distance <= NW_35, direction = non_gate_dir, extension = NONE))
  Comment: "TPW_NW_35: Max mask length when width is less than NW_35"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

bm_nw3536_check() at p12723_BM.rs:472
  not() at p12723_BMfunctions.rs:1058: Command replaced with an internal function.
bad_ogdnwell_can not (internal1(bad_ogdnwell_can, distance <= NW_36, direction = gate_dir, extension = NONE))
  Comment: "TPW_NW_36: Max mask facing edge length, if space is less than NW_36"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

bm_nw3536_check() at p12723_BM.rs:472
  not() at p12723_BMfunctions.rs:1061: Command replaced with an internal function.
bad_pgdnwell_can not (internal1(bad_pgdnwell_can, distance <= NW_36, direction = non_gate_dir, extension = NONE))
  Comment: "TPW_NW_36: Max mask facing edge length, if space is less than NW_36"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_10 108 1010 P-tip block space to n-well edge
dr_tip_checks() at p12723_BM.rs:474
  enclose() at p12723_BMfunctions.rs:906: Command replaced with an internal function.
enclose(_mask, ALLNWELL, distance < drgrid, extension = RADIAL)
  Comment: "XPT_K_10: P-tip block space to n-well edge 0.0 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_12 108 1012 P-tip block encl of active n-diffusion edge
dr_tip_checks() at p12723_BM.rs:474
  interacting() at p12723_BMfunctions.rs:921: Command replaced with an internal function.
_flag interacting _flag_outside
  Comment: "XPT_K_12: P-tip block encl of active n-diffusion edge 0.021 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BK_12 208 1012 Ptip block enclosure of active n-diffusion edge
dr_tip_checks() at p12723_BM.rs:474
  external2() at p12723_BMfunctions.rs:928: Command replaced with an internal function.
external2(nactive and _ngate_area_check, _mask_be, distance < _v_ext2nact_bc, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE }, extension = RADIAL)
  Comment: "XPT_BK_12: Ptip block enclosure of active n-diffusion edge 0.014 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tip_checks() at p12723_BM.rs:474
  external2() at p12723_BMfunctions.rs:929: Command replaced with an internal function.
external2((nactive and bit_cells_bm), _mask_nbe, distance < _v_ext2nact_bc, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE }, extension = RADIAL)
  Comment: "XPT_BK_12: Ptip block enclosure of active n-diffusion edge 0.014 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_11 108 1011 P-tip block space to active p-diffusion edge
dr_tip_checks() at p12723_BM.rs:474
  interacting() at p12723_BMfunctions.rs:956: Command replaced with an internal function.
_flag interacting _flag_outside
  Comment: "XPT_K_11: P-tip block space to active p-diffusion edge 0.021 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BK_11 208 1011 Ptip block space to active p-diffusion edge
dr_tip_checks() at p12723_BM.rs:474
  enclose() at p12723_BMfunctions.rs:963: Command replaced with an internal function.
enclose((pactive and bit_cells_bm and _pgate_area_check), _mask_be, distance < _v_encpact_bc, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OUTSIDE }, extension = RADIAL)
  Comment: "XPT_BK_11: Ptip block space to active p-diffusion edge 0.014 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_09 108 1009 Min generated psd/ptp hole area (in sq u. area)
dr_tip_checks() at p12723_BM.rs:474
  drMinAreaWaive() at p12723_BMfunctions.rs:973
    not() at p12723_functions.rs:2486: Command replaced with an internal function.
temp not waive
  Comment: "XPT_K_09: Min generated psd/ptp hole area (in sq u. area) 0.0264 um2"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_08 108 1008 Min generated psd/ptp block area (in sq u. area)
dr_tip_checks() at p12723_BM.rs:474
  drMinHole() at p12723_BMfunctions.rs:979
    area() at p12723_functions.rs:2466: Command replaced with an internal function.
area(temp, value < area)
  Comment: "XPT_K_08: Min generated psd/ptp block area (in sq u. area) 0.0264 um2"
  Function: area
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_22 108 1022 P-tip block space
dr_tip_checks() at p12723_BM.rs:474
  internal1() at p12723_BMfunctions.rs:985: Command replaced with an internal function.
internal1(_mask, distance < _v_width, extension = RADIAL, relational = { POINT_TOUCH })
  Comment: "XPT_K_22: P-tip block space 0.126 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_21 108 1021 P-tip block width
dr_tip_checks() at p12723_BM.rs:474
  external1() at p12723_BMfunctions.rs:991: Command replaced with an internal function.
external1(_mask, distance < _v_space, extension = RADIAL, relational = { POINT_TOUCH })
  Comment: "XPT_K_21: P-tip block width 0.126 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_24 108 1024 P-tip block pitch
dr_tip_checks() at p12723_BM.rs:474
  drMinPitchDir() at p12723_BMfunctions.rs:1003
    not() at p12723_functions.rs:2683: Command replaced with an internal function.
internal2(width, space, distance < pitch, extension = NONE, orientation = PARALLEL, direction = dir, corner_configuration = NOT_CORNER, look_thru = ALL) not waive
  Comment: "XPT_K_24: P-tip block pitch 0.378 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tip_checks() at p12723_BM.rs:474
  drMinPitchDir() at p12723_BMfunctions.rs:1004
    not() at p12723_functions.rs:2683: Command replaced with an internal function.
internal2(width, space, distance < pitch, extension = NONE, orientation = PARALLEL, direction = dir, corner_configuration = NOT_CORNER, look_thru = ALL) not waive
  Comment: "XPT_K_24: P-tip block pitch 0.378 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tip_checks() at p12723_BM.rs:474
  drMinPitchDir() at p12723_BMfunctions.rs:1018
    not() at p12723_functions.rs:2683: Command replaced with an internal function.
internal2(width, space, distance < pitch, extension = NONE, orientation = PARALLEL, direction = dir, corner_configuration = NOT_CORNER, look_thru = ALL) not waive
  Comment: "XPT_K_24: P-tip block pitch 0.378 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

bm_nw3536_check() at p12723_BM.rs:475
  not() at p12723_BMfunctions.rs:1048: Command replaced with an internal function.
bad_ogdnwell_can not (internal1(bad_ogdnwell_can, distance <= NW_35, direction = gate_dir, extension = NONE))
  Comment: "XPT_NW_35: Max mask length when width is less than NW_35"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

bm_nw3536_check() at p12723_BM.rs:475
  not() at p12723_BMfunctions.rs:1051: Command replaced with an internal function.
bad_pgdnwell_can not (internal1(bad_pgdnwell_can, distance <= NW_35, direction = non_gate_dir, extension = NONE))
  Comment: "XPT_NW_35: Max mask length when width is less than NW_35"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

bm_nw3536_check() at p12723_BM.rs:475
  not() at p12723_BMfunctions.rs:1058: Command replaced with an internal function.
bad_ogdnwell_can not (internal1(bad_ogdnwell_can, distance <= NW_36, direction = gate_dir, extension = NONE))
  Comment: "XPT_NW_36: Max mask facing edge length, if space is less than NW_36"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

bm_nw3536_check() at p12723_BM.rs:475
  not() at p12723_BMfunctions.rs:1061: Command replaced with an internal function.
bad_pgdnwell_can not (internal1(bad_pgdnwell_can, distance <= NW_36, direction = non_gate_dir, extension = NONE))
  Comment: "XPT_NW_36: Max mask facing edge length, if space is less than NW_36"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_10 108 1010 P-tip block space to n-well edge
dr_tip_checks2() at p12723_BM.rs:476
  enclose() at p12723_BMfunctions.rs:1299: Command replaced with an internal function.
enclose(_mask, ALLNWELL, distance < drgrid, extension = RADIAL)
  Comment: "XNT_K_10: P-tip block space to n-well edge 0.0 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_11 108 1011 P-tip block space to active p-diffusion edge
dr_tip_checks2() at p12723_BM.rs:476
  interacting() at p12723_BMfunctions.rs:1307: Command replaced with an internal function.
_flag interacting _flag_outside
  Comment: "XNT_K_11: P-tip block space to active p-diffusion edge 0.021 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BK_11 208 1011 Ptip block space to active p-diffusion edge
dr_tip_checks2() at p12723_BM.rs:476
  external2() at p12723_BMfunctions.rs:1313: Command replaced with an internal function.
external2(pactive and _pgate_area_check, _mask_be, distance < _v_ext2nact_bc, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE }, extension = RADIAL)
  Comment: "XNT_BK_11: Ptip block space to active p-diffusion edge 0.014 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tip_checks2() at p12723_BM.rs:476
  external2() at p12723_BMfunctions.rs:1314: Command replaced with an internal function.
external2((pactive and bit_cells_bm), _mask_nbe, distance < _v_ext2nact_bc, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE }, extension = RADIAL)
  Comment: "XNT_BK_11: Ptip block space to active p-diffusion edge 0.014 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_12 108 1012 P-tip block encl of active n-diffusion edge
dr_tip_checks2() at p12723_BM.rs:476
  interacting() at p12723_BMfunctions.rs:1322: Command replaced with an internal function.
_flag interacting _flag_outside
  Comment: "XNT_K_12: P-tip block encl of active n-diffusion edge 0.021 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BK_12 208 1012 Ptip block enclosure of active n-diffusion edge
dr_tip_checks2() at p12723_BM.rs:476
  enclose() at p12723_BMfunctions.rs:1328: Command replaced with an internal function.
enclose((nactive and bit_cells_bm and _ngate_area_check), _mask_be, distance < _v_encpact_bc, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OUTSIDE }, extension = RADIAL)
  Comment: "XNT_BK_12: Ptip block enclosure of active n-diffusion edge 0.014 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_09 108 1009 Min generated psd/ptp hole area (in sq u. area)
dr_tip_checks2() at p12723_BM.rs:476
  drMinAreaWaive() at p12723_BMfunctions.rs:1335
    not() at p12723_functions.rs:2486: Command replaced with an internal function.
temp not waive
  Comment: "XNT_K_09: Min generated psd/ptp hole area (in sq u. area) 0.0264 um2"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_08 108 1008 Min generated psd/ptp block area (in sq u. area)
dr_tip_checks2() at p12723_BM.rs:476
  drMinHole() at p12723_BMfunctions.rs:1341
    area() at p12723_functions.rs:2466: Command replaced with an internal function.
area(temp, value < area)
  Comment: "XNT_K_08: Min generated psd/ptp block area (in sq u. area) 0.0264 um2"
  Function: area
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_22 108 1022 P-tip block space
dr_tip_checks2() at p12723_BM.rs:476
  internal1() at p12723_BMfunctions.rs:1347: Command replaced with an internal function.
internal1(_mask, distance < _v_width, extension = RADIAL, relational = { POINT_TOUCH })
  Comment: "XNT_K_22: P-tip block space 0.126 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_21 108 1021 P-tip block width
dr_tip_checks2() at p12723_BM.rs:476
  external1() at p12723_BMfunctions.rs:1353: Command replaced with an internal function.
external1(_mask, distance < _v_space, extension = RADIAL, relational = { POINT_TOUCH })
  Comment: "XNT_K_21: P-tip block width 0.126 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= K_24 108 1024 P-tip block pitch
dr_tip_checks2() at p12723_BM.rs:476
  drMinPitchDir() at p12723_BMfunctions.rs:1364
    not() at p12723_functions.rs:2683: Command replaced with an internal function.
internal2(width, space, distance < pitch, extension = NONE, orientation = PARALLEL, direction = dir, corner_configuration = NOT_CORNER, look_thru = ALL) not waive
  Comment: "XNT_K_24: P-tip block pitch 0.378 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tip_checks2() at p12723_BM.rs:476
  drMinPitchDir() at p12723_BMfunctions.rs:1365
    not() at p12723_functions.rs:2683: Command replaced with an internal function.
internal2(width, space, distance < pitch, extension = NONE, orientation = PARALLEL, direction = dir, corner_configuration = NOT_CORNER, look_thru = ALL) not waive
  Comment: "XNT_K_24: P-tip block pitch 0.378 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tip_checks2() at p12723_BM.rs:476
  drMinPitchDir() at p12723_BMfunctions.rs:1366
    not() at p12723_functions.rs:2683: Command replaced with an internal function.
internal2(width, space, distance < pitch, extension = NONE, orientation = PARALLEL, direction = dir, corner_configuration = NOT_CORNER, look_thru = ALL) not waive
  Comment: "XNT_K_24: P-tip block pitch 0.378 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

bm_nw3536_check() at p12723_BM.rs:477
  not() at p12723_BMfunctions.rs:1048: Command replaced with an internal function.
bad_ogdnwell_can not (internal1(bad_ogdnwell_can, distance <= NW_35, direction = gate_dir, extension = NONE))
  Comment: "XNT_NW_35: Max mask length when width is less than NW_35"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

bm_nw3536_check() at p12723_BM.rs:477
  not() at p12723_BMfunctions.rs:1051: Command replaced with an internal function.
bad_pgdnwell_can not (internal1(bad_pgdnwell_can, distance <= NW_35, direction = non_gate_dir, extension = NONE))
  Comment: "XNT_NW_35: Max mask length when width is less than NW_35"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

bm_nw3536_check() at p12723_BM.rs:477
  not() at p12723_BMfunctions.rs:1058: Command replaced with an internal function.
bad_ogdnwell_can not (internal1(bad_ogdnwell_can, distance <= NW_36, direction = gate_dir, extension = NONE))
  Comment: "XNT_NW_36: Max mask facing edge length, if space is less than NW_36"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

bm_nw3536_check() at p12723_BM.rs:477
  not() at p12723_BMfunctions.rs:1061: Command replaced with an internal function.
bad_pgdnwell_can not (internal1(bad_pgdnwell_can, distance <= NW_36, direction = non_gate_dir, extension = NONE))
  Comment: "XNT_NW_36: Max mask facing edge length, if space is less than NW_36"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_21 301 1021 N-tip block width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_22 301 1022 N-tip block space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_24 301 1024 N-tip block pitch
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_18 11 1018 Min required drawn N-well hole area (in sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_11 301 1011 N-tip block space to active n-diffusion edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_12 301 1012 N-tip block encl of active p-diffusion edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_14 301 1014 Minimum synthesized N+ S/D block convex corner encl of active p+ diff corner
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_15 301 1015 Minimum synthesized N+ S/D block concave corner space to active n+ diff corner
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_21 301 1021 N-tip block width
dr_simple_mask_checks() at p12723_BM.rs:788
  internal1() at p12723_BM.rs:637: Command replaced with an internal function.
internal1(_mask, distance < _v_width, extension = RADIAL, relational = { POINT_TOUCH })
  Comment: "SVN_J_21: N-tip block width 0.126 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_22 301 1022 N-tip block space
dr_simple_mask_checks() at p12723_BM.rs:788
  external1() at p12723_BM.rs:643: Command replaced with an internal function.
external1(_mask, distance < _v_space, extension = RADIAL, relational = { POINT_TOUCH })
  Comment: "SVN_J_22: N-tip block space 0.126 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_24 301 1024 N-tip block pitch
dr_simple_mask_checks() at p12723_BM.rs:788
  drMinPitchDir() at p12723_BM.rs:654
    not() at p12723_functions.rs:2683: Command replaced with an internal function.
internal2(width, space, distance < pitch, extension = NONE, orientation = PARALLEL, direction = dir, corner_configuration = NOT_CORNER, look_thru = ALL) not waive
  Comment: "SVN_J_24: N-tip block pitch 0.378 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_simple_mask_checks() at p12723_BM.rs:788
  drMinPitchDir() at p12723_BM.rs:655
    not() at p12723_functions.rs:2683: Command replaced with an internal function.
internal2(width, space, distance < pitch, extension = NONE, orientation = PARALLEL, direction = dir, corner_configuration = NOT_CORNER, look_thru = ALL) not waive
  Comment: "SVN_J_24: N-tip block pitch 0.378 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_simple_mask_checks() at p12723_BM.rs:788
  drMinPitchDir() at p12723_BM.rs:656
    not() at p12723_functions.rs:2683: Command replaced with an internal function.
internal2(width, space, distance < pitch, extension = NONE, orientation = PARALLEL, direction = dir, corner_configuration = NOT_CORNER, look_thru = ALL) not waive
  Comment: "SVN_J_24: N-tip block pitch 0.378 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_18 11 1018 Min required drawn N-well hole area (in sq um)
dr_simple_mask_checks() at p12723_BM.rs:788
  drMinAreaWaive() at p12723_BM.rs:663
    not() at p12723_functions.rs:2486: Command replaced with an internal function.
temp not waive
  Comment: "SVN_NW_18: Min required drawn N-well hole area (in sq um) 0.05 um2"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_simple_mask_checks() at p12723_BM.rs:788
  not() at p12723_BM.rs:670: Command replaced with an internal function.
bad_ogdnwell_can not (internal1(bad_ogdnwell_can, distance <= _v_aspect_int, direction = gate_dir, extension = NONE))
  Comment: "dvn_svn_aspect_ratio_1: Max DVN/SVN length when width is less than NW_35, = NW_35"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_simple_mask_checks() at p12723_BM.rs:788
  not() at p12723_BM.rs:673: Command replaced with an internal function.
bad_pgdnwell_can not (internal1(bad_pgdnwell_can, distance <= _v_aspect_int, direction = non_gate_dir, extension = NONE))
  Comment: "dvn_svn_aspect_ratio_1: Max DVN/SVN length when width is less than NW_35, = NW_35"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_simple_mask_checks() at p12723_BM.rs:788
  not() at p12723_BM.rs:680: Command replaced with an internal function.
bad_ogdnwell_can not (internal1(bad_ogdnwell_can, distance <= _v_aspect_ext, direction = gate_dir, extension = NONE))
  Comment: "dvn_svn_aspect_ratio_2: Max DVN/SVN facing edge length if space is less than NW_36 = NW_36"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_simple_mask_checks() at p12723_BM.rs:788
  not() at p12723_BM.rs:683: Command replaced with an internal function.
bad_pgdnwell_can not (internal1(bad_pgdnwell_can, distance <= _v_aspect_ext, direction = non_gate_dir, extension = NONE))
  Comment: "dvn_svn_aspect_ratio_2: Max DVN/SVN facing edge length if space is less than NW_36 = NW_36"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BJ_11 501 1011 Ntip block space to active n-diffusion edge
dr_simple_mask_checks() at p12723_BM.rs:788
  external2() at p12723_BM.rs:692: Command replaced with an internal function.
external2(pactive not SVN_J_11_waiver, _mask, distance < _v_ext2nact, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE, CUTTING }, extension = RADIAL)
  Comment: "SVN_BJ_11: Ntip block space to active n-diffusion edge 0.014 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BJ_12 501 1012 Ntip block enclosure of active p-diffusion edge
dr_simple_mask_checks() at p12723_BM.rs:788
  enclose() at p12723_BM.rs:710: Command replaced with an internal function.
enclose(nactive, _mask, distance < _v_encpact, intersecting = { TOUCH, ACUTE, PERPENDICULAR }, relational = { POINT_TOUCH }, extension = RADIAL)
  Comment: "SVN_BJ_12: Ntip block enclosure of active p-diffusion edge 0.014 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BJ_14 501 1014 Minimum synthesized N+ S/D block convex corner encl of active p+ diff corner
dr_simple_mask_checks() at p12723_BM.rs:788
  enclose_corner() at p12723_BM.rs:730: Command replaced with an internal function.
enclose_corner(NDIFF, _mask, distance < _v_conenc, type = { CONVEX_TO_CONVEX })
  Comment: "SVN_BJ_14: Minimum synthesized N+ S/D block convex corner encl of active p+ diff corner 0.1059 um"
  Function: enclose_corner
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_15 301 1015 Minimum synthesized N+ S/D block concave corner space to active n+ diff corner
dr_simple_mask_checks() at p12723_BM.rs:788
  not_edge() at p12723_BM.rs:745: Command replaced with an internal function.
(error__ interacting_edge _mask_conc_corner) not_edge ETCHRINGID
  Comment: "SVN_J_15: Minimum synthesized N+ S/D block concave corner space to active n+ diff corner 0.107 um"
  Function: not_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_10 301 1010 n-well enclosure of N-tip block
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_11 301 1011 N-tip block space to active n-diffusion edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BJ_11 501 1011 Ntip block space to active n-diffusion edge
dr_tip_checks() at p12723_BM.rs:980
  external2() at p12723_BMfunctions.rs:928: Command replaced with an internal function.
external2(nactive and _ngate_area_check, _mask_be, distance < _v_ext2nact_bc, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE }, extension = RADIAL)
  Comment: "NDR_BJ_11: Ntip block space to active n-diffusion edge 0.014 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tip_checks() at p12723_BM.rs:980
  external2() at p12723_BMfunctions.rs:929: Command replaced with an internal function.
external2((nactive and bit_cells_bm), _mask_nbe, distance < _v_ext2nact_bc, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE }, extension = RADIAL)
  Comment: "NDR_BJ_11: Ntip block space to active n-diffusion edge 0.014 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_12 301 1012 N-tip block encl of active p-diffusion edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BJ_12 501 1012 Ntip block enclosure of active p-diffusion edge
dr_tip_checks() at p12723_BM.rs:980
  enclose() at p12723_BMfunctions.rs:963: Command replaced with an internal function.
enclose((pactive and bit_cells_bm and _pgate_area_check), _mask_be, distance < _v_encpact_bc, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OUTSIDE }, extension = RADIAL)
  Comment: "NDR_BJ_12: Ntip block enclosure of active p-diffusion edge 0.014 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_17 11 1017 Min required drawn N-well area (in sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_18 11 1018 Min required drawn N-well hole area (in sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_21 301 1021 N-tip block width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_22 301 1022 N-tip block space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_24 301 1024 N-tip block pitch
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_10 301 1010 n-well enclosure of N-tip block
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_11 301 1011 N-tip block space to active n-diffusion edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BJ_11 501 1011 Ntip block space to active n-diffusion edge
dr_tip_checks() at p12723_BM.rs:984
  external2() at p12723_BMfunctions.rs:928: Command replaced with an internal function.
external2(nactive and _ngate_area_check, _mask_be, distance < _v_ext2nact_bc, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE }, extension = RADIAL)
  Comment: "PDR_BJ_11: Ntip block space to active n-diffusion edge 0.014 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tip_checks() at p12723_BM.rs:984
  external2() at p12723_BMfunctions.rs:929: Command replaced with an internal function.
external2((nactive and bit_cells_bm), _mask_nbe, distance < _v_ext2nact_bc, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE }, extension = RADIAL)
  Comment: "PDR_BJ_11: Ntip block space to active n-diffusion edge 0.014 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_12 301 1012 N-tip block encl of active p-diffusion edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BJ_12 501 1012 Ntip block enclosure of active p-diffusion edge
dr_tip_checks() at p12723_BM.rs:984
  enclose() at p12723_BMfunctions.rs:963: Command replaced with an internal function.
enclose((pactive and bit_cells_bm and _pgate_area_check), _mask_be, distance < _v_encpact_bc, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OUTSIDE }, extension = RADIAL)
  Comment: "PDR_BJ_12: Ntip block enclosure of active p-diffusion edge 0.014 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_17 11 1017 Min required drawn N-well area (in sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_18 11 1018 Min required drawn N-well hole area (in sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_21 301 1021 N-tip block width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_22 301 1022 N-tip block space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_24 301 1024 N-tip block pitch
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NDR/PDR_diff 27 2001 No diffusion allowed within 21nm of N/PDR_TG and N/PDR_MG
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking NDR/PDR_diff ========================

drCopyToError_() at p12723_BM.rs:999
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "NDR/PDR_diff: No diffusion allowed within 21nm of N/PDR_TG and N/PDR_MG 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NDR/PDR_diff 27 2001 No diffusion allowed within 21nm of N/PDR_TG and N/PDR_MG
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking NDR/PDR_diff ========================

drCopyToError_() at p12723_BM.rs:1000
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "NDR/PDR_diff: No diffusion allowed within 21nm of N/PDR_TG and N/PDR_MG 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NDR/PDR_diff 27 2001 No diffusion allowed within 21nm of N/PDR_TG and N/PDR_MG
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking NDR/PDR_diff ========================

drCopyToError_() at p12723_BM.rs:1001
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "NDR/PDR_diff: No diffusion allowed within 21nm of N/PDR_TG and N/PDR_MG 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NDR/PDR_diff 27 2001 No diffusion allowed within 21nm of N/PDR_TG and N/PDR_MG
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking NDR/PDR_diff ========================

drCopyToError_() at p12723_BM.rs:1002
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "NDR/PDR_diff: No diffusion allowed within 21nm of N/PDR_TG and N/PDR_MG 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NDR/PDR_xor 27 2002 NDR_TG (PDR_TG) and PDR_MG (NDR) must be drawn line on line
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking NDR/PDR_xor ========================

drCopyToError_() at p12723_BM.rs:1004
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "NDR/PDR_xor: NDR_TG (PDR_TG) and PDR_MG (NDR) must be drawn line on line 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NDR/PDR_xor 27 2002 NDR_TG (PDR_TG) and PDR_MG (NDR) must be drawn line on line
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking NDR/PDR_xor ========================

drCopyToError_() at p12723_BM.rs:1005
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "NDR/PDR_xor: NDR_TG (PDR_TG) and PDR_MG (NDR) must be drawn line on line 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_10 301 1010 n-well enclosure of N-tip block
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_11 301 1011 N-tip block space to active n-diffusion edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BJ_11 501 1011 Ntip block space to active n-diffusion edge
dr_tip_checks() at p12723_BM.rs:1042
  external2() at p12723_BMfunctions.rs:928: Command replaced with an internal function.
external2(nactive and _ngate_area_check, _mask_be, distance < _v_ext2nact_bc, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE }, extension = RADIAL)
  Comment: "DMG_BJ_11: Ntip block space to active n-diffusion edge 0.014 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tip_checks() at p12723_BM.rs:1042
  external2() at p12723_BMfunctions.rs:929: Command replaced with an internal function.
external2((nactive and bit_cells_bm), _mask_nbe, distance < _v_ext2nact_bc, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OVERLAP, INSIDE }, extension = RADIAL)
  Comment: "DMG_BJ_11: Ntip block space to active n-diffusion edge 0.014 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_12 301 1012 N-tip block encl of active p-diffusion edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BJ_12 501 1012 Ntip block enclosure of active p-diffusion edge
dr_tip_checks() at p12723_BM.rs:1042
  enclose() at p12723_BMfunctions.rs:963: Command replaced with an internal function.
enclose((pactive and bit_cells_bm and _pgate_area_check), _mask_be, distance < _v_encpact_bc, intersecting = { TOUCH, ACUTE }, relational = { POINT_TOUCH, OUTSIDE }, extension = RADIAL)
  Comment: "DMG_BJ_12: Ntip block enclosure of active p-diffusion edge 0.014 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_17 11 1017 Min required drawn N-well area (in sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_18 11 1018 Min required drawn N-well hole area (in sq um)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_21 301 1021 N-tip block width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= J_22 301 1022 N-tip block space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= NW_30 11 1030 Minimum nwell pitch
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BM_er1 301 3003 The pairs listed needs to be line-on-line: NSDMG/NESMG    NSDTG/NESTG   ESDTG/PSDTG  ESDMG/PSDMG
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_BM.rs:1125: 
======================== Checking BM_er1 ========================

xor() at p12723_BM.rs:1126: Command replaced with an internal function.
NSDMG xor NESMG
  Comment: "BM_er1: The pairs listed needs to be line-on-line: NSDMG/NESMG    NSDTG/NESTG   ESDTG/PSDTG  ESDMG/PSDMG 0.0 "
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

xor() at p12723_BM.rs:1127: Command replaced with an internal function.
NSDTG xor NESTG
  Comment: "BM_er1: The pairs listed needs to be line-on-line: NSDMG/NESMG    NSDTG/NESTG   ESDTG/PSDTG  ESDMG/PSDMG 0.0 "
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

xor() at p12723_BM.rs:1128: Command replaced with an internal function.
ESDTG xor PSDTG
  Comment: "BM_er1: The pairs listed needs to be line-on-line: NSDMG/NESMG    NSDTG/NESTG   ESDTG/PSDTG  ESDMG/PSDMG 0.0 "
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

xor() at p12723_BM.rs:1129: Command replaced with an internal function.
ESDMG xor PSDMG
  Comment: "BM_er1: The pairs listed needs to be line-on-line: NSDMG/NESMG    NSDTG/NESTG   ESDTG/PSDTG  ESDMG/PSDMG 0.0 "
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TPL_90 2 10090 Min TG/TGULV poly to poly space (PGD) in TPT mask
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking TPL_90 ========================

drCopyToError_() at p12723_BM.rs:1144
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "TPL_90: Min TG/TGULV poly to poly space (PGD) in TPT mask 0.099 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_00 202 1000 No layouts are allowed to use the SRAMPOLYID except pre-approved bit cell names and pre-approved device template cell names.  
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DSLLG_common.rs:23: 
======================== Checking DS_00 ========================

not() at p12723_DSLLG_common.rs:24: Command replaced with an internal function.
(POLYOD not BC_00_cells) not TSBCID
  Comment: "DS_00: No layouts are allowed to use the SRAMPOLYID except pre-approved bit cell names and pre-approved device template cell names.   0.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not() at p12723_DSLLG_common.rs:26: Command replaced with an internal function.
(SRAMID2 not BC_00_cells_ulp) not TSBCID
  Comment: "DS_00: No layouts are allowed to use the SRAMPOLYID except pre-approved bit cell names and pre-approved device template cell names.   0.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BC_00 450 1000 All Bitcell Cell Names must be within the SRAMPOLYID layer  
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DSLLG_common.rs:32: 
======================== Checking BC_00 ========================

not() at p12723_DSLLG_common.rs:35: Command replaced with an internal function.
BC_00_cells_ulp not SRAMID2
  Comment: "BC_00: All Bitcell Cell Names must be within the SRAMPOLYID layer   0.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_01 202 1001 No Diffusion or Polycon (GCN) are allowed in the Transition Ring between Digital and SRAM regions. (1/2 poly wide diffusion slivers at inner/outer edges of TR are an exception)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:108: 
======================== Checking DS_01 ========================

dr_Dx01_check_() at p12723_DSLLG_common.rs:41
  and() at p12723_tr_functions.rs:116: Command replaced with an internal function.
no_diff_region and DIFF
  Comment: "DS_01: No Diffusion or Polycon (GCN) are allowed in the Transition Ring between Digital and SRAM regions. (1/2 poly wide diffusion slivers at inner/outer edges of TR are an exception) 0.0 um"
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_Dx01_check_() at p12723_DSLLG_common.rs:41
  and() at p12723_tr_functions.rs:159: Command replaced with an internal function.
_tr and POLYCON
  Comment: "DS_01: No Diffusion or Polycon (GCN) are allowed in the Transition Ring between Digital and SRAM regions. (1/2 poly wide diffusion slivers at inner/outer edges of TR are an exception) 0.0 um"
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_02 202 1002 Transition regions (TRDTOS) cannot overlap (can abut PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3148: 
======================== Checking DS_02 ========================

drDx02_() at p12723_DSLLG_common.rs:74
  internal1() at p12723_functions.rs:3153: Command replaced with an internal function.
internal1(all_id_tr_layer, distance = 2 * drgrid, relational = { POINT_TOUCH }, extension = RADIAL)
  Comment: "DS_02: Transition regions (TRDTOS) cannot overlap (can abut PGD) 0.0 "
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx02_() at p12723_DSLLG_common.rs:74
  drtr_overlap() at p12723_functions.rs:3169
    not() at p12723_functions.rs:2863: Command replaced with an internal function.
left_over_pgd not internal1(left_over_pgd, distance = dxmin, extension = NONE, direction = non_gate_dir)
  Comment: "DS_02: Transition regions (TRDTOS) cannot overlap (can abut PGD) 0.0 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx02_() at p12723_DSLLG_common.rs:74
  external1() at p12723_functions.rs:3172: Command replaced with an internal function.
external1(polyid, distance < ext_ogd_plid, intersecting = { ACUTE }, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH }, direction = non_gate_dir)
  Comment: "DS_02: Transition regions (TRDTOS) cannot overlap (can abut PGD) 0.0 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_03 202 1003 Any transition regions to transition region space OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7053: 
======================== Checking DS_03 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_03 202 1003 Any transition regions to transition region space OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking DS_03 ========================

drMinSpaceDir_() at p12723_DSLLG_common.rs:80
  not() at p12723_functions.rs:1776: Command replaced with an internal function.
space not wv
  Comment: "DS_03: Any transition regions to transition region space OGD 0.042 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_04 202 1004 Minimum PGD facing-edge spacing between SRAMPOLYID layers
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking DS_04 ========================

drMinSpaceDir_() at p12723_DSLLG_common.rs:83
  not() at p12723_functions.rs:1776: Command replaced with an internal function.
space not wv
  Comment: "DS_04: Minimum PGD facing-edge spacing between SRAMPOLYID layers 0.924 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_04 202 1004 Minimum PGD facing-edge spacing between SRAMPOLYID layers
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking DS_04 ========================

drMinSpaceDir_() at p12723_DSLLG_common.rs:85
  not() at p12723_functions.rs:1776: Command replaced with an internal function.
space not wv
  Comment: "DS_04: Minimum PGD facing-edge spacing between SRAMPOLYID layers 0.924 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_05 202 1005 TRDTOS PGD edge space to Poly check grid outside (fixed value)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:879: 
======================== Checking DS_05 ========================

drDx05_() at p12723_DSLLG_common.rs:89
  not_external2_edge() at p12723_tr_functions.rs:883: Command replaced with an internal function.
not_external2_edge(tr_pgd_e, POLYCHECK, distance = _dx05, extension = NONE, direction = non_gate_dir, look_thru = ALL)
  Comment: "DS_05: TRDTOS PGD edge space to Poly check grid outside (fixed value) 0.07000000000000001 um"
  Function: not_external2_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_09 202 1009 Only allowed poly widths in the Transition Ring between Digital and SRAM regions are Digtial or SRAM poly widths.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3048: 
======================== Checking DS_09 ========================

dr_DS09_check_() at p12723_DSLLG_common.rs:102
  drPLWidth_() at p12723_tr_functions.rs:221
    not() at p12723_functions.rs:3057: Command replaced with an internal function.
(poly_layer not dr_good_poly) not waive
  Comment: "DS_09: Only allowed poly widths in the Transition Ring between Digital and SRAM regions are Digtial or SRAM poly widths. 0.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_11 202 1011 PGD width of TRDTOS ring (OGD running section) (fixed)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:371: 
======================== Checking DS_11 ========================

dr_DS11_check_() at p12723_DSLLG_common.rs:105
  not_interacting() at p12723_tr_functions.rs:379: Command replaced with an internal function.
poly_out_int_tr not_interacting edge_size(good_edges, inside = drunit, outside = drunit)
  Comment: "DS_11: PGD width of TRDTOS ring (OGD running section) (fixed) 0.462 um"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_DS11_check_() at p12723_DSLLG_common.rs:105
  not_interacting() at p12723_tr_functions.rs:384: Command replaced with an internal function.
sram_pl not_interacting edge_size(good_edges, inside = drunit, outside = drunit)
  Comment: "DS_11: PGD width of TRDTOS ring (OGD running section) (fixed) 0.462 um"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_DS11_check_() at p12723_DSLLG_common.rs:105
  cutting() at p12723_tr_functions.rs:386: Command replaced with an internal function.
cutting(POLY interacting _id, _id)
  Comment: "DS_11: PGD width of TRDTOS ring (OGD running section) (fixed) 0.462 um"
  Function: cutting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_31 202 1031 Poly fixed layout comparison for Digital-to-SRAM Transition Ring
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:65: 
======================== Checking DS_31 ========================

drDSConstruction_() at p12723_DSLLG_common.rs:120
  xor() at p12723_tr_functions.rs:66: Command replaced with an internal function.
poly_temp xor drawn_poly
  Comment: "DS_31: Poly fixed layout comparison for Digital-to-SRAM Transition Ring 0.0 "
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDSConstruction_() at p12723_DSLLG_common.rs:120
  xor() at p12723_tr_functions.rs:67: Command replaced with an internal function.
trid xor synth_trid
  Comment: "DS_31: Poly fixed layout comparison for Digital-to-SRAM Transition Ring 0.0 "
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_32 202 1032 Poly space region min.separation (PGD direction) from TR OGD edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:397: 
======================== Checking DS_32 ========================

dr_DS32_check_() at p12723_DSLLG_common.rs:140
  internal1() at p12723_tr_functions.rs:399: Command replaced with an internal function.
internal1(poly_int_tr, distance < DS_32, direction = gate_dir, extension = RADIAL)
  Comment: "DS_32: Poly space region min.separation (PGD direction) from TR OGD edge 0.12 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_174 202 1174 Min TCN space (in PGD) to the corner section of TR
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:600: 
======================== Checking DS_174 ========================

dr_DS174_check_() at p12723_DSLLG_common.rs:143
  cutting() at p12723_tr_functions.rs:603: Command replaced with an internal function.
cutting(tr_reg_tcn, os_id_ogd, include_enclosing = false)
  Comment: "DS_174: Min TCN space (in PGD) to the corner section of TR 0.0 um"
  Function: cutting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_DS174_check_() at p12723_DSLLG_common.rs:143
  cutting() at p12723_tr_functions.rs:605: Command replaced with an internal function.
cutting(DIFFCON, _tr, include_enclosing = false)
  Comment: "DS_174: Min TCN space (in PGD) to the corner section of TR 0.0 um"
  Function: cutting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_175 202 1175 Diffcon ends in PGD section of TR must be all aligned to each other across the whole width of TR
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:628: 
======================== Checking DS_175 ========================

drDS175_() at p12723_DSLLG_common.rs:144
  not_rectangles() at p12723_tr_functions.rs:630: Command replaced with an internal function.
not_rectangles(ou_line_up_tcn)
  Comment: "DS_175: Diffcon ends in PGD section of TR must be all aligned to each other across the whole width of TR 0.0 "
  Function: not_rectangles
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDS175_() at p12723_DSLLG_common.rs:144
  not_interacting() at p12723_tr_functions.rs:644: Command replaced with an internal function.
not_interacting(tr_tcn, os_tcn_e_w_neigh, count = 2)
  Comment: "DS_175: Diffcon ends in PGD section of TR must be all aligned to each other across the whole width of TR 0.0 "
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_176 202 1176 Diffcons in PGD section of TR must be placed in the middle of poly space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:729: 
======================== Checking DS_176 ========================

dr_trtcn_center_() at p12723_DSLLG_common.rs:147
  not_edge() at p12723_tr_functions.rs:741: Command replaced with an internal function.
ctr_pgd_tr_tcn not_edge ctr_tr_pl_space
  Comment: "DS_176: Diffcons in PGD section of TR must be placed in the middle of poly space 0.0 um"
  Function: not_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_540 202 1540 TRDTOS enclosure of 1st digital diffcheck (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:274: 
======================== Checking DS_540 ========================

dr_DS540_check_() at p12723_DSLLG_common.rs:156
  xor() at p12723_tr_functions.rs:287: Command replaced with an internal function.
synth_dg_outer xor (DIFFCHECK and outer_check_region_drawn)
  Comment: "DS_540: TRDTOS enclosure of 1st digital diffcheck (PGD) 0.002 um"
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_540 202 1540 TRDTOS enclosure of 1st digital diffcheck (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:274: 
======================== Checking DS_540 ========================

dr_DS540_check_() at p12723_DSLLG_common.rs:157
  xor() at p12723_tr_functions.rs:287: Command replaced with an internal function.
synth_dg_outer xor (DIFFCHECK and outer_check_region_drawn)
  Comment: "DS_540: TRDTOS enclosure of 1st digital diffcheck (PGD) 0.002 um"
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_543 202 1543 Digital diffcheck to bitcell diffcheck space OGD (fixed value)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:298: 
======================== Checking DS_543 ========================

dr_DS543_check_() at p12723_DSLLG_common.rs:162
  not_edge() at p12723_tr_functions.rs:310: Command replaced with an internal function.
pgd_diffcheck_bc not_edge ctr_first_bc_poly
  Comment: "DS_543: Digital diffcheck to bitcell diffcheck space OGD (fixed value) 0.14 um"
  Function: not_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_543 202 1543 Digital diffcheck to bitcell diffcheck space OGD (fixed value)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DSLLG_common.rs:168: 
======================== Checking DS_543 ========================

and() at p12723_DSLLG_common.rs:171: Command replaced with an internal function.
DIFFCHECK and no_diffcheck_zone
  Comment: "DS_543: Digital diffcheck to bitcell diffcheck space OGD (fixed value) 0.14 um"
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

external2() at p12723_DSLLG_common.rs:176: Command replaced with an internal function.
external2(ulp_diffcheck, non_ulp_diccheck, distance < DS_543, extension = NONE_INCLUSIVE, direction = non_gate_dir, intersecting = { TOUCH }, relational = { POINT_TOUCH, INSIDE, CUTTING, OVERLAP })
  Comment: "DS_543: Digital diffcheck to bitcell diffcheck space OGD (fixed value) 0.14 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_544 202 1544 Digital diffcheck to bitcell diffcheck space PGD fixed value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:323: 
======================== Checking DS_544 ========================

dr_DS544_check_() at p12723_DSLLG_common.rs:184
  not_outside_touching() at p12723_tr_functions.rs:336: Command replaced with an internal function.
not_outside_touching(first_dig_diffcheck, good_box, count = 1)
  Comment: "DS_544: Digital diffcheck to bitcell diffcheck space PGD fixed value 0.092 um"
  Function: not_outside_touching
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_DS544_check_() at p12723_DSLLG_common.rs:184
  interacting() at p12723_tr_functions.rs:337: Command replaced with an internal function.
interacting(first_dig_diffcheck, diffcheck_bc, include_touch = ALL)
  Comment: "DS_544: Digital diffcheck to bitcell diffcheck space PGD fixed value 0.092 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_544 202 1544 Digital diffcheck to bitcell diffcheck space PGD fixed value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:323: 
======================== Checking DS_544 ========================

dr_DS544_check_() at p12723_DSLLG_common.rs:185
  not_outside_touching() at p12723_tr_functions.rs:336: Command replaced with an internal function.
not_outside_touching(first_dig_diffcheck, good_box, count = 1)
  Comment: "DS_544: Digital diffcheck to bitcell diffcheck space PGD fixed value 0.092 um"
  Function: not_outside_touching
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_DS544_check_() at p12723_DSLLG_common.rs:185
  interacting() at p12723_tr_functions.rs:337: Command replaced with an internal function.
interacting(first_dig_diffcheck, diffcheck_bc, include_touch = ALL)
  Comment: "DS_544: Digital diffcheck to bitcell diffcheck space PGD fixed value 0.092 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_544 202 1544 Digital diffcheck to bitcell diffcheck space PGD fixed value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DSLLG_common.rs:192: 
======================== Checking DS_544 ========================

external2() at p12723_DSLLG_common.rs:197: Command replaced with an internal function.
external2(ulp_diffcheck, non_ulp_diccheck, distance < DS_544, extension = RADIAL, intersecting = { TOUCH }, relational = { POINT_TOUCH, INSIDE, CUTTING, OVERLAP })
  Comment: "DS_544: Digital diffcheck to bitcell diffcheck space PGD fixed value 0.092 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_24 202 1024 SRAMPOLYID to SRAMPOLYID space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:246: 
======================== Checking DS_24 ========================

dr_DS24_check_() at p12723_DSLLG_common.rs:213
  external1() at p12723_tr_functions.rs:247: Command replaced with an internal function.
external1(_id, distance < _check_val, extension = RADIAL, relational = { POINT_TOUCH })
  Comment: "DS_24: SRAMPOLYID to SRAMPOLYID space 1.044 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_24 202 1024 SRAMPOLYID to SRAMPOLYID space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:246: 
======================== Checking DS_24 ========================

dr_DS24_check_() at p12723_DSLLG_common.rs:215
  external1() at p12723_tr_functions.rs:247: Command replaced with an internal function.
external1(_id, distance < _check_val, extension = RADIAL, relational = { POINT_TOUCH })
  Comment: "DS_24: SRAMPOLYID to SRAMPOLYID space 1.044 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_25 202 1025 Minimum SRAMPOLYID area (um sq)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:259: 
======================== Checking DS_25 ========================

dr_DS25_check_() at p12723_DSLLG_common.rs:219
  area() at p12723_tr_functions.rs:260: Command replaced with an internal function.
area(_id, value < _check_val)
  Comment: "DS_25: Minimum SRAMPOLYID area (um sq) 0.05 um"
  Function: area
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_25 202 1025 Minimum SRAMPOLYID area (um sq)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:259: 
======================== Checking DS_25 ========================

dr_DS25_check_() at p12723_DSLLG_common.rs:221
  area() at p12723_tr_functions.rs:260: Command replaced with an internal function.
area(_id, value < _check_val)
  Comment: "DS_25: Minimum SRAMPOLYID area (um sq) 0.05 um"
  Function: area
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_50 202 1050 TRDTOS enclosure of 1st two digital polys in TR PGD (fixed value)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:350: 
======================== Checking DS_50 ========================

dr_DS50_check_() at p12723_DSLLG_common.rs:225
  not() at p12723_tr_functions.rs:358: Command replaced with an internal function.
os_dig_2_pl not drawn_dig2
  Comment: "DS_50: TRDTOS enclosure of 1st two digital polys in TR PGD (fixed value) 0.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_38 202 1038 SRAMPOLYID enclosure of first SRAM poly (or 4th poly in TR) (fixed value)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:427: 
======================== Checking DS_38 ========================

dr_DS38_check_() at p12723_DSLLG_common.rs:238
  xor() at p12723_tr_functions.rs:430: Command replaced with an internal function.
synth_enc_box xor drawn_enc
  Comment: "DS_38: SRAMPOLYID enclosure of first SRAM poly (or 4th poly in TR) (fixed value) 0.019 um"
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_60 202 1060 min SRAMPOLYID space to logic diffusion (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:520: 
======================== Checking DS_60 ========================

dr_DS60_61_62_63_64_65_66_67_check_() at p12723_DSLLG_common.rs:252
  external2() at p12723_tr_functions.rs:522: Command replaced with an internal function.
external2(non_bc_diff, _id, distance < _ds60, extension = RADIAL, intersecting = { TOUCH })
  Comment: "DS_60: min SRAMPOLYID space to logic diffusion (OGD) 0.175 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_61 202 1061 min SRAMPOLYID enclosure of bitcell diffusion (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:527: 
======================== Checking DS_61 ========================

dr_DS60_61_62_63_64_65_66_67_check_() at p12723_DSLLG_common.rs:252
  enclose() at p12723_tr_functions.rs:528: Command replaced with an internal function.
enclose(bc_diff, _id, distance < _ds61, intersecting = { TOUCH, ACUTE }, extension = RADIAL, relational = { POINT_TOUCH })
  Comment: "DS_61: min SRAMPOLYID enclosure of bitcell diffusion (OGD) 0.035 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_62 202 1062 min SRAMPOLYID space to logic diffcheck (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:542: 
======================== Checking DS_62 ========================

dr_DS60_61_62_63_64_65_66_67_check_() at p12723_DSLLG_common.rs:252
  external2() at p12723_tr_functions.rs:543: Command replaced with an internal function.
external2(non_bc_diffcheck, _id, distance < _ds62, extension = NONE_INCLUSIVE, direction = non_gate_dir, intersecting = { TOUCH })
  Comment: "DS_62: min SRAMPOLYID space to logic diffcheck (OGD) 0.175 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_63 202 1063 min SRAMPOLYID enclosure of bitcell diffcheck (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:548: 
======================== Checking DS_63 ========================

dr_DS60_61_62_63_64_65_66_67_check_() at p12723_DSLLG_common.rs:252
  not() at p12723_tr_functions.rs:551: Command replaced with an internal function.
extending_diffcheck not internal1(extending_diffcheck, distance = _ds63, extension = NONE_INCLUSIVE, direction = non_gate_dir)
  Comment: "DS_63: min SRAMPOLYID enclosure of bitcell diffcheck (OGD) 0.035 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_64 202 1064 min SRAMPOLYID space to logic diffusion (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:556: 
======================== Checking DS_64 ========================

dr_DS60_61_62_63_64_65_66_67_check_() at p12723_DSLLG_common.rs:252
  external2() at p12723_tr_functions.rs:557: Command replaced with an internal function.
external2(non_bc_diff, _id, distance < _ds64, extension = NONE_INCLUSIVE, direction = gate_dir, intersecting = { TOUCH })
  Comment: "DS_64: min SRAMPOLYID space to logic diffusion (PGD) 0.194 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_65 202 1065 min SRAMPOLYID enclosure of bitcell diffusion (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:562: 
======================== Checking DS_65 ========================

dr_DS60_61_62_63_64_65_66_67_check_() at p12723_DSLLG_common.rs:252
  enclose() at p12723_tr_functions.rs:563: Command replaced with an internal function.
enclose(bc_diff, _id, distance < _ds65, intersecting = { TOUCH, ACUTE }, extension = NONE_INCLUSIVE, direction = gate_dir, relational = { POINT_TOUCH })
  Comment: "DS_65: min SRAMPOLYID enclosure of bitcell diffusion (PGD) 0.052 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_66 202 1066 min SRAMPOLYID space to logic diffcheck (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:568: 
======================== Checking DS_66 ========================

dr_DS60_61_62_63_64_65_66_67_check_() at p12723_DSLLG_common.rs:252
  external2() at p12723_tr_functions.rs:569: Command replaced with an internal function.
external2(non_bc_diffcheck, _id, distance < _ds66, extension = RADIAL, intersecting = { TOUCH })
  Comment: "DS_66: min SRAMPOLYID space to logic diffcheck (PGD) 0.012 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_67 202 1067 min SRAMPOLYID enclosure of bitcell diffcheck (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:574: 
======================== Checking DS_67 ========================

dr_DS60_61_62_63_64_65_66_67_check_() at p12723_DSLLG_common.rs:252
  enclose() at p12723_tr_functions.rs:575: Command replaced with an internal function.
enclose(bc_diffcheck, _id, distance < _ds67, intersecting = { TOUCH, ACUTE }, extension = NONE_INCLUSIVE, direction = gate_dir, relational = { POINT_TOUCH })
  Comment: "DS_67: min SRAMPOLYID enclosure of bitcell diffcheck (PGD) 0.08 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_60 202 1060 min SRAMPOLYID space to logic diffusion (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:520: 
======================== Checking DS_60 ========================

dr_DS60_61_62_63_64_65_66_67_check_() at p12723_DSLLG_common.rs:253
  external2() at p12723_tr_functions.rs:522: Command replaced with an internal function.
external2(non_bc_diff, _id, distance < _ds60, extension = RADIAL, intersecting = { TOUCH })
  Comment: "DS_60: min SRAMPOLYID space to logic diffusion (OGD) 0.175 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_61 202 1061 min SRAMPOLYID enclosure of bitcell diffusion (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:527: 
======================== Checking DS_61 ========================

dr_DS60_61_62_63_64_65_66_67_check_() at p12723_DSLLG_common.rs:253
  enclose() at p12723_tr_functions.rs:528: Command replaced with an internal function.
enclose(bc_diff, _id, distance < _ds61, intersecting = { TOUCH, ACUTE }, extension = RADIAL, relational = { POINT_TOUCH })
  Comment: "DS_61: min SRAMPOLYID enclosure of bitcell diffusion (OGD) 0.035 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_62 202 1062 min SRAMPOLYID space to logic diffcheck (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:542: 
======================== Checking DS_62 ========================

dr_DS60_61_62_63_64_65_66_67_check_() at p12723_DSLLG_common.rs:253
  external2() at p12723_tr_functions.rs:543: Command replaced with an internal function.
external2(non_bc_diffcheck, _id, distance < _ds62, extension = NONE_INCLUSIVE, direction = non_gate_dir, intersecting = { TOUCH })
  Comment: "DS_62: min SRAMPOLYID space to logic diffcheck (OGD) 0.175 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_63 202 1063 min SRAMPOLYID enclosure of bitcell diffcheck (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:548: 
======================== Checking DS_63 ========================

dr_DS60_61_62_63_64_65_66_67_check_() at p12723_DSLLG_common.rs:253
  not() at p12723_tr_functions.rs:551: Command replaced with an internal function.
extending_diffcheck not internal1(extending_diffcheck, distance = _ds63, extension = NONE_INCLUSIVE, direction = non_gate_dir)
  Comment: "DS_63: min SRAMPOLYID enclosure of bitcell diffcheck (OGD) 0.035 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_64 202 1064 min SRAMPOLYID space to logic diffusion (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:556: 
======================== Checking DS_64 ========================

dr_DS60_61_62_63_64_65_66_67_check_() at p12723_DSLLG_common.rs:253
  external2() at p12723_tr_functions.rs:557: Command replaced with an internal function.
external2(non_bc_diff, _id, distance < _ds64, extension = NONE_INCLUSIVE, direction = gate_dir, intersecting = { TOUCH })
  Comment: "DS_64: min SRAMPOLYID space to logic diffusion (PGD) 0.194 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_65 202 1065 min SRAMPOLYID enclosure of bitcell diffusion (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:562: 
======================== Checking DS_65 ========================

dr_DS60_61_62_63_64_65_66_67_check_() at p12723_DSLLG_common.rs:253
  enclose() at p12723_tr_functions.rs:563: Command replaced with an internal function.
enclose(bc_diff, _id, distance < _ds65, intersecting = { TOUCH, ACUTE }, extension = NONE_INCLUSIVE, direction = gate_dir, relational = { POINT_TOUCH })
  Comment: "DS_65: min SRAMPOLYID enclosure of bitcell diffusion (PGD) 0.052 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_66 202 1066 min SRAMPOLYID space to logic diffcheck (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:568: 
======================== Checking DS_66 ========================

dr_DS60_61_62_63_64_65_66_67_check_() at p12723_DSLLG_common.rs:253
  external2() at p12723_tr_functions.rs:569: Command replaced with an internal function.
external2(non_bc_diffcheck, _id, distance < _ds66, extension = RADIAL, intersecting = { TOUCH })
  Comment: "DS_66: min SRAMPOLYID space to logic diffcheck (PGD) 0.012 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_67 202 1067 min SRAMPOLYID enclosure of bitcell diffcheck (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:574: 
======================== Checking DS_67 ========================

dr_DS60_61_62_63_64_65_66_67_check_() at p12723_DSLLG_common.rs:253
  enclose() at p12723_tr_functions.rs:575: Command replaced with an internal function.
enclose(bc_diffcheck, _id, distance < _ds67, intersecting = { TOUCH, ACUTE }, extension = NONE_INCLUSIVE, direction = gate_dir, relational = { POINT_TOUCH })
  Comment: "DS_67: min SRAMPOLYID enclosure of bitcell diffcheck (PGD) 0.08 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_80 202 1080 min SRAM diffusion hole length (PGD) post DS_81 merge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:660: 
======================== Checking DS_80 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_80 202 1080 min SRAM diffusion hole length (PGD) post DS_81 merge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:660: 
======================== Checking DS_80 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_75 202 1075 OGD edge of SRAMTAPID should be line on line w SRAMPOLYID 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DSLLG_common.rs:274: 
======================== Checking DS_75 ========================

not_coincident_edge() at p12723_DSLLG_common.rs:278: Command replaced with an internal function.
not_coincident_edge(ogd_sramtapid, (ogd_polyod or_edge ogd_sramid2))
  Comment: "DS_75: OGD edge of SRAMTAPID should be line on line w SRAMPOLYID  0.0 um"
  Function: not_coincident_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_76 202 1076 SRAMTAPID should be fully enclosed by SRAMPOLYID
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DSLLG_common.rs:285: 
======================== Checking DS_76 ========================

not() at p12723_DSLLG_common.rs:286: Command replaced with an internal function.
SRAMTAPID not (POLYOD or SRAMID2)
  Comment: "DS_76: SRAMTAPID should be fully enclosed by SRAMPOLYID 0.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_77 202 1077 SRAM tap must be enclosed by SRAMTAPID 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DSLLG_common.rs:303: 
======================== Checking DS_77 ========================

not() at p12723_DSLLG_common.rs:304: Command replaced with an internal function.
bc_tap not SRAMTAPID
  Comment: "DS_77: SRAM tap must be enclosed by SRAMTAPID  0.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not() at p12723_DSLLG_common.rs:305: Command replaced with an internal function.
bc_tap2 not SRAMTAPID
  Comment: "DS_77: SRAM tap must be enclosed by SRAMTAPID  0.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_78 202 1078 Min SRAMTAPID space to bitcell diffusions
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DSLLG_common.rs:311: 
======================== Checking DS_78 ========================

and() at p12723_DSLLG_common.rs:312: Command replaced with an internal function.
bc_non_tap and SRAMTAPID
  Comment: "DS_78: Min SRAMTAPID space to bitcell diffusions 0.0 um"
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

and() at p12723_DSLLG_common.rs:313: Command replaced with an internal function.
bc_non_tap2 and SRAMTAPID
  Comment: "DS_78: Min SRAMTAPID space to bitcell diffusions 0.0 um"
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_79 202 1079 SRAM tap diffusion space to bitcell diffusion
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DSLLG_common.rs:319: 
======================== Checking DS_79 ========================

external2() at p12723_DSLLG_common.rs:320: Command replaced with an internal function.
external2(bc_non_tap, bc_tap, distance < DS_79, extension = RADIAL, relational = { POINT_TOUCH, INSIDE, CUTTING, OVERLAP }, intersecting = { TOUCH })
  Comment: "DS_79: SRAM tap diffusion space to bitcell diffusion 0.14 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

external2() at p12723_DSLLG_common.rs:321: Command replaced with an internal function.
external2(bc_non_tap2, bc_tap2, distance < DS_79, extension = RADIAL, relational = { POINT_TOUCH, INSIDE, CUTTING, OVERLAP }, intersecting = { TOUCH })
  Comment: "DS_79: SRAM tap diffusion space to bitcell diffusion 0.14 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

internal1() at p12723_DSLLG_common.rs:340: Command replaced with an internal function.
internal1(nwell_in_sram, distance < NW_12, extension = RADIAL, relational = { POINT_TOUCH })
  Comment: "DS_er1: Min width for Nwell inside SRAM "
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinAreaWaive() at p12723_DSLLG_common.rs:350
  not() at p12723_functions.rs:2486: Command replaced with an internal function.
temp not waive
  Comment: "DS_er2: Min area for Nwell inside SRAM "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

external2() at p12723_DSLLG_common.rs:359: Command replaced with an internal function.
external2(POLYOD, DIFF interacting TRDTOS, distance < 0.194, direction = gate_dir, extension = NONE_INCLUSIVE)
  Comment: "DS_er3: SRAM polyid to transition diff min 0.194 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

external2() at p12723_DSLLG_common.rs:360: Command replaced with an internal function.
external2(SRAMID2, DIFF not SRAMID2, distance < 0.173, direction = gate_dir, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH, INSIDE, CUTTING, OVERLAP }, intersecting = { TOUCH })
  Comment: "DS_er3: SRAM polyid to transition diff min 0.194 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

xor() at p12723_DSLLG_common.rs:368: Command replaced with an internal function.
LLGID xor POLYOD
  Comment: "DS_er4: SRAMpolyid/SRAMtr needs to be line on line with LLGID/LLGTR "
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

xor() at p12723_DSLLG_common.rs:369: Command replaced with an internal function.
LLGTR xor TRDTOS
  Comment: "DS_er4: SRAMpolyid/SRAMtr needs to be line on line with LLGID/LLGTR "
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not() at p12723_DSLLG_common.rs:376: Command replaced with an internal function.
ARRAYIMPLANTID not POLYOD
  Comment: "DS_er5: If exists ARRAYIMPLANTID needs to be line on line with SRAMPOLYID"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

xor() at p12723_DSLLG_common.rs:379: Command replaced with an internal function.
xor(arrayid_w_polyod, polyod_w_arrayid)
  Comment: "DS_er5: If exists ARRAYIMPLANTID needs to be line on line with SRAMPOLYID"
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not_interacting() at p12723_DSLLG_common.rs:385: Command replaced with an internal function.
HD_SRAM_ID not_interacting polyod_like
  Comment: "DS_er6:HD_SRAM_ID needs to be line-on-line with SRAMpolyid/LLGID "
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

xor() at p12723_DSLLG_common.rs:386: Command replaced with an internal function.
(HD_SRAM_ID interacting polyod_like) xor (polyod_like interacting HD_SRAM_ID)
  Comment: "DS_er6:HD_SRAM_ID needs to be line-on-line with SRAMpolyid/LLGID "
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not_interacting() at p12723_DSLLG_common.rs:393: Command replaced with an internal function.
POLYOD not_interacting PGDCL
  Comment: "DS_er9:Every POLYOD/SRAMID2 needs PGD/OGD centerline layers "
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not_interacting() at p12723_DSLLG_common.rs:394: Command replaced with an internal function.
POLYOD not_interacting OGDCL
  Comment: "DS_er9:Every POLYOD/SRAMID2 needs PGD/OGD centerline layers "
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not_interacting() at p12723_DSLLG_common.rs:395: Command replaced with an internal function.
SRAMID2 not_interacting PGDCL
  Comment: "DS_er9:Every POLYOD/SRAMID2 needs PGD/OGD centerline layers "
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not_interacting() at p12723_DSLLG_common.rs:396: Command replaced with an internal function.
SRAMID2 not_interacting OGDCL
  Comment: "DS_er9:Every POLYOD/SRAMID2 needs PGD/OGD centerline layers "
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_00 202 1000 No layouts are allowed to use the SRAMPOLYID except pre-approved bit cell names and pre-approved device template cell names.  
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DSLLG_common.rs:23: 
======================== Checking DS_00 ========================

not() at p12723_DSLLG_common.rs:24: Command replaced with an internal function.
(POLYOD not BC_00_cells) not TSBCID
  Comment: "DS_00: No layouts are allowed to use the SRAMPOLYID except pre-approved bit cell names and pre-approved device template cell names.   0.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not() at p12723_DSLLG_common.rs:26: Command replaced with an internal function.
(SRAMID2 not BC_00_cells_ulp) not TSBCID
  Comment: "DS_00: No layouts are allowed to use the SRAMPOLYID except pre-approved bit cell names and pre-approved device template cell names.   0.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BC_00 450 1000 All Bitcell Cell Names must be within the SRAMPOLYID layer  
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DSLLG_common.rs:32: 
======================== Checking BC_00 ========================

not() at p12723_DSLLG_common.rs:35: Command replaced with an internal function.
BC_00_cells_ulp not SRAMID2
  Comment: "BC_00: All Bitcell Cell Names must be within the SRAMPOLYID layer   0.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_01 202 1001 No Diffusion or Polycon (GCN) are allowed in the Transition Ring between Digital and SRAM regions. (1/2 poly wide diffusion slivers at inner/outer edges of TR are an exception)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:108: 
======================== Checking DS_01 ========================

dr_Dx01_check_() at p12723_DSLLG_common.rs:41
  and() at p12723_tr_functions.rs:116: Command replaced with an internal function.
no_diff_region and DIFF
  Comment: "DS_01: No Diffusion or Polycon (GCN) are allowed in the Transition Ring between Digital and SRAM regions. (1/2 poly wide diffusion slivers at inner/outer edges of TR are an exception) 0.0 um"
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_Dx01_check_() at p12723_DSLLG_common.rs:41
  and() at p12723_tr_functions.rs:159: Command replaced with an internal function.
_tr and POLYCON
  Comment: "DS_01: No Diffusion or Polycon (GCN) are allowed in the Transition Ring between Digital and SRAM regions. (1/2 poly wide diffusion slivers at inner/outer edges of TR are an exception) 0.0 um"
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_02 202 1002 Transition regions (TRDTOS) cannot overlap (can abut PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3148: 
======================== Checking DS_02 ========================

drDx02_() at p12723_DSLLG_common.rs:74
  internal1() at p12723_functions.rs:3153: Command replaced with an internal function.
internal1(all_id_tr_layer, distance = 2 * drgrid, relational = { POINT_TOUCH }, extension = RADIAL)
  Comment: "DS_02: Transition regions (TRDTOS) cannot overlap (can abut PGD) 0.0 "
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx02_() at p12723_DSLLG_common.rs:74
  drtr_overlap() at p12723_functions.rs:3169
    not() at p12723_functions.rs:2863: Command replaced with an internal function.
left_over_pgd not internal1(left_over_pgd, distance = dxmin, extension = NONE, direction = non_gate_dir)
  Comment: "DS_02: Transition regions (TRDTOS) cannot overlap (can abut PGD) 0.0 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx02_() at p12723_DSLLG_common.rs:74
  external1() at p12723_functions.rs:3172: Command replaced with an internal function.
external1(polyid, distance < ext_ogd_plid, intersecting = { ACUTE }, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH }, direction = non_gate_dir)
  Comment: "DS_02: Transition regions (TRDTOS) cannot overlap (can abut PGD) 0.0 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_03 202 1003 Any transition regions to transition region space OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7053: 
======================== Checking DS_03 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_03 202 1003 Any transition regions to transition region space OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking DS_03 ========================

drMinSpaceDir_() at p12723_DSLLG_common.rs:80
  not() at p12723_functions.rs:1776: Command replaced with an internal function.
space not wv
  Comment: "DS_03: Any transition regions to transition region space OGD 0.042 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_04 202 1004 Minimum PGD facing-edge spacing between SRAMPOLYID layers
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking DS_04 ========================

drMinSpaceDir_() at p12723_DSLLG_common.rs:83
  not() at p12723_functions.rs:1776: Command replaced with an internal function.
space not wv
  Comment: "DS_04: Minimum PGD facing-edge spacing between SRAMPOLYID layers 0.924 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_04 202 1004 Minimum PGD facing-edge spacing between SRAMPOLYID layers
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking DS_04 ========================

drMinSpaceDir_() at p12723_DSLLG_common.rs:85
  not() at p12723_functions.rs:1776: Command replaced with an internal function.
space not wv
  Comment: "DS_04: Minimum PGD facing-edge spacing between SRAMPOLYID layers 0.924 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_05 202 1005 TRDTOS PGD edge space to Poly check grid outside (fixed value)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:879: 
======================== Checking DS_05 ========================

drDx05_() at p12723_DSLLG_common.rs:89
  not_external2_edge() at p12723_tr_functions.rs:883: Command replaced with an internal function.
not_external2_edge(tr_pgd_e, POLYCHECK, distance = _dx05, extension = NONE, direction = non_gate_dir, look_thru = ALL)
  Comment: "DS_05: TRDTOS PGD edge space to Poly check grid outside (fixed value) 0.07000000000000001 um"
  Function: not_external2_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_09 202 1009 Only allowed poly widths in the Transition Ring between Digital and SRAM regions are Digtial or SRAM poly widths.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3048: 
======================== Checking DS_09 ========================

dr_DS09_check_() at p12723_DSLLG_common.rs:102
  drPLWidth_() at p12723_tr_functions.rs:221
    not() at p12723_functions.rs:3057: Command replaced with an internal function.
(poly_layer not dr_good_poly) not waive
  Comment: "DS_09: Only allowed poly widths in the Transition Ring between Digital and SRAM regions are Digtial or SRAM poly widths. 0.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_11 202 1011 PGD width of TRDTOS ring (OGD running section) (fixed)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:371: 
======================== Checking DS_11 ========================

dr_DS11_check_() at p12723_DSLLG_common.rs:105
  not_interacting() at p12723_tr_functions.rs:379: Command replaced with an internal function.
poly_out_int_tr not_interacting edge_size(good_edges, inside = drunit, outside = drunit)
  Comment: "DS_11: PGD width of TRDTOS ring (OGD running section) (fixed) 0.462 um"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_DS11_check_() at p12723_DSLLG_common.rs:105
  not_interacting() at p12723_tr_functions.rs:384: Command replaced with an internal function.
sram_pl not_interacting edge_size(good_edges, inside = drunit, outside = drunit)
  Comment: "DS_11: PGD width of TRDTOS ring (OGD running section) (fixed) 0.462 um"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_DS11_check_() at p12723_DSLLG_common.rs:105
  cutting() at p12723_tr_functions.rs:386: Command replaced with an internal function.
cutting(POLY interacting _id, _id)
  Comment: "DS_11: PGD width of TRDTOS ring (OGD running section) (fixed) 0.462 um"
  Function: cutting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_31 202 1031 Poly fixed layout comparison for Digital-to-SRAM Transition Ring
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:65: 
======================== Checking DS_31 ========================

drDSConstruction_() at p12723_DSLLG_common.rs:125
  xor() at p12723_tr_functions.rs:66: Command replaced with an internal function.
poly_temp xor drawn_poly
  Comment: "DS_31: Poly fixed layout comparison for Digital-to-SRAM Transition Ring 0.0 "
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDSConstruction_() at p12723_DSLLG_common.rs:125
  xor() at p12723_tr_functions.rs:67: Command replaced with an internal function.
trid xor synth_trid
  Comment: "DS_31: Poly fixed layout comparison for Digital-to-SRAM Transition Ring 0.0 "
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_32 202 1032 Poly space region min.separation (PGD direction) from TR OGD edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:397: 
======================== Checking DS_32 ========================

dr_DS32_check_() at p12723_DSLLG_common.rs:140
  internal1() at p12723_tr_functions.rs:399: Command replaced with an internal function.
internal1(poly_int_tr, distance < DS_32, direction = gate_dir, extension = RADIAL)
  Comment: "DS_32: Poly space region min.separation (PGD direction) from TR OGD edge 0.12 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_174 202 1174 Min TCN space (in PGD) to the corner section of TR
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:600: 
======================== Checking DS_174 ========================

dr_DS174_check_() at p12723_DSLLG_common.rs:143
  cutting() at p12723_tr_functions.rs:603: Command replaced with an internal function.
cutting(tr_reg_tcn, os_id_ogd, include_enclosing = false)
  Comment: "DS_174: Min TCN space (in PGD) to the corner section of TR 0.0 um"
  Function: cutting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_DS174_check_() at p12723_DSLLG_common.rs:143
  cutting() at p12723_tr_functions.rs:605: Command replaced with an internal function.
cutting(DIFFCON, _tr, include_enclosing = false)
  Comment: "DS_174: Min TCN space (in PGD) to the corner section of TR 0.0 um"
  Function: cutting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_175 202 1175 Diffcon ends in PGD section of TR must be all aligned to each other across the whole width of TR
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:628: 
======================== Checking DS_175 ========================

drDS175_() at p12723_DSLLG_common.rs:144
  not_rectangles() at p12723_tr_functions.rs:630: Command replaced with an internal function.
not_rectangles(ou_line_up_tcn)
  Comment: "DS_175: Diffcon ends in PGD section of TR must be all aligned to each other across the whole width of TR 0.0 "
  Function: not_rectangles
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDS175_() at p12723_DSLLG_common.rs:144
  not_interacting() at p12723_tr_functions.rs:644: Command replaced with an internal function.
not_interacting(tr_tcn, os_tcn_e_w_neigh, count = 2)
  Comment: "DS_175: Diffcon ends in PGD section of TR must be all aligned to each other across the whole width of TR 0.0 "
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_176 202 1176 Diffcons in PGD section of TR must be placed in the middle of poly space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:729: 
======================== Checking DS_176 ========================

dr_trtcn_center_() at p12723_DSLLG_common.rs:147
  not_edge() at p12723_tr_functions.rs:741: Command replaced with an internal function.
ctr_pgd_tr_tcn not_edge ctr_tr_pl_space
  Comment: "DS_176: Diffcons in PGD section of TR must be placed in the middle of poly space 0.0 um"
  Function: not_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_543 202 1543 Digital diffcheck to bitcell diffcheck space OGD (fixed value)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DSLLG_common.rs:168: 
======================== Checking DS_543 ========================

and() at p12723_DSLLG_common.rs:171: Command replaced with an internal function.
DIFFCHECK and no_diffcheck_zone
  Comment: "DS_543: Digital diffcheck to bitcell diffcheck space OGD (fixed value) 0.14 um"
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

external2() at p12723_DSLLG_common.rs:176: Command replaced with an internal function.
external2(ulp_diffcheck, non_ulp_diccheck, distance < DS_543, extension = NONE_INCLUSIVE, direction = non_gate_dir, intersecting = { TOUCH }, relational = { POINT_TOUCH, INSIDE, CUTTING, OVERLAP })
  Comment: "DS_543: Digital diffcheck to bitcell diffcheck space OGD (fixed value) 0.14 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_544 202 1544 Digital diffcheck to bitcell diffcheck space PGD fixed value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DSLLG_common.rs:192: 
======================== Checking DS_544 ========================

external2() at p12723_DSLLG_common.rs:197: Command replaced with an internal function.
external2(ulp_diffcheck, non_ulp_diccheck, distance < DS_544, extension = RADIAL, intersecting = { TOUCH }, relational = { POINT_TOUCH, INSIDE, CUTTING, OVERLAP })
  Comment: "DS_544: Digital diffcheck to bitcell diffcheck space PGD fixed value 0.092 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_24 202 1024 SRAMPOLYID to SRAMPOLYID space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:246: 
======================== Checking DS_24 ========================

dr_DS24_check_() at p12723_DSLLG_common.rs:213
  external1() at p12723_tr_functions.rs:247: Command replaced with an internal function.
external1(_id, distance < _check_val, extension = RADIAL, relational = { POINT_TOUCH })
  Comment: "DS_24: SRAMPOLYID to SRAMPOLYID space 1.044 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_24 202 1024 SRAMPOLYID to SRAMPOLYID space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:246: 
======================== Checking DS_24 ========================

dr_DS24_check_() at p12723_DSLLG_common.rs:215
  external1() at p12723_tr_functions.rs:247: Command replaced with an internal function.
external1(_id, distance < _check_val, extension = RADIAL, relational = { POINT_TOUCH })
  Comment: "DS_24: SRAMPOLYID to SRAMPOLYID space 1.044 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_25 202 1025 Minimum SRAMPOLYID area (um sq)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:259: 
======================== Checking DS_25 ========================

dr_DS25_check_() at p12723_DSLLG_common.rs:219
  area() at p12723_tr_functions.rs:260: Command replaced with an internal function.
area(_id, value < _check_val)
  Comment: "DS_25: Minimum SRAMPOLYID area (um sq) 0.05 um"
  Function: area
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_25 202 1025 Minimum SRAMPOLYID area (um sq)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:259: 
======================== Checking DS_25 ========================

dr_DS25_check_() at p12723_DSLLG_common.rs:221
  area() at p12723_tr_functions.rs:260: Command replaced with an internal function.
area(_id, value < _check_val)
  Comment: "DS_25: Minimum SRAMPOLYID area (um sq) 0.05 um"
  Function: area
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_50 202 1050 TRDTOS enclosure of 1st two digital polys in TR PGD (fixed value)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:350: 
======================== Checking DS_50 ========================

dr_DS50_check_() at p12723_DSLLG_common.rs:225
  not() at p12723_tr_functions.rs:358: Command replaced with an internal function.
os_dig_2_pl not drawn_dig2
  Comment: "DS_50: TRDTOS enclosure of 1st two digital polys in TR PGD (fixed value) 0.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_38 202 1038 SRAMPOLYID enclosure of first SRAM poly (or 4th poly in TR) (fixed value)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:427: 
======================== Checking DS_38 ========================

dr_DS38_check_() at p12723_DSLLG_common.rs:238
  xor() at p12723_tr_functions.rs:430: Command replaced with an internal function.
synth_enc_box xor drawn_enc
  Comment: "DS_38: SRAMPOLYID enclosure of first SRAM poly (or 4th poly in TR) (fixed value) 0.019 um"
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_80 202 1080 min SRAM diffusion hole length (PGD) post DS_81 merge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:660: 
======================== Checking DS_80 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_80 202 1080 min SRAM diffusion hole length (PGD) post DS_81 merge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:660: 
======================== Checking DS_80 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_75 202 1075 OGD edge of SRAMTAPID should be line on line w SRAMPOLYID 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DSLLG_common.rs:274: 
======================== Checking DS_75 ========================

not_coincident_edge() at p12723_DSLLG_common.rs:278: Command replaced with an internal function.
not_coincident_edge(ogd_sramtapid, (ogd_polyod or_edge ogd_sramid2))
  Comment: "DS_75: OGD edge of SRAMTAPID should be line on line w SRAMPOLYID  0.0 um"
  Function: not_coincident_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_76 202 1076 SRAMTAPID should be fully enclosed by SRAMPOLYID
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DSLLG_common.rs:285: 
======================== Checking DS_76 ========================

not() at p12723_DSLLG_common.rs:286: Command replaced with an internal function.
SRAMTAPID not (POLYOD or SRAMID2)
  Comment: "DS_76: SRAMTAPID should be fully enclosed by SRAMPOLYID 0.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_77 202 1077 SRAM tap must be enclosed by SRAMTAPID 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DSLLG_common.rs:303: 
======================== Checking DS_77 ========================

not() at p12723_DSLLG_common.rs:304: Command replaced with an internal function.
bc_tap not SRAMTAPID
  Comment: "DS_77: SRAM tap must be enclosed by SRAMTAPID  0.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not() at p12723_DSLLG_common.rs:305: Command replaced with an internal function.
bc_tap2 not SRAMTAPID
  Comment: "DS_77: SRAM tap must be enclosed by SRAMTAPID  0.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_78 202 1078 Min SRAMTAPID space to bitcell diffusions
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DSLLG_common.rs:311: 
======================== Checking DS_78 ========================

and() at p12723_DSLLG_common.rs:312: Command replaced with an internal function.
bc_non_tap and SRAMTAPID
  Comment: "DS_78: Min SRAMTAPID space to bitcell diffusions 0.0 um"
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

and() at p12723_DSLLG_common.rs:313: Command replaced with an internal function.
bc_non_tap2 and SRAMTAPID
  Comment: "DS_78: Min SRAMTAPID space to bitcell diffusions 0.0 um"
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_79 202 1079 SRAM tap diffusion space to bitcell diffusion
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DSLLG_common.rs:319: 
======================== Checking DS_79 ========================

external2() at p12723_DSLLG_common.rs:320: Command replaced with an internal function.
external2(bc_non_tap, bc_tap, distance < DS_79, extension = RADIAL, relational = { POINT_TOUCH, INSIDE, CUTTING, OVERLAP }, intersecting = { TOUCH })
  Comment: "DS_79: SRAM tap diffusion space to bitcell diffusion 0.14 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

external2() at p12723_DSLLG_common.rs:321: Command replaced with an internal function.
external2(bc_non_tap2, bc_tap2, distance < DS_79, extension = RADIAL, relational = { POINT_TOUCH, INSIDE, CUTTING, OVERLAP }, intersecting = { TOUCH })
  Comment: "DS_79: SRAM tap diffusion space to bitcell diffusion 0.14 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

internal1() at p12723_DSLLG_common.rs:340: Command replaced with an internal function.
internal1(nwell_in_sram, distance < NW_12, extension = RADIAL, relational = { POINT_TOUCH })
  Comment: "DS_er1: Min width for Nwell inside SRAM "
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinAreaWaive() at p12723_DSLLG_common.rs:350
  not() at p12723_functions.rs:2486: Command replaced with an internal function.
temp not waive
  Comment: "DS_er2: Min area for Nwell inside SRAM "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

external2() at p12723_DSLLG_common.rs:359: Command replaced with an internal function.
external2(POLYOD, DIFF interacting TRDTOS, distance < 0.194, direction = gate_dir, extension = NONE_INCLUSIVE)
  Comment: "DS_er3: SRAM polyid to transition diff min 0.194 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

external2() at p12723_DSLLG_common.rs:360: Command replaced with an internal function.
external2(SRAMID2, DIFF not SRAMID2, distance < 0.173, direction = gate_dir, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH, INSIDE, CUTTING, OVERLAP }, intersecting = { TOUCH })
  Comment: "DS_er3: SRAM polyid to transition diff min 0.194 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

xor() at p12723_DSLLG_common.rs:368: Command replaced with an internal function.
LLGID xor POLYOD
  Comment: "DS_er4: SRAMpolyid/SRAMtr needs to be line on line with LLGID/LLGTR "
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

xor() at p12723_DSLLG_common.rs:369: Command replaced with an internal function.
LLGTR xor TRDTOS
  Comment: "DS_er4: SRAMpolyid/SRAMtr needs to be line on line with LLGID/LLGTR "
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not() at p12723_DSLLG_common.rs:376: Command replaced with an internal function.
ARRAYIMPLANTID not POLYOD
  Comment: "DS_er5: If exists ARRAYIMPLANTID needs to be line on line with SRAMPOLYID"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

xor() at p12723_DSLLG_common.rs:379: Command replaced with an internal function.
xor(arrayid_w_polyod, polyod_w_arrayid)
  Comment: "DS_er5: If exists ARRAYIMPLANTID needs to be line on line with SRAMPOLYID"
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not_interacting() at p12723_DSLLG_common.rs:385: Command replaced with an internal function.
HD_SRAM_ID not_interacting polyod_like
  Comment: "DS_er6:HD_SRAM_ID needs to be line-on-line with SRAMpolyid/LLGID "
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

xor() at p12723_DSLLG_common.rs:386: Command replaced with an internal function.
(HD_SRAM_ID interacting polyod_like) xor (polyod_like interacting HD_SRAM_ID)
  Comment: "DS_er6:HD_SRAM_ID needs to be line-on-line with SRAMpolyid/LLGID "
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not_interacting() at p12723_DSLLG_common.rs:393: Command replaced with an internal function.
POLYOD not_interacting PGDCL
  Comment: "DS_er9:Every POLYOD/SRAMID2 needs PGD/OGD centerline layers "
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not_interacting() at p12723_DSLLG_common.rs:394: Command replaced with an internal function.
POLYOD not_interacting OGDCL
  Comment: "DS_er9:Every POLYOD/SRAMID2 needs PGD/OGD centerline layers "
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not_interacting() at p12723_DSLLG_common.rs:395: Command replaced with an internal function.
SRAMID2 not_interacting PGDCL
  Comment: "DS_er9:Every POLYOD/SRAMID2 needs PGD/OGD centerline layers "
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not_interacting() at p12723_DSLLG_common.rs:396: Command replaced with an internal function.
SRAMID2 not_interacting OGDCL
  Comment: "DS_er9:Every POLYOD/SRAMID2 needs PGD/OGD centerline layers "
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDSer8_() at p12723_DS.rs:89
  copy() at p12723_tr_functions.rs:1040: Command replaced with an internal function.
copy(bad_polyod)
  Comment: "DS_er8: Every SRAM id needs to have a bit type id"
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDSer8_() at p12723_DS.rs:91
  copy() at p12723_tr_functions.rs:1040: Command replaced with an internal function.
copy(bad_polyod)
  Comment: "DS_er8: Every SRAM id needs to have a bit type id"
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDSer7_() at p12723_DS.rs:94
  not_interacting() at p12723_tr_functions.rs:1012: Command replaced with an internal function.
not_interacting(bit_polyod, id_layer)
  Comment: "DS_er7: Wrong SRAM id type identifier used"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDSer7_() at p12723_DS.rs:95
  not_interacting() at p12723_tr_functions.rs:1012: Command replaced with an internal function.
not_interacting(bit_polyod, id_layer)
  Comment: "DS_er7: Wrong SRAM id type identifier used"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDSer7_() at p12723_DS.rs:96
  not_interacting() at p12723_tr_functions.rs:1012: Command replaced with an internal function.
not_interacting(bit_polyod, id_layer)
  Comment: "DS_er7: Wrong SRAM id type identifier used"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDSer7_() at p12723_DS.rs:97
  not_interacting() at p12723_tr_functions.rs:1012: Command replaced with an internal function.
not_interacting(bit_polyod, id_layer)
  Comment: "DS_er7: Wrong SRAM id type identifier used"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDSer7_() at p12723_DS.rs:98
  not_interacting() at p12723_tr_functions.rs:1012: Command replaced with an internal function.
not_interacting(bit_polyod, id_layer)
  Comment: "DS_er7: Wrong SRAM id type identifier used"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDSer7_() at p12723_DS.rs:99
  not_interacting() at p12723_tr_functions.rs:1012: Command replaced with an internal function.
not_interacting(bit_polyod, id_layer)
  Comment: "DS_er7: Wrong SRAM id type identifier used"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDSer7_() at p12723_DS.rs:100
  not_interacting() at p12723_tr_functions.rs:1012: Command replaced with an internal function.
not_interacting(bit_polyod, id_layer)
  Comment: "DS_er7: Wrong SRAM id type identifier used"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDSer7_() at p12723_DS.rs:101
  not_interacting() at p12723_tr_functions.rs:1012: Command replaced with an internal function.
not_interacting(bit_polyod, id_layer)
  Comment: "DS_er7: Wrong SRAM id type identifier used"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDSer7_() at p12723_DS.rs:102
  not_interacting() at p12723_tr_functions.rs:1012: Command replaced with an internal function.
not_interacting(bit_polyod, id_layer)
  Comment: "DS_er7: Wrong SRAM id type identifier used"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_601 202 1601 TRDTOULP enclosure of SRAM2 pgd edge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DS.rs:126: 
======================== Checking DS_601 ========================

not_internal2_edge() at p12723_DS.rs:129: Command replaced with an internal function.
not_internal2_edge(pgd_sramid2_e, TRDTOULP, distance = DS_601, direction = non_gate_dir, extension = NONE)
  Comment: "DS_601: TRDTOULP enclosure of SRAM2 pgd edge 0.063 um"
  Function: not_internal2_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not() at p12723_DS.rs:131: Command replaced with an internal function.
SRAMID2 not XGOXID
  Comment: "DS_601: TRDTOULP enclosure of SRAM2 pgd edge 0.063 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_602 202 1602 ULP sram Transtion cell overlap of SRAMID2 in pdg direction
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DS.rs:137: 
======================== Checking DS_602 ========================

not() at p12723_DS.rs:139: Command replaced with an internal function.
ulctr_and_srmid2 not internal1(ulctr_and_srmid2, distance = DS_602, direction = gate_dir, extension = NONE)
  Comment: "DS_602: ULP sram Transtion cell overlap of SRAMID2 in pdg direction 0.079 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_645 202 1645 ULC SRAM diffcheck PGD spacing (fixed value)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DS.rs:145: 
======================== Checking DS_645 ========================

not_external2_edge() at p12723_DS.rs:153: Command replaced with an internal function.
not_external2_edge(facing_dig_ogd, diffcheck_not_sramid2, distance = DS_544, direction = gate_dir, extension = NONE)
  Comment: "DS_645: ULC SRAM diffcheck PGD spacing (fixed value) 0.093 um"
  Function: not_external2_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_664 202 1664 min SRAMID2 space to logic diffusion (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:520: 
======================== Checking DS_664 ========================

dr_DS60_61_62_63_64_65_66_67_check_() at p12723_DS.rs:158
  external2() at p12723_tr_functions.rs:522: Command replaced with an internal function.
external2(non_bc_diff, _id, distance < _ds60, extension = RADIAL, intersecting = { TOUCH })
  Comment: "DS_664: min SRAMID2 space to logic diffusion (PGD) 0.173 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_661 202 1661 min SRAMID2 enclosure of bitcell diffusion (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:527: 
======================== Checking DS_661 ========================

dr_DS60_61_62_63_64_65_66_67_check_() at p12723_DS.rs:158
  enclose() at p12723_tr_functions.rs:528: Command replaced with an internal function.
enclose(bc_diff, _id, distance < _ds61, intersecting = { TOUCH, ACUTE }, extension = RADIAL, relational = { POINT_TOUCH })
  Comment: "DS_661: min SRAMID2 enclosure of bitcell diffusion (OGD) 0.042 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_662 202 1662 min SRAMID2 space to logic diffcheck (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:542: 
======================== Checking DS_662 ========================

dr_DS60_61_62_63_64_65_66_67_check_() at p12723_DS.rs:158
  external2() at p12723_tr_functions.rs:543: Command replaced with an internal function.
external2(non_bc_diffcheck, _id, distance < _ds62, extension = NONE_INCLUSIVE, direction = non_gate_dir, intersecting = { TOUCH })
  Comment: "DS_662: min SRAMID2 space to logic diffcheck (OGD) 0.182 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_663 202 1663 bitcell diffcheck extension over SRAMID2 (OGD, fixed value)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:548: 
======================== Checking DS_663 ========================

dr_DS60_61_62_63_64_65_66_67_check_() at p12723_DS.rs:158
  not() at p12723_tr_functions.rs:551: Command replaced with an internal function.
extending_diffcheck not internal1(extending_diffcheck, distance = _ds63, extension = NONE_INCLUSIVE, direction = non_gate_dir)
  Comment: "DS_663: bitcell diffcheck extension over SRAMID2 (OGD, fixed value) 0.042 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_664 202 1664 min SRAMID2 space to logic diffusion (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:556: 
======================== Checking DS_664 ========================

dr_DS60_61_62_63_64_65_66_67_check_() at p12723_DS.rs:158
  external2() at p12723_tr_functions.rs:557: Command replaced with an internal function.
external2(non_bc_diff, _id, distance < _ds64, extension = NONE_INCLUSIVE, direction = gate_dir, intersecting = { TOUCH })
  Comment: "DS_664: min SRAMID2 space to logic diffusion (PGD) 0.173 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_665 202 1665 min SRAMID2 enclosure of bitcell diffusion (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:562: 
======================== Checking DS_665 ========================

dr_DS60_61_62_63_64_65_66_67_check_() at p12723_DS.rs:158
  enclose() at p12723_tr_functions.rs:563: Command replaced with an internal function.
enclose(bc_diff, _id, distance < _ds65, intersecting = { TOUCH, ACUTE }, extension = NONE_INCLUSIVE, direction = gate_dir, relational = { POINT_TOUCH })
  Comment: "DS_665: min SRAMID2 enclosure of bitcell diffusion (PGD) 0.116 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_666 202 1666 min SRAMID2 space to logic diffcheck (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:568: 
======================== Checking DS_666 ========================

dr_DS60_61_62_63_64_65_66_67_check_() at p12723_DS.rs:158
  external2() at p12723_tr_functions.rs:569: Command replaced with an internal function.
external2(non_bc_diffcheck, _id, distance < _ds66, extension = RADIAL, intersecting = { TOUCH })
  Comment: "DS_666: min SRAMID2 space to logic diffcheck (PGD) 0.033 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_667 202 1667 min SRAMID2 enclosure of bitcell diffcheck (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:574: 
======================== Checking DS_667 ========================

dr_DS60_61_62_63_64_65_66_67_check_() at p12723_DS.rs:158
  enclose() at p12723_tr_functions.rs:575: Command replaced with an internal function.
enclose(bc_diffcheck, _id, distance < _ds67, intersecting = { TOUCH, ACUTE }, extension = NONE_INCLUSIVE, direction = gate_dir, relational = { POINT_TOUCH })
  Comment: "DS_667: min SRAMID2 enclosure of bitcell diffcheck (PGD) 0.059 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DS_660 202 1660 min SRAMID2space to logic diffusion (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DS.rs:161: 
======================== Checking DS_660 ========================

external2() at p12723_DS.rs:163: Command replaced with an internal function.
external2(non_bc_diff, ulc1273_sramid, distance < DS_660, direction = non_gate_dir, extension = NONE_INCLUSIVE, intersecting = { TOUCH }, relational = { POINT_TOUCH })
  Comment: "DS_660: min SRAMID2space to logic diffusion (OGD) 0.175 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_01 165 1001 No Diffusion or Polycon (GCN) are allowed in the Transition Ring between Digital and TG regions. (1/2 poly wide diffusion slivers at inner/outer edges of TR are an exception)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:108: 
======================== Checking DT_01 ========================

dr_Dx01_check_() at p1273dx_DT.rs:170
  and() at p12723_tr_functions.rs:116: Command replaced with an internal function.
no_diff_region and DIFF
  Comment: "DT_01: No Diffusion or Polycon (GCN) are allowed in the Transition Ring between Digital and TG regions. (1/2 poly wide diffusion slivers at inner/outer edges of TR are an exception) 0.0 um"
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_Dx01_check_() at p1273dx_DT.rs:170
  and() at p12723_tr_functions.rs:159: Command replaced with an internal function.
_tr and POLYCON
  Comment: "DT_01: No Diffusion or Polycon (GCN) are allowed in the Transition Ring between Digital and TG regions. (1/2 poly wide diffusion slivers at inner/outer edges of TR are an exception) 0.0 um"
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_02 165 1002 Transition regions (TRDTOV3) cannot overlap (can abut PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3148: 
======================== Checking DT_02 ========================

drDx02_() at p1273dx_DT.rs:173
  internal1() at p12723_functions.rs:3153: Command replaced with an internal function.
internal1(all_id_tr_layer, distance = 2 * drgrid, relational = { POINT_TOUCH }, extension = RADIAL)
  Comment: "DT_02: Transition regions (TRDTOV3) cannot overlap (can abut PGD) 0.0 "
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx02_() at p1273dx_DT.rs:173
  drtr_overlap() at p12723_functions.rs:3169
    not() at p12723_functions.rs:2863: Command replaced with an internal function.
left_over_pgd not internal1(left_over_pgd, distance = dxmin, extension = NONE, direction = non_gate_dir)
  Comment: "DT_02: Transition regions (TRDTOV3) cannot overlap (can abut PGD) 0.0 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx02_() at p1273dx_DT.rs:173
  external1() at p12723_functions.rs:3172: Command replaced with an internal function.
external1(polyid, distance < ext_ogd_plid, intersecting = { ACUTE }, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH }, direction = non_gate_dir)
  Comment: "DT_02: Transition regions (TRDTOV3) cannot overlap (can abut PGD) 0.0 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_03 165 1003 Any transition regions to transition region space OGD (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7053: 
======================== Checking DT_03 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_03 165 1003 Any transition regions to transition region space OGD (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_DT.rs:178: 
======================== Checking DT_03 ========================

external2() at p1273dx_DT.rs:179: Command replaced with an internal function.
external2(TRDTOV3, TRDTOV1, distance < DT_03, direction = non_gate_dir, extension = NONE_INCLUSIVE)
  Comment: "DT_03: Any transition regions to transition region space OGD (min) 0.042 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_04 165 1004 Minimum PGD facing-edge spacing between TGPOLYID layers
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking DT_04 ========================

drMinSpaceDir_() at p1273dx_DT.rs:186
  not() at p12723_functions.rs:1776: Command replaced with an internal function.
space not wv
  Comment: "DT_04: Minimum PGD facing-edge spacing between TGPOLYID layers 0.924 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_05 165 1005 TRDTOV3 PGD edge space to Polycheck grid outside (fixed value)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:879: 
======================== Checking DT_05 ========================

drDx05_() at p1273dx_DT.rs:189
  not_external2_edge() at p12723_tr_functions.rs:883: Command replaced with an internal function.
not_external2_edge(tr_pgd_e, POLYCHECK, distance = _dx05, extension = NONE, direction = non_gate_dir, look_thru = ALL)
  Comment: "DT_05: TRDTOV3 PGD edge space to Polycheck grid outside (fixed value) 0.07000000000000001 um"
  Function: not_external2_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_06 165 1006 Number of TG poly lines (not including lines inside TR regions) must be an integer multiple of 4
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_DT.rs:196: 
======================== Checking DT_06 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_11 165 1011 PGD width of TRDTOV3 ring (OGD running section) (fixed)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:186: 
======================== Checking DT_11 ========================

dr_Dx11_12_check_() at p1273dx_DT.rs:233
  not() at p12723_tr_functions.rs:190: Command replaced with an internal function.
_tr not (ogd_seg or pgd_seg1 or pgd_seg2)
  Comment: "DT_11: PGD width of TRDTOV3 ring (OGD running section) (fixed) 0.462 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_24 165 1024 Minimum OGD width of V3pitchID
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6601: 
======================== Checking DT_24 ========================

drMinWidthDir_() at p1273dx_DT.rs:237
  internal1() at p12723_functions.rs:6603: Command replaced with an internal function.
internal1(layer, distance < width, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH }, direction = dir)
  Comment: "DT_24: Minimum OGD width of V3pitchID 1.26 "
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_25 165 1025 Minimum V3pitchID PGD segment length
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:994: 
======================== Checking DT_25 ========================

drDx25_() at p1273dx_DT.rs:240
  adjacent_edge() at p12723_tr_functions.rs:995: Command replaced with an internal function.
adjacent_edge(_polyid, length < _dx25)
  Comment: "DT_25: Minimum V3pitchID PGD segment length 0.924 um"
  Function: adjacent_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_30 165 1030 Minimum V3pitchID space (between connected V3pitchID region)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1788: 
======================== Checking DT_30 ========================

drMinSpaceSamePoly_() at p1273dx_DT.rs:243
  external1() at p12723_functions.rs:1789: Command replaced with an internal function.
external1(pl1, distance < dist, intersecting = { ACUTE }, extension = RADIAL, relational = { POINT_TOUCH }, membership = SAME_POLYGON)
  Comment: "DT_30: Minimum V3pitchID space (between connected V3pitchID region) 1.26 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_70 165 1070 Special width of TCN in OGD section of TR (fixed)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:775: 
======================== Checking DT_70 ========================

dr_tr_tcn_rules_() at p1273dx_DT.rs:246
  not() at p12723_tr_functions.rs:776: Command replaced with an internal function.
tr_nonreg_tcn not internal1(tr_nonreg_tcn, distance = _dx70, direction = gate_dir, extension = NONE)
  Comment: "DT_70: Special width of TCN in OGD section of TR (fixed) 0.06 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_71 165 1071 Min length of OGD TCN in TR
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:782: 
======================== Checking DT_71 ========================

dr_tr_tcn_rules_() at p1273dx_DT.rs:246
  internal1() at p12723_tr_functions.rs:783: Command replaced with an internal function.
internal1(tr_nonreg_tcn, distance < _dx71, direction = non_gate_dir, extension = NONE)
  Comment: "DT_71: Min length of OGD TCN in TR 0.3 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_72 165 1072 Min end-to-end space between TCN in OGD section of TR
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:789: 
======================== Checking DT_72 ========================

dr_tr_tcn_rules_() at p1273dx_DT.rs:246
  external1() at p12723_tr_functions.rs:790: Command replaced with an internal function.
external1(tr_nonreg_tcn, distance < _dx72, direction = non_gate_dir, extension = NONE_INCLUSIVE)
  Comment: "DT_72: Min end-to-end space between TCN in OGD section of TR 0.1 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_73 165 1073 TR OGD section enclosure of TCN side (measured in PGD) (fixed)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:796: 
======================== Checking DT_73 ========================

dr_tr_tcn_rules_() at p1273dx_DT.rs:246
  external2() at p12723_tr_functions.rs:797: Command replaced with an internal function.
external2(tr_nonreg_tcn, tr_reg_tcn, distance < _dx73, extension = RADIAL)
  Comment: "DT_73: TR OGD section enclosure of TCN side (measured in PGD) (fixed) 0.201 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tr_tcn_rules_() at p1273dx_DT.rs:246
  not_interacting() at p12723_tr_functions.rs:800: Command replaced with an internal function.
not_interacting(tr_nonreg_tcn, good_edge)
  Comment: "DT_73: TR OGD section enclosure of TCN side (measured in PGD) (fixed) 0.201 um"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_173 165 1173 Min space of TCN in OGD section of TR to the corner section
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:807: 
======================== Checking DT_173 ========================

dr_tr_tcn_rules_() at p1273dx_DT.rs:246
  enclose() at p12723_tr_functions.rs:809: Command replaced with an internal function.
enclose(tr_nonreg_tcn, os_id, distance < _dx173, extension = NONE_INCLUSIVE, intersecting = { TOUCH }, direction = non_gate_dir)
  Comment: "DT_173: Min space of TCN in OGD section of TR to the corner section 0.0 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tr_tcn_rules_() at p1273dx_DT.rs:246
  cutting() at p12723_tr_functions.rs:810: Command replaced with an internal function.
cutting(tr_nonreg_tcn, os_id, include_enclosing = false)
  Comment: "DT_173: Min space of TCN in OGD section of TR to the corner section 0.0 um"
  Function: cutting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tr_tcn_rules_() at p1273dx_DT.rs:246
  enclose() at p12723_tr_functions.rs:813: Command replaced with an internal function.
enclose(DIFFCON, _tr, distance < _min_tcn_pgd_enc_in_tr, extension = NONE_INCLUSIVE, intersecting = { TOUCH }, direction = gate_dir)
  Comment: "DT_173: Min space of TCN in OGD section of TR to the corner section 0.0 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tr_tcn_rules_() at p1273dx_DT.rs:246
  enclose() at p12723_tr_functions.rs:814: Command replaced with an internal function.
enclose(DIFFCON, _tr, distance < _min_tcn_ogd_enc_in_tr, extension = NONE_INCLUSIVE, intersecting = { TOUCH }, direction = non_gate_dir)
  Comment: "DT_173: Min space of TCN in OGD section of TR to the corner section 0.0 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_174 165 1174 Min TCN space (in PGD) to the corner section of TR
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:820: 
======================== Checking DT_174 ========================

dr_tr_tcn_rules_() at p1273dx_DT.rs:246
  enclose() at p12723_tr_functions.rs:822: Command replaced with an internal function.
enclose(tr_reg_tcn and _tr, os_id_ogd, distance < _dx174 + drunit, extension = NONE_INCLUSIVE, direction = gate_dir)
  Comment: "DT_174: Min TCN space (in PGD) to the corner section of TR 0.0 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tr_tcn_rules_() at p1273dx_DT.rs:246
  cutting() at p12723_tr_functions.rs:823: Command replaced with an internal function.
cutting(DIFFCON, os_id_ogd, include_enclosing = false)
  Comment: "DT_174: Min TCN space (in PGD) to the corner section of TR 0.0 um"
  Function: cutting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tr_tcn_rules_() at p1273dx_DT.rs:246
  cutting() at p12723_tr_functions.rs:824: Command replaced with an internal function.
cutting(DIFFCON, _tr, include_enclosing = false)
  Comment: "DT_174: Min TCN space (in PGD) to the corner section of TR 0.0 um"
  Function: cutting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_175 165 1175 Diffcon ends in PGD section of TR must be all aligned to each other across the whole width of TR
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:830: 
======================== Checking DT_175 ========================

dr_tr_tcn_rules_() at p1273dx_DT.rs:246
  not_rectangles() at p12723_tr_functions.rs:836: Command replaced with an internal function.
not_rectangles(ou_line_up_tcn)
  Comment: "DT_175: Diffcon ends in PGD section of TR must be all aligned to each other across the whole width of TR 0.0 um"
  Function: not_rectangles
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tr_tcn_rules_() at p1273dx_DT.rs:246
  not_rectangles() at p12723_tr_functions.rs:841: Command replaced with an internal function.
not_rectangles(ou_line_up_tcn)
  Comment: "DT_175: Diffcon ends in PGD section of TR must be all aligned to each other across the whole width of TR 0.0 um"
  Function: not_rectangles
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tr_tcn_rules_() at p1273dx_DT.rs:246
  not_interacting() at p12723_tr_functions.rs:844: Command replaced with an internal function.
not_interacting(ou_line_up_tcn and _tr, DIFFCON, count = _num_of_tcn_stubs)
  Comment: "DT_175: Diffcon ends in PGD section of TR must be all aligned to each other across the whole width of TR 0.0 um"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_176 165 1176 Diffcons in PGD section of TR must be placed in the middle of poly space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:850: 
======================== Checking DT_176 ========================

dr_tr_tcn_rules_() at p1273dx_DT.rs:246
  not_edge() at p12723_tr_functions.rs:862: Command replaced with an internal function.
ctr_pgd_tr_tcn not_edge ctr_tr_pl_space
  Comment: "DT_176: Diffcons in PGD section of TR must be placed in the middle of poly space 0.0 um"
  Function: not_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_31 165 1031 Poly layout in the Digital-to-TG Transition Ring must match a fixed poly layout pattern template comparison check
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:206: 
======================== Checking DT_31 ========================

dr_Dx31_32_41_check_() at p1273dx_DT.rs:254
  not() at p12723_tr_functions.rs:210: Command replaced with an internal function.
xor(dt_tr_poly, _all_fixed_poly_in) not waive_dt32
  Comment: "DT_31: Poly layout in the Digital-to-TG Transition Ring must match a fixed poly layout pattern template comparison check 0.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_45 165 1045 Dummy poly portion around concave corners of V3pitchID as defined by DT_44 must not have cuts and must not be used as transistor gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_DT.rs:259: 
======================== Checking DT_45 ========================

interacting() at p1273dx_DT.rs:260: Command replaced with an internal function.
gate interacting dt44_poly
  Comment: "DT_45: Dummy poly portion around concave corners of V3pitchID as defined by DT_44 must not have cuts and must not be used as transistor gate 0.0 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_52 165 1052 TRDTOV3 layer enclosure of bounding box surrounding all diffusion, Diffcon, and Polycon in TG region
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:901: 
======================== Checking DT_52 ========================

drDx52_() at p1273dx_DT.rs:285
  and() at p12723_tr_functions.rs:910: Command replaced with an internal function.
no_diff_region and DIFF
  Comment: "DT_52: TRDTOV3 layer enclosure of bounding box surrounding all diffusion, Diffcon, and Polycon in TG region 0.0 um"
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_53 165 1053 Nwell extent OGD into TRDTOV3 layer beyond first TG-poly line-side, only-allowed value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6940: 
======================== Checking DT_53 ========================

drDx53_() at p1273dx_DT.rs:289
  not_inside_touching_edge() at p12723_functions.rs:6944: Command replaced with an internal function.
not_inside_touching_edge(pgd_nw_in_polyid_e and_edge trid, polyid)
  Comment: "DT_53: Nwell extent OGD into TRDTOV3 layer beyond first TG-poly line-side, only-allowed value 0.025 "
  Function: not_inside_touching_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_54 165 1054 Nwell extension outside TRDTOV3, only value (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6962: 
======================== Checking DT_54 ========================

drDx54_() at p1273dx_DT.rs:290
  not() at p12723_functions.rs:6967: Command replaced with an internal function.
nwell_polytd_tr not good_nw
  Comment: "DT_54: Nwell extension outside TRDTOV3, only value (PGD) 0.231 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_55 165 1055 Nwell outside space to V3pitchID
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6982: 
======================== Checking DT_55 ========================

drDx55_() at p1273dx_DT.rs:291
  not() at p12723_functions.rs:6986: Command replaced with an internal function.
external2(polyid, NWELL_layer, distance < da55, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, relational = { POINT_TOUCH }) not waiver
  Comment: "DT_55: Nwell outside space to V3pitchID 0.36 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx55_() at p1273dx_DT.rs:291
  external_corner2() at p12723_functions.rs:6987: Command replaced with an internal function.
external_corner2(polyid, NWELL_layer, distance < da55)
  Comment: "DT_55: Nwell outside space to V3pitchID 0.36 "
  Function: external_corner2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_56 165 1056 Nwell inside V3pitchID and ouside cannot merge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7005: 
======================== Checking DT_56 ========================

drDx56_() at p1273dx_DT.rs:292
  not_edge() at p12723_functions.rs:7009: Command replaced with an internal function.
angle_edge(outside_touching_edge(nw_in_polyid, nw_out_polyid), angles = gate_angle) not_edge waiver
  Comment: "DT_56: Nwell inside V3pitchID and ouside cannot merge 0.0 "
  Function: not_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

xor() at p1273dx_DT.rs:309: Command replaced with an internal function.
TRDTOV3 xor (os_v3pitchid not tr_hole)
  Comment: "DT_er: ID layer and transionid are wrongly placed wrt each other"
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not_interacting() at p1273dx_DT.rs:320: Command replaced with an internal function.
TGOXID not_interacting (V1PITCHID or V3PITCHID)
  Comment: "DT_er2: Wrongly palce tgoxid wrt to polyid"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

xor() at p1273dx_DT.rs:323: Command replaced with an internal function.
tgox_w_v3 xor drGrow(V3PITCHID, N = 0.078 + 0.093 + 0.12 / 2, S = 0.078 + 0.093 + 0.12 / 2, E = DT_375 - DT_38 + DT_363 + DT_374 + DT_362 + DT_373 / 2, W = DT_375 - DT_38 + DT_363 + DT_374 + DT_362 + DT_373 / 2)
  Comment: "DT_er2: Wrongly palce tgoxid wrt to polyid"
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_22 165 1022 Minimum space between concave corners of V3pitchID
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3207: 
======================== Checking DT_22 ========================

drDT22_() at p1273dx_DT.rs:335
  external1() at p12723_functions.rs:3218: Command replaced with an internal function.
external1(corner270, distance < (dt22 - 3 * drunit), extension = RADIAL, connectivity = SAME_NET, connect_sequence = polyid_corner_connect)
  Comment: "DT_22: Minimum space between concave corners of V3pitchID 2.0 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_25 165 1025 Minimum V3pitchID PGD segment length
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6781: 
======================== Checking DT_25 ========================

drMinLengthEdge_() at p1273dx_DT.rs:336
  length_edge() at p12723_functions.rs:6782: Command replaced with an internal function.
length_edge(layer, distance < length)
  Comment: "DT_25: Minimum V3pitchID PGD segment length 0.924 "
  Function: length_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_26 165 1026 Minimum V3pitchID hole size (all direction)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3236: 
======================== Checking DT_26 ========================

drDT26_() at p1273dx_DT.rs:337
  internal1() at p12723_functions.rs:3244: Command replaced with an internal function.
internal1(pitchid_donut, distance < dt26, extension = RADIAL, relational = { POINT_TOUCH })
  Comment: "DT_26: Minimum V3pitchID hole size (all direction) 5.988 "
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DT_27 165 1027 Minimum V3pitchID hole area (um^2)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2475: 
======================== Checking DT_27 ========================

drMinHole_() at p1273dx_DT.rs:338
  drMinHole() at p12723_functions.rs:2476
    area() at p12723_functions.rs:2466: Command replaced with an internal function.
area(temp, value < area)
  Comment: "DT_27: Minimum V3pitchID hole area (um^2) 36.0 sq um"
  Function: area
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_01 171 1001 No Diffusion or Polycon (GCN) are allowed in the Transition Ring between Digital and ULP regions. (1/2 poly wide diffusion slivers at inner/outer edges of TR are an exception)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:108: 
======================== Checking DX_01 ========================

dr_Dx01_check_() at p1273dx_DX.rs:131
  and() at p12723_tr_functions.rs:116: Command replaced with an internal function.
no_diff_region and DIFF
  Comment: "DX_01: No Diffusion or Polycon (GCN) are allowed in the Transition Ring between Digital and ULP regions. (1/2 poly wide diffusion slivers at inner/outer edges of TR are an exception) 0.0 um"
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_Dx01_check_() at p1273dx_DX.rs:131
  and() at p12723_tr_functions.rs:159: Command replaced with an internal function.
_tr and POLYCON
  Comment: "DX_01: No Diffusion or Polycon (GCN) are allowed in the Transition Ring between Digital and ULP regions. (1/2 poly wide diffusion slivers at inner/outer edges of TR are an exception) 0.0 um"
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_02 171 1002 Transition regions (TRDTOULP) cannot overlap (can abut PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3148: 
======================== Checking DX_02 ========================

drDx02_() at p1273dx_DX.rs:134
  internal1() at p12723_functions.rs:3153: Command replaced with an internal function.
internal1(all_id_tr_layer, distance = 2 * drgrid, relational = { POINT_TOUCH }, extension = RADIAL)
  Comment: "DX_02: Transition regions (TRDTOULP) cannot overlap (can abut PGD) 0.0 "
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx02_() at p1273dx_DX.rs:134
  drtr_overlap() at p12723_functions.rs:3169
    not() at p12723_functions.rs:2863: Command replaced with an internal function.
left_over_pgd not internal1(left_over_pgd, distance = dxmin, extension = NONE, direction = non_gate_dir)
  Comment: "DX_02: Transition regions (TRDTOULP) cannot overlap (can abut PGD) 0.0 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx02_() at p1273dx_DX.rs:134
  external1() at p12723_functions.rs:3172: Command replaced with an internal function.
external1(polyid, distance < ext_ogd_plid, intersecting = { ACUTE }, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH }, direction = non_gate_dir)
  Comment: "DX_02: Transition regions (TRDTOULP) cannot overlap (can abut PGD) 0.0 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_03 171 1003 Any transition regions to transition region space OGD (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7053: 
======================== Checking DX_03 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_04 171 1004 Minimum PGD facing-edge spacing between ULPpitchID layers
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking DX_04 ========================

drMinSpaceDir_() at p1273dx_DX.rs:140
  not() at p12723_functions.rs:1776: Command replaced with an internal function.
space not wv
  Comment: "DX_04: Minimum PGD facing-edge spacing between ULPpitchID layers 0.924 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_05 171 1005 TRDTOULP PGD edge space to Polycheck grid outside (fixed value)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:879: 
======================== Checking DX_05 ========================

drDx05_() at p1273dx_DX.rs:143
  not_external2_edge() at p12723_tr_functions.rs:883: Command replaced with an internal function.
not_external2_edge(tr_pgd_e, POLYCHECK, distance = _dx05, extension = NONE, direction = non_gate_dir, look_thru = ALL)
  Comment: "DX_05: TRDTOULP PGD edge space to Polycheck grid outside (fixed value) 0.07000000000000001 um"
  Function: not_external2_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_06 171 1006 Number of ULP poly lines (tracks) inside a ULPpitchID (including ones under TRDTOULP) must be 17+10*n (n=0,1,2, . . .)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_DX.rs:200: 
======================== Checking DX_06 ========================

internal1() at p1273dx_DX.rs:208: Command replaced with an internal function.
internal1(ULPPITCHID, distance < 17 * XPL_02, extension = NONE_INCLUSIVE, direction = non_gate_dir)
  Comment: "DX_06: Number of ULP poly lines (tracks) inside a ULPpitchID (including ones under TRDTOULP) must be 17+10*n (n=0,1,2, . . .) 0.0 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

off_grid_xy() at p1273dx_DX.rs:214: Command replaced with an internal function.
off_grid_xy(pgd_us_ulppitchid_e, x_resolution = 10 * XPL_02, y_resolution = 0.001, reference_layer = us_ulppitchid)
  Comment: "DX_06: Number of ULP poly lines (tracks) inside a ULPpitchID (including ones under TRDTOULP) must be 17+10*n (n=0,1,2, . . .) 0.0 um"
  Function: off_grid_xy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_11 171 1011 PGD width of TRDTOULP ring (OGD running section) (fixed)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:186: 
======================== Checking DX_11 ========================

dr_Dx11_12_check_() at p1273dx_DX.rs:229
  not() at p12723_tr_functions.rs:190: Command replaced with an internal function.
_tr not (ogd_seg or pgd_seg1 or pgd_seg2)
  Comment: "DX_11: PGD width of TRDTOULP ring (OGD running section) (fixed) 0.462 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_24 171 1024 Minimum width of ULPpitchID
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6601: 
======================== Checking DX_24 ========================

drMinWidthDir_() at p1273dx_DX.rs:232
  internal1() at p12723_functions.rs:6603: Command replaced with an internal function.
internal1(layer, distance < width, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH }, direction = dir)
  Comment: "DX_24: Minimum width of ULPpitchID 1.428 "
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_30 171 1030 Minimum ULPpitchID space (between connected ULPpitchID region)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1788: 
======================== Checking DX_30 ========================

drMinSpaceSamePoly_() at p1273dx_DX.rs:235
  external1() at p12723_functions.rs:1789: Command replaced with an internal function.
external1(pl1, distance < dist, intersecting = { ACUTE }, extension = RADIAL, relational = { POINT_TOUCH }, membership = SAME_POLYGON)
  Comment: "DX_30: Minimum ULPpitchID space (between connected ULPpitchID region) 0.5600000000000001 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_70 171 1070 Special width of TCN in OGD section of TR (fixed)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:775: 
======================== Checking DX_70 ========================

dr_tr_tcn_rules_() at p1273dx_DX.rs:239
  not() at p12723_tr_functions.rs:776: Command replaced with an internal function.
tr_nonreg_tcn not internal1(tr_nonreg_tcn, distance = _dx70, direction = gate_dir, extension = NONE)
  Comment: "DX_70: Special width of TCN in OGD section of TR (fixed) 0.06 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_71 171 1071 Min length of OGD TCN in TR
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:782: 
======================== Checking DX_71 ========================

dr_tr_tcn_rules_() at p1273dx_DX.rs:239
  internal1() at p12723_tr_functions.rs:783: Command replaced with an internal function.
internal1(tr_nonreg_tcn, distance < _dx71, direction = non_gate_dir, extension = NONE)
  Comment: "DX_71: Min length of OGD TCN in TR 0.3 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_72 171 1072 Min end-to-end space between TCN in OGD section of TR
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:789: 
======================== Checking DX_72 ========================

dr_tr_tcn_rules_() at p1273dx_DX.rs:239
  external1() at p12723_tr_functions.rs:790: Command replaced with an internal function.
external1(tr_nonreg_tcn, distance < _dx72, direction = non_gate_dir, extension = NONE_INCLUSIVE)
  Comment: "DX_72: Min end-to-end space between TCN in OGD section of TR 0.1 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_73 171 1073 TR OGD section enclosure of TCN side (measured in PGD) (fixed)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:796: 
======================== Checking DX_73 ========================

dr_tr_tcn_rules_() at p1273dx_DX.rs:239
  external2() at p12723_tr_functions.rs:797: Command replaced with an internal function.
external2(tr_nonreg_tcn, tr_reg_tcn, distance < _dx73, extension = RADIAL)
  Comment: "DX_73: TR OGD section enclosure of TCN side (measured in PGD) (fixed) 0.201 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tr_tcn_rules_() at p1273dx_DX.rs:239
  not_interacting() at p12723_tr_functions.rs:800: Command replaced with an internal function.
not_interacting(tr_nonreg_tcn, good_edge)
  Comment: "DX_73: TR OGD section enclosure of TCN side (measured in PGD) (fixed) 0.201 um"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_173 171 1173 Min space of TCN in OGD section of TR to the corner section
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:807: 
======================== Checking DX_173 ========================

dr_tr_tcn_rules_() at p1273dx_DX.rs:239
  enclose() at p12723_tr_functions.rs:809: Command replaced with an internal function.
enclose(tr_nonreg_tcn, os_id, distance < _dx173, extension = NONE_INCLUSIVE, intersecting = { TOUCH }, direction = non_gate_dir)
  Comment: "DX_173: Min space of TCN in OGD section of TR to the corner section 0.0 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tr_tcn_rules_() at p1273dx_DX.rs:239
  cutting() at p12723_tr_functions.rs:810: Command replaced with an internal function.
cutting(tr_nonreg_tcn, os_id, include_enclosing = false)
  Comment: "DX_173: Min space of TCN in OGD section of TR to the corner section 0.0 um"
  Function: cutting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tr_tcn_rules_() at p1273dx_DX.rs:239
  enclose() at p12723_tr_functions.rs:813: Command replaced with an internal function.
enclose(DIFFCON, _tr, distance < _min_tcn_pgd_enc_in_tr, extension = NONE_INCLUSIVE, intersecting = { TOUCH }, direction = gate_dir)
  Comment: "DX_173: Min space of TCN in OGD section of TR to the corner section 0.0 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tr_tcn_rules_() at p1273dx_DX.rs:239
  enclose() at p12723_tr_functions.rs:814: Command replaced with an internal function.
enclose(DIFFCON, _tr, distance < _min_tcn_ogd_enc_in_tr, extension = NONE_INCLUSIVE, intersecting = { TOUCH }, direction = non_gate_dir)
  Comment: "DX_173: Min space of TCN in OGD section of TR to the corner section 0.0 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_174 171 1174 Min TCN space (in PGD) to the corner section of TR
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:820: 
======================== Checking DX_174 ========================

dr_tr_tcn_rules_() at p1273dx_DX.rs:239
  enclose() at p12723_tr_functions.rs:822: Command replaced with an internal function.
enclose(tr_reg_tcn and _tr, os_id_ogd, distance < _dx174 + drunit, extension = NONE_INCLUSIVE, direction = gate_dir)
  Comment: "DX_174: Min TCN space (in PGD) to the corner section of TR 0.0 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tr_tcn_rules_() at p1273dx_DX.rs:239
  cutting() at p12723_tr_functions.rs:823: Command replaced with an internal function.
cutting(DIFFCON, os_id_ogd, include_enclosing = false)
  Comment: "DX_174: Min TCN space (in PGD) to the corner section of TR 0.0 um"
  Function: cutting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tr_tcn_rules_() at p1273dx_DX.rs:239
  cutting() at p12723_tr_functions.rs:824: Command replaced with an internal function.
cutting(DIFFCON, _tr, include_enclosing = false)
  Comment: "DX_174: Min TCN space (in PGD) to the corner section of TR 0.0 um"
  Function: cutting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_175 171 1175 Diffcon ends in PGD section of TR must be all aligned to each other across the whole width of TR
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:830: 
======================== Checking DX_175 ========================

dr_tr_tcn_rules_() at p1273dx_DX.rs:239
  not_rectangles() at p12723_tr_functions.rs:836: Command replaced with an internal function.
not_rectangles(ou_line_up_tcn)
  Comment: "DX_175: Diffcon ends in PGD section of TR must be all aligned to each other across the whole width of TR 0.0 um"
  Function: not_rectangles
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tr_tcn_rules_() at p1273dx_DX.rs:239
  not_rectangles() at p12723_tr_functions.rs:841: Command replaced with an internal function.
not_rectangles(ou_line_up_tcn)
  Comment: "DX_175: Diffcon ends in PGD section of TR must be all aligned to each other across the whole width of TR 0.0 um"
  Function: not_rectangles
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tr_tcn_rules_() at p1273dx_DX.rs:239
  not_interacting() at p12723_tr_functions.rs:844: Command replaced with an internal function.
not_interacting(ou_line_up_tcn and _tr, DIFFCON, count = _num_of_tcn_stubs)
  Comment: "DX_175: Diffcon ends in PGD section of TR must be all aligned to each other across the whole width of TR 0.0 um"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_176 171 1176 Diffcons in PGD section of TR must be placed in the middle of poly space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:850: 
======================== Checking DX_176 ========================

dr_tr_tcn_rules_() at p1273dx_DX.rs:239
  not_edge() at p12723_tr_functions.rs:862: Command replaced with an internal function.
ctr_pgd_tr_tcn not_edge ctr_tr_pl_space
  Comment: "DX_176: Diffcons in PGD section of TR must be placed in the middle of poly space 0.0 um"
  Function: not_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_177 171 1177 Diffcons are not allowed in poly spaces < 0.042um in TRDTOULP
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_DX.rs:246: 
======================== Checking DX_177 ========================

and() at p1273dx_DX.rs:248: Command replaced with an internal function.
DIFFCON and dx177_notcn_region
  Comment: "DX_177: Diffcons are not allowed in poly spaces < 0.042um in TRDTOULP 0.0 um"
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_175 171 1175 Diffcon ends in PGD section of TR must be all aligned to each other across the whole width of TR
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_DX.rs:255: 
======================== Checking DX_175 ========================

not_interacting() at p1273dx_DX.rs:259: Command replaced with an internal function.
not_interacting(ou_line_up_tcn_1, DIFFCON, count = 4)
  Comment: "DX_175: Diffcon ends in PGD section of TR must be all aligned to each other across the whole width of TR 0.0 um"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not_interacting() at p1273dx_DX.rs:263: Command replaced with an internal function.
not_interacting(ou_line_up_tcn_2, DIFFCON, count = 3)
  Comment: "DX_175: Diffcon ends in PGD section of TR must be all aligned to each other across the whole width of TR 0.0 um"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_31 171 1031 Poly layout in the Digital-to-ULP Transition Ring must match a fixed poly layout pattern template comparison check
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:206: 
======================== Checking DX_31 ========================

dr_Dx31_32_41_check_() at p1273dx_DX.rs:273
  not() at p12723_tr_functions.rs:210: Command replaced with an internal function.
xor(dt_tr_poly, _all_fixed_poly_in) not waive_dt32
  Comment: "DX_31: Poly layout in the Digital-to-ULP Transition Ring must match a fixed poly layout pattern template comparison check 0.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_52 171 1052 TRDTOULP layer enclosure of bounding box surrounding all diffusion, Diffcon, and Polycon in ULP region
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:901: 
======================== Checking DX_52 ========================

drDx52_() at p1273dx_DX.rs:282
  and() at p12723_tr_functions.rs:910: Command replaced with an internal function.
no_diff_region and DIFF
  Comment: "DX_52: TRDTOULP layer enclosure of bounding box surrounding all diffusion, Diffcon, and Polycon in ULP region 0.315 um"
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_53 171 1053 Nwell extent OGD into TRDTOULP layer beyond ULP-poly line-side, only-allowed value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6940: 
======================== Checking DX_53 ========================

drDx53_() at p1273dx_DX.rs:292
  not_inside_touching_edge() at p12723_functions.rs:6944: Command replaced with an internal function.
not_inside_touching_edge(pgd_nw_in_polyid_e and_edge trid, polyid)
  Comment: "DX_53: Nwell extent OGD into TRDTOULP layer beyond ULP-poly line-side, only-allowed value 0.052 "
  Function: not_inside_touching_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_54 171 1054 Nwell extension outside TRDTOULP, only value (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6962: 
======================== Checking DX_54 ========================

drDx54_() at p1273dx_DX.rs:293
  not() at p12723_functions.rs:6967: Command replaced with an internal function.
nwell_polytd_tr not good_nw
  Comment: "DX_54: Nwell extension outside TRDTOULP, only value (PGD) 0.231 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_55 171 1055 Nwell outside space to ULPpitchID
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6982: 
======================== Checking DX_55 ========================

drDx55_() at p1273dx_DX.rs:294
  not() at p12723_functions.rs:6986: Command replaced with an internal function.
external2(polyid, NWELL_layer, distance < da55, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, relational = { POINT_TOUCH }) not waiver
  Comment: "DX_55: Nwell outside space to ULPpitchID 0.36 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx55_() at p1273dx_DX.rs:294
  external_corner2() at p12723_functions.rs:6987: Command replaced with an internal function.
external_corner2(polyid, NWELL_layer, distance < da55)
  Comment: "DX_55: Nwell outside space to ULPpitchID 0.36 "
  Function: external_corner2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_56 171 1056 Nwell inside ULPpitchID and ouside cannot merge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7005: 
======================== Checking DX_56 ========================

drDx56_() at p1273dx_DX.rs:295
  not_edge() at p12723_functions.rs:7009: Command replaced with an internal function.
angle_edge(outside_touching_edge(nw_in_polyid, nw_out_polyid), angles = gate_angle) not_edge waiver
  Comment: "DX_56: Nwell inside ULPpitchID and ouside cannot merge 0.0 "
  Function: not_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

xor() at p1273dx_DX.rs:314: Command replaced with an internal function.
TRDTOULP xor (os_ulppitchid not tr_hole)
  Comment: "DX_er: ID layer and transionid are worngly placed wrt each other"
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not_interacting() at p1273dx_DX.rs:324: Command replaced with an internal function.
ULPPITCHID not_interacting XGOXID
  Comment: "DX_er2: Wrongly palce xgoxid wrt to polyid"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

xor() at p1273dx_DX.rs:327: Command replaced with an internal function.
xgox_w_ulp xor drGrow(ULPPITCHID, N = DX_11 / 2, S = DX_11 / 2)
  Comment: "DX_er2: Wrongly palce xgoxid wrt to polyid"
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_22 171 1022 Minimum space between concave corners of ULPpitchID
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3207: 
======================== Checking DX_22 ========================

drDT22_() at p1273dx_DX.rs:352
  external1() at p12723_functions.rs:3218: Command replaced with an internal function.
external1(corner270, distance < (dt22 - 3 * drunit), extension = RADIAL, connectivity = SAME_NET, connect_sequence = polyid_corner_connect)
  Comment: "DX_22: Minimum space between concave corners of ULPpitchID 1.992 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_25 171 1025 Minimum ULPpitchID segment length
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6781: 
======================== Checking DX_25 ========================

drMinLengthEdge_() at p1273dx_DX.rs:353
  length_edge() at p12723_functions.rs:6782: Command replaced with an internal function.
length_edge(layer, distance < length)
  Comment: "DX_25: Minimum ULPpitchID segment length 0.924 "
  Function: length_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_26 171 1026 Minimum ULPpitchID hole size (all direction)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3236: 
======================== Checking DX_26 ========================

drDT26_() at p1273dx_DX.rs:354
  internal1() at p12723_functions.rs:3244: Command replaced with an internal function.
internal1(pitchid_donut, distance < dt26, extension = RADIAL, relational = { POINT_TOUCH })
  Comment: "DX_26: Minimum ULPpitchID hole size (all direction) 5.7 "
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DX_27 171 1027 Minimum ULPpitchID hole area (um^2)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2475: 
======================== Checking DX_27 ========================

drMinHole_() at p1273dx_DX.rs:355
  drMinHole() at p12723_functions.rs:2476
    area() at p12723_functions.rs:2466: Command replaced with an internal function.
area(temp, value < area)
  Comment: "DX_27: Minimum ULPpitchID hole area (um^2) 71.8 sq um"
  Function: area
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_01 102 1001 No Diffusion or Polycon (GCN) are allowed in the Transition Ring between Digital and TG regions. (1/2 poly wide diffusion slivers at inner/outer edges of TR are an exception)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:108: 
======================== Checking DA_01 ========================

dr_Dx01_check_() at p1273dx_DA.rs:160
  and() at p12723_tr_functions.rs:116: Command replaced with an internal function.
no_diff_region and DIFF
  Comment: "DA_01: No Diffusion or Polycon (GCN) are allowed in the Transition Ring between Digital and TG regions. (1/2 poly wide diffusion slivers at inner/outer edges of TR are an exception) 0.0 um"
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_Dx01_check_() at p1273dx_DA.rs:160
  and() at p12723_tr_functions.rs:159: Command replaced with an internal function.
_tr and POLYCON
  Comment: "DA_01: No Diffusion or Polycon (GCN) are allowed in the Transition Ring between Digital and TG regions. (1/2 poly wide diffusion slivers at inner/outer edges of TR are an exception) 0.0 um"
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_02 102 1002 Transition regions (TRDTOV1) cannot overlap (can abut PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3148: 
======================== Checking DA_02 ========================

drDx02_() at p1273dx_DA.rs:163
  internal1() at p12723_functions.rs:3153: Command replaced with an internal function.
internal1(all_id_tr_layer, distance = 2 * drgrid, relational = { POINT_TOUCH }, extension = RADIAL)
  Comment: "DA_02: Transition regions (TRDTOV1) cannot overlap (can abut PGD) 0.0 "
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx02_() at p1273dx_DA.rs:163
  drtr_overlap() at p12723_functions.rs:3169
    not() at p12723_functions.rs:2863: Command replaced with an internal function.
left_over_pgd not internal1(left_over_pgd, distance = dxmin, extension = NONE, direction = non_gate_dir)
  Comment: "DA_02: Transition regions (TRDTOV1) cannot overlap (can abut PGD) 0.0 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx02_() at p1273dx_DA.rs:163
  external1() at p12723_functions.rs:3172: Command replaced with an internal function.
external1(polyid, distance < ext_ogd_plid, intersecting = { ACUTE }, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH }, direction = non_gate_dir)
  Comment: "DA_02: Transition regions (TRDTOV1) cannot overlap (can abut PGD) 0.0 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_03 102 1003 Any transition regions to transition region space OGD (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7053: 
======================== Checking DA_03 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_03 102 1003 Any transition regions to transition region space OGD (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_DA.rs:168: 
======================== Checking DA_03 ========================

external2() at p1273dx_DA.rs:169: Command replaced with an internal function.
external2(TRDTOV1, TRDTOV3, distance < DA_03, direction = non_gate_dir, extension = NONE_INCLUSIVE)
  Comment: "DA_03: Any transition regions to transition region space OGD (min) 0.042 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_04 102 1004 Minimum PGD facing-edge spacing between V1pitchID layers
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking DA_04 ========================

drMinSpaceDir_() at p1273dx_DA.rs:175
  not() at p12723_functions.rs:1776: Command replaced with an internal function.
space not wv
  Comment: "DA_04: Minimum PGD facing-edge spacing between V1pitchID layers 0.924 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_05 102 1005 TRDTOV1 PGD edge space to Polycheck grid outside (fixed value)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:879: 
======================== Checking DA_05 ========================

drDx05_() at p1273dx_DA.rs:178
  not_external2_edge() at p12723_tr_functions.rs:883: Command replaced with an internal function.
not_external2_edge(tr_pgd_e, POLYCHECK, distance = _dx05, extension = NONE, direction = non_gate_dir, look_thru = ALL)
  Comment: "DA_05: TRDTOV1 PGD edge space to Polycheck grid outside (fixed value) 0.07000000000000001 um"
  Function: not_external2_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_11 102 1011 PGD width of TRDTOV1 ring (OGD running section) (fixed)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:186: 
======================== Checking DA_11 ========================

dr_Dx11_12_check_() at p1273dx_DA.rs:181
  not() at p12723_tr_functions.rs:190: Command replaced with an internal function.
_tr not (ogd_seg or pgd_seg1 or pgd_seg2)
  Comment: "DA_11: PGD width of TRDTOV1 ring (OGD running section) (fixed) 0.462 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_24 102 1024 Minimum width of V1pitchID
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6601: 
======================== Checking DA_24 ========================

drMinWidthDir_() at p1273dx_DA.rs:184
  internal1() at p12723_functions.rs:6603: Command replaced with an internal function.
internal1(layer, distance < width, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH }, direction = dir)
  Comment: "DA_24: Minimum width of V1pitchID 1.12 "
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_30 102 1030 Minimum V1pitchID space (between connected V1pitchID region)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1788: 
======================== Checking DA_30 ========================

drMinSpaceSamePoly_() at p1273dx_DA.rs:187
  external1() at p12723_functions.rs:1789: Command replaced with an internal function.
external1(pl1, distance < dist, intersecting = { ACUTE }, extension = RADIAL, relational = { POINT_TOUCH }, membership = SAME_POLYGON)
  Comment: "DA_30: Minimum V1pitchID space (between connected V1pitchID region) 0.5600000000000001 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_70 102 1070 Special width of TCN in OGD section of TR (fixed)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:775: 
======================== Checking DA_70 ========================

dr_tr_tcn_rules_() at p1273dx_DA.rs:191
  not() at p12723_tr_functions.rs:776: Command replaced with an internal function.
tr_nonreg_tcn not internal1(tr_nonreg_tcn, distance = _dx70, direction = gate_dir, extension = NONE)
  Comment: "DA_70: Special width of TCN in OGD section of TR (fixed) 0.06 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_71 102 1071 Min length of OGD TCN in TR
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:782: 
======================== Checking DA_71 ========================

dr_tr_tcn_rules_() at p1273dx_DA.rs:191
  internal1() at p12723_tr_functions.rs:783: Command replaced with an internal function.
internal1(tr_nonreg_tcn, distance < _dx71, direction = non_gate_dir, extension = NONE)
  Comment: "DA_71: Min length of OGD TCN in TR 0.3 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_72 102 1072 Min end-to-end space between TCN in OGD section of TR
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:789: 
======================== Checking DA_72 ========================

dr_tr_tcn_rules_() at p1273dx_DA.rs:191
  external1() at p12723_tr_functions.rs:790: Command replaced with an internal function.
external1(tr_nonreg_tcn, distance < _dx72, direction = non_gate_dir, extension = NONE_INCLUSIVE)
  Comment: "DA_72: Min end-to-end space between TCN in OGD section of TR 0.1 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_73 102 1073 TR OGD section enclosure of TCN side (measured in PGD) (fixed)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:796: 
======================== Checking DA_73 ========================

dr_tr_tcn_rules_() at p1273dx_DA.rs:191
  external2() at p12723_tr_functions.rs:797: Command replaced with an internal function.
external2(tr_nonreg_tcn, tr_reg_tcn, distance < _dx73, extension = RADIAL)
  Comment: "DA_73: TR OGD section enclosure of TCN side (measured in PGD) (fixed) 0.201 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tr_tcn_rules_() at p1273dx_DA.rs:191
  not_interacting() at p12723_tr_functions.rs:800: Command replaced with an internal function.
not_interacting(tr_nonreg_tcn, good_edge)
  Comment: "DA_73: TR OGD section enclosure of TCN side (measured in PGD) (fixed) 0.201 um"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_173 102 1173 Min space of TCN in OGD section of TR to the corner section
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:807: 
======================== Checking DA_173 ========================

dr_tr_tcn_rules_() at p1273dx_DA.rs:191
  enclose() at p12723_tr_functions.rs:809: Command replaced with an internal function.
enclose(tr_nonreg_tcn, os_id, distance < _dx173, extension = NONE_INCLUSIVE, intersecting = { TOUCH }, direction = non_gate_dir)
  Comment: "DA_173: Min space of TCN in OGD section of TR to the corner section 0.0 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tr_tcn_rules_() at p1273dx_DA.rs:191
  cutting() at p12723_tr_functions.rs:810: Command replaced with an internal function.
cutting(tr_nonreg_tcn, os_id, include_enclosing = false)
  Comment: "DA_173: Min space of TCN in OGD section of TR to the corner section 0.0 um"
  Function: cutting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tr_tcn_rules_() at p1273dx_DA.rs:191
  enclose() at p12723_tr_functions.rs:813: Command replaced with an internal function.
enclose(DIFFCON, _tr, distance < _min_tcn_pgd_enc_in_tr, extension = NONE_INCLUSIVE, intersecting = { TOUCH }, direction = gate_dir)
  Comment: "DA_173: Min space of TCN in OGD section of TR to the corner section 0.0 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tr_tcn_rules_() at p1273dx_DA.rs:191
  enclose() at p12723_tr_functions.rs:814: Command replaced with an internal function.
enclose(DIFFCON, _tr, distance < _min_tcn_ogd_enc_in_tr, extension = NONE_INCLUSIVE, intersecting = { TOUCH }, direction = non_gate_dir)
  Comment: "DA_173: Min space of TCN in OGD section of TR to the corner section 0.0 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_174 102 1174 Min TCN space (in PGD) to the corner section of TR
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:820: 
======================== Checking DA_174 ========================

dr_tr_tcn_rules_() at p1273dx_DA.rs:191
  enclose() at p12723_tr_functions.rs:822: Command replaced with an internal function.
enclose(tr_reg_tcn and _tr, os_id_ogd, distance < _dx174 + drunit, extension = NONE_INCLUSIVE, direction = gate_dir)
  Comment: "DA_174: Min TCN space (in PGD) to the corner section of TR 0.0 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tr_tcn_rules_() at p1273dx_DA.rs:191
  cutting() at p12723_tr_functions.rs:823: Command replaced with an internal function.
cutting(DIFFCON, os_id_ogd, include_enclosing = false)
  Comment: "DA_174: Min TCN space (in PGD) to the corner section of TR 0.0 um"
  Function: cutting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tr_tcn_rules_() at p1273dx_DA.rs:191
  cutting() at p12723_tr_functions.rs:824: Command replaced with an internal function.
cutting(DIFFCON, _tr, include_enclosing = false)
  Comment: "DA_174: Min TCN space (in PGD) to the corner section of TR 0.0 um"
  Function: cutting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_175 102 1175 Diffcon ends in PGD section of TR must be all aligned to each other across the whole width of TR
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:830: 
======================== Checking DA_175 ========================

dr_tr_tcn_rules_() at p1273dx_DA.rs:191
  not_rectangles() at p12723_tr_functions.rs:836: Command replaced with an internal function.
not_rectangles(ou_line_up_tcn)
  Comment: "DA_175: Diffcon ends in PGD section of TR must be all aligned to each other across the whole width of TR 0.0 um"
  Function: not_rectangles
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tr_tcn_rules_() at p1273dx_DA.rs:191
  not_rectangles() at p12723_tr_functions.rs:841: Command replaced with an internal function.
not_rectangles(ou_line_up_tcn)
  Comment: "DA_175: Diffcon ends in PGD section of TR must be all aligned to each other across the whole width of TR 0.0 um"
  Function: not_rectangles
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_tr_tcn_rules_() at p1273dx_DA.rs:191
  not_interacting() at p12723_tr_functions.rs:844: Command replaced with an internal function.
not_interacting(ou_line_up_tcn and _tr, DIFFCON, count = _num_of_tcn_stubs)
  Comment: "DA_175: Diffcon ends in PGD section of TR must be all aligned to each other across the whole width of TR 0.0 um"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_176 102 1176 Diffcons in PGD section of TR must be placed in the middle of poly space
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:850: 
======================== Checking DA_176 ========================

dr_tr_tcn_rules_() at p1273dx_DA.rs:191
  not_edge() at p12723_tr_functions.rs:862: Command replaced with an internal function.
ctr_pgd_tr_tcn not_edge ctr_tr_pl_space
  Comment: "DA_176: Diffcons in PGD section of TR must be placed in the middle of poly space 0.0 um"
  Function: not_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_31 102 1031 Poly layout in the Digital-to-TGULV Transition Ring must match a fixed poly layout pattern template comparison check
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:206: 
======================== Checking DA_31 ========================

dr_Dx31_32_41_check_() at p1273dx_DA.rs:199
  not() at p12723_tr_functions.rs:210: Command replaced with an internal function.
xor(dt_tr_poly, _all_fixed_poly_in) not waive_dt32
  Comment: "DA_31: Poly layout in the Digital-to-TGULV Transition Ring must match a fixed poly layout pattern template comparison check 0.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_46 102 1046 Poly space region on next track min.separation (PGD direction) from TR convex corner
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_DA.rs:202: 
======================== Checking DA_46 ========================

not() at p1273dx_DA.rs:203: Command replaced with an internal function.
dig3 not TRDTOV1 not POLY
  Comment: "DA_46: Poly space region on next track min.separation (PGD direction) from TR convex corner 0.06900000000000001 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_45 102 1045 Dummy poly portion around concave corners of V1pitchID as defined by DA_44 must not have cuts and must not be used as transistor gate
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_DA.rs:209: 
======================== Checking DA_45 ========================

interacting() at p1273dx_DA.rs:210: Command replaced with an internal function.
gate interacting da44_poly
  Comment: "DA_45: Dummy poly portion around concave corners of V1pitchID as defined by DA_44 must not have cuts and must not be used as transistor gate 0.0 um"
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_52 102 1052 TRDTOV1 layer enclosure of bounding box surrounding all diffusion, Diffcon, and Polycon in TGULV region
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_tr_functions.rs:901: 
======================== Checking DA_52 ========================

drDx52_() at p1273dx_DA.rs:215
  and() at p12723_tr_functions.rs:910: Command replaced with an internal function.
no_diff_region and DIFF
  Comment: "DA_52: TRDTOV1 layer enclosure of bounding box surrounding all diffusion, Diffcon, and Polycon in TGULV region 0.0 um"
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_53 102 1053 Nwell extent OGD into TRDTOV1 layer beyond TGULV-poly line-side, only-allowed value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6940: 
======================== Checking DA_53 ========================

drDx53_() at p1273dx_DA.rs:220
  not_inside_touching_edge() at p12723_functions.rs:6944: Command replaced with an internal function.
not_inside_touching_edge(pgd_nw_in_polyid_e and_edge trid, polyid)
  Comment: "DA_53: Nwell extent OGD into TRDTOV1 layer beyond TGULV-poly line-side, only-allowed value 0.255 "
  Function: not_inside_touching_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_54 102 1054 Nwell extension outside TRDTOV1, only value (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6962: 
======================== Checking DA_54 ========================

drDx54_() at p1273dx_DA.rs:221
  not() at p12723_functions.rs:6967: Command replaced with an internal function.
nwell_polytd_tr not good_nw
  Comment: "DA_54: Nwell extension outside TRDTOV1, only value (PGD) 0.231 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_55 102 1055 Nwell outside space to V1pitchID
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6982: 
======================== Checking DA_55 ========================

drDx55_() at p1273dx_DA.rs:222
  not() at p12723_functions.rs:6986: Command replaced with an internal function.
external2(polyid, NWELL_layer, distance < da55, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, relational = { POINT_TOUCH }) not waiver
  Comment: "DA_55: Nwell outside space to V1pitchID 0.36 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx55_() at p1273dx_DA.rs:222
  external_corner2() at p12723_functions.rs:6987: Command replaced with an internal function.
external_corner2(polyid, NWELL_layer, distance < da55)
  Comment: "DA_55: Nwell outside space to V1pitchID 0.36 "
  Function: external_corner2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_56 102 1056 Nwell inside V1pitchID and ouside cannot merge
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7005: 
======================== Checking DA_56 ========================

drDx56_() at p1273dx_DA.rs:223
  not_edge() at p12723_functions.rs:7009: Command replaced with an internal function.
angle_edge(outside_touching_edge(nw_in_polyid, nw_out_polyid), angles = gate_angle) not_edge waiver
  Comment: "DA_56: Nwell inside V1pitchID and ouside cannot merge 0.0 "
  Function: not_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

xor() at p1273dx_DA.rs:242: Command replaced with an internal function.
TRDTOV1 xor (os_v1pitchid not tr_hole)
  Comment: "DA_er: ID layer and transionid are worngly placed wrt each other"
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not_interacting() at p1273dx_DA.rs:249: Command replaced with an internal function.
TGOXID not_interacting (V1PITCHID or V3PITCHID)
  Comment: "DA_er2: Wrongly palce tgoxid wrt to polyid"
  Function: not_interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

xor() at p1273dx_DA.rs:252: Command replaced with an internal function.
tgox_w_v1 xor drShrink(drGrow(V1PITCHID, N = 0.078 + 0.093 + 0.12 / 2, S = 0.078 + 0.093 + 0.12 / 2), E = 0.002, W = 0.002)
  Comment: "DA_er2: Wrongly palce tgoxid wrt to polyid"
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_22 102 1022 Minimum space between concave corners of V1pitchID
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3207: 
======================== Checking DA_22 ========================

drDT22_() at p1273dx_DA.rs:262
  external1() at p12723_functions.rs:3218: Command replaced with an internal function.
external1(corner270, distance < (dt22 - 3 * drunit), extension = RADIAL, connectivity = SAME_NET, connect_sequence = polyid_corner_connect)
  Comment: "DA_22: Minimum space between concave corners of V1pitchID 2.0 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_25 102 1025 Minimum V1pitchID segment length
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6781: 
======================== Checking DA_25 ========================

drMinLengthEdge_() at p1273dx_DA.rs:263
  length_edge() at p12723_functions.rs:6782: Command replaced with an internal function.
length_edge(layer, distance < length)
  Comment: "DA_25: Minimum V1pitchID segment length 0.924 "
  Function: length_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_26 102 1026 Minimum V1pitchID hole size (all direction)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:3236: 
======================== Checking DA_26 ========================

drDT26_() at p1273dx_DA.rs:264
  internal1() at p12723_functions.rs:3244: Command replaced with an internal function.
internal1(pitchid_donut, distance < dt26, extension = RADIAL, relational = { POINT_TOUCH })
  Comment: "DA_26: Minimum V1pitchID hole size (all direction) 5.7 "
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DA_27 102 1027 Minimum V1pitchID hole area (um^2)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2475: 
======================== Checking DA_27 ========================

drMinHole_() at p1273dx_DA.rs:265
  drMinHole() at p12723_functions.rs:2476
    area() at p12723_functions.rs:2466: Command replaced with an internal function.
area(temp, value < area)
  Comment: "DA_27: Minimum V1pitchID hole area (um^2) 71.8 sq um"
  Function: area
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VD_27 350 1027 Maximum Via 7 array area after merge and exception
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:78: 
======================== Checking VD_27 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VD_28 350 1028 Maximum Via 8 array area after merge and exception
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:78: 
======================== Checking VD_28 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VD_57 350 1057 Max width of merged Via 7 array
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VD_57 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= VD_58 350 1058 Max width of merged Via 8 array
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking VD_58 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= ER_01 19 1001 ESD N-well resistor width (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2899: 
======================== Checking ER_01 ========================

drMinWidth_() at p12723_ER.rs:12
  internal1() at p12723_functions.rs:2901: Command replaced with an internal function.
internal1(layer, distance < width, extension = NONE, relational = { POINT_TOUCH })
  Comment: "ER_01: ESD N-well resistor width (min) 0.21 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinWidth_() at p12723_ER.rs:12
  internal_corner1() at p12723_functions.rs:2903: Command replaced with an internal function.
internal_corner1(layer, distance < width)
  Comment: "ER_01: ESD N-well resistor width (min) 0.21 um"
  Function: internal_corner1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= ER_03 19 1003 ESD N-well resistor space to ESD N-well or regular N-well (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1745: 
======================== Checking ER_03 ========================

drMinSpaceAllround_() at p12723_ER.rs:16
  drMinSpaceAllround() at p12723_functions.rs:1746
    external1() at p12723_functions.rs:1735: Command replaced with an internal function.
external1(layer, distance < dist, corner_configuration = ALL, relational = { POINT_TOUCH }, extension = RADIAL)
  Comment: "ER_03: ESD N-well resistor space to ESD N-well or regular N-well (min) 0.36 um"
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= ER_03 19 1003 ESD N-well resistor space to ESD N-well or regular N-well (min)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_ER.rs:18: 
======================== Checking ER_03 ========================

drExternal2AllDir() at p12723_ER.rs:19
  external2() at p12723_functions.rs:2551: Command replaced with an internal function.
external2(pl1, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, relational = { POINT_TOUCH, OVERLAP })
  Comment: "ER_03: ESD N-well resistor space to ESD N-well or regular N-well (min) 0.36 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drExternal2AllDir() at p12723_ER.rs:19
  external_corner2() at p12723_functions.rs:2555: Command replaced with an internal function.
external_corner2(pl1, pl2, distance < dist)
  Comment: "ER_03: ESD N-well resistor space to ESD N-well or regular N-well (min) 0.36 um"
  Function: external_corner2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= ER_04 19 1004 ESD N-well enclosure of N+ diffusion inside
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_ER.rs:26: 
======================== Checking ER_04 ========================

drEncloseAllDir() at p12723_ER.rs:27
  enclose() at p12723_functions.rs:2613: Command replaced with an internal function.
enclose(myEnc, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, look_thru = COINCIDENT, relational = { POINT_TOUCH })
  Comment: "ER_04: ESD N-well enclosure of N+ diffusion inside 0.063 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drEncloseAllDir() at p12723_ER.rs:27
  enclose_corner() at p12723_functions.rs:2618: Command replaced with an internal function.
enclose_corner(myEnc, pl2, distance < dist)
  Comment: "ER_04: ESD N-well enclosure of N+ diffusion inside 0.063 um"
  Function: enclose_corner
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drEncloseAllDir() at p12723_ER.rs:27
  not() at p12723_functions.rs:2620: Command replaced with an internal function.
myEnc not pl2
  Comment: "ER_04: ESD N-well enclosure of N+ diffusion inside 0.063 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= ER_05 19 1005 ESD N-well resistor space to N+ diffusion outside
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6324: 
======================== Checking ER_05 ========================

drExternal2AllDirConnect_() at p12723_ER.rs:79
  drExternal2AllDirConnect() at p12723_functions.rs:6325
    external2() at p12723_functions.rs:6309: Command replaced with an internal function.
external2(pl1, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = RADIAL, connectivity = ctvty, connect_sequence = cdb, relational = { POINT_TOUCH, OVERLAP })
  Comment: "ER_05: ESD N-well resistor space to N+ diffusion outside 0.42 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= ER_06 19 1006 ESD N-well resistor space to P+ diffusion outside
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_ER.rs:84: 
======================== Checking ER_06 ========================

drExternal2AllDir() at p12723_ER.rs:89
  external2() at p12723_functions.rs:2551: Command replaced with an internal function.
external2(pl1, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, relational = { POINT_TOUCH, OVERLAP })
  Comment: "ER_06: ESD N-well resistor space to P+ diffusion outside 0.252 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drExternal2AllDir() at p12723_ER.rs:89
  external_corner2() at p12723_functions.rs:2555: Command replaced with an internal function.
external_corner2(pl1, pl2, distance < dist)
  Comment: "ER_06: ESD N-well resistor space to P+ diffusion outside 0.252 um"
  Function: external_corner2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drExternal2AllDir() at p12723_ER.rs:90
  external2() at p12723_functions.rs:2551: Command replaced with an internal function.
external2(pl1, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, relational = { POINT_TOUCH, OVERLAP })
  Comment: "ER_06: ESD N-well resistor space to P+ diffusion outside 0.252 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drExternal2AllDir() at p12723_ER.rs:90
  external_corner2() at p12723_functions.rs:2555: Command replaced with an internal function.
external_corner2(pl1, pl2, distance < dist)
  Comment: "ER_06: ESD N-well resistor space to P+ diffusion outside 0.252 um"
  Function: external_corner2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drExternal2AllDir() at p12723_ER.rs:91
  external2() at p12723_functions.rs:2551: Command replaced with an internal function.
external2(pl1, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, relational = { POINT_TOUCH, OVERLAP })
  Comment: "ER_06: ESD N-well resistor space to P+ diffusion outside 0.252 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drExternal2AllDir() at p12723_ER.rs:91
  external_corner2() at p12723_functions.rs:2555: Command replaced with an internal function.
external_corner2(pl1, pl2, distance < dist)
  Comment: "ER_06: ESD N-well resistor space to P+ diffusion outside 0.252 um"
  Function: external_corner2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= ER_07 19 1007 ESD N-well resistor space to N+ diffusion outside, when that N+ diffusion is electrically strapped to the ESD N-well layer through Metal0, Metal1, or Metal2
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:6324: 
======================== Checking ER_07 ========================

drExternal2AllDirConnect_() at p12723_ER.rs:96
  drExternal2AllDirConnect() at p12723_functions.rs:6325
    external2() at p12723_functions.rs:6309: Command replaced with an internal function.
external2(pl1, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = RADIAL, connectivity = ctvty, connect_sequence = cdb, relational = { POINT_TOUCH, OVERLAP })
  Comment: "ER_07: ESD N-well resistor space to N+ diffusion outside, when that N+ diffusion is electrically strapped to the ESD N-well layer through Metal0, Metal1, or Metal2 0.126 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= ER_08 19 1008 ESD N-well resistor space to Floating diffusion ouside (Floating diffusion has no ViaCon electrically connected to the diffusion) 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_ER.rs:101: 
======================== Checking ER_08 ========================

drExternal2AllDir() at p12723_ER.rs:103
  external2() at p12723_functions.rs:2551: Command replaced with an internal function.
external2(pl1, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, relational = { POINT_TOUCH, OVERLAP })
  Comment: "ER_08: ESD N-well resistor space to Floating diffusion ouside (Floating diffusion has no ViaCon electrically connected to the diffusion)  0.126 um"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drExternal2AllDir() at p12723_ER.rs:103
  external_corner2() at p12723_functions.rs:2555: Command replaced with an internal function.
external_corner2(pl1, pl2, distance < dist)
  Comment: "ER_08: ESD N-well resistor space to Floating diffusion ouside (Floating diffusion has no ViaCon electrically connected to the diffusion)  0.126 um"
  Function: external_corner2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= ER_09 19 1009 Poly-blocked ESD resistor length, ONLY ALLOWED value
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_ER.rs:134: 
======================== Checking ER_09 ========================

not() at p12723_ER.rs:135: Command replaced with an internal function.
ER_blocked_gate_09 not ER_good not ER_waive_varactor
  Comment: "ER_09: Poly-blocked ESD resistor length, ONLY ALLOWED value 0.028 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= ER_12 19 1012 Min blocked poly resistor width
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_ER.rs:145: 
======================== Checking ER_12 ========================

internal1() at p12723_ER.rs:146: Command replaced with an internal function.
internal1(ER_blocked_gate_waive, distance < ER_12, direction = gate_dir, extension = RADIAL)
  Comment: "ER_12: Min blocked poly resistor width 0.08400000000000001 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= ER_er1 19 2001 TG-gbnwell is only allowed in TG clamp cells
not() at p12723_ER.rs:159: Command replaced with an internal function.
(TGOXID and NWELLESD) not (tgoxid_tgclamp and nwesd_tgclamp)
  Comment: "ER_er1: TG-gbnwell is only allowed in TG clamp cells 0.0 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

copy() at p12723_EA.rs:58: Command replaced with an internal function.
copy(dr_err_flag1)
  Comment: "EA_01/02: Edge-of-Active (EOA) PGD length must be a whole multiple of EA_01 != n x 1.512 and Edge-of-Active (EOA) OGD length must be a whole multiple of EA_02 != n x 4.2"
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

not_edge() at p12723_EA.rs:69: Command replaced with an internal function.
eod_edg not_edge os_tm1
  Comment: "EA_40: TM1 space to EOA boundary, maximum space > 12.012"
  Function: not_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

external2() at p12723_EA.rs:81: Command replaced with an internal function.
external2(TM1, prs_edge2check, distance < TM1_03, extension = NONE_INCLUSIVE, look_thru = ALL)
  Comment: "EA_39: TM1 space to EOA boundary, PGD (min) < 7.512"
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_eoa_space_min2() at p12723_EA.rs:85
  not() at p12723_functions.rs:6192: Command replaced with an internal function.
enclose(lay1intlay3, in_layer2, distance < check_val1, extension = NONE, direction = dir1, intersecting = { TOUCH }, orientation = PARALLEL, relational = { POINT_TOUCH }) not waive
  Comment: "EA_44/lt: TM1 space to EOA boundary, OGD (min) < 7.4"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_eoa_space_min2() at p12723_EA.rs:85
  not() at p12723_functions.rs:6198: Command replaced with an internal function.
enclose(lay1intlay3, in_layer2, distance < check_val2, extension = NONE, direction = dir2, intersecting = { TOUCH }, orientation = PARALLEL, relational = { POINT_TOUCH }) not waive
  Comment: "EA_39/lt: TM1 space to EOA boundary, PGD (min) < 7.512"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_eoa_space_min2() at p12723_EA.rs:85
  not() at p12723_functions.rs:6203: Command replaced with an internal function.
(lay1intlay3 not in_layer2) not waive
  Comment: "EA_44_39: TM1 cannot straddle EOA Boundary"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_eoa_space_min() at p12723_EA.rs:92
  not() at p12723_functions.rs:6255: Command replaced with an internal function.
enclose(lay1intlay3, in_layer2, distance < check_val1, extension = RADIAL, intersecting = { TOUCH }, relational = { POINT_TOUCH }) not waive
  Comment: "EA_45/lt: CE1/2 space to EOA boundary OGD (min) < 2.4"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_eoa_space_min() at p12723_EA.rs:92
  not() at p12723_functions.rs:6260: Command replaced with an internal function.
(lay1intlay3 not in_layer2) not waive
  Comment: "EA_45: CE1 cannot straddle EOA Boundary "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_eoa_space_min() at p12723_EA.rs:93
  not() at p12723_functions.rs:6255: Command replaced with an internal function.
enclose(lay1intlay3, in_layer2, distance < check_val1, extension = RADIAL, intersecting = { TOUCH }, relational = { POINT_TOUCH }) not waive
  Comment: "EA_45/lt: CE1/2 space to EOA boundary OGD (min) < 2.4"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_eoa_space_min() at p12723_EA.rs:93
  not() at p12723_functions.rs:6260: Command replaced with an internal function.
(lay1intlay3 not in_layer2) not waive
  Comment: "EA_45: CE2 cannot straddle EOA Boundary "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_eoa_space_min() at p12723_EA.rs:94
  not() at p12723_functions.rs:6255: Command replaced with an internal function.
enclose(lay1intlay3, in_layer2, distance < check_val1, extension = RADIAL, intersecting = { TOUCH }, relational = { POINT_TOUCH }) not waive
  Comment: "EA_45/lt: CE1/2 space to EOA boundary OGD (min) < 2.4"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_eoa_space_min() at p12723_EA.rs:94
  not() at p12723_functions.rs:6260: Command replaced with an internal function.
(lay1intlay3 not in_layer2) not waive
  Comment: "EA_45: CE3 cannot straddle EOA Boundary "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_eoa_space_min_pgd() at p12723_EA.rs:96
  not() at p12723_functions.rs:6282: Command replaced with an internal function.
enclose(lay1intlay3, in_layer2, distance < check_val1, direction = gate_dir, extension = NONE_INCLUSIVE, intersecting = { TOUCH }, relational = { POINT_TOUCH }) not waive
  Comment: "EA_46/lt: CE1/2 space to EOA boundary PGD (min) < 2.512"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_eoa_space_min_pgd() at p12723_EA.rs:96
  not() at p12723_functions.rs:6287: Command replaced with an internal function.
(lay1intlay3 not in_layer2) not waive
  Comment: "EA_46: CE1 cannot straddle EOA Boundary "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_eoa_space_min_pgd() at p12723_EA.rs:97
  not() at p12723_functions.rs:6282: Command replaced with an internal function.
enclose(lay1intlay3, in_layer2, distance < check_val1, direction = gate_dir, extension = NONE_INCLUSIVE, intersecting = { TOUCH }, relational = { POINT_TOUCH }) not waive
  Comment: "EA_46/lt: CE1/2 space to EOA boundary PGD (min) < 2.512"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_eoa_space_min_pgd() at p12723_EA.rs:97
  not() at p12723_functions.rs:6287: Command replaced with an internal function.
(lay1intlay3 not in_layer2) not waive
  Comment: "EA_46: CE2 cannot straddle EOA Boundary "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_eoa_space_min_pgd() at p12723_EA.rs:98
  not() at p12723_functions.rs:6282: Command replaced with an internal function.
enclose(lay1intlay3, in_layer2, distance < check_val1, direction = gate_dir, extension = NONE_INCLUSIVE, intersecting = { TOUCH }, relational = { POINT_TOUCH }) not waive
  Comment: "EA_46/lt: CE1/2 space to EOA boundary PGD (min) < 2.512"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_eoa_space_min_pgd() at p12723_EA.rs:98
  not() at p12723_functions.rs:6287: Command replaced with an internal function.
(lay1intlay3 not in_layer2) not waive
  Comment: "EA_46: CE3 cannot straddle EOA Boundary "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= EA_92 81 1092 The EOA + EtchRing must be line-on-line covered by the Boundary layer (50;0).
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_EA.rs:124: 
======================== Checking EA_92 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= PL_55 2 1055 Poly jumper between two diffusions is not allowed.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DIC_PL1 59 1030 DIC poly end spapce to DIC boundary
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DIC.rs:207: 
======================== Checking DIC_PL1 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DIC_PL2 59 1032 DIC poly side space to DIC boundary
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DIC.rs:215: 
======================== Checking DIC_PL2 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DIC_DGi 59 1121 DIC diffcheck side space to DIC boundary
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DIC.rs:228: 
======================== Checking DIC_DGi ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DIC.rs:282: 
======================== Checking ILL_DIC_ID ========================

copy_by_cells() at p12723_DIC.rs:284: Command replaced with an internal function.
copy_by_cells(dic_id, cells = not_dic_cells, depth = ALL)
  Comment: "ILL_DIC_ID: illegal use of dic id"
  Function: copy_by_cells
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= DI_02 750 1002 Any two same-type DICs (i.e. any two nested DICs or any two isolated DICs) are not allowed to be placed with any edges (or edge portions) abutting each other.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DIC.rs:887: 
======================== Checking DI_02 ========================

net_polygon_select() at p12723_DIC.rs:892: Command replaced with an internal function.
net_polygon_select(connect_sequence = dic_cdb, net_polygon_function = dic_do_per_pgn_mc, in_property_layer = in_prop, out_property_layer = dummy_out, layer_groups = { "iso_id" => { ISO_ID } }, output_from_layers = ISO_ID)
  Comment: "DI_02: Any two same-type DICs (i.e. any two nested DICs or any two isolated DICs) are not allowed to be placed with any edges (or edge portions) abutting each other. 0.0 "
  Function: net_polygon_select
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

net_polygon_select() at p12723_DIC.rs:892: Command replaced with an internal function.
net_polygon_select(connect_sequence = dic_cdb, net_polygon_function = dic_do_per_pgn_mc, in_property_layer = in_prop, out_property_layer = dummy_out, layer_groups = { "iso_id" => { ISO_ID } }, output_from_layers = ISO_ID)
  Comment: "DI_02: Any two same-type DICs (i.e. any two nested DICs or any two isolated DICs) are not allowed to be placed with any edges (or edge portions) abutting each other. 0.0 "
  Function: net_polygon_select
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

net_polygon_select() at p12723_DIC.rs:902: Command replaced with an internal function.
net_polygon_select(connect_sequence = dic_cdb, net_polygon_function = dic_do_per_pgn_mc, in_property_layer = in_prop, out_property_layer = dummy_out, layer_groups = { "nes_id" => { NES_ID } }, output_from_layers = NES_ID)
  Comment: "DI_02: Any two same-type DICs (i.e. any two nested DICs or any two isolated DICs) are not allowed to be placed with any edges (or edge portions) abutting each other. 0.0 "
  Function: net_polygon_select
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

net_polygon_select() at p12723_DIC.rs:902: Command replaced with an internal function.
net_polygon_select(connect_sequence = dic_cdb, net_polygon_function = dic_do_per_pgn_mc, in_property_layer = in_prop, out_property_layer = dummy_out, layer_groups = { "nes_id" => { NES_ID } }, output_from_layers = NES_ID)
  Comment: "DI_02: Any two same-type DICs (i.e. any two nested DICs or any two isolated DICs) are not allowed to be placed with any edges (or edge portions) abutting each other. 0.0 "
  Function: net_polygon_select
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= ODIC_er1 2 2008 Illegal layer over DIC
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DIC.rs:935: 
======================== Checking ODIC_er1 ========================

and() at p12723_DIC.rs:939: Command replaced with an internal function.
dic_id and elm
  Comment: "ODIC_er1: Illegal layer over DIC 0.0 "
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

and() at p12723_DIC.rs:939: Command replaced with an internal function.
dic_id and elm
  Comment: "ODIC_er1: Illegal layer over DIC 0.0 "
  Function: and
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= RMP_01 224 1001 RMP min space (all dir)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2916: 
======================== Checking RMP_01 ========================

drMinSpace_() at p1273dx_MC.rs:51
  not() at p12723_functions.rs:2919: Command replaced with an internal function.
external1(layer, distance < space, extension = NONE, relational = { POINT_TOUCH }) not waive
  Comment: "RMP_01: RMP min space (all dir) 0.2 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinSpace_() at p1273dx_MC.rs:51
  not() at p12723_functions.rs:2920: Command replaced with an internal function.
external_corner1(layer, distance < space) not waive
  Comment: "RMP_01: RMP min space (all dir) 0.2 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= RMP_02 224 1002 RMP to poly min space (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking RMP_02 ========================

drMinSpaceDir2_() at p1273dx_MC.rs:53
  not() at p12723_functions.rs:1868: Command replaced with an internal function.
space not wv
  Comment: "RMP_02: RMP to poly min space (PGD) 0.07000000000000001 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= RMP_03 224 1003 RMP to poly min space (all dir)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7171: 
======================== Checking RMP_03 ========================

drMinSpace2_() at p1273dx_MC.rs:55
  drExternal2AllDir() at p12723_functions.rs:7172
    external2() at p12723_functions.rs:2551: Command replaced with an internal function.
external2(pl1, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, relational = { POINT_TOUCH, OVERLAP })
  Comment: "RMP_03: RMP to poly min space (all dir) 0.025 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinSpace2_() at p1273dx_MC.rs:55
  drExternal2AllDir() at p12723_functions.rs:7172
    external_corner2() at p12723_functions.rs:2555: Command replaced with an internal function.
external_corner2(pl1, pl2, distance < dist)
  Comment: "RMP_03: RMP to poly min space (all dir) 0.025 "
  Function: external_corner2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= RMP_04 224 1004 RMP to diffcon min space (all dir)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7171: 
======================== Checking RMP_04 ========================

drMinSpace2_() at p1273dx_MC.rs:57
  drExternal2AllDir() at p12723_functions.rs:7172
    external2() at p12723_functions.rs:2551: Command replaced with an internal function.
external2(pl1, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, relational = { POINT_TOUCH, OVERLAP })
  Comment: "RMP_04: RMP to diffcon min space (all dir) 0.07000000000000001 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinSpace2_() at p1273dx_MC.rs:57
  drExternal2AllDir() at p12723_functions.rs:7172
    external_corner2() at p12723_functions.rs:2555: Command replaced with an internal function.
external_corner2(pl1, pl2, distance < dist)
  Comment: "RMP_04: RMP to diffcon min space (all dir) 0.07000000000000001 "
  Function: external_corner2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= RMP_05/06 224 1005 Min poly enclosure by RMP 30 nm in PGD and 25 nm in OGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking RMP_05/06 ========================

drCopyToError_() at p1273dx_MC.rs:62
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "RMP_05/06: Min poly enclosure by RMP 30 nm in PGD and 25 nm in OGD 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= RMP_07 224 1007 RMP width exact (OGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking RMP_07 ========================

drCopyToError_() at p1273dx_MC.rs:65
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "RMP_07: RMP width exact (OGD) 0.42 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= RMP_08 224 1008 RMP width only allowed values 1.396 and 0.997 um (PGD)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking RMP_08 ========================

drCopyToError_() at p1273dx_MC.rs:70
  copy() at p12723_functions.rs:30: Command replaced with an internal function.
copy(layer)
  Comment: "RMP_08: RMP width only allowed values 1.396 and 0.997 um (PGD) 0.0 "
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MC.rs:75: rndldt= POLY 2 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MC.rs:76: rndldt= DIFFCON 5 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_MC.rs:77: rndldt= RMPMG 224 0
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MC_01 152 1001 Outer edges of the PRS cells must be line-on-line with the EDM cells boundary.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MC_02 152 1002 CE1/2 cannot overlap the PRS cells 
interacting() at p12723_MC.rs:93: Command replaced with an internal function.
interacting(bound_prs, CE1, include_touch = ALL)
  Comment: "MC_02: CE1/2 cannot overlap the PRS cells  0.0 "
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

interacting() at p12723_MC.rs:94: Command replaced with an internal function.
interacting(bound_prs, CE2, include_touch = ALL)
  Comment: "MC_02: CE1/2 cannot overlap the PRS cells  0.0 "
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

interacting() at p12723_MC.rs:95: Command replaced with an internal function.
interacting(bound_prs, CE3, include_touch = ALL)
  Comment: "MC_02: CE1/2 cannot overlap the PRS cells  0.0 "
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= MC_03 152 1003 CE1/2 cannot overlap the logo cells
interacting() at p12723_MC.rs:102: Command replaced with an internal function.
interacting(bound_logo, CE1, include_touch = ALL)
  Comment: "MC_03: CE1/2 cannot overlap the logo cells 0.0 "
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

interacting() at p12723_MC.rs:103: Command replaced with an internal function.
interacting(bound_logo, CE2, include_touch = ALL)
  Comment: "MC_03: CE1/2 cannot overlap the logo cells 0.0 "
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

interacting() at p12723_MC.rs:104: Command replaced with an internal function.
interacting(bound_logo, CE3, include_touch = ALL)
  Comment: "MC_03: CE1/2 cannot overlap the logo cells 0.0 "
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= XG_01 232 1001 XGOXID is only allowed in ULPpitchID or in logic pitch
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_XG.rs:14: 
======================== Checking XG_01 ========================

interacting() at p1273dx_XG.rs:17: Command replaced with an internal function.
XGOXID interacting[include_touch = ALL] not_allowed_ids
  Comment: "XG_01: XGOXID is only allowed in ULPpitchID or in logic pitch 0.0 "
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= XG_13 232 1013 Min XGOXID space to TGOXID
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7171: 
======================== Checking XG_13 ========================

drMinSpace2_() at p1273dx_XG.rs:21
  drExternal2AllDir() at p12723_functions.rs:7172
    external2() at p12723_functions.rs:2551: Command replaced with an internal function.
external2(pl1, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, relational = { POINT_TOUCH, OVERLAP })
  Comment: "XG_13: Min XGOXID space to TGOXID 0.48 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinSpace2_() at p1273dx_XG.rs:21
  drExternal2AllDir() at p12723_functions.rs:7172
    external_corner2() at p12723_functions.rs:2555: Command replaced with an internal function.
external_corner2(pl1, pl2, distance < dist)
  Comment: "XG_13: Min XGOXID space to TGOXID 0.48 "
  Function: external_corner2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= XG_21 232 1021 ULPpitchID must always be covered by XGOXID as shown in the transition rules
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_XG.rs:24: 
======================== Checking XG_21 ========================

not() at p1273dx_XG.rs:25: Command replaced with an internal function.
ULPPITCHID not XGOXID
  Comment: "XG_21: ULPpitchID must always be covered by XGOXID as shown in the transition rules 0.0 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= XG_02 232 1002 Min width of XGOXID in any direction
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2899: 
======================== Checking XG_02 ========================

drMinWidth_() at p1273dx_XG.rs:29
  internal1() at p12723_functions.rs:2901: Command replaced with an internal function.
internal1(layer, distance < width, extension = NONE, relational = { POINT_TOUCH })
  Comment: "XG_02: Min width of XGOXID in any direction 0.48 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinWidth_() at p1273dx_XG.rs:29
  internal_corner1() at p12723_functions.rs:2903: Command replaced with an internal function.
internal_corner1(layer, distance < width)
  Comment: "XG_02: Min width of XGOXID in any direction 0.48 um"
  Function: internal_corner1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= XG_03 232 1003 Min space between XGOXID in any direction
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2916: 
======================== Checking XG_03 ========================

drMinSpace_() at p1273dx_XG.rs:30
  not() at p12723_functions.rs:2919: Command replaced with an internal function.
external1(layer, distance < space, extension = NONE, relational = { POINT_TOUCH }) not waive
  Comment: "XG_03: Min space between XGOXID in any direction 0.48 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinSpace_() at p1273dx_XG.rs:30
  not() at p12723_functions.rs:2920: Command replaced with an internal function.
external_corner1(layer, distance < space) not waive
  Comment: "XG_03: Min space between XGOXID in any direction 0.48 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= XG_05 232 1005 PGD edge of XGOXID must be drawn in the middle of the space bewteen poly center lines
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7191: 
======================== Checking XG_05 ========================

drPL24_() at p1273dx_XG.rs:37
  and_edge() at p12723_functions.rs:7194: Command replaced with an internal function.
nwell_v_edge and_edge poly_all
  Comment: "XG_05: PGD edge of XGOXID must be drawn in the middle of the space bewteen poly center lines 0.0 um"
  Function: and_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drPL24_() at p1273dx_XG.rs:37
  enclose_edge() at p12723_functions.rs:7207: Command replaced with an internal function.
enclose_edge(dr_poly_cl, nwell_layer, distance < dr_space / 2, direction = non_gate_dir, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH }, look_thru = INSIDE, output_layer = LAYER2)
  Comment: "XG_05: PGD edge of XGOXID must be drawn in the middle of the space bewteen poly center lines 0.0 um"
  Function: enclose_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drPL24_() at p1273dx_XG.rs:37
  external2_edge() at p12723_functions.rs:7211: Command replaced with an internal function.
external2_edge(nwell_layer, dr_poly_cl, distance < dr_space / 2, direction = non_gate_dir, extension = NONE_INCLUSIVE, look_thru = COINCIDENT, intersecting = { TOUCH }, relational = POINT_TOUCH)
  Comment: "XG_05: PGD edge of XGOXID must be drawn in the middle of the space bewteen poly center lines 0.0 um"
  Function: external2_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= XG_05 232 1005 PGD edge of XGOXID must be drawn in the middle of the space bewteen poly center lines
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7191: 
======================== Checking XG_05 ========================

drPL24_() at p1273dx_XG.rs:38
  and_edge() at p12723_functions.rs:7194: Command replaced with an internal function.
nwell_v_edge and_edge poly_all
  Comment: "XG_05: PGD edge of XGOXID must be drawn in the middle of the space bewteen poly center lines 0.0 um"
  Function: and_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drPL24_() at p1273dx_XG.rs:38
  enclose_edge() at p12723_functions.rs:7207: Command replaced with an internal function.
enclose_edge(dr_poly_cl, nwell_layer, distance < dr_space / 2, direction = non_gate_dir, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH }, look_thru = INSIDE, output_layer = LAYER2)
  Comment: "XG_05: PGD edge of XGOXID must be drawn in the middle of the space bewteen poly center lines 0.0 um"
  Function: enclose_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drPL24_() at p1273dx_XG.rs:38
  external2_edge() at p12723_functions.rs:7211: Command replaced with an internal function.
external2_edge(nwell_layer, dr_poly_cl, distance < dr_space / 2, direction = non_gate_dir, extension = NONE_INCLUSIVE, look_thru = COINCIDENT, intersecting = { TOUCH }, relational = POINT_TOUCH)
  Comment: "XG_05: PGD edge of XGOXID must be drawn in the middle of the space bewteen poly center lines 0.0 um"
  Function: external2_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= XG_06 232 1006 Min XGOXID enclosure of poly end, in PGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2659: 
======================== Checking XG_06 ========================

drEncloseDir_() at p1273dx_XG.rs:44
  drEncloseDir() at p12723_functions.rs:2660
    enclose() at p12723_functions.rs:2646: Command replaced with an internal function.
enclose(pl1, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH }, direction = dir)
  Comment: "XG_06: Min XGOXID enclosure of poly end, in PGD 0.039 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= XG_07 232 1007 Min XGOXID space to poly end, in PGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2593: 
======================== Checking XG_07 ========================

drExternal2Dir_() at p1273dx_XG.rs:45
  drExternal2Dir() at p12723_functions.rs:2594
    external2() at p12723_functions.rs:2580: Command replaced with an internal function.
external2(pl1, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH, OVERLAP }, direction = dir)
  Comment: "XG_07: Min XGOXID space to poly end, in PGD 0.039 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= XG_08 232 1008 Nwell inside XGOXID and outside XGOXID cannot interact
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_XG.rs:57: 
======================== Checking XG_08 ========================

interacting() at p1273dx_XG.rs:58: Command replaced with an internal function.
nwell_inside_xg interacting[include_touch = ALL] nwell_outside_xg
  Comment: "XG_08: Nwell inside XGOXID and outside XGOXID cannot interact 0.0 "
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= XG_09 232 1009 Min XGOXID enclosure of nwell inside
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_XG.rs:63: 
======================== Checking XG_09 ========================

enclose() at p1273dx_XG.rs:65: Command replaced with an internal function.
enclose(nwell_inside_xg, XGOXID, distance < XG_09, intersecting = {  }, extension = RADIAL)
  Comment: "XG_09: Min XGOXID enclosure of nwell inside 0.252 "
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= XG_10 232 1010 Min XGOXID space to nwell outside
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_XG.rs:71: 
======================== Checking XG_10 ========================

external2() at p1273dx_XG.rs:72: Command replaced with an internal function.
external2(nwell_outside_xg, XGOXID, distance < XG_10, intersecting = {  }, extension = RADIAL)
  Comment: "XG_10: Min XGOXID space to nwell outside 0.252 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= XG_11 232 1011 Min XGOXID enclosure of active gate area inside XGOXID
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2633: 
======================== Checking XG_11 ========================

drEncloseAllDir_() at p1273dx_XG.rs:83
  drEncloseAllDir() at p12723_functions.rs:2634
    enclose() at p12723_functions.rs:2613: Command replaced with an internal function.
enclose(myEnc, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, look_thru = COINCIDENT, relational = { POINT_TOUCH })
  Comment: "XG_11: Min XGOXID enclosure of active gate area inside XGOXID 0.23 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drEncloseAllDir_() at p1273dx_XG.rs:83
  drEncloseAllDir() at p12723_functions.rs:2634
    enclose_corner() at p12723_functions.rs:2618: Command replaced with an internal function.
enclose_corner(myEnc, pl2, distance < dist)
  Comment: "XG_11: Min XGOXID enclosure of active gate area inside XGOXID 0.23 um"
  Function: enclose_corner
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drEncloseAllDir_() at p1273dx_XG.rs:83
  drEncloseAllDir() at p12723_functions.rs:2634
    not() at p12723_functions.rs:2620: Command replaced with an internal function.
myEnc not pl2
  Comment: "XG_11: Min XGOXID enclosure of active gate area inside XGOXID 0.23 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= BXG_11 209 1011 SRAM Min XGOXID enclosure of active gate area inside XGOXID 
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2633: 
======================== Checking BXG_11 ========================

drEncloseAllDir_() at p1273dx_XG.rs:84
  drEncloseAllDir() at p12723_functions.rs:2634
    enclose() at p12723_functions.rs:2613: Command replaced with an internal function.
enclose(myEnc, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, look_thru = COINCIDENT, relational = { POINT_TOUCH })
  Comment: "BXG_11: SRAM Min XGOXID enclosure of active gate area inside XGOXID  0.229 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drEncloseAllDir_() at p1273dx_XG.rs:84
  drEncloseAllDir() at p12723_functions.rs:2634
    enclose_corner() at p12723_functions.rs:2618: Command replaced with an internal function.
enclose_corner(myEnc, pl2, distance < dist)
  Comment: "BXG_11: SRAM Min XGOXID enclosure of active gate area inside XGOXID  0.229 um"
  Function: enclose_corner
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drEncloseAllDir_() at p1273dx_XG.rs:84
  drEncloseAllDir() at p12723_functions.rs:2634
    not() at p12723_functions.rs:2620: Command replaced with an internal function.
myEnc not pl2
  Comment: "BXG_11: SRAM Min XGOXID enclosure of active gate area inside XGOXID  0.229 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= XG_12 232 1012 Min XGOXID space to active gate area outside XGOXID
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7171: 
======================== Checking XG_12 ========================

drMinSpace2_() at p1273dx_XG.rs:85
  drExternal2AllDir() at p12723_functions.rs:7172
    external2() at p12723_functions.rs:2551: Command replaced with an internal function.
external2(pl1, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, relational = { POINT_TOUCH, OVERLAP })
  Comment: "XG_12: Min XGOXID space to active gate area outside XGOXID 0.23 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinSpace2_() at p1273dx_XG.rs:85
  drExternal2AllDir() at p12723_functions.rs:7172
    external_corner2() at p12723_functions.rs:2555: Command replaced with an internal function.
external_corner2(pl1, pl2, distance < dist)
  Comment: "XG_12: Min XGOXID space to active gate area outside XGOXID 0.23 "
  Function: external_corner2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TX_01 23 1001 TGOXID is only allowed over V3pitchID and V1pitchID
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_TX.rs:15: 
======================== Checking TX_01 ========================

not() at p1273dx_TX.rs:17: Command replaced with an internal function.
TGOXID not tgox_good
  Comment: "TX_01: TGOXID is only allowed over V3pitchID and V1pitchID 0.0 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TX_13 23 1013 Min TGOXID space to XGOXID
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7171: 
======================== Checking TX_13 ========================

drMinSpace2_() at p1273dx_TX.rs:21
  drExternal2AllDir() at p12723_functions.rs:7172
    external2() at p12723_functions.rs:2551: Command replaced with an internal function.
external2(pl1, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, relational = { POINT_TOUCH, OVERLAP })
  Comment: "TX_13: Min TGOXID space to XGOXID 0.48 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinSpace2_() at p1273dx_TX.rs:21
  drExternal2AllDir() at p12723_functions.rs:7172
    external_corner2() at p12723_functions.rs:2555: Command replaced with an internal function.
external_corner2(pl1, pl2, distance < dist)
  Comment: "TX_13: Min TGOXID space to XGOXID 0.48 "
  Function: external_corner2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TX_21 23 1021 V3pitchID or V1pitchID must always be covered by TGOXID as shown in transition rules
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_TX.rs:24: 
======================== Checking TX_21 ========================

not() at p1273dx_TX.rs:28: Command replaced with an internal function.
(v1pitchid_us or V3PITCHID) not TGOXID
  Comment: "TX_21: V3pitchID or V1pitchID must always be covered by TGOXID as shown in transition rules 0.0 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TX_02 23 1002 Min width of TGOXID in any direction
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2899: 
======================== Checking TX_02 ========================

drMinWidth_() at p1273dx_TX.rs:33
  internal1() at p12723_functions.rs:2901: Command replaced with an internal function.
internal1(layer, distance < width, extension = NONE, relational = { POINT_TOUCH })
  Comment: "TX_02: Min width of TGOXID in any direction 0.48 um"
  Function: internal1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinWidth_() at p1273dx_TX.rs:33
  internal_corner1() at p12723_functions.rs:2903: Command replaced with an internal function.
internal_corner1(layer, distance < width)
  Comment: "TX_02: Min width of TGOXID in any direction 0.48 um"
  Function: internal_corner1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_TX.rs:47: rndldt= tgoxid_wv 1950 4
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TX_03 23 1003 Min space between TGOXID in any direction
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2916: 
======================== Checking TX_03 ========================

drMinSpace_() at p1273dx_TX.rs:51
  not() at p12723_functions.rs:2919: Command replaced with an internal function.
external1(layer, distance < space, extension = NONE, relational = { POINT_TOUCH }) not waive
  Comment: "TX_03: Min space between TGOXID in any direction 0.48 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinSpace_() at p1273dx_TX.rs:51
  not() at p12723_functions.rs:2920: Command replaced with an internal function.
external_corner1(layer, distance < space) not waive
  Comment: "TX_03: Min space between TGOXID in any direction 0.48 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TX_03 23 1003 Min space between TGOXID in any direction
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2916: 
======================== Checking TX_03 ========================

drMinSpace_() at p1273dx_TX.rs:52
  not() at p12723_functions.rs:2919: Command replaced with an internal function.
external1(layer, distance < space, extension = NONE, relational = { POINT_TOUCH }) not waive
  Comment: "TX_03: Min space between TGOXID in any direction 0.48 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinSpace_() at p1273dx_TX.rs:52
  not() at p12723_functions.rs:2920: Command replaced with an internal function.
external_corner1(layer, distance < space) not waive
  Comment: "TX_03: Min space between TGOXID in any direction 0.48 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TX_05 23 1005 PGD edge of TGOXID must be drawn in the middle of the space between poly center lines
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7235: 
======================== Checking TX_05 ========================

drPL24waive_() at p1273dx_TX.rs:64
  and_edge() at p12723_functions.rs:7238: Command replaced with an internal function.
(nwell_v_edge not_coincident_edge waive) and_edge poly_all
  Comment: "TX_05: PGD edge of TGOXID must be drawn in the middle of the space between poly center lines 0.0 um"
  Function: and_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drPL24waive_() at p1273dx_TX.rs:64
  not_coincident_edge() at p12723_functions.rs:7254: Command replaced with an internal function.
enclose_edge(dr_poly_cl, nwell_layer, distance < dr_space / 2, direction = non_gate_dir, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH }, look_thru = INSIDE, output_layer = LAYER2) not_coincident_edge waive
  Comment: "TX_05: PGD edge of TGOXID must be drawn in the middle of the space between poly center lines 0.0 um"
  Function: not_coincident_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drPL24waive_() at p1273dx_TX.rs:64
  external2_edge() at p12723_functions.rs:7256: Command replaced with an internal function.
external2_edge(nwell_layer, dr_poly_cl, distance < dr_space / 2, direction = non_gate_dir, extension = NONE_INCLUSIVE, look_thru = COINCIDENT, intersecting = { TOUCH }, relational = POINT_TOUCH)
  Comment: "TX_05: PGD edge of TGOXID must be drawn in the middle of the space between poly center lines 0.0 um"
  Function: external2_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TX_05 23 1005 PGD edge of TGOXID must be drawn in the middle of the space between poly center lines
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7235: 
======================== Checking TX_05 ========================

drPL24waive_() at p1273dx_TX.rs:65
  and_edge() at p12723_functions.rs:7238: Command replaced with an internal function.
(nwell_v_edge not_coincident_edge waive) and_edge poly_all
  Comment: "TX_05: PGD edge of TGOXID must be drawn in the middle of the space between poly center lines 0.0 um"
  Function: and_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drPL24waive_() at p1273dx_TX.rs:65
  not_coincident_edge() at p12723_functions.rs:7254: Command replaced with an internal function.
enclose_edge(dr_poly_cl, nwell_layer, distance < dr_space / 2, direction = non_gate_dir, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH }, look_thru = INSIDE, output_layer = LAYER2) not_coincident_edge waive
  Comment: "TX_05: PGD edge of TGOXID must be drawn in the middle of the space between poly center lines 0.0 um"
  Function: not_coincident_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drPL24waive_() at p1273dx_TX.rs:65
  external2_edge() at p12723_functions.rs:7256: Command replaced with an internal function.
external2_edge(nwell_layer, dr_poly_cl, distance < dr_space / 2, direction = non_gate_dir, extension = NONE_INCLUSIVE, look_thru = COINCIDENT, intersecting = { TOUCH }, relational = POINT_TOUCH)
  Comment: "TX_05: PGD edge of TGOXID must be drawn in the middle of the space between poly center lines 0.0 um"
  Function: external2_edge
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TX_06 23 1006 Min TGOXID enclosure of poly end, in PGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2659: 
======================== Checking TX_06 ========================

drEncloseDir_() at p1273dx_TX.rs:70
  drEncloseDir() at p12723_functions.rs:2660
    enclose() at p12723_functions.rs:2646: Command replaced with an internal function.
enclose(pl1, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH }, direction = dir)
  Comment: "TX_06: Min TGOXID enclosure of poly end, in PGD 0.039 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TX_07 23 1007 Min TGOXID space to poly end, in PGD
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2593: 
======================== Checking TX_07 ========================

drExternal2Dir_() at p1273dx_TX.rs:71
  drExternal2Dir() at p12723_functions.rs:2594
    external2() at p12723_functions.rs:2580: Command replaced with an internal function.
external2(pl1, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE_INCLUSIVE, relational = { POINT_TOUCH, OVERLAP }, direction = dir)
  Comment: "TX_07: Min TGOXID space to poly end, in PGD 0.039 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TX_08 23 1008 Nwell inside TGOXID and outside TGOXID cannot interact
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_TX.rs:79: 
======================== Checking TX_08 ========================

interacting() at p1273dx_TX.rs:80: Command replaced with an internal function.
nwell_inside_tg interacting[include_touch = ALL] nwell_outside_tg
  Comment: "TX_08: Nwell inside TGOXID and outside TGOXID cannot interact 0.0 "
  Function: interacting
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TX_09 23 1009 Min TGOXID enclosure of nwell inside
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_TX.rs:85: 
======================== Checking TX_09 ========================

enclose() at p1273dx_TX.rs:86: Command replaced with an internal function.
enclose(nwell_inside_tg, TGOXID, distance < TX_09, intersecting = {  }, extension = RADIAL)
  Comment: "TX_09: Min TGOXID enclosure of nwell inside 0.252 "
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TX_10 23 1010 Min TGOXID space to nwell outside
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_TX.rs:92: 
======================== Checking TX_10 ========================

external2() at p1273dx_TX.rs:93: Command replaced with an internal function.
external2(nwell_outside_tg, TGOXID, distance < TX_10, intersecting = {  }, extension = RADIAL)
  Comment: "TX_10: Min TGOXID space to nwell outside 0.252 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TX_11 23 1011 Min TGOXID enclosure of active gate area inside TGOXID
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:2633: 
======================== Checking TX_11 ========================

drEncloseAllDir_() at p1273dx_TX.rs:102
  drEncloseAllDir() at p12723_functions.rs:2634
    enclose() at p12723_functions.rs:2613: Command replaced with an internal function.
enclose(myEnc, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, look_thru = COINCIDENT, relational = { POINT_TOUCH })
  Comment: "TX_11: Min TGOXID enclosure of active gate area inside TGOXID 0.23 um"
  Function: enclose
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drEncloseAllDir_() at p1273dx_TX.rs:102
  drEncloseAllDir() at p12723_functions.rs:2634
    enclose_corner() at p12723_functions.rs:2618: Command replaced with an internal function.
enclose_corner(myEnc, pl2, distance < dist)
  Comment: "TX_11: Min TGOXID enclosure of active gate area inside TGOXID 0.23 um"
  Function: enclose_corner
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drEncloseAllDir_() at p1273dx_TX.rs:102
  drEncloseAllDir() at p12723_functions.rs:2634
    not() at p12723_functions.rs:2620: Command replaced with an internal function.
myEnc not pl2
  Comment: "TX_11: Min TGOXID enclosure of active gate area inside TGOXID 0.23 um"
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= TX_12 23 1012 Min TGOXID space to active gate area outside TGOXID
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:7171: 
======================== Checking TX_12 ========================

drMinSpace2_() at p1273dx_TX.rs:103
  drExternal2AllDir() at p12723_functions.rs:7172
    external2() at p12723_functions.rs:2551: Command replaced with an internal function.
external2(pl1, pl2, distance < dist, intersecting = { TOUCH, ACUTE }, extension = NONE, corner_configuration = NOT_CORNER, relational = { POINT_TOUCH, OVERLAP })
  Comment: "TX_12: Min TGOXID space to active gate area outside TGOXID 0.23 "
  Function: external2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drMinSpace2_() at p1273dx_TX.rs:103
  drExternal2AllDir() at p12723_functions.rs:7172
    external_corner2() at p12723_functions.rs:2555: Command replaced with an internal function.
external_corner2(pl1, pl2, distance < dist)
  Comment: "TX_12: Min TGOXID space to active gate area outside TGOXID 0.23 "
  Function: external_corner2
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_HMtg.rs:48: rndldt= tgoxid_space_w 1950 5
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= HMtg_2a 254 102 Min space between large Poly_v3pitch (Dimensions >=6umX6um or Area >=30um2) is 5um
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking HMtg_2a ========================

drMinSpaceDir_() at p1273dx_HMtg.rs:51
  not() at p12723_functions.rs:1776: Command replaced with an internal function.
space not wv
  Comment: "HMtg_2a: Min space between large Poly_v3pitch (Dimensions >=6umX6um or Area >=30um2) is 5um 0.0 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= HMtg_2a 254 102 Min space between large Poly_v3pitch (Dimensions >=6umX6um or Area >=30um2) is 5um
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking HMtg_2a ========================

drMinSpaceDir_() at p1273dx_HMtg.rs:52
  not() at p12723_functions.rs:1776: Command replaced with an internal function.
space not wv
  Comment: "HMtg_2a: Min space between large Poly_v3pitch (Dimensions >=6umX6um or Area >=30um2) is 5um 0.0 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= HMtg_2b 254 103 Min space between large Poly_v1pitch (Dimensions >=6umX6um or Area >=30um2) is 5um
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking HMtg_2b ========================

drMinSpaceDir_() at p1273dx_HMtg.rs:55
  not() at p12723_functions.rs:1776: Command replaced with an internal function.
space not wv
  Comment: "HMtg_2b: Min space between large Poly_v1pitch (Dimensions >=6umX6um or Area >=30um2) is 5um 0.0 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= HMtg_2b 254 103 Min space between large Poly_v1pitch (Dimensions >=6umX6um or Area >=30um2) is 5um
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1771: 
======================== Checking HMtg_2b ========================

drMinSpaceDir_() at p1273dx_HMtg.rs:56
  not() at p12723_functions.rs:1776: Command replaced with an internal function.
space not wv
  Comment: "HMtg_2b: Min space between large Poly_v1pitch (Dimensions >=6umX6um or Area >=30um2) is 5um 0.0 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= HMtg_2c 254 104 Min space between large Poly_v1pitch and Poly_v3pitch (Dimensions >=6umX6um or Area >=30um2) is 5um
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking HMtg_2c ========================

drMinSpaceDir2_() at p1273dx_HMtg.rs:59
  not() at p12723_functions.rs:1868: Command replaced with an internal function.
space not wv
  Comment: "HMtg_2c: Min space between large Poly_v1pitch and Poly_v3pitch (Dimensions >=6umX6um or Area >=30um2) is 5um 0.0 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= HMtg_2c 254 104 Min space between large Poly_v1pitch and Poly_v3pitch (Dimensions >=6umX6um or Area >=30um2) is 5um
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:1863: 
======================== Checking HMtg_2c ========================

drMinSpaceDir2_() at p1273dx_HMtg.rs:60
  not() at p12723_functions.rs:1868: Command replaced with an internal function.
space not wv
  Comment: "HMtg_2c: Min space between large Poly_v1pitch and Poly_v3pitch (Dimensions >=6umX6um or Area >=30um2) is 5um 0.0 "
  Function: not
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= HMtg 254 100 Width of the intersection of thin gate channel and STI channel regions cannot be > 0.54um
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_HMtg.rs:91: 
======================== Checking HMtg ========================

copy() at p1273dx_HMtg.rs:92: Command replaced with an internal function.
copy(HMtg_error)
  Comment: "HMtg: Width of the intersection of thin gate channel and STI channel regions cannot be > 0.54um 0.54 um"
  Function: copy
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= HMtg_flat 254 101 Width of the intersection of thin gate channel and STI channel regions cannot be > 0.54um
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/1273/p1273dx_HMtg.rs:98: 
======================== Checking HMtg_flat ========================

flatten_by_cells() at p1273dx_HMtg.rs:99: Command replaced with an internal function.
flatten_by_cells(HMtg_error)
  Comment: "HMtg_flat: Width of the intersection of thin gate channel and STI channel regions cannot be > 0.54um 0.54 um"
  Function: flatten_by_cells
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_EA.rs:130: EA_92 is effectively skipped because no ETCHRINGID or EOA exists.
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_DIC.rs:306: warning:  drop in cells not found in the layout. these are a requirement for tapeout.
drDx03_() at p1273dx_DA.rs:166
  external1() at p12723_functions.rs:7061: Command replaced with an internal function.
external1(elm, distance < dx03, extension = NONE_INCLUSIVE, relational = POINT_TOUCH)
  Comment: "DA_03: Any transition regions to transition region space OGD (min) 0.042 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx03_() at p1273dx_DA.rs:166
  external1() at p12723_functions.rs:7061: Command replaced with an internal function.
external1(elm, distance < dx03, extension = NONE_INCLUSIVE, relational = POINT_TOUCH)
  Comment: "DA_03: Any transition regions to transition region space OGD (min) 0.042 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx03_() at p1273dx_DA.rs:166
  external1() at p12723_functions.rs:7061: Command replaced with an internal function.
external1(elm, distance < dx03, extension = NONE_INCLUSIVE, relational = POINT_TOUCH)
  Comment: "DA_03: Any transition regions to transition region space OGD (min) 0.042 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx03_() at p1273dx_DA.rs:166
  external1() at p12723_functions.rs:7061: Command replaced with an internal function.
external1(elm, distance < dx03, extension = NONE_INCLUSIVE, relational = POINT_TOUCH)
  Comment: "DA_03: Any transition regions to transition region space OGD (min) 0.042 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_Dx01_check_() at p1273dx_DA.rs:160
  xor() at p12723_tr_functions.rs:140: Command replaced with an internal function.
tcn_in_pgd_tr xor tcn_synth_in_pgd_tr
  Comment: "DA_01: No Diffusion or Polycon (GCN) are allowed in the Transition Ring between Digital and TG regions. (1/2 poly wide diffusion slivers at inner/outer edges of TR are an exception) 0.0 um"
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx03_() at p1273dx_DX.rs:137
  external1() at p12723_functions.rs:7061: Command replaced with an internal function.
external1(elm, distance < dx03, extension = NONE_INCLUSIVE, relational = POINT_TOUCH)
  Comment: "DX_03: Any transition regions to transition region space OGD (min) 0.042 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx03_() at p1273dx_DX.rs:137
  external1() at p12723_functions.rs:7061: Command replaced with an internal function.
external1(elm, distance < dx03, extension = NONE_INCLUSIVE, relational = POINT_TOUCH)
  Comment: "DX_03: Any transition regions to transition region space OGD (min) 0.042 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx03_() at p1273dx_DX.rs:137
  external1() at p12723_functions.rs:7061: Command replaced with an internal function.
external1(elm, distance < dx03, extension = NONE_INCLUSIVE, relational = POINT_TOUCH)
  Comment: "DX_03: Any transition regions to transition region space OGD (min) 0.042 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx03_() at p1273dx_DX.rs:137
  external1() at p12723_functions.rs:7061: Command replaced with an internal function.
external1(elm, distance < dx03, extension = NONE_INCLUSIVE, relational = POINT_TOUCH)
  Comment: "DX_03: Any transition regions to transition region space OGD (min) 0.042 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx03_() at p1273dx_DX.rs:137
  external1() at p12723_functions.rs:7061: Command replaced with an internal function.
external1(elm, distance < dx03, extension = NONE_INCLUSIVE, relational = POINT_TOUCH)
  Comment: "DX_03: Any transition regions to transition region space OGD (min) 0.042 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_Dx01_check_() at p1273dx_DX.rs:131
  xor() at p12723_tr_functions.rs:140: Command replaced with an internal function.
tcn_in_pgd_tr xor tcn_synth_in_pgd_tr
  Comment: "DX_01: No Diffusion or Polycon (GCN) are allowed in the Transition Ring between Digital and ULP regions. (1/2 poly wide diffusion slivers at inner/outer edges of TR are an exception) 0.0 um"
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx03_() at p1273dx_DT.rs:176
  external1() at p12723_functions.rs:7061: Command replaced with an internal function.
external1(elm, distance < dx03, extension = NONE_INCLUSIVE, relational = POINT_TOUCH)
  Comment: "DT_03: Any transition regions to transition region space OGD (min) 0.042 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx03_() at p1273dx_DT.rs:176
  external1() at p12723_functions.rs:7061: Command replaced with an internal function.
external1(elm, distance < dx03, extension = NONE_INCLUSIVE, relational = POINT_TOUCH)
  Comment: "DT_03: Any transition regions to transition region space OGD (min) 0.042 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx03_() at p1273dx_DT.rs:176
  external1() at p12723_functions.rs:7061: Command replaced with an internal function.
external1(elm, distance < dx03, extension = NONE_INCLUSIVE, relational = POINT_TOUCH)
  Comment: "DT_03: Any transition regions to transition region space OGD (min) 0.042 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx03_() at p1273dx_DT.rs:176
  external1() at p12723_functions.rs:7061: Command replaced with an internal function.
external1(elm, distance < dx03, extension = NONE_INCLUSIVE, relational = POINT_TOUCH)
  Comment: "DT_03: Any transition regions to transition region space OGD (min) 0.042 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_Dx01_check_() at p1273dx_DT.rs:170
  xor() at p12723_tr_functions.rs:140: Command replaced with an internal function.
tcn_in_pgd_tr xor tcn_synth_in_pgd_tr
  Comment: "DT_01: No Diffusion or Polycon (GCN) are allowed in the Transition Ring between Digital and TG regions. (1/2 poly wide diffusion slivers at inner/outer edges of TR are an exception) 0.0 um"
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx03_() at p12723_DSLLG_common.rs:76
  external1() at p12723_functions.rs:7061: Command replaced with an internal function.
external1(elm, distance < dx03, extension = NONE_INCLUSIVE, relational = POINT_TOUCH)
  Comment: "DS_03: Any transition regions to transition region space OGD 0.042 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx03_() at p12723_DSLLG_common.rs:76
  external1() at p12723_functions.rs:7061: Command replaced with an internal function.
external1(elm, distance < dx03, extension = NONE_INCLUSIVE, relational = POINT_TOUCH)
  Comment: "DS_03: Any transition regions to transition region space OGD 0.042 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx03_() at p12723_DSLLG_common.rs:76
  external1() at p12723_functions.rs:7061: Command replaced with an internal function.
external1(elm, distance < dx03, extension = NONE_INCLUSIVE, relational = POINT_TOUCH)
  Comment: "DS_03: Any transition regions to transition region space OGD 0.042 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx03_() at p12723_DSLLG_common.rs:76
  external1() at p12723_functions.rs:7061: Command replaced with an internal function.
external1(elm, distance < dx03, extension = NONE_INCLUSIVE, relational = POINT_TOUCH)
  Comment: "DS_03: Any transition regions to transition region space OGD 0.042 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx03_() at p12723_DSLLG_common.rs:76
  external1() at p12723_functions.rs:7061: Command replaced with an internal function.
external1(elm, distance < dx03, extension = NONE_INCLUSIVE, relational = POINT_TOUCH)
  Comment: "DS_03: Any transition regions to transition region space OGD 0.042 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_Dx01_check_() at p12723_DSLLG_common.rs:41
  xor() at p12723_tr_functions.rs:140: Command replaced with an internal function.
tcn_in_pgd_tr xor tcn_synth_in_pgd_tr
  Comment: "DS_01: No Diffusion or Polycon (GCN) are allowed in the Transition Ring between Digital and SRAM regions. (1/2 poly wide diffusion slivers at inner/outer edges of TR are an exception) 0.0 um"
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx03_() at p12723_DSLLG_common.rs:76
  external1() at p12723_functions.rs:7061: Command replaced with an internal function.
external1(elm, distance < dx03, extension = NONE_INCLUSIVE, relational = POINT_TOUCH)
  Comment: "DS_03: Any transition regions to transition region space OGD 0.042 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx03_() at p12723_DSLLG_common.rs:76
  external1() at p12723_functions.rs:7061: Command replaced with an internal function.
external1(elm, distance < dx03, extension = NONE_INCLUSIVE, relational = POINT_TOUCH)
  Comment: "DS_03: Any transition regions to transition region space OGD 0.042 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx03_() at p12723_DSLLG_common.rs:76
  external1() at p12723_functions.rs:7061: Command replaced with an internal function.
external1(elm, distance < dx03, extension = NONE_INCLUSIVE, relational = POINT_TOUCH)
  Comment: "DS_03: Any transition regions to transition region space OGD 0.042 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx03_() at p12723_DSLLG_common.rs:76
  external1() at p12723_functions.rs:7061: Command replaced with an internal function.
external1(elm, distance < dx03, extension = NONE_INCLUSIVE, relational = POINT_TOUCH)
  Comment: "DS_03: Any transition regions to transition region space OGD 0.042 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

drDx03_() at p12723_DSLLG_common.rs:76
  external1() at p12723_functions.rs:7061: Command replaced with an internal function.
external1(elm, distance < dx03, extension = NONE_INCLUSIVE, relational = POINT_TOUCH)
  Comment: "DS_03: Any transition regions to transition region space OGD 0.042 "
  Function: external1
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

dr_Dx01_check_() at p12723_DSLLG_common.rs:41
  xor() at p12723_tr_functions.rs:140: Command replaced with an internal function.
tcn_in_pgd_tr xor tcn_synth_in_pgd_tr
  Comment: "DS_01: No Diffusion or Polycon (GCN) are allowed in the Transition Ring between Digital and SRAM regions. (1/2 poly wide diffusion slivers at inner/outer edges of TR are an exception) 0.0 um"
  Function: xor
No output written.
   Check Time=0:00:00  User=0.00 Sys=0.00 Mem=0.00

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3F_61 234 2061 x73p00fcary1 cells must have the M3FUSEID 18.41 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M3F_61 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3F_61 234 2061 x73p00fcary1 cells must have the M3FUSEID 18.41 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M3F_61 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3F_61 234 2061 x73p00fcary1 cells must have the M3FUSEID 18.41 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M3F_61 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3F_61 234 2061 x73p00fcary1 cells must have the M3FUSEID 18.41 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M3F_61 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3F_61 234 2061 x73p00fcary1 cells must have the M3FUSEID 18.41 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M3F_61 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3F_61 234 2061 x73p00fcary1 cells must have the M3FUSEID 18.41 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M3F_61 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3F_61 234 2061 x73p00fcary1 cells must have the M3FUSEID 18.41 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M3F_61 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3F_61 234 2061 x73p00fcary1 cells must have the M3FUSEID 18.41 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M3F_61 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3F_61 234 2061 x73p00fcary1 cells must have the M3FUSEID 18.41 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M3F_61 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3F_61 234 2061 x73p00fcary1 cells must have the M3FUSEID 18.41 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M3F_61 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3F_61 234 2061 x73p00fcary1 cells must have the M3FUSEID 18.41 layer
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M3F_61 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M0_741 55 1741 Unaligned metal0 B-wire of length <=0.100 and width <=0.032 in lego transition region is not allowed
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M0_741 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:32: rndldt= bl_us 55 25050
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M1_36 4 1036 Maximum space between M1 lines (OGD/PGD) (<)
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M1_36 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2BB_36/37 14 2036 metal2 max space in perp_dir < 232nm and max space in para_dir < 308nm
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M2BB_36/37 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M2_741 14 1741 Unaligned metal2 B-wire of length <=0.100 and width <=0.032 in lego transition region is not allowed
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M2_741 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:32: rndldt= bl_us 14 25050
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3BB_36/37 18 2036 metal3 max space in perp_dir < 232nm and max space in para_dir < 308nm
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M3BB_36/37 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M3_741 18 1741 Unaligned metal3 B-wire of length <=0.100 and width <=0.032 in lego transition region is not allowed
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M3_741 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:32: rndldt= bl_us 18 25050
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4BB_36/37 22 2036 metal4 max space in perp_dir < 232nm and max space in para_dir < 308nm
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M4BB_36/37 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M4_741 22 1741 Unaligned metal4 B-wire of length <=0.100 and width <=0.032 in lego transition region is not allowed
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M4_741 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:32: rndldt= bl_us 22 25050
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5BB_36/37 26 2036 metal5 max space in perp_dir < 232nm and max space in para_dir < 308nm
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M5BB_36/37 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_var_functions.rs:172: rndldt= M5_741 26 1741 Unaligned metal5 B-wire of length <=0.100 and width <=0.032 in lego transition region is not allowed
/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_functions.rs:29: 
======================== Checking M5_741 ========================

/p/fdk/fdk73/shelf/repo/runsets/icv/1273_v1.0.1f1p1/2/PXL/p12723_MXBC_741_function.rs:32: rndldt= bl_us 26 25050
Completing error storage...
  Overall error storage time: User=0.21 Sys=0.06 Mem=10.287

Generating fdkex.LAYOUT_ERRORS...
  Generation Time=0:00:00  User=0.14 Sys=0.02 Mem=10.287

Generating fdkex.TOP_LAYOUT_ERRORS...
  Generation Time=0:00:01  User=0.15 Sys=0.00 Mem=10.318

