$date
	Sun Oct 23 05:40:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#958707
b1010 !
1"
#958710
b1010 &
b1010 %
1$
#958711
0"
#958714
b101 &
b101 %
#958718
b10000 &
b10000 %
#958722
b1000 &
b1000 %
#958726
b100 &
b100 %
#958730
b10 &
b10 %
#958734
b1 &
1#
b1 %
#958738
b0 &
b0 %
0#
0$
#1984337
b11000 !
1"
#1984338
b11000 &
b11000 %
1$
#1984339
0"
#1984342
b1100 &
b1100 %
#1984346
b110 &
b110 %
#1984350
b11 &
b11 %
#1984354
b1010 &
b1010 %
#1984358
b101 &
b101 %
#1984362
b10000 &
b10000 %
#1984366
b1000 &
b1000 %
#1984370
b100 &
b100 %
#1984374
b10 &
b10 %
#1984378
b1 &
b1 %
1#
#1984382
b0 &
0#
b0 %
0$
#2985875
b1110 !
1"
#2985878
b1110 &
b1110 %
1$
#2985879
0"
#2985882
b111 &
b111 %
#2985886
b10110 &
b10110 %
#2985890
b1011 &
b1011 %
#2985894
b100010 &
b100010 %
#2985898
b10001 &
b10001 %
#2985902
b110100 &
b110100 %
#2985906
b11010 &
b11010 %
#2985910
b1101 &
b1101 %
#2985914
b101000 &
b101000 %
#2985918
b10100 &
b10100 %
#2985922
b1010 &
b1010 %
#2985926
b101 &
b101 %
#2985930
b10000 &
b10000 %
#2985934
b1000 &
b1000 %
#2985938
b100 &
b100 %
#2985942
b10 &
b10 %
#2985946
b1 &
b1 %
1#
#2985950
b0 &
0#
b0 %
0$
#4500012
