<profile>

<section name = "Vitis HLS Report for 'cyt_rdma_tx'" level="0">
<item name = "Date">Sat Dec 30 12:25:00 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">dummy_cyt_rdma_stack</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.353 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2_fu_197">cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_56_1">?, ?, ?, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 192, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 34, 126, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 199, -</column>
<column name="Register">-, -, 437, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2_fu_197">cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2, 0, 0, 34, 126, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln840_fu_395_p2">+, 0, 0, 71, 64, 64</column>
<column name="sub_ln73_fu_378_p2">-, 0, 0, 39, 32, 32</column>
<column name="ap_predicate_op21_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="grp_cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2_fu_197_tx_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="tmp_1_nbreadreq_fu_130_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_nbreadreq_fu_144_p7">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln1027_fu_373_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln1035_fu_400_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln73_fu_383_p3">select, 0, 0, 32, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">43, 8, 1, 8</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="command_len_V">9, 2, 32, 64</column>
<column name="command_vaddr_V">9, 2, 64, 128</column>
<column name="empty_23_fu_126">9, 2, 32, 64</column>
<column name="empty_fu_122">9, 2, 64, 128</column>
<column name="rdma_sq_TDATA_blk_n">9, 2, 1, 2</column>
<column name="send_data_TREADY_int_regslice">9, 2, 1, 2</column>
<column name="tx_TDATA_blk_n">9, 2, 1, 2</column>
<column name="tx_TDATA_int_regslice">14, 3, 512, 1536</column>
<column name="tx_TDEST_int_regslice">14, 3, 8, 24</column>
<column name="tx_TKEEP_int_regslice">14, 3, 64, 192</column>
<column name="tx_TLAST_int_regslice">14, 3, 1, 3</column>
<column name="tx_TSTRB_int_regslice">14, 3, 64, 192</column>
<column name="tx_TVALID_int_regslice">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="command_host_V">8, 0, 8, 0</column>
<column name="command_len_V">32, 0, 32, 0</column>
<column name="command_len_V_load_reg_455">32, 0, 32, 0</column>
<column name="command_opcode_V">8, 0, 8, 0</column>
<column name="command_qpn_V">16, 0, 16, 0</column>
<column name="command_vaddr_V">64, 0, 64, 0</column>
<column name="empty_23_fu_126">32, 0, 32, 0</column>
<column name="empty_fu_122">64, 0, 64, 0</column>
<column name="grp_cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2_fu_197_ap_start_reg">1, 0, 1, 0</column>
<column name="i_1_loc_fu_110">32, 0, 32, 0</column>
<column name="tmp_2_reg_467">1, 0, 1, 0</column>
<column name="tmp_reg_463">1, 0, 1, 0</column>
<column name="tmp_strb_V_fu_118">64, 0, 64, 0</column>
<column name="tmp_strb_V_loc_fu_114">64, 0, 64, 0</column>
<column name="txFsmState">1, 0, 1, 0</column>
<column name="txFsmState_load_reg_451">1, 0, 1, 0</column>
<column name="tx_word_dest_V_reg_494">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, cyt_rdma_tx, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, cyt_rdma_tx, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, cyt_rdma_tx, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, cyt_rdma_tx, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, cyt_rdma_tx, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, cyt_rdma_tx, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, cyt_rdma_tx, return value</column>
<column name="rdma_sq_TDATA">in, 128, axis, rdma_sq, pointer</column>
<column name="rdma_sq_TVALID">in, 1, axis, rdma_sq, pointer</column>
<column name="rdma_sq_TREADY">out, 1, axis, rdma_sq, pointer</column>
<column name="send_data_TDATA">in, 512, axis, send_data_V_data_V, pointer</column>
<column name="send_data_TVALID">in, 1, axis, send_data_V_dest_V, pointer</column>
<column name="send_data_TREADY">out, 1, axis, send_data_V_dest_V, pointer</column>
<column name="send_data_TDEST">in, 8, axis, send_data_V_dest_V, pointer</column>
<column name="send_data_TKEEP">in, 64, axis, send_data_V_keep_V, pointer</column>
<column name="send_data_TSTRB">in, 64, axis, send_data_V_strb_V, pointer</column>
<column name="send_data_TLAST">in, 1, axis, send_data_V_last_V, pointer</column>
<column name="tx_TDATA">out, 512, axis, tx_V_data_V, pointer</column>
<column name="tx_TVALID">out, 1, axis, tx_V_dest_V, pointer</column>
<column name="tx_TREADY">in, 1, axis, tx_V_dest_V, pointer</column>
<column name="tx_TDEST">out, 8, axis, tx_V_dest_V, pointer</column>
<column name="tx_TKEEP">out, 64, axis, tx_V_keep_V, pointer</column>
<column name="tx_TSTRB">out, 64, axis, tx_V_strb_V, pointer</column>
<column name="tx_TLAST">out, 1, axis, tx_V_last_V, pointer</column>
</table>
</item>
</section>
</profile>
