{"Source Block": ["hdl/library/util_axis_fifo/address_gray.v@99:109@HdlStmAssign", "\t\t_m_axis_raddr_next <= _m_axis_raddr + 1;\n\telse\n\t\t_m_axis_raddr_next <= _m_axis_raddr;\nend\n\nassign m_axis_raddr_gray_next = _m_axis_raddr_next ^ _m_axis_raddr_next[C_ADDRESS_WIDTH:1];\n\nalways @(posedge m_axis_aclk)\nbegin\n\tif (m_axis_aresetn == 1'b0) begin\n\t\t_m_axis_raddr <= 'h00;\n"], "Clone Blocks": [["hdl/library/util_axis_fifo/address_gray_pipelined.v@83:99", "\tend else begin\n\t\t_s_axis_waddr <= _s_axis_waddr_next;\n\tend\nend\n\nalways @(*)\nbegin\n\tif (m_axis_ready && m_axis_valid)\n\t\t_m_axis_raddr_next <= _m_axis_raddr + 1;\n\telse\n\t\t_m_axis_raddr_next <= _m_axis_raddr;\nend\n\nalways @(posedge m_axis_aclk)\nbegin\n\tif (m_axis_aresetn == 1'b0) begin\n\t\t_m_axis_raddr <= 'h00;\n"], ["hdl/library/util_axis_fifo/address_gray_pipelined.v@91:108", "\t\t_m_axis_raddr_next <= _m_axis_raddr + 1;\n\telse\n\t\t_m_axis_raddr_next <= _m_axis_raddr;\nend\n\nalways @(posedge m_axis_aclk)\nbegin\n\tif (m_axis_aresetn == 1'b0) begin\n\t\t_m_axis_raddr <= 'h00;\n\tend else begin\n\t\t_m_axis_raddr <= _m_axis_raddr_next;\n\tend\nend\n\nsync_gray #(\n\t.DATA_WIDTH(C_ADDRESS_WIDTH + 1)\n) i_waddr_sync (\n\t.in_clk(s_axis_aclk),\n"]], "Diff Content": {"Delete": [[104, "assign m_axis_raddr_gray_next = _m_axis_raddr_next ^ _m_axis_raddr_next[C_ADDRESS_WIDTH:1];\n"]], "Add": [[104, "assign m_axis_raddr_gray_next = _m_axis_raddr_next ^ _m_axis_raddr_next[ADDRESS_WIDTH:1];\n"]]}}