Timing Analyzer report for test_vga
Tue Jun 28 15:40:22 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk25M'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'clk25M'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk25M'
 24. Slow 1200mV 0C Model Setup: 'clk'
 25. Slow 1200mV 0C Model Hold: 'clk'
 26. Slow 1200mV 0C Model Hold: 'clk25M'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk25M'
 34. Fast 1200mV 0C Model Setup: 'clk'
 35. Fast 1200mV 0C Model Hold: 'clk'
 36. Fast 1200mV 0C Model Hold: 'clk25M'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; test_vga                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10E22C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }    ;
; clk25M     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk25M } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 116.35 MHz ; 116.35 MHz      ; clk25M     ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+--------+--------+-------------------+
; Clock  ; Slack  ; End Point TNS     ;
+--------+--------+-------------------+
; clk25M ; -7.595 ; -145.547          ;
; clk    ; -0.841 ; -0.841            ;
+--------+--------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+--------+-------+-------------------+
; Clock  ; Slack ; End Point TNS     ;
+--------+-------+-------------------+
; clk    ; 0.637 ; 0.000             ;
; clk25M ; 0.749 ; 0.000             ;
+--------+-------+-------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------+--------+---------------------------------+
; Clock  ; Slack  ; End Point TNS                   ;
+--------+--------+---------------------------------+
; clk25M ; -3.201 ; -69.639                         ;
; clk    ; -3.000 ; -4.487                          ;
+--------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk25M'                                                                                                                                                                                             ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.595 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.332      ; 8.975      ;
; -7.594 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.331      ; 8.973      ;
; -7.549 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.312      ; 8.909      ;
; -7.548 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.311      ; 8.907      ;
; -7.543 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a24~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.335      ; 8.926      ;
; -7.542 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a24~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.334      ; 8.924      ;
; -7.352 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.331      ; 8.731      ;
; -7.306 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.311      ; 8.665      ;
; -7.302 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.332      ; 8.682      ;
; -7.300 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a24~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.334      ; 8.682      ;
; -7.280 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.332      ; 8.660      ;
; -7.278 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.331      ; 8.657      ;
; -7.256 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.312      ; 8.616      ;
; -7.250 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a24~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.335      ; 8.633      ;
; -7.234 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.312      ; 8.594      ;
; -7.232 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.311      ; 8.591      ;
; -7.228 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a24~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.335      ; 8.611      ;
; -7.226 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a24~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.334      ; 8.608      ;
; -7.217 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.305      ; 8.570      ;
; -7.216 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.304      ; 8.568      ;
; -7.204 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.331      ; 8.583      ;
; -7.175 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.306      ; 8.529      ;
; -7.174 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.305      ; 8.527      ;
; -7.166 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a4~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.297      ; 8.511      ;
; -7.165 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a4~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.296      ; 8.509      ;
; -7.161 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.307      ; 8.516      ;
; -7.160 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.306      ; 8.514      ;
; -7.158 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.311      ; 8.517      ;
; -7.152 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a24~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.334      ; 8.534      ;
; -7.134 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.298      ; 8.480      ;
; -7.133 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.297      ; 8.478      ;
; -7.126 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.307      ; 8.481      ;
; -7.125 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.311      ; 8.484      ;
; -7.125 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.306      ; 8.479      ;
; -7.124 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.310      ; 8.482      ;
; -7.091 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.332      ; 8.471      ;
; -7.045 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.312      ; 8.405      ;
; -7.039 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a24~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.335      ; 8.422      ;
; -6.988 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.331      ; 8.367      ;
; -6.974 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.304      ; 8.326      ;
; -6.942 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.311      ; 8.301      ;
; -6.936 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a24~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.334      ; 8.318      ;
; -6.932 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.305      ; 8.285      ;
; -6.924 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.305      ; 8.277      ;
; -6.923 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a4~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.296      ; 8.267      ;
; -6.918 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.306      ; 8.272      ;
; -6.902 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.305      ; 8.255      ;
; -6.900 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.304      ; 8.252      ;
; -6.891 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.297      ; 8.236      ;
; -6.884 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.323      ; 8.255      ;
; -6.883 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.306      ; 8.237      ;
; -6.883 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.322      ; 8.253      ;
; -6.882 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.306      ; 8.236      ;
; -6.882 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.310      ; 8.240      ;
; -6.873 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a4~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.297      ; 8.218      ;
; -6.868 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.307      ; 8.223      ;
; -6.860 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.306      ; 8.214      ;
; -6.858 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.305      ; 8.211      ;
; -6.851 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a4~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.297      ; 8.196      ;
; -6.849 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a4~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.296      ; 8.193      ;
; -6.846 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.307      ; 8.201      ;
; -6.844 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.306      ; 8.198      ;
; -6.841 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.298      ; 8.187      ;
; -6.833 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.307      ; 8.188      ;
; -6.832 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.311      ; 8.191      ;
; -6.826 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.304      ; 8.178      ;
; -6.819 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.298      ; 8.165      ;
; -6.817 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.297      ; 8.162      ;
; -6.811 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.307      ; 8.166      ;
; -6.810 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.311      ; 8.169      ;
; -6.809 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.306      ; 8.163      ;
; -6.808 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.310      ; 8.166      ;
; -6.784 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.305      ; 8.137      ;
; -6.775 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a4~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.296      ; 8.119      ;
; -6.770 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.306      ; 8.124      ;
; -6.743 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.297      ; 8.088      ;
; -6.735 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a8~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.319      ; 8.102      ;
; -6.735 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.306      ; 8.089      ;
; -6.734 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.310      ; 8.092      ;
; -6.734 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a8~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.318      ; 8.100      ;
; -6.713 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.305      ; 8.066      ;
; -6.671 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.306      ; 8.025      ;
; -6.662 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a4~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.297      ; 8.007      ;
; -6.657 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.307      ; 8.012      ;
; -6.641 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.322      ; 8.011      ;
; -6.630 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.298      ; 7.976      ;
; -6.622 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.307      ; 7.977      ;
; -6.621 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.311      ; 7.980      ;
; -6.610 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.304      ; 7.962      ;
; -6.591 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.323      ; 7.962      ;
; -6.569 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.323      ; 7.940      ;
; -6.568 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.305      ; 7.921      ;
; -6.567 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.322      ; 7.937      ;
; -6.559 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a4~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.296      ; 7.903      ;
; -6.554 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.306      ; 7.908      ;
; -6.527 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.297      ; 7.872      ;
; -6.519 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.306      ; 7.873      ;
; -6.518 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.310      ; 7.876      ;
; -6.493 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.322      ; 7.863      ;
; -6.492 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a8~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.318      ; 7.858      ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                 ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -0.841 ; clk25M    ; clk25M  ; clk25M       ; clk         ; 0.500        ; 1.793      ; 3.386      ;
; -0.300 ; clk25M    ; clk25M  ; clk25M       ; clk         ; 1.000        ; 1.793      ; 3.345      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                 ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.637 ; clk25M    ; clk25M  ; clk25M       ; clk         ; 0.000        ; 1.859      ; 2.999      ;
; 1.212 ; clk25M    ; clk25M  ; clk25M       ; clk         ; -0.500       ; 1.859      ; 3.074      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk25M'                                                                                                                                                                                             ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.749 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.042      ;
; 0.762 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.055      ;
; 0.771 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[0]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.065      ;
; 0.788 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.081      ;
; 0.791 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.084      ;
; 0.791 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.084      ;
; 0.794 ; VGA_Driver640x480:VGA640x480|countY[6] ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.087      ;
; 0.794 ; VGA_Driver640x480:VGA640x480|countY[5] ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.087      ;
; 0.796 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.089      ;
; 0.800 ; VGA_Driver640x480:VGA640x480|countY[7] ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.093      ;
; 1.011 ; VGA_Driver640x480:VGA640x480|countX[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.477      ; 1.742      ;
; 1.019 ; VGA_Driver640x480:VGA640x480|countX[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.477      ; 1.750      ;
; 1.028 ; VGA_Driver640x480:VGA640x480|countX[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.477      ; 1.759      ;
; 1.109 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.402      ;
; 1.110 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.403      ;
; 1.117 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.411      ;
; 1.119 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.412      ;
; 1.126 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.419      ;
; 1.133 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.426      ;
; 1.142 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.435      ;
; 1.142 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.435      ;
; 1.148 ; VGA_Driver640x480:VGA640x480|countY[5] ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.441      ;
; 1.152 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.445      ;
; 1.152 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.445      ;
; 1.155 ; VGA_Driver640x480:VGA640x480|countY[6] ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.448      ;
; 1.161 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.454      ;
; 1.248 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.542      ;
; 1.250 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.543      ;
; 1.257 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.550      ;
; 1.258 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.551      ;
; 1.259 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.552      ;
; 1.273 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.566      ;
; 1.273 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.566      ;
; 1.279 ; VGA_Driver640x480:VGA640x480|countY[5] ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.572      ;
; 1.282 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.575      ;
; 1.282 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.575      ;
; 1.292 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.585      ;
; 1.297 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.590      ;
; 1.302 ; VGA_Driver640x480:VGA640x480|countX[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.483      ; 2.039      ;
; 1.306 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.599      ;
; 1.339 ; VGA_Driver640x480:VGA640x480|countX[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 0.000        ; 0.480      ; 2.073      ;
; 1.354 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.646      ;
; 1.356 ; VGA_Driver640x480:VGA640x480|countX[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.476      ; 2.086      ;
; 1.381 ; VGA_Driver640x480:VGA640x480|countX[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.495      ; 2.130      ;
; 1.387 ; VGA_Driver640x480:VGA640x480|countY[4] ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.679      ;
; 1.388 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.681      ;
; 1.388 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.681      ;
; 1.389 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.682      ;
; 1.390 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.683      ;
; 1.397 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.690      ;
; 1.397 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.690      ;
; 1.398 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.691      ;
; 1.399 ; VGA_Driver640x480:VGA640x480|countX[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a8~porta_address_reg0  ; clk25M       ; clk25M      ; 0.000        ; 0.490      ; 2.143      ;
; 1.399 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.692      ;
; 1.400 ; VGA_Driver640x480:VGA640x480|countX[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.482      ; 2.136      ;
; 1.400 ; VGA_Driver640x480:VGA640x480|countX[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.478      ; 2.132      ;
; 1.408 ; VGA_Driver640x480:VGA640x480|countX[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.476      ; 2.138      ;
; 1.408 ; VGA_Driver640x480:VGA640x480|countX[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.495      ; 2.157      ;
; 1.413 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.706      ;
; 1.413 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.706      ;
; 1.423 ; VGA_Driver640x480:VGA640x480|countY[4] ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.715      ;
; 1.424 ; VGA_Driver640x480:VGA640x480|countX[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a8~porta_address_reg0  ; clk25M       ; clk25M      ; 0.000        ; 0.490      ; 2.168      ;
; 1.424 ; VGA_Driver640x480:VGA640x480|countX[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.483      ; 2.161      ;
; 1.430 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.722      ;
; 1.432 ; VGA_Driver640x480:VGA640x480|countX[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.482      ; 2.168      ;
; 1.433 ; VGA_Driver640x480:VGA640x480|countX[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.495      ; 2.182      ;
; 1.435 ; VGA_Driver640x480:VGA640x480|countX[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 0.000        ; 0.480      ; 2.169      ;
; 1.437 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.730      ;
; 1.466 ; VGA_Driver640x480:VGA640x480|countX[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 0.000        ; 0.480      ; 2.200      ;
; 1.483 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.775      ;
; 1.527 ; VGA_Driver640x480:VGA640x480|countY[4] ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.819      ;
; 1.528 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.821      ;
; 1.528 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.821      ;
; 1.529 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.822      ;
; 1.530 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.823      ;
; 1.537 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.830      ;
; 1.538 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.831      ;
; 1.552 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.844      ;
; 1.574 ; VGA_Driver640x480:VGA640x480|countY[8] ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.867      ;
; 1.574 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.867      ;
; 1.591 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.883      ;
; 1.623 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.915      ;
; 1.630 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[0]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.923      ;
; 1.634 ; VGA_Driver640x480:VGA640x480|countX[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.504      ; 2.392      ;
; 1.634 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.926      ;
; 1.644 ; VGA_Driver640x480:VGA640x480|countX[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.478      ; 2.376      ;
; 1.667 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.080      ; 1.959      ;
; 1.668 ; VGA_Driver640x480:VGA640x480|countX[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.476      ; 2.398      ;
; 1.668 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.961      ;
; 1.669 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.081      ; 1.962      ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 127.02 MHz ; 127.02 MHz      ; clk25M     ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; clk25M ; -6.873 ; -131.121         ;
; clk    ; -0.742 ; -0.742           ;
+--------+--------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; clk    ; 0.585 ; 0.000            ;
; clk25M ; 0.700 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; clk25M ; -3.201 ; -69.639                        ;
; clk    ; -3.000 ; -4.487                         ;
+--------+--------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk25M'                                                                                                                                                                                              ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.873 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.295      ; 8.207      ;
; -6.872 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.294      ; 8.205      ;
; -6.825 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a24~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.295      ; 8.159      ;
; -6.824 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a24~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.294      ; 8.157      ;
; -6.765 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.276      ; 8.080      ;
; -6.764 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.275      ; 8.078      ;
; -6.688 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.295      ; 8.022      ;
; -6.687 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.294      ; 8.020      ;
; -6.640 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a24~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.295      ; 7.974      ;
; -6.639 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a24~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.294      ; 7.972      ;
; -6.621 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.295      ; 7.955      ;
; -6.598 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.294      ; 7.931      ;
; -6.580 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.276      ; 7.895      ;
; -6.579 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.275      ; 7.893      ;
; -6.573 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a24~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.295      ; 7.907      ;
; -6.560 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.295      ; 7.894      ;
; -6.559 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.294      ; 7.892      ;
; -6.550 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a24~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.294      ; 7.883      ;
; -6.513 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.276      ; 7.828      ;
; -6.512 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a24~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.295      ; 7.846      ;
; -6.511 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a24~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.294      ; 7.844      ;
; -6.500 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.271      ; 7.810      ;
; -6.499 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.270      ; 7.808      ;
; -6.490 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.275      ; 7.804      ;
; -6.457 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.273      ; 7.769      ;
; -6.456 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.272      ; 7.767      ;
; -6.452 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.276      ; 7.767      ;
; -6.451 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.275      ; 7.765      ;
; -6.442 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.274      ; 7.755      ;
; -6.441 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.273      ; 7.753      ;
; -6.410 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a4~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.261      ; 7.710      ;
; -6.409 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a4~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.260      ; 7.708      ;
; -6.383 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.261      ; 7.683      ;
; -6.382 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.260      ; 7.681      ;
; -6.370 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.275      ; 7.684      ;
; -6.369 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.274      ; 7.682      ;
; -6.369 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.274      ; 7.682      ;
; -6.368 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.273      ; 7.680      ;
; -6.347 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.294      ; 7.680      ;
; -6.315 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.271      ; 7.625      ;
; -6.314 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.270      ; 7.623      ;
; -6.299 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a24~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.294      ; 7.632      ;
; -6.272 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.273      ; 7.584      ;
; -6.271 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.272      ; 7.582      ;
; -6.257 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.274      ; 7.570      ;
; -6.256 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.273      ; 7.568      ;
; -6.248 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.271      ; 7.558      ;
; -6.239 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.275      ; 7.553      ;
; -6.225 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.270      ; 7.534      ;
; -6.225 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a4~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.261      ; 7.525      ;
; -6.224 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a4~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.260      ; 7.523      ;
; -6.205 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.273      ; 7.517      ;
; -6.198 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.261      ; 7.498      ;
; -6.197 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.260      ; 7.496      ;
; -6.190 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.274      ; 7.503      ;
; -6.187 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.271      ; 7.497      ;
; -6.186 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.270      ; 7.495      ;
; -6.185 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.275      ; 7.499      ;
; -6.184 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.274      ; 7.497      ;
; -6.184 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.274      ; 7.497      ;
; -6.183 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.273      ; 7.495      ;
; -6.182 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.272      ; 7.493      ;
; -6.167 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.286      ; 7.492      ;
; -6.167 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.273      ; 7.479      ;
; -6.166 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.285      ; 7.490      ;
; -6.158 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a4~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.261      ; 7.458      ;
; -6.144 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.273      ; 7.456      ;
; -6.143 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.272      ; 7.454      ;
; -6.135 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a4~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.260      ; 7.434      ;
; -6.131 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.261      ; 7.431      ;
; -6.129 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.274      ; 7.442      ;
; -6.128 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.273      ; 7.440      ;
; -6.118 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.275      ; 7.432      ;
; -6.117 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.274      ; 7.430      ;
; -6.108 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.260      ; 7.407      ;
; -6.097 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a4~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.261      ; 7.397      ;
; -6.096 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a4~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.260      ; 7.395      ;
; -6.095 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.274      ; 7.408      ;
; -6.094 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.273      ; 7.406      ;
; -6.070 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.261      ; 7.370      ;
; -6.069 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.260      ; 7.368      ;
; -6.057 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.275      ; 7.371      ;
; -6.056 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.274      ; 7.369      ;
; -6.056 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.274      ; 7.369      ;
; -6.055 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.273      ; 7.367      ;
; -6.017 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a8~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.286      ; 7.342      ;
; -6.016 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a8~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.285      ; 7.340      ;
; -5.982 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.286      ; 7.307      ;
; -5.981 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.285      ; 7.305      ;
; -5.974 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.270      ; 7.283      ;
; -5.931 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.272      ; 7.242      ;
; -5.916 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.273      ; 7.228      ;
; -5.915 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.286      ; 7.240      ;
; -5.892 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.285      ; 7.216      ;
; -5.884 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a4~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.260      ; 7.183      ;
; -5.857 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.260      ; 7.156      ;
; -5.854 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.286      ; 7.179      ;
; -5.853 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.285      ; 7.177      ;
; -5.844 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.274      ; 7.157      ;
; -5.843 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.273      ; 7.155      ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                  ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -0.742 ; clk25M    ; clk25M  ; clk25M       ; clk         ; 0.500        ; 1.676      ; 3.150      ;
; -0.191 ; clk25M    ; clk25M  ; clk25M       ; clk         ; 1.000        ; 1.676      ; 3.099      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                  ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.585 ; clk25M    ; clk25M  ; clk25M       ; clk         ; 0.000        ; 1.735      ; 2.785      ;
; 1.157 ; clk25M    ; clk25M  ; clk25M       ; clk         ; -0.500       ; 1.735      ; 2.857      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk25M'                                                                                                                                                                                              ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.700 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 0.966      ;
; 0.707 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 0.973      ;
; 0.708 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 0.974      ;
; 0.718 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 0.984      ;
; 0.718 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 0.984      ;
; 0.718 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 0.984      ;
; 0.723 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[0]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 0.989      ;
; 0.735 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.001      ;
; 0.737 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.003      ;
; 0.738 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.004      ;
; 0.739 ; VGA_Driver640x480:VGA640x480|countY[6] ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.005      ;
; 0.739 ; VGA_Driver640x480:VGA640x480|countY[5] ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.005      ;
; 0.742 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.008      ;
; 0.746 ; VGA_Driver640x480:VGA640x480|countY[7] ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.012      ;
; 0.935 ; VGA_Driver640x480:VGA640x480|countX[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.422      ; 1.587      ;
; 0.947 ; VGA_Driver640x480:VGA640x480|countX[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.422      ; 1.599      ;
; 0.948 ; VGA_Driver640x480:VGA640x480|countX[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.422      ; 1.600      ;
; 1.018 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.284      ;
; 1.019 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.285      ;
; 1.029 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.296      ;
; 1.033 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.299      ;
; 1.034 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.300      ;
; 1.037 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.303      ;
; 1.042 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.308      ;
; 1.052 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.318      ;
; 1.056 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.322      ;
; 1.057 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.323      ;
; 1.058 ; VGA_Driver640x480:VGA640x480|countY[6] ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.324      ;
; 1.059 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.325      ;
; 1.063 ; VGA_Driver640x480:VGA640x480|countY[5] ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.329      ;
; 1.072 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.338      ;
; 1.123 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.389      ;
; 1.123 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.389      ;
; 1.139 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.405      ;
; 1.140 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.406      ;
; 1.141 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.407      ;
; 1.151 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.417      ;
; 1.152 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.418      ;
; 1.155 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.421      ;
; 1.156 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.422      ;
; 1.159 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.425      ;
; 1.160 ; VGA_Driver640x480:VGA640x480|countY[5] ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.426      ;
; 1.162 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.428      ;
; 1.174 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.440      ;
; 1.179 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.445      ;
; 1.181 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.447      ;
; 1.183 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.449      ;
; 1.195 ; VGA_Driver640x480:VGA640x480|countX[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.424      ; 1.849      ;
; 1.198 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.464      ;
; 1.231 ; VGA_Driver640x480:VGA640x480|countX[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 0.000        ; 0.421      ; 1.882      ;
; 1.235 ; VGA_Driver640x480:VGA640x480|countX[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.421      ; 1.886      ;
; 1.243 ; VGA_Driver640x480:VGA640x480|countY[4] ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.070      ; 1.508      ;
; 1.245 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.511      ;
; 1.245 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.511      ;
; 1.262 ; VGA_Driver640x480:VGA640x480|countX[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.435      ; 1.927      ;
; 1.262 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.528      ;
; 1.263 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.529      ;
; 1.272 ; VGA_Driver640x480:VGA640x480|countX[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a8~porta_address_reg0  ; clk25M       ; clk25M      ; 0.000        ; 0.434      ; 1.936      ;
; 1.272 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.070      ; 1.537      ;
; 1.273 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.539      ;
; 1.274 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.540      ;
; 1.277 ; VGA_Driver640x480:VGA640x480|countX[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.422      ; 1.929      ;
; 1.277 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.543      ;
; 1.278 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.544      ;
; 1.280 ; VGA_Driver640x480:VGA640x480|countX[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.421      ; 1.931      ;
; 1.281 ; VGA_Driver640x480:VGA640x480|countX[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.423      ; 1.934      ;
; 1.281 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.547      ;
; 1.284 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.550      ;
; 1.288 ; VGA_Driver640x480:VGA640x480|countX[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.435      ; 1.953      ;
; 1.296 ; VGA_Driver640x480:VGA640x480|countX[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a8~porta_address_reg0  ; clk25M       ; clk25M      ; 0.000        ; 0.434      ; 1.960      ;
; 1.301 ; VGA_Driver640x480:VGA640x480|countX[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.424      ; 1.955      ;
; 1.305 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.571      ;
; 1.311 ; VGA_Driver640x480:VGA640x480|countX[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.423      ; 1.964      ;
; 1.311 ; VGA_Driver640x480:VGA640x480|countX[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.435      ; 1.976      ;
; 1.316 ; VGA_Driver640x480:VGA640x480|countX[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 0.000        ; 0.421      ; 1.967      ;
; 1.331 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.070      ; 1.596      ;
; 1.335 ; VGA_Driver640x480:VGA640x480|countY[4] ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.070      ; 1.600      ;
; 1.339 ; VGA_Driver640x480:VGA640x480|countX[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 0.000        ; 0.421      ; 1.990      ;
; 1.340 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.070      ; 1.605      ;
; 1.365 ; VGA_Driver640x480:VGA640x480|countY[4] ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.070      ; 1.630      ;
; 1.367 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.633      ;
; 1.367 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.633      ;
; 1.384 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.650      ;
; 1.385 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.651      ;
; 1.395 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.661      ;
; 1.399 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.665      ;
; 1.401 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.667      ;
; 1.403 ; VGA_Driver640x480:VGA640x480|countY[8] ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.669      ;
; 1.425 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.070      ; 1.690      ;
; 1.438 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.070      ; 1.703      ;
; 1.453 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.070      ; 1.718      ;
; 1.474 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[0]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.740      ;
; 1.477 ; VGA_Driver640x480:VGA640x480|countX[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.444      ; 2.151      ;
; 1.489 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.755      ;
; 1.490 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.070      ; 1.755      ;
; 1.497 ; VGA_Driver640x480:VGA640x480|countX[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.422      ; 2.149      ;
; 1.506 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.071      ; 1.772      ;
; 1.516 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.070      ; 1.781      ;
; 1.517 ; VGA_Driver640x480:VGA640x480|countX[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a8~porta_address_reg0  ; clk25M       ; clk25M      ; 0.000        ; 0.434      ; 2.181      ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; clk25M ; -2.695 ; -43.214          ;
; clk    ; -0.023 ; -0.023           ;
+--------+--------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; clk    ; 0.210 ; 0.000            ;
; clk25M ; 0.301 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; clk    ; -3.000 ; -4.047                         ;
; clk25M ; -1.000 ; -33.000                        ;
+--------+--------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk25M'                                                                                                                                                                                              ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.695 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.149      ; 3.853      ;
; -2.695 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.148      ; 3.852      ;
; -2.670 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.141      ; 3.820      ;
; -2.670 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.140      ; 3.819      ;
; -2.668 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a24~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.150      ; 3.827      ;
; -2.668 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a24~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.149      ; 3.826      ;
; -2.582 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.148      ; 3.739      ;
; -2.562 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.149      ; 3.720      ;
; -2.557 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.140      ; 3.706      ;
; -2.555 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a24~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.149      ; 3.713      ;
; -2.548 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.148      ; 3.705      ;
; -2.537 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.141      ; 3.687      ;
; -2.535 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a24~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.150      ; 3.694      ;
; -2.528 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.149      ; 3.686      ;
; -2.523 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.140      ; 3.672      ;
; -2.521 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a24~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.149      ; 3.679      ;
; -2.512 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.148      ; 3.669      ;
; -2.510 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.135      ; 3.654      ;
; -2.510 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.134      ; 3.653      ;
; -2.503 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.141      ; 3.653      ;
; -2.501 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a24~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.150      ; 3.660      ;
; -2.488 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a4~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.132      ; 3.629      ;
; -2.488 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a4~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.131      ; 3.628      ;
; -2.487 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.140      ; 3.636      ;
; -2.486 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.137      ; 3.632      ;
; -2.486 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.136      ; 3.631      ;
; -2.485 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a24~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.149      ; 3.643      ;
; -2.473 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.138      ; 3.620      ;
; -2.473 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.137      ; 3.619      ;
; -2.471 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.132      ; 3.612      ;
; -2.471 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.131      ; 3.611      ;
; -2.460 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.139      ; 3.608      ;
; -2.460 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.138      ; 3.607      ;
; -2.459 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.149      ; 3.617      ;
; -2.456 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.139      ; 3.604      ;
; -2.456 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.138      ; 3.603      ;
; -2.434 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.141      ; 3.584      ;
; -2.432 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a24~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.150      ; 3.591      ;
; -2.413 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.148      ; 3.570      ;
; -2.397 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.134      ; 3.540      ;
; -2.388 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.140      ; 3.537      ;
; -2.386 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a24~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.149      ; 3.544      ;
; -2.377 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.135      ; 3.521      ;
; -2.375 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a4~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.131      ; 3.515      ;
; -2.373 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.136      ; 3.518      ;
; -2.363 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.134      ; 3.506      ;
; -2.360 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.137      ; 3.506      ;
; -2.358 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.131      ; 3.498      ;
; -2.357 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.145      ; 3.511      ;
; -2.357 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.144      ; 3.510      ;
; -2.355 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a4~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.132      ; 3.496      ;
; -2.353 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.137      ; 3.499      ;
; -2.347 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.138      ; 3.494      ;
; -2.343 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.135      ; 3.487      ;
; -2.343 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.138      ; 3.490      ;
; -2.341 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a4~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.131      ; 3.481      ;
; -2.340 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.138      ; 3.487      ;
; -2.339 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.136      ; 3.484      ;
; -2.338 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.132      ; 3.479      ;
; -2.327 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.134      ; 3.470      ;
; -2.327 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.139      ; 3.475      ;
; -2.326 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.137      ; 3.472      ;
; -2.324 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.131      ; 3.464      ;
; -2.323 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.139      ; 3.471      ;
; -2.321 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a4~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.132      ; 3.462      ;
; -2.319 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.137      ; 3.465      ;
; -2.313 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.138      ; 3.460      ;
; -2.309 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.138      ; 3.456      ;
; -2.306 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.138      ; 3.453      ;
; -2.305 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a4~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.131      ; 3.445      ;
; -2.304 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.132      ; 3.445      ;
; -2.303 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.136      ; 3.448      ;
; -2.293 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.139      ; 3.441      ;
; -2.290 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.137      ; 3.436      ;
; -2.289 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.139      ; 3.437      ;
; -2.288 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.131      ; 3.428      ;
; -2.277 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.138      ; 3.424      ;
; -2.274 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.135      ; 3.418      ;
; -2.273 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.138      ; 3.420      ;
; -2.271 ; VGA_Driver640x480:VGA640x480|countY[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a8~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.145      ; 3.425      ;
; -2.271 ; VGA_Driver640x480:VGA640x480|countY[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a8~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.144      ; 3.424      ;
; -2.252 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a4~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.132      ; 3.393      ;
; -2.250 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.137      ; 3.396      ;
; -2.244 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.144      ; 3.397      ;
; -2.237 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.138      ; 3.384      ;
; -2.235 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.132      ; 3.376      ;
; -2.228 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.134      ; 3.371      ;
; -2.224 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.139      ; 3.372      ;
; -2.224 ; VGA_Driver640x480:VGA640x480|countY[6] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.145      ; 3.378      ;
; -2.220 ; VGA_Driver640x480:VGA640x480|countY[7] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.139      ; 3.368      ;
; -2.210 ; VGA_Driver640x480:VGA640x480|countY[4] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.144      ; 3.363      ;
; -2.206 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a4~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.131      ; 3.346      ;
; -2.204 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.136      ; 3.349      ;
; -2.191 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.137      ; 3.337      ;
; -2.190 ; VGA_Driver640x480:VGA640x480|countY[5] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.145      ; 3.344      ;
; -2.189 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.131      ; 3.329      ;
; -2.178 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.138      ; 3.325      ;
; -2.174 ; VGA_Driver640x480:VGA640x480|countY[8] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.138      ; 3.321      ;
; -2.174 ; VGA_Driver640x480:VGA640x480|countY[3] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 1.000        ; 0.144      ; 3.327      ;
; -2.158 ; VGA_Driver640x480:VGA640x480|countY[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a8~porta_address_reg0  ; clk25M       ; clk25M      ; 1.000        ; 0.144      ; 3.311      ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                  ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -0.023 ; clk25M    ; clk25M  ; clk25M       ; clk         ; 0.500        ; 0.786      ; 1.391      ;
; 0.473  ; clk25M    ; clk25M  ; clk25M       ; clk         ; 1.000        ; 0.786      ; 1.395      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                  ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.210 ; clk25M    ; clk25M  ; clk25M       ; clk         ; 0.000        ; 0.816      ; 1.245      ;
; 0.723 ; clk25M    ; clk25M  ; clk25M       ; clk         ; -0.500       ; 0.816      ; 1.258      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk25M'                                                                                                                                                                                              ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.301 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.421      ;
; 0.305 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.425      ;
; 0.310 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[0]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.432      ;
; 0.320 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.440      ;
; 0.321 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.441      ;
; 0.321 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.441      ;
; 0.322 ; VGA_Driver640x480:VGA640x480|countY[6] ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.442      ;
; 0.322 ; VGA_Driver640x480:VGA640x480|countY[5] ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.443      ;
; 0.326 ; VGA_Driver640x480:VGA640x480|countY[7] ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.446      ;
; 0.379 ; VGA_Driver640x480:VGA640x480|countX[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.223      ; 0.706      ;
; 0.384 ; VGA_Driver640x480:VGA640x480|countX[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.223      ; 0.711      ;
; 0.398 ; VGA_Driver640x480:VGA640x480|countX[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a36~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.223      ; 0.725      ;
; 0.454 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.574      ;
; 0.459 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.580      ;
; 0.462 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.582      ;
; 0.462 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.582      ;
; 0.469 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.589      ;
; 0.471 ; VGA_Driver640x480:VGA640x480|countY[5] ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.592      ;
; 0.479 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.599      ;
; 0.479 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.599      ;
; 0.480 ; VGA_Driver640x480:VGA640x480|countY[6] ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.600      ;
; 0.482 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.602      ;
; 0.509 ; VGA_Driver640x480:VGA640x480|countX[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.225      ; 0.838      ;
; 0.513 ; VGA_Driver640x480:VGA640x480|countX[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.222      ; 0.839      ;
; 0.517 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.637      ;
; 0.520 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.640      ;
; 0.523 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; VGA_Driver640x480:VGA640x480|countX[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 0.000        ; 0.224      ; 0.852      ;
; 0.525 ; VGA_Driver640x480:VGA640x480|countX[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a8~porta_address_reg0  ; clk25M       ; clk25M      ; 0.000        ; 0.230      ; 0.859      ;
; 0.525 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.645      ;
; 0.528 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.648      ;
; 0.528 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.648      ;
; 0.530 ; VGA_Driver640x480:VGA640x480|countX[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.230      ; 0.864      ;
; 0.532 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.652      ;
; 0.534 ; VGA_Driver640x480:VGA640x480|countY[5] ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.655      ;
; 0.535 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.655      ;
; 0.538 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.658      ;
; 0.543 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.035      ; 0.662      ;
; 0.545 ; VGA_Driver640x480:VGA640x480|countX[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.223      ; 0.872      ;
; 0.545 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.665      ;
; 0.547 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.667      ;
; 0.550 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.670      ;
; 0.552 ; VGA_Driver640x480:VGA640x480|countX[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a8~porta_address_reg0  ; clk25M       ; clk25M      ; 0.000        ; 0.230      ; 0.886      ;
; 0.553 ; VGA_Driver640x480:VGA640x480|countX[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 0.000        ; 0.224      ; 0.881      ;
; 0.555 ; VGA_Driver640x480:VGA640x480|countX[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.230      ; 0.889      ;
; 0.555 ; VGA_Driver640x480:VGA640x480|countX[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a32~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.230      ; 0.889      ;
; 0.557 ; VGA_Driver640x480:VGA640x480|countX[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.222      ; 0.883      ;
; 0.564 ; VGA_Driver640x480:VGA640x480|countY[4] ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.035      ; 0.683      ;
; 0.566 ; VGA_Driver640x480:VGA640x480|countX[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.223      ; 0.893      ;
; 0.567 ; VGA_Driver640x480:VGA640x480|countY[4] ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.035      ; 0.686      ;
; 0.568 ; VGA_Driver640x480:VGA640x480|countX[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.223      ; 0.895      ;
; 0.571 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.035      ; 0.690      ;
; 0.574 ; VGA_Driver640x480:VGA640x480|countX[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a12~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.225      ; 0.903      ;
; 0.583 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.703      ;
; 0.583 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.703      ;
; 0.586 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.706      ;
; 0.586 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.706      ;
; 0.591 ; VGA_Driver640x480:VGA640x480|countX[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a0~porta_address_reg0  ; clk25M       ; clk25M      ; 0.000        ; 0.224      ; 0.919      ;
; 0.591 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.711      ;
; 0.591 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.711      ;
; 0.594 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.714      ;
; 0.594 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.714      ;
; 0.598 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.718      ;
; 0.601 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.721      ;
; 0.613 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.733      ;
; 0.620 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.740      ;
; 0.622 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.035      ; 0.741      ;
; 0.623 ; VGA_Driver640x480:VGA640x480|countY[8] ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.743      ;
; 0.625 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.035      ; 0.744      ;
; 0.630 ; VGA_Driver640x480:VGA640x480|countY[4] ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.035      ; 0.749      ;
; 0.648 ; VGA_Driver640x480:VGA640x480|countX[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a8~porta_address_reg0  ; clk25M       ; clk25M      ; 0.000        ; 0.230      ; 0.982      ;
; 0.649 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.769      ;
; 0.649 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.769      ;
; 0.652 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.772      ;
; 0.655 ; VGA_Driver640x480:VGA640x480|countX[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.223      ; 0.982      ;
; 0.655 ; VGA_Driver640x480:VGA640x480|countX[1] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a28~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.234      ; 0.993      ;
; 0.657 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.777      ;
; 0.657 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.777      ;
; 0.658 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[0]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.778      ;
; 0.660 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.036      ; 0.780      ;
; 0.663 ; VGA_Driver640x480:VGA640x480|countX[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a44~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.222      ; 0.989      ;
; 0.663 ; VGA_Driver640x480:VGA640x480|countX[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.219      ; 0.986      ;
; 0.664 ; VGA_Driver640x480:VGA640x480|countX[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a16~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.223      ; 0.991      ;
; 0.669 ; VGA_Driver640x480:VGA640x480|countX[2] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a40~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.219      ; 0.992      ;
; 0.670 ; VGA_Driver640x480:VGA640x480|countX[0] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_ns71:auto_generated|ram_block1a20~porta_address_reg0 ; clk25M       ; clk25M      ; 0.000        ; 0.223      ; 0.997      ;
; 0.672 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk25M       ; clk25M      ; 0.000        ; 0.035      ; 0.791      ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -7.595   ; 0.210 ; N/A      ; N/A     ; -3.201              ;
;  clk             ; -0.841   ; 0.210 ; N/A      ; N/A     ; -3.000              ;
;  clk25M          ; -7.595   ; 0.301 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -146.388 ; 0.0   ; 0.0      ; 0.0     ; -74.126             ;
;  clk             ; -0.841   ; 0.000 ; N/A      ; N/A     ; -4.487              ;
;  clk25M          ; -145.547 ; 0.000 ; N/A      ; N/A     ; -69.639             ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_Hsync_n   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_Vsync_n   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clkout        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; bntr                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; bntl                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; clkout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; clkout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clkout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk25M     ; clk      ; 1        ; 1        ; 0        ; 0        ;
; clk25M     ; clk25M   ; 15581    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk25M     ; clk      ; 1        ; 1        ; 0        ; 0        ;
; clk25M     ; clk25M   ; 15581    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 19    ; 19   ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 42    ; 42   ;
+---------------------------------+-------+------+


+--------------------------------------+
; Clock Status Summary                 ;
+--------+--------+------+-------------+
; Target ; Clock  ; Type ; Status      ;
+--------+--------+------+-------------+
; clk    ; clk    ; Base ; Constrained ;
; clk25M ; clk25M ; Base ; Constrained ;
+--------+--------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Hsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Vsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clkout      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Hsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Vsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clkout      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Jun 28 15:40:17 2022
Info: Command: quartus_sta test_vga -c test_vga
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'test_vga.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk25M clk25M
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.595
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.595            -145.547 clk25M 
    Info (332119):    -0.841              -0.841 clk 
Info (332146): Worst-case hold slack is 0.637
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.637               0.000 clk 
    Info (332119):     0.749               0.000 clk25M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -69.639 clk25M 
    Info (332119):    -3.000              -4.487 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.873
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.873            -131.121 clk25M 
    Info (332119):    -0.742              -0.742 clk 
Info (332146): Worst-case hold slack is 0.585
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.585               0.000 clk 
    Info (332119):     0.700               0.000 clk25M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -69.639 clk25M 
    Info (332119):    -3.000              -4.487 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.695
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.695             -43.214 clk25M 
    Info (332119):    -0.023              -0.023 clk 
Info (332146): Worst-case hold slack is 0.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.210               0.000 clk 
    Info (332119):     0.301               0.000 clk25M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.047 clk 
    Info (332119):    -1.000             -33.000 clk25M 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4727 megabytes
    Info: Processing ended: Tue Jun 28 15:40:22 2022
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


