ARM GAS  /tmp/ccZrNGt6.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gpio.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_GPIO_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB134:
  28              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
ARM GAS  /tmp/ccZrNGt6.s 			page 2


  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  29              		.loc 1 43 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 40
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  34              		.cfi_def_cfa_offset 20
  35              		.cfi_offset 4, -20
  36              		.cfi_offset 5, -16
  37              		.cfi_offset 6, -12
  38              		.cfi_offset 7, -8
  39              		.cfi_offset 14, -4
  40 0002 8BB0     		sub	sp, sp, #44
  41              		.cfi_def_cfa_offset 64
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 45 3 view .LVU1
  43              		.loc 1 45 20 is_stmt 0 view .LVU2
  44 0004 0024     		movs	r4, #0
  45 0006 0594     		str	r4, [sp, #20]
  46 0008 0694     		str	r4, [sp, #24]
  47 000a 0794     		str	r4, [sp, #28]
  48 000c 0894     		str	r4, [sp, #32]
  49 000e 0994     		str	r4, [sp, #36]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  50              		.loc 1 48 3 is_stmt 1 view .LVU3
  51              	.LBB2:
  52              		.loc 1 48 3 view .LVU4
  53 0010 0194     		str	r4, [sp, #4]
  54              		.loc 1 48 3 view .LVU5
  55 0012 3C4B     		ldr	r3, .L3
  56 0014 1A6B     		ldr	r2, [r3, #48]
  57 0016 42F08002 		orr	r2, r2, #128
  58 001a 1A63     		str	r2, [r3, #48]
  59              		.loc 1 48 3 view .LVU6
  60 001c 1A6B     		ldr	r2, [r3, #48]
  61 001e 02F08002 		and	r2, r2, #128
  62 0022 0192     		str	r2, [sp, #4]
  63              		.loc 1 48 3 view .LVU7
  64 0024 019A     		ldr	r2, [sp, #4]
  65              	.LBE2:
  66              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
ARM GAS  /tmp/ccZrNGt6.s 			page 3


  67              		.loc 1 49 3 view .LVU9
  68              	.LBB3:
  69              		.loc 1 49 3 view .LVU10
  70 0026 0294     		str	r4, [sp, #8]
  71              		.loc 1 49 3 view .LVU11
  72 0028 1A6B     		ldr	r2, [r3, #48]
  73 002a 42F00402 		orr	r2, r2, #4
  74 002e 1A63     		str	r2, [r3, #48]
  75              		.loc 1 49 3 view .LVU12
  76 0030 1A6B     		ldr	r2, [r3, #48]
  77 0032 02F00402 		and	r2, r2, #4
  78 0036 0292     		str	r2, [sp, #8]
  79              		.loc 1 49 3 view .LVU13
  80 0038 029A     		ldr	r2, [sp, #8]
  81              	.LBE3:
  82              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  83              		.loc 1 50 3 view .LVU15
  84              	.LBB4:
  85              		.loc 1 50 3 view .LVU16
  86 003a 0394     		str	r4, [sp, #12]
  87              		.loc 1 50 3 view .LVU17
  88 003c 1A6B     		ldr	r2, [r3, #48]
  89 003e 42F00102 		orr	r2, r2, #1
  90 0042 1A63     		str	r2, [r3, #48]
  91              		.loc 1 50 3 view .LVU18
  92 0044 1A6B     		ldr	r2, [r3, #48]
  93 0046 02F00102 		and	r2, r2, #1
  94 004a 0392     		str	r2, [sp, #12]
  95              		.loc 1 50 3 view .LVU19
  96 004c 039A     		ldr	r2, [sp, #12]
  97              	.LBE4:
  98              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  99              		.loc 1 51 3 view .LVU21
 100              	.LBB5:
 101              		.loc 1 51 3 view .LVU22
 102 004e 0494     		str	r4, [sp, #16]
 103              		.loc 1 51 3 view .LVU23
 104 0050 1A6B     		ldr	r2, [r3, #48]
 105 0052 42F00202 		orr	r2, r2, #2
 106 0056 1A63     		str	r2, [r3, #48]
 107              		.loc 1 51 3 view .LVU24
 108 0058 1B6B     		ldr	r3, [r3, #48]
 109 005a 03F00203 		and	r3, r3, #2
 110 005e 0493     		str	r3, [sp, #16]
 111              		.loc 1 51 3 view .LVU25
 112 0060 049B     		ldr	r3, [sp, #16]
 113              	.LBE5:
 114              		.loc 1 51 3 view .LVU26
  52:Core/Src/gpio.c **** 
  53:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  54:Core/Src/gpio.c ****   HAL_GPIO_WritePin(ECAT_RST_GPIO_Port, ECAT_RST_Pin, GPIO_PIN_SET);
 115              		.loc 1 54 3 view .LVU27
 116 0062 294F     		ldr	r7, .L3+4
 117 0064 0122     		movs	r2, #1
 118 0066 0421     		movs	r1, #4
ARM GAS  /tmp/ccZrNGt6.s 			page 4


 119 0068 3846     		mov	r0, r7
 120 006a FFF7FEFF 		bl	HAL_GPIO_WritePin
 121              	.LVL0:
  55:Core/Src/gpio.c **** 
  56:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  57:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOB, ECAT_SPI_NSS_Pin|LED3_Pin|LED2_Pin|LED1_Pin, GPIO_PIN_RESET);
 122              		.loc 1 57 3 view .LVU28
 123 006e 274E     		ldr	r6, .L3+8
 124 0070 2246     		mov	r2, r4
 125 0072 4FF47041 		mov	r1, #61440
 126 0076 3046     		mov	r0, r6
 127 0078 FFF7FEFF 		bl	HAL_GPIO_WritePin
 128              	.LVL1:
  58:Core/Src/gpio.c **** 
  59:Core/Src/gpio.c ****   /*Configure GPIO pins : PAPin PAPin PAPin */
  60:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = ECAT_SYNC0_Pin|ECAT_SYNC1_Pin|ECAT_SPI_IRQ_Pin;
 129              		.loc 1 60 3 view .LVU29
 130              		.loc 1 60 23 is_stmt 0 view .LVU30
 131 007c 40F20313 		movw	r3, #259
 132 0080 0593     		str	r3, [sp, #20]
  61:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 133              		.loc 1 61 3 is_stmt 1 view .LVU31
 134              		.loc 1 61 24 is_stmt 0 view .LVU32
 135 0082 4FF48813 		mov	r3, #1114112
 136 0086 0693     		str	r3, [sp, #24]
  62:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 137              		.loc 1 62 3 is_stmt 1 view .LVU33
 138              		.loc 1 62 24 is_stmt 0 view .LVU34
 139 0088 0794     		str	r4, [sp, #28]
  63:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 140              		.loc 1 63 3 is_stmt 1 view .LVU35
 141 008a 05A9     		add	r1, sp, #20
 142 008c 3846     		mov	r0, r7
 143 008e FFF7FEFF 		bl	HAL_GPIO_Init
 144              	.LVL2:
  64:Core/Src/gpio.c **** 
  65:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = ECAT_RST_Pin;
 145              		.loc 1 66 3 view .LVU36
 146              		.loc 1 66 23 is_stmt 0 view .LVU37
 147 0092 0423     		movs	r3, #4
 148 0094 0593     		str	r3, [sp, #20]
  67:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 149              		.loc 1 67 3 is_stmt 1 view .LVU38
 150              		.loc 1 67 24 is_stmt 0 view .LVU39
 151 0096 0125     		movs	r5, #1
 152 0098 0695     		str	r5, [sp, #24]
  68:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 153              		.loc 1 68 3 is_stmt 1 view .LVU40
 154              		.loc 1 68 24 is_stmt 0 view .LVU41
 155 009a 0795     		str	r5, [sp, #28]
  69:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 156              		.loc 1 69 3 is_stmt 1 view .LVU42
 157              		.loc 1 69 25 is_stmt 0 view .LVU43
 158 009c 0894     		str	r4, [sp, #32]
  70:Core/Src/gpio.c ****   HAL_GPIO_Init(ECAT_RST_GPIO_Port, &GPIO_InitStruct);
 159              		.loc 1 70 3 is_stmt 1 view .LVU44
ARM GAS  /tmp/ccZrNGt6.s 			page 5


 160 009e 05A9     		add	r1, sp, #20
 161 00a0 3846     		mov	r0, r7
 162 00a2 FFF7FEFF 		bl	HAL_GPIO_Init
 163              	.LVL3:
  71:Core/Src/gpio.c **** 
  72:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  73:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = ECAT_SPI_NSS_Pin;
 164              		.loc 1 73 3 view .LVU45
 165              		.loc 1 73 23 is_stmt 0 view .LVU46
 166 00a6 4FF48053 		mov	r3, #4096
 167 00aa 0593     		str	r3, [sp, #20]
  74:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 168              		.loc 1 74 3 is_stmt 1 view .LVU47
 169              		.loc 1 74 24 is_stmt 0 view .LVU48
 170 00ac 0695     		str	r5, [sp, #24]
  75:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 171              		.loc 1 75 3 is_stmt 1 view .LVU49
 172              		.loc 1 75 24 is_stmt 0 view .LVU50
 173 00ae 0795     		str	r5, [sp, #28]
  76:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 174              		.loc 1 76 3 is_stmt 1 view .LVU51
 175              		.loc 1 76 25 is_stmt 0 view .LVU52
 176 00b0 0894     		str	r4, [sp, #32]
  77:Core/Src/gpio.c ****   HAL_GPIO_Init(ECAT_SPI_NSS_GPIO_Port, &GPIO_InitStruct);
 177              		.loc 1 77 3 is_stmt 1 view .LVU53
 178 00b2 05A9     		add	r1, sp, #20
 179 00b4 3046     		mov	r0, r6
 180 00b6 FFF7FEFF 		bl	HAL_GPIO_Init
 181              	.LVL4:
  78:Core/Src/gpio.c **** 
  79:Core/Src/gpio.c ****   /*Configure GPIO pins : PBPin PBPin PBPin */
  80:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LED3_Pin|LED2_Pin|LED1_Pin;
 182              		.loc 1 80 3 view .LVU54
 183              		.loc 1 80 23 is_stmt 0 view .LVU55
 184 00ba 4FF46043 		mov	r3, #57344
 185 00be 0593     		str	r3, [sp, #20]
  81:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 186              		.loc 1 81 3 is_stmt 1 view .LVU56
 187              		.loc 1 81 24 is_stmt 0 view .LVU57
 188 00c0 0695     		str	r5, [sp, #24]
  82:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 189              		.loc 1 82 3 is_stmt 1 view .LVU58
 190              		.loc 1 82 24 is_stmt 0 view .LVU59
 191 00c2 0223     		movs	r3, #2
 192 00c4 0793     		str	r3, [sp, #28]
  83:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 193              		.loc 1 83 3 is_stmt 1 view .LVU60
 194              		.loc 1 83 25 is_stmt 0 view .LVU61
 195 00c6 0894     		str	r4, [sp, #32]
  84:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 196              		.loc 1 84 3 is_stmt 1 view .LVU62
 197 00c8 05A9     		add	r1, sp, #20
 198 00ca 3046     		mov	r0, r6
 199 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 200              	.LVL5:
  85:Core/Src/gpio.c **** 
  86:Core/Src/gpio.c ****   /* EXTI interrupt init*/
ARM GAS  /tmp/ccZrNGt6.s 			page 6


  87:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 1);
 201              		.loc 1 87 3 view .LVU63
 202 00d0 2A46     		mov	r2, r5
 203 00d2 2946     		mov	r1, r5
 204 00d4 0620     		movs	r0, #6
 205 00d6 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 206              	.LVL6:
  88:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 207              		.loc 1 88 3 view .LVU64
 208 00da 0620     		movs	r0, #6
 209 00dc FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 210              	.LVL7:
  89:Core/Src/gpio.c **** 
  90:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 1);
 211              		.loc 1 90 3 view .LVU65
 212 00e0 2A46     		mov	r2, r5
 213 00e2 2946     		mov	r1, r5
 214 00e4 0720     		movs	r0, #7
 215 00e6 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 216              	.LVL8:
  91:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 217              		.loc 1 91 3 view .LVU66
 218 00ea 0720     		movs	r0, #7
 219 00ec FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 220              	.LVL9:
  92:Core/Src/gpio.c **** 
  93:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 221              		.loc 1 93 3 view .LVU67
 222 00f0 2246     		mov	r2, r4
 223 00f2 2146     		mov	r1, r4
 224 00f4 1720     		movs	r0, #23
 225 00f6 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 226              	.LVL10:
  94:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 227              		.loc 1 94 3 view .LVU68
 228 00fa 1720     		movs	r0, #23
 229 00fc FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 230              	.LVL11:
  95:Core/Src/gpio.c **** 
  96:Core/Src/gpio.c **** }
 231              		.loc 1 96 1 is_stmt 0 view .LVU69
 232 0100 0BB0     		add	sp, sp, #44
 233              		.cfi_def_cfa_offset 20
 234              		@ sp needed
 235 0102 F0BD     		pop	{r4, r5, r6, r7, pc}
 236              	.L4:
 237              		.align	2
 238              	.L3:
 239 0104 00380240 		.word	1073887232
 240 0108 00000240 		.word	1073872896
 241 010c 00040240 		.word	1073873920
 242              		.cfi_endproc
 243              	.LFE134:
 245              		.text
 246              	.Letext0:
 247              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 248              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
ARM GAS  /tmp/ccZrNGt6.s 			page 7


 249              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f427xx.h"
 250              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 251              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccZrNGt6.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccZrNGt6.s:20     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccZrNGt6.s:26     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccZrNGt6.s:239    .text.MX_GPIO_Init:0000000000000104 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
