Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Mon Mar 29 13:40:46 2021
| Host             : DESKTOP-9SQCBTG running 64-bit major release  (build 9200)
| Command          : report_power -file ZC706_Gen2x4If128_power_routed.rpt -pb ZC706_Gen2x4If128_power_summary_routed.pb -rpx ZC706_Gen2x4If128_power_routed.rpx
| Design           : ZC706_Gen2x4If128
| Device           : xc7z045ffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.087        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.851        |
| Device Static (W)        | 0.235        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 81.3         |
| Junction Temperature (C) | 28.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.142 |       11 |       --- |             --- |
| Slice Logic              |     0.063 |    45338 |       --- |             --- |
|   LUT as Logic           |     0.055 |    14324 |    218600 |            6.55 |
|   Register               |     0.005 |    24229 |    437200 |            5.54 |
|   CARRY4                 |     0.003 |      914 |     54650 |            1.67 |
|   LUT as Shift Register  |    <0.001 |      222 |     70400 |            0.32 |
|   F7/F8 Muxes            |    <0.001 |      855 |    218600 |            0.39 |
|   LUT as Distributed RAM |    <0.001 |       38 |     70400 |            0.05 |
|   Others                 |     0.000 |     1331 |       --- |             --- |
| Signals                  |     0.089 |    35370 |       --- |             --- |
| Block RAM                |     0.123 |       55 |       545 |           10.09 |
| MMCM                     |     0.108 |        1 |         8 |           12.50 |
| DSPs                     |     0.014 |       16 |       900 |            1.78 |
| I/O                      |     0.000 |        5 |       362 |            1.38 |
| GTX                      |     1.253 |        4 |        16 |           25.00 |
| Hard IPs                 |     0.058 |        1 |       --- |             --- |
|   PCIE                   |     0.058 |        1 |         1 |          100.00 |
| Static Power             |     0.235 |          |           |                 |
| Total                    |     2.087 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.689 |       0.629 |      0.060 |
| Vccaux    |       1.800 |     0.099 |       0.059 |      0.040 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.012 |       0.008 |      0.004 |
| MGTAVcc   |       1.000 |     0.646 |       0.637 |      0.008 |
| MGTAVtt   |       1.200 |     0.387 |       0.377 |      0.010 |
| MGTVccaux |       1.800 |     0.010 |       0.010 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------+-------------------------------------------------------------------------------------------------+-----------------+
| Clock               | Domain                                                                                          | Constraint (ns) |
+---------------------+-------------------------------------------------------------------------------------------------+-----------------+
| clk_125mhz_mux_x0y0 | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0  |             4.0 |
| clk_125mhz_x0y0     | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz      |             8.0 |
| clk_250mhz_mux_x0y0 | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0  |             4.0 |
| clk_250mhz_x0y0     | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz      |             4.0 |
| mmcm_fb             | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb         |            10.0 |
| pcie_refclk         | pcie_refclk                                                                                     |             5.0 |
| txoutclk_x0y0       | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out |            10.0 |
| userclk1            | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1        |             4.0 |
| userclk2            | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2        |             8.0 |
+---------------------+-------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| ZC706_Gen2x4If128             |     1.851 |
|   PCIeGen2x4If128_i           |     1.487 |
|     inst                      |     1.487 |
|       inst                    |     1.487 |
|   imag_data                   |     0.012 |
|   real_data                   |     0.012 |
|   riffa                       |     0.229 |
|     engine_layer_inst         |     0.048 |
|       rx_engine_classic_inst  |     0.005 |
|       tx_engine_classic_inst  |     0.044 |
|     riffa_inst                |     0.180 |
|       channels[0].channel     |     0.073 |
|       channels[1].channel     |     0.074 |
|       reg_inst                |     0.002 |
|       reorderQueue            |     0.020 |
|       tx_mux_inst             |     0.009 |
|   top_mem_DualPort_and_FFT    |     0.112 |
|     FFT_Reorder_x_num_wrapper |     0.063 |
|       FFT_Reorder_x_num_i     |     0.063 |
|     MEM_imag_0                |     0.006 |
|     MEM_imag_1                |     0.006 |
|     MEM_imag_2                |     0.006 |
|     MEM_imag_3                |     0.006 |
|     MEM_real_0                |     0.006 |
|     MEM_real_1                |     0.006 |
|     MEM_real_2                |     0.006 |
|     MEM_real_3                |     0.006 |
+-------------------------------+-----------+


