#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri May 17 13:02:34 2024
# Process ID: 198872
# Current directory: E:/VivadoWS/ASIC_for_ML-in-Hardware
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent197136 E:\VivadoWS\ASIC_for_ML-in-Hardware\mini_prj.xpr
# Log file: E:/VivadoWS/ASIC_for_ML-in-Hardware/vivado.log
# Journal file: E:/VivadoWS/ASIC_for_ML-in-Hardware\vivado.jou
# Running On: DESKTOP-QHCEGM4, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 10, Host memory: 68523 MB
#-----------------------------------------------------------
start_gui
open_project E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.xpr
update_compile_order -fileset sources_1
generate_target Simulation [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_8/x_bram_8.xci]
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_8/x_bram_8.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_8/x_bram_8.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_7/x_bram_7.xci]
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_7/x_bram_7.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_7/x_bram_7.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_6/x_bram_6.xci]
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_6/x_bram_6.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_6/x_bram_6.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_5/x_bram_5.xci]
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_5/x_bram_5.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_5/x_bram_5.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_4/x_bram_4.xci]
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_4/x_bram_4.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_4/x_bram_4.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_3/x_bram_3.xci]
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_3/x_bram_3.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_3/x_bram_3.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_2/x_bram_2.xci]
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_2/x_bram_2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_2/x_bram_2.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_1/x_bram_1.xci]
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_1/x_bram_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_1/x_bram_1.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_8/w_bram_8.xci]
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_8/w_bram_8.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_8/w_bram_8.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_7/w_bram_7.xci]
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_7/w_bram_7.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_7/w_bram_7.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_6/w_bram_6.xci]
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_6/w_bram_6.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_6/w_bram_6.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_5/w_bram_5.xci]
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_5/w_bram_5.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_5/w_bram_5.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_4/w_bram_4.xci]
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_4/w_bram_4.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_4/w_bram_4.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_3/w_bram_3.xci]
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_3/w_bram_3.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_3/w_bram_3.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_2/w_bram_2.xci]
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_2/w_bram_2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_2/w_bram_2.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_1/w_bram_1.xci]
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_1/w_bram_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_1/w_bram_1.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source tb_top_module.tcl
reset_run x_bram_1_synth_1
launch_runs x_bram_1_synth_1
wait_on_run x_bram_1_synth_1
reset_run w_bram_1_synth_1
launch_runs w_bram_1_synth_1
wait_on_run w_bram_1_synth_1
reset_run x_bram_2_synth_1
launch_runs x_bram_2_synth_1
wait_on_run x_bram_2_synth_1
reset_run x_bram_3_synth_1
launch_runs x_bram_3_synth_1
wait_on_run x_bram_3_synth_1
reset_run x_bram_4_synth_1
launch_runs x_bram_4_synth_1
wait_on_run x_bram_4_synth_1
reset_run x_bram_5_synth_1
launch_runs x_bram_5_synth_1
wait_on_run x_bram_5_synth_1
reset_run x_bram_6_synth_1
launch_runs x_bram_6_synth_1
wait_on_run x_bram_6_synth_1
reset_run x_bram_7_synth_1
launch_runs x_bram_7_synth_1
wait_on_run x_bram_7_synth_1
reset_run x_bram_8_synth_1
launch_runs x_bram_8_synth_1
wait_on_run x_bram_8_synth_1
reset_run w_bram_2_synth_1
launch_runs w_bram_2_synth_1
wait_on_run w_bram_2_synth_1
reset_run w_bram_3_synth_1
launch_runs w_bram_3_synth_1
wait_on_run w_bram_3_synth_1
reset_run w_bram_4_synth_1
launch_runs w_bram_4_synth_1
wait_on_run w_bram_4_synth_1
reset_run w_bram_5_synth_1
launch_runs w_bram_5_synth_1
wait_on_run w_bram_5_synth_1
reset_run w_bram_6_synth_1
launch_runs w_bram_6_synth_1
wait_on_run w_bram_6_synth_1
reset_run w_bram_7_synth_1
reset_run w_bram_8_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
close_sim
launch_simulation
source tb_top_module.tcl
set_property -dict [list CONFIG.Write_Depth_A {1024} CONFIG.Coe_File {E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/FCNet1/fc1_weight_block_0.coe}] [get_ips w_bram_1]
generate_target all [get_files  E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_1/w_bram_1.xci]
catch { config_ip_cache -export [get_ips -all w_bram_1] }
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_1/w_bram_1.xci] -no_script -sync -force -quiet
reset_run w_bram_1_synth_1
launch_runs w_bram_1_synth_1 -jobs 16
wait_on_run w_bram_1_synth_1
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_1/w_bram_1.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Depth_A {1024} CONFIG.Coe_File {E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/FCNet1/fc1_weight_block_1.coe}] [get_ips w_bram_2]
generate_target all [get_files  E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_2/w_bram_2.xci]
catch { config_ip_cache -export [get_ips -all w_bram_2] }
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_2/w_bram_2.xci] -no_script -sync -force -quiet
reset_run w_bram_2_synth_1
launch_runs w_bram_2_synth_1 -jobs 16
wait_on_run w_bram_2_synth_1
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_2/w_bram_2.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Depth_A {1024} CONFIG.Coe_File {E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/FCNet1/fc1_weight_block_2.coe}] [get_ips w_bram_3]
generate_target all [get_files  E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_3/w_bram_3.xci]
catch { config_ip_cache -export [get_ips -all w_bram_3] }
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_3/w_bram_3.xci] -no_script -sync -force -quiet
reset_run w_bram_3_synth_1
launch_runs w_bram_3_synth_1 -jobs 16
wait_on_run w_bram_3_synth_1
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_3/w_bram_3.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Depth_A {1024} CONFIG.Coe_File {E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/FCNet1/fc1_weight_block_3.coe}] [get_ips w_bram_4]
generate_target all [get_files  E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_4/w_bram_4.xci]
catch { config_ip_cache -export [get_ips -all w_bram_4] }
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_4/w_bram_4.xci] -no_script -sync -force -quiet
reset_run w_bram_4_synth_1
launch_runs w_bram_4_synth_1 -jobs 16
wait_on_run w_bram_4_synth_1
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_4/w_bram_4.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Depth_A {1024} CONFIG.Coe_File {E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/FCNet1/fc1_weight_block_4.coe}] [get_ips w_bram_5]
generate_target all [get_files  E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_5/w_bram_5.xci]
catch { config_ip_cache -export [get_ips -all w_bram_5] }
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_5/w_bram_5.xci] -no_script -sync -force -quiet
reset_run w_bram_5_synth_1
launch_runs w_bram_5_synth_1 -jobs 16
wait_on_run w_bram_5_synth_1
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_5/w_bram_5.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Depth_A {1024} CONFIG.Coe_File {E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/FCNet1/fc1_weight_block_5.coe}] [get_ips w_bram_6]
generate_target all [get_files  E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_6/w_bram_6.xci]
catch { config_ip_cache -export [get_ips -all w_bram_6] }
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_6/w_bram_6.xci] -no_script -sync -force -quiet
reset_run w_bram_6_synth_1
launch_runs w_bram_6_synth_1 -jobs 16
wait_on_run w_bram_6_synth_1
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_6/w_bram_6.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Depth_A {1024} CONFIG.Coe_File {E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/FCNet1/fc1_weight_block_6.coe}] [get_ips w_bram_7]
generate_target all [get_files  E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_7/w_bram_7.xci]
catch { config_ip_cache -export [get_ips -all w_bram_7] }
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_7/w_bram_7.xci] -no_script -sync -force -quiet
reset_run w_bram_7_synth_1
launch_runs w_bram_7_synth_1 -jobs 16
wait_on_run w_bram_7_synth_1
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_7/w_bram_7.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Depth_A {1024} CONFIG.Coe_File {E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/FCNet1/fc1_weight_block_7.coe}] [get_ips w_bram_8]
generate_target all [get_files  E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_8/w_bram_8.xci]
catch { config_ip_cache -export [get_ips -all w_bram_8] }
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_8/w_bram_8.xci] -no_script -sync -force -quiet
reset_run w_bram_8_synth_1
launch_runs w_bram_8_synth_1 -jobs 16
wait_on_run w_bram_8_synth_1
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/w_bram_8/w_bram_8.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/inputdata_8block/input_block_0.coe}] [get_ips x_bram_1]
generate_target all [get_files  E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_1/x_bram_1.xci]
catch { config_ip_cache -export [get_ips -all x_bram_1] }
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_1/x_bram_1.xci] -no_script -sync -force -quiet
reset_run x_bram_1_synth_1
launch_runs x_bram_1_synth_1 -jobs 16
wait_on_run x_bram_1_synth_1
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_1/x_bram_1.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/inputdata_8block/input_block_1.coe}] [get_ips x_bram_2]
generate_target all [get_files  E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_2/x_bram_2.xci]
catch { config_ip_cache -export [get_ips -all x_bram_2] }
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_2/x_bram_2.xci] -no_script -sync -force -quiet
reset_run x_bram_2_synth_1
launch_runs x_bram_2_synth_1 -jobs 16
wait_on_run x_bram_2_synth_1
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_2/x_bram_2.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/inputdata_8block/input_block_2.coe}] [get_ips x_bram_3]
generate_target all [get_files  E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_3/x_bram_3.xci]
catch { config_ip_cache -export [get_ips -all x_bram_3] }
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_3/x_bram_3.xci] -no_script -sync -force -quiet
reset_run x_bram_3_synth_1
launch_runs x_bram_3_synth_1 -jobs 16
wait_on_run x_bram_3_synth_1
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_3/x_bram_3.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/inputdata_8block/input_block_3.coe}] [get_ips x_bram_4]
generate_target all [get_files  E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_4/x_bram_4.xci]
catch { config_ip_cache -export [get_ips -all x_bram_4] }
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_4/x_bram_4.xci] -no_script -sync -force -quiet
reset_run x_bram_4_synth_1
launch_runs x_bram_4_synth_1 -jobs 16
wait_on_run x_bram_4_synth_1
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_4/x_bram_4.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/inputdata_8block/input_block_4.coe}] [get_ips x_bram_5]
generate_target all [get_files  E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_5/x_bram_5.xci]
catch { config_ip_cache -export [get_ips -all x_bram_5] }
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_5/x_bram_5.xci] -no_script -sync -force -quiet
reset_run x_bram_5_synth_1
launch_runs x_bram_5_synth_1 -jobs 16
wait_on_run x_bram_5_synth_1
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_5/x_bram_5.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/inputdata_8block/input_block_5.coe}] [get_ips x_bram_6]
generate_target all [get_files  E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_6/x_bram_6.xci]
catch { config_ip_cache -export [get_ips -all x_bram_6] }
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_6/x_bram_6.xci] -no_script -sync -force -quiet
reset_run x_bram_6_synth_1
launch_runs x_bram_6_synth_1 -jobs 16
wait_on_run x_bram_6_synth_1
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_6/x_bram_6.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/inputdata_8block/input_block_6.coe}] [get_ips x_bram_7]
generate_target all [get_files  E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_7/x_bram_7.xci]
catch { config_ip_cache -export [get_ips -all x_bram_7] }
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_7/x_bram_7.xci] -no_script -sync -force -quiet
reset_run x_bram_7_synth_1
launch_runs x_bram_7_synth_1 -jobs 16
wait_on_run x_bram_7_synth_1
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_7/x_bram_7.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/inputdata_8block/input_block_7.coe}] [get_ips x_bram_8]
generate_target all [get_files  E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_8/x_bram_8.xci]
catch { config_ip_cache -export [get_ips -all x_bram_8] }
export_ip_user_files -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_8/x_bram_8.xci] -no_script -sync -force -quiet
reset_run x_bram_8_synth_1
launch_runs x_bram_8_synth_1 -jobs 16
wait_on_run x_bram_8_synth_1
export_simulation -of_objects [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/ip/x_bram_8/x_bram_8.xci] -directory E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files -ipstatic_source_dir E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/win64/viado2022lib} {questa=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/questa} {riviera=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/riviera} {activehdl=E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/w_bram_1.coe] -no_script -reset -force -quiet
remove_files  E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/w_bram_1.coe
export_ip_user_files -of_objects  [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/w_bram_2.coe] -no_script -reset -force -quiet
remove_files  E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/w_bram_2.coe
export_ip_user_files -of_objects  [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/w_bram_8.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/w_bram_7.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/w_bram_6.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/w_bram_5.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/w_bram_4.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/w_bram_3.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/x_bram_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/x_bram_4.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/x_bram_3.coe] -no_script -reset -force -quiet
remove_files  {E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/w_bram_8.coe E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/w_bram_7.coe E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/w_bram_6.coe E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/w_bram_5.coe E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/w_bram_4.coe E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/w_bram_3.coe E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/x_bram_2.coe E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/x_bram_4.coe E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/x_bram_3.coe}
export_ip_user_files -of_objects  [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/imports/coe/x_bram_1.coe] -no_script -reset -force -quiet
remove_files  E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/imports/coe/x_bram_1.coe
file delete -force E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/imports/coe/x_bram_1.coe
export_ip_user_files -of_objects  [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/x_bram_5.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/x_bram_6.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/x_bram_7.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/x_bram_8.coe] -no_script -reset -force -quiet
remove_files  {E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/x_bram_5.coe E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/x_bram_6.coe E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/x_bram_7.coe E:/VivadoWS/ASIC_for_ML-in-Hardware/coe/x_bram_8.coe}
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
close_sim
launch_simulation
source tb_top_module.tcl
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_sim
launch_simulation
source tb_top_module.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_simulation
source tb_top_module.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_simulation
source tb_top_module.tcl
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_sim
launch_simulation
source tb_top_module.tcl
run 10 ms
run all
run 10 ms
close_sim
launch_simulation
source tb_top_module.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
close_sim
launch_simulation
source tb_top_module.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_single_pe [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
launch_simulation
source tb_single_pe.tcl
close_sim
launch_simulation
source tb_single_pe.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source tb_single_pe.tcl
close_sim
launch_simulation
source tb_single_pe.tcl
close_sim
launch_simulation
source tb_single_pe.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_top_module [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_simulation
source tb_top_module.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
source tb_top_module.tcl
update_compile_order -fileset sources_1
close_sim
update_compile_order -fileset sources_1
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
source tb_top_module.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_simulation
source tb_top_module.tcl
close [ open E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/fc1_systolic_array.v w ]
add_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/fc1_systolic_array.v
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/fc1_systolic_array.v]
close_sim
launch_simulation
launch_simulation
source tb_top_module.tcl
set_property is_enabled true [get_files  E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/fc1_systolic_array.v]
update_compile_order -fileset sources_1
close [ open E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/fc1_adder_tree.v w ]
add_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/fc1_adder_tree.v
update_compile_order -fileset sources_1
close_sim
launch_simulation
source tb_top_module.tcl
run 10 ms
restart
run 4 ms
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_simulation
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_simulation
source tb_top_module.tcl
run 4 ms
close_sim
close [ open E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/fc1_ctrl_v2.v w ]
add_files E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/fc1_ctrl_v2.v
update_compile_order -fileset sources_1
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_module [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source tb_top_module.tcl
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_sim
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_simulation
source tb_top_module.tcl
run 4 ms
reset_run synth_1
close_sim
launch_simulation
source tb_top_module.tcl
run 4 ms
save_wave_config {E:/VivadoWS/ASIC_for_ML-in-Hardware/tb_top_module_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/VivadoWS/ASIC_for_ML-in-Hardware/tb_top_module_behav.wcfg
set_property xsim.view E:/VivadoWS/ASIC_for_ML-in-Hardware/tb_top_module_behav.wcfg [get_filesets sim_1]
close_sim
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_simulation
open_wave_config E:/VivadoWS/ASIC_for_ML-in-Hardware/tb_top_module_behav.wcfg
source tb_top_module.tcl
run 4 ms
synth_design -rtl -rtl_skip_mlo -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
refresh_design
close_design
refresh_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
current_design synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_design
set_property is_enabled false [get_files  E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/fc1_systolic_array.v]
set_property is_enabled false [get_files  E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/fc1_adder_tree.v]
set_property is_enabled false [get_files  E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/fc1_ctrl_v2.v]
close_design
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
open_run synth_1 -name synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
close_sim
