/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _PU_TIMERS_H_
#define _PU_TIMERS_H_


/* ####################################################################### */
/*        ENUMERATION MACROS                                               */
/* ####################################################################### */

/* Enumeration: pu_DW_apb_timers::TIMER1CONTROLREG::TIMER_ENABLE::TIMER_ENABLE */
/* Source filename: pu_timers.csr, line: 68                                */
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_ENABLE_TIMER_ENABLE_DISABLE 0x0u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_ENABLE_TIMER_ENABLE_ENABLED 0x1u

/* Enumeration: pu_DW_apb_timers::TIMER1CONTROLREG::TIMER_INTERRUPT_MASK::TIMER_INTERRUPT_MASK */
/* Source filename: pu_timers.csr, line: 106                               */
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_INTERRUPT_MASK_TIMER_INTERRUPT_MASK_MASKED 0x1u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_INTERRUPT_MASK_TIMER_INTERRUPT_MASK_UNMASKED 0x0u

/* Enumeration: pu_DW_apb_timers::TIMER1CONTROLREG::TIMER_MODE::TIMER_MODE */
/* Source filename: pu_timers.csr, line: 88                                */
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_MODE_TIMER_MODE_FREE_RUNNING 0x0u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_MODE_TIMER_MODE_USER_DEFINED 0x1u

/* Enumeration: pu_DW_apb_timers::TIMER1CONTROLREG::TIMER_PWM::TIMER_PWM   */
/* Source filename: pu_timers.csr, line: 125                               */
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_PWM_TIMER_PWM_DISABLE 0x0u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_PWM_TIMER_PWM_ENABLED 0x1u

/* Enumeration: pu_DW_apb_timers::TIMER1INTSTAT::TimerNIntStatus::TimerNIntStatus */
/* Source filename: pu_timers.csr, line: 189                               */
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_TIMERNINTSTATUS_TIMERNINTSTATUS_ACTIVE 0x1u
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_TIMERNINTSTATUS_TIMERNINTSTATUS_INACTIVE 0x0u

/* Enumeration: pu_DW_apb_timers::TIMER2CONTROLREG::TIMER_ENABLE::TIMER_ENABLE */
/* Source filename: pu_timers.csr, line: 268                               */
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_ENABLE_TIMER_ENABLE_DISABLE 0x0u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_ENABLE_TIMER_ENABLE_ENABLED 0x1u

/* Enumeration: pu_DW_apb_timers::TIMER2CONTROLREG::TIMER_INTERRUPT_MASK::TIMER_INTERRUPT_MASK */
/* Source filename: pu_timers.csr, line: 311                               */
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_INTERRUPT_MASK_TIMER_INTERRUPT_MASK_MASKED 0x1u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_INTERRUPT_MASK_TIMER_INTERRUPT_MASK_UNMASKED 0x0u

/* Enumeration: pu_DW_apb_timers::TIMER2CONTROLREG::TIMER_MODE::TIMER_MODE */
/* Source filename: pu_timers.csr, line: 291                               */
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_MODE_TIMER_MODE_FREE_RUNNING 0x0u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_MODE_TIMER_MODE_USER_DEFINED 0x1u

/* Enumeration: pu_DW_apb_timers::TIMER2CONTROLREG::TIMER_PWM::TIMER_PWM   */
/* Source filename: pu_timers.csr, line: 332                               */
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_PWM_TIMER_PWM_DISABLE 0x0u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_PWM_TIMER_PWM_ENABLED 0x1u

/* Enumeration: pu_DW_apb_timers::TIMER2INTSTAT::TIMER2INTSTAT::TIMER2INTSTAT */
/* Source filename: pu_timers.csr, line: 403                               */
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_TIMER2INTSTAT_TIMER2INTSTAT_ACTIVE 0x1u
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_TIMER2INTSTAT_TIMER2INTSTAT_INACTIVE 0x0u

/* Enumeration: pu_DW_apb_timers::TIMER3CONTROLREG::TIMER_ENABLE::TIMER_ENABLE */
/* Source filename: pu_timers.csr, line: 482                               */
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_ENABLE_TIMER_ENABLE_DISABLE 0x0u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_ENABLE_TIMER_ENABLE_ENABLED 0x1u

/* Enumeration: pu_DW_apb_timers::TIMER3CONTROLREG::TIMER_INTERRUPT_MASK::TIMER_INTERRUPT_MASK */
/* Source filename: pu_timers.csr, line: 525                               */
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_INTERRUPT_MASK_TIMER_INTERRUPT_MASK_MASKED 0x1u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_INTERRUPT_MASK_TIMER_INTERRUPT_MASK_UNMASKED 0x0u

/* Enumeration: pu_DW_apb_timers::TIMER3CONTROLREG::TIMER_MODE::TIMER_MODE */
/* Source filename: pu_timers.csr, line: 505                               */
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_MODE_TIMER_MODE_FREE_RUNNING 0x0u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_MODE_TIMER_MODE_USER_DEFINED 0x1u

/* Enumeration: pu_DW_apb_timers::TIMER3CONTROLREG::TIMER_PWM::TIMER_PWM   */
/* Source filename: pu_timers.csr, line: 546                               */
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_PWM_TIMER_PWM_DISABLE 0x0u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_PWM_TIMER_PWM_ENABLED 0x1u

/* Enumeration: pu_DW_apb_timers::TIMER3INTSTAT::TIMER3INTSTAT::TIMER3INTSTAT */
/* Source filename: pu_timers.csr, line: 617                               */
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_TIMER3INTSTAT_TIMER3INTSTAT_ACTIVE 0x1u
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_TIMER3INTSTAT_TIMER3INTSTAT_INACTIVE 0x0u

/* Enumeration: pu_DW_apb_timers::TIMER4CONTROLREG::TIMER_ENABLE::TIMER_ENABLE */
/* Source filename: pu_timers.csr, line: 696                               */
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_ENABLE_TIMER_ENABLE_DISABLE 0x0u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_ENABLE_TIMER_ENABLE_ENABLED 0x1u

/* Enumeration: pu_DW_apb_timers::TIMER4CONTROLREG::TIMER_INTERRUPT_MASK::TIMER_INTERRUPT_MASK */
/* Source filename: pu_timers.csr, line: 739                               */
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_INTERRUPT_MASK_TIMER_INTERRUPT_MASK_MASKED 0x1u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_INTERRUPT_MASK_TIMER_INTERRUPT_MASK_UNMASKED 0x0u

/* Enumeration: pu_DW_apb_timers::TIMER4CONTROLREG::TIMER_MODE::TIMER_MODE */
/* Source filename: pu_timers.csr, line: 719                               */
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_MODE_TIMER_MODE_FREE_RUNNING 0x0u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_MODE_TIMER_MODE_USER_DEFINED 0x1u

/* Enumeration: pu_DW_apb_timers::TIMER4CONTROLREG::TIMER_PWM::TIMER_PWM   */
/* Source filename: pu_timers.csr, line: 760                               */
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_PWM_TIMER_PWM_DISABLE 0x0u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_PWM_TIMER_PWM_ENABLED 0x1u

/* Enumeration: pu_DW_apb_timers::TIMER4INTSTAT::TIMER4INTSTAT::TIMER4INTSTAT */
/* Source filename: pu_timers.csr, line: 831                               */
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_TIMER4INTSTAT_TIMER4INTSTAT_ACTIVE 0x1u
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_TIMER4INTSTAT_TIMER4INTSTAT_INACTIVE 0x0u

/* Enumeration: pu_DW_apb_timers::TIMER5CONTROLREG::TIMER_ENABLE::TIMER_ENABLE */
/* Source filename: pu_timers.csr, line: 910                               */
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_ENABLE_TIMER_ENABLE_DISABLE 0x0u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_ENABLE_TIMER_ENABLE_ENABLED 0x1u

/* Enumeration: pu_DW_apb_timers::TIMER5CONTROLREG::TIMER_INTERRUPT_MASK::TIMER_INTERRUPT_MASK */
/* Source filename: pu_timers.csr, line: 953                               */
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_INTERRUPT_MASK_TIMER_INTERRUPT_MASK_MASKED 0x1u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_INTERRUPT_MASK_TIMER_INTERRUPT_MASK_UNMASKED 0x0u

/* Enumeration: pu_DW_apb_timers::TIMER5CONTROLREG::TIMER_MODE::TIMER_MODE */
/* Source filename: pu_timers.csr, line: 933                               */
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_MODE_TIMER_MODE_FREE_RUNNING 0x0u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_MODE_TIMER_MODE_USER_DEFINED 0x1u

/* Enumeration: pu_DW_apb_timers::TIMER5CONTROLREG::TIMER_PWM::TIMER_PWM   */
/* Source filename: pu_timers.csr, line: 974                               */
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_PWM_TIMER_PWM_DISABLE 0x0u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_PWM_TIMER_PWM_ENABLED 0x1u

/* Enumeration: pu_DW_apb_timers::TIMER5INTSTAT::TIMER5INTSTAT::TIMER5INTSTAT */
/* Source filename: pu_timers.csr, line: 1045                              */
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_TIMER5INTSTAT_TIMER5INTSTAT_ACTIVE 0x1u
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_TIMER5INTSTAT_TIMER5INTSTAT_INACTIVE 0x0u

/* Enumeration: pu_DW_apb_timers::TIMER6CONTROLREG::TIMER_ENABLE::TIMER_ENABLE */
/* Source filename: pu_timers.csr, line: 1124                              */
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_ENABLE_TIMER_ENABLE_DISABLE 0x0u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_ENABLE_TIMER_ENABLE_ENABLED 0x1u

/* Enumeration: pu_DW_apb_timers::TIMER6CONTROLREG::TIMER_INTERRUPT_MASK::TIMER_INTERRUPT_MASK */
/* Source filename: pu_timers.csr, line: 1167                              */
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_INTERRUPT_MASK_TIMER_INTERRUPT_MASK_MASKED 0x1u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_INTERRUPT_MASK_TIMER_INTERRUPT_MASK_UNMASKED 0x0u

/* Enumeration: pu_DW_apb_timers::TIMER6CONTROLREG::TIMER_MODE::TIMER_MODE */
/* Source filename: pu_timers.csr, line: 1147                              */
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_MODE_TIMER_MODE_FREE_RUNNING 0x0u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_MODE_TIMER_MODE_USER_DEFINED 0x1u

/* Enumeration: pu_DW_apb_timers::TIMER6CONTROLREG::TIMER_PWM::TIMER_PWM   */
/* Source filename: pu_timers.csr, line: 1188                              */
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_PWM_TIMER_PWM_DISABLE 0x0u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_PWM_TIMER_PWM_ENABLED 0x1u

/* Enumeration: pu_DW_apb_timers::TIMER6INTSTAT::TIMER6INTSTAT::TIMER6INTSTAT */
/* Source filename: pu_timers.csr, line: 1259                              */
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_TIMER6INTSTAT_TIMER6INTSTAT_ACTIVE 0x1u
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_TIMER6INTSTAT_TIMER6INTSTAT_INACTIVE 0x0u

/* Enumeration: pu_DW_apb_timers::TIMER7CONTROLREG::TIMER_ENABLE::TIMER_ENABLE */
/* Source filename: pu_timers.csr, line: 1338                              */
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_ENABLE_TIMER_ENABLE_DISABLE 0x0u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_ENABLE_TIMER_ENABLE_ENABLED 0x1u

/* Enumeration: pu_DW_apb_timers::TIMER7CONTROLREG::TIMER_INTERRUPT_MASK::TIMER_INTERRUPT_MASK */
/* Source filename: pu_timers.csr, line: 1381                              */
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_INTERRUPT_MASK_TIMER_INTERRUPT_MASK_MASKED 0x1u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_INTERRUPT_MASK_TIMER_INTERRUPT_MASK_UNMASKED 0x0u

/* Enumeration: pu_DW_apb_timers::TIMER7CONTROLREG::TIMER_MODE::TIMER_MODE */
/* Source filename: pu_timers.csr, line: 1361                              */
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_MODE_TIMER_MODE_FREE_RUNNING 0x0u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_MODE_TIMER_MODE_USER_DEFINED 0x1u

/* Enumeration: pu_DW_apb_timers::TIMER7CONTROLREG::TIMER_PWM::TIMER_PWM   */
/* Source filename: pu_timers.csr, line: 1402                              */
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_PWM_TIMER_PWM_DISABLE 0x0u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_PWM_TIMER_PWM_ENABLED 0x1u

/* Enumeration: pu_DW_apb_timers::TIMER7INTSTAT::TIMER7INTSTAT::TIMER7INTSTAT */
/* Source filename: pu_timers.csr, line: 1473                              */
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_TIMER7INTSTAT_TIMER7INTSTAT_ACTIVE 0x1u
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_TIMER7INTSTAT_TIMER7INTSTAT_INACTIVE 0x0u

/* Enumeration: pu_DW_apb_timers::TIMER8CONTROLREG::TIMER_ENABLE::TIMER_ENABLE */
/* Source filename: pu_timers.csr, line: 1552                              */
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_ENABLE_TIMER_ENABLE_DISABLE 0x0u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_ENABLE_TIMER_ENABLE_ENABLED 0x1u

/* Enumeration: pu_DW_apb_timers::TIMER8CONTROLREG::TIMER_INTERRUPT_MASK::TIMER_INTERRUPT_MASK */
/* Source filename: pu_timers.csr, line: 1595                              */
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_INTERRUPT_MASK_TIMER_INTERRUPT_MASK_MASKED 0x1u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_INTERRUPT_MASK_TIMER_INTERRUPT_MASK_UNMASKED 0x0u

/* Enumeration: pu_DW_apb_timers::TIMER8CONTROLREG::TIMER_MODE::TIMER_MODE */
/* Source filename: pu_timers.csr, line: 1575                              */
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_MODE_TIMER_MODE_FREE_RUNNING 0x0u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_MODE_TIMER_MODE_USER_DEFINED 0x1u

/* Enumeration: pu_DW_apb_timers::TIMER8CONTROLREG::TIMER_PWM::TIMER_PWM   */
/* Source filename: pu_timers.csr, line: 1616                              */
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_PWM_TIMER_PWM_DISABLE 0x0u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_PWM_TIMER_PWM_ENABLED 0x1u

/* Enumeration: pu_DW_apb_timers::TIMER8INTSTAT::TIMER8INTSTAT::TIMER8INTSTAT */
/* Source filename: pu_timers.csr, line: 1687                              */
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_TIMER8INTSTAT_TIMER8INTSTAT_ACTIVE 0x1u
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_TIMER8INTSTAT_TIMER8INTSTAT_INACTIVE 0x0u

/* Enumeration: pu_DW_apb_timers::TimersIntStatus::TimersIntStatus::TimersIntStatus */
/* Source filename: pu_timers.csr, line: 1735                              */
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_TIMERSINTSTATUS_TIMERSINTSTATUS_ACTIVE 0x1u
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_TIMERSINTSTATUS_TIMERSINTSTATUS_INACTIVE 0x0u

/* Enumeration: pu_DW_apb_timers::TimersRawIntStatus::TIMERSRAWINTSTAT::TIMERSRAWINTSTAT */
/* Source filename: pu_timers.csr, line: 1793                              */
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_TIMERSRAWINTSTAT_TIMERSRAWINTSTAT_ACTIVE 0x1u
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_TIMERSRAWINTSTAT_TIMERSRAWINTSTAT_INACTIVE 0x0u


/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: pu_DW_apb_timers                          */
/* Source filename: pu_timers.csr, line: 1971                              */
/* Register: pu_DW_apb_timers.TIMER1LOADCOUNT                              */
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT_ADDRESS 0x0u
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT_BYTE_ADDRESS 0x0u
/* Register: pu_DW_apb_timers.TIMER1CURRENTVAL                             */
#define PU_DW_APB_TIMERS_TIMER1CURRENTVAL_ADDRESS 0x4u
#define PU_DW_APB_TIMERS_TIMER1CURRENTVAL_BYTE_ADDRESS 0x4u
/* Register: pu_DW_apb_timers.TIMER1CONTROLREG                             */
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_ADDRESS 0x8u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_BYTE_ADDRESS 0x8u
/* Register: pu_DW_apb_timers.TIMER1EOI                                    */
#define PU_DW_APB_TIMERS_TIMER1EOI_ADDRESS 0xcu
#define PU_DW_APB_TIMERS_TIMER1EOI_BYTE_ADDRESS 0xcu
/* Register: pu_DW_apb_timers.TIMER1INTSTAT                                */
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_ADDRESS 0x10u
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_BYTE_ADDRESS 0x10u
/* Register: pu_DW_apb_timers.TIMER2LOADCOUNT                              */
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT_ADDRESS 0x14u
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT_BYTE_ADDRESS 0x14u
/* Register: pu_DW_apb_timers.TIMER2CURRENTVAL                             */
#define PU_DW_APB_TIMERS_TIMER2CURRENTVAL_ADDRESS 0x18u
#define PU_DW_APB_TIMERS_TIMER2CURRENTVAL_BYTE_ADDRESS 0x18u
/* Register: pu_DW_apb_timers.TIMER2CONTROLREG                             */
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_ADDRESS 0x1cu
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_BYTE_ADDRESS 0x1cu
/* Register: pu_DW_apb_timers.TIMER2EOI                                    */
#define PU_DW_APB_TIMERS_TIMER2EOI_ADDRESS 0x20u
#define PU_DW_APB_TIMERS_TIMER2EOI_BYTE_ADDRESS 0x20u
/* Register: pu_DW_apb_timers.TIMER2INTSTAT                                */
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_ADDRESS 0x24u
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_BYTE_ADDRESS 0x24u
/* Register: pu_DW_apb_timers.TIMER3LOADCOUNT                              */
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT_ADDRESS 0x28u
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT_BYTE_ADDRESS 0x28u
/* Register: pu_DW_apb_timers.TIMER3CURRENTVAL                             */
#define PU_DW_APB_TIMERS_TIMER3CURRENTVAL_ADDRESS 0x2cu
#define PU_DW_APB_TIMERS_TIMER3CURRENTVAL_BYTE_ADDRESS 0x2cu
/* Register: pu_DW_apb_timers.TIMER3CONTROLREG                             */
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_ADDRESS 0x30u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_BYTE_ADDRESS 0x30u
/* Register: pu_DW_apb_timers.TIMER3EOI                                    */
#define PU_DW_APB_TIMERS_TIMER3EOI_ADDRESS 0x34u
#define PU_DW_APB_TIMERS_TIMER3EOI_BYTE_ADDRESS 0x34u
/* Register: pu_DW_apb_timers.TIMER3INTSTAT                                */
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_ADDRESS 0x38u
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_BYTE_ADDRESS 0x38u
/* Register: pu_DW_apb_timers.TIMER4LOADCOUNT                              */
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT_ADDRESS 0x3cu
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT_BYTE_ADDRESS 0x3cu
/* Register: pu_DW_apb_timers.TIMER4CURRENTVAL                             */
#define PU_DW_APB_TIMERS_TIMER4CURRENTVAL_ADDRESS 0x40u
#define PU_DW_APB_TIMERS_TIMER4CURRENTVAL_BYTE_ADDRESS 0x40u
/* Register: pu_DW_apb_timers.TIMER4CONTROLREG                             */
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_ADDRESS 0x44u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_BYTE_ADDRESS 0x44u
/* Register: pu_DW_apb_timers.TIMER4EOI                                    */
#define PU_DW_APB_TIMERS_TIMER4EOI_ADDRESS 0x48u
#define PU_DW_APB_TIMERS_TIMER4EOI_BYTE_ADDRESS 0x48u
/* Register: pu_DW_apb_timers.TIMER4INTSTAT                                */
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_ADDRESS 0x4cu
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_BYTE_ADDRESS 0x4cu
/* Register: pu_DW_apb_timers.TIMER5LOADCOUNT                              */
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT_ADDRESS 0x50u
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT_BYTE_ADDRESS 0x50u
/* Register: pu_DW_apb_timers.TIMER5CURRENTVAL                             */
#define PU_DW_APB_TIMERS_TIMER5CURRENTVAL_ADDRESS 0x54u
#define PU_DW_APB_TIMERS_TIMER5CURRENTVAL_BYTE_ADDRESS 0x54u
/* Register: pu_DW_apb_timers.TIMER5CONTROLREG                             */
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_ADDRESS 0x58u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_BYTE_ADDRESS 0x58u
/* Register: pu_DW_apb_timers.TIMER5EOI                                    */
#define PU_DW_APB_TIMERS_TIMER5EOI_ADDRESS 0x5cu
#define PU_DW_APB_TIMERS_TIMER5EOI_BYTE_ADDRESS 0x5cu
/* Register: pu_DW_apb_timers.TIMER5INTSTAT                                */
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_ADDRESS 0x60u
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_BYTE_ADDRESS 0x60u
/* Register: pu_DW_apb_timers.TIMER6LOADCOUNT                              */
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT_ADDRESS 0x64u
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT_BYTE_ADDRESS 0x64u
/* Register: pu_DW_apb_timers.TIMER6CURRENTVAL                             */
#define PU_DW_APB_TIMERS_TIMER6CURRENTVAL_ADDRESS 0x68u
#define PU_DW_APB_TIMERS_TIMER6CURRENTVAL_BYTE_ADDRESS 0x68u
/* Register: pu_DW_apb_timers.TIMER6CONTROLREG                             */
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_ADDRESS 0x6cu
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_BYTE_ADDRESS 0x6cu
/* Register: pu_DW_apb_timers.TIMER6EOI                                    */
#define PU_DW_APB_TIMERS_TIMER6EOI_ADDRESS 0x70u
#define PU_DW_APB_TIMERS_TIMER6EOI_BYTE_ADDRESS 0x70u
/* Register: pu_DW_apb_timers.TIMER6INTSTAT                                */
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_ADDRESS 0x74u
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_BYTE_ADDRESS 0x74u
/* Register: pu_DW_apb_timers.TIMER7LOADCOUNT                              */
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT_ADDRESS 0x78u
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT_BYTE_ADDRESS 0x78u
/* Register: pu_DW_apb_timers.TIMER7CURRENTVAL                             */
#define PU_DW_APB_TIMERS_TIMER7CURRENTVAL_ADDRESS 0x7cu
#define PU_DW_APB_TIMERS_TIMER7CURRENTVAL_BYTE_ADDRESS 0x7cu
/* Register: pu_DW_apb_timers.TIMER7CONTROLREG                             */
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_ADDRESS 0x80u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_BYTE_ADDRESS 0x80u
/* Register: pu_DW_apb_timers.TIMER7EOI                                    */
#define PU_DW_APB_TIMERS_TIMER7EOI_ADDRESS 0x84u
#define PU_DW_APB_TIMERS_TIMER7EOI_BYTE_ADDRESS 0x84u
/* Register: pu_DW_apb_timers.TIMER7INTSTAT                                */
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_ADDRESS 0x88u
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_BYTE_ADDRESS 0x88u
/* Register: pu_DW_apb_timers.TIMER8LOADCOUNT                              */
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT_ADDRESS 0x8cu
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT_BYTE_ADDRESS 0x8cu
/* Register: pu_DW_apb_timers.TIMER8CURRENTVAL                             */
#define PU_DW_APB_TIMERS_TIMER8CURRENTVAL_ADDRESS 0x90u
#define PU_DW_APB_TIMERS_TIMER8CURRENTVAL_BYTE_ADDRESS 0x90u
/* Register: pu_DW_apb_timers.TIMER8CONTROLREG                             */
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_ADDRESS 0x94u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_BYTE_ADDRESS 0x94u
/* Register: pu_DW_apb_timers.TIMER8EOI                                    */
#define PU_DW_APB_TIMERS_TIMER8EOI_ADDRESS 0x98u
#define PU_DW_APB_TIMERS_TIMER8EOI_BYTE_ADDRESS 0x98u
/* Register: pu_DW_apb_timers.TIMER8INTSTAT                                */
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_ADDRESS 0x9cu
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_BYTE_ADDRESS 0x9cu
/* Register: pu_DW_apb_timers.TimersIntStatus                              */
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_ADDRESS 0xa0u
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_BYTE_ADDRESS 0xa0u
/* Register: pu_DW_apb_timers.TimersEOI                                    */
#define PU_DW_APB_TIMERS_TIMERSEOI_ADDRESS 0xa4u
#define PU_DW_APB_TIMERS_TIMERSEOI_BYTE_ADDRESS 0xa4u
/* Register: pu_DW_apb_timers.TimersRawIntStatus                           */
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_ADDRESS 0xa8u
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_BYTE_ADDRESS 0xa8u
/* Register: pu_DW_apb_timers.TIMERS_COMP_VERSION                          */
#define PU_DW_APB_TIMERS_TIMERS_COMP_VERSION_ADDRESS 0xacu
#define PU_DW_APB_TIMERS_TIMERS_COMP_VERSION_BYTE_ADDRESS 0xacu
/* Register: pu_DW_apb_timers.TIMER1LOADCOUNT2                             */
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT2_ADDRESS 0xb0u
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT2_BYTE_ADDRESS 0xb0u
/* Register: pu_DW_apb_timers.TIMER2LOADCOUNT2                             */
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT2_ADDRESS 0xb4u
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT2_BYTE_ADDRESS 0xb4u
/* Register: pu_DW_apb_timers.TIMER3LOADCOUNT2                             */
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT2_ADDRESS 0xb8u
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT2_BYTE_ADDRESS 0xb8u
/* Register: pu_DW_apb_timers.TIMER4LOADCOUNT2                             */
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT2_ADDRESS 0xbcu
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT2_BYTE_ADDRESS 0xbcu
/* Register: pu_DW_apb_timers.TIMER5LOADCOUNT2                             */
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT2_ADDRESS 0xc0u
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT2_BYTE_ADDRESS 0xc0u
/* Register: pu_DW_apb_timers.TIMER6LOADCOUNT2                             */
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT2_ADDRESS 0xc4u
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT2_BYTE_ADDRESS 0xc4u
/* Register: pu_DW_apb_timers.TIMER7LOADCOUNT2                             */
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT2_ADDRESS 0xc8u
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT2_BYTE_ADDRESS 0xc8u
/* Register: pu_DW_apb_timers.TIMER8LOADCOUNT2                             */
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT2_ADDRESS 0xccu
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT2_BYTE_ADDRESS 0xccu


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: pu_DW_apb_timers                                       */
/* Addressmap template: pu_DW_apb_timers                                   */
/* Source filename: pu_timers.csr, line: 19                                */
#define PU_DW_APB_TIMERS_SIZE 0xd0u
#define PU_DW_APB_TIMERS_BYTE_SIZE 0xd0u
/* Register member: pu_DW_apb_timers.TIMER1LOADCOUNT                       */
/* Register type referenced: pu_DW_apb_timers::TIMER1LOADCOUNT             */
/* Register template referenced: pu_DW_apb_timers::TIMER1LOADCOUNT         */
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT_OFFSET 0x0u
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT_BYTE_OFFSET 0x0u
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT_WRITE_MASK 0xfffffffful
/* Register member: pu_DW_apb_timers.TIMER1CURRENTVAL                      */
/* Register type referenced: pu_DW_apb_timers::TIMER1CURRENTVAL            */
/* Register template referenced: pu_DW_apb_timers::TIMER1CURRENTVAL        */
#define PU_DW_APB_TIMERS_TIMER1CURRENTVAL_OFFSET 0x4u
#define PU_DW_APB_TIMERS_TIMER1CURRENTVAL_BYTE_OFFSET 0x4u
#define PU_DW_APB_TIMERS_TIMER1CURRENTVAL_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1CURRENTVAL_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER1CURRENTVAL_RESET_VALUE 0x80000000ul
#define PU_DW_APB_TIMERS_TIMER1CURRENTVAL_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER1CURRENTVAL_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER1CURRENTVAL_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TIMER1CONTROLREG                      */
/* Register type referenced: pu_DW_apb_timers::TIMER1CONTROLREG            */
/* Register template referenced: pu_DW_apb_timers::TIMER1CONTROLREG        */
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_OFFSET 0x8u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_BYTE_OFFSET 0x8u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_WRITE_MASK 0x0000000ful
/* Register member: pu_DW_apb_timers.TIMER1EOI                             */
/* Register type referenced: pu_DW_apb_timers::TIMER1EOI                   */
/* Register template referenced: pu_DW_apb_timers::TIMER1EOI               */
#define PU_DW_APB_TIMERS_TIMER1EOI_OFFSET 0xcu
#define PU_DW_APB_TIMERS_TIMER1EOI_BYTE_OFFSET 0xcu
#define PU_DW_APB_TIMERS_TIMER1EOI_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1EOI_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER1EOI_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER1EOI_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER1EOI_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER1EOI_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TIMER1INTSTAT                         */
/* Register type referenced: pu_DW_apb_timers::TIMER1INTSTAT               */
/* Register template referenced: pu_DW_apb_timers::TIMER1INTSTAT           */
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_OFFSET 0x10u
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_BYTE_OFFSET 0x10u
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TIMER2LOADCOUNT                       */
/* Register type referenced: pu_DW_apb_timers::TIMER2LOADCOUNT             */
/* Register template referenced: pu_DW_apb_timers::TIMER2LOADCOUNT         */
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT_OFFSET 0x14u
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT_BYTE_OFFSET 0x14u
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT_WRITE_MASK 0xfffffffful
/* Register member: pu_DW_apb_timers.TIMER2CURRENTVAL                      */
/* Register type referenced: pu_DW_apb_timers::TIMER2CURRENTVAL            */
/* Register template referenced: pu_DW_apb_timers::TIMER2CURRENTVAL        */
#define PU_DW_APB_TIMERS_TIMER2CURRENTVAL_OFFSET 0x18u
#define PU_DW_APB_TIMERS_TIMER2CURRENTVAL_BYTE_OFFSET 0x18u
#define PU_DW_APB_TIMERS_TIMER2CURRENTVAL_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2CURRENTVAL_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER2CURRENTVAL_RESET_VALUE 0x80000000ul
#define PU_DW_APB_TIMERS_TIMER2CURRENTVAL_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER2CURRENTVAL_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER2CURRENTVAL_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TIMER2CONTROLREG                      */
/* Register type referenced: pu_DW_apb_timers::TIMER2CONTROLREG            */
/* Register template referenced: pu_DW_apb_timers::TIMER2CONTROLREG        */
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_OFFSET 0x1cu
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_BYTE_OFFSET 0x1cu
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_WRITE_MASK 0x0000000ful
/* Register member: pu_DW_apb_timers.TIMER2EOI                             */
/* Register type referenced: pu_DW_apb_timers::TIMER2EOI                   */
/* Register template referenced: pu_DW_apb_timers::TIMER2EOI               */
#define PU_DW_APB_TIMERS_TIMER2EOI_OFFSET 0x20u
#define PU_DW_APB_TIMERS_TIMER2EOI_BYTE_OFFSET 0x20u
#define PU_DW_APB_TIMERS_TIMER2EOI_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2EOI_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER2EOI_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER2EOI_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER2EOI_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER2EOI_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TIMER2INTSTAT                         */
/* Register type referenced: pu_DW_apb_timers::TIMER2INTSTAT               */
/* Register template referenced: pu_DW_apb_timers::TIMER2INTSTAT           */
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_OFFSET 0x24u
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_BYTE_OFFSET 0x24u
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TIMER3LOADCOUNT                       */
/* Register type referenced: pu_DW_apb_timers::TIMER3LOADCOUNT             */
/* Register template referenced: pu_DW_apb_timers::TIMER3LOADCOUNT         */
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT_OFFSET 0x28u
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT_BYTE_OFFSET 0x28u
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT_WRITE_MASK 0xfffffffful
/* Register member: pu_DW_apb_timers.TIMER3CURRENTVAL                      */
/* Register type referenced: pu_DW_apb_timers::TIMER3CURRENTVAL            */
/* Register template referenced: pu_DW_apb_timers::TIMER3CURRENTVAL        */
#define PU_DW_APB_TIMERS_TIMER3CURRENTVAL_OFFSET 0x2cu
#define PU_DW_APB_TIMERS_TIMER3CURRENTVAL_BYTE_OFFSET 0x2cu
#define PU_DW_APB_TIMERS_TIMER3CURRENTVAL_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3CURRENTVAL_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER3CURRENTVAL_RESET_VALUE 0x80000000ul
#define PU_DW_APB_TIMERS_TIMER3CURRENTVAL_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER3CURRENTVAL_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER3CURRENTVAL_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TIMER3CONTROLREG                      */
/* Register type referenced: pu_DW_apb_timers::TIMER3CONTROLREG            */
/* Register template referenced: pu_DW_apb_timers::TIMER3CONTROLREG        */
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_OFFSET 0x30u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_BYTE_OFFSET 0x30u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_WRITE_MASK 0x0000000ful
/* Register member: pu_DW_apb_timers.TIMER3EOI                             */
/* Register type referenced: pu_DW_apb_timers::TIMER3EOI                   */
/* Register template referenced: pu_DW_apb_timers::TIMER3EOI               */
#define PU_DW_APB_TIMERS_TIMER3EOI_OFFSET 0x34u
#define PU_DW_APB_TIMERS_TIMER3EOI_BYTE_OFFSET 0x34u
#define PU_DW_APB_TIMERS_TIMER3EOI_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3EOI_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER3EOI_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER3EOI_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER3EOI_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER3EOI_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TIMER3INTSTAT                         */
/* Register type referenced: pu_DW_apb_timers::TIMER3INTSTAT               */
/* Register template referenced: pu_DW_apb_timers::TIMER3INTSTAT           */
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_OFFSET 0x38u
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_BYTE_OFFSET 0x38u
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TIMER4LOADCOUNT                       */
/* Register type referenced: pu_DW_apb_timers::TIMER4LOADCOUNT             */
/* Register template referenced: pu_DW_apb_timers::TIMER4LOADCOUNT         */
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT_OFFSET 0x3cu
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT_BYTE_OFFSET 0x3cu
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT_WRITE_MASK 0xfffffffful
/* Register member: pu_DW_apb_timers.TIMER4CURRENTVAL                      */
/* Register type referenced: pu_DW_apb_timers::TIMER4CURRENTVAL            */
/* Register template referenced: pu_DW_apb_timers::TIMER4CURRENTVAL        */
#define PU_DW_APB_TIMERS_TIMER4CURRENTVAL_OFFSET 0x40u
#define PU_DW_APB_TIMERS_TIMER4CURRENTVAL_BYTE_OFFSET 0x40u
#define PU_DW_APB_TIMERS_TIMER4CURRENTVAL_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4CURRENTVAL_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER4CURRENTVAL_RESET_VALUE 0x80000000ul
#define PU_DW_APB_TIMERS_TIMER4CURRENTVAL_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER4CURRENTVAL_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER4CURRENTVAL_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TIMER4CONTROLREG                      */
/* Register type referenced: pu_DW_apb_timers::TIMER4CONTROLREG            */
/* Register template referenced: pu_DW_apb_timers::TIMER4CONTROLREG        */
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_OFFSET 0x44u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_BYTE_OFFSET 0x44u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_WRITE_MASK 0x0000000ful
/* Register member: pu_DW_apb_timers.TIMER4EOI                             */
/* Register type referenced: pu_DW_apb_timers::TIMER4EOI                   */
/* Register template referenced: pu_DW_apb_timers::TIMER4EOI               */
#define PU_DW_APB_TIMERS_TIMER4EOI_OFFSET 0x48u
#define PU_DW_APB_TIMERS_TIMER4EOI_BYTE_OFFSET 0x48u
#define PU_DW_APB_TIMERS_TIMER4EOI_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4EOI_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER4EOI_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER4EOI_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER4EOI_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER4EOI_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TIMER4INTSTAT                         */
/* Register type referenced: pu_DW_apb_timers::TIMER4INTSTAT               */
/* Register template referenced: pu_DW_apb_timers::TIMER4INTSTAT           */
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_OFFSET 0x4cu
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_BYTE_OFFSET 0x4cu
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TIMER5LOADCOUNT                       */
/* Register type referenced: pu_DW_apb_timers::TIMER5LOADCOUNT             */
/* Register template referenced: pu_DW_apb_timers::TIMER5LOADCOUNT         */
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT_OFFSET 0x50u
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT_BYTE_OFFSET 0x50u
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT_WRITE_MASK 0xfffffffful
/* Register member: pu_DW_apb_timers.TIMER5CURRENTVAL                      */
/* Register type referenced: pu_DW_apb_timers::TIMER5CURRENTVAL            */
/* Register template referenced: pu_DW_apb_timers::TIMER5CURRENTVAL        */
#define PU_DW_APB_TIMERS_TIMER5CURRENTVAL_OFFSET 0x54u
#define PU_DW_APB_TIMERS_TIMER5CURRENTVAL_BYTE_OFFSET 0x54u
#define PU_DW_APB_TIMERS_TIMER5CURRENTVAL_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5CURRENTVAL_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER5CURRENTVAL_RESET_VALUE 0x80000000ul
#define PU_DW_APB_TIMERS_TIMER5CURRENTVAL_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER5CURRENTVAL_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER5CURRENTVAL_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TIMER5CONTROLREG                      */
/* Register type referenced: pu_DW_apb_timers::TIMER5CONTROLREG            */
/* Register template referenced: pu_DW_apb_timers::TIMER5CONTROLREG        */
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_OFFSET 0x58u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_BYTE_OFFSET 0x58u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_WRITE_MASK 0x0000000ful
/* Register member: pu_DW_apb_timers.TIMER5EOI                             */
/* Register type referenced: pu_DW_apb_timers::TIMER5EOI                   */
/* Register template referenced: pu_DW_apb_timers::TIMER5EOI               */
#define PU_DW_APB_TIMERS_TIMER5EOI_OFFSET 0x5cu
#define PU_DW_APB_TIMERS_TIMER5EOI_BYTE_OFFSET 0x5cu
#define PU_DW_APB_TIMERS_TIMER5EOI_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5EOI_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER5EOI_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER5EOI_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER5EOI_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER5EOI_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TIMER5INTSTAT                         */
/* Register type referenced: pu_DW_apb_timers::TIMER5INTSTAT               */
/* Register template referenced: pu_DW_apb_timers::TIMER5INTSTAT           */
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_OFFSET 0x60u
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_BYTE_OFFSET 0x60u
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TIMER6LOADCOUNT                       */
/* Register type referenced: pu_DW_apb_timers::TIMER6LOADCOUNT             */
/* Register template referenced: pu_DW_apb_timers::TIMER6LOADCOUNT         */
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT_OFFSET 0x64u
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT_BYTE_OFFSET 0x64u
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT_WRITE_MASK 0xfffffffful
/* Register member: pu_DW_apb_timers.TIMER6CURRENTVAL                      */
/* Register type referenced: pu_DW_apb_timers::TIMER6CURRENTVAL            */
/* Register template referenced: pu_DW_apb_timers::TIMER6CURRENTVAL        */
#define PU_DW_APB_TIMERS_TIMER6CURRENTVAL_OFFSET 0x68u
#define PU_DW_APB_TIMERS_TIMER6CURRENTVAL_BYTE_OFFSET 0x68u
#define PU_DW_APB_TIMERS_TIMER6CURRENTVAL_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6CURRENTVAL_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER6CURRENTVAL_RESET_VALUE 0x80000000ul
#define PU_DW_APB_TIMERS_TIMER6CURRENTVAL_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER6CURRENTVAL_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER6CURRENTVAL_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TIMER6CONTROLREG                      */
/* Register type referenced: pu_DW_apb_timers::TIMER6CONTROLREG            */
/* Register template referenced: pu_DW_apb_timers::TIMER6CONTROLREG        */
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_OFFSET 0x6cu
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_BYTE_OFFSET 0x6cu
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_WRITE_MASK 0x0000000ful
/* Register member: pu_DW_apb_timers.TIMER6EOI                             */
/* Register type referenced: pu_DW_apb_timers::TIMER6EOI                   */
/* Register template referenced: pu_DW_apb_timers::TIMER6EOI               */
#define PU_DW_APB_TIMERS_TIMER6EOI_OFFSET 0x70u
#define PU_DW_APB_TIMERS_TIMER6EOI_BYTE_OFFSET 0x70u
#define PU_DW_APB_TIMERS_TIMER6EOI_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6EOI_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER6EOI_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER6EOI_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER6EOI_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER6EOI_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TIMER6INTSTAT                         */
/* Register type referenced: pu_DW_apb_timers::TIMER6INTSTAT               */
/* Register template referenced: pu_DW_apb_timers::TIMER6INTSTAT           */
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_OFFSET 0x74u
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_BYTE_OFFSET 0x74u
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TIMER7LOADCOUNT                       */
/* Register type referenced: pu_DW_apb_timers::TIMER7LOADCOUNT             */
/* Register template referenced: pu_DW_apb_timers::TIMER7LOADCOUNT         */
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT_OFFSET 0x78u
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT_BYTE_OFFSET 0x78u
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT_WRITE_MASK 0xfffffffful
/* Register member: pu_DW_apb_timers.TIMER7CURRENTVAL                      */
/* Register type referenced: pu_DW_apb_timers::TIMER7CURRENTVAL            */
/* Register template referenced: pu_DW_apb_timers::TIMER7CURRENTVAL        */
#define PU_DW_APB_TIMERS_TIMER7CURRENTVAL_OFFSET 0x7cu
#define PU_DW_APB_TIMERS_TIMER7CURRENTVAL_BYTE_OFFSET 0x7cu
#define PU_DW_APB_TIMERS_TIMER7CURRENTVAL_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7CURRENTVAL_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER7CURRENTVAL_RESET_VALUE 0x80000000ul
#define PU_DW_APB_TIMERS_TIMER7CURRENTVAL_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER7CURRENTVAL_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER7CURRENTVAL_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TIMER7CONTROLREG                      */
/* Register type referenced: pu_DW_apb_timers::TIMER7CONTROLREG            */
/* Register template referenced: pu_DW_apb_timers::TIMER7CONTROLREG        */
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_OFFSET 0x80u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_BYTE_OFFSET 0x80u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_WRITE_MASK 0x0000000ful
/* Register member: pu_DW_apb_timers.TIMER7EOI                             */
/* Register type referenced: pu_DW_apb_timers::TIMER7EOI                   */
/* Register template referenced: pu_DW_apb_timers::TIMER7EOI               */
#define PU_DW_APB_TIMERS_TIMER7EOI_OFFSET 0x84u
#define PU_DW_APB_TIMERS_TIMER7EOI_BYTE_OFFSET 0x84u
#define PU_DW_APB_TIMERS_TIMER7EOI_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7EOI_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER7EOI_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER7EOI_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER7EOI_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER7EOI_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TIMER7INTSTAT                         */
/* Register type referenced: pu_DW_apb_timers::TIMER7INTSTAT               */
/* Register template referenced: pu_DW_apb_timers::TIMER7INTSTAT           */
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_OFFSET 0x88u
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_BYTE_OFFSET 0x88u
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TIMER8LOADCOUNT                       */
/* Register type referenced: pu_DW_apb_timers::TIMER8LOADCOUNT             */
/* Register template referenced: pu_DW_apb_timers::TIMER8LOADCOUNT         */
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT_OFFSET 0x8cu
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT_BYTE_OFFSET 0x8cu
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT_WRITE_MASK 0xfffffffful
/* Register member: pu_DW_apb_timers.TIMER8CURRENTVAL                      */
/* Register type referenced: pu_DW_apb_timers::TIMER8CURRENTVAL            */
/* Register template referenced: pu_DW_apb_timers::TIMER8CURRENTVAL        */
#define PU_DW_APB_TIMERS_TIMER8CURRENTVAL_OFFSET 0x90u
#define PU_DW_APB_TIMERS_TIMER8CURRENTVAL_BYTE_OFFSET 0x90u
#define PU_DW_APB_TIMERS_TIMER8CURRENTVAL_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8CURRENTVAL_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER8CURRENTVAL_RESET_VALUE 0x80000000ul
#define PU_DW_APB_TIMERS_TIMER8CURRENTVAL_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER8CURRENTVAL_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER8CURRENTVAL_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TIMER8CONTROLREG                      */
/* Register type referenced: pu_DW_apb_timers::TIMER8CONTROLREG            */
/* Register template referenced: pu_DW_apb_timers::TIMER8CONTROLREG        */
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_OFFSET 0x94u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_BYTE_OFFSET 0x94u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_WRITE_MASK 0x0000000ful
/* Register member: pu_DW_apb_timers.TIMER8EOI                             */
/* Register type referenced: pu_DW_apb_timers::TIMER8EOI                   */
/* Register template referenced: pu_DW_apb_timers::TIMER8EOI               */
#define PU_DW_APB_TIMERS_TIMER8EOI_OFFSET 0x98u
#define PU_DW_APB_TIMERS_TIMER8EOI_BYTE_OFFSET 0x98u
#define PU_DW_APB_TIMERS_TIMER8EOI_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8EOI_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER8EOI_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER8EOI_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER8EOI_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER8EOI_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TIMER8INTSTAT                         */
/* Register type referenced: pu_DW_apb_timers::TIMER8INTSTAT               */
/* Register template referenced: pu_DW_apb_timers::TIMER8INTSTAT           */
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_OFFSET 0x9cu
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_BYTE_OFFSET 0x9cu
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TimersIntStatus                       */
/* Register type referenced: pu_DW_apb_timers::TimersIntStatus             */
/* Register template referenced: pu_DW_apb_timers::TimersIntStatus         */
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_OFFSET 0xa0u
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_BYTE_OFFSET 0xa0u
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TimersEOI                             */
/* Register type referenced: pu_DW_apb_timers::TimersEOI                   */
/* Register template referenced: pu_DW_apb_timers::TimersEOI               */
#define PU_DW_APB_TIMERS_TIMERSEOI_OFFSET 0xa4u
#define PU_DW_APB_TIMERS_TIMERSEOI_BYTE_OFFSET 0xa4u
#define PU_DW_APB_TIMERS_TIMERSEOI_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMERSEOI_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMERSEOI_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMERSEOI_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMERSEOI_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMERSEOI_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TimersRawIntStatus                    */
/* Register type referenced: pu_DW_apb_timers::TimersRawIntStatus          */
/* Register template referenced: pu_DW_apb_timers::TimersRawIntStatus      */
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_OFFSET 0xa8u
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_BYTE_OFFSET 0xa8u
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TIMERS_COMP_VERSION                   */
/* Register type referenced: pu_DW_apb_timers::TIMERS_COMP_VERSION         */
/* Register template referenced: pu_DW_apb_timers::TIMERS_COMP_VERSION     */
#define PU_DW_APB_TIMERS_TIMERS_COMP_VERSION_OFFSET 0xacu
#define PU_DW_APB_TIMERS_TIMERS_COMP_VERSION_BYTE_OFFSET 0xacu
#define PU_DW_APB_TIMERS_TIMERS_COMP_VERSION_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMERS_COMP_VERSION_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMERS_COMP_VERSION_RESET_VALUE 0x3231322aul
#define PU_DW_APB_TIMERS_TIMERS_COMP_VERSION_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMERS_COMP_VERSION_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMERS_COMP_VERSION_WRITE_MASK 0x00000000ul
/* Register member: pu_DW_apb_timers.TIMER1LOADCOUNT2                      */
/* Register type referenced: pu_DW_apb_timers::TIMER1LOADCOUNT2            */
/* Register template referenced: pu_DW_apb_timers::TIMER1LOADCOUNT2        */
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT2_OFFSET 0xb0u
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT2_BYTE_OFFSET 0xb0u
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT2_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT2_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT2_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT2_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT2_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT2_WRITE_MASK 0xfffffffful
/* Register member: pu_DW_apb_timers.TIMER2LOADCOUNT2                      */
/* Register type referenced: pu_DW_apb_timers::TIMER2LOADCOUNT2            */
/* Register template referenced: pu_DW_apb_timers::TIMER2LOADCOUNT2        */
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT2_OFFSET 0xb4u
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT2_BYTE_OFFSET 0xb4u
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT2_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT2_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT2_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT2_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT2_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT2_WRITE_MASK 0xfffffffful
/* Register member: pu_DW_apb_timers.TIMER3LOADCOUNT2                      */
/* Register type referenced: pu_DW_apb_timers::TIMER3LOADCOUNT2            */
/* Register template referenced: pu_DW_apb_timers::TIMER3LOADCOUNT2        */
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT2_OFFSET 0xb8u
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT2_BYTE_OFFSET 0xb8u
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT2_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT2_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT2_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT2_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT2_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT2_WRITE_MASK 0xfffffffful
/* Register member: pu_DW_apb_timers.TIMER4LOADCOUNT2                      */
/* Register type referenced: pu_DW_apb_timers::TIMER4LOADCOUNT2            */
/* Register template referenced: pu_DW_apb_timers::TIMER4LOADCOUNT2        */
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT2_OFFSET 0xbcu
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT2_BYTE_OFFSET 0xbcu
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT2_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT2_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT2_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT2_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT2_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT2_WRITE_MASK 0xfffffffful
/* Register member: pu_DW_apb_timers.TIMER5LOADCOUNT2                      */
/* Register type referenced: pu_DW_apb_timers::TIMER5LOADCOUNT2            */
/* Register template referenced: pu_DW_apb_timers::TIMER5LOADCOUNT2        */
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT2_OFFSET 0xc0u
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT2_BYTE_OFFSET 0xc0u
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT2_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT2_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT2_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT2_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT2_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT2_WRITE_MASK 0xfffffffful
/* Register member: pu_DW_apb_timers.TIMER6LOADCOUNT2                      */
/* Register type referenced: pu_DW_apb_timers::TIMER6LOADCOUNT2            */
/* Register template referenced: pu_DW_apb_timers::TIMER6LOADCOUNT2        */
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT2_OFFSET 0xc4u
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT2_BYTE_OFFSET 0xc4u
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT2_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT2_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT2_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT2_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT2_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT2_WRITE_MASK 0xfffffffful
/* Register member: pu_DW_apb_timers.TIMER7LOADCOUNT2                      */
/* Register type referenced: pu_DW_apb_timers::TIMER7LOADCOUNT2            */
/* Register template referenced: pu_DW_apb_timers::TIMER7LOADCOUNT2        */
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT2_OFFSET 0xc8u
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT2_BYTE_OFFSET 0xc8u
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT2_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT2_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT2_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT2_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT2_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT2_WRITE_MASK 0xfffffffful
/* Register member: pu_DW_apb_timers.TIMER8LOADCOUNT2                      */
/* Register type referenced: pu_DW_apb_timers::TIMER8LOADCOUNT2            */
/* Register template referenced: pu_DW_apb_timers::TIMER8LOADCOUNT2        */
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT2_OFFSET 0xccu
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT2_BYTE_OFFSET 0xccu
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT2_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT2_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT2_RESET_VALUE 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT2_RESET_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT2_READ_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT2_WRITE_MASK 0xfffffffful

/* Register type: pu_DW_apb_timers::TIMER1LOADCOUNT                        */
/* Register template: pu_DW_apb_timers::TIMER1LOADCOUNT                    */
/* Source filename: pu_timers.csr, line: 23                                */
/* Field member: pu_DW_apb_timers::TIMER1LOADCOUNT.TimerNLoadCount         */
/* Source filename: pu_timers.csr, line: 28                                */
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT_TIMERNLOADCOUNT_MSB 31u
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT_TIMERNLOADCOUNT_LSB 0u
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT_TIMERNLOADCOUNT_WIDTH 32u
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT_TIMERNLOADCOUNT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT_TIMERNLOADCOUNT_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT_TIMERNLOADCOUNT_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT_TIMERNLOADCOUNT_FIELD_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT_TIMERNLOADCOUNT_GET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT_TIMERNLOADCOUNT_SET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT_TIMERNLOADCOUNT_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_DW_apb_timers::TIMER1CURRENTVAL                       */
/* Register template: pu_DW_apb_timers::TIMER1CURRENTVAL                   */
/* Source filename: pu_timers.csr, line: 38                                */
/* Field member: pu_DW_apb_timers::TIMER1CURRENTVAL.TimerNCurrentValue     */
/* Source filename: pu_timers.csr, line: 42                                */
#define PU_DW_APB_TIMERS_TIMER1CURRENTVAL_TIMERNCURRENTVALUE_MSB 31u
#define PU_DW_APB_TIMERS_TIMER1CURRENTVAL_TIMERNCURRENTVALUE_LSB 0u
#define PU_DW_APB_TIMERS_TIMER1CURRENTVAL_TIMERNCURRENTVALUE_WIDTH 32u
#define PU_DW_APB_TIMERS_TIMER1CURRENTVAL_TIMERNCURRENTVALUE_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1CURRENTVAL_TIMERNCURRENTVALUE_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER1CURRENTVAL_TIMERNCURRENTVALUE_RESET 0x80000000ul
#define PU_DW_APB_TIMERS_TIMER1CURRENTVAL_TIMERNCURRENTVALUE_FIELD_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER1CURRENTVAL_TIMERNCURRENTVALUE_GET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER1CURRENTVAL_TIMERNCURRENTVALUE_SET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER1CURRENTVAL_TIMERNCURRENTVALUE_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_DW_apb_timers::TIMER1CONTROLREG                       */
/* Register template: pu_DW_apb_timers::TIMER1CONTROLREG                   */
/* Source filename: pu_timers.csr, line: 54                                */
/* Field member: pu_DW_apb_timers::TIMER1CONTROLREG.RSVD_TimerNControlReg  */
/* Source filename: pu_timers.csr, line: 146                               */
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMERNCONTROLREG_MSB 31u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMERNCONTROLREG_LSB 5u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMERNCONTROLREG_WIDTH 27u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMERNCONTROLREG_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMERNCONTROLREG_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMERNCONTROLREG_RESET 0x0000000ul
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMERNCONTROLREG_FIELD_MASK 0xffffffe0ul
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMERNCONTROLREG_GET(x) \
   (((x) & 0xffffffe0ul) >> 5)
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMERNCONTROLREG_SET(x) \
   (((x) << 5) & 0xffffffe0ul)
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMERNCONTROLREG_MODIFY(r, x) \
   ((((x) << 5) & 0xffffffe0ul) | ((r) & 0x0000001ful))
/* Field member: pu_DW_apb_timers::TIMER1CONTROLREG.RSVD_TIMER_0N100PWM_EN */
/* Source filename: pu_timers.csr, line: 138                               */
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMER_0N100PWM_EN_MSB 4u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMER_0N100PWM_EN_LSB 4u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMER_0N100PWM_EN_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMER_0N100PWM_EN_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMER_0N100PWM_EN_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMER_0N100PWM_EN_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMER_0N100PWM_EN_FIELD_MASK 0x00000010ul
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMER_0N100PWM_EN_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMER_0N100PWM_EN_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_RSVD_TIMER_0N100PWM_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_DW_apb_timers::TIMER1CONTROLREG.TIMER_PWM              */
/* Source filename: pu_timers.csr, line: 119                               */
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_PWM_MSB 3u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_PWM_LSB 3u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_PWM_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_PWM_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_PWM_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_PWM_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_PWM_FIELD_MASK 0x00000008ul
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_PWM_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_PWM_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_PWM_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_DW_apb_timers::TIMER1CONTROLREG.TIMER_INTERRUPT_MASK   */
/* Source filename: pu_timers.csr, line: 101                               */
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_INTERRUPT_MASK_MSB 2u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_INTERRUPT_MASK_LSB 2u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_INTERRUPT_MASK_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_INTERRUPT_MASK_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_INTERRUPT_MASK_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_INTERRUPT_MASK_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_INTERRUPT_MASK_FIELD_MASK 0x00000004ul
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_INTERRUPT_MASK_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_INTERRUPT_MASK_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_INTERRUPT_MASK_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_DW_apb_timers::TIMER1CONTROLREG.TIMER_MODE             */
/* Source filename: pu_timers.csr, line: 81                                */
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_MODE_MSB 1u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_MODE_LSB 1u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_MODE_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_MODE_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_MODE_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_MODE_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_MODE_FIELD_MASK 0x00000002ul
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_MODE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_MODE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_MODE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_DW_apb_timers::TIMER1CONTROLREG.TIMER_ENABLE           */
/* Source filename: pu_timers.csr, line: 63                                */
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_ENABLE_MSB 0u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_ENABLE_LSB 0u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_ENABLE_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_ENABLE_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_ENABLE_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_ENABLE_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_ENABLE_FIELD_MASK 0x00000001ul
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER1CONTROLREG_TIMER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_DW_apb_timers::TIMER1EOI                              */
/* Register template: pu_DW_apb_timers::TIMER1EOI                          */
/* Source filename: pu_timers.csr, line: 155                               */
/* Field member: pu_DW_apb_timers::TIMER1EOI.RSVD_TimerNEOI                */
/* Source filename: pu_timers.csr, line: 169                               */
#define PU_DW_APB_TIMERS_TIMER1EOI_RSVD_TIMERNEOI_MSB 31u
#define PU_DW_APB_TIMERS_TIMER1EOI_RSVD_TIMERNEOI_LSB 1u
#define PU_DW_APB_TIMERS_TIMER1EOI_RSVD_TIMERNEOI_WIDTH 31u
#define PU_DW_APB_TIMERS_TIMER1EOI_RSVD_TIMERNEOI_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1EOI_RSVD_TIMERNEOI_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER1EOI_RSVD_TIMERNEOI_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER1EOI_RSVD_TIMERNEOI_FIELD_MASK 0xfffffffeul
#define PU_DW_APB_TIMERS_TIMER1EOI_RSVD_TIMERNEOI_GET(x) \
   (((x) & 0xfffffffeul) >> 1)
#define PU_DW_APB_TIMERS_TIMER1EOI_RSVD_TIMERNEOI_SET(x) \
   (((x) << 1) & 0xfffffffeul)
#define PU_DW_APB_TIMERS_TIMER1EOI_RSVD_TIMERNEOI_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: pu_DW_apb_timers::TIMER1EOI.TimerNEOI                     */
/* Source filename: pu_timers.csr, line: 161                               */
#define PU_DW_APB_TIMERS_TIMER1EOI_TIMERNEOI_MSB 0u
#define PU_DW_APB_TIMERS_TIMER1EOI_TIMERNEOI_LSB 0u
#define PU_DW_APB_TIMERS_TIMER1EOI_TIMERNEOI_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER1EOI_TIMERNEOI_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1EOI_TIMERNEOI_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER1EOI_TIMERNEOI_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER1EOI_TIMERNEOI_FIELD_MASK 0x00000001ul
#define PU_DW_APB_TIMERS_TIMER1EOI_TIMERNEOI_GET(x) ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER1EOI_TIMERNEOI_SET(x) ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER1EOI_TIMERNEOI_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_DW_apb_timers::TIMER1INTSTAT                          */
/* Register template: pu_DW_apb_timers::TIMER1INTSTAT                      */
/* Source filename: pu_timers.csr, line: 177                               */
/* Field member: pu_DW_apb_timers::TIMER1INTSTAT.RSVD_TimerNIntStatus      */
/* Source filename: pu_timers.csr, line: 201                               */
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_RSVD_TIMERNINTSTATUS_MSB 31u
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_RSVD_TIMERNINTSTATUS_LSB 1u
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_RSVD_TIMERNINTSTATUS_WIDTH 31u
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_RSVD_TIMERNINTSTATUS_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_RSVD_TIMERNINTSTATUS_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_RSVD_TIMERNINTSTATUS_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_RSVD_TIMERNINTSTATUS_FIELD_MASK 0xfffffffeul
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_RSVD_TIMERNINTSTATUS_GET(x) \
   (((x) & 0xfffffffeul) >> 1)
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_RSVD_TIMERNINTSTATUS_SET(x) \
   (((x) << 1) & 0xfffffffeul)
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_RSVD_TIMERNINTSTATUS_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: pu_DW_apb_timers::TIMER1INTSTAT.TimerNIntStatus           */
/* Source filename: pu_timers.csr, line: 183                               */
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_TIMERNINTSTATUS_MSB 0u
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_TIMERNINTSTATUS_LSB 0u
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_TIMERNINTSTATUS_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_TIMERNINTSTATUS_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_TIMERNINTSTATUS_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_TIMERNINTSTATUS_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_TIMERNINTSTATUS_FIELD_MASK 0x00000001ul
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_TIMERNINTSTATUS_GET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_TIMERNINTSTATUS_SET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER1INTSTAT_TIMERNINTSTATUS_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_DW_apb_timers::TIMER2LOADCOUNT                        */
/* Register template: pu_DW_apb_timers::TIMER2LOADCOUNT                    */
/* Source filename: pu_timers.csr, line: 209                               */
/* Field member: pu_DW_apb_timers::TIMER2LOADCOUNT.TIMER2LOADCOUNT         */
/* Source filename: pu_timers.csr, line: 217                               */
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT_TIMER2LOADCOUNT_MSB 31u
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT_TIMER2LOADCOUNT_LSB 0u
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT_TIMER2LOADCOUNT_WIDTH 32u
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT_TIMER2LOADCOUNT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT_TIMER2LOADCOUNT_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT_TIMER2LOADCOUNT_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT_TIMER2LOADCOUNT_FIELD_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT_TIMER2LOADCOUNT_GET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT_TIMER2LOADCOUNT_SET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT_TIMER2LOADCOUNT_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_DW_apb_timers::TIMER2CURRENTVAL                       */
/* Register template: pu_DW_apb_timers::TIMER2CURRENTVAL                   */
/* Source filename: pu_timers.csr, line: 228                               */
/* Field member: pu_DW_apb_timers::TIMER2CURRENTVAL.TIMER2CURRENTVAL       */
/* Source filename: pu_timers.csr, line: 237                               */
#define PU_DW_APB_TIMERS_TIMER2CURRENTVAL_TIMER2CURRENTVAL_MSB 31u
#define PU_DW_APB_TIMERS_TIMER2CURRENTVAL_TIMER2CURRENTVAL_LSB 0u
#define PU_DW_APB_TIMERS_TIMER2CURRENTVAL_TIMER2CURRENTVAL_WIDTH 32u
#define PU_DW_APB_TIMERS_TIMER2CURRENTVAL_TIMER2CURRENTVAL_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2CURRENTVAL_TIMER2CURRENTVAL_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER2CURRENTVAL_TIMER2CURRENTVAL_RESET 0x80000000ul
#define PU_DW_APB_TIMERS_TIMER2CURRENTVAL_TIMER2CURRENTVAL_FIELD_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER2CURRENTVAL_TIMER2CURRENTVAL_GET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER2CURRENTVAL_TIMER2CURRENTVAL_SET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER2CURRENTVAL_TIMER2CURRENTVAL_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_DW_apb_timers::TIMER2CONTROLREG                       */
/* Register template: pu_DW_apb_timers::TIMER2CONTROLREG                   */
/* Source filename: pu_timers.csr, line: 248                               */
/* Field member: pu_DW_apb_timers::TIMER2CONTROLREG.RSVD_TIMER2CONTROLREG  */
/* Source filename: pu_timers.csr, line: 353                               */
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER2CONTROLREG_MSB 31u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER2CONTROLREG_LSB 5u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER2CONTROLREG_WIDTH 27u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER2CONTROLREG_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER2CONTROLREG_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER2CONTROLREG_RESET 0x0000000ul
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER2CONTROLREG_FIELD_MASK 0xffffffe0ul
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER2CONTROLREG_GET(x) \
   (((x) & 0xffffffe0ul) >> 5)
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER2CONTROLREG_SET(x) \
   (((x) << 5) & 0xffffffe0ul)
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER2CONTROLREG_MODIFY(r, x) \
   ((((x) << 5) & 0xffffffe0ul) | ((r) & 0x0000001ful))
/* Field member: pu_DW_apb_timers::TIMER2CONTROLREG.RSVD_TIMER_0N100PWM_EN */
/* Source filename: pu_timers.csr, line: 345                               */
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER_0N100PWM_EN_MSB 4u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER_0N100PWM_EN_LSB 4u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER_0N100PWM_EN_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER_0N100PWM_EN_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER_0N100PWM_EN_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER_0N100PWM_EN_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER_0N100PWM_EN_FIELD_MASK 0x00000010ul
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER_0N100PWM_EN_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER_0N100PWM_EN_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_RSVD_TIMER_0N100PWM_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_DW_apb_timers::TIMER2CONTROLREG.TIMER_PWM              */
/* Source filename: pu_timers.csr, line: 324                               */
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_PWM_MSB 3u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_PWM_LSB 3u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_PWM_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_PWM_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_PWM_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_PWM_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_PWM_FIELD_MASK 0x00000008ul
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_PWM_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_PWM_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_PWM_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_DW_apb_timers::TIMER2CONTROLREG.TIMER_INTERRUPT_MASK   */
/* Source filename: pu_timers.csr, line: 304                               */
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_INTERRUPT_MASK_MSB 2u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_INTERRUPT_MASK_LSB 2u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_INTERRUPT_MASK_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_INTERRUPT_MASK_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_INTERRUPT_MASK_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_INTERRUPT_MASK_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_INTERRUPT_MASK_FIELD_MASK 0x00000004ul
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_INTERRUPT_MASK_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_INTERRUPT_MASK_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_INTERRUPT_MASK_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_DW_apb_timers::TIMER2CONTROLREG.TIMER_MODE             */
/* Source filename: pu_timers.csr, line: 281                               */
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_MODE_MSB 1u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_MODE_LSB 1u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_MODE_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_MODE_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_MODE_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_MODE_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_MODE_FIELD_MASK 0x00000002ul
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_MODE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_MODE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_MODE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_DW_apb_timers::TIMER2CONTROLREG.TIMER_ENABLE           */
/* Source filename: pu_timers.csr, line: 261                               */
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_ENABLE_MSB 0u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_ENABLE_LSB 0u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_ENABLE_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_ENABLE_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_ENABLE_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_ENABLE_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_ENABLE_FIELD_MASK 0x00000001ul
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER2CONTROLREG_TIMER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_DW_apb_timers::TIMER2EOI                              */
/* Register template: pu_DW_apb_timers::TIMER2EOI                          */
/* Source filename: pu_timers.csr, line: 362                               */
/* Field member: pu_DW_apb_timers::TIMER2EOI.RSVD_TIMER2EOI                */
/* Source filename: pu_timers.csr, line: 380                               */
#define PU_DW_APB_TIMERS_TIMER2EOI_RSVD_TIMER2EOI_MSB 31u
#define PU_DW_APB_TIMERS_TIMER2EOI_RSVD_TIMER2EOI_LSB 1u
#define PU_DW_APB_TIMERS_TIMER2EOI_RSVD_TIMER2EOI_WIDTH 31u
#define PU_DW_APB_TIMERS_TIMER2EOI_RSVD_TIMER2EOI_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2EOI_RSVD_TIMER2EOI_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER2EOI_RSVD_TIMER2EOI_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER2EOI_RSVD_TIMER2EOI_FIELD_MASK 0xfffffffeul
#define PU_DW_APB_TIMERS_TIMER2EOI_RSVD_TIMER2EOI_GET(x) \
   (((x) & 0xfffffffeul) >> 1)
#define PU_DW_APB_TIMERS_TIMER2EOI_RSVD_TIMER2EOI_SET(x) \
   (((x) << 1) & 0xfffffffeul)
#define PU_DW_APB_TIMERS_TIMER2EOI_RSVD_TIMER2EOI_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: pu_DW_apb_timers::TIMER2EOI.TIMER2EOI                     */
/* Source filename: pu_timers.csr, line: 371                               */
#define PU_DW_APB_TIMERS_TIMER2EOI_TIMER2EOI_MSB 0u
#define PU_DW_APB_TIMERS_TIMER2EOI_TIMER2EOI_LSB 0u
#define PU_DW_APB_TIMERS_TIMER2EOI_TIMER2EOI_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER2EOI_TIMER2EOI_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2EOI_TIMER2EOI_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER2EOI_TIMER2EOI_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER2EOI_TIMER2EOI_FIELD_MASK 0x00000001ul
#define PU_DW_APB_TIMERS_TIMER2EOI_TIMER2EOI_GET(x) ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER2EOI_TIMER2EOI_SET(x) ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER2EOI_TIMER2EOI_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_DW_apb_timers::TIMER2INTSTAT                          */
/* Register template: pu_DW_apb_timers::TIMER2INTSTAT                      */
/* Source filename: pu_timers.csr, line: 388                               */
/* Field member: pu_DW_apb_timers::TIMER2INTSTAT.RSVD_TIMER2INTSTAT        */
/* Source filename: pu_timers.csr, line: 415                               */
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_RSVD_TIMER2INTSTAT_MSB 31u
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_RSVD_TIMER2INTSTAT_LSB 1u
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_RSVD_TIMER2INTSTAT_WIDTH 31u
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_RSVD_TIMER2INTSTAT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_RSVD_TIMER2INTSTAT_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_RSVD_TIMER2INTSTAT_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_RSVD_TIMER2INTSTAT_FIELD_MASK 0xfffffffeul
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_RSVD_TIMER2INTSTAT_GET(x) \
   (((x) & 0xfffffffeul) >> 1)
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_RSVD_TIMER2INTSTAT_SET(x) \
   (((x) << 1) & 0xfffffffeul)
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_RSVD_TIMER2INTSTAT_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: pu_DW_apb_timers::TIMER2INTSTAT.TIMER2INTSTAT             */
/* Source filename: pu_timers.csr, line: 397                               */
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_TIMER2INTSTAT_MSB 0u
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_TIMER2INTSTAT_LSB 0u
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_TIMER2INTSTAT_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_TIMER2INTSTAT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_TIMER2INTSTAT_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_TIMER2INTSTAT_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_TIMER2INTSTAT_FIELD_MASK 0x00000001ul
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_TIMER2INTSTAT_GET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_TIMER2INTSTAT_SET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER2INTSTAT_TIMER2INTSTAT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_DW_apb_timers::TIMER3LOADCOUNT                        */
/* Register template: pu_DW_apb_timers::TIMER3LOADCOUNT                    */
/* Source filename: pu_timers.csr, line: 423                               */
/* Field member: pu_DW_apb_timers::TIMER3LOADCOUNT.TIMER3LOADCOUNT         */
/* Source filename: pu_timers.csr, line: 431                               */
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT_TIMER3LOADCOUNT_MSB 31u
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT_TIMER3LOADCOUNT_LSB 0u
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT_TIMER3LOADCOUNT_WIDTH 32u
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT_TIMER3LOADCOUNT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT_TIMER3LOADCOUNT_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT_TIMER3LOADCOUNT_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT_TIMER3LOADCOUNT_FIELD_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT_TIMER3LOADCOUNT_GET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT_TIMER3LOADCOUNT_SET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT_TIMER3LOADCOUNT_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_DW_apb_timers::TIMER3CURRENTVAL                       */
/* Register template: pu_DW_apb_timers::TIMER3CURRENTVAL                   */
/* Source filename: pu_timers.csr, line: 442                               */
/* Field member: pu_DW_apb_timers::TIMER3CURRENTVAL.TIMER3CURRENTVAL       */
/* Source filename: pu_timers.csr, line: 451                               */
#define PU_DW_APB_TIMERS_TIMER3CURRENTVAL_TIMER3CURRENTVAL_MSB 31u
#define PU_DW_APB_TIMERS_TIMER3CURRENTVAL_TIMER3CURRENTVAL_LSB 0u
#define PU_DW_APB_TIMERS_TIMER3CURRENTVAL_TIMER3CURRENTVAL_WIDTH 32u
#define PU_DW_APB_TIMERS_TIMER3CURRENTVAL_TIMER3CURRENTVAL_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3CURRENTVAL_TIMER3CURRENTVAL_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER3CURRENTVAL_TIMER3CURRENTVAL_RESET 0x80000000ul
#define PU_DW_APB_TIMERS_TIMER3CURRENTVAL_TIMER3CURRENTVAL_FIELD_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER3CURRENTVAL_TIMER3CURRENTVAL_GET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER3CURRENTVAL_TIMER3CURRENTVAL_SET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER3CURRENTVAL_TIMER3CURRENTVAL_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_DW_apb_timers::TIMER3CONTROLREG                       */
/* Register template: pu_DW_apb_timers::TIMER3CONTROLREG                   */
/* Source filename: pu_timers.csr, line: 462                               */
/* Field member: pu_DW_apb_timers::TIMER3CONTROLREG.RSVD_TIMER3CONTROLREG  */
/* Source filename: pu_timers.csr, line: 567                               */
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER3CONTROLREG_MSB 31u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER3CONTROLREG_LSB 5u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER3CONTROLREG_WIDTH 27u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER3CONTROLREG_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER3CONTROLREG_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER3CONTROLREG_RESET 0x0000000ul
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER3CONTROLREG_FIELD_MASK 0xffffffe0ul
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER3CONTROLREG_GET(x) \
   (((x) & 0xffffffe0ul) >> 5)
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER3CONTROLREG_SET(x) \
   (((x) << 5) & 0xffffffe0ul)
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER3CONTROLREG_MODIFY(r, x) \
   ((((x) << 5) & 0xffffffe0ul) | ((r) & 0x0000001ful))
/* Field member: pu_DW_apb_timers::TIMER3CONTROLREG.RSVD_TIMER_0N100PWM_EN */
/* Source filename: pu_timers.csr, line: 559                               */
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER_0N100PWM_EN_MSB 4u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER_0N100PWM_EN_LSB 4u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER_0N100PWM_EN_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER_0N100PWM_EN_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER_0N100PWM_EN_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER_0N100PWM_EN_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER_0N100PWM_EN_FIELD_MASK 0x00000010ul
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER_0N100PWM_EN_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER_0N100PWM_EN_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_RSVD_TIMER_0N100PWM_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_DW_apb_timers::TIMER3CONTROLREG.TIMER_PWM              */
/* Source filename: pu_timers.csr, line: 538                               */
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_PWM_MSB 3u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_PWM_LSB 3u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_PWM_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_PWM_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_PWM_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_PWM_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_PWM_FIELD_MASK 0x00000008ul
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_PWM_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_PWM_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_PWM_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_DW_apb_timers::TIMER3CONTROLREG.TIMER_INTERRUPT_MASK   */
/* Source filename: pu_timers.csr, line: 518                               */
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_INTERRUPT_MASK_MSB 2u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_INTERRUPT_MASK_LSB 2u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_INTERRUPT_MASK_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_INTERRUPT_MASK_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_INTERRUPT_MASK_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_INTERRUPT_MASK_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_INTERRUPT_MASK_FIELD_MASK 0x00000004ul
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_INTERRUPT_MASK_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_INTERRUPT_MASK_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_INTERRUPT_MASK_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_DW_apb_timers::TIMER3CONTROLREG.TIMER_MODE             */
/* Source filename: pu_timers.csr, line: 495                               */
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_MODE_MSB 1u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_MODE_LSB 1u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_MODE_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_MODE_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_MODE_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_MODE_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_MODE_FIELD_MASK 0x00000002ul
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_MODE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_MODE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_MODE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_DW_apb_timers::TIMER3CONTROLREG.TIMER_ENABLE           */
/* Source filename: pu_timers.csr, line: 475                               */
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_ENABLE_MSB 0u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_ENABLE_LSB 0u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_ENABLE_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_ENABLE_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_ENABLE_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_ENABLE_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_ENABLE_FIELD_MASK 0x00000001ul
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER3CONTROLREG_TIMER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_DW_apb_timers::TIMER3EOI                              */
/* Register template: pu_DW_apb_timers::TIMER3EOI                          */
/* Source filename: pu_timers.csr, line: 576                               */
/* Field member: pu_DW_apb_timers::TIMER3EOI.RSVD_TIMER3EOI                */
/* Source filename: pu_timers.csr, line: 594                               */
#define PU_DW_APB_TIMERS_TIMER3EOI_RSVD_TIMER3EOI_MSB 31u
#define PU_DW_APB_TIMERS_TIMER3EOI_RSVD_TIMER3EOI_LSB 1u
#define PU_DW_APB_TIMERS_TIMER3EOI_RSVD_TIMER3EOI_WIDTH 31u
#define PU_DW_APB_TIMERS_TIMER3EOI_RSVD_TIMER3EOI_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3EOI_RSVD_TIMER3EOI_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER3EOI_RSVD_TIMER3EOI_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER3EOI_RSVD_TIMER3EOI_FIELD_MASK 0xfffffffeul
#define PU_DW_APB_TIMERS_TIMER3EOI_RSVD_TIMER3EOI_GET(x) \
   (((x) & 0xfffffffeul) >> 1)
#define PU_DW_APB_TIMERS_TIMER3EOI_RSVD_TIMER3EOI_SET(x) \
   (((x) << 1) & 0xfffffffeul)
#define PU_DW_APB_TIMERS_TIMER3EOI_RSVD_TIMER3EOI_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: pu_DW_apb_timers::TIMER3EOI.TIMER3EOI                     */
/* Source filename: pu_timers.csr, line: 585                               */
#define PU_DW_APB_TIMERS_TIMER3EOI_TIMER3EOI_MSB 0u
#define PU_DW_APB_TIMERS_TIMER3EOI_TIMER3EOI_LSB 0u
#define PU_DW_APB_TIMERS_TIMER3EOI_TIMER3EOI_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER3EOI_TIMER3EOI_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3EOI_TIMER3EOI_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER3EOI_TIMER3EOI_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER3EOI_TIMER3EOI_FIELD_MASK 0x00000001ul
#define PU_DW_APB_TIMERS_TIMER3EOI_TIMER3EOI_GET(x) ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER3EOI_TIMER3EOI_SET(x) ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER3EOI_TIMER3EOI_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_DW_apb_timers::TIMER3INTSTAT                          */
/* Register template: pu_DW_apb_timers::TIMER3INTSTAT                      */
/* Source filename: pu_timers.csr, line: 602                               */
/* Field member: pu_DW_apb_timers::TIMER3INTSTAT.RSVD_TIMER3INTSTAT        */
/* Source filename: pu_timers.csr, line: 629                               */
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_RSVD_TIMER3INTSTAT_MSB 31u
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_RSVD_TIMER3INTSTAT_LSB 1u
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_RSVD_TIMER3INTSTAT_WIDTH 31u
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_RSVD_TIMER3INTSTAT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_RSVD_TIMER3INTSTAT_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_RSVD_TIMER3INTSTAT_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_RSVD_TIMER3INTSTAT_FIELD_MASK 0xfffffffeul
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_RSVD_TIMER3INTSTAT_GET(x) \
   (((x) & 0xfffffffeul) >> 1)
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_RSVD_TIMER3INTSTAT_SET(x) \
   (((x) << 1) & 0xfffffffeul)
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_RSVD_TIMER3INTSTAT_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: pu_DW_apb_timers::TIMER3INTSTAT.TIMER3INTSTAT             */
/* Source filename: pu_timers.csr, line: 611                               */
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_TIMER3INTSTAT_MSB 0u
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_TIMER3INTSTAT_LSB 0u
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_TIMER3INTSTAT_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_TIMER3INTSTAT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_TIMER3INTSTAT_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_TIMER3INTSTAT_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_TIMER3INTSTAT_FIELD_MASK 0x00000001ul
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_TIMER3INTSTAT_GET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_TIMER3INTSTAT_SET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER3INTSTAT_TIMER3INTSTAT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_DW_apb_timers::TIMER4LOADCOUNT                        */
/* Register template: pu_DW_apb_timers::TIMER4LOADCOUNT                    */
/* Source filename: pu_timers.csr, line: 637                               */
/* Field member: pu_DW_apb_timers::TIMER4LOADCOUNT.TIMER4LOADCOUNT         */
/* Source filename: pu_timers.csr, line: 645                               */
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT_TIMER4LOADCOUNT_MSB 31u
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT_TIMER4LOADCOUNT_LSB 0u
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT_TIMER4LOADCOUNT_WIDTH 32u
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT_TIMER4LOADCOUNT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT_TIMER4LOADCOUNT_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT_TIMER4LOADCOUNT_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT_TIMER4LOADCOUNT_FIELD_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT_TIMER4LOADCOUNT_GET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT_TIMER4LOADCOUNT_SET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT_TIMER4LOADCOUNT_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_DW_apb_timers::TIMER4CURRENTVAL                       */
/* Register template: pu_DW_apb_timers::TIMER4CURRENTVAL                   */
/* Source filename: pu_timers.csr, line: 656                               */
/* Field member: pu_DW_apb_timers::TIMER4CURRENTVAL.TIMER4CURRENTVAL       */
/* Source filename: pu_timers.csr, line: 665                               */
#define PU_DW_APB_TIMERS_TIMER4CURRENTVAL_TIMER4CURRENTVAL_MSB 31u
#define PU_DW_APB_TIMERS_TIMER4CURRENTVAL_TIMER4CURRENTVAL_LSB 0u
#define PU_DW_APB_TIMERS_TIMER4CURRENTVAL_TIMER4CURRENTVAL_WIDTH 32u
#define PU_DW_APB_TIMERS_TIMER4CURRENTVAL_TIMER4CURRENTVAL_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4CURRENTVAL_TIMER4CURRENTVAL_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER4CURRENTVAL_TIMER4CURRENTVAL_RESET 0x80000000ul
#define PU_DW_APB_TIMERS_TIMER4CURRENTVAL_TIMER4CURRENTVAL_FIELD_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER4CURRENTVAL_TIMER4CURRENTVAL_GET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER4CURRENTVAL_TIMER4CURRENTVAL_SET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER4CURRENTVAL_TIMER4CURRENTVAL_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_DW_apb_timers::TIMER4CONTROLREG                       */
/* Register template: pu_DW_apb_timers::TIMER4CONTROLREG                   */
/* Source filename: pu_timers.csr, line: 676                               */
/* Field member: pu_DW_apb_timers::TIMER4CONTROLREG.RSVD_TIMER4CONTROLREG  */
/* Source filename: pu_timers.csr, line: 781                               */
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER4CONTROLREG_MSB 31u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER4CONTROLREG_LSB 5u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER4CONTROLREG_WIDTH 27u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER4CONTROLREG_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER4CONTROLREG_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER4CONTROLREG_RESET 0x0000000ul
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER4CONTROLREG_FIELD_MASK 0xffffffe0ul
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER4CONTROLREG_GET(x) \
   (((x) & 0xffffffe0ul) >> 5)
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER4CONTROLREG_SET(x) \
   (((x) << 5) & 0xffffffe0ul)
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER4CONTROLREG_MODIFY(r, x) \
   ((((x) << 5) & 0xffffffe0ul) | ((r) & 0x0000001ful))
/* Field member: pu_DW_apb_timers::TIMER4CONTROLREG.RSVD_TIMER_0N100PWM_EN */
/* Source filename: pu_timers.csr, line: 773                               */
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER_0N100PWM_EN_MSB 4u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER_0N100PWM_EN_LSB 4u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER_0N100PWM_EN_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER_0N100PWM_EN_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER_0N100PWM_EN_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER_0N100PWM_EN_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER_0N100PWM_EN_FIELD_MASK 0x00000010ul
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER_0N100PWM_EN_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER_0N100PWM_EN_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_RSVD_TIMER_0N100PWM_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_DW_apb_timers::TIMER4CONTROLREG.TIMER_PWM              */
/* Source filename: pu_timers.csr, line: 752                               */
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_PWM_MSB 3u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_PWM_LSB 3u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_PWM_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_PWM_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_PWM_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_PWM_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_PWM_FIELD_MASK 0x00000008ul
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_PWM_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_PWM_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_PWM_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_DW_apb_timers::TIMER4CONTROLREG.TIMER_INTERRUPT_MASK   */
/* Source filename: pu_timers.csr, line: 732                               */
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_INTERRUPT_MASK_MSB 2u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_INTERRUPT_MASK_LSB 2u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_INTERRUPT_MASK_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_INTERRUPT_MASK_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_INTERRUPT_MASK_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_INTERRUPT_MASK_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_INTERRUPT_MASK_FIELD_MASK 0x00000004ul
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_INTERRUPT_MASK_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_INTERRUPT_MASK_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_INTERRUPT_MASK_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_DW_apb_timers::TIMER4CONTROLREG.TIMER_MODE             */
/* Source filename: pu_timers.csr, line: 709                               */
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_MODE_MSB 1u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_MODE_LSB 1u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_MODE_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_MODE_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_MODE_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_MODE_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_MODE_FIELD_MASK 0x00000002ul
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_MODE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_MODE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_MODE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_DW_apb_timers::TIMER4CONTROLREG.TIMER_ENABLE           */
/* Source filename: pu_timers.csr, line: 689                               */
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_ENABLE_MSB 0u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_ENABLE_LSB 0u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_ENABLE_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_ENABLE_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_ENABLE_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_ENABLE_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_ENABLE_FIELD_MASK 0x00000001ul
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER4CONTROLREG_TIMER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_DW_apb_timers::TIMER4EOI                              */
/* Register template: pu_DW_apb_timers::TIMER4EOI                          */
/* Source filename: pu_timers.csr, line: 790                               */
/* Field member: pu_DW_apb_timers::TIMER4EOI.RSVD_TIMER4EOI                */
/* Source filename: pu_timers.csr, line: 808                               */
#define PU_DW_APB_TIMERS_TIMER4EOI_RSVD_TIMER4EOI_MSB 31u
#define PU_DW_APB_TIMERS_TIMER4EOI_RSVD_TIMER4EOI_LSB 1u
#define PU_DW_APB_TIMERS_TIMER4EOI_RSVD_TIMER4EOI_WIDTH 31u
#define PU_DW_APB_TIMERS_TIMER4EOI_RSVD_TIMER4EOI_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4EOI_RSVD_TIMER4EOI_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER4EOI_RSVD_TIMER4EOI_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER4EOI_RSVD_TIMER4EOI_FIELD_MASK 0xfffffffeul
#define PU_DW_APB_TIMERS_TIMER4EOI_RSVD_TIMER4EOI_GET(x) \
   (((x) & 0xfffffffeul) >> 1)
#define PU_DW_APB_TIMERS_TIMER4EOI_RSVD_TIMER4EOI_SET(x) \
   (((x) << 1) & 0xfffffffeul)
#define PU_DW_APB_TIMERS_TIMER4EOI_RSVD_TIMER4EOI_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: pu_DW_apb_timers::TIMER4EOI.TIMER4EOI                     */
/* Source filename: pu_timers.csr, line: 799                               */
#define PU_DW_APB_TIMERS_TIMER4EOI_TIMER4EOI_MSB 0u
#define PU_DW_APB_TIMERS_TIMER4EOI_TIMER4EOI_LSB 0u
#define PU_DW_APB_TIMERS_TIMER4EOI_TIMER4EOI_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER4EOI_TIMER4EOI_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4EOI_TIMER4EOI_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER4EOI_TIMER4EOI_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER4EOI_TIMER4EOI_FIELD_MASK 0x00000001ul
#define PU_DW_APB_TIMERS_TIMER4EOI_TIMER4EOI_GET(x) ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER4EOI_TIMER4EOI_SET(x) ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER4EOI_TIMER4EOI_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_DW_apb_timers::TIMER4INTSTAT                          */
/* Register template: pu_DW_apb_timers::TIMER4INTSTAT                      */
/* Source filename: pu_timers.csr, line: 816                               */
/* Field member: pu_DW_apb_timers::TIMER4INTSTAT.RSVD_TIMER4INTSTAT        */
/* Source filename: pu_timers.csr, line: 843                               */
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_RSVD_TIMER4INTSTAT_MSB 31u
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_RSVD_TIMER4INTSTAT_LSB 1u
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_RSVD_TIMER4INTSTAT_WIDTH 31u
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_RSVD_TIMER4INTSTAT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_RSVD_TIMER4INTSTAT_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_RSVD_TIMER4INTSTAT_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_RSVD_TIMER4INTSTAT_FIELD_MASK 0xfffffffeul
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_RSVD_TIMER4INTSTAT_GET(x) \
   (((x) & 0xfffffffeul) >> 1)
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_RSVD_TIMER4INTSTAT_SET(x) \
   (((x) << 1) & 0xfffffffeul)
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_RSVD_TIMER4INTSTAT_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: pu_DW_apb_timers::TIMER4INTSTAT.TIMER4INTSTAT             */
/* Source filename: pu_timers.csr, line: 825                               */
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_TIMER4INTSTAT_MSB 0u
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_TIMER4INTSTAT_LSB 0u
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_TIMER4INTSTAT_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_TIMER4INTSTAT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_TIMER4INTSTAT_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_TIMER4INTSTAT_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_TIMER4INTSTAT_FIELD_MASK 0x00000001ul
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_TIMER4INTSTAT_GET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_TIMER4INTSTAT_SET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER4INTSTAT_TIMER4INTSTAT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_DW_apb_timers::TIMER5LOADCOUNT                        */
/* Register template: pu_DW_apb_timers::TIMER5LOADCOUNT                    */
/* Source filename: pu_timers.csr, line: 851                               */
/* Field member: pu_DW_apb_timers::TIMER5LOADCOUNT.TIMER5LOADCOUNT         */
/* Source filename: pu_timers.csr, line: 859                               */
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT_TIMER5LOADCOUNT_MSB 31u
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT_TIMER5LOADCOUNT_LSB 0u
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT_TIMER5LOADCOUNT_WIDTH 32u
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT_TIMER5LOADCOUNT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT_TIMER5LOADCOUNT_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT_TIMER5LOADCOUNT_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT_TIMER5LOADCOUNT_FIELD_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT_TIMER5LOADCOUNT_GET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT_TIMER5LOADCOUNT_SET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT_TIMER5LOADCOUNT_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_DW_apb_timers::TIMER5CURRENTVAL                       */
/* Register template: pu_DW_apb_timers::TIMER5CURRENTVAL                   */
/* Source filename: pu_timers.csr, line: 870                               */
/* Field member: pu_DW_apb_timers::TIMER5CURRENTVAL.TIMER5CURRENTVAL       */
/* Source filename: pu_timers.csr, line: 879                               */
#define PU_DW_APB_TIMERS_TIMER5CURRENTVAL_TIMER5CURRENTVAL_MSB 31u
#define PU_DW_APB_TIMERS_TIMER5CURRENTVAL_TIMER5CURRENTVAL_LSB 0u
#define PU_DW_APB_TIMERS_TIMER5CURRENTVAL_TIMER5CURRENTVAL_WIDTH 32u
#define PU_DW_APB_TIMERS_TIMER5CURRENTVAL_TIMER5CURRENTVAL_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5CURRENTVAL_TIMER5CURRENTVAL_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER5CURRENTVAL_TIMER5CURRENTVAL_RESET 0x80000000ul
#define PU_DW_APB_TIMERS_TIMER5CURRENTVAL_TIMER5CURRENTVAL_FIELD_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER5CURRENTVAL_TIMER5CURRENTVAL_GET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER5CURRENTVAL_TIMER5CURRENTVAL_SET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER5CURRENTVAL_TIMER5CURRENTVAL_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_DW_apb_timers::TIMER5CONTROLREG                       */
/* Register template: pu_DW_apb_timers::TIMER5CONTROLREG                   */
/* Source filename: pu_timers.csr, line: 890                               */
/* Field member: pu_DW_apb_timers::TIMER5CONTROLREG.RSVD_TIMER5CONTROLREG  */
/* Source filename: pu_timers.csr, line: 995                               */
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER5CONTROLREG_MSB 31u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER5CONTROLREG_LSB 5u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER5CONTROLREG_WIDTH 27u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER5CONTROLREG_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER5CONTROLREG_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER5CONTROLREG_RESET 0x0000000ul
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER5CONTROLREG_FIELD_MASK 0xffffffe0ul
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER5CONTROLREG_GET(x) \
   (((x) & 0xffffffe0ul) >> 5)
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER5CONTROLREG_SET(x) \
   (((x) << 5) & 0xffffffe0ul)
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER5CONTROLREG_MODIFY(r, x) \
   ((((x) << 5) & 0xffffffe0ul) | ((r) & 0x0000001ful))
/* Field member: pu_DW_apb_timers::TIMER5CONTROLREG.RSVD_TIMER_0N100PWM_EN */
/* Source filename: pu_timers.csr, line: 987                               */
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER_0N100PWM_EN_MSB 4u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER_0N100PWM_EN_LSB 4u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER_0N100PWM_EN_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER_0N100PWM_EN_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER_0N100PWM_EN_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER_0N100PWM_EN_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER_0N100PWM_EN_FIELD_MASK 0x00000010ul
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER_0N100PWM_EN_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER_0N100PWM_EN_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_RSVD_TIMER_0N100PWM_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_DW_apb_timers::TIMER5CONTROLREG.TIMER_PWM              */
/* Source filename: pu_timers.csr, line: 966                               */
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_PWM_MSB 3u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_PWM_LSB 3u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_PWM_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_PWM_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_PWM_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_PWM_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_PWM_FIELD_MASK 0x00000008ul
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_PWM_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_PWM_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_PWM_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_DW_apb_timers::TIMER5CONTROLREG.TIMER_INTERRUPT_MASK   */
/* Source filename: pu_timers.csr, line: 946                               */
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_INTERRUPT_MASK_MSB 2u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_INTERRUPT_MASK_LSB 2u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_INTERRUPT_MASK_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_INTERRUPT_MASK_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_INTERRUPT_MASK_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_INTERRUPT_MASK_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_INTERRUPT_MASK_FIELD_MASK 0x00000004ul
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_INTERRUPT_MASK_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_INTERRUPT_MASK_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_INTERRUPT_MASK_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_DW_apb_timers::TIMER5CONTROLREG.TIMER_MODE             */
/* Source filename: pu_timers.csr, line: 923                               */
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_MODE_MSB 1u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_MODE_LSB 1u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_MODE_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_MODE_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_MODE_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_MODE_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_MODE_FIELD_MASK 0x00000002ul
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_MODE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_MODE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_MODE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_DW_apb_timers::TIMER5CONTROLREG.TIMER_ENABLE           */
/* Source filename: pu_timers.csr, line: 903                               */
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_ENABLE_MSB 0u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_ENABLE_LSB 0u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_ENABLE_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_ENABLE_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_ENABLE_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_ENABLE_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_ENABLE_FIELD_MASK 0x00000001ul
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER5CONTROLREG_TIMER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_DW_apb_timers::TIMER5EOI                              */
/* Register template: pu_DW_apb_timers::TIMER5EOI                          */
/* Source filename: pu_timers.csr, line: 1004                              */
/* Field member: pu_DW_apb_timers::TIMER5EOI.RSVD_TIMER5EOI                */
/* Source filename: pu_timers.csr, line: 1022                              */
#define PU_DW_APB_TIMERS_TIMER5EOI_RSVD_TIMER5EOI_MSB 31u
#define PU_DW_APB_TIMERS_TIMER5EOI_RSVD_TIMER5EOI_LSB 1u
#define PU_DW_APB_TIMERS_TIMER5EOI_RSVD_TIMER5EOI_WIDTH 31u
#define PU_DW_APB_TIMERS_TIMER5EOI_RSVD_TIMER5EOI_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5EOI_RSVD_TIMER5EOI_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER5EOI_RSVD_TIMER5EOI_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER5EOI_RSVD_TIMER5EOI_FIELD_MASK 0xfffffffeul
#define PU_DW_APB_TIMERS_TIMER5EOI_RSVD_TIMER5EOI_GET(x) \
   (((x) & 0xfffffffeul) >> 1)
#define PU_DW_APB_TIMERS_TIMER5EOI_RSVD_TIMER5EOI_SET(x) \
   (((x) << 1) & 0xfffffffeul)
#define PU_DW_APB_TIMERS_TIMER5EOI_RSVD_TIMER5EOI_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: pu_DW_apb_timers::TIMER5EOI.TIMER5EOI                     */
/* Source filename: pu_timers.csr, line: 1013                              */
#define PU_DW_APB_TIMERS_TIMER5EOI_TIMER5EOI_MSB 0u
#define PU_DW_APB_TIMERS_TIMER5EOI_TIMER5EOI_LSB 0u
#define PU_DW_APB_TIMERS_TIMER5EOI_TIMER5EOI_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER5EOI_TIMER5EOI_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5EOI_TIMER5EOI_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER5EOI_TIMER5EOI_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER5EOI_TIMER5EOI_FIELD_MASK 0x00000001ul
#define PU_DW_APB_TIMERS_TIMER5EOI_TIMER5EOI_GET(x) ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER5EOI_TIMER5EOI_SET(x) ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER5EOI_TIMER5EOI_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_DW_apb_timers::TIMER5INTSTAT                          */
/* Register template: pu_DW_apb_timers::TIMER5INTSTAT                      */
/* Source filename: pu_timers.csr, line: 1030                              */
/* Field member: pu_DW_apb_timers::TIMER5INTSTAT.RSVD_TIMER5INTSTAT        */
/* Source filename: pu_timers.csr, line: 1057                              */
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_RSVD_TIMER5INTSTAT_MSB 31u
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_RSVD_TIMER5INTSTAT_LSB 1u
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_RSVD_TIMER5INTSTAT_WIDTH 31u
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_RSVD_TIMER5INTSTAT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_RSVD_TIMER5INTSTAT_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_RSVD_TIMER5INTSTAT_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_RSVD_TIMER5INTSTAT_FIELD_MASK 0xfffffffeul
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_RSVD_TIMER5INTSTAT_GET(x) \
   (((x) & 0xfffffffeul) >> 1)
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_RSVD_TIMER5INTSTAT_SET(x) \
   (((x) << 1) & 0xfffffffeul)
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_RSVD_TIMER5INTSTAT_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: pu_DW_apb_timers::TIMER5INTSTAT.TIMER5INTSTAT             */
/* Source filename: pu_timers.csr, line: 1039                              */
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_TIMER5INTSTAT_MSB 0u
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_TIMER5INTSTAT_LSB 0u
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_TIMER5INTSTAT_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_TIMER5INTSTAT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_TIMER5INTSTAT_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_TIMER5INTSTAT_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_TIMER5INTSTAT_FIELD_MASK 0x00000001ul
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_TIMER5INTSTAT_GET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_TIMER5INTSTAT_SET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER5INTSTAT_TIMER5INTSTAT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_DW_apb_timers::TIMER6LOADCOUNT                        */
/* Register template: pu_DW_apb_timers::TIMER6LOADCOUNT                    */
/* Source filename: pu_timers.csr, line: 1065                              */
/* Field member: pu_DW_apb_timers::TIMER6LOADCOUNT.TIMER6LOADCOUNT         */
/* Source filename: pu_timers.csr, line: 1073                              */
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT_TIMER6LOADCOUNT_MSB 31u
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT_TIMER6LOADCOUNT_LSB 0u
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT_TIMER6LOADCOUNT_WIDTH 32u
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT_TIMER6LOADCOUNT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT_TIMER6LOADCOUNT_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT_TIMER6LOADCOUNT_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT_TIMER6LOADCOUNT_FIELD_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT_TIMER6LOADCOUNT_GET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT_TIMER6LOADCOUNT_SET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT_TIMER6LOADCOUNT_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_DW_apb_timers::TIMER6CURRENTVAL                       */
/* Register template: pu_DW_apb_timers::TIMER6CURRENTVAL                   */
/* Source filename: pu_timers.csr, line: 1084                              */
/* Field member: pu_DW_apb_timers::TIMER6CURRENTVAL.TIMER6CURRENTVAL       */
/* Source filename: pu_timers.csr, line: 1093                              */
#define PU_DW_APB_TIMERS_TIMER6CURRENTVAL_TIMER6CURRENTVAL_MSB 31u
#define PU_DW_APB_TIMERS_TIMER6CURRENTVAL_TIMER6CURRENTVAL_LSB 0u
#define PU_DW_APB_TIMERS_TIMER6CURRENTVAL_TIMER6CURRENTVAL_WIDTH 32u
#define PU_DW_APB_TIMERS_TIMER6CURRENTVAL_TIMER6CURRENTVAL_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6CURRENTVAL_TIMER6CURRENTVAL_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER6CURRENTVAL_TIMER6CURRENTVAL_RESET 0x80000000ul
#define PU_DW_APB_TIMERS_TIMER6CURRENTVAL_TIMER6CURRENTVAL_FIELD_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER6CURRENTVAL_TIMER6CURRENTVAL_GET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER6CURRENTVAL_TIMER6CURRENTVAL_SET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER6CURRENTVAL_TIMER6CURRENTVAL_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_DW_apb_timers::TIMER6CONTROLREG                       */
/* Register template: pu_DW_apb_timers::TIMER6CONTROLREG                   */
/* Source filename: pu_timers.csr, line: 1104                              */
/* Field member: pu_DW_apb_timers::TIMER6CONTROLREG.RSVD_TIMER6CONTROLREG  */
/* Source filename: pu_timers.csr, line: 1209                              */
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER6CONTROLREG_MSB 31u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER6CONTROLREG_LSB 5u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER6CONTROLREG_WIDTH 27u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER6CONTROLREG_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER6CONTROLREG_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER6CONTROLREG_RESET 0x0000000ul
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER6CONTROLREG_FIELD_MASK 0xffffffe0ul
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER6CONTROLREG_GET(x) \
   (((x) & 0xffffffe0ul) >> 5)
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER6CONTROLREG_SET(x) \
   (((x) << 5) & 0xffffffe0ul)
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER6CONTROLREG_MODIFY(r, x) \
   ((((x) << 5) & 0xffffffe0ul) | ((r) & 0x0000001ful))
/* Field member: pu_DW_apb_timers::TIMER6CONTROLREG.RSVD_TIMER_0N100PWM_EN */
/* Source filename: pu_timers.csr, line: 1201                              */
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER_0N100PWM_EN_MSB 4u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER_0N100PWM_EN_LSB 4u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER_0N100PWM_EN_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER_0N100PWM_EN_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER_0N100PWM_EN_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER_0N100PWM_EN_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER_0N100PWM_EN_FIELD_MASK 0x00000010ul
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER_0N100PWM_EN_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER_0N100PWM_EN_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_RSVD_TIMER_0N100PWM_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_DW_apb_timers::TIMER6CONTROLREG.TIMER_PWM              */
/* Source filename: pu_timers.csr, line: 1180                              */
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_PWM_MSB 3u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_PWM_LSB 3u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_PWM_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_PWM_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_PWM_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_PWM_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_PWM_FIELD_MASK 0x00000008ul
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_PWM_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_PWM_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_PWM_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_DW_apb_timers::TIMER6CONTROLREG.TIMER_INTERRUPT_MASK   */
/* Source filename: pu_timers.csr, line: 1160                              */
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_INTERRUPT_MASK_MSB 2u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_INTERRUPT_MASK_LSB 2u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_INTERRUPT_MASK_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_INTERRUPT_MASK_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_INTERRUPT_MASK_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_INTERRUPT_MASK_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_INTERRUPT_MASK_FIELD_MASK 0x00000004ul
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_INTERRUPT_MASK_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_INTERRUPT_MASK_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_INTERRUPT_MASK_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_DW_apb_timers::TIMER6CONTROLREG.TIMER_MODE             */
/* Source filename: pu_timers.csr, line: 1137                              */
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_MODE_MSB 1u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_MODE_LSB 1u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_MODE_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_MODE_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_MODE_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_MODE_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_MODE_FIELD_MASK 0x00000002ul
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_MODE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_MODE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_MODE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_DW_apb_timers::TIMER6CONTROLREG.TIMER_ENABLE           */
/* Source filename: pu_timers.csr, line: 1117                              */
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_ENABLE_MSB 0u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_ENABLE_LSB 0u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_ENABLE_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_ENABLE_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_ENABLE_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_ENABLE_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_ENABLE_FIELD_MASK 0x00000001ul
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER6CONTROLREG_TIMER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_DW_apb_timers::TIMER6EOI                              */
/* Register template: pu_DW_apb_timers::TIMER6EOI                          */
/* Source filename: pu_timers.csr, line: 1218                              */
/* Field member: pu_DW_apb_timers::TIMER6EOI.RSVD_TIMER6EOI                */
/* Source filename: pu_timers.csr, line: 1236                              */
#define PU_DW_APB_TIMERS_TIMER6EOI_RSVD_TIMER6EOI_MSB 31u
#define PU_DW_APB_TIMERS_TIMER6EOI_RSVD_TIMER6EOI_LSB 1u
#define PU_DW_APB_TIMERS_TIMER6EOI_RSVD_TIMER6EOI_WIDTH 31u
#define PU_DW_APB_TIMERS_TIMER6EOI_RSVD_TIMER6EOI_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6EOI_RSVD_TIMER6EOI_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER6EOI_RSVD_TIMER6EOI_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER6EOI_RSVD_TIMER6EOI_FIELD_MASK 0xfffffffeul
#define PU_DW_APB_TIMERS_TIMER6EOI_RSVD_TIMER6EOI_GET(x) \
   (((x) & 0xfffffffeul) >> 1)
#define PU_DW_APB_TIMERS_TIMER6EOI_RSVD_TIMER6EOI_SET(x) \
   (((x) << 1) & 0xfffffffeul)
#define PU_DW_APB_TIMERS_TIMER6EOI_RSVD_TIMER6EOI_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: pu_DW_apb_timers::TIMER6EOI.TIMER6EOI                     */
/* Source filename: pu_timers.csr, line: 1227                              */
#define PU_DW_APB_TIMERS_TIMER6EOI_TIMER6EOI_MSB 0u
#define PU_DW_APB_TIMERS_TIMER6EOI_TIMER6EOI_LSB 0u
#define PU_DW_APB_TIMERS_TIMER6EOI_TIMER6EOI_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER6EOI_TIMER6EOI_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6EOI_TIMER6EOI_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER6EOI_TIMER6EOI_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER6EOI_TIMER6EOI_FIELD_MASK 0x00000001ul
#define PU_DW_APB_TIMERS_TIMER6EOI_TIMER6EOI_GET(x) ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER6EOI_TIMER6EOI_SET(x) ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER6EOI_TIMER6EOI_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_DW_apb_timers::TIMER6INTSTAT                          */
/* Register template: pu_DW_apb_timers::TIMER6INTSTAT                      */
/* Source filename: pu_timers.csr, line: 1244                              */
/* Field member: pu_DW_apb_timers::TIMER6INTSTAT.RSVD_TIMER6INTSTAT        */
/* Source filename: pu_timers.csr, line: 1271                              */
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_RSVD_TIMER6INTSTAT_MSB 31u
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_RSVD_TIMER6INTSTAT_LSB 1u
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_RSVD_TIMER6INTSTAT_WIDTH 31u
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_RSVD_TIMER6INTSTAT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_RSVD_TIMER6INTSTAT_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_RSVD_TIMER6INTSTAT_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_RSVD_TIMER6INTSTAT_FIELD_MASK 0xfffffffeul
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_RSVD_TIMER6INTSTAT_GET(x) \
   (((x) & 0xfffffffeul) >> 1)
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_RSVD_TIMER6INTSTAT_SET(x) \
   (((x) << 1) & 0xfffffffeul)
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_RSVD_TIMER6INTSTAT_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: pu_DW_apb_timers::TIMER6INTSTAT.TIMER6INTSTAT             */
/* Source filename: pu_timers.csr, line: 1253                              */
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_TIMER6INTSTAT_MSB 0u
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_TIMER6INTSTAT_LSB 0u
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_TIMER6INTSTAT_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_TIMER6INTSTAT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_TIMER6INTSTAT_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_TIMER6INTSTAT_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_TIMER6INTSTAT_FIELD_MASK 0x00000001ul
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_TIMER6INTSTAT_GET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_TIMER6INTSTAT_SET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER6INTSTAT_TIMER6INTSTAT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_DW_apb_timers::TIMER7LOADCOUNT                        */
/* Register template: pu_DW_apb_timers::TIMER7LOADCOUNT                    */
/* Source filename: pu_timers.csr, line: 1279                              */
/* Field member: pu_DW_apb_timers::TIMER7LOADCOUNT.TIMER7LOADCOUNT         */
/* Source filename: pu_timers.csr, line: 1287                              */
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT_TIMER7LOADCOUNT_MSB 31u
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT_TIMER7LOADCOUNT_LSB 0u
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT_TIMER7LOADCOUNT_WIDTH 32u
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT_TIMER7LOADCOUNT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT_TIMER7LOADCOUNT_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT_TIMER7LOADCOUNT_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT_TIMER7LOADCOUNT_FIELD_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT_TIMER7LOADCOUNT_GET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT_TIMER7LOADCOUNT_SET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT_TIMER7LOADCOUNT_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_DW_apb_timers::TIMER7CURRENTVAL                       */
/* Register template: pu_DW_apb_timers::TIMER7CURRENTVAL                   */
/* Source filename: pu_timers.csr, line: 1298                              */
/* Field member: pu_DW_apb_timers::TIMER7CURRENTVAL.TIMER7CURRENTVAL       */
/* Source filename: pu_timers.csr, line: 1307                              */
#define PU_DW_APB_TIMERS_TIMER7CURRENTVAL_TIMER7CURRENTVAL_MSB 31u
#define PU_DW_APB_TIMERS_TIMER7CURRENTVAL_TIMER7CURRENTVAL_LSB 0u
#define PU_DW_APB_TIMERS_TIMER7CURRENTVAL_TIMER7CURRENTVAL_WIDTH 32u
#define PU_DW_APB_TIMERS_TIMER7CURRENTVAL_TIMER7CURRENTVAL_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7CURRENTVAL_TIMER7CURRENTVAL_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER7CURRENTVAL_TIMER7CURRENTVAL_RESET 0x80000000ul
#define PU_DW_APB_TIMERS_TIMER7CURRENTVAL_TIMER7CURRENTVAL_FIELD_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER7CURRENTVAL_TIMER7CURRENTVAL_GET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER7CURRENTVAL_TIMER7CURRENTVAL_SET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER7CURRENTVAL_TIMER7CURRENTVAL_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_DW_apb_timers::TIMER7CONTROLREG                       */
/* Register template: pu_DW_apb_timers::TIMER7CONTROLREG                   */
/* Source filename: pu_timers.csr, line: 1318                              */
/* Field member: pu_DW_apb_timers::TIMER7CONTROLREG.RSVD_TIMER7CONTROLREG  */
/* Source filename: pu_timers.csr, line: 1423                              */
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER7CONTROLREG_MSB 31u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER7CONTROLREG_LSB 5u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER7CONTROLREG_WIDTH 27u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER7CONTROLREG_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER7CONTROLREG_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER7CONTROLREG_RESET 0x0000000ul
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER7CONTROLREG_FIELD_MASK 0xffffffe0ul
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER7CONTROLREG_GET(x) \
   (((x) & 0xffffffe0ul) >> 5)
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER7CONTROLREG_SET(x) \
   (((x) << 5) & 0xffffffe0ul)
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER7CONTROLREG_MODIFY(r, x) \
   ((((x) << 5) & 0xffffffe0ul) | ((r) & 0x0000001ful))
/* Field member: pu_DW_apb_timers::TIMER7CONTROLREG.RSVD_TIMER_0N100PWM_EN */
/* Source filename: pu_timers.csr, line: 1415                              */
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER_0N100PWM_EN_MSB 4u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER_0N100PWM_EN_LSB 4u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER_0N100PWM_EN_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER_0N100PWM_EN_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER_0N100PWM_EN_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER_0N100PWM_EN_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER_0N100PWM_EN_FIELD_MASK 0x00000010ul
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER_0N100PWM_EN_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER_0N100PWM_EN_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_RSVD_TIMER_0N100PWM_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_DW_apb_timers::TIMER7CONTROLREG.TIMER_PWM              */
/* Source filename: pu_timers.csr, line: 1394                              */
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_PWM_MSB 3u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_PWM_LSB 3u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_PWM_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_PWM_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_PWM_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_PWM_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_PWM_FIELD_MASK 0x00000008ul
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_PWM_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_PWM_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_PWM_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_DW_apb_timers::TIMER7CONTROLREG.TIMER_INTERRUPT_MASK   */
/* Source filename: pu_timers.csr, line: 1374                              */
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_INTERRUPT_MASK_MSB 2u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_INTERRUPT_MASK_LSB 2u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_INTERRUPT_MASK_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_INTERRUPT_MASK_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_INTERRUPT_MASK_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_INTERRUPT_MASK_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_INTERRUPT_MASK_FIELD_MASK 0x00000004ul
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_INTERRUPT_MASK_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_INTERRUPT_MASK_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_INTERRUPT_MASK_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_DW_apb_timers::TIMER7CONTROLREG.TIMER_MODE             */
/* Source filename: pu_timers.csr, line: 1351                              */
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_MODE_MSB 1u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_MODE_LSB 1u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_MODE_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_MODE_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_MODE_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_MODE_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_MODE_FIELD_MASK 0x00000002ul
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_MODE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_MODE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_MODE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_DW_apb_timers::TIMER7CONTROLREG.TIMER_ENABLE           */
/* Source filename: pu_timers.csr, line: 1331                              */
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_ENABLE_MSB 0u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_ENABLE_LSB 0u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_ENABLE_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_ENABLE_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_ENABLE_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_ENABLE_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_ENABLE_FIELD_MASK 0x00000001ul
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER7CONTROLREG_TIMER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_DW_apb_timers::TIMER7EOI                              */
/* Register template: pu_DW_apb_timers::TIMER7EOI                          */
/* Source filename: pu_timers.csr, line: 1432                              */
/* Field member: pu_DW_apb_timers::TIMER7EOI.RSVD_TIMER7EOI                */
/* Source filename: pu_timers.csr, line: 1450                              */
#define PU_DW_APB_TIMERS_TIMER7EOI_RSVD_TIMER7EOI_MSB 31u
#define PU_DW_APB_TIMERS_TIMER7EOI_RSVD_TIMER7EOI_LSB 1u
#define PU_DW_APB_TIMERS_TIMER7EOI_RSVD_TIMER7EOI_WIDTH 31u
#define PU_DW_APB_TIMERS_TIMER7EOI_RSVD_TIMER7EOI_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7EOI_RSVD_TIMER7EOI_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER7EOI_RSVD_TIMER7EOI_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER7EOI_RSVD_TIMER7EOI_FIELD_MASK 0xfffffffeul
#define PU_DW_APB_TIMERS_TIMER7EOI_RSVD_TIMER7EOI_GET(x) \
   (((x) & 0xfffffffeul) >> 1)
#define PU_DW_APB_TIMERS_TIMER7EOI_RSVD_TIMER7EOI_SET(x) \
   (((x) << 1) & 0xfffffffeul)
#define PU_DW_APB_TIMERS_TIMER7EOI_RSVD_TIMER7EOI_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: pu_DW_apb_timers::TIMER7EOI.TIMER7EOI                     */
/* Source filename: pu_timers.csr, line: 1441                              */
#define PU_DW_APB_TIMERS_TIMER7EOI_TIMER7EOI_MSB 0u
#define PU_DW_APB_TIMERS_TIMER7EOI_TIMER7EOI_LSB 0u
#define PU_DW_APB_TIMERS_TIMER7EOI_TIMER7EOI_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER7EOI_TIMER7EOI_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7EOI_TIMER7EOI_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER7EOI_TIMER7EOI_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER7EOI_TIMER7EOI_FIELD_MASK 0x00000001ul
#define PU_DW_APB_TIMERS_TIMER7EOI_TIMER7EOI_GET(x) ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER7EOI_TIMER7EOI_SET(x) ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER7EOI_TIMER7EOI_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_DW_apb_timers::TIMER7INTSTAT                          */
/* Register template: pu_DW_apb_timers::TIMER7INTSTAT                      */
/* Source filename: pu_timers.csr, line: 1458                              */
/* Field member: pu_DW_apb_timers::TIMER7INTSTAT.RSVD_TIMER7INTSTAT        */
/* Source filename: pu_timers.csr, line: 1485                              */
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_RSVD_TIMER7INTSTAT_MSB 31u
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_RSVD_TIMER7INTSTAT_LSB 1u
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_RSVD_TIMER7INTSTAT_WIDTH 31u
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_RSVD_TIMER7INTSTAT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_RSVD_TIMER7INTSTAT_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_RSVD_TIMER7INTSTAT_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_RSVD_TIMER7INTSTAT_FIELD_MASK 0xfffffffeul
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_RSVD_TIMER7INTSTAT_GET(x) \
   (((x) & 0xfffffffeul) >> 1)
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_RSVD_TIMER7INTSTAT_SET(x) \
   (((x) << 1) & 0xfffffffeul)
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_RSVD_TIMER7INTSTAT_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: pu_DW_apb_timers::TIMER7INTSTAT.TIMER7INTSTAT             */
/* Source filename: pu_timers.csr, line: 1467                              */
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_TIMER7INTSTAT_MSB 0u
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_TIMER7INTSTAT_LSB 0u
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_TIMER7INTSTAT_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_TIMER7INTSTAT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_TIMER7INTSTAT_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_TIMER7INTSTAT_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_TIMER7INTSTAT_FIELD_MASK 0x00000001ul
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_TIMER7INTSTAT_GET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_TIMER7INTSTAT_SET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER7INTSTAT_TIMER7INTSTAT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_DW_apb_timers::TIMER8LOADCOUNT                        */
/* Register template: pu_DW_apb_timers::TIMER8LOADCOUNT                    */
/* Source filename: pu_timers.csr, line: 1493                              */
/* Field member: pu_DW_apb_timers::TIMER8LOADCOUNT.TIMER8LOADCOUNT         */
/* Source filename: pu_timers.csr, line: 1501                              */
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT_TIMER8LOADCOUNT_MSB 31u
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT_TIMER8LOADCOUNT_LSB 0u
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT_TIMER8LOADCOUNT_WIDTH 32u
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT_TIMER8LOADCOUNT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT_TIMER8LOADCOUNT_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT_TIMER8LOADCOUNT_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT_TIMER8LOADCOUNT_FIELD_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT_TIMER8LOADCOUNT_GET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT_TIMER8LOADCOUNT_SET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT_TIMER8LOADCOUNT_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_DW_apb_timers::TIMER8CURRENTVAL                       */
/* Register template: pu_DW_apb_timers::TIMER8CURRENTVAL                   */
/* Source filename: pu_timers.csr, line: 1512                              */
/* Field member: pu_DW_apb_timers::TIMER8CURRENTVAL.TIMER8CURRENTVAL       */
/* Source filename: pu_timers.csr, line: 1521                              */
#define PU_DW_APB_TIMERS_TIMER8CURRENTVAL_TIMER8CURRENTVAL_MSB 31u
#define PU_DW_APB_TIMERS_TIMER8CURRENTVAL_TIMER8CURRENTVAL_LSB 0u
#define PU_DW_APB_TIMERS_TIMER8CURRENTVAL_TIMER8CURRENTVAL_WIDTH 32u
#define PU_DW_APB_TIMERS_TIMER8CURRENTVAL_TIMER8CURRENTVAL_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8CURRENTVAL_TIMER8CURRENTVAL_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER8CURRENTVAL_TIMER8CURRENTVAL_RESET 0x80000000ul
#define PU_DW_APB_TIMERS_TIMER8CURRENTVAL_TIMER8CURRENTVAL_FIELD_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER8CURRENTVAL_TIMER8CURRENTVAL_GET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER8CURRENTVAL_TIMER8CURRENTVAL_SET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER8CURRENTVAL_TIMER8CURRENTVAL_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_DW_apb_timers::TIMER8CONTROLREG                       */
/* Register template: pu_DW_apb_timers::TIMER8CONTROLREG                   */
/* Source filename: pu_timers.csr, line: 1532                              */
/* Field member: pu_DW_apb_timers::TIMER8CONTROLREG.RSVD_TIMER8CONTROLREG  */
/* Source filename: pu_timers.csr, line: 1637                              */
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER8CONTROLREG_MSB 31u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER8CONTROLREG_LSB 5u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER8CONTROLREG_WIDTH 27u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER8CONTROLREG_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER8CONTROLREG_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER8CONTROLREG_RESET 0x0000000ul
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER8CONTROLREG_FIELD_MASK 0xffffffe0ul
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER8CONTROLREG_GET(x) \
   (((x) & 0xffffffe0ul) >> 5)
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER8CONTROLREG_SET(x) \
   (((x) << 5) & 0xffffffe0ul)
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER8CONTROLREG_MODIFY(r, x) \
   ((((x) << 5) & 0xffffffe0ul) | ((r) & 0x0000001ful))
/* Field member: pu_DW_apb_timers::TIMER8CONTROLREG.RSVD_TIMER_0N100PWM_EN */
/* Source filename: pu_timers.csr, line: 1629                              */
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER_0N100PWM_EN_MSB 4u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER_0N100PWM_EN_LSB 4u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER_0N100PWM_EN_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER_0N100PWM_EN_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER_0N100PWM_EN_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER_0N100PWM_EN_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER_0N100PWM_EN_FIELD_MASK 0x00000010ul
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER_0N100PWM_EN_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER_0N100PWM_EN_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_RSVD_TIMER_0N100PWM_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_DW_apb_timers::TIMER8CONTROLREG.TIMER_PWM              */
/* Source filename: pu_timers.csr, line: 1608                              */
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_PWM_MSB 3u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_PWM_LSB 3u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_PWM_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_PWM_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_PWM_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_PWM_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_PWM_FIELD_MASK 0x00000008ul
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_PWM_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_PWM_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_PWM_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_DW_apb_timers::TIMER8CONTROLREG.TIMER_INTERRUPT_MASK   */
/* Source filename: pu_timers.csr, line: 1588                              */
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_INTERRUPT_MASK_MSB 2u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_INTERRUPT_MASK_LSB 2u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_INTERRUPT_MASK_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_INTERRUPT_MASK_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_INTERRUPT_MASK_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_INTERRUPT_MASK_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_INTERRUPT_MASK_FIELD_MASK 0x00000004ul
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_INTERRUPT_MASK_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_INTERRUPT_MASK_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_INTERRUPT_MASK_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_DW_apb_timers::TIMER8CONTROLREG.TIMER_MODE             */
/* Source filename: pu_timers.csr, line: 1565                              */
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_MODE_MSB 1u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_MODE_LSB 1u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_MODE_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_MODE_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_MODE_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_MODE_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_MODE_FIELD_MASK 0x00000002ul
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_MODE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_MODE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_MODE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_DW_apb_timers::TIMER8CONTROLREG.TIMER_ENABLE           */
/* Source filename: pu_timers.csr, line: 1545                              */
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_ENABLE_MSB 0u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_ENABLE_LSB 0u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_ENABLE_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_ENABLE_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_ENABLE_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_ENABLE_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_ENABLE_FIELD_MASK 0x00000001ul
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER8CONTROLREG_TIMER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_DW_apb_timers::TIMER8EOI                              */
/* Register template: pu_DW_apb_timers::TIMER8EOI                          */
/* Source filename: pu_timers.csr, line: 1646                              */
/* Field member: pu_DW_apb_timers::TIMER8EOI.RSVD_TIMER8EOI                */
/* Source filename: pu_timers.csr, line: 1664                              */
#define PU_DW_APB_TIMERS_TIMER8EOI_RSVD_TIMER8EOI_MSB 31u
#define PU_DW_APB_TIMERS_TIMER8EOI_RSVD_TIMER8EOI_LSB 1u
#define PU_DW_APB_TIMERS_TIMER8EOI_RSVD_TIMER8EOI_WIDTH 31u
#define PU_DW_APB_TIMERS_TIMER8EOI_RSVD_TIMER8EOI_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8EOI_RSVD_TIMER8EOI_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER8EOI_RSVD_TIMER8EOI_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER8EOI_RSVD_TIMER8EOI_FIELD_MASK 0xfffffffeul
#define PU_DW_APB_TIMERS_TIMER8EOI_RSVD_TIMER8EOI_GET(x) \
   (((x) & 0xfffffffeul) >> 1)
#define PU_DW_APB_TIMERS_TIMER8EOI_RSVD_TIMER8EOI_SET(x) \
   (((x) << 1) & 0xfffffffeul)
#define PU_DW_APB_TIMERS_TIMER8EOI_RSVD_TIMER8EOI_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: pu_DW_apb_timers::TIMER8EOI.TIMER8EOI                     */
/* Source filename: pu_timers.csr, line: 1655                              */
#define PU_DW_APB_TIMERS_TIMER8EOI_TIMER8EOI_MSB 0u
#define PU_DW_APB_TIMERS_TIMER8EOI_TIMER8EOI_LSB 0u
#define PU_DW_APB_TIMERS_TIMER8EOI_TIMER8EOI_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER8EOI_TIMER8EOI_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8EOI_TIMER8EOI_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER8EOI_TIMER8EOI_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER8EOI_TIMER8EOI_FIELD_MASK 0x00000001ul
#define PU_DW_APB_TIMERS_TIMER8EOI_TIMER8EOI_GET(x) ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER8EOI_TIMER8EOI_SET(x) ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER8EOI_TIMER8EOI_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_DW_apb_timers::TIMER8INTSTAT                          */
/* Register template: pu_DW_apb_timers::TIMER8INTSTAT                      */
/* Source filename: pu_timers.csr, line: 1672                              */
/* Field member: pu_DW_apb_timers::TIMER8INTSTAT.RSVD_TIMER8INTSTAT        */
/* Source filename: pu_timers.csr, line: 1699                              */
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_RSVD_TIMER8INTSTAT_MSB 31u
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_RSVD_TIMER8INTSTAT_LSB 1u
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_RSVD_TIMER8INTSTAT_WIDTH 31u
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_RSVD_TIMER8INTSTAT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_RSVD_TIMER8INTSTAT_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_RSVD_TIMER8INTSTAT_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_RSVD_TIMER8INTSTAT_FIELD_MASK 0xfffffffeul
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_RSVD_TIMER8INTSTAT_GET(x) \
   (((x) & 0xfffffffeul) >> 1)
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_RSVD_TIMER8INTSTAT_SET(x) \
   (((x) << 1) & 0xfffffffeul)
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_RSVD_TIMER8INTSTAT_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: pu_DW_apb_timers::TIMER8INTSTAT.TIMER8INTSTAT             */
/* Source filename: pu_timers.csr, line: 1681                              */
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_TIMER8INTSTAT_MSB 0u
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_TIMER8INTSTAT_LSB 0u
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_TIMER8INTSTAT_WIDTH 1u
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_TIMER8INTSTAT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_TIMER8INTSTAT_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_TIMER8INTSTAT_RESET 0x0u
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_TIMER8INTSTAT_FIELD_MASK 0x00000001ul
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_TIMER8INTSTAT_GET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_TIMER8INTSTAT_SET(x) \
   ((x) & 0x00000001ul)
#define PU_DW_APB_TIMERS_TIMER8INTSTAT_TIMER8INTSTAT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_DW_apb_timers::TimersIntStatus                        */
/* Register template: pu_DW_apb_timers::TimersIntStatus                    */
/* Source filename: pu_timers.csr, line: 1707                              */
/* Field member: pu_DW_apb_timers::TimersIntStatus.RSVD_TimersIntStatus    */
/* Source filename: pu_timers.csr, line: 1747                              */
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_RSVD_TIMERSINTSTATUS_MSB 31u
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_RSVD_TIMERSINTSTATUS_LSB 8u
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_RSVD_TIMERSINTSTATUS_WIDTH 24u
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_RSVD_TIMERSINTSTATUS_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_RSVD_TIMERSINTSTATUS_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_RSVD_TIMERSINTSTATUS_RESET 0x000000ul
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_RSVD_TIMERSINTSTATUS_FIELD_MASK 0xffffff00ul
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_RSVD_TIMERSINTSTATUS_GET(x) \
   (((x) & 0xffffff00ul) >> 8)
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_RSVD_TIMERSINTSTATUS_SET(x) \
   (((x) << 8) & 0xffffff00ul)
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_RSVD_TIMERSINTSTATUS_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: pu_DW_apb_timers::TimersIntStatus.TimersIntStatus         */
/* Source filename: pu_timers.csr, line: 1713                              */
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_TIMERSINTSTATUS_MSB 7u
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_TIMERSINTSTATUS_LSB 0u
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_TIMERSINTSTATUS_WIDTH 8u
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_TIMERSINTSTATUS_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_TIMERSINTSTATUS_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_TIMERSINTSTATUS_RESET 0x00u
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_TIMERSINTSTATUS_FIELD_MASK 0x000000fful
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_TIMERSINTSTATUS_GET(x) \
   ((x) & 0x000000fful)
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_TIMERSINTSTATUS_SET(x) \
   ((x) & 0x000000fful)
#define PU_DW_APB_TIMERS_TIMERSINTSTATUS_TIMERSINTSTATUS_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: pu_DW_apb_timers::TimersEOI                              */
/* Register template: pu_DW_apb_timers::TimersEOI                          */
/* Source filename: pu_timers.csr, line: 1755                              */
/* Field member: pu_DW_apb_timers::TimersEOI.RSVD_TIMERSEOI                */
/* Source filename: pu_timers.csr, line: 1770                              */
#define PU_DW_APB_TIMERS_TIMERSEOI_RSVD_TIMERSEOI_MSB 31u
#define PU_DW_APB_TIMERS_TIMERSEOI_RSVD_TIMERSEOI_LSB 8u
#define PU_DW_APB_TIMERS_TIMERSEOI_RSVD_TIMERSEOI_WIDTH 24u
#define PU_DW_APB_TIMERS_TIMERSEOI_RSVD_TIMERSEOI_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMERSEOI_RSVD_TIMERSEOI_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMERSEOI_RSVD_TIMERSEOI_RESET 0x000000ul
#define PU_DW_APB_TIMERS_TIMERSEOI_RSVD_TIMERSEOI_FIELD_MASK 0xffffff00ul
#define PU_DW_APB_TIMERS_TIMERSEOI_RSVD_TIMERSEOI_GET(x) \
   (((x) & 0xffffff00ul) >> 8)
#define PU_DW_APB_TIMERS_TIMERSEOI_RSVD_TIMERSEOI_SET(x) \
   (((x) << 8) & 0xffffff00ul)
#define PU_DW_APB_TIMERS_TIMERSEOI_RSVD_TIMERSEOI_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: pu_DW_apb_timers::TimersEOI.TIMERSEOI                     */
/* Source filename: pu_timers.csr, line: 1761                              */
#define PU_DW_APB_TIMERS_TIMERSEOI_TIMERSEOI_MSB 7u
#define PU_DW_APB_TIMERS_TIMERSEOI_TIMERSEOI_LSB 0u
#define PU_DW_APB_TIMERS_TIMERSEOI_TIMERSEOI_WIDTH 8u
#define PU_DW_APB_TIMERS_TIMERSEOI_TIMERSEOI_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMERSEOI_TIMERSEOI_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMERSEOI_TIMERSEOI_RESET 0x00u
#define PU_DW_APB_TIMERS_TIMERSEOI_TIMERSEOI_FIELD_MASK 0x000000fful
#define PU_DW_APB_TIMERS_TIMERSEOI_TIMERSEOI_GET(x) ((x) & 0x000000fful)
#define PU_DW_APB_TIMERS_TIMERSEOI_TIMERSEOI_SET(x) ((x) & 0x000000fful)
#define PU_DW_APB_TIMERS_TIMERSEOI_TIMERSEOI_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: pu_DW_apb_timers::TimersRawIntStatus                     */
/* Register template: pu_DW_apb_timers::TimersRawIntStatus                 */
/* Source filename: pu_timers.csr, line: 1778                              */
/* Field member: pu_DW_apb_timers::TimersRawIntStatus.RSVD_TIMERSRAWINTSTAT */
/* Source filename: pu_timers.csr, line: 1805                              */
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_RSVD_TIMERSRAWINTSTAT_MSB 31u
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_RSVD_TIMERSRAWINTSTAT_LSB 8u
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_RSVD_TIMERSRAWINTSTAT_WIDTH 24u
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_RSVD_TIMERSRAWINTSTAT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_RSVD_TIMERSRAWINTSTAT_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_RSVD_TIMERSRAWINTSTAT_RESET 0x000000ul
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_RSVD_TIMERSRAWINTSTAT_FIELD_MASK 0xffffff00ul
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_RSVD_TIMERSRAWINTSTAT_GET(x) \
   (((x) & 0xffffff00ul) >> 8)
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_RSVD_TIMERSRAWINTSTAT_SET(x) \
   (((x) << 8) & 0xffffff00ul)
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_RSVD_TIMERSRAWINTSTAT_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: pu_DW_apb_timers::TimersRawIntStatus.TIMERSRAWINTSTAT     */
/* Source filename: pu_timers.csr, line: 1785                              */
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_TIMERSRAWINTSTAT_MSB 7u
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_TIMERSRAWINTSTAT_LSB 0u
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_TIMERSRAWINTSTAT_WIDTH 8u
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_TIMERSRAWINTSTAT_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_TIMERSRAWINTSTAT_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_TIMERSRAWINTSTAT_RESET 0x00u
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_TIMERSRAWINTSTAT_FIELD_MASK 0x000000fful
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_TIMERSRAWINTSTAT_GET(x) \
   ((x) & 0x000000fful)
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_TIMERSRAWINTSTAT_SET(x) \
   ((x) & 0x000000fful)
#define PU_DW_APB_TIMERS_TIMERSRAWINTSTATUS_TIMERSRAWINTSTAT_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: pu_DW_apb_timers::TIMERS_COMP_VERSION                    */
/* Register template: pu_DW_apb_timers::TIMERS_COMP_VERSION                */
/* Source filename: pu_timers.csr, line: 1813                              */
/* Field member: pu_DW_apb_timers::TIMERS_COMP_VERSION.TIMERSCOMPVERSION   */
/* Source filename: pu_timers.csr, line: 1819                              */
#define PU_DW_APB_TIMERS_TIMERS_COMP_VERSION_TIMERSCOMPVERSION_MSB 31u
#define PU_DW_APB_TIMERS_TIMERS_COMP_VERSION_TIMERSCOMPVERSION_LSB 0u
#define PU_DW_APB_TIMERS_TIMERS_COMP_VERSION_TIMERSCOMPVERSION_WIDTH 32u
#define PU_DW_APB_TIMERS_TIMERS_COMP_VERSION_TIMERSCOMPVERSION_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMERS_COMP_VERSION_TIMERSCOMPVERSION_WRITE_ACCESS 0u
#define PU_DW_APB_TIMERS_TIMERS_COMP_VERSION_TIMERSCOMPVERSION_RESET 0x3231322aul
#define PU_DW_APB_TIMERS_TIMERS_COMP_VERSION_TIMERSCOMPVERSION_FIELD_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMERS_COMP_VERSION_TIMERSCOMPVERSION_GET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMERS_COMP_VERSION_TIMERSCOMPVERSION_SET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMERS_COMP_VERSION_TIMERSCOMPVERSION_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_DW_apb_timers::TIMER1LOADCOUNT2                       */
/* Register template: pu_DW_apb_timers::TIMER1LOADCOUNT2                   */
/* Source filename: pu_timers.csr, line: 1829                              */
/* Field member: pu_DW_apb_timers::TIMER1LOADCOUNT2.TIMERNLOADCOUNT2       */
/* Source filename: pu_timers.csr, line: 1835                              */
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT2_TIMERNLOADCOUNT2_MSB 31u
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT2_TIMERNLOADCOUNT2_LSB 0u
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT2_TIMERNLOADCOUNT2_WIDTH 32u
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT2_TIMERNLOADCOUNT2_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT2_TIMERNLOADCOUNT2_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT2_TIMERNLOADCOUNT2_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT2_TIMERNLOADCOUNT2_FIELD_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT2_TIMERNLOADCOUNT2_GET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT2_TIMERNLOADCOUNT2_SET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER1LOADCOUNT2_TIMERNLOADCOUNT2_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_DW_apb_timers::TIMER2LOADCOUNT2                       */
/* Register template: pu_DW_apb_timers::TIMER2LOADCOUNT2                   */
/* Source filename: pu_timers.csr, line: 1845                              */
/* Field member: pu_DW_apb_timers::TIMER2LOADCOUNT2.TIMER2LOADCOUNT2       */
/* Source filename: pu_timers.csr, line: 1853                              */
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT2_TIMER2LOADCOUNT2_MSB 31u
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT2_TIMER2LOADCOUNT2_LSB 0u
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT2_TIMER2LOADCOUNT2_WIDTH 32u
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT2_TIMER2LOADCOUNT2_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT2_TIMER2LOADCOUNT2_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT2_TIMER2LOADCOUNT2_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT2_TIMER2LOADCOUNT2_FIELD_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT2_TIMER2LOADCOUNT2_GET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT2_TIMER2LOADCOUNT2_SET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER2LOADCOUNT2_TIMER2LOADCOUNT2_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_DW_apb_timers::TIMER3LOADCOUNT2                       */
/* Register template: pu_DW_apb_timers::TIMER3LOADCOUNT2                   */
/* Source filename: pu_timers.csr, line: 1863                              */
/* Field member: pu_DW_apb_timers::TIMER3LOADCOUNT2.TIMER3LOADCOUNT2       */
/* Source filename: pu_timers.csr, line: 1871                              */
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT2_TIMER3LOADCOUNT2_MSB 31u
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT2_TIMER3LOADCOUNT2_LSB 0u
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT2_TIMER3LOADCOUNT2_WIDTH 32u
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT2_TIMER3LOADCOUNT2_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT2_TIMER3LOADCOUNT2_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT2_TIMER3LOADCOUNT2_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT2_TIMER3LOADCOUNT2_FIELD_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT2_TIMER3LOADCOUNT2_GET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT2_TIMER3LOADCOUNT2_SET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER3LOADCOUNT2_TIMER3LOADCOUNT2_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_DW_apb_timers::TIMER4LOADCOUNT2                       */
/* Register template: pu_DW_apb_timers::TIMER4LOADCOUNT2                   */
/* Source filename: pu_timers.csr, line: 1881                              */
/* Field member: pu_DW_apb_timers::TIMER4LOADCOUNT2.TIMER4LOADCOUNT2       */
/* Source filename: pu_timers.csr, line: 1889                              */
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT2_TIMER4LOADCOUNT2_MSB 31u
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT2_TIMER4LOADCOUNT2_LSB 0u
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT2_TIMER4LOADCOUNT2_WIDTH 32u
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT2_TIMER4LOADCOUNT2_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT2_TIMER4LOADCOUNT2_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT2_TIMER4LOADCOUNT2_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT2_TIMER4LOADCOUNT2_FIELD_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT2_TIMER4LOADCOUNT2_GET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT2_TIMER4LOADCOUNT2_SET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER4LOADCOUNT2_TIMER4LOADCOUNT2_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_DW_apb_timers::TIMER5LOADCOUNT2                       */
/* Register template: pu_DW_apb_timers::TIMER5LOADCOUNT2                   */
/* Source filename: pu_timers.csr, line: 1899                              */
/* Field member: pu_DW_apb_timers::TIMER5LOADCOUNT2.TIMER5LOADCOUNT2       */
/* Source filename: pu_timers.csr, line: 1907                              */
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT2_TIMER5LOADCOUNT2_MSB 31u
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT2_TIMER5LOADCOUNT2_LSB 0u
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT2_TIMER5LOADCOUNT2_WIDTH 32u
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT2_TIMER5LOADCOUNT2_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT2_TIMER5LOADCOUNT2_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT2_TIMER5LOADCOUNT2_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT2_TIMER5LOADCOUNT2_FIELD_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT2_TIMER5LOADCOUNT2_GET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT2_TIMER5LOADCOUNT2_SET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER5LOADCOUNT2_TIMER5LOADCOUNT2_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_DW_apb_timers::TIMER6LOADCOUNT2                       */
/* Register template: pu_DW_apb_timers::TIMER6LOADCOUNT2                   */
/* Source filename: pu_timers.csr, line: 1917                              */
/* Field member: pu_DW_apb_timers::TIMER6LOADCOUNT2.TIMER6LOADCOUNT2       */
/* Source filename: pu_timers.csr, line: 1925                              */
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT2_TIMER6LOADCOUNT2_MSB 31u
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT2_TIMER6LOADCOUNT2_LSB 0u
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT2_TIMER6LOADCOUNT2_WIDTH 32u
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT2_TIMER6LOADCOUNT2_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT2_TIMER6LOADCOUNT2_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT2_TIMER6LOADCOUNT2_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT2_TIMER6LOADCOUNT2_FIELD_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT2_TIMER6LOADCOUNT2_GET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT2_TIMER6LOADCOUNT2_SET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER6LOADCOUNT2_TIMER6LOADCOUNT2_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_DW_apb_timers::TIMER7LOADCOUNT2                       */
/* Register template: pu_DW_apb_timers::TIMER7LOADCOUNT2                   */
/* Source filename: pu_timers.csr, line: 1935                              */
/* Field member: pu_DW_apb_timers::TIMER7LOADCOUNT2.TIMER7LOADCOUNT2       */
/* Source filename: pu_timers.csr, line: 1943                              */
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT2_TIMER7LOADCOUNT2_MSB 31u
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT2_TIMER7LOADCOUNT2_LSB 0u
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT2_TIMER7LOADCOUNT2_WIDTH 32u
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT2_TIMER7LOADCOUNT2_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT2_TIMER7LOADCOUNT2_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT2_TIMER7LOADCOUNT2_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT2_TIMER7LOADCOUNT2_FIELD_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT2_TIMER7LOADCOUNT2_GET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT2_TIMER7LOADCOUNT2_SET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER7LOADCOUNT2_TIMER7LOADCOUNT2_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: pu_DW_apb_timers::TIMER8LOADCOUNT2                       */
/* Register template: pu_DW_apb_timers::TIMER8LOADCOUNT2                   */
/* Source filename: pu_timers.csr, line: 1953                              */
/* Field member: pu_DW_apb_timers::TIMER8LOADCOUNT2.TIMER8LOADCOUNT2       */
/* Source filename: pu_timers.csr, line: 1961                              */
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT2_TIMER8LOADCOUNT2_MSB 31u
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT2_TIMER8LOADCOUNT2_LSB 0u
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT2_TIMER8LOADCOUNT2_WIDTH 32u
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT2_TIMER8LOADCOUNT2_READ_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT2_TIMER8LOADCOUNT2_WRITE_ACCESS 1u
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT2_TIMER8LOADCOUNT2_RESET 0x00000000ul
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT2_TIMER8LOADCOUNT2_FIELD_MASK 0xfffffffful
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT2_TIMER8LOADCOUNT2_GET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT2_TIMER8LOADCOUNT2_SET(x) \
   ((x) & 0xfffffffful)
#define PU_DW_APB_TIMERS_TIMER8LOADCOUNT2_TIMER8LOADCOUNT2_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Addressmap: pu_DW_apb_timers                                */
/* Source filename: pu_timers.csr, line: 1971                              */
typedef struct {
   volatile uint32_t TIMER1LOADCOUNT; /**< Offset 0x0 (R/W) */
   uint32_t TIMER1CURRENTVAL; /**< Offset 0x4 (R) */
   volatile uint32_t TIMER1CONTROLREG; /**< Offset 0x8 (R/W) */
   uint32_t TIMER1EOI; /**< Offset 0xc (R) */
   uint32_t TIMER1INTSTAT; /**< Offset 0x10 (R) */
   volatile uint32_t TIMER2LOADCOUNT; /**< Offset 0x14 (R/W) */
   uint32_t TIMER2CURRENTVAL; /**< Offset 0x18 (R) */
   volatile uint32_t TIMER2CONTROLREG; /**< Offset 0x1c (R/W) */
   uint32_t TIMER2EOI; /**< Offset 0x20 (R) */
   uint32_t TIMER2INTSTAT; /**< Offset 0x24 (R) */
   volatile uint32_t TIMER3LOADCOUNT; /**< Offset 0x28 (R/W) */
   uint32_t TIMER3CURRENTVAL; /**< Offset 0x2c (R) */
   volatile uint32_t TIMER3CONTROLREG; /**< Offset 0x30 (R/W) */
   uint32_t TIMER3EOI; /**< Offset 0x34 (R) */
   uint32_t TIMER3INTSTAT; /**< Offset 0x38 (R) */
   volatile uint32_t TIMER4LOADCOUNT; /**< Offset 0x3c (R/W) */
   uint32_t TIMER4CURRENTVAL; /**< Offset 0x40 (R) */
   volatile uint32_t TIMER4CONTROLREG; /**< Offset 0x44 (R/W) */
   uint32_t TIMER4EOI; /**< Offset 0x48 (R) */
   uint32_t TIMER4INTSTAT; /**< Offset 0x4c (R) */
   volatile uint32_t TIMER5LOADCOUNT; /**< Offset 0x50 (R/W) */
   uint32_t TIMER5CURRENTVAL; /**< Offset 0x54 (R) */
   volatile uint32_t TIMER5CONTROLREG; /**< Offset 0x58 (R/W) */
   uint32_t TIMER5EOI; /**< Offset 0x5c (R) */
   uint32_t TIMER5INTSTAT; /**< Offset 0x60 (R) */
   volatile uint32_t TIMER6LOADCOUNT; /**< Offset 0x64 (R/W) */
   uint32_t TIMER6CURRENTVAL; /**< Offset 0x68 (R) */
   volatile uint32_t TIMER6CONTROLREG; /**< Offset 0x6c (R/W) */
   uint32_t TIMER6EOI; /**< Offset 0x70 (R) */
   uint32_t TIMER6INTSTAT; /**< Offset 0x74 (R) */
   volatile uint32_t TIMER7LOADCOUNT; /**< Offset 0x78 (R/W) */
   uint32_t TIMER7CURRENTVAL; /**< Offset 0x7c (R) */
   volatile uint32_t TIMER7CONTROLREG; /**< Offset 0x80 (R/W) */
   uint32_t TIMER7EOI; /**< Offset 0x84 (R) */
   uint32_t TIMER7INTSTAT; /**< Offset 0x88 (R) */
   volatile uint32_t TIMER8LOADCOUNT; /**< Offset 0x8c (R/W) */
   uint32_t TIMER8CURRENTVAL; /**< Offset 0x90 (R) */
   volatile uint32_t TIMER8CONTROLREG; /**< Offset 0x94 (R/W) */
   uint32_t TIMER8EOI; /**< Offset 0x98 (R) */
   uint32_t TIMER8INTSTAT; /**< Offset 0x9c (R) */
   uint32_t TimersIntStatus; /**< Offset 0xa0 (R) */
   uint32_t TimersEOI; /**< Offset 0xa4 (R) */
   uint32_t TimersRawIntStatus; /**< Offset 0xa8 (R) */
   uint32_t TIMERS_COMP_VERSION; /**< Offset 0xac (R) */
   volatile uint32_t TIMER1LOADCOUNT2; /**< Offset 0xb0 (R/W) */
   volatile uint32_t TIMER2LOADCOUNT2; /**< Offset 0xb4 (R/W) */
   volatile uint32_t TIMER3LOADCOUNT2; /**< Offset 0xb8 (R/W) */
   volatile uint32_t TIMER4LOADCOUNT2; /**< Offset 0xbc (R/W) */
   volatile uint32_t TIMER5LOADCOUNT2; /**< Offset 0xc0 (R/W) */
   volatile uint32_t TIMER6LOADCOUNT2; /**< Offset 0xc4 (R/W) */
   volatile uint32_t TIMER7LOADCOUNT2; /**< Offset 0xc8 (R/W) */
   volatile uint32_t TIMER8LOADCOUNT2; /**< Offset 0xcc (R/W) */
} Pu_DW_apb_timers, *PTR_Pu_DW_apb_timers;

#endif
