.//hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/testfixture.verilog
