{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 18 18:13:53 2014 " "Info: Processing started: Tue Mar 18 18:13:53 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off control -c control --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off control -c control --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 5 -1 0 } } { "f:/quartues/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartues/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register neededtemp\[2\] register neededtemp\[2\] 132.43 MHz 7.551 ns Internal " "Info: Clock \"clk\" has Internal fmax of 132.43 MHz between source register \"neededtemp\[2\]\" and destination register \"neededtemp\[2\]\" (period= 7.551 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.290 ns + Longest register register " "Info: + Longest register to register delay is 7.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns neededtemp\[2\] 1 REG LC_X12_Y9_N4 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y9_N4; Fanout = 7; REG Node = 'neededtemp\[2\]'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "" { neededtemp[2] } "NODE_NAME" } } { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.442 ns) 0.968 ns LessThan0~0 2 COMB LC_X12_Y9_N1 7 " "Info: 2: + IC(0.526 ns) + CELL(0.442 ns) = 0.968 ns; Loc. = LC_X12_Y9_N1; Fanout = 7; COMB Node = 'LessThan0~0'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { neededtemp[2] LessThan0~0 } "NODE_NAME" } } { "f:/quartues/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/quartues/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.274 ns) + CELL(0.114 ns) 2.356 ns Add9~0 3 COMB LC_X15_Y9_N1 1 " "Info: 3: + IC(1.274 ns) + CELL(0.114 ns) = 2.356 ns; Loc. = LC_X15_Y9_N1; Fanout = 1; COMB Node = 'Add9~0'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { LessThan0~0 Add9~0 } "NODE_NAME" } } { "f:/quartues/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "f:/quartues/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.114 ns) 3.704 ns neededtemp~50 4 COMB LC_X12_Y9_N5 2 " "Info: 4: + IC(1.234 ns) + CELL(0.114 ns) = 3.704 ns; Loc. = LC_X12_Y9_N5; Fanout = 2; COMB Node = 'neededtemp~50'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { Add9~0 neededtemp~50 } "NODE_NAME" } } { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.270 ns) + CELL(0.114 ns) 5.088 ns Selector1~0 5 COMB LC_X12_Y8_N7 2 " "Info: 5: + IC(1.270 ns) + CELL(0.114 ns) = 5.088 ns; Loc. = LC_X12_Y8_N7; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { neededtemp~50 Selector1~0 } "NODE_NAME" } } { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.114 ns) 6.449 ns Selector1~1 6 COMB LC_X11_Y9_N8 1 " "Info: 6: + IC(1.247 ns) + CELL(0.114 ns) = 6.449 ns; Loc. = LC_X11_Y9_N8; Fanout = 1; COMB Node = 'Selector1~1'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { Selector1~0 Selector1~1 } "NODE_NAME" } } { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.115 ns) 7.290 ns neededtemp\[2\] 7 REG LC_X12_Y9_N4 7 " "Info: 7: + IC(0.726 ns) + CELL(0.115 ns) = 7.290 ns; Loc. = LC_X12_Y9_N4; Fanout = 7; REG Node = 'neededtemp\[2\]'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { Selector1~1 neededtemp[2] } "NODE_NAME" } } { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.013 ns ( 13.90 % ) " "Info: Total cell delay = 1.013 ns ( 13.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.277 ns ( 86.10 % ) " "Info: Total interconnect delay = 6.277 ns ( 86.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "7.290 ns" { neededtemp[2] LessThan0~0 Add9~0 neededtemp~50 Selector1~0 Selector1~1 neededtemp[2] } "NODE_NAME" } } { "f:/quartues/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartues/quartus/bin/Technology_Viewer.qrui" "7.290 ns" { neededtemp[2] {} LessThan0~0 {} Add9~0 {} neededtemp~50 {} Selector1~0 {} Selector1~1 {} neededtemp[2] {} } { 0.000ns 0.526ns 1.274ns 1.234ns 1.270ns 1.247ns 0.726ns } { 0.000ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.768 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 42 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 42; CLK Node = 'clk'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns neededtemp\[2\] 2 REG LC_X12_Y9_N4 7 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X12_Y9_N4; Fanout = 7; REG Node = 'neededtemp\[2\]'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk neededtemp[2] } "NODE_NAME" } } { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk neededtemp[2] } "NODE_NAME" } } { "f:/quartues/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartues/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} neededtemp[2] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.768 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 42 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 42; CLK Node = 'clk'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns neededtemp\[2\] 2 REG LC_X12_Y9_N4 7 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X12_Y9_N4; Fanout = 7; REG Node = 'neededtemp\[2\]'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk neededtemp[2] } "NODE_NAME" } } { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk neededtemp[2] } "NODE_NAME" } } { "f:/quartues/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartues/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} neededtemp[2] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk neededtemp[2] } "NODE_NAME" } } { "f:/quartues/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartues/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} neededtemp[2] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "7.290 ns" { neededtemp[2] LessThan0~0 Add9~0 neededtemp~50 Selector1~0 Selector1~1 neededtemp[2] } "NODE_NAME" } } { "f:/quartues/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartues/quartus/bin/Technology_Viewer.qrui" "7.290 ns" { neededtemp[2] {} LessThan0~0 {} Add9~0 {} neededtemp~50 {} Selector1~0 {} Selector1~1 {} neededtemp[2] {} } { 0.000ns 0.526ns 1.274ns 1.234ns 1.270ns 1.247ns 0.726ns } { 0.000ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns 0.115ns } "" } } { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk neededtemp[2] } "NODE_NAME" } } { "f:/quartues/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartues/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} neededtemp[2] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "neededtemp\[2\] coin1 clk 12.121 ns register " "Info: tsu for register \"neededtemp\[2\]\" (data pin = \"coin1\", clock pin = \"clk\") is 12.121 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.852 ns + Longest pin register " "Info: + Longest pin to register delay is 14.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns coin1 1 PIN PIN_3 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_3; Fanout = 16; PIN Node = 'coin1'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "" { coin1 } "NODE_NAME" } } { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.516 ns) + CELL(0.114 ns) 8.099 ns LessThan1~3 2 COMB LC_X12_Y9_N3 1 " "Info: 2: + IC(6.516 ns) + CELL(0.114 ns) = 8.099 ns; Loc. = LC_X12_Y9_N3; Fanout = 1; COMB Node = 'LessThan1~3'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "6.630 ns" { coin1 LessThan1~3 } "NODE_NAME" } } { "f:/quartues/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/quartues/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.292 ns) 9.680 ns LessThan1~9 3 COMB LC_X12_Y8_N4 6 " "Info: 3: + IC(1.289 ns) + CELL(0.292 ns) = 9.680 ns; Loc. = LC_X12_Y8_N4; Fanout = 6; COMB Node = 'LessThan1~9'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { LessThan1~3 LessThan1~9 } "NODE_NAME" } } { "f:/quartues/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/quartues/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.292 ns) 11.266 ns neededtemp~50 4 COMB LC_X12_Y9_N5 2 " "Info: 4: + IC(1.294 ns) + CELL(0.292 ns) = 11.266 ns; Loc. = LC_X12_Y9_N5; Fanout = 2; COMB Node = 'neededtemp~50'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { LessThan1~9 neededtemp~50 } "NODE_NAME" } } { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.270 ns) + CELL(0.114 ns) 12.650 ns Selector1~0 5 COMB LC_X12_Y8_N7 2 " "Info: 5: + IC(1.270 ns) + CELL(0.114 ns) = 12.650 ns; Loc. = LC_X12_Y8_N7; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { neededtemp~50 Selector1~0 } "NODE_NAME" } } { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.114 ns) 14.011 ns Selector1~1 6 COMB LC_X11_Y9_N8 1 " "Info: 6: + IC(1.247 ns) + CELL(0.114 ns) = 14.011 ns; Loc. = LC_X11_Y9_N8; Fanout = 1; COMB Node = 'Selector1~1'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { Selector1~0 Selector1~1 } "NODE_NAME" } } { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.115 ns) 14.852 ns neededtemp\[2\] 7 REG LC_X12_Y9_N4 7 " "Info: 7: + IC(0.726 ns) + CELL(0.115 ns) = 14.852 ns; Loc. = LC_X12_Y9_N4; Fanout = 7; REG Node = 'neededtemp\[2\]'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { Selector1~1 neededtemp[2] } "NODE_NAME" } } { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.510 ns ( 16.90 % ) " "Info: Total cell delay = 2.510 ns ( 16.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.342 ns ( 83.10 % ) " "Info: Total interconnect delay = 12.342 ns ( 83.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "14.852 ns" { coin1 LessThan1~3 LessThan1~9 neededtemp~50 Selector1~0 Selector1~1 neededtemp[2] } "NODE_NAME" } } { "f:/quartues/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartues/quartus/bin/Technology_Viewer.qrui" "14.852 ns" { coin1 {} coin1~out0 {} LessThan1~3 {} LessThan1~9 {} neededtemp~50 {} Selector1~0 {} Selector1~1 {} neededtemp[2] {} } { 0.000ns 0.000ns 6.516ns 1.289ns 1.294ns 1.270ns 1.247ns 0.726ns } { 0.000ns 1.469ns 0.114ns 0.292ns 0.292ns 0.114ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.768 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 42 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 42; CLK Node = 'clk'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns neededtemp\[2\] 2 REG LC_X12_Y9_N4 7 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X12_Y9_N4; Fanout = 7; REG Node = 'neededtemp\[2\]'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk neededtemp[2] } "NODE_NAME" } } { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk neededtemp[2] } "NODE_NAME" } } { "f:/quartues/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartues/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} neededtemp[2] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "14.852 ns" { coin1 LessThan1~3 LessThan1~9 neededtemp~50 Selector1~0 Selector1~1 neededtemp[2] } "NODE_NAME" } } { "f:/quartues/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartues/quartus/bin/Technology_Viewer.qrui" "14.852 ns" { coin1 {} coin1~out0 {} LessThan1~3 {} LessThan1~9 {} neededtemp~50 {} Selector1~0 {} Selector1~1 {} neededtemp[2] {} } { 0.000ns 0.000ns 6.516ns 1.289ns 1.294ns 1.270ns 1.247ns 0.726ns } { 0.000ns 1.469ns 0.114ns 0.292ns 0.292ns 0.114ns 0.114ns 0.115ns } "" } } { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk neededtemp[2] } "NODE_NAME" } } { "f:/quartues/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartues/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} neededtemp[2] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk needed\[3\] needed\[3\]~reg0 8.577 ns register " "Info: tco from clock \"clk\" to destination pin \"needed\[3\]\" through register \"needed\[3\]~reg0\" is 8.577 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.768 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 42 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 42; CLK Node = 'clk'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns needed\[3\]~reg0 2 REG LC_X11_Y9_N0 1 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X11_Y9_N0; Fanout = 1; REG Node = 'needed\[3\]~reg0'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk needed[3]~reg0 } "NODE_NAME" } } { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 38 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk needed[3]~reg0 } "NODE_NAME" } } { "f:/quartues/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartues/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} needed[3]~reg0 {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 38 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.585 ns + Longest register pin " "Info: + Longest register to pin delay is 5.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns needed\[3\]~reg0 1 REG LC_X11_Y9_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y9_N0; Fanout = 1; REG Node = 'needed\[3\]~reg0'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "" { needed[3]~reg0 } "NODE_NAME" } } { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 38 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.461 ns) + CELL(2.124 ns) 5.585 ns needed\[3\] 2 PIN PIN_97 0 " "Info: 2: + IC(3.461 ns) + CELL(2.124 ns) = 5.585 ns; Loc. = PIN_97; Fanout = 0; PIN Node = 'needed\[3\]'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "5.585 ns" { needed[3]~reg0 needed[3] } "NODE_NAME" } } { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 38.03 % ) " "Info: Total cell delay = 2.124 ns ( 38.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.461 ns ( 61.97 % ) " "Info: Total interconnect delay = 3.461 ns ( 61.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "5.585 ns" { needed[3]~reg0 needed[3] } "NODE_NAME" } } { "f:/quartues/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartues/quartus/bin/Technology_Viewer.qrui" "5.585 ns" { needed[3]~reg0 {} needed[3] {} } { 0.000ns 3.461ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk needed[3]~reg0 } "NODE_NAME" } } { "f:/quartues/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartues/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} needed[3]~reg0 {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } } { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "5.585 ns" { needed[3]~reg0 needed[3] } "NODE_NAME" } } { "f:/quartues/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartues/quartus/bin/Technology_Viewer.qrui" "5.585 ns" { needed[3]~reg0 {} needed[3] {} } { 0.000ns 3.461ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "total\[3\] price4 clk -2.706 ns register " "Info: th for register \"total\[3\]\" (data pin = \"price4\", clock pin = \"clk\") is -2.706 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.768 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 42 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 42; CLK Node = 'clk'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns total\[3\] 2 REG LC_X11_Y9_N3 2 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X11_Y9_N3; Fanout = 2; REG Node = 'total\[3\]'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk total[3] } "NODE_NAME" } } { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk total[3] } "NODE_NAME" } } { "f:/quartues/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartues/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} total[3] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.489 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns price4 1 PIN PIN_16 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 2; PIN Node = 'price4'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "" { price4 } "NODE_NAME" } } { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.442 ns) 3.705 ns Add2~2 2 COMB LC_X11_Y9_N5 1 " "Info: 2: + IC(1.794 ns) + CELL(0.442 ns) = 3.705 ns; Loc. = LC_X11_Y9_N5; Fanout = 1; COMB Node = 'Add2~2'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "2.236 ns" { price4 Add2~2 } "NODE_NAME" } } { "f:/quartues/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "f:/quartues/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.001 ns Add2~3 3 COMB LC_X11_Y9_N6 1 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 4.001 ns; Loc. = LC_X11_Y9_N6; Fanout = 1; COMB Node = 'Add2~3'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Add2~2 Add2~3 } "NODE_NAME" } } { "f:/quartues/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "f:/quartues/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.114 ns) 4.556 ns neededtemp~56 4 COMB LC_X11_Y9_N9 2 " "Info: 4: + IC(0.441 ns) + CELL(0.114 ns) = 4.556 ns; Loc. = LC_X11_Y9_N9; Fanout = 2; COMB Node = 'neededtemp~56'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "0.555 ns" { Add2~3 neededtemp~56 } "NODE_NAME" } } { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.478 ns) 5.489 ns total\[3\] 5 REG LC_X11_Y9_N3 2 " "Info: 5: + IC(0.455 ns) + CELL(0.478 ns) = 5.489 ns; Loc. = LC_X11_Y9_N3; Fanout = 2; REG Node = 'total\[3\]'" {  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { neededtemp~56 total[3] } "NODE_NAME" } } { "control.vhd" "" { Text "F:/quartues/autosellor/control/control.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.617 ns ( 47.68 % ) " "Info: Total cell delay = 2.617 ns ( 47.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.872 ns ( 52.32 % ) " "Info: Total interconnect delay = 2.872 ns ( 52.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "5.489 ns" { price4 Add2~2 Add2~3 neededtemp~56 total[3] } "NODE_NAME" } } { "f:/quartues/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartues/quartus/bin/Technology_Viewer.qrui" "5.489 ns" { price4 {} price4~out0 {} Add2~2 {} Add2~3 {} neededtemp~56 {} total[3] {} } { 0.000ns 0.000ns 1.794ns 0.182ns 0.441ns 0.455ns } { 0.000ns 1.469ns 0.442ns 0.114ns 0.114ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk total[3] } "NODE_NAME" } } { "f:/quartues/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartues/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} total[3] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } } { "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartues/quartus/bin/TimingClosureFloorplan.fld" "" "5.489 ns" { price4 Add2~2 Add2~3 neededtemp~56 total[3] } "NODE_NAME" } } { "f:/quartues/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartues/quartus/bin/Technology_Viewer.qrui" "5.489 ns" { price4 {} price4~out0 {} Add2~2 {} Add2~3 {} neededtemp~56 {} total[3] {} } { 0.000ns 0.000ns 1.794ns 0.182ns 0.441ns 0.455ns } { 0.000ns 1.469ns 0.442ns 0.114ns 0.114ns 0.478ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "155 " "Info: Peak virtual memory: 155 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 18 18:13:54 2014 " "Info: Processing ended: Tue Mar 18 18:13:54 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
