$date
	Wed Nov 22 10:53:25 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pff $end
$var wire 4 ! dob [3:0] $end
$var wire 4 " doa [3:0] $end
$var reg 4 # addra [3:0] $end
$var reg 4 $ addrb [3:0] $end
$var reg 1 % clk1 $end
$var reg 1 & clk2 $end
$var reg 4 ' dia [3:0] $end
$var reg 4 ( dib [3:0] $end
$var reg 1 ) wea $end
$var reg 1 * web $end
$scope module uut $end
$var wire 4 + addra [3:0] $end
$var wire 4 , addrb [3:0] $end
$var wire 1 % clk1 $end
$var wire 1 & clk2 $end
$var wire 4 - dia [3:0] $end
$var wire 4 . dib [3:0] $end
$var wire 4 / doa [3:0] $end
$var wire 4 0 dob [3:0] $end
$var wire 1 ) wea $end
$var wire 1 * web $end
$var reg 4 1 read_addra [3:0] $end
$var reg 4 2 read_addrb [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 2
bx 1
bx 0
bx /
b1011 .
b1010 -
b111 ,
b110 +
1*
1)
b1011 (
b1010 '
0&
0%
b111 $
b110 #
bx "
bx !
$end
#3
b1010 "
b1010 /
b110 1
1%
#4
b1011 !
b1011 0
b111 2
1&
#5
b1101 (
b1101 .
b1100 '
b1100 -
#7
0%
#8
0&
#11
b1100 "
b1100 /
1%
#12
b1101 !
b1101 0
1&
#15
0%
b1011 (
b1011 .
b1010 '
b1010 -
0*
0)
#16
0&
#19
1%
#20
1&
b1101 (
b1101 .
b1100 '
b1100 -
#23
0%
#24
0&
#27
1%
#28
1&
#30
b1 (
b1 .
b0 '
b0 -
b1001 $
b1001 ,
b10 #
b10 +
1)
#31
0%
#32
0&
#35
b0 "
b0 /
b10 1
1%
#36
bx !
bx 0
b1001 2
1&
#39
0%
#40
0&
1*
0)
#43
1%
#44
b1 !
b1 0
1&
#47
0%
#48
0&
#50
