[
  {
    "author": [
      {
        "family": "Allen",
        "given": "R."
      },
      {
        "family": "Kennedy",
        "given": "K."
      },
      {
        "family": "Portfield",
        "given": "C."
      },
      {
        "family": "Warren",
        "given": "J."
      }
    ],
    "citation-number": [
      "AKPW83"
    ],
    "container-title": [
      "ACM Symposium on Principles of Programming Languages"
    ],
    "date": [
      "1983"
    ],
    "title": [
      "Conversion of control dependence to data dependence"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "A. Aiken, , and A. Nicolau."
      }
    ],
    "citation-number": [
      "AN88a"
    ],
    "container-title": [
      "IEEE Transactions on Software Engineering"
    ],
    "date": [
      "1988-05"
    ],
    "title": [
      "A development environment for horizontal microcode"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Aiken",
        "given": "A."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "citation-number": [
      "AN88b"
    ],
    "container-title": [
      "European Symposium on Programming"
    ],
    "date": [
      "1988"
    ],
    "title": [
      "Perfect Pipelining: A new loop parallelization technique"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Aiken",
        "given": "A."
      },
      {
        "family": "Nicolau",
        "given": "A."
      },
      {
        "family": "Novack",
        "given": "S."
      }
    ],
    "citation-number": [
      "ANN95"
    ],
    "container-title": [
      "IEEE Transactions on Parallel and Distributed Systems"
    ],
    "date": [
      "1995-12"
    ],
    "issue": [
      "12"
    ],
    "title": [
      "Resource-constrained software pipelining"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Aho",
        "given": "A."
      },
      {
        "family": "Sethi",
        "given": "R."
      },
      {
        "family": "Ullman",
        "given": "J."
      }
    ],
    "citation-number": [
      "ASU86"
    ],
    "date": [
      "1986"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Compilers: Principles and Techniques and Tools"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Synopsys. R.K. Brayton",
        "given": "B.C.] Behavioral",
        "particle": "compiler."
      },
      {
        "family": "Camposano",
        "given": "R."
      },
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      },
      {
        "family": "Otten",
        "given": "R.H.J.M."
      },
      {
        "family": "Eijndhoven",
        "given": "J.",
        "particle": "van"
      }
    ],
    "date": [
      "1988"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "The Yorktown Silicon Compiler System, chapter in Silicon Compilation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bergamaschi",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "Ber99"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Behavioral network graph unifying the domains of high-level and logic synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bacon",
        "given": "David F."
      },
      {
        "family": "Graham",
        "given": "Susan L."
      },
      {
        "family": "Sharp",
        "given": "Oliver J."
      }
    ],
    "citation-number": [
      "BGS94"
    ],
    "container-title": [
      "ACM Computing Surveys"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "345–420"
    ],
    "title": [
      "Compiler transformations for high-performance computing"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Benmohammed",
        "given": "M."
      },
      {
        "family": "Rahmoune",
        "given": "A."
      }
    ],
    "citation-number": [
      "BR98"
    ],
    "container-title": [
      "IEE Proceedings-Computers and Digital Techniques"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Automatic generation of reprogrammable microcoded controllers within a high-level synthesis environment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bergamaschi",
        "given": "R.A."
      },
      {
        "family": "Raje",
        "given": "S."
      },
      {
        "family": "Trevillyan",
        "given": "L."
      }
    ],
    "citation-number": [
      "BRT97"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "1997-03"
    ],
    "title": [
      "Control-flow versus data-flow-based scheduling: combining both approaches in an adaptive scheduling system"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Camposano",
        "given": "R."
      }
    ],
    "citation-number": [
      "Cam91"
    ],
    "container-title": [
      "IEEE Transactions on Computer–Aided Design"
    ],
    "date": [
      "1991-01"
    ],
    "title": [
      "Path–based scheduling for synthesis"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Celoxica",
        "given": "Cel]"
      }
    ],
    "title": [
      "DK design suite"
    ],
    "type": null,
    "url": [
      "http://www.celoxica.com."
    ]
  },
  {
    "author": [
      {
        "family": "Cytron",
        "given": "R."
      },
      {
        "family": "Ferrante",
        "given": "J."
      }
    ],
    "citation-number": [
      "CF87"
    ],
    "container-title": [
      "International Conference on Parallel Processing"
    ],
    "date": [
      "1987"
    ],
    "title": [
      "What’s in a name? or the value of renaming for parallelism detection and storage allocation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chaiyakul",
        "given": "V."
      },
      {
        "family": "Gajski",
        "given": "D.D."
      },
      {
        "family": "Ramachandran",
        "given": "L."
      }
    ],
    "citation-number": [
      "CGR92"
    ],
    "date": [
      "1992"
    ],
    "genre": [
      "Technical Report ICS-TR-92-34,"
    ],
    "publisher": [
      "UC Irvine"
    ],
    "title": [
      "Minimizing syntactic variance with assignment decision diagrams"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Chaiyakul",
        "given": "V."
      },
      {
        "family": "Gajski",
        "given": "D.D."
      },
      {
        "family": "Ramachandran",
        "given": "L."
      }
    ],
    "citation-number": [
      "CGR93a"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "High-level transformations for minimizing syntactic variances"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chaiyakul",
        "given": "V."
      },
      {
        "family": "Gajski",
        "given": "D.D."
      },
      {
        "family": "Ramachandran",
        "given": "L."
      }
    ],
    "citation-number": [
      "CGR93b"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "High level transformations for minimizing syntactic variances"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chowdhary",
        "given": "A."
      },
      {
        "family": "Kale",
        "given": "S."
      },
      {
        "family": "Saripella",
        "given": "P."
      },
      {
        "family": "Sehgal",
        "given": "N.K."
      },
      {
        "family": "Gupta",
        "given": "R.K."
      }
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "A general approach for regularity extraction in datapath circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chao",
        "given": "L.-F."
      },
      {
        "family": "LaPaugh",
        "given": "A.S."
      },
      {
        "family": "Sha",
        "given": "E.H.-M."
      }
    ],
    "citation-number": [
      "CLS93"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "Rotation scheduling: A loop pipelining algorithm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "J.-M."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "CP95"
    ],
    "container-title": [
      "Design Automation Conf"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "Register allocation and binding low power"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "J.-M."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "CP96"
    ],
    "container-title": [
      "European Design Automation Conference"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Module assignment for low power"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Camposano",
        "given": "R."
      },
      {
        "family": "Wolf",
        "given": "W."
      }
    ],
    "citation-number": [
      "CW91"
    ],
    "date": [
      "1991"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "High Level VLSI Synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Catthoor",
        "given": "F."
      },
      {
        "family": "Wuytack",
        "given": "S."
      },
      {
        "family": "Greef",
        "given": "E.",
        "particle": "De"
      },
      {
        "family": "Balasa",
        "given": "F."
      },
      {
        "family": "Nachtergaele",
        "given": "L."
      },
      {
        "family": "Vandecappelle",
        "given": "A."
      }
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "D.C."
      }
    ],
    "publisher": [
      "Synopsys Incorporated"
    ],
    "title": [
      "Design compiler"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Dehnert",
        "given": "J.C."
      },
      {
        "family": "Hsu",
        "given": "P.Y.-T."
      },
      {
        "family": "Bratt",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "DHB89"
    ],
    "container-title": [
      "International Conference on Architectural Support for Programming Languages and Operating Systems"
    ],
    "date": [
      "1989"
    ],
    "title": [
      "Overlapped loop support in the cydra 5"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "DM94"
    ],
    "date": [
      "1994"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Synthesis and Optimization of Digital Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "D.S."
      }
    ],
    "title": [
      "Forte Design Systems. Behavioral design suite"
    ],
    "type": null,
    "url": [
      "http://www.forteds."
    ]
  },
  {
    "author": [
      {
        "family": "Santos",
        "given": "L.C.V.",
        "particle": "dos"
      }
    ],
    "citation-number": [
      "dS97"
    ],
    "container-title": [
      "Workshop on Circuits, Systems and Signal Processing"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "A method to control compensation code during global scheduling"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Santos",
        "given": "L.C.V.",
        "particle": "dos"
      }
    ],
    "citation-number": [
      "dS98"
    ],
    "date": [
      "1998"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "Eindhoven University of Technology"
    ],
    "title": [
      "Exploiting instruction-level parallelism: a constructive approach"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Santos",
        "given": "L.C.V.",
        "particle": "dos"
      },
      {
        "family": "Jess",
        "given": "J.A.G."
      }
    ],
    "citation-number": [
      "dSJ99"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "A reordering technique for efficient code motion"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dehnert",
        "given": "J.C."
      },
      {
        "family": "Towle",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "DT93"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "1/2"
    ],
    "title": [
      "Compiling for the cydra 5"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Ebcioglu",
        "given": "K."
      }
    ],
    "citation-number": [
      "Ebc87"
    ],
    "container-title": [
      "MICRO"
    ],
    "date": [
      "1987"
    ],
    "title": [
      "A compilation technique for software pipelining of loops with conditional jumps"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "given": "E.D.G."
      }
    ],
    "title": [
      "Edison Design Group (edg) compiler frontends"
    ],
    "type": null,
    "url": [
      "http://www.edg.com."
    ]
  },
  {
    "author": [
      {
        "family": "Eim",
        "given": "E."
      },
      {
        "family": "Lee",
        "given": "J.-G."
      },
      {
        "family": "Lee",
        "given": "D.-I."
      }
    ],
    "citation-number": [
      "ELL00"
    ],
    "container-title": [
      "International Symposium on Advanced Research in Asynchronous Circuits and Systems"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Automatic process-oriented control circuit generation for asynchronous high-level synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ebcioglu",
        "given": "K."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "citation-number": [
      "EN89"
    ],
    "container-title": [
      "3rd International Conference on Supercomputing"
    ],
    "date": [
      "1989"
    ],
    "title": [
      "A global resource-constrained parallelization technique"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fisher",
        "given": "J."
      }
    ],
    "citation-number": [
      "Fis81"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1981-07"
    ],
    "title": [
      "Trace scheduling: A technique for global microcode compaction"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Dutt",
        "given": "N.D."
      },
      {
        "family": "Gupta",
        "given": "R.K."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "citation-number": [
      "GDGN03a"
    ],
    "container-title": [
      "Design, Automation and Test Conference"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Dynamic conditional branch balancing during the high-level synthesis of control-intensive designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Dutt",
        "given": "N.D."
      },
      {
        "family": "Gupta",
        "given": "R.K."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "citation-number": [
      "GDGN03b"
    ],
    "container-title": [
      "Invited Paper in Special Issue of IEE Proceedings: Computers and Digital Technique: Best of DATE"
    ],
    "date": [
      "2003",
      "2003-09"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "Dynamically increasing the scope of code motions during the high-level synthesis of digital circuits"
    ],
    "type": "article-journal",
    "volume": [
      "150"
    ]
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Dutt",
        "given": "N.D."
      },
      {
        "family": "Gupta",
        "given": "R.K."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "citation-number": [
      "GDGN03c"
    ],
    "date": [
      "2003-04"
    ],
    "genre": [
      "Technical Report CECS-TR-03-14,"
    ],
    "publisher": [
      "UC Irvine"
    ],
    "title": [
      "Loop shifting and compaction for the high-level synthesis of designs with complex control flow"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Dutt",
        "given": "N.D."
      },
      {
        "family": "Gupta",
        "given": "R.K."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "citation-number": [
      "GDGN03d"
    ],
    "container-title": [
      "International Conference on VLSI Design"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "SPARK: A high-level synthesis framework for applying parallelizing compiler transformations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Dutt",
        "given": "N.D."
      },
      {
        "family": "Gupta",
        "given": "R.K."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "citation-number": [
      "GDGN04"
    ],
    "container-title": [
      "Design, Automation and Test Conference"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Loop shifting and compaction for the high-level synthesis of designs with complex control flow"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gajski",
        "given": "D.D."
      },
      {
        "family": "Dutt",
        "given": "N.D."
      },
      {
        "family": "Wu",
        "given": "A.C.-H."
      },
      {
        "family": "Lin",
        "given": "S.Y.-L."
      }
    ],
    "citation-number": [
      "GDWL92"
    ],
    "date": [
      "1992"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "High-Level Synthesis: Introduction to Chip and System Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gebotys",
        "given": "C.H."
      },
      {
        "family": "Elmasry",
        "given": "M.I."
      }
    ],
    "citation-number": [
      "GE92"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1992-03"
    ],
    "title": [
      "Optimal synthesis of high-performance architectures"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Gupta",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "GG00"
    ],
    "date": [
      "2000"
    ],
    "note": [
      "Chapter 64."
    ],
    "publisher": [
      "CRC Press and IEEE Press"
    ],
    "title": [
      "The VLSI Handbook, chapter ASIC Design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "given": "Gim"
      }
    ],
    "title": [
      "GNU Image Manipulation Program"
    ],
    "type": null,
    "url": [
      "http://www.gimp.org."
    ]
  },
  {
    "author": [
      {
        "family": "Girczyc",
        "given": "E."
      }
    ],
    "citation-number": [
      "Gir84"
    ],
    "date": [
      "1984"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "Carleton University"
    ],
    "title": [
      "Automatic Generation of Micro-sequenced Data Paths to Realize ADA Circuit Descriptions"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Girczyc",
        "given": "E."
      }
    ],
    "citation-number": [
      "Gir87"
    ],
    "container-title": [
      "International Symposium of Circuits and Systems"
    ],
    "date": [
      "1987"
    ],
    "title": [
      "Loop winding - a data flow approach to functional pipelining"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Garey",
        "given": "M.R."
      },
      {
        "family": "Johnson",
        "given": "D.S."
      }
    ],
    "citation-number": [
      "GJ79"
    ],
    "container-title": [
      "W. H. Freeman and Company"
    ],
    "date": [
      "1979"
    ],
    "title": [
      "Computers and Intractability: A Guide to the Theory of NP-Completeness"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Kam",
        "given": "T."
      },
      {
        "family": "Kishinevsky",
        "given": "M."
      },
      {
        "family": "Rotem",
        "given": "S."
      },
      {
        "family": "Savoiu",
        "given": "N."
      },
      {
        "family": "Dutt",
        "given": "N.D."
      },
      {
        "family": "Gupta",
        "given": "R.K."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Coordinated transformations for high-level synthesis of high performance microprocessor blocks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "R.L."
      },
      {
        "family": "Kumar",
        "given": "A."
      },
      {
        "family": "Werf",
        "given": "A.",
        "particle": "Van Der"
      },
      {
        "family": "Busa",
        "given": "G.N."
      }
    ],
    "citation-number": [
      "GKWB00"
    ],
    "container-title": [
      "Intl. Conf. on VLSI Design"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Synthesizing a long latency unit within VLIW processor"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "R.K."
      },
      {
        "family": "Liao",
        "given": "S.Y."
      },
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Luthra",
        "given": "M."
      },
      {
        "family": "Dutt",
        "given": "N.D."
      },
      {
        "family": "Gupta",
        "given": "R.K."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "citation-number": [
      "GL97"
    ],
    "container-title": [
      "To appear at the International Conference on Parallel and Distributed Computing and Systems",
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1997-04",
      "2003-11"
    ],
    "title": [
      "Using a programming language for digital system design",
      "Hardware and interface synthesis of fpga blocks using parallelizing code transformations"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Miranda",
        "given": "M."
      },
      {
        "family": "Catthoor",
        "given": "F."
      },
      {
        "family": "Gupta",
        "given": "R."
      }
    ],
    "citation-number": [
      "GMCG00"
    ],
    "container-title": [
      "Design, Automation and Test in Europe"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Analysis of high-level address code transformations for programmable processors"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Girkar",
        "given": "M."
      },
      {
        "family": "Polychronopoulos",
        "given": "C.D."
      }
    ],
    "citation-number": [
      "GP92"
    ],
    "container-title": [
      "IEEE Trans. on Parallel & Distributed Systems"
    ],
    "date": [
      "1992-03"
    ],
    "title": [
      "Automatic extraction of functional parallelism from ordinary programs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Gelernter",
        "given": "D.H."
      },
      {
        "family": "Padua",
        "given": "D.A."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "citation-number": [
      "GPN90"
    ],
    "date": [
      "1990"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Languages and Compilers for Parallel Computing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Reshadi",
        "given": "M."
      },
      {
        "family": "Savoiu",
        "given": "N."
      },
      {
        "family": "Dutt",
        "given": "N.D."
      },
      {
        "family": "Gupta",
        "given": "R.K."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "container-title": [
      "International Symposium on System Synthesis"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Dynamic common sub-expression elimination during scheduling in highlevel synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "R."
      },
      {
        "family": "Soffa",
        "given": "M.L."
      },
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Savoiu",
        "given": "N."
      },
      {
        "family": "Dutt",
        "given": "N.D."
      },
      {
        "family": "Gupta",
        "given": "R.K."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "citation-number": [
      "GS90"
    ],
    "container-title": [
      "International Symposium on System Synthesis",
      "IEEE Transactions on Software Engineering"
    ],
    "date": [
      "1990-04",
      "2001"
    ],
    "title": [
      "Region scheduling: An approach for detecting and redistributing parallelism",
      "Conditional speculation and its effects on performance and area for high-level synthesis"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Goossens",
        "given": "G."
      },
      {
        "family": "Vandewlle",
        "given": "J."
      },
      {
        "family": "Man",
        "given": "H.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "GVM89"
    ],
    "container-title": [
      "Design automation conference"
    ],
    "date": [
      "1989"
    ],
    "title": [
      "Loop optimization in register-transfer scheduling for DSP-systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gajski",
        "given": "D.D."
      },
      {
        "family": "Zhu",
        "given": "J."
      },
      {
        "family": "Domer",
        "given": "R."
      },
      {
        "family": "Gerstlauer",
        "given": "A."
      },
      {
        "family": "Zhao",
        "given": "S."
      }
    ],
    "date": [
      "2000-01"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "SpecC: Specification Language and Methodology"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Haynal",
        "given": "S."
      }
    ],
    "citation-number": [
      "Hay00"
    ],
    "date": [
      "2000"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "location": [
      "Santa Barbara"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "Automata-Based Symbolic Scheduling"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Hartley",
        "given": "R."
      },
      {
        "family": "Casavant",
        "given": "A.E."
      }
    ],
    "citation-number": [
      "HC89"
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "1989"
    ],
    "title": [
      "Tree-height minimization in pipelined architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hsu",
        "given": "P.Y.T."
      },
      {
        "family": "Davidson",
        "given": "E.S."
      }
    ],
    "citation-number": [
      "HD86"
    ],
    "container-title": [
      "International Symposium on Computer Architecture"
    ],
    "date": [
      "1986"
    ],
    "title": [
      "Highly concurrent scalar processing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Holtmann",
        "given": "U."
      },
      {
        "family": "Ernst",
        "given": "R."
      }
    ],
    "citation-number": [
      "HE95"
    ],
    "container-title": [
      "European Design and Test Conference"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "Combining MBP-speculative computation and loop pipelining in high-level synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "and",
        "given": "Hea93a] S.Huang"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "A tree-based scheduling algorithm for control dominated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "and",
        "given": "Hea93b] W.W.Hwu"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Journal of Supercomputing"
    ],
    "date": [
      "1993-03"
    ],
    "title": [
      "The superblock: An effective technique for vliw and superscalar compilation"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hwang",
        "given": "C.T."
      },
      {
        "family": "Lee",
        "given": "T.H."
      },
      {
        "family": "Hsu",
        "given": "Y.C."
      }
    ],
    "citation-number": [
      "HLH91"
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "1991-04"
    ],
    "title": [
      "A formal approach to the scheduling problem in high level synthesis"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hill",
        "given": "F.J."
      },
      {
        "family": "Peterson",
        "given": "G.R."
      }
    ],
    "citation-number": [
      "HP81"
    ],
    "date": [
      "1981"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Switching Theory and Logical Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hitchcock",
        "given": "C.Y."
      },
      {
        "family": "Thomas",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "HT83"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1983"
    ],
    "title": [
      "A method of automatic data path synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "S.C.-Y."
      },
      {
        "family": "Wolf",
        "given": "W.H."
      }
    ],
    "citation-number": [
      "HW94"
    ],
    "container-title": [
      "International Symposium on High-Level Synthesis"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "How datapath allocation affects controller delay"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ishikawa",
        "given": "M."
      },
      {
        "family": "Micheli",
        "given": "G.D."
      }
    ],
    "citation-number": [
      "IM91"
    ],
    "container-title": [
      "International Symposium on Circuits and Systems"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "A module selection algorithm for highlevel synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "InaCs"
      }
    ],
    "genre": [
      "G2C architectural compiler."
    ],
    "title": [
      "Get2Chip Incorporated (now a Cadence subsidiary"
    ],
    "type": null,
    "url": [
      "http://www.get2chip.com."
    ]
  },
  {
    "author": [
      {
        "family": "Iqbal",
        "given": "Z."
      },
      {
        "family": "Potkonjak",
        "given": "M."
      },
      {
        "family": "Dey",
        "given": "S."
      },
      {
        "family": "Parker",
        "given": "A."
      }
    ],
    "citation-number": [
      "IPDP93"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "Critical path optimization using retiming and algebraic speed-up"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jones",
        "given": "R."
      },
      {
        "family": "Allan",
        "given": "V."
      }
    ],
    "citation-number": [
      "JA90"
    ],
    "container-title": [
      "Proceedings of the Micro-23,1990"
    ],
    "title": [
      "Software pipelining: A comparison and improvement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Janssen",
        "given": "M."
      },
      {
        "family": "Catthoor",
        "given": "F."
      },
      {
        "family": "Man",
        "given": "H.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "JCM94"
    ],
    "container-title": [
      "International Symposium on High-level Synthesis"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "A specification invariant technique for operation cost minimisation in flow-graphs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jerraya",
        "given": "A.A."
      },
      {
        "family": "Ding",
        "given": "H."
      },
      {
        "family": "Kission",
        "given": "P."
      },
      {
        "family": "Rahmouni",
        "given": "M."
      }
    ],
    "citation-number": [
      "JDKR97"
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Behavioral Synthesis and Component Reuse with VHDL"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kennedy",
        "given": "K."
      },
      {
        "family": "Allen",
        "given": "R."
      }
    ],
    "citation-number": [
      "KA01"
    ],
    "date": [
      "2001"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Optimizing Compilers for Modern Architectures"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kollig",
        "given": "P."
      },
      {
        "family": "Al-Hashimi",
        "given": "B.M."
      },
      {
        "family": "Kennedy",
        "given": "R."
      },
      {
        "family": "Chan",
        "given": "S."
      },
      {
        "family": "Liu",
        "given": "S.-M."
      },
      {
        "family": "Io",
        "given": "R."
      },
      {
        "family": "Tu",
        "given": "P."
      },
      {
        "family": "Chow",
        "given": "F."
      }
    ],
    "citation-number": [
      "KAH97"
    ],
    "container-title": [
      "Electronics Letters",
      "ACM Trans. Progrm. Languages and Systems"
    ],
    "date": [
      "1997-08",
      "1999-05"
    ],
    "title": [
      "Simultaneous scheduling, allocation and binding in high level synthesis",
      "Partial redundancy elimination in SSA form"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kission",
        "given": "P."
      },
      {
        "family": "Ding",
        "given": "H."
      },
      {
        "family": "Jerraya",
        "given": "A.A."
      }
    ],
    "citation-number": [
      "KDJ94"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "Structured design methodology for high-level design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kifli",
        "given": "A."
      },
      {
        "family": "Goossens",
        "given": "G."
      },
      {
        "family": "Man",
        "given": "H.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "KGM95"
    ],
    "container-title": [
      "Proceedings of the European Design and Test Conference"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "A unified scheduling model for high-level synthesis and code generation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kuck",
        "given": "D.J."
      },
      {
        "family": "Kuhn",
        "given": "R.H."
      },
      {
        "family": "Padua",
        "given": "D.A."
      },
      {
        "family": "Leasure",
        "given": "B."
      },
      {
        "family": "Wolfe",
        "given": "M."
      }
    ],
    "container-title": [
      "ACM Symposium on Principles of Programming Languages"
    ],
    "date": [
      "1981"
    ],
    "title": [
      "Dependence graphs and compiler optimizations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "J.J."
      },
      {
        "family": "Kurdahi",
        "given": "F.J."
      },
      {
        "family": "Park",
        "given": "N."
      }
    ],
    "citation-number": [
      "KKP91"
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "Automatic synthesis of timestationary controllers for pipelined data paths"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ku",
        "given": "D."
      },
      {
        "family": "Micheli. HardwareC",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "KM88"
    ],
    "date": [
      "1988"
    ],
    "genre": [
      "Technical Report CSL-TR-90-419,"
    ],
    "publisher": [
      "Stanford University"
    ],
    "title": [
      "A language for hardware design"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Ku",
        "given": "D."
      },
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "KM90"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1990"
    ],
    "title": [
      "Relative scheduling under timing constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ku",
        "given": "D.C."
      },
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "KM92"
    ],
    "date": [
      "1992"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "High Level Synthesis of ASICs Under Timing and Synchronization Constraints"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Knapp",
        "given": "D.W."
      }
    ],
    "citation-number": [
      "Kna96"
    ],
    "date": [
      "1996"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Behavioral Synthesis: Digital System Design using the Synopsys Behavioral Compiler"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kowalski",
        "given": "T.J."
      },
      {
        "family": "Thomas",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "KT85"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1985"
    ],
    "title": [
      "The VLSI design automation assistant: What’s in a knowledge base"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kuck",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "Kuc78"
    ],
    "date": [
      "1978"
    ],
    "publisher": [
      "John Wiley and Sons"
    ],
    "title": [
      "The Structure of Computers and Computations"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kountouris",
        "given": "A."
      },
      {
        "family": "Wolinski",
        "given": "C."
      }
    ],
    "citation-number": [
      "KW99"
    ],
    "container-title": [
      "Euromicro Confernce"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "High level pre-synthesis optimization steps using hierarchical conditional dependency graphs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Kountouris",
        "given": "A.A."
      },
      {
        "family": "Wolinski",
        "given": "C."
      }
    ],
    "citation-number": [
      "KW00"
    ],
    "container-title": [
      "Intl. Symposium on System Synthesis"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Hierarchical conditional dependency graphs as a unifying design representation in the CODESIS high-level synthesis system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "T."
      },
      {
        "family": "Yonezawa",
        "given": "N."
      },
      {
        "family": "Liu",
        "given": "J.W.S."
      },
      {
        "family": "Liu",
        "given": "C.L."
      }
    ],
    "citation-number": [
      "KYLL94"
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "1994-04"
    ],
    "title": [
      "A scheduling algorithm for conditional resource sharing - a hierarchical reduction approach"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Labs",
        "given": "Lab] A.T.&T.Research"
      }
    ],
    "title": [
      "Graphviz - Open source graph drawing software"
    ],
    "type": null,
    "url": [
      "http://www.research.att.com/sw/tools/graphviz/."
    ]
  },
  {
    "author": [
      {
        "family": "Lam",
        "given": "M."
      }
    ],
    "citation-number": [
      "Lam88"
    ],
    "container-title": [
      "ACM SIGPLAN Conference Programming Languages Design Implementation"
    ],
    "date": [
      "1988"
    ],
    "title": [
      "Software pipelining: An effective scheduling technique for VLIW machines"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "E.A."
      }
    ],
    "citation-number": [
      "Lee88"
    ],
    "container-title": [
      "IEEE ASSP Magazine"
    ],
    "date": [
      "1988-10"
    ],
    "title": [
      "Programmable DSP architectures, Parts I, II"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "J."
      },
      {
        "family": "Gupta",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "LG96"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "HDL optimizations using Timed Decision Tables"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "J."
      },
      {
        "family": "Gupta",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "LG97"
    ],
    "container-title": [
      "International Conference on Computer Aided Design"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Decomposition of Timed Decision Tables and its use in presynthesis optimizations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Luthra",
        "given": "M."
      },
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Dutt",
        "given": "N.D."
      },
      {
        "family": "Gupta",
        "given": "R.K."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "container-title": [
      "International Conference on Computer Design"
    ],
    "date": [
      "2003-10"
    ],
    "title": [
      "Interface synthesis using memory mapping for an FPGA platform"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Landwehr",
        "given": "B."
      },
      {
        "family": "Marwedel",
        "given": "P."
      },
      {
        "family": "Doemer",
        "given": "R."
      }
    ],
    "citation-number": [
      "LMD94"
    ],
    "container-title": [
      "European Design Automation Conference"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "Oscar: Optimum simultaneous scheduling, allocation and resource binding based on integer programming"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lobo",
        "given": "D.A."
      },
      {
        "family": "Pangrle",
        "given": "B.M."
      }
    ],
    "citation-number": [
      "LP91"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "Redundant operator creation: A scheduling optimization technique"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "C."
      },
      {
        "family": "Potkonjak",
        "given": "M."
      },
      {
        "family": "Mangione-Smith",
        "given": "W.H."
      }
    ],
    "citation-number": [
      "LPMS97"
    ],
    "container-title": [
      "International Symposium on Microarchitecture"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Mediabench: A tool for evaluating and synthesizing multimedia and communicatons systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lakshminarayana",
        "given": "G."
      },
      {
        "family": "Raghunathan",
        "given": "A."
      },
      {
        "family": "Jha",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "LRJ98"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Incorporating speculative execution into scheduling of control-flow intensive behavioral descriptions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Leive",
        "given": "G.W."
      },
      {
        "family": "Thomas",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "LT81"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1981"
    ],
    "title": [
      "A technology relative logic synthesis and module selection system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lam",
        "given": "M.S."
      },
      {
        "family": "Wilson",
        "given": "R.P."
      }
    ],
    "citation-number": [
      "LW92"
    ],
    "container-title": [
      "International Symposium on Computer Architecture"
    ],
    "date": [
      "1992"
    ],
    "title": [
      "Limits of control flow on parallelism"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mantripragada",
        "given": "S."
      }
    ],
    "citation-number": [
      "Man00"
    ],
    "date": [
      "2000"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "location": [
      "Irvine"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "Branch Optimizations and Instruction Level Parallelism Exploitation for Dynamic Superscalar and VLIW Processors"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Marwedel",
        "given": "P."
      }
    ],
    "citation-number": [
      "Mar86"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1986"
    ],
    "title": [
      "A new synthesis for the mimola software system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Moshovos",
        "given": "A."
      },
      {
        "family": "Breach",
        "given": "S.E."
      },
      {
        "family": "Vijaykumar",
        "given": "T.N."
      },
      {
        "family": "Sohi",
        "given": "G.S."
      }
    ],
    "citation-number": [
      "MBVS97"
    ],
    "container-title": [
      "International Symposium on Computer Architecture"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Dynamic speculation and synchronization of data dependences"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McFarland",
        "given": "M.C."
      }
    ],
    "citation-number": [
      "McF78"
    ],
    "date": [
      "1978"
    ],
    "genre": [
      "Technical Report DRC-01-4-80,"
    ],
    "publisher": [
      "Carnegie-Mellon University, Design Research Center"
    ],
    "title": [
      "The Value Trace: A database for automated digital design"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Miranda",
        "given": "M."
      },
      {
        "family": "Catthoor",
        "given": "F."
      },
      {
        "family": "Janssen",
        "given": "M."
      },
      {
        "family": "Man",
        "given": "H.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "MCJM98"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "1998-12"
    ],
    "title": [
      "High-level address optimisation and synthesis techniques for data-transfer intensive applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Moon",
        "given": "S.-M."
      },
      {
        "family": "Ebcioglu",
        "given": "K."
      }
    ],
    "citation-number": [
      "ME92"
    ],
    "container-title": [
      "International Symposium on Microarchitecture"
    ],
    "date": [
      "1992"
    ],
    "title": [
      "An efficient resource-constrained global scheduling technique for superscalar and VLIW processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Med"
      }
    ],
    "title": [
      "UCLA Mediabench benchmark suite"
    ],
    "type": null,
    "url": [
      "http://cares.icsl.ucla."
    ]
  },
  {
    "author": [
      {
        "family": "Mujumdar",
        "given": "A."
      },
      {
        "family": "Jain",
        "given": "R."
      },
      {
        "family": "Saluja",
        "given": "K."
      }
    ],
    "citation-number": [
      "MJS96"
    ],
    "container-title": [
      "IEEE Trans. on CAD"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Incorporating performance and testability constraints during binding in high-level synthesis"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      },
      {
        "family": "Ku",
        "given": "D.C."
      },
      {
        "family": "Mailhot",
        "given": "F."
      },
      {
        "family": "Truong",
        "given": "T."
      },
      {
        "family": "Mahlke",
        "given": "S.A."
      },
      {
        "family": "Lin",
        "given": "D.C."
      },
      {
        "family": "Chen",
        "given": "W.Y."
      },
      {
        "family": "Hank",
        "given": "R.E."
      },
      {
        "family": "Bringmann",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "MKMT90"
    ],
    "container-title": [
      "IEEE Design and Test of Computers",
      "International Symposium on Microarchitecture"
    ],
    "date": [
      "1990-10",
      "1992"
    ],
    "pages": [
      "37–53,"
    ],
    "title": [
      "The Olympus synthesis system for digital design",
      "Effective compiler support for predicated execution using the hyperblock"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McFarland",
        "given": "M.C."
      },
      {
        "family": "Parker",
        "given": "A.C."
      },
      {
        "family": "Camposano",
        "given": "R."
      }
    ],
    "citation-number": [
      "MPC90"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1990-02"
    ],
    "title": [
      "The high-level synthesis of digital systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Man",
        "given": "H.",
        "particle": "De"
      },
      {
        "family": "Rabaey",
        "given": "J."
      },
      {
        "family": "Six",
        "given": "P."
      },
      {
        "family": "Claesen",
        "given": "L."
      }
    ],
    "citation-number": [
      "MRSC86"
    ],
    "container-title": [
      "IEEE Design & Test Magazine"
    ],
    "date": [
      "1986-12"
    ],
    "title": [
      "Cathedral-II: A silicon compiler for digital signal processing"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Muchnick",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "Muc97"
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Advanced Compiler Design and Implementation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Nicolau",
        "given": "Nic85a] A."
      }
    ],
    "date": [
      "1985"
    ],
    "genre": [
      "Technical Report TR 86-722,"
    ],
    "publisher": [
      "Department of Computer Science, Cornell University"
    ],
    "title": [
      "A development environment for scientific parallel programs"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Nicolau",
        "given": "Nic85b] A."
      }
    ],
    "container-title": [
      "International Conf. on Parallel Processing"
    ],
    "date": [
      "1985"
    ],
    "title": [
      "Uniform parallelism exploitation in ordinary programs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Nicolau",
        "given": "A."
      },
      {
        "family": "Novack",
        "given": "S."
      }
    ],
    "citation-number": [
      "NN93"
    ],
    "container-title": [
      "International Conference on Parallel Processing"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "Trailblazing: A hierarchical approach to Percolation Scheduling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Novack",
        "given": "S."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "citation-number": [
      "NN94"
    ],
    "container-title": [
      "Languages and Compilers for Parallel Computing"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "Mutation scheduling: A unified approach to compiling for fine-grain parallelism"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Novack",
        "given": "S."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "citation-number": [
      "NN96"
    ],
    "container-title": [
      "Conference on Parallel Architectures and Compilation Techniques"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "An efficient, global resource-directed approach to exploiting instruction-level parallelism"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nicolau",
        "given": "A."
      },
      {
        "family": "Potasman",
        "given": "R."
      }
    ],
    "citation-number": [
      "NP91"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "Incremental tree height reduction for high level synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Narasimhan",
        "given": "M."
      },
      {
        "family": "Ramanujam",
        "given": "J."
      }
    ],
    "citation-number": [
      "NR00"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "On lower bounds for scheduling problems in high-level synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Orailoglu",
        "given": "A."
      },
      {
        "family": "Gajski",
        "given": "D.D."
      }
    ],
    "citation-number": [
      "OG86"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1986"
    ],
    "title": [
      "Flow graph representation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Panda",
        "given": "P.R."
      }
    ],
    "citation-number": [
      "Pan98"
    ],
    "date": [
      "1998"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "location": [
      "Irvine"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "Memory Optimizations and Exploration for Embedded Systems"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Paulin",
        "given": "P.G."
      }
    ],
    "citation-number": [
      "Pau89"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1989"
    ],
    "title": [
      "Horizontal partitioning of PLA-based finite state machines"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Paulin",
        "given": "P."
      },
      {
        "family": "Frehel",
        "given": "J."
      },
      {
        "family": "Harrand",
        "given": "M."
      },
      {
        "family": "Berrebi",
        "given": "E."
      },
      {
        "family": "Liem",
        "given": "C."
      },
      {
        "family": "Nacabal",
        "given": "F."
      },
      {
        "family": "Herluison",
        "given": "J.-C."
      }
    ],
    "container-title": [
      "European design automation conference with EURO-VHDL",
      "Chapter"
    ],
    "date": [
      "1995"
    ],
    "note": [
      "Pen] Intel Inc.,"
    ],
    "title": [
      "PentiumPro® Programmer’s Reference Manual",
      "High-level synthesis and codesign methods: an application to a videophone codec"
    ],
    "type": "article-journal",
    "url": [
      "http://developer.intel.com/design/pro/manuals/"
    ],
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Pangrle",
        "given": "B.M."
      },
      {
        "family": "Gajski",
        "given": "D.D."
      }
    ],
    "citation-number": [
      "PG86"
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "1986"
    ],
    "title": [
      "Slicer: A state synthesizer for intelligent silicon compilation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Paulin",
        "given": "P.G."
      },
      {
        "family": "Knight",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "PK89a"
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "1989-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "661–678"
    ],
    "title": [
      "Force-Directed Scheduling for the Behavioral Synthesis of ASIC’s"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Paulin",
        "given": "P.G."
      },
      {
        "family": "Knight",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "PK89b"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1989"
    ],
    "title": [
      "Scheduling and Binding Algorithms for High-Level Synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Park",
        "given": "I.-C."
      },
      {
        "family": "Kyung",
        "given": "C.-M."
      }
    ],
    "citation-number": [
      "PK91"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "Fast and near optimal scheduling in automatic data path synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Potasman",
        "given": "R."
      },
      {
        "family": "Lis",
        "given": "J."
      },
      {
        "family": "Nicolau",
        "given": "A."
      },
      {
        "family": "Gajski",
        "given": "D."
      }
    ],
    "citation-number": [
      "PLNG90"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1990"
    ],
    "title": [
      "Percolation based synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Penalba",
        "given": "O."
      },
      {
        "family": "Mendias",
        "given": "J.M."
      },
      {
        "family": "Hermida",
        "given": "R."
      }
    ],
    "citation-number": [
      "PMH02"
    ],
    "container-title": [
      "Design, Automation and Test in Europe"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Maximizing conditional reuse by pre-synthesis transformations"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Polychronopoulos",
        "given": "C.D."
      }
    ],
    "citation-number": [
      "Pol88"
    ],
    "date": [
      "1988"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Parallel Programming and Compilers"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Park",
        "given": "N."
      },
      {
        "family": "Parker",
        "given": "A."
      }
    ],
    "citation-number": [
      "PP88"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1988-03"
    ],
    "title": [
      "Sehwa: A software package for synthesis of pipelines from behavioral specifications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Parker",
        "given": "A.C."
      },
      {
        "family": "Pizarro",
        "given": "J."
      },
      {
        "family": "Mlinar",
        "given": "M."
      }
    ],
    "citation-number": [
      "PPM86"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1986"
    ],
    "title": [
      "MAHA: A program for datapath synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Potkonjak",
        "given": "M."
      },
      {
        "family": "Rabaey",
        "given": "J."
      }
    ],
    "citation-number": [
      "PR92"
    ],
    "container-title": [
      "International Conference on CAD"
    ],
    "date": [
      "1992"
    ],
    "title": [
      "Maximally fast and arbitrarily fast implementation of linear computations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Potkonjak",
        "given": "M."
      },
      {
        "family": "Rabaey",
        "given": "J."
      }
    ],
    "citation-number": [
      "PR94"
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "1994-03"
    ],
    "title": [
      "Optimizing resource utlization using tranformations"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Park",
        "given": "J.C.H."
      },
      {
        "family": "Schlansker",
        "given": "M."
      }
    ],
    "citation-number": [
      "PS91"
    ],
    "date": [
      "1991"
    ],
    "genre": [
      "Technical Report HPL-91-58,"
    ],
    "publisher": [
      "Hewlett-Packard Software and Systems Laboratory"
    ],
    "title": [
      "On predicated execution"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Potkonjak",
        "given": "M."
      },
      {
        "family": "Srivastava",
        "given": "M.B."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      },
      {
        "family": "Pasko",
        "given": "R."
      },
      {
        "family": "Schaumont",
        "given": "P."
      },
      {
        "family": "Derudder",
        "given": "V."
      },
      {
        "family": "Vernalde",
        "given": "S."
      },
      {
        "family": "Durackova",
        "given": "D."
      }
    ],
    "citation-number": [
      "PSC96"
    ],
    "container-title": [
      "IEEE Trans. on CAD",
      "IEEE Transactions on CAD"
    ],
    "date": [
      "1996-03",
      "1999-01"
    ],
    "title": [
      "Multiple constant multiplications: Efficient and versatile framework and algorithms for exploring common subexpression elimination",
      "A new algorithm for elimination of common subexpressions"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Rajan",
        "given": "S."
      }
    ],
    "citation-number": [
      "Raj95"
    ],
    "container-title": [
      "Integrated System Design Magazine"
    ],
    "date": [
      "1995-02"
    ],
    "title": [
      "Practical state machine design using VHDL"
    ],
    "type": "article-journal",
    "url": [
      "http://www.isdmag.com/editorial/1995/fpgafeature9502.html."
    ]
  },
  {
    "author": [
      {
        "family": "Radivojevic",
        "given": "I."
      },
      {
        "family": "Brewer",
        "given": "F."
      }
    ],
    "citation-number": [
      "RB95"
    ],
    "container-title": [
      "International Conference on Computer Design"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "Analysis of conditional resource sharing using a guard-based control representation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Radivojevic",
        "given": "I."
      },
      {
        "family": "Brewer",
        "given": "F."
      }
    ],
    "citation-number": [
      "RB96"
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "1996-01"
    ],
    "title": [
      "A new symbolic technique for controldependent scheduling"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Rabaey",
        "given": "J.M."
      },
      {
        "family": "Chu",
        "given": "C."
      },
      {
        "family": "Hoang",
        "given": "P."
      },
      {
        "family": "Potkonjak",
        "given": "M."
      }
    ],
    "citation-number": [
      "RCHP91"
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "1991-06"
    ],
    "title": [
      "Fast prototyping of datapath-intensive architectures"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Rim",
        "given": "M."
      },
      {
        "family": "Fann",
        "given": "Y."
      },
      {
        "family": "Jain",
        "given": "R."
      }
    ],
    "citation-number": [
      "RFJ95"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "1995-09"
    ],
    "title": [
      "Global scheduling with code-motions for high-level synthesis applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Rau",
        "given": "B.R."
      },
      {
        "family": "Glaeser",
        "given": "C.D."
      }
    ],
    "citation-number": [
      "RG81"
    ],
    "container-title": [
      "Annual Workshop on Microprogramming"
    ],
    "date": [
      "1981"
    ],
    "title": [
      "Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Rao",
        "given": "D.S."
      },
      {
        "family": "Kurdahi",
        "given": "F.J."
      }
    ],
    "citation-number": [
      "RK94"
    ],
    "container-title": [
      "International Symposium on High-Level Synthesis"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "Controller and datapath trade-offs in hierarchical RT-level synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Roy",
        "given": "N.N.J."
      },
      {
        "family": "Vemuri",
        "given": "R."
      }
    ],
    "citation-number": [
      "RV96"
    ],
    "container-title": [
      "International Conference on VLSI Design"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Synchronous controller models for synthesis from communicating VHDL processes"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rau",
        "given": "B."
      },
      {
        "family": "Yen",
        "given": "D."
      },
      {
        "family": "Yen",
        "given": "W."
      },
      {
        "family": "Towle",
        "given": "R."
      }
    ],
    "citation-number": [
      "RYYT89"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "The cydra 5 departmental supercomputer: Design philosophies, decisions, and trade-offs"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Semeria",
        "given": "L."
      }
    ],
    "citation-number": [
      "Sem01"
    ],
    "date": [
      "2001"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "Stanford University"
    ],
    "title": [
      "Applying Pointer Analysis to the Synthesis of Hardware from C"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Sreedhar",
        "given": "V.C."
      },
      {
        "family": "Gao",
        "given": "G.R."
      },
      {
        "family": "Lee",
        "given": "Y.-F."
      }
    ],
    "citation-number": [
      "SGL96"
    ],
    "container-title": [
      "ACM SIGPLAN Conf. on PLDI"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "A new framework for exhaustive and incremental data flow analysis using DJ graphs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Sreedhar",
        "given": "V.C."
      },
      {
        "family": "Gao",
        "given": "G.R."
      },
      {
        "family": "Lee",
        "given": "Y.-F."
      }
    ],
    "citation-number": [
      "SGL97"
    ],
    "container-title": [
      "ACM Trans. Progrm. Languages and Systems"
    ],
    "date": [
      "1997-03"
    ],
    "title": [
      "Incremental computation of dominator trees"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "M.D."
      },
      {
        "family": "Lam",
        "given": "M.S."
      },
      {
        "family": "Horowitz",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "SLH90"
    ],
    "container-title": [
      "International Symposium on Computer Architecture"
    ],
    "date": [
      "1990"
    ],
    "title": [
      "Boosting beyond static scheduling in a superscalar processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stok",
        "given": "L."
      },
      {
        "family": "Philipsen",
        "given": "W.J.M."
      }
    ],
    "citation-number": [
      "SP91"
    ],
    "container-title": [
      "IEEE International Sympoisum on Circuits and Systems"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "Module allocation and comparability graphs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "given": "S.P.A."
      }
    ],
    "title": [
      "SPARK parallelizing high-level synthesis framework website"
    ],
    "type": null,
    "url": [
      "http://"
    ]
  },
  {
    "author": [
      {
        "family": "Stok",
        "given": "L."
      }
    ],
    "citation-number": [
      "Sto92"
    ],
    "container-title": [
      "European Conf. on Design Automation"
    ],
    "date": [
      "1992"
    ],
    "title": [
      "Transfer free register allocation in cyclic data flow graphs"
    ],
    "type": "chapter"
  },
  {
    "note": [
      "SyC] Synopsys Inc.,"
    ],
    "publisher": [
      "SystemC Reference Manual"
    ],
    "type": null,
    "url": [
      "http://www.systemc.org."
    ]
  },
  {
    "author": [
      {
        "family": "Safir",
        "given": "A."
      },
      {
        "family": "Zavidovique",
        "given": "B."
      }
    ],
    "citation-number": [
      "SZ90"
    ],
    "container-title": [
      "European Design Automation Conference"
    ],
    "date": [
      "1990"
    ],
    "title": [
      "Towards a global solution to high level synthesis problems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Thomas",
        "given": "D.E."
      },
      {
        "family": "Dirkes",
        "given": "E.M."
      },
      {
        "family": "Walker",
        "given": "R.A."
      },
      {
        "family": "Rajan",
        "given": "J.V."
      },
      {
        "family": "Nestor",
        "given": "J.A."
      },
      {
        "family": "Blackburn",
        "given": "R.L."
      }
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1988"
    ],
    "title": [
      "The system architect’s workbench"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tjaden",
        "given": "G.S."
      },
      {
        "family": "Flynn",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "TF70"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1970-10"
    ],
    "issue": [
      "10"
    ],
    "title": [
      "Detection and parallel execution of independent instructions"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Trickey",
        "given": "H."
      }
    ],
    "citation-number": [
      "Tri87"
    ],
    "container-title": [
      "IEEE Transactions on Computer–Aided Design"
    ],
    "date": [
      "1987-03"
    ],
    "title": [
      "Flamel: A high-level hardware compiler"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Tseng",
        "given": "C.J."
      },
      {
        "family": "Siewiorek",
        "given": "D.P."
      }
    ],
    "citation-number": [
      "TS86"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1986-07"
    ],
    "title": [
      "Automated synthesis of data paths in digital systems"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Cormen",
        "given": "R.L.Rivest T.T."
      },
      {
        "family": "Leiserson",
        "given": "C.E."
      }
    ],
    "citation-number": [
      "TTC90"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Introduction to algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Tseng",
        "given": "C.-J."
      },
      {
        "family": "Wei",
        "given": "R.-S."
      },
      {
        "family": "Rothweiler",
        "given": "S.G."
      },
      {
        "family": "Tong",
        "given": "M.M."
      },
      {
        "family": "Bose",
        "given": "A.K."
      }
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1988"
    ],
    "title": [
      "Bridge: A versatile behavioral synthesis system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vernalde",
        "given": "S."
      },
      {
        "family": "Schaumont",
        "given": "P."
      },
      {
        "family": "Bolsens",
        "given": "I."
      }
    ],
    "citation-number": [
      "VSB99"
    ],
    "container-title": [
      "IEEE Computer Society Workshop on VLSI"
    ],
    "date": [
      "1999-04"
    ],
    "title": [
      "An object oriented programming approach for hardware design"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Wakabayashi",
        "given": "K."
      }
    ],
    "citation-number": [
      "Wak99"
    ],
    "container-title": [
      "Design, Automation and Test in Europe"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "C-based synthesis experiences with a behavior synthesizer, “Cyber”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Wall",
        "given": "D.W."
      }
    ],
    "citation-number": [
      "Wal91"
    ],
    "container-title": [
      "International Conference on Architectural Support for Programming Languages and Operating System (ASPLOS"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "Limits of instruction-level parallelism"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wilson",
        "given": "T.C."
      },
      {
        "family": "Mukherjee",
        "given": "N."
      },
      {
        "family": "Garg",
        "given": "M.K."
      },
      {
        "family": "Banerji",
        "given": "D.K."
      }
    ],
    "citation-number": [
      "WMGB95"
    ],
    "date": [
      "1995"
    ],
    "publisher": [
      "VLSI Design"
    ],
    "title": [
      "An ILP solution for optimum scheduling, module and register allocation, and operation binding in datapath synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wolfe",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "Wol96"
    ],
    "date": [
      "1996"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "High Performance Compilers for Parallel Computing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Weng",
        "given": "J.-P."
      },
      {
        "family": "Parker",
        "given": "A.C."
      }
    ],
    "citation-number": [
      "WP92"
    ],
    "container-title": [
      "International Workshop on High Level Synthesis"
    ],
    "date": [
      "1992"
    ],
    "title": [
      "CSG: Control path synthesis in the ADAM system"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Walker",
        "given": "R."
      },
      {
        "family": "Thomas",
        "given": "D."
      }
    ],
    "citation-number": [
      "WT89"
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "1989-10"
    ],
    "title": [
      "Behavioral transformation for algorithmic level IC design"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Wakabayashi",
        "given": "K."
      },
      {
        "family": "Tanaka",
        "given": "H."
      }
    ],
    "citation-number": [
      "WT92"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1992"
    ],
    "title": [
      "Global scheduling independent of control dependencies based on condition vectors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wolf",
        "given": "W."
      },
      {
        "family": "Takach",
        "given": "A."
      },
      {
        "family": "Huang",
        "given": "C.-Y."
      },
      {
        "family": "Manno",
        "given": "R."
      },
      {
        "family": "Wu",
        "given": "E."
      }
    ],
    "container-title": [
      "Design automation conference"
    ],
    "date": [
      "1992"
    ],
    "title": [
      "The Princeton University behavioral synthesis system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wakabayashi",
        "given": "K."
      },
      {
        "family": "Yoshimura",
        "given": "T."
      }
    ],
    "citation-number": [
      "WY89"
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "1989"
    ],
    "title": [
      "A resource sharing and control synthesis method for conditional branches"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Xilinx",
        "given": "Xil]"
      }
    ],
    "title": [
      "ISE logic synthesis tools"
    ],
    "type": null
  },
  {
    "author": [
      {
        "given": "Xvi"
      }
    ],
    "title": [
      "XviD MPEG-4 video de-/encoding solution"
    ],
    "type": null,
    "url": [
      "http://www.xvid.org."
    ]
  },
  {
    "author": [
      {
        "family": "Yu",
        "given": "T.Z."
      },
      {
        "family": "Sha",
        "given": "E.H.-M."
      },
      {
        "family": "Passos",
        "given": "N."
      },
      {
        "family": "Ju",
        "given": "R.D.-C."
      }
    ],
    "citation-number": [
      "YSPJ97"
    ],
    "container-title": [
      "Great Lakes Symposium on VLSI"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Algorithms and hardware support for branch anticipation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zegers",
        "given": "J."
      },
      {
        "family": "Six",
        "given": "P."
      },
      {
        "family": "Rabaey",
        "given": "J."
      },
      {
        "family": "Man",
        "given": "H.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "ZSRM90"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1990"
    ],
    "title": [
      "CGE: Automatic generation of controllers in the CATHEDRAL-II silcion compiler"
    ],
    "type": "paper-conference"
  }
]
