#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000018cc09a6750 .scope module, "adder_64_tb" "adder_64_tb" 2 1;
 .timescale 0 0;
P_0000018cc09ade90 .param/l "WIDTH" 0 2 3, +C4<00000000000000000000000001000000>;
v0000018cc0a5b3a0_0 .var/s "A", 63 0;
v0000018cc0a5b760_0 .var/s "B", 63 0;
v0000018cc0a5aea0_0 .var "M", 0 0;
v0000018cc0a5bd00_0 .net "OF", 0 0, L_0000018cc0a8f860;  1 drivers
v0000018cc0a59fa0_0 .net/s "Y", 63 0, L_0000018cc0a54140;  1 drivers
S_0000018cc09aa410 .scope module, "comp" "adder_64" 2 10, 3 2 0, S_0000018cc09a6750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "S";
    .port_info 1 /INPUT 64 "A";
    .port_info 2 /INPUT 64 "B";
    .port_info 3 /INPUT 1 "OP";
    .port_info 4 /OUTPUT 1 "OF";
P_0000018cc09addd0 .param/l "WIDTH" 0 3 2, +C4<00000000000000000000000001000000>;
L_0000018cc0a8e670 .functor BUFZ 1, v0000018cc0a5aea0_0, C4<0>, C4<0>, C4<0>;
L_0000018cc0a8f860 .functor XOR 1, L_0000018cc0a9a8c0, L_0000018cc0a9b0e0, C4<0>, C4<0>;
v0000018cc0a58740_0 .net "A", 63 0, v0000018cc0a5b3a0_0;  1 drivers
v0000018cc0a593c0_0 .net "B", 63 0, v0000018cc0a5b760_0;  1 drivers
v0000018cc0a59460_0 .net "C", 64 0, L_0000018cc0a9b2c0;  1 drivers
v0000018cc0a57d40_0 .net "OF", 0 0, L_0000018cc0a8f860;  alias, 1 drivers
v0000018cc0a58880_0 .net "OP", 0 0, v0000018cc0a5aea0_0;  1 drivers
v0000018cc0a584c0_0 .net "S", 63 0, L_0000018cc0a54140;  alias, 1 drivers
v0000018cc0a58e20_0 .net *"_ivl_0", 0 0, L_0000018cc09a2cc0;  1 drivers
v0000018cc0a59500_0 .net *"_ivl_10", 0 0, L_0000018cc09a27f0;  1 drivers
v0000018cc0a57480_0 .net *"_ivl_100", 0 0, L_0000018cc0a734a0;  1 drivers
v0000018cc0a57020_0 .net *"_ivl_110", 0 0, L_0000018cc0a73a50;  1 drivers
v0000018cc0a57e80_0 .net *"_ivl_120", 0 0, L_0000018cc0a73f90;  1 drivers
v0000018cc0a570c0_0 .net *"_ivl_130", 0 0, L_0000018cc0a73740;  1 drivers
v0000018cc0a57200_0 .net *"_ivl_140", 0 0, L_0000018cc0a73580;  1 drivers
v0000018cc0a590a0_0 .net *"_ivl_150", 0 0, L_0000018cc0a72f60;  1 drivers
v0000018cc0a57a20_0 .net *"_ivl_160", 0 0, L_0000018cc0a73660;  1 drivers
v0000018cc0a58f60_0 .net *"_ivl_170", 0 0, L_0000018cc0a73350;  1 drivers
v0000018cc0a58920_0 .net *"_ivl_180", 0 0, L_0000018cc0a73430;  1 drivers
v0000018cc0a595a0_0 .net *"_ivl_190", 0 0, L_0000018cc0a74540;  1 drivers
v0000018cc0a58420_0 .net *"_ivl_20", 0 0, L_0000018cc09a3120;  1 drivers
v0000018cc0a58560_0 .net *"_ivl_200", 0 0, L_0000018cc0a74690;  1 drivers
v0000018cc0a589c0_0 .net *"_ivl_210", 0 0, L_0000018cc0a792c0;  1 drivers
v0000018cc0a58600_0 .net *"_ivl_220", 0 0, L_0000018cc0a78290;  1 drivers
v0000018cc0a58240_0 .net *"_ivl_230", 0 0, L_0000018cc0a77960;  1 drivers
v0000018cc0a57160_0 .net *"_ivl_240", 0 0, L_0000018cc0a779d0;  1 drivers
v0000018cc0a59140_0 .net *"_ivl_250", 0 0, L_0000018cc0a77ab0;  1 drivers
v0000018cc0a572a0_0 .net *"_ivl_260", 0 0, L_0000018cc0a78530;  1 drivers
v0000018cc0a58ec0_0 .net *"_ivl_270", 0 0, L_0000018cc0a77c00;  1 drivers
v0000018cc0a582e0_0 .net *"_ivl_280", 0 0, L_0000018cc0a78840;  1 drivers
v0000018cc0a57660_0 .net *"_ivl_290", 0 0, L_0000018cc0a77dc0;  1 drivers
v0000018cc0a57fc0_0 .net *"_ivl_30", 0 0, L_0000018cc09a2f60;  1 drivers
v0000018cc0a56e40_0 .net *"_ivl_300", 0 0, L_0000018cc0a78ae0;  1 drivers
v0000018cc0a57520_0 .net *"_ivl_310", 0 0, L_0000018cc0a78bc0;  1 drivers
v0000018cc0a57ca0_0 .net *"_ivl_320", 0 0, L_0000018cc0a78e60;  1 drivers
v0000018cc0a56ee0_0 .net *"_ivl_330", 0 0, L_0000018cc0a7e600;  1 drivers
v0000018cc0a57340_0 .net *"_ivl_340", 0 0, L_0000018cc0a7df00;  1 drivers
v0000018cc0a58a60_0 .net *"_ivl_350", 0 0, L_0000018cc0a7d5d0;  1 drivers
v0000018cc0a58060_0 .net *"_ivl_360", 0 0, L_0000018cc0a7d790;  1 drivers
v0000018cc0a573e0_0 .net *"_ivl_370", 0 0, L_0000018cc0a7d870;  1 drivers
v0000018cc0a58380_0 .net *"_ivl_380", 0 0, L_0000018cc0a7cf40;  1 drivers
v0000018cc0a58100_0 .net *"_ivl_390", 0 0, L_0000018cc0a7d410;  1 drivers
v0000018cc0a581a0_0 .net *"_ivl_40", 0 0, L_0000018cc09a4150;  1 drivers
v0000018cc0a57700_0 .net *"_ivl_400", 0 0, L_0000018cc0a7e440;  1 drivers
v0000018cc0a577a0_0 .net *"_ivl_410", 0 0, L_0000018cc0a7d9c0;  1 drivers
v0000018cc0a58ba0_0 .net *"_ivl_420", 0 0, L_0000018cc0a7e360;  1 drivers
v0000018cc0a57840_0 .net *"_ivl_430", 0 0, L_0000018cc0a7ec90;  1 drivers
v0000018cc0a57f20_0 .net *"_ivl_440", 0 0, L_0000018cc0a7f240;  1 drivers
v0000018cc0a57980_0 .net *"_ivl_450", 0 0, L_0000018cc0a7fb00;  1 drivers
v0000018cc0a57ac0_0 .net *"_ivl_460", 0 0, L_0000018cc0a7f4e0;  1 drivers
v0000018cc0a58c40_0 .net *"_ivl_470", 0 0, L_0000018cc0a80350;  1 drivers
v0000018cc0a58ce0_0 .net *"_ivl_480", 0 0, L_0000018cc0a804a0;  1 drivers
v0000018cc0a57c00_0 .net *"_ivl_490", 0 0, L_0000018cc0a7e910;  1 drivers
v0000018cc0a57de0_0 .net *"_ivl_50", 0 0, L_0000018cc09a2780;  1 drivers
v0000018cc0a591e0_0 .net *"_ivl_500", 0 0, L_0000018cc0a7ed00;  1 drivers
v0000018cc0a58d80_0 .net *"_ivl_510", 0 0, L_0000018cc0a7e980;  1 drivers
v0000018cc0a59000_0 .net *"_ivl_520", 0 0, L_0000018cc0a80200;  1 drivers
v0000018cc0a5afe0_0 .net *"_ivl_530", 0 0, L_0000018cc0a7f1d0;  1 drivers
v0000018cc0a5a9a0_0 .net *"_ivl_540", 0 0, L_0000018cc0a80a50;  1 drivers
v0000018cc0a5b080_0 .net *"_ivl_550", 0 0, L_0000018cc0a80ac0;  1 drivers
v0000018cc0a5ae00_0 .net *"_ivl_560", 0 0, L_0000018cc0a80740;  1 drivers
v0000018cc0a5bc60_0 .net *"_ivl_570", 0 0, L_0000018cc0a900b0;  1 drivers
v0000018cc0a5b4e0_0 .net *"_ivl_580", 0 0, L_0000018cc0a90190;  1 drivers
v0000018cc0a59820_0 .net *"_ivl_590", 0 0, L_0000018cc0a8f780;  1 drivers
v0000018cc0a5b120_0 .net *"_ivl_60", 0 0, L_0000018cc09a3ac0;  1 drivers
v0000018cc0a5b300_0 .net *"_ivl_600", 0 0, L_0000018cc0a8f8d0;  1 drivers
v0000018cc0a5a540_0 .net *"_ivl_610", 0 0, L_0000018cc0a8e910;  1 drivers
v0000018cc0a59d20_0 .net *"_ivl_620", 0 0, L_0000018cc0a8ede0;  1 drivers
v0000018cc0a5b1c0_0 .net *"_ivl_630", 0 0, L_0000018cc0a8e6e0;  1 drivers
v0000018cc0a5acc0_0 .net *"_ivl_646", 0 0, L_0000018cc0a8e670;  1 drivers
v0000018cc0a5a5e0_0 .net *"_ivl_648", 0 0, L_0000018cc0a9a8c0;  1 drivers
v0000018cc0a5b6c0_0 .net *"_ivl_650", 0 0, L_0000018cc0a9b0e0;  1 drivers
v0000018cc0a5b260_0 .net *"_ivl_70", 0 0, L_0000018cc09a4690;  1 drivers
v0000018cc0a5ac20_0 .net *"_ivl_80", 0 0, L_0000018cc09a4460;  1 drivers
v0000018cc0a59b40_0 .net *"_ivl_90", 0 0, L_0000018cc0a72cc0;  1 drivers
v0000018cc0a59dc0_0 .net "oper", 63 0, L_0000018cc0a539c0;  1 drivers
L_0000018cc0a59e60 .part v0000018cc0a5b760_0, 0, 1;
L_0000018cc0a5b440 .part v0000018cc0a5b3a0_0, 0, 1;
L_0000018cc0a5a040 .part L_0000018cc0a539c0, 0, 1;
L_0000018cc0a5b580 .part L_0000018cc0a9b2c0, 0, 1;
L_0000018cc0a5b620 .part v0000018cc0a5b760_0, 1, 1;
L_0000018cc0a5bbc0 .part v0000018cc0a5b3a0_0, 1, 1;
L_0000018cc0a5b800 .part L_0000018cc0a539c0, 1, 1;
L_0000018cc0a5af40 .part L_0000018cc0a9b2c0, 1, 1;
L_0000018cc0a5b8a0 .part v0000018cc0a5b760_0, 2, 1;
L_0000018cc0a59be0 .part v0000018cc0a5b3a0_0, 2, 1;
L_0000018cc0a5a220 .part L_0000018cc0a539c0, 2, 1;
L_0000018cc0a5a0e0 .part L_0000018cc0a9b2c0, 2, 1;
L_0000018cc0a5b940 .part v0000018cc0a5b760_0, 3, 1;
L_0000018cc0a59f00 .part v0000018cc0a5b3a0_0, 3, 1;
L_0000018cc0a5a680 .part L_0000018cc0a539c0, 3, 1;
L_0000018cc0a5a720 .part L_0000018cc0a9b2c0, 3, 1;
L_0000018cc0a59640 .part v0000018cc0a5b760_0, 4, 1;
L_0000018cc0a5a860 .part v0000018cc0a5b3a0_0, 4, 1;
L_0000018cc0a5aae0 .part L_0000018cc0a539c0, 4, 1;
L_0000018cc0a5b9e0 .part L_0000018cc0a9b2c0, 4, 1;
L_0000018cc0a5ba80 .part v0000018cc0a5b760_0, 5, 1;
L_0000018cc0a5bda0 .part v0000018cc0a5b3a0_0, 5, 1;
L_0000018cc0a596e0 .part L_0000018cc0a539c0, 5, 1;
L_0000018cc0a5bb20 .part L_0000018cc0a9b2c0, 5, 1;
L_0000018cc0a59c80 .part v0000018cc0a5b760_0, 6, 1;
L_0000018cc0a59780 .part v0000018cc0a5b3a0_0, 6, 1;
L_0000018cc0a5a360 .part L_0000018cc0a539c0, 6, 1;
L_0000018cc0a5ad60 .part L_0000018cc0a9b2c0, 6, 1;
L_0000018cc0a598c0 .part v0000018cc0a5b760_0, 7, 1;
L_0000018cc0a59960 .part v0000018cc0a5b3a0_0, 7, 1;
L_0000018cc0a59a00 .part L_0000018cc0a539c0, 7, 1;
L_0000018cc0a5a7c0 .part L_0000018cc0a9b2c0, 7, 1;
L_0000018cc0a5a900 .part v0000018cc0a5b760_0, 8, 1;
L_0000018cc0a5aa40 .part v0000018cc0a5b3a0_0, 8, 1;
L_0000018cc0a5ab80 .part L_0000018cc0a539c0, 8, 1;
L_0000018cc0a59aa0 .part L_0000018cc0a9b2c0, 8, 1;
L_0000018cc0a5a180 .part v0000018cc0a5b760_0, 9, 1;
L_0000018cc0a5a2c0 .part v0000018cc0a5b3a0_0, 9, 1;
L_0000018cc0a5a400 .part L_0000018cc0a539c0, 9, 1;
L_0000018cc0a5a4a0 .part L_0000018cc0a9b2c0, 9, 1;
L_0000018cc0a5c980 .part v0000018cc0a5b760_0, 10, 1;
L_0000018cc0a5c020 .part v0000018cc0a5b3a0_0, 10, 1;
L_0000018cc0a5cde0 .part L_0000018cc0a539c0, 10, 1;
L_0000018cc0a5d740 .part L_0000018cc0a9b2c0, 10, 1;
L_0000018cc0a5df60 .part v0000018cc0a5b760_0, 11, 1;
L_0000018cc0a5ca20 .part v0000018cc0a5b3a0_0, 11, 1;
L_0000018cc0a5d920 .part L_0000018cc0a539c0, 11, 1;
L_0000018cc0a5c8e0 .part L_0000018cc0a9b2c0, 11, 1;
L_0000018cc0a5dec0 .part v0000018cc0a5b760_0, 12, 1;
L_0000018cc0a5e000 .part v0000018cc0a5b3a0_0, 12, 1;
L_0000018cc0a5c0c0 .part L_0000018cc0a539c0, 12, 1;
L_0000018cc0a5cc00 .part L_0000018cc0a9b2c0, 12, 1;
L_0000018cc0a5c520 .part v0000018cc0a5b760_0, 13, 1;
L_0000018cc0a5e280 .part v0000018cc0a5b3a0_0, 13, 1;
L_0000018cc0a5d420 .part L_0000018cc0a539c0, 13, 1;
L_0000018cc0a5d4c0 .part L_0000018cc0a9b2c0, 13, 1;
L_0000018cc0a5d1a0 .part v0000018cc0a5b760_0, 14, 1;
L_0000018cc0a5dc40 .part v0000018cc0a5b3a0_0, 14, 1;
L_0000018cc0a5c480 .part L_0000018cc0a539c0, 14, 1;
L_0000018cc0a5d6a0 .part L_0000018cc0a9b2c0, 14, 1;
L_0000018cc0a5e3c0 .part v0000018cc0a5b760_0, 15, 1;
L_0000018cc0a5e5a0 .part v0000018cc0a5b3a0_0, 15, 1;
L_0000018cc0a5c160 .part L_0000018cc0a539c0, 15, 1;
L_0000018cc0a5c840 .part L_0000018cc0a9b2c0, 15, 1;
L_0000018cc0a5c200 .part v0000018cc0a5b760_0, 16, 1;
L_0000018cc0a5cca0 .part v0000018cc0a5b3a0_0, 16, 1;
L_0000018cc0a5d100 .part L_0000018cc0a539c0, 16, 1;
L_0000018cc0a5d560 .part L_0000018cc0a9b2c0, 16, 1;
L_0000018cc0a5c340 .part v0000018cc0a5b760_0, 17, 1;
L_0000018cc0a5cd40 .part v0000018cc0a5b3a0_0, 17, 1;
L_0000018cc0a5cfc0 .part L_0000018cc0a539c0, 17, 1;
L_0000018cc0a5e320 .part L_0000018cc0a9b2c0, 17, 1;
L_0000018cc0a5c7a0 .part v0000018cc0a5b760_0, 18, 1;
L_0000018cc0a5e500 .part v0000018cc0a5b3a0_0, 18, 1;
L_0000018cc0a5c2a0 .part L_0000018cc0a539c0, 18, 1;
L_0000018cc0a5ce80 .part L_0000018cc0a9b2c0, 18, 1;
L_0000018cc0a5c700 .part v0000018cc0a5b760_0, 19, 1;
L_0000018cc0a5e460 .part v0000018cc0a5b3a0_0, 19, 1;
L_0000018cc0a5be40 .part L_0000018cc0a539c0, 19, 1;
L_0000018cc0a5cf20 .part L_0000018cc0a9b2c0, 19, 1;
L_0000018cc0a5bee0 .part v0000018cc0a5b760_0, 20, 1;
L_0000018cc0a5d7e0 .part v0000018cc0a5b3a0_0, 20, 1;
L_0000018cc0a5d880 .part L_0000018cc0a539c0, 20, 1;
L_0000018cc0a5d060 .part L_0000018cc0a9b2c0, 20, 1;
L_0000018cc0a5d600 .part v0000018cc0a5b760_0, 21, 1;
L_0000018cc0a5bf80 .part v0000018cc0a5b3a0_0, 21, 1;
L_0000018cc0a5d9c0 .part L_0000018cc0a539c0, 21, 1;
L_0000018cc0a5da60 .part L_0000018cc0a9b2c0, 21, 1;
L_0000018cc0a5d240 .part v0000018cc0a5b760_0, 22, 1;
L_0000018cc0a5cb60 .part v0000018cc0a5b3a0_0, 22, 1;
L_0000018cc0a5cac0 .part L_0000018cc0a539c0, 22, 1;
L_0000018cc0a5c5c0 .part L_0000018cc0a9b2c0, 22, 1;
L_0000018cc0a5db00 .part v0000018cc0a5b760_0, 23, 1;
L_0000018cc0a5de20 .part v0000018cc0a5b3a0_0, 23, 1;
L_0000018cc0a5d2e0 .part L_0000018cc0a539c0, 23, 1;
L_0000018cc0a5c3e0 .part L_0000018cc0a9b2c0, 23, 1;
L_0000018cc0a5dba0 .part v0000018cc0a5b760_0, 24, 1;
L_0000018cc0a5d380 .part v0000018cc0a5b3a0_0, 24, 1;
L_0000018cc0a5dce0 .part L_0000018cc0a539c0, 24, 1;
L_0000018cc0a5c660 .part L_0000018cc0a9b2c0, 24, 1;
L_0000018cc0a5e0a0 .part v0000018cc0a5b760_0, 25, 1;
L_0000018cc0a5dd80 .part v0000018cc0a5b3a0_0, 25, 1;
L_0000018cc0a5e140 .part L_0000018cc0a539c0, 25, 1;
L_0000018cc0a5e1e0 .part L_0000018cc0a9b2c0, 25, 1;
L_0000018cc0a5f7c0 .part v0000018cc0a5b760_0, 26, 1;
L_0000018cc0a5ed20 .part v0000018cc0a5b3a0_0, 26, 1;
L_0000018cc0a5f720 .part L_0000018cc0a539c0, 26, 1;
L_0000018cc0a60440 .part L_0000018cc0a9b2c0, 26, 1;
L_0000018cc0a604e0 .part v0000018cc0a5b760_0, 27, 1;
L_0000018cc0a60760 .part v0000018cc0a5b3a0_0, 27, 1;
L_0000018cc0a5e820 .part L_0000018cc0a539c0, 27, 1;
L_0000018cc0a5fd60 .part L_0000018cc0a9b2c0, 27, 1;
L_0000018cc0a5f860 .part v0000018cc0a5b760_0, 28, 1;
L_0000018cc0a5edc0 .part v0000018cc0a5b3a0_0, 28, 1;
L_0000018cc0a60080 .part L_0000018cc0a539c0, 28, 1;
L_0000018cc0a5f900 .part L_0000018cc0a9b2c0, 28, 1;
L_0000018cc0a5f9a0 .part v0000018cc0a5b760_0, 29, 1;
L_0000018cc0a5ee60 .part v0000018cc0a5b3a0_0, 29, 1;
L_0000018cc0a60c60 .part L_0000018cc0a539c0, 29, 1;
L_0000018cc0a5fea0 .part L_0000018cc0a9b2c0, 29, 1;
L_0000018cc0a5fa40 .part v0000018cc0a5b760_0, 30, 1;
L_0000018cc0a5fe00 .part v0000018cc0a5b3a0_0, 30, 1;
L_0000018cc0a5f5e0 .part L_0000018cc0a539c0, 30, 1;
L_0000018cc0a5ff40 .part L_0000018cc0a9b2c0, 30, 1;
L_0000018cc0a5ef00 .part v0000018cc0a5b760_0, 31, 1;
L_0000018cc0a5f680 .part v0000018cc0a5b3a0_0, 31, 1;
L_0000018cc0a5ffe0 .part L_0000018cc0a539c0, 31, 1;
L_0000018cc0a60800 .part L_0000018cc0a9b2c0, 31, 1;
L_0000018cc0a60a80 .part v0000018cc0a5b760_0, 32, 1;
L_0000018cc0a5fae0 .part v0000018cc0a5b3a0_0, 32, 1;
L_0000018cc0a60bc0 .part L_0000018cc0a539c0, 32, 1;
L_0000018cc0a5fb80 .part L_0000018cc0a9b2c0, 32, 1;
L_0000018cc0a5e960 .part v0000018cc0a5b760_0, 33, 1;
L_0000018cc0a60b20 .part v0000018cc0a5b3a0_0, 33, 1;
L_0000018cc0a60d00 .part L_0000018cc0a539c0, 33, 1;
L_0000018cc0a60da0 .part L_0000018cc0a9b2c0, 33, 1;
L_0000018cc0a60120 .part v0000018cc0a5b760_0, 34, 1;
L_0000018cc0a5f540 .part v0000018cc0a5b3a0_0, 34, 1;
L_0000018cc0a601c0 .part L_0000018cc0a539c0, 34, 1;
L_0000018cc0a60260 .part L_0000018cc0a9b2c0, 34, 1;
L_0000018cc0a5e640 .part v0000018cc0a5b760_0, 35, 1;
L_0000018cc0a608a0 .part v0000018cc0a5b3a0_0, 35, 1;
L_0000018cc0a60300 .part L_0000018cc0a539c0, 35, 1;
L_0000018cc0a5ebe0 .part L_0000018cc0a9b2c0, 35, 1;
L_0000018cc0a5f040 .part v0000018cc0a5b760_0, 36, 1;
L_0000018cc0a5fcc0 .part v0000018cc0a5b3a0_0, 36, 1;
L_0000018cc0a603a0 .part L_0000018cc0a539c0, 36, 1;
L_0000018cc0a5e8c0 .part L_0000018cc0a9b2c0, 36, 1;
L_0000018cc0a5e6e0 .part v0000018cc0a5b760_0, 37, 1;
L_0000018cc0a5e780 .part v0000018cc0a5b3a0_0, 37, 1;
L_0000018cc0a5fc20 .part L_0000018cc0a539c0, 37, 1;
L_0000018cc0a60580 .part L_0000018cc0a9b2c0, 37, 1;
L_0000018cc0a5ea00 .part v0000018cc0a5b760_0, 38, 1;
L_0000018cc0a60620 .part v0000018cc0a5b3a0_0, 38, 1;
L_0000018cc0a5efa0 .part L_0000018cc0a539c0, 38, 1;
L_0000018cc0a5eaa0 .part L_0000018cc0a9b2c0, 38, 1;
L_0000018cc0a5eb40 .part v0000018cc0a5b760_0, 39, 1;
L_0000018cc0a60940 .part v0000018cc0a5b3a0_0, 39, 1;
L_0000018cc0a5ec80 .part L_0000018cc0a539c0, 39, 1;
L_0000018cc0a606c0 .part L_0000018cc0a9b2c0, 39, 1;
L_0000018cc0a609e0 .part v0000018cc0a5b760_0, 40, 1;
L_0000018cc0a5f0e0 .part v0000018cc0a5b3a0_0, 40, 1;
L_0000018cc0a5f180 .part L_0000018cc0a539c0, 40, 1;
L_0000018cc0a5f220 .part L_0000018cc0a9b2c0, 40, 1;
L_0000018cc0a5f2c0 .part v0000018cc0a5b760_0, 41, 1;
L_0000018cc0a5f360 .part v0000018cc0a5b3a0_0, 41, 1;
L_0000018cc0a5f400 .part L_0000018cc0a539c0, 41, 1;
L_0000018cc0a5f4a0 .part L_0000018cc0a9b2c0, 41, 1;
L_0000018cc0a60ee0 .part v0000018cc0a5b760_0, 42, 1;
L_0000018cc0a61980 .part v0000018cc0a5b3a0_0, 42, 1;
L_0000018cc0a61b60 .part L_0000018cc0a539c0, 42, 1;
L_0000018cc0a61200 .part L_0000018cc0a9b2c0, 42, 1;
L_0000018cc0a610c0 .part v0000018cc0a5b760_0, 43, 1;
L_0000018cc0a61160 .part v0000018cc0a5b3a0_0, 43, 1;
L_0000018cc0a61c00 .part L_0000018cc0a539c0, 43, 1;
L_0000018cc0a61340 .part L_0000018cc0a9b2c0, 43, 1;
L_0000018cc0a61ca0 .part v0000018cc0a5b760_0, 44, 1;
L_0000018cc0a61520 .part v0000018cc0a5b3a0_0, 44, 1;
L_0000018cc0a612a0 .part L_0000018cc0a539c0, 44, 1;
L_0000018cc0a60e40 .part L_0000018cc0a9b2c0, 44, 1;
L_0000018cc0a60f80 .part v0000018cc0a5b760_0, 45, 1;
L_0000018cc0a61020 .part v0000018cc0a5b3a0_0, 45, 1;
L_0000018cc0a618e0 .part L_0000018cc0a539c0, 45, 1;
L_0000018cc0a617a0 .part L_0000018cc0a9b2c0, 45, 1;
L_0000018cc0a613e0 .part v0000018cc0a5b760_0, 46, 1;
L_0000018cc0a61480 .part v0000018cc0a5b3a0_0, 46, 1;
L_0000018cc0a615c0 .part L_0000018cc0a539c0, 46, 1;
L_0000018cc0a61a20 .part L_0000018cc0a9b2c0, 46, 1;
L_0000018cc0a61660 .part v0000018cc0a5b760_0, 47, 1;
L_0000018cc0a61700 .part v0000018cc0a5b3a0_0, 47, 1;
L_0000018cc0a61840 .part L_0000018cc0a539c0, 47, 1;
L_0000018cc0a61ac0 .part L_0000018cc0a9b2c0, 47, 1;
L_0000018cc0a52200 .part v0000018cc0a5b760_0, 48, 1;
L_0000018cc0a52660 .part v0000018cc0a5b3a0_0, 48, 1;
L_0000018cc0a52ac0 .part L_0000018cc0a539c0, 48, 1;
L_0000018cc0a540a0 .part L_0000018cc0a9b2c0, 48, 1;
L_0000018cc0a531a0 .part v0000018cc0a5b760_0, 49, 1;
L_0000018cc0a54280 .part v0000018cc0a5b3a0_0, 49, 1;
L_0000018cc0a52700 .part L_0000018cc0a539c0, 49, 1;
L_0000018cc0a53a60 .part L_0000018cc0a9b2c0, 49, 1;
L_0000018cc0a52d40 .part v0000018cc0a5b760_0, 50, 1;
L_0000018cc0a53600 .part v0000018cc0a5b3a0_0, 50, 1;
L_0000018cc0a522a0 .part L_0000018cc0a539c0, 50, 1;
L_0000018cc0a54500 .part L_0000018cc0a9b2c0, 50, 1;
L_0000018cc0a53e20 .part v0000018cc0a5b760_0, 51, 1;
L_0000018cc0a53740 .part v0000018cc0a5b3a0_0, 51, 1;
L_0000018cc0a537e0 .part L_0000018cc0a539c0, 51, 1;
L_0000018cc0a53c40 .part L_0000018cc0a9b2c0, 51, 1;
L_0000018cc0a52340 .part v0000018cc0a5b760_0, 52, 1;
L_0000018cc0a53380 .part v0000018cc0a5b3a0_0, 52, 1;
L_0000018cc0a520c0 .part L_0000018cc0a539c0, 52, 1;
L_0000018cc0a52fc0 .part L_0000018cc0a9b2c0, 52, 1;
L_0000018cc0a52b60 .part v0000018cc0a5b760_0, 53, 1;
L_0000018cc0a53100 .part v0000018cc0a5b3a0_0, 53, 1;
L_0000018cc0a51e40 .part L_0000018cc0a539c0, 53, 1;
L_0000018cc0a52840 .part L_0000018cc0a9b2c0, 53, 1;
L_0000018cc0a527a0 .part v0000018cc0a5b760_0, 54, 1;
L_0000018cc0a545a0 .part v0000018cc0a5b3a0_0, 54, 1;
L_0000018cc0a54320 .part L_0000018cc0a539c0, 54, 1;
L_0000018cc0a52c00 .part L_0000018cc0a9b2c0, 54, 1;
L_0000018cc0a528e0 .part v0000018cc0a5b760_0, 55, 1;
L_0000018cc0a52980 .part v0000018cc0a5b3a0_0, 55, 1;
L_0000018cc0a523e0 .part L_0000018cc0a539c0, 55, 1;
L_0000018cc0a52480 .part L_0000018cc0a9b2c0, 55, 1;
L_0000018cc0a52de0 .part v0000018cc0a5b760_0, 56, 1;
L_0000018cc0a53b00 .part v0000018cc0a5b3a0_0, 56, 1;
L_0000018cc0a52520 .part L_0000018cc0a539c0, 56, 1;
L_0000018cc0a53060 .part L_0000018cc0a9b2c0, 56, 1;
L_0000018cc0a53880 .part v0000018cc0a5b760_0, 57, 1;
L_0000018cc0a525c0 .part v0000018cc0a5b3a0_0, 57, 1;
L_0000018cc0a53ce0 .part L_0000018cc0a539c0, 57, 1;
L_0000018cc0a543c0 .part L_0000018cc0a9b2c0, 57, 1;
L_0000018cc0a52020 .part v0000018cc0a5b760_0, 58, 1;
L_0000018cc0a54460 .part v0000018cc0a5b3a0_0, 58, 1;
L_0000018cc0a53ec0 .part L_0000018cc0a539c0, 58, 1;
L_0000018cc0a52e80 .part L_0000018cc0a9b2c0, 58, 1;
L_0000018cc0a52ca0 .part v0000018cc0a5b760_0, 59, 1;
L_0000018cc0a51ee0 .part v0000018cc0a5b3a0_0, 59, 1;
L_0000018cc0a53d80 .part L_0000018cc0a539c0, 59, 1;
L_0000018cc0a53f60 .part L_0000018cc0a9b2c0, 59, 1;
L_0000018cc0a51f80 .part v0000018cc0a5b760_0, 60, 1;
L_0000018cc0a52160 .part v0000018cc0a5b3a0_0, 60, 1;
L_0000018cc0a53240 .part L_0000018cc0a539c0, 60, 1;
L_0000018cc0a532e0 .part L_0000018cc0a9b2c0, 60, 1;
L_0000018cc0a536a0 .part v0000018cc0a5b760_0, 61, 1;
L_0000018cc0a54000 .part v0000018cc0a5b3a0_0, 61, 1;
L_0000018cc0a52f20 .part L_0000018cc0a539c0, 61, 1;
L_0000018cc0a52a20 .part L_0000018cc0a9b2c0, 61, 1;
L_0000018cc0a53920 .part v0000018cc0a5b760_0, 62, 1;
L_0000018cc0a53420 .part v0000018cc0a5b3a0_0, 62, 1;
L_0000018cc0a534c0 .part L_0000018cc0a539c0, 62, 1;
L_0000018cc0a53560 .part L_0000018cc0a9b2c0, 62, 1;
LS_0000018cc0a539c0_0_0 .concat8 [ 1 1 1 1], L_0000018cc09a2cc0, L_0000018cc09a27f0, L_0000018cc09a3120, L_0000018cc09a2f60;
LS_0000018cc0a539c0_0_4 .concat8 [ 1 1 1 1], L_0000018cc09a4150, L_0000018cc09a2780, L_0000018cc09a3ac0, L_0000018cc09a4690;
LS_0000018cc0a539c0_0_8 .concat8 [ 1 1 1 1], L_0000018cc09a4460, L_0000018cc0a72cc0, L_0000018cc0a734a0, L_0000018cc0a73a50;
LS_0000018cc0a539c0_0_12 .concat8 [ 1 1 1 1], L_0000018cc0a73f90, L_0000018cc0a73740, L_0000018cc0a73580, L_0000018cc0a72f60;
LS_0000018cc0a539c0_0_16 .concat8 [ 1 1 1 1], L_0000018cc0a73660, L_0000018cc0a73350, L_0000018cc0a73430, L_0000018cc0a74540;
LS_0000018cc0a539c0_0_20 .concat8 [ 1 1 1 1], L_0000018cc0a74690, L_0000018cc0a792c0, L_0000018cc0a78290, L_0000018cc0a77960;
LS_0000018cc0a539c0_0_24 .concat8 [ 1 1 1 1], L_0000018cc0a779d0, L_0000018cc0a77ab0, L_0000018cc0a78530, L_0000018cc0a77c00;
LS_0000018cc0a539c0_0_28 .concat8 [ 1 1 1 1], L_0000018cc0a78840, L_0000018cc0a77dc0, L_0000018cc0a78ae0, L_0000018cc0a78bc0;
LS_0000018cc0a539c0_0_32 .concat8 [ 1 1 1 1], L_0000018cc0a78e60, L_0000018cc0a7e600, L_0000018cc0a7df00, L_0000018cc0a7d5d0;
LS_0000018cc0a539c0_0_36 .concat8 [ 1 1 1 1], L_0000018cc0a7d790, L_0000018cc0a7d870, L_0000018cc0a7cf40, L_0000018cc0a7d410;
LS_0000018cc0a539c0_0_40 .concat8 [ 1 1 1 1], L_0000018cc0a7e440, L_0000018cc0a7d9c0, L_0000018cc0a7e360, L_0000018cc0a7ec90;
LS_0000018cc0a539c0_0_44 .concat8 [ 1 1 1 1], L_0000018cc0a7f240, L_0000018cc0a7fb00, L_0000018cc0a7f4e0, L_0000018cc0a80350;
LS_0000018cc0a539c0_0_48 .concat8 [ 1 1 1 1], L_0000018cc0a804a0, L_0000018cc0a7e910, L_0000018cc0a7ed00, L_0000018cc0a7e980;
LS_0000018cc0a539c0_0_52 .concat8 [ 1 1 1 1], L_0000018cc0a80200, L_0000018cc0a7f1d0, L_0000018cc0a80a50, L_0000018cc0a80ac0;
LS_0000018cc0a539c0_0_56 .concat8 [ 1 1 1 1], L_0000018cc0a80740, L_0000018cc0a900b0, L_0000018cc0a90190, L_0000018cc0a8f780;
LS_0000018cc0a539c0_0_60 .concat8 [ 1 1 1 1], L_0000018cc0a8f8d0, L_0000018cc0a8e910, L_0000018cc0a8ede0, L_0000018cc0a8e6e0;
LS_0000018cc0a539c0_1_0 .concat8 [ 4 4 4 4], LS_0000018cc0a539c0_0_0, LS_0000018cc0a539c0_0_4, LS_0000018cc0a539c0_0_8, LS_0000018cc0a539c0_0_12;
LS_0000018cc0a539c0_1_4 .concat8 [ 4 4 4 4], LS_0000018cc0a539c0_0_16, LS_0000018cc0a539c0_0_20, LS_0000018cc0a539c0_0_24, LS_0000018cc0a539c0_0_28;
LS_0000018cc0a539c0_1_8 .concat8 [ 4 4 4 4], LS_0000018cc0a539c0_0_32, LS_0000018cc0a539c0_0_36, LS_0000018cc0a539c0_0_40, LS_0000018cc0a539c0_0_44;
LS_0000018cc0a539c0_1_12 .concat8 [ 4 4 4 4], LS_0000018cc0a539c0_0_48, LS_0000018cc0a539c0_0_52, LS_0000018cc0a539c0_0_56, LS_0000018cc0a539c0_0_60;
L_0000018cc0a539c0 .concat8 [ 16 16 16 16], LS_0000018cc0a539c0_1_0, LS_0000018cc0a539c0_1_4, LS_0000018cc0a539c0_1_8, LS_0000018cc0a539c0_1_12;
L_0000018cc0a53ba0 .part v0000018cc0a5b760_0, 63, 1;
LS_0000018cc0a54140_0_0 .concat8 [ 1 1 1 1], L_0000018cc09a29b0, L_0000018cc09a2be0, L_0000018cc09a2ef0, L_0000018cc09a3740;
LS_0000018cc0a54140_0_4 .concat8 [ 1 1 1 1], L_0000018cc09a3dd0, L_0000018cc09a2860, L_0000018cc09a3f20, L_0000018cc09a43f0;
LS_0000018cc0a54140_0_8 .concat8 [ 1 1 1 1], L_0000018cc0a73c10, L_0000018cc0a74380, L_0000018cc0a73f20, L_0000018cc0a735f0;
LS_0000018cc0a54140_0_12 .concat8 [ 1 1 1 1], L_0000018cc0a740e0, L_0000018cc0a72860, L_0000018cc0a72940, L_0000018cc0a73970;
LS_0000018cc0a54140_0_16 .concat8 [ 1 1 1 1], L_0000018cc0a73ba0, L_0000018cc0a73820, L_0000018cc0a739e0, L_0000018cc0a744d0;
LS_0000018cc0a54140_0_20 .concat8 [ 1 1 1 1], L_0000018cc0a79250, L_0000018cc0a79480, L_0000018cc0a78f40, L_0000018cc0a777a0;
LS_0000018cc0a54140_0_24 .concat8 [ 1 1 1 1], L_0000018cc0a78d80, L_0000018cc0a78990, L_0000018cc0a784c0, L_0000018cc0a78df0;
LS_0000018cc0a54140_0_28 .concat8 [ 1 1 1 1], L_0000018cc0a786f0, L_0000018cc0a775e0, L_0000018cc0a77e30, L_0000018cc0a78c30;
LS_0000018cc0a54140_0_32 .concat8 [ 1 1 1 1], L_0000018cc0a7dcd0, L_0000018cc0a7da30, L_0000018cc0a7d330, L_0000018cc0a7daa0;
LS_0000018cc0a54140_0_36 .concat8 [ 1 1 1 1], L_0000018cc0a7d800, L_0000018cc0a7d3a0, L_0000018cc0a7db80, L_0000018cc0a7df70;
LS_0000018cc0a54140_0_40 .concat8 [ 1 1 1 1], L_0000018cc0a7d6b0, L_0000018cc0a7dfe0, L_0000018cc0a7e2f0, L_0000018cc0a7f6a0;
LS_0000018cc0a54140_0_44 .concat8 [ 1 1 1 1], L_0000018cc0a7fd30, L_0000018cc0a80190, L_0000018cc0a7f9b0, L_0000018cc0a7fbe0;
LS_0000018cc0a54140_0_48 .concat8 [ 1 1 1 1], L_0000018cc0a7ebb0, L_0000018cc0a7ec20, L_0000018cc0a7f8d0, L_0000018cc0a80040;
LS_0000018cc0a54140_0_52 .concat8 [ 1 1 1 1], L_0000018cc0a80270, L_0000018cc0a7f390, L_0000018cc0a80ba0, L_0000018cc0a80580;
LS_0000018cc0a54140_0_56 .concat8 [ 1 1 1 1], L_0000018cc0a8f160, L_0000018cc0a8f5c0, L_0000018cc0a8ead0, L_0000018cc0a8e7c0;
LS_0000018cc0a54140_0_60 .concat8 [ 1 1 1 1], L_0000018cc0a8f400, L_0000018cc0a8e980, L_0000018cc0a8fe80, L_0000018cc0a8fb70;
LS_0000018cc0a54140_1_0 .concat8 [ 4 4 4 4], LS_0000018cc0a54140_0_0, LS_0000018cc0a54140_0_4, LS_0000018cc0a54140_0_8, LS_0000018cc0a54140_0_12;
LS_0000018cc0a54140_1_4 .concat8 [ 4 4 4 4], LS_0000018cc0a54140_0_16, LS_0000018cc0a54140_0_20, LS_0000018cc0a54140_0_24, LS_0000018cc0a54140_0_28;
LS_0000018cc0a54140_1_8 .concat8 [ 4 4 4 4], LS_0000018cc0a54140_0_32, LS_0000018cc0a54140_0_36, LS_0000018cc0a54140_0_40, LS_0000018cc0a54140_0_44;
LS_0000018cc0a54140_1_12 .concat8 [ 4 4 4 4], LS_0000018cc0a54140_0_48, LS_0000018cc0a54140_0_52, LS_0000018cc0a54140_0_56, LS_0000018cc0a54140_0_60;
L_0000018cc0a54140 .concat8 [ 16 16 16 16], LS_0000018cc0a54140_1_0, LS_0000018cc0a54140_1_4, LS_0000018cc0a54140_1_8, LS_0000018cc0a54140_1_12;
L_0000018cc0a541e0 .part v0000018cc0a5b3a0_0, 63, 1;
L_0000018cc0a9b040 .part L_0000018cc0a539c0, 63, 1;
L_0000018cc0a9c620 .part L_0000018cc0a9b2c0, 63, 1;
LS_0000018cc0a9b2c0_0_0 .concat8 [ 1 1 1 1], L_0000018cc0a8e670, L_0000018cc09a2e80, L_0000018cc09a40e0, L_0000018cc09a3eb0;
LS_0000018cc0a9b2c0_0_4 .concat8 [ 1 1 1 1], L_0000018cc09a3040, L_0000018cc09a3ba0, L_0000018cc09a3d60, L_0000018cc09a4000;
LS_0000018cc0a9b2c0_0_8 .concat8 [ 1 1 1 1], L_0000018cc09a4620, L_0000018cc0a73d60, L_0000018cc0a736d0, L_0000018cc0a72b70;
LS_0000018cc0a9b2c0_0_12 .concat8 [ 1 1 1 1], L_0000018cc0a732e0, L_0000018cc0a73cf0, L_0000018cc0a73ac0, L_0000018cc0a72da0;
LS_0000018cc0a9b2c0_0_16 .concat8 [ 1 1 1 1], L_0000018cc0a72c50, L_0000018cc0a72a20, L_0000018cc0a733c0, L_0000018cc0a74150;
LS_0000018cc0a9b2c0_0_20 .concat8 [ 1 1 1 1], L_0000018cc0a74770, L_0000018cc0a791e0, L_0000018cc0a780d0, L_0000018cc0a79020;
LS_0000018cc0a9b2c0_0_24 .concat8 [ 1 1 1 1], L_0000018cc0a78920, L_0000018cc0a77a40, L_0000018cc0a77b90, L_0000018cc0a785a0;
LS_0000018cc0a9b2c0_0_28 .concat8 [ 1 1 1 1], L_0000018cc0a78a00, L_0000018cc0a77880, L_0000018cc0a788b0, L_0000018cc0a77570;
LS_0000018cc0a9b2c0_0_32 .concat8 [ 1 1 1 1], L_0000018cc0a78d10, L_0000018cc0a7e130, L_0000018cc0a7d250, L_0000018cc0a7e750;
LS_0000018cc0a9b2c0_0_36 .concat8 [ 1 1 1 1], L_0000018cc0a7e7c0, L_0000018cc0a7ced0, L_0000018cc0a7e8a0, L_0000018cc0a7dd40;
LS_0000018cc0a9b2c0_0_40 .concat8 [ 1 1 1 1], L_0000018cc0a7d4f0, L_0000018cc0a7e6e0, L_0000018cc0a7e0c0, L_0000018cc0a7e4b0;
LS_0000018cc0a9b2c0_0_44 .concat8 [ 1 1 1 1], L_0000018cc0a7ffd0, L_0000018cc0a7f5c0, L_0000018cc0a7f710, L_0000018cc0a7fb70;
LS_0000018cc0a9b2c0_0_48 .concat8 [ 1 1 1 1], L_0000018cc0a7ef30, L_0000018cc0a7f630, L_0000018cc0a7f400, L_0000018cc0a7efa0;
LS_0000018cc0a9b2c0_0_52 .concat8 [ 1 1 1 1], L_0000018cc0a800b0, L_0000018cc0a7f0f0, L_0000018cc0a80900, L_0000018cc0a80510;
LS_0000018cc0a9b2c0_0_56 .concat8 [ 1 1 1 1], L_0000018cc0a80660, L_0000018cc0a8eb40, L_0000018cc0a8f710, L_0000018cc0a90200;
LS_0000018cc0a9b2c0_0_60 .concat8 [ 1 1 1 1], L_0000018cc0a8ef30, L_0000018cc0a8ed70, L_0000018cc0a8fa20, L_0000018cc0a8ea60;
LS_0000018cc0a9b2c0_0_64 .concat8 [ 1 0 0 0], L_0000018cc0a8ff60;
LS_0000018cc0a9b2c0_1_0 .concat8 [ 4 4 4 4], LS_0000018cc0a9b2c0_0_0, LS_0000018cc0a9b2c0_0_4, LS_0000018cc0a9b2c0_0_8, LS_0000018cc0a9b2c0_0_12;
LS_0000018cc0a9b2c0_1_4 .concat8 [ 4 4 4 4], LS_0000018cc0a9b2c0_0_16, LS_0000018cc0a9b2c0_0_20, LS_0000018cc0a9b2c0_0_24, LS_0000018cc0a9b2c0_0_28;
LS_0000018cc0a9b2c0_1_8 .concat8 [ 4 4 4 4], LS_0000018cc0a9b2c0_0_32, LS_0000018cc0a9b2c0_0_36, LS_0000018cc0a9b2c0_0_40, LS_0000018cc0a9b2c0_0_44;
LS_0000018cc0a9b2c0_1_12 .concat8 [ 4 4 4 4], LS_0000018cc0a9b2c0_0_48, LS_0000018cc0a9b2c0_0_52, LS_0000018cc0a9b2c0_0_56, LS_0000018cc0a9b2c0_0_60;
LS_0000018cc0a9b2c0_1_16 .concat8 [ 1 0 0 0], LS_0000018cc0a9b2c0_0_64;
LS_0000018cc0a9b2c0_2_0 .concat8 [ 16 16 16 16], LS_0000018cc0a9b2c0_1_0, LS_0000018cc0a9b2c0_1_4, LS_0000018cc0a9b2c0_1_8, LS_0000018cc0a9b2c0_1_12;
LS_0000018cc0a9b2c0_2_4 .concat8 [ 1 0 0 0], LS_0000018cc0a9b2c0_1_16;
L_0000018cc0a9b2c0 .concat8 [ 64 1 0 0], LS_0000018cc0a9b2c0_2_0, LS_0000018cc0a9b2c0_2_4;
L_0000018cc0a9a8c0 .part L_0000018cc0a9b2c0, 63, 1;
L_0000018cc0a9b0e0 .part L_0000018cc0a9b2c0, 64, 1;
S_0000018cc09aa5a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ae650 .param/l "i" 0 3 19, +C4<00>;
L_0000018cc09a2cc0 .functor XOR 1, L_0000018cc0a59e60, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc099ed20_0 .net *"_ivl_0", 0 0, L_0000018cc0a59e60;  1 drivers
S_0000018cc085b7d0 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc09aa5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc09a2e80 .functor OR 1, L_0000018cc09a3a50, L_0000018cc09a3900, C4<0>, C4<0>;
v0000018cc09a1f20_0 .net "A", 0 0, L_0000018cc0a5b440;  1 drivers
v0000018cc09a1fc0_0 .net "B", 0 0, L_0000018cc0a5a040;  1 drivers
v0000018cc09a12a0_0 .net "C", 0 0, L_0000018cc09a2e80;  1 drivers
v0000018cc09a2060_0 .net "C1", 0 0, L_0000018cc09a3900;  1 drivers
v0000018cc09a22e0_0 .net "Cin", 0 0, L_0000018cc0a5b580;  1 drivers
v0000018cc09a2100_0 .net "S", 0 0, L_0000018cc09a29b0;  1 drivers
v0000018cc09a2600_0 .net "S1", 0 0, L_0000018cc09a42a0;  1 drivers
v0000018cc09a0f80_0 .net "X", 0 0, L_0000018cc09a3a50;  1 drivers
S_0000018cc085b960 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc085b7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc09a42a0 .functor XOR 1, L_0000018cc0a5b440, L_0000018cc0a5a040, C4<0>, C4<0>;
L_0000018cc09a3900 .functor AND 1, L_0000018cc0a5b440, L_0000018cc0a5a040, C4<1>, C4<1>;
v0000018cc09a2560_0 .net "A", 0 0, L_0000018cc0a5b440;  alias, 1 drivers
v0000018cc09a1840_0 .net "B", 0 0, L_0000018cc0a5a040;  alias, 1 drivers
v0000018cc09a18e0_0 .net "C", 0 0, L_0000018cc09a3900;  alias, 1 drivers
v0000018cc09a1480_0 .net "S", 0 0, L_0000018cc09a42a0;  alias, 1 drivers
S_0000018cc085fb00 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc085b7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc09a29b0 .functor XOR 1, L_0000018cc0a5b580, L_0000018cc09a42a0, C4<0>, C4<0>;
L_0000018cc09a3a50 .functor AND 1, L_0000018cc0a5b580, L_0000018cc09a42a0, C4<1>, C4<1>;
v0000018cc09a1020_0 .net "A", 0 0, L_0000018cc0a5b580;  alias, 1 drivers
v0000018cc09a2420_0 .net "B", 0 0, L_0000018cc09a42a0;  alias, 1 drivers
v0000018cc09a1ca0_0 .net "C", 0 0, L_0000018cc09a3a50;  alias, 1 drivers
v0000018cc09a1ac0_0 .net "S", 0 0, L_0000018cc09a29b0;  alias, 1 drivers
S_0000018cc085fc90 .scope generate, "genblk1[1]" "genblk1[1]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09adc10 .param/l "i" 0 3 19, +C4<01>;
L_0000018cc09a27f0 .functor XOR 1, L_0000018cc0a5b620, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc096e060_0 .net *"_ivl_0", 0 0, L_0000018cc0a5b620;  1 drivers
S_0000018cc06d6380 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc085fc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc09a40e0 .functor OR 1, L_0000018cc09a3970, L_0000018cc09a2b70, C4<0>, C4<0>;
v0000018cc099f720_0 .net "A", 0 0, L_0000018cc0a5bbc0;  1 drivers
v0000018cc099f900_0 .net "B", 0 0, L_0000018cc0a5b800;  1 drivers
v0000018cc099f9a0_0 .net "C", 0 0, L_0000018cc09a40e0;  1 drivers
v0000018cc099fea0_0 .net "C1", 0 0, L_0000018cc09a2b70;  1 drivers
v0000018cc09a0c60_0 .net "Cin", 0 0, L_0000018cc0a5af40;  1 drivers
v0000018cc09a0da0_0 .net "S", 0 0, L_0000018cc09a2be0;  1 drivers
v0000018cc096dd40_0 .net "S1", 0 0, L_0000018cc09a2da0;  1 drivers
v0000018cc096e920_0 .net "X", 0 0, L_0000018cc09a3970;  1 drivers
S_0000018cc06d6510 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc06d6380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc09a2da0 .functor XOR 1, L_0000018cc0a5bbc0, L_0000018cc0a5b800, C4<0>, C4<0>;
L_0000018cc09a2b70 .functor AND 1, L_0000018cc0a5bbc0, L_0000018cc0a5b800, C4<1>, C4<1>;
v0000018cc09a0260_0 .net "A", 0 0, L_0000018cc0a5bbc0;  alias, 1 drivers
v0000018cc09a0800_0 .net "B", 0 0, L_0000018cc0a5b800;  alias, 1 drivers
v0000018cc09a03a0_0 .net "C", 0 0, L_0000018cc09a2b70;  alias, 1 drivers
v0000018cc09a0760_0 .net "S", 0 0, L_0000018cc09a2da0;  alias, 1 drivers
S_0000018cc06d66a0 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc06d6380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc09a2be0 .functor XOR 1, L_0000018cc0a5af40, L_0000018cc09a2da0, C4<0>, C4<0>;
L_0000018cc09a3970 .functor AND 1, L_0000018cc0a5af40, L_0000018cc09a2da0, C4<1>, C4<1>;
v0000018cc099ff40_0 .net "A", 0 0, L_0000018cc0a5af40;  alias, 1 drivers
v0000018cc09a09e0_0 .net "B", 0 0, L_0000018cc09a2da0;  alias, 1 drivers
v0000018cc099ef00_0 .net "C", 0 0, L_0000018cc09a3970;  alias, 1 drivers
v0000018cc099efa0_0 .net "S", 0 0, L_0000018cc09a2be0;  alias, 1 drivers
S_0000018cc09aaaf0 .scope generate, "genblk1[2]" "genblk1[2]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ae790 .param/l "i" 0 3 19, +C4<010>;
L_0000018cc09a3120 .functor XOR 1, L_0000018cc0a5b8a0, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc096d160_0 .net *"_ivl_0", 0 0, L_0000018cc0a5b8a0;  1 drivers
S_0000018cc09aac80 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc09aaaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc09a3eb0 .functor OR 1, L_0000018cc09a4310, L_0000018cc09a3510, C4<0>, C4<0>;
v0000018cc096c3a0_0 .net "A", 0 0, L_0000018cc0a59be0;  1 drivers
v0000018cc096c580_0 .net "B", 0 0, L_0000018cc0a5a220;  1 drivers
v0000018cc096bfe0_0 .net "C", 0 0, L_0000018cc09a3eb0;  1 drivers
v0000018cc096c940_0 .net "C1", 0 0, L_0000018cc09a3510;  1 drivers
v0000018cc096cc60_0 .net "Cin", 0 0, L_0000018cc0a5a0e0;  1 drivers
v0000018cc096ce40_0 .net "S", 0 0, L_0000018cc09a2ef0;  1 drivers
v0000018cc096d700_0 .net "S1", 0 0, L_0000018cc09a3270;  1 drivers
v0000018cc096b540_0 .net "X", 0 0, L_0000018cc09a4310;  1 drivers
S_0000018cc09aae10 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc09aac80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc09a3270 .functor XOR 1, L_0000018cc0a59be0, L_0000018cc0a5a220, C4<0>, C4<0>;
L_0000018cc09a3510 .functor AND 1, L_0000018cc0a59be0, L_0000018cc0a5a220, C4<1>, C4<1>;
v0000018cc096e240_0 .net "A", 0 0, L_0000018cc0a59be0;  alias, 1 drivers
v0000018cc096ee20_0 .net "B", 0 0, L_0000018cc0a5a220;  alias, 1 drivers
v0000018cc096e380_0 .net "C", 0 0, L_0000018cc09a3510;  alias, 1 drivers
v0000018cc096f0a0_0 .net "S", 0 0, L_0000018cc09a3270;  alias, 1 drivers
S_0000018cc0a0a040 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc09aac80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc09a2ef0 .functor XOR 1, L_0000018cc0a5a0e0, L_0000018cc09a3270, C4<0>, C4<0>;
L_0000018cc09a4310 .functor AND 1, L_0000018cc0a5a0e0, L_0000018cc09a3270, C4<1>, C4<1>;
v0000018cc096e880_0 .net "A", 0 0, L_0000018cc0a5a0e0;  alias, 1 drivers
v0000018cc096e9c0_0 .net "B", 0 0, L_0000018cc09a3270;  alias, 1 drivers
v0000018cc096bd60_0 .net "C", 0 0, L_0000018cc09a4310;  alias, 1 drivers
v0000018cc096bf40_0 .net "S", 0 0, L_0000018cc09a2ef0;  alias, 1 drivers
S_0000018cc0a0a1d0 .scope generate, "genblk1[3]" "genblk1[3]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ae690 .param/l "i" 0 3 19, +C4<011>;
L_0000018cc09a2f60 .functor XOR 1, L_0000018cc0a5b940, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc097f820_0 .net *"_ivl_0", 0 0, L_0000018cc0a5b940;  1 drivers
S_0000018cc0a0a360 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a0a1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc09a3040 .functor OR 1, L_0000018cc09a4070, L_0000018cc09a3660, C4<0>, C4<0>;
v0000018cc09809a0_0 .net "A", 0 0, L_0000018cc0a59f00;  1 drivers
v0000018cc097e7e0_0 .net "B", 0 0, L_0000018cc0a5a680;  1 drivers
v0000018cc0980360_0 .net "C", 0 0, L_0000018cc09a3040;  1 drivers
v0000018cc097f640_0 .net "C1", 0 0, L_0000018cc09a3660;  1 drivers
v0000018cc097faa0_0 .net "Cin", 0 0, L_0000018cc0a5a720;  1 drivers
v0000018cc097eba0_0 .net "S", 0 0, L_0000018cc09a3740;  1 drivers
v0000018cc097f500_0 .net "S1", 0 0, L_0000018cc09a3350;  1 drivers
v0000018cc097f5a0_0 .net "X", 0 0, L_0000018cc09a4070;  1 drivers
S_0000018cc0a0a4f0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a0a360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc09a3350 .functor XOR 1, L_0000018cc0a59f00, L_0000018cc0a5a680, C4<0>, C4<0>;
L_0000018cc09a3660 .functor AND 1, L_0000018cc0a59f00, L_0000018cc0a5a680, C4<1>, C4<1>;
v0000018cc096da20_0 .net "A", 0 0, L_0000018cc0a59f00;  alias, 1 drivers
v0000018cc096b5e0_0 .net "B", 0 0, L_0000018cc0a5a680;  alias, 1 drivers
v0000018cc096b400_0 .net "C", 0 0, L_0000018cc09a3660;  alias, 1 drivers
v0000018cc096b7c0_0 .net "S", 0 0, L_0000018cc09a3350;  alias, 1 drivers
S_0000018cc0a0aea0 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a0a360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc09a3740 .functor XOR 1, L_0000018cc0a5a720, L_0000018cc09a3350, C4<0>, C4<0>;
L_0000018cc09a4070 .functor AND 1, L_0000018cc0a5a720, L_0000018cc09a3350, C4<1>, C4<1>;
v0000018cc097fa00_0 .net "A", 0 0, L_0000018cc0a5a720;  alias, 1 drivers
v0000018cc0980e00_0 .net "B", 0 0, L_0000018cc09a3350;  alias, 1 drivers
v0000018cc097f0a0_0 .net "C", 0 0, L_0000018cc09a4070;  alias, 1 drivers
v0000018cc097f000_0 .net "S", 0 0, L_0000018cc09a3740;  alias, 1 drivers
S_0000018cc0a0a860 .scope generate, "genblk1[4]" "genblk1[4]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09aded0 .param/l "i" 0 3 19, +C4<0100>;
L_0000018cc09a4150 .functor XOR 1, L_0000018cc0a59640, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc097a080_0 .net *"_ivl_0", 0 0, L_0000018cc0a59640;  1 drivers
S_0000018cc0a0b1c0 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a0a860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc09a3ba0 .functor OR 1, L_0000018cc09a37b0, L_0000018cc09a3580, C4<0>, C4<0>;
v0000018cc09818a0_0 .net "A", 0 0, L_0000018cc0a5a860;  1 drivers
v0000018cc0982520_0 .net "B", 0 0, L_0000018cc0a5aae0;  1 drivers
v0000018cc0981d00_0 .net "C", 0 0, L_0000018cc09a3ba0;  1 drivers
v0000018cc0979fe0_0 .net "C1", 0 0, L_0000018cc09a3580;  1 drivers
v0000018cc0979ae0_0 .net "Cin", 0 0, L_0000018cc0a5b9e0;  1 drivers
v0000018cc0979c20_0 .net "S", 0 0, L_0000018cc09a3dd0;  1 drivers
v0000018cc0979e00_0 .net "S1", 0 0, L_0000018cc09a3190;  1 drivers
v0000018cc09790e0_0 .net "X", 0 0, L_0000018cc09a37b0;  1 drivers
S_0000018cc0a0b350 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a0b1c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc09a3190 .functor XOR 1, L_0000018cc0a5a860, L_0000018cc0a5aae0, C4<0>, C4<0>;
L_0000018cc09a3580 .functor AND 1, L_0000018cc0a5a860, L_0000018cc0a5aae0, C4<1>, C4<1>;
v0000018cc09800e0_0 .net "A", 0 0, L_0000018cc0a5a860;  alias, 1 drivers
v0000018cc097fdc0_0 .net "B", 0 0, L_0000018cc0a5aae0;  alias, 1 drivers
v0000018cc0981120_0 .net "C", 0 0, L_0000018cc09a3580;  alias, 1 drivers
v0000018cc0982160_0 .net "S", 0 0, L_0000018cc09a3190;  alias, 1 drivers
S_0000018cc0a0b030 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a0b1c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc09a3dd0 .functor XOR 1, L_0000018cc0a5b9e0, L_0000018cc09a3190, C4<0>, C4<0>;
L_0000018cc09a37b0 .functor AND 1, L_0000018cc0a5b9e0, L_0000018cc09a3190, C4<1>, C4<1>;
v0000018cc09823e0_0 .net "A", 0 0, L_0000018cc0a5b9e0;  alias, 1 drivers
v0000018cc0981620_0 .net "B", 0 0, L_0000018cc09a3190;  alias, 1 drivers
v0000018cc0981bc0_0 .net "C", 0 0, L_0000018cc09a37b0;  alias, 1 drivers
v0000018cc0980f40_0 .net "S", 0 0, L_0000018cc09a3dd0;  alias, 1 drivers
S_0000018cc0a0ab80 .scope generate, "genblk1[5]" "genblk1[5]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ae550 .param/l "i" 0 3 19, +C4<0101>;
L_0000018cc09a2780 .functor XOR 1, L_0000018cc0a5ba80, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc09281d0_0 .net *"_ivl_0", 0 0, L_0000018cc0a5ba80;  1 drivers
S_0000018cc0a0b4e0 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a0ab80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc09a3d60 .functor OR 1, L_0000018cc09a28d0, L_0000018cc09a3890, C4<0>, C4<0>;
v0000018cc0977380_0 .net "A", 0 0, L_0000018cc0a5bda0;  1 drivers
v0000018cc09777e0_0 .net "B", 0 0, L_0000018cc0a596e0;  1 drivers
v0000018cc0977740_0 .net "C", 0 0, L_0000018cc09a3d60;  1 drivers
v0000018cc0977c40_0 .net "C1", 0 0, L_0000018cc09a3890;  1 drivers
v0000018cc0978460_0 .net "Cin", 0 0, L_0000018cc0a5bb20;  1 drivers
v0000018cc09785a0_0 .net "S", 0 0, L_0000018cc09a2860;  1 drivers
v0000018cc0978500_0 .net "S1", 0 0, L_0000018cc09a3820;  1 drivers
v0000018cc0978780_0 .net "X", 0 0, L_0000018cc09a28d0;  1 drivers
S_0000018cc0a0a9f0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a0b4e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc09a3820 .functor XOR 1, L_0000018cc0a5bda0, L_0000018cc0a596e0, C4<0>, C4<0>;
L_0000018cc09a3890 .functor AND 1, L_0000018cc0a5bda0, L_0000018cc0a596e0, C4<1>, C4<1>;
v0000018cc097a440_0 .net "A", 0 0, L_0000018cc0a5bda0;  alias, 1 drivers
v0000018cc0979f40_0 .net "B", 0 0, L_0000018cc0a596e0;  alias, 1 drivers
v0000018cc0978d20_0 .net "C", 0 0, L_0000018cc09a3890;  alias, 1 drivers
v0000018cc0976980_0 .net "S", 0 0, L_0000018cc09a3820;  alias, 1 drivers
S_0000018cc0a0ad10 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a0b4e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc09a2860 .functor XOR 1, L_0000018cc0a5bb20, L_0000018cc09a3820, C4<0>, C4<0>;
L_0000018cc09a28d0 .functor AND 1, L_0000018cc0a5bb20, L_0000018cc09a3820, C4<1>, C4<1>;
v0000018cc0976ca0_0 .net "A", 0 0, L_0000018cc0a5bb20;  alias, 1 drivers
v0000018cc0976fc0_0 .net "B", 0 0, L_0000018cc09a3820;  alias, 1 drivers
v0000018cc09781e0_0 .net "C", 0 0, L_0000018cc09a28d0;  alias, 1 drivers
v0000018cc0977240_0 .net "S", 0 0, L_0000018cc09a2860;  alias, 1 drivers
S_0000018cc0a0a6d0 .scope generate, "genblk1[6]" "genblk1[6]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09adc90 .param/l "i" 0 3 19, +C4<0110>;
L_0000018cc09a3ac0 .functor XOR 1, L_0000018cc0a59c80, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0933dd0_0 .net *"_ivl_0", 0 0, L_0000018cc0a59c80;  1 drivers
S_0000018cc0a0bb90 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a0a6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc09a4000 .functor OR 1, L_0000018cc09a3f90, L_0000018cc09a3c80, C4<0>, C4<0>;
v0000018cc0926d30_0 .net "A", 0 0, L_0000018cc0a59780;  1 drivers
v0000018cc0926dd0_0 .net "B", 0 0, L_0000018cc0a5a360;  1 drivers
v0000018cc0926e70_0 .net "C", 0 0, L_0000018cc09a4000;  1 drivers
v0000018cc0934190_0 .net "C1", 0 0, L_0000018cc09a3c80;  1 drivers
v0000018cc0932f70_0 .net "Cin", 0 0, L_0000018cc0a5ad60;  1 drivers
v0000018cc0932d90_0 .net "S", 0 0, L_0000018cc09a3f20;  1 drivers
v0000018cc0934410_0 .net "S1", 0 0, L_0000018cc09a2940;  1 drivers
v0000018cc0933ab0_0 .net "X", 0 0, L_0000018cc09a3f90;  1 drivers
S_0000018cc0a0ce50 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a0bb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc09a2940 .functor XOR 1, L_0000018cc0a59780, L_0000018cc0a5a360, C4<0>, C4<0>;
L_0000018cc09a3c80 .functor AND 1, L_0000018cc0a59780, L_0000018cc0a5a360, C4<1>, C4<1>;
v0000018cc0928270_0 .net "A", 0 0, L_0000018cc0a59780;  alias, 1 drivers
v0000018cc09272d0_0 .net "B", 0 0, L_0000018cc0a5a360;  alias, 1 drivers
v0000018cc0927410_0 .net "C", 0 0, L_0000018cc09a3c80;  alias, 1 drivers
v0000018cc09283b0_0 .net "S", 0 0, L_0000018cc09a2940;  alias, 1 drivers
S_0000018cc0a0ba00 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a0bb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc09a3f20 .functor XOR 1, L_0000018cc0a5ad60, L_0000018cc09a2940, C4<0>, C4<0>;
L_0000018cc09a3f90 .functor AND 1, L_0000018cc0a5ad60, L_0000018cc09a2940, C4<1>, C4<1>;
v0000018cc09288b0_0 .net "A", 0 0, L_0000018cc0a5ad60;  alias, 1 drivers
v0000018cc0928450_0 .net "B", 0 0, L_0000018cc09a2940;  alias, 1 drivers
v0000018cc09289f0_0 .net "C", 0 0, L_0000018cc09a3f90;  alias, 1 drivers
v0000018cc09284f0_0 .net "S", 0 0, L_0000018cc09a3f20;  alias, 1 drivers
S_0000018cc0a0c4f0 .scope generate, "genblk1[7]" "genblk1[7]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09adad0 .param/l "i" 0 3 19, +C4<0111>;
L_0000018cc09a4690 .functor XOR 1, L_0000018cc0a598c0, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0950060_0 .net *"_ivl_0", 0 0, L_0000018cc0a598c0;  1 drivers
S_0000018cc0a0b6e0 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a0c4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc09a4620 .functor OR 1, L_0000018cc09a4540, L_0000018cc09a45b0, C4<0>, C4<0>;
v0000018cc0950ec0_0 .net "A", 0 0, L_0000018cc0a59960;  1 drivers
v0000018cc09510a0_0 .net "B", 0 0, L_0000018cc0a59a00;  1 drivers
v0000018cc094fb60_0 .net "C", 0 0, L_0000018cc09a4620;  1 drivers
v0000018cc094f200_0 .net "C1", 0 0, L_0000018cc09a45b0;  1 drivers
v0000018cc0950600_0 .net "Cin", 0 0, L_0000018cc0a5a7c0;  1 drivers
v0000018cc094f2a0_0 .net "S", 0 0, L_0000018cc09a43f0;  1 drivers
v0000018cc094f340_0 .net "S1", 0 0, L_0000018cc09a4380;  1 drivers
v0000018cc094f660_0 .net "X", 0 0, L_0000018cc09a4540;  1 drivers
S_0000018cc0a0c040 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a0b6e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc09a4380 .functor XOR 1, L_0000018cc0a59960, L_0000018cc0a59a00, C4<0>, C4<0>;
L_0000018cc09a45b0 .functor AND 1, L_0000018cc0a59960, L_0000018cc0a59a00, C4<1>, C4<1>;
v0000018cc0933970_0 .net "A", 0 0, L_0000018cc0a59960;  alias, 1 drivers
v0000018cc09345f0_0 .net "B", 0 0, L_0000018cc0a59a00;  alias, 1 drivers
v0000018cc0933010_0 .net "C", 0 0, L_0000018cc09a45b0;  alias, 1 drivers
v0000018cc0933290_0 .net "S", 0 0, L_0000018cc09a4380;  alias, 1 drivers
S_0000018cc0a0c360 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a0b6e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc09a43f0 .functor XOR 1, L_0000018cc0a5a7c0, L_0000018cc09a4380, C4<0>, C4<0>;
L_0000018cc09a4540 .functor AND 1, L_0000018cc0a5a7c0, L_0000018cc09a4380, C4<1>, C4<1>;
v0000018cc0934230_0 .net "A", 0 0, L_0000018cc0a5a7c0;  alias, 1 drivers
v0000018cc09342d0_0 .net "B", 0 0, L_0000018cc09a4380;  alias, 1 drivers
v0000018cc094fde0_0 .net "C", 0 0, L_0000018cc09a4540;  alias, 1 drivers
v0000018cc0950ce0_0 .net "S", 0 0, L_0000018cc09a43f0;  alias, 1 drivers
S_0000018cc0a0b870 .scope generate, "genblk1[8]" "genblk1[8]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09adc50 .param/l "i" 0 3 19, +C4<01000>;
L_0000018cc09a4460 .functor XOR 1, L_0000018cc0a5a900, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc095be80_0 .net *"_ivl_0", 0 0, L_0000018cc0a5a900;  1 drivers
S_0000018cc0a0d300 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a0b870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a73d60 .functor OR 1, L_0000018cc0a72e80, L_0000018cc0a741c0, C4<0>, C4<0>;
v0000018cc09533a0_0 .net "A", 0 0, L_0000018cc0a5aa40;  1 drivers
v0000018cc0953440_0 .net "B", 0 0, L_0000018cc0a5ab80;  1 drivers
v0000018cc09539e0_0 .net "C", 0 0, L_0000018cc0a73d60;  1 drivers
v0000018cc0953e40_0 .net "C1", 0 0, L_0000018cc0a741c0;  1 drivers
v0000018cc0953ee0_0 .net "Cin", 0 0, L_0000018cc0a59aa0;  1 drivers
v0000018cc095ad00_0 .net "S", 0 0, L_0000018cc0a73c10;  1 drivers
v0000018cc095c100_0 .net "S1", 0 0, L_0000018cc09a44d0;  1 drivers
v0000018cc095b8e0_0 .net "X", 0 0, L_0000018cc0a72e80;  1 drivers
S_0000018cc0a0c810 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a0d300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc09a44d0 .functor XOR 1, L_0000018cc0a5aa40, L_0000018cc0a5ab80, C4<0>, C4<0>;
L_0000018cc0a741c0 .functor AND 1, L_0000018cc0a5aa40, L_0000018cc0a5ab80, C4<1>, C4<1>;
v0000018cc094fac0_0 .net "A", 0 0, L_0000018cc0a5aa40;  alias, 1 drivers
v0000018cc0953260_0 .net "B", 0 0, L_0000018cc0a5ab80;  alias, 1 drivers
v0000018cc0952720_0 .net "C", 0 0, L_0000018cc0a741c0;  alias, 1 drivers
v0000018cc0952b80_0 .net "S", 0 0, L_0000018cc09a44d0;  alias, 1 drivers
S_0000018cc0a0bd20 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a0d300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a73c10 .functor XOR 1, L_0000018cc0a59aa0, L_0000018cc09a44d0, C4<0>, C4<0>;
L_0000018cc0a72e80 .functor AND 1, L_0000018cc0a59aa0, L_0000018cc09a44d0, C4<1>, C4<1>;
v0000018cc0952c20_0 .net "A", 0 0, L_0000018cc0a59aa0;  alias, 1 drivers
v0000018cc0953760_0 .net "B", 0 0, L_0000018cc09a44d0;  alias, 1 drivers
v0000018cc0952e00_0 .net "C", 0 0, L_0000018cc0a72e80;  alias, 1 drivers
v0000018cc0953800_0 .net "S", 0 0, L_0000018cc0a73c10;  alias, 1 drivers
S_0000018cc0a0c680 .scope generate, "genblk1[9]" "genblk1[9]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ada10 .param/l "i" 0 3 19, +C4<01001>;
L_0000018cc0a72cc0 .functor XOR 1, L_0000018cc0a5a180, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc092e1c0_0 .net *"_ivl_0", 0 0, L_0000018cc0a5a180;  1 drivers
S_0000018cc0a0beb0 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a0c680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a736d0 .functor OR 1, L_0000018cc0a74230, L_0000018cc0a73900, C4<0>, C4<0>;
v0000018cc092f020_0 .net "A", 0 0, L_0000018cc0a5a2c0;  1 drivers
v0000018cc092e6c0_0 .net "B", 0 0, L_0000018cc0a5a400;  1 drivers
v0000018cc092dea0_0 .net "C", 0 0, L_0000018cc0a736d0;  1 drivers
v0000018cc092e8a0_0 .net "C1", 0 0, L_0000018cc0a73900;  1 drivers
v0000018cc092eb20_0 .net "Cin", 0 0, L_0000018cc0a5a4a0;  1 drivers
v0000018cc092f660_0 .net "S", 0 0, L_0000018cc0a74380;  1 drivers
v0000018cc092ee40_0 .net "S1", 0 0, L_0000018cc0a72fd0;  1 drivers
v0000018cc092df40_0 .net "X", 0 0, L_0000018cc0a74230;  1 drivers
S_0000018cc0a0c1d0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a0beb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a72fd0 .functor XOR 1, L_0000018cc0a5a2c0, L_0000018cc0a5a400, C4<0>, C4<0>;
L_0000018cc0a73900 .functor AND 1, L_0000018cc0a5a2c0, L_0000018cc0a5a400, C4<1>, C4<1>;
v0000018cc095bf20_0 .net "A", 0 0, L_0000018cc0a5a2c0;  alias, 1 drivers
v0000018cc095b200_0 .net "B", 0 0, L_0000018cc0a5a400;  alias, 1 drivers
v0000018cc095ada0_0 .net "C", 0 0, L_0000018cc0a73900;  alias, 1 drivers
v0000018cc095b340_0 .net "S", 0 0, L_0000018cc0a72fd0;  alias, 1 drivers
S_0000018cc0a0cfe0 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a0beb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a74380 .functor XOR 1, L_0000018cc0a5a4a0, L_0000018cc0a72fd0, C4<0>, C4<0>;
L_0000018cc0a74230 .functor AND 1, L_0000018cc0a5a4a0, L_0000018cc0a72fd0, C4<1>, C4<1>;
v0000018cc095b480_0 .net "A", 0 0, L_0000018cc0a5a4a0;  alias, 1 drivers
v0000018cc095a6c0_0 .net "B", 0 0, L_0000018cc0a72fd0;  alias, 1 drivers
v0000018cc095b520_0 .net "C", 0 0, L_0000018cc0a74230;  alias, 1 drivers
v0000018cc095a800_0 .net "S", 0 0, L_0000018cc0a74380;  alias, 1 drivers
S_0000018cc0a0d490 .scope generate, "genblk1[10]" "genblk1[10]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ae010 .param/l "i" 0 3 19, +C4<01010>;
L_0000018cc0a734a0 .functor XOR 1, L_0000018cc0a5c980, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc09374a0_0 .net *"_ivl_0", 0 0, L_0000018cc0a5c980;  1 drivers
S_0000018cc0a0cb30 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a0d490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a72b70 .functor OR 1, L_0000018cc0a737b0, L_0000018cc0a72a90, C4<0>, C4<0>;
v0000018cc095cd10_0 .net "A", 0 0, L_0000018cc0a5c020;  1 drivers
v0000018cc095c450_0 .net "B", 0 0, L_0000018cc0a5cde0;  1 drivers
v0000018cc095cf90_0 .net "C", 0 0, L_0000018cc0a72b70;  1 drivers
v0000018cc095d0d0_0 .net "C1", 0 0, L_0000018cc0a72a90;  1 drivers
v0000018cc095d170_0 .net "Cin", 0 0, L_0000018cc0a5d740;  1 drivers
v0000018cc0938300_0 .net "S", 0 0, L_0000018cc0a73f20;  1 drivers
v0000018cc0937360_0 .net "S1", 0 0, L_0000018cc0a73b30;  1 drivers
v0000018cc09389e0_0 .net "X", 0 0, L_0000018cc0a737b0;  1 drivers
S_0000018cc0a0c9a0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a0cb30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a73b30 .functor XOR 1, L_0000018cc0a5c020, L_0000018cc0a5cde0, C4<0>, C4<0>;
L_0000018cc0a72a90 .functor AND 1, L_0000018cc0a5c020, L_0000018cc0a5cde0, C4<1>, C4<1>;
v0000018cc092e300_0 .net "A", 0 0, L_0000018cc0a5c020;  alias, 1 drivers
v0000018cc092f340_0 .net "B", 0 0, L_0000018cc0a5cde0;  alias, 1 drivers
v0000018cc095dad0_0 .net "C", 0 0, L_0000018cc0a72a90;  alias, 1 drivers
v0000018cc095c770_0 .net "S", 0 0, L_0000018cc0a73b30;  alias, 1 drivers
S_0000018cc0a0ccc0 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a0cb30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a73f20 .functor XOR 1, L_0000018cc0a5d740, L_0000018cc0a73b30, C4<0>, C4<0>;
L_0000018cc0a737b0 .functor AND 1, L_0000018cc0a5d740, L_0000018cc0a73b30, C4<1>, C4<1>;
v0000018cc095c3b0_0 .net "A", 0 0, L_0000018cc0a5d740;  alias, 1 drivers
v0000018cc095d5d0_0 .net "B", 0 0, L_0000018cc0a73b30;  alias, 1 drivers
v0000018cc095c9f0_0 .net "C", 0 0, L_0000018cc0a737b0;  alias, 1 drivers
v0000018cc095da30_0 .net "S", 0 0, L_0000018cc0a73f20;  alias, 1 drivers
S_0000018cc0a0d170 .scope generate, "genblk1[11]" "genblk1[11]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ad910 .param/l "i" 0 3 19, +C4<01011>;
L_0000018cc0a73a50 .functor XOR 1, L_0000018cc0a5df60, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a0f710_0 .net *"_ivl_0", 0 0, L_0000018cc0a5df60;  1 drivers
S_0000018cc0a0f4a0 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a0d170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a732e0 .functor OR 1, L_0000018cc0a742a0, L_0000018cc0a74310, C4<0>, C4<0>;
v0000018cc0924eb0_0 .net "A", 0 0, L_0000018cc0a5ca20;  1 drivers
v0000018cc0925590_0 .net "B", 0 0, L_0000018cc0a5d920;  1 drivers
v0000018cc09256d0_0 .net "C", 0 0, L_0000018cc0a732e0;  1 drivers
v0000018cc0924910_0 .net "C1", 0 0, L_0000018cc0a74310;  1 drivers
v0000018cc0a10750_0 .net "Cin", 0 0, L_0000018cc0a5c8e0;  1 drivers
v0000018cc0a0fad0_0 .net "S", 0 0, L_0000018cc0a735f0;  1 drivers
v0000018cc0a106b0_0 .net "S1", 0 0, L_0000018cc0a729b0;  1 drivers
v0000018cc0a10570_0 .net "X", 0 0, L_0000018cc0a742a0;  1 drivers
S_0000018cc0a0d6f0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a0f4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a729b0 .functor XOR 1, L_0000018cc0a5ca20, L_0000018cc0a5d920, C4<0>, C4<0>;
L_0000018cc0a74310 .functor AND 1, L_0000018cc0a5ca20, L_0000018cc0a5d920, C4<1>, C4<1>;
v0000018cc0937a40_0 .net "A", 0 0, L_0000018cc0a5ca20;  alias, 1 drivers
v0000018cc09379a0_0 .net "B", 0 0, L_0000018cc0a5d920;  alias, 1 drivers
v0000018cc0938800_0 .net "C", 0 0, L_0000018cc0a74310;  alias, 1 drivers
v0000018cc0937b80_0 .net "S", 0 0, L_0000018cc0a729b0;  alias, 1 drivers
S_0000018cc0a0ecd0 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a0f4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a735f0 .functor XOR 1, L_0000018cc0a5c8e0, L_0000018cc0a729b0, C4<0>, C4<0>;
L_0000018cc0a742a0 .functor AND 1, L_0000018cc0a5c8e0, L_0000018cc0a729b0, C4<1>, C4<1>;
v0000018cc09384e0_0 .net "A", 0 0, L_0000018cc0a5c8e0;  alias, 1 drivers
v0000018cc09386c0_0 .net "B", 0 0, L_0000018cc0a729b0;  alias, 1 drivers
v0000018cc0924a50_0 .net "C", 0 0, L_0000018cc0a742a0;  alias, 1 drivers
v0000018cc0925130_0 .net "S", 0 0, L_0000018cc0a735f0;  alias, 1 drivers
S_0000018cc0a0e500 .scope generate, "genblk1[12]" "genblk1[12]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ae090 .param/l "i" 0 3 19, +C4<01100>;
L_0000018cc0a73f90 .functor XOR 1, L_0000018cc0a5dec0, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a102f0_0 .net *"_ivl_0", 0 0, L_0000018cc0a5dec0;  1 drivers
S_0000018cc0a0e370 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a0e500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a73cf0 .functor OR 1, L_0000018cc0a72b00, L_0000018cc0a72be0, C4<0>, C4<0>;
v0000018cc0a11c90_0 .net "A", 0 0, L_0000018cc0a5e000;  1 drivers
v0000018cc0a10250_0 .net "B", 0 0, L_0000018cc0a5c0c0;  1 drivers
v0000018cc0a11a10_0 .net "C", 0 0, L_0000018cc0a73cf0;  1 drivers
v0000018cc0a0fa30_0 .net "C1", 0 0, L_0000018cc0a72be0;  1 drivers
v0000018cc0a10930_0 .net "Cin", 0 0, L_0000018cc0a5cc00;  1 drivers
v0000018cc0a11b50_0 .net "S", 0 0, L_0000018cc0a740e0;  1 drivers
v0000018cc0a11ab0_0 .net "S1", 0 0, L_0000018cc0a73c80;  1 drivers
v0000018cc0a0ffd0_0 .net "X", 0 0, L_0000018cc0a72b00;  1 drivers
S_0000018cc0a0eb40 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a0e370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a73c80 .functor XOR 1, L_0000018cc0a5e000, L_0000018cc0a5c0c0, C4<0>, C4<0>;
L_0000018cc0a72be0 .functor AND 1, L_0000018cc0a5e000, L_0000018cc0a5c0c0, C4<1>, C4<1>;
v0000018cc0a11bf0_0 .net "A", 0 0, L_0000018cc0a5e000;  alias, 1 drivers
v0000018cc0a10890_0 .net "B", 0 0, L_0000018cc0a5c0c0;  alias, 1 drivers
v0000018cc0a0fdf0_0 .net "C", 0 0, L_0000018cc0a72be0;  alias, 1 drivers
v0000018cc0a107f0_0 .net "S", 0 0, L_0000018cc0a73c80;  alias, 1 drivers
S_0000018cc0a0e690 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a0e370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a740e0 .functor XOR 1, L_0000018cc0a5cc00, L_0000018cc0a73c80, C4<0>, C4<0>;
L_0000018cc0a72b00 .functor AND 1, L_0000018cc0a5cc00, L_0000018cc0a73c80, C4<1>, C4<1>;
v0000018cc0a11330_0 .net "A", 0 0, L_0000018cc0a5cc00;  alias, 1 drivers
v0000018cc0a118d0_0 .net "B", 0 0, L_0000018cc0a73c80;  alias, 1 drivers
v0000018cc0a111f0_0 .net "C", 0 0, L_0000018cc0a72b00;  alias, 1 drivers
v0000018cc0a110b0_0 .net "S", 0 0, L_0000018cc0a740e0;  alias, 1 drivers
S_0000018cc0a0e820 .scope generate, "genblk1[13]" "genblk1[13]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ad9d0 .param/l "i" 0 3 19, +C4<01101>;
L_0000018cc0a73740 .functor XOR 1, L_0000018cc0a5c520, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a11970_0 .net *"_ivl_0", 0 0, L_0000018cc0a5c520;  1 drivers
S_0000018cc0a0da10 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a0e820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a73ac0 .functor OR 1, L_0000018cc0a728d0, L_0000018cc0a72d30, C4<0>, C4<0>;
v0000018cc0a10a70_0 .net "A", 0 0, L_0000018cc0a5e280;  1 drivers
v0000018cc0a0fe90_0 .net "B", 0 0, L_0000018cc0a5d420;  1 drivers
v0000018cc0a10070_0 .net "C", 0 0, L_0000018cc0a73ac0;  1 drivers
v0000018cc0a0fcb0_0 .net "C1", 0 0, L_0000018cc0a72d30;  1 drivers
v0000018cc0a10cf0_0 .net "Cin", 0 0, L_0000018cc0a5d4c0;  1 drivers
v0000018cc0a11790_0 .net "S", 0 0, L_0000018cc0a72860;  1 drivers
v0000018cc0a10b10_0 .net "S1", 0 0, L_0000018cc0a743f0;  1 drivers
v0000018cc0a10f70_0 .net "X", 0 0, L_0000018cc0a728d0;  1 drivers
S_0000018cc0a0e9b0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a0da10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a743f0 .functor XOR 1, L_0000018cc0a5e280, L_0000018cc0a5d420, C4<0>, C4<0>;
L_0000018cc0a72d30 .functor AND 1, L_0000018cc0a5e280, L_0000018cc0a5d420, C4<1>, C4<1>;
v0000018cc0a109d0_0 .net "A", 0 0, L_0000018cc0a5e280;  alias, 1 drivers
v0000018cc0a10610_0 .net "B", 0 0, L_0000018cc0a5d420;  alias, 1 drivers
v0000018cc0a11650_0 .net "C", 0 0, L_0000018cc0a72d30;  alias, 1 drivers
v0000018cc0a11d30_0 .net "S", 0 0, L_0000018cc0a743f0;  alias, 1 drivers
S_0000018cc0a0ee60 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a0da10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a72860 .functor XOR 1, L_0000018cc0a5d4c0, L_0000018cc0a743f0, C4<0>, C4<0>;
L_0000018cc0a728d0 .functor AND 1, L_0000018cc0a5d4c0, L_0000018cc0a743f0, C4<1>, C4<1>;
v0000018cc0a11dd0_0 .net "A", 0 0, L_0000018cc0a5d4c0;  alias, 1 drivers
v0000018cc0a0f8f0_0 .net "B", 0 0, L_0000018cc0a743f0;  alias, 1 drivers
v0000018cc0a101b0_0 .net "C", 0 0, L_0000018cc0a728d0;  alias, 1 drivers
v0000018cc0a11e70_0 .net "S", 0 0, L_0000018cc0a72860;  alias, 1 drivers
S_0000018cc0a0dd30 .scope generate, "genblk1[14]" "genblk1[14]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ade10 .param/l "i" 0 3 19, +C4<01110>;
L_0000018cc0a73580 .functor XOR 1, L_0000018cc0a5d1a0, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a10d90_0 .net *"_ivl_0", 0 0, L_0000018cc0a5d1a0;  1 drivers
S_0000018cc0a0eff0 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a0dd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a72da0 .functor OR 1, L_0000018cc0a73190, L_0000018cc0a73dd0, C4<0>, C4<0>;
v0000018cc0a10bb0_0 .net "A", 0 0, L_0000018cc0a5dc40;  1 drivers
v0000018cc0a0f850_0 .net "B", 0 0, L_0000018cc0a5c480;  1 drivers
v0000018cc0a0f990_0 .net "C", 0 0, L_0000018cc0a72da0;  1 drivers
v0000018cc0a104d0_0 .net "C1", 0 0, L_0000018cc0a73dd0;  1 drivers
v0000018cc0a0fc10_0 .net "Cin", 0 0, L_0000018cc0a5d6a0;  1 drivers
v0000018cc0a10110_0 .net "S", 0 0, L_0000018cc0a72940;  1 drivers
v0000018cc0a0ff30_0 .net "S1", 0 0, L_0000018cc0a72ef0;  1 drivers
v0000018cc0a10c50_0 .net "X", 0 0, L_0000018cc0a73190;  1 drivers
S_0000018cc0a0dec0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a0eff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a72ef0 .functor XOR 1, L_0000018cc0a5dc40, L_0000018cc0a5c480, C4<0>, C4<0>;
L_0000018cc0a73dd0 .functor AND 1, L_0000018cc0a5dc40, L_0000018cc0a5c480, C4<1>, C4<1>;
v0000018cc0a0f7b0_0 .net "A", 0 0, L_0000018cc0a5dc40;  alias, 1 drivers
v0000018cc0a11470_0 .net "B", 0 0, L_0000018cc0a5c480;  alias, 1 drivers
v0000018cc0a10390_0 .net "C", 0 0, L_0000018cc0a73dd0;  alias, 1 drivers
v0000018cc0a0fd50_0 .net "S", 0 0, L_0000018cc0a72ef0;  alias, 1 drivers
S_0000018cc0a0f180 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a0eff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a72940 .functor XOR 1, L_0000018cc0a5d6a0, L_0000018cc0a72ef0, C4<0>, C4<0>;
L_0000018cc0a73190 .functor AND 1, L_0000018cc0a5d6a0, L_0000018cc0a72ef0, C4<1>, C4<1>;
v0000018cc0a10ed0_0 .net "A", 0 0, L_0000018cc0a5d6a0;  alias, 1 drivers
v0000018cc0a11830_0 .net "B", 0 0, L_0000018cc0a72ef0;  alias, 1 drivers
v0000018cc0a0fb70_0 .net "C", 0 0, L_0000018cc0a73190;  alias, 1 drivers
v0000018cc0a10430_0 .net "S", 0 0, L_0000018cc0a72940;  alias, 1 drivers
S_0000018cc0a0e050 .scope generate, "genblk1[15]" "genblk1[15]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ae110 .param/l "i" 0 3 19, +C4<01111>;
L_0000018cc0a72f60 .functor XOR 1, L_0000018cc0a5e3c0, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a139f0_0 .net *"_ivl_0", 0 0, L_0000018cc0a5e3c0;  1 drivers
S_0000018cc0a0dba0 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a0e050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a72c50 .functor OR 1, L_0000018cc0a73eb0, L_0000018cc0a74000, C4<0>, C4<0>;
v0000018cc0a13950_0 .net "A", 0 0, L_0000018cc0a5e5a0;  1 drivers
v0000018cc0a13270_0 .net "B", 0 0, L_0000018cc0a5c160;  1 drivers
v0000018cc0a131d0_0 .net "C", 0 0, L_0000018cc0a72c50;  1 drivers
v0000018cc0a143f0_0 .net "C1", 0 0, L_0000018cc0a74000;  1 drivers
v0000018cc0a13310_0 .net "Cin", 0 0, L_0000018cc0a5c840;  1 drivers
v0000018cc0a133b0_0 .net "S", 0 0, L_0000018cc0a73970;  1 drivers
v0000018cc0a125f0_0 .net "S1", 0 0, L_0000018cc0a73270;  1 drivers
v0000018cc0a12230_0 .net "X", 0 0, L_0000018cc0a73eb0;  1 drivers
S_0000018cc0a0e1e0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a0dba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a73270 .functor XOR 1, L_0000018cc0a5e5a0, L_0000018cc0a5c160, C4<0>, C4<0>;
L_0000018cc0a74000 .functor AND 1, L_0000018cc0a5e5a0, L_0000018cc0a5c160, C4<1>, C4<1>;
v0000018cc0a10e30_0 .net "A", 0 0, L_0000018cc0a5e5a0;  alias, 1 drivers
v0000018cc0a11010_0 .net "B", 0 0, L_0000018cc0a5c160;  alias, 1 drivers
v0000018cc0a11150_0 .net "C", 0 0, L_0000018cc0a74000;  alias, 1 drivers
v0000018cc0a11290_0 .net "S", 0 0, L_0000018cc0a73270;  alias, 1 drivers
S_0000018cc0a0f310 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a0dba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a73970 .functor XOR 1, L_0000018cc0a5c840, L_0000018cc0a73270, C4<0>, C4<0>;
L_0000018cc0a73eb0 .functor AND 1, L_0000018cc0a5c840, L_0000018cc0a73270, C4<1>, C4<1>;
v0000018cc0a113d0_0 .net "A", 0 0, L_0000018cc0a5c840;  alias, 1 drivers
v0000018cc0a11510_0 .net "B", 0 0, L_0000018cc0a73270;  alias, 1 drivers
v0000018cc0a115b0_0 .net "C", 0 0, L_0000018cc0a73eb0;  alias, 1 drivers
v0000018cc0a116f0_0 .net "S", 0 0, L_0000018cc0a73970;  alias, 1 drivers
S_0000018cc0a0d880 .scope generate, "genblk1[16]" "genblk1[16]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09adf50 .param/l "i" 0 3 19, +C4<010000>;
L_0000018cc0a73660 .functor XOR 1, L_0000018cc0a5c200, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a13b30_0 .net *"_ivl_0", 0 0, L_0000018cc0a5c200;  1 drivers
S_0000018cc0a1d340 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a0d880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a72a20 .functor OR 1, L_0000018cc0a73120, L_0000018cc0a73e40, C4<0>, C4<0>;
v0000018cc0a124b0_0 .net "A", 0 0, L_0000018cc0a5cca0;  1 drivers
v0000018cc0a145d0_0 .net "B", 0 0, L_0000018cc0a5d100;  1 drivers
v0000018cc0a13450_0 .net "C", 0 0, L_0000018cc0a72a20;  1 drivers
v0000018cc0a12690_0 .net "C1", 0 0, L_0000018cc0a73e40;  1 drivers
v0000018cc0a14170_0 .net "Cin", 0 0, L_0000018cc0a5d560;  1 drivers
v0000018cc0a13c70_0 .net "S", 0 0, L_0000018cc0a73ba0;  1 drivers
v0000018cc0a14490_0 .net "S1", 0 0, L_0000018cc0a730b0;  1 drivers
v0000018cc0a129b0_0 .net "X", 0 0, L_0000018cc0a73120;  1 drivers
S_0000018cc0a1d020 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a1d340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a730b0 .functor XOR 1, L_0000018cc0a5cca0, L_0000018cc0a5d100, C4<0>, C4<0>;
L_0000018cc0a73e40 .functor AND 1, L_0000018cc0a5cca0, L_0000018cc0a5d100, C4<1>, C4<1>;
v0000018cc0a13a90_0 .net "A", 0 0, L_0000018cc0a5cca0;  alias, 1 drivers
v0000018cc0a14350_0 .net "B", 0 0, L_0000018cc0a5d100;  alias, 1 drivers
v0000018cc0a13090_0 .net "C", 0 0, L_0000018cc0a73e40;  alias, 1 drivers
v0000018cc0a12d70_0 .net "S", 0 0, L_0000018cc0a730b0;  alias, 1 drivers
S_0000018cc0a1c210 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a1d340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a73ba0 .functor XOR 1, L_0000018cc0a5d560, L_0000018cc0a730b0, C4<0>, C4<0>;
L_0000018cc0a73120 .functor AND 1, L_0000018cc0a5d560, L_0000018cc0a730b0, C4<1>, C4<1>;
v0000018cc0a13db0_0 .net "A", 0 0, L_0000018cc0a5d560;  alias, 1 drivers
v0000018cc0a11fb0_0 .net "B", 0 0, L_0000018cc0a730b0;  alias, 1 drivers
v0000018cc0a14530_0 .net "C", 0 0, L_0000018cc0a73120;  alias, 1 drivers
v0000018cc0a120f0_0 .net "S", 0 0, L_0000018cc0a73ba0;  alias, 1 drivers
S_0000018cc0a1d4d0 .scope generate, "genblk1[17]" "genblk1[17]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09adcd0 .param/l "i" 0 3 19, +C4<010001>;
L_0000018cc0a73350 .functor XOR 1, L_0000018cc0a5c340, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a12910_0 .net *"_ivl_0", 0 0, L_0000018cc0a5c340;  1 drivers
S_0000018cc0a1c850 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a1d4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a733c0 .functor OR 1, L_0000018cc0a73510, L_0000018cc0a73200, C4<0>, C4<0>;
v0000018cc0a12730_0 .net "A", 0 0, L_0000018cc0a5cd40;  1 drivers
v0000018cc0a13130_0 .net "B", 0 0, L_0000018cc0a5cfc0;  1 drivers
v0000018cc0a13e50_0 .net "C", 0 0, L_0000018cc0a733c0;  1 drivers
v0000018cc0a142b0_0 .net "C1", 0 0, L_0000018cc0a73200;  1 drivers
v0000018cc0a127d0_0 .net "Cin", 0 0, L_0000018cc0a5e320;  1 drivers
v0000018cc0a14670_0 .net "S", 0 0, L_0000018cc0a73820;  1 drivers
v0000018cc0a12870_0 .net "S1", 0 0, L_0000018cc0a73040;  1 drivers
v0000018cc0a13630_0 .net "X", 0 0, L_0000018cc0a73510;  1 drivers
S_0000018cc0a1bef0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a1c850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a73040 .functor XOR 1, L_0000018cc0a5cd40, L_0000018cc0a5cfc0, C4<0>, C4<0>;
L_0000018cc0a73200 .functor AND 1, L_0000018cc0a5cd40, L_0000018cc0a5cfc0, C4<1>, C4<1>;
v0000018cc0a12ff0_0 .net "A", 0 0, L_0000018cc0a5cd40;  alias, 1 drivers
v0000018cc0a12b90_0 .net "B", 0 0, L_0000018cc0a5cfc0;  alias, 1 drivers
v0000018cc0a140d0_0 .net "C", 0 0, L_0000018cc0a73200;  alias, 1 drivers
v0000018cc0a13d10_0 .net "S", 0 0, L_0000018cc0a73040;  alias, 1 drivers
S_0000018cc0a1ce90 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a1c850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a73820 .functor XOR 1, L_0000018cc0a5e320, L_0000018cc0a73040, C4<0>, C4<0>;
L_0000018cc0a73510 .functor AND 1, L_0000018cc0a5e320, L_0000018cc0a73040, C4<1>, C4<1>;
v0000018cc0a134f0_0 .net "A", 0 0, L_0000018cc0a5e320;  alias, 1 drivers
v0000018cc0a13590_0 .net "B", 0 0, L_0000018cc0a73040;  alias, 1 drivers
v0000018cc0a136d0_0 .net "C", 0 0, L_0000018cc0a73510;  alias, 1 drivers
v0000018cc0a13f90_0 .net "S", 0 0, L_0000018cc0a73820;  alias, 1 drivers
S_0000018cc0a1b720 .scope generate, "genblk1[18]" "genblk1[18]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ade50 .param/l "i" 0 3 19, +C4<010010>;
L_0000018cc0a73430 .functor XOR 1, L_0000018cc0a5c7a0, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a122d0_0 .net *"_ivl_0", 0 0, L_0000018cc0a5c7a0;  1 drivers
S_0000018cc0a1b8b0 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a1b720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a74150 .functor OR 1, L_0000018cc0a74070, L_0000018cc0a72e10, C4<0>, C4<0>;
v0000018cc0a12050_0 .net "A", 0 0, L_0000018cc0a5e500;  1 drivers
v0000018cc0a12190_0 .net "B", 0 0, L_0000018cc0a5c2a0;  1 drivers
v0000018cc0a12f50_0 .net "C", 0 0, L_0000018cc0a74150;  1 drivers
v0000018cc0a12eb0_0 .net "C1", 0 0, L_0000018cc0a72e10;  1 drivers
v0000018cc0a138b0_0 .net "Cin", 0 0, L_0000018cc0a5ce80;  1 drivers
v0000018cc0a13ef0_0 .net "S", 0 0, L_0000018cc0a739e0;  1 drivers
v0000018cc0a14030_0 .net "S1", 0 0, L_0000018cc0a73890;  1 drivers
v0000018cc0a14210_0 .net "X", 0 0, L_0000018cc0a74070;  1 drivers
S_0000018cc0a1c3a0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a1b8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a73890 .functor XOR 1, L_0000018cc0a5e500, L_0000018cc0a5c2a0, C4<0>, C4<0>;
L_0000018cc0a72e10 .functor AND 1, L_0000018cc0a5e500, L_0000018cc0a5c2a0, C4<1>, C4<1>;
v0000018cc0a12c30_0 .net "A", 0 0, L_0000018cc0a5e500;  alias, 1 drivers
v0000018cc0a12e10_0 .net "B", 0 0, L_0000018cc0a5c2a0;  alias, 1 drivers
v0000018cc0a12a50_0 .net "C", 0 0, L_0000018cc0a72e10;  alias, 1 drivers
v0000018cc0a13810_0 .net "S", 0 0, L_0000018cc0a73890;  alias, 1 drivers
S_0000018cc0a1cd00 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a1b8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a739e0 .functor XOR 1, L_0000018cc0a5ce80, L_0000018cc0a73890, C4<0>, C4<0>;
L_0000018cc0a74070 .functor AND 1, L_0000018cc0a5ce80, L_0000018cc0a73890, C4<1>, C4<1>;
v0000018cc0a13bd0_0 .net "A", 0 0, L_0000018cc0a5ce80;  alias, 1 drivers
v0000018cc0a12550_0 .net "B", 0 0, L_0000018cc0a73890;  alias, 1 drivers
v0000018cc0a11f10_0 .net "C", 0 0, L_0000018cc0a74070;  alias, 1 drivers
v0000018cc0a13770_0 .net "S", 0 0, L_0000018cc0a739e0;  alias, 1 drivers
S_0000018cc0a1c6c0 .scope generate, "genblk1[19]" "genblk1[19]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ad890 .param/l "i" 0 3 19, +C4<010011>;
L_0000018cc0a74540 .functor XOR 1, L_0000018cc0a5c700, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a15890_0 .net *"_ivl_0", 0 0, L_0000018cc0a5c700;  1 drivers
S_0000018cc0a1c530 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a1c6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a74770 .functor OR 1, L_0000018cc0a74700, L_0000018cc0a745b0, C4<0>, C4<0>;
v0000018cc0a15570_0 .net "A", 0 0, L_0000018cc0a5e460;  1 drivers
v0000018cc0a156b0_0 .net "B", 0 0, L_0000018cc0a5be40;  1 drivers
v0000018cc0a14f30_0 .net "C", 0 0, L_0000018cc0a74770;  1 drivers
v0000018cc0a15750_0 .net "C1", 0 0, L_0000018cc0a745b0;  1 drivers
v0000018cc0a14d50_0 .net "Cin", 0 0, L_0000018cc0a5cf20;  1 drivers
v0000018cc0a15610_0 .net "S", 0 0, L_0000018cc0a744d0;  1 drivers
v0000018cc0a16b50_0 .net "S1", 0 0, L_0000018cc0a74620;  1 drivers
v0000018cc0a151b0_0 .net "X", 0 0, L_0000018cc0a74700;  1 drivers
S_0000018cc0a1c9e0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a1c530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a74620 .functor XOR 1, L_0000018cc0a5e460, L_0000018cc0a5be40, C4<0>, C4<0>;
L_0000018cc0a745b0 .functor AND 1, L_0000018cc0a5e460, L_0000018cc0a5be40, C4<1>, C4<1>;
v0000018cc0a12370_0 .net "A", 0 0, L_0000018cc0a5e460;  alias, 1 drivers
v0000018cc0a12410_0 .net "B", 0 0, L_0000018cc0a5be40;  alias, 1 drivers
v0000018cc0a12af0_0 .net "C", 0 0, L_0000018cc0a745b0;  alias, 1 drivers
v0000018cc0a12cd0_0 .net "S", 0 0, L_0000018cc0a74620;  alias, 1 drivers
S_0000018cc0a1ba40 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a1c530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a744d0 .functor XOR 1, L_0000018cc0a5cf20, L_0000018cc0a74620, C4<0>, C4<0>;
L_0000018cc0a74700 .functor AND 1, L_0000018cc0a5cf20, L_0000018cc0a74620, C4<1>, C4<1>;
v0000018cc0a14e90_0 .net "A", 0 0, L_0000018cc0a5cf20;  alias, 1 drivers
v0000018cc0a14990_0 .net "B", 0 0, L_0000018cc0a74620;  alias, 1 drivers
v0000018cc0a16a10_0 .net "C", 0 0, L_0000018cc0a74700;  alias, 1 drivers
v0000018cc0a14850_0 .net "S", 0 0, L_0000018cc0a744d0;  alias, 1 drivers
S_0000018cc0a1bd60 .scope generate, "genblk1[20]" "genblk1[20]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09add90 .param/l "i" 0 3 19, +C4<010100>;
L_0000018cc0a74690 .functor XOR 1, L_0000018cc0a5bee0, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a14ad0_0 .net *"_ivl_0", 0 0, L_0000018cc0a5bee0;  1 drivers
S_0000018cc0a1cb70 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a1bd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a791e0 .functor OR 1, L_0000018cc0a79170, L_0000018cc0a79410, C4<0>, C4<0>;
v0000018cc0a152f0_0 .net "A", 0 0, L_0000018cc0a5d7e0;  1 drivers
v0000018cc0a16dd0_0 .net "B", 0 0, L_0000018cc0a5d880;  1 drivers
v0000018cc0a15390_0 .net "C", 0 0, L_0000018cc0a791e0;  1 drivers
v0000018cc0a15430_0 .net "C1", 0 0, L_0000018cc0a79410;  1 drivers
v0000018cc0a16290_0 .net "Cin", 0 0, L_0000018cc0a5d060;  1 drivers
v0000018cc0a15d90_0 .net "S", 0 0, L_0000018cc0a79250;  1 drivers
v0000018cc0a14a30_0 .net "S1", 0 0, L_0000018cc0a74460;  1 drivers
v0000018cc0a15e30_0 .net "X", 0 0, L_0000018cc0a79170;  1 drivers
S_0000018cc0a1d1b0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a1cb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a74460 .functor XOR 1, L_0000018cc0a5d7e0, L_0000018cc0a5d880, C4<0>, C4<0>;
L_0000018cc0a79410 .functor AND 1, L_0000018cc0a5d7e0, L_0000018cc0a5d880, C4<1>, C4<1>;
v0000018cc0a15930_0 .net "A", 0 0, L_0000018cc0a5d7e0;  alias, 1 drivers
v0000018cc0a14df0_0 .net "B", 0 0, L_0000018cc0a5d880;  alias, 1 drivers
v0000018cc0a157f0_0 .net "C", 0 0, L_0000018cc0a79410;  alias, 1 drivers
v0000018cc0a15250_0 .net "S", 0 0, L_0000018cc0a74460;  alias, 1 drivers
S_0000018cc0a1bbd0 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a1cb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a79250 .functor XOR 1, L_0000018cc0a5d060, L_0000018cc0a74460, C4<0>, C4<0>;
L_0000018cc0a79170 .functor AND 1, L_0000018cc0a5d060, L_0000018cc0a74460, C4<1>, C4<1>;
v0000018cc0a168d0_0 .net "A", 0 0, L_0000018cc0a5d060;  alias, 1 drivers
v0000018cc0a161f0_0 .net "B", 0 0, L_0000018cc0a74460;  alias, 1 drivers
v0000018cc0a160b0_0 .net "C", 0 0, L_0000018cc0a79170;  alias, 1 drivers
v0000018cc0a148f0_0 .net "S", 0 0, L_0000018cc0a79250;  alias, 1 drivers
S_0000018cc0a1c080 .scope generate, "genblk1[21]" "genblk1[21]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09add10 .param/l "i" 0 3 19, +C4<010101>;
L_0000018cc0a792c0 .functor XOR 1, L_0000018cc0a5d600, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a14fd0_0 .net *"_ivl_0", 0 0, L_0000018cc0a5d600;  1 drivers
S_0000018cc0a1fe00 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a1c080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a780d0 .functor OR 1, L_0000018cc0a78220, L_0000018cc0a793a0, C4<0>, C4<0>;
v0000018cc0a15b10_0 .net "A", 0 0, L_0000018cc0a5bf80;  1 drivers
v0000018cc0a15c50_0 .net "B", 0 0, L_0000018cc0a5d9c0;  1 drivers
v0000018cc0a16650_0 .net "C", 0 0, L_0000018cc0a780d0;  1 drivers
v0000018cc0a16bf0_0 .net "C1", 0 0, L_0000018cc0a793a0;  1 drivers
v0000018cc0a16c90_0 .net "Cin", 0 0, L_0000018cc0a5da60;  1 drivers
v0000018cc0a16330_0 .net "S", 0 0, L_0000018cc0a79480;  1 drivers
v0000018cc0a16010_0 .net "S1", 0 0, L_0000018cc0a79330;  1 drivers
v0000018cc0a147b0_0 .net "X", 0 0, L_0000018cc0a78220;  1 drivers
S_0000018cc0a1fae0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a1fe00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a79330 .functor XOR 1, L_0000018cc0a5bf80, L_0000018cc0a5d9c0, C4<0>, C4<0>;
L_0000018cc0a793a0 .functor AND 1, L_0000018cc0a5bf80, L_0000018cc0a5d9c0, C4<1>, C4<1>;
v0000018cc0a159d0_0 .net "A", 0 0, L_0000018cc0a5bf80;  alias, 1 drivers
v0000018cc0a16510_0 .net "B", 0 0, L_0000018cc0a5d9c0;  alias, 1 drivers
v0000018cc0a16ab0_0 .net "C", 0 0, L_0000018cc0a793a0;  alias, 1 drivers
v0000018cc0a16150_0 .net "S", 0 0, L_0000018cc0a79330;  alias, 1 drivers
S_0000018cc0a1eff0 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a1fe00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a79480 .functor XOR 1, L_0000018cc0a5da60, L_0000018cc0a79330, C4<0>, C4<0>;
L_0000018cc0a78220 .functor AND 1, L_0000018cc0a5da60, L_0000018cc0a79330, C4<1>, C4<1>;
v0000018cc0a15bb0_0 .net "A", 0 0, L_0000018cc0a5da60;  alias, 1 drivers
v0000018cc0a16790_0 .net "B", 0 0, L_0000018cc0a79330;  alias, 1 drivers
v0000018cc0a16e70_0 .net "C", 0 0, L_0000018cc0a78220;  alias, 1 drivers
v0000018cc0a15a70_0 .net "S", 0 0, L_0000018cc0a79480;  alias, 1 drivers
S_0000018cc0a205d0 .scope generate, "genblk1[22]" "genblk1[22]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ae410 .param/l "i" 0 3 19, +C4<010110>;
L_0000018cc0a78290 .functor XOR 1, L_0000018cc0a5d240, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a15110_0 .net *"_ivl_0", 0 0, L_0000018cc0a5d240;  1 drivers
S_0000018cc0a1f950 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a205d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a79020 .functor OR 1, L_0000018cc0a78ed0, L_0000018cc0a78140, C4<0>, C4<0>;
v0000018cc0a16970_0 .net "A", 0 0, L_0000018cc0a5cb60;  1 drivers
v0000018cc0a165b0_0 .net "B", 0 0, L_0000018cc0a5cac0;  1 drivers
v0000018cc0a154d0_0 .net "C", 0 0, L_0000018cc0a79020;  1 drivers
v0000018cc0a14cb0_0 .net "C1", 0 0, L_0000018cc0a78140;  1 drivers
v0000018cc0a166f0_0 .net "Cin", 0 0, L_0000018cc0a5c5c0;  1 drivers
v0000018cc0a15070_0 .net "S", 0 0, L_0000018cc0a78f40;  1 drivers
v0000018cc0a16830_0 .net "S1", 0 0, L_0000018cc0a77c70;  1 drivers
v0000018cc0a14710_0 .net "X", 0 0, L_0000018cc0a78ed0;  1 drivers
S_0000018cc0a20760 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a1f950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a77c70 .functor XOR 1, L_0000018cc0a5cb60, L_0000018cc0a5cac0, C4<0>, C4<0>;
L_0000018cc0a78140 .functor AND 1, L_0000018cc0a5cb60, L_0000018cc0a5cac0, C4<1>, C4<1>;
v0000018cc0a16d30_0 .net "A", 0 0, L_0000018cc0a5cb60;  alias, 1 drivers
v0000018cc0a15cf0_0 .net "B", 0 0, L_0000018cc0a5cac0;  alias, 1 drivers
v0000018cc0a15ed0_0 .net "C", 0 0, L_0000018cc0a78140;  alias, 1 drivers
v0000018cc0a15f70_0 .net "S", 0 0, L_0000018cc0a77c70;  alias, 1 drivers
S_0000018cc0a208f0 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a1f950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a78f40 .functor XOR 1, L_0000018cc0a5c5c0, L_0000018cc0a77c70, C4<0>, C4<0>;
L_0000018cc0a78ed0 .functor AND 1, L_0000018cc0a5c5c0, L_0000018cc0a77c70, C4<1>, C4<1>;
v0000018cc0a163d0_0 .net "A", 0 0, L_0000018cc0a5c5c0;  alias, 1 drivers
v0000018cc0a14b70_0 .net "B", 0 0, L_0000018cc0a77c70;  alias, 1 drivers
v0000018cc0a16470_0 .net "C", 0 0, L_0000018cc0a78ed0;  alias, 1 drivers
v0000018cc0a14c10_0 .net "S", 0 0, L_0000018cc0a78f40;  alias, 1 drivers
S_0000018cc0a1f310 .scope generate, "genblk1[23]" "genblk1[23]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ada50 .param/l "i" 0 3 19, +C4<010111>;
L_0000018cc0a77960 .functor XOR 1, L_0000018cc0a5db00, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a243a0_0 .net *"_ivl_0", 0 0, L_0000018cc0a5db00;  1 drivers
S_0000018cc0a1eb40 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a1f310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a78920 .functor OR 1, L_0000018cc0a77ff0, L_0000018cc0a783e0, C4<0>, C4<0>;
v0000018cc0a16fb0_0 .net "A", 0 0, L_0000018cc0a5de20;  1 drivers
v0000018cc0a17410_0 .net "B", 0 0, L_0000018cc0a5d2e0;  1 drivers
v0000018cc0a174b0_0 .net "C", 0 0, L_0000018cc0a78920;  1 drivers
v0000018cc0a17550_0 .net "C1", 0 0, L_0000018cc0a783e0;  1 drivers
v0000018cc0a239a0_0 .net "Cin", 0 0, L_0000018cc0a5c3e0;  1 drivers
v0000018cc0a24760_0 .net "S", 0 0, L_0000018cc0a777a0;  1 drivers
v0000018cc0a24800_0 .net "S1", 0 0, L_0000018cc0a78370;  1 drivers
v0000018cc0a23a40_0 .net "X", 0 0, L_0000018cc0a77ff0;  1 drivers
S_0000018cc0a1ecd0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a1eb40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a78370 .functor XOR 1, L_0000018cc0a5de20, L_0000018cc0a5d2e0, C4<0>, C4<0>;
L_0000018cc0a783e0 .functor AND 1, L_0000018cc0a5de20, L_0000018cc0a5d2e0, C4<1>, C4<1>;
v0000018cc0a17190_0 .net "A", 0 0, L_0000018cc0a5de20;  alias, 1 drivers
v0000018cc0a17050_0 .net "B", 0 0, L_0000018cc0a5d2e0;  alias, 1 drivers
v0000018cc0a17230_0 .net "C", 0 0, L_0000018cc0a783e0;  alias, 1 drivers
v0000018cc0a172d0_0 .net "S", 0 0, L_0000018cc0a78370;  alias, 1 drivers
S_0000018cc0a1f4a0 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a1eb40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a777a0 .functor XOR 1, L_0000018cc0a5c3e0, L_0000018cc0a78370, C4<0>, C4<0>;
L_0000018cc0a77ff0 .functor AND 1, L_0000018cc0a5c3e0, L_0000018cc0a78370, C4<1>, C4<1>;
v0000018cc0a170f0_0 .net "A", 0 0, L_0000018cc0a5c3e0;  alias, 1 drivers
v0000018cc0a175f0_0 .net "B", 0 0, L_0000018cc0a78370;  alias, 1 drivers
v0000018cc0a16f10_0 .net "C", 0 0, L_0000018cc0a77ff0;  alias, 1 drivers
v0000018cc0a17370_0 .net "S", 0 0, L_0000018cc0a777a0;  alias, 1 drivers
S_0000018cc0a1f180 .scope generate, "genblk1[24]" "genblk1[24]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ae310 .param/l "i" 0 3 19, +C4<011000>;
L_0000018cc0a779d0 .functor XOR 1, L_0000018cc0a5dba0, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a23c20_0 .net *"_ivl_0", 0 0, L_0000018cc0a5dba0;  1 drivers
S_0000018cc0a1ee60 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a1f180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a77a40 .functor OR 1, L_0000018cc0a78ca0, L_0000018cc0a77b20, C4<0>, C4<0>;
v0000018cc0a253e0_0 .net "A", 0 0, L_0000018cc0a5d380;  1 drivers
v0000018cc0a23680_0 .net "B", 0 0, L_0000018cc0a5dce0;  1 drivers
v0000018cc0a23f40_0 .net "C", 0 0, L_0000018cc0a77a40;  1 drivers
v0000018cc0a23900_0 .net "C1", 0 0, L_0000018cc0a77b20;  1 drivers
v0000018cc0a25ac0_0 .net "Cin", 0 0, L_0000018cc0a5c660;  1 drivers
v0000018cc0a23860_0 .net "S", 0 0, L_0000018cc0a78d80;  1 drivers
v0000018cc0a23e00_0 .net "S1", 0 0, L_0000018cc0a781b0;  1 drivers
v0000018cc0a25480_0 .net "X", 0 0, L_0000018cc0a78ca0;  1 drivers
S_0000018cc0a1f630 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a1ee60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a781b0 .functor XOR 1, L_0000018cc0a5d380, L_0000018cc0a5dce0, C4<0>, C4<0>;
L_0000018cc0a77b20 .functor AND 1, L_0000018cc0a5d380, L_0000018cc0a5dce0, C4<1>, C4<1>;
v0000018cc0a23540_0 .net "A", 0 0, L_0000018cc0a5d380;  alias, 1 drivers
v0000018cc0a24440_0 .net "B", 0 0, L_0000018cc0a5dce0;  alias, 1 drivers
v0000018cc0a235e0_0 .net "C", 0 0, L_0000018cc0a77b20;  alias, 1 drivers
v0000018cc0a23720_0 .net "S", 0 0, L_0000018cc0a781b0;  alias, 1 drivers
S_0000018cc0a1f7c0 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a1ee60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a78d80 .functor XOR 1, L_0000018cc0a5c660, L_0000018cc0a781b0, C4<0>, C4<0>;
L_0000018cc0a78ca0 .functor AND 1, L_0000018cc0a5c660, L_0000018cc0a781b0, C4<1>, C4<1>;
v0000018cc0a24e40_0 .net "A", 0 0, L_0000018cc0a5c660;  alias, 1 drivers
v0000018cc0a24260_0 .net "B", 0 0, L_0000018cc0a781b0;  alias, 1 drivers
v0000018cc0a23b80_0 .net "C", 0 0, L_0000018cc0a78ca0;  alias, 1 drivers
v0000018cc0a237c0_0 .net "S", 0 0, L_0000018cc0a78d80;  alias, 1 drivers
S_0000018cc0a1ff90 .scope generate, "genblk1[25]" "genblk1[25]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09adf10 .param/l "i" 0 3 19, +C4<011001>;
L_0000018cc0a77ab0 .functor XOR 1, L_0000018cc0a5e0a0, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a24120_0 .net *"_ivl_0", 0 0, L_0000018cc0a5e0a0;  1 drivers
S_0000018cc0a1fc70 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a1ff90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a77b90 .functor OR 1, L_0000018cc0a78450, L_0000018cc0a78fb0, C4<0>, C4<0>;
v0000018cc0a252a0_0 .net "A", 0 0, L_0000018cc0a5dd80;  1 drivers
v0000018cc0a234a0_0 .net "B", 0 0, L_0000018cc0a5e140;  1 drivers
v0000018cc0a23fe0_0 .net "C", 0 0, L_0000018cc0a77b90;  1 drivers
v0000018cc0a248a0_0 .net "C1", 0 0, L_0000018cc0a78fb0;  1 drivers
v0000018cc0a23d60_0 .net "Cin", 0 0, L_0000018cc0a5e1e0;  1 drivers
v0000018cc0a23ea0_0 .net "S", 0 0, L_0000018cc0a78990;  1 drivers
v0000018cc0a24080_0 .net "S1", 0 0, L_0000018cc0a78300;  1 drivers
v0000018cc0a255c0_0 .net "X", 0 0, L_0000018cc0a78450;  1 drivers
S_0000018cc0a20120 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a1fc70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a78300 .functor XOR 1, L_0000018cc0a5dd80, L_0000018cc0a5e140, C4<0>, C4<0>;
L_0000018cc0a78fb0 .functor AND 1, L_0000018cc0a5dd80, L_0000018cc0a5e140, C4<1>, C4<1>;
v0000018cc0a25a20_0 .net "A", 0 0, L_0000018cc0a5dd80;  alias, 1 drivers
v0000018cc0a23ae0_0 .net "B", 0 0, L_0000018cc0a5e140;  alias, 1 drivers
v0000018cc0a241c0_0 .net "C", 0 0, L_0000018cc0a78fb0;  alias, 1 drivers
v0000018cc0a25200_0 .net "S", 0 0, L_0000018cc0a78300;  alias, 1 drivers
S_0000018cc0a202b0 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a1fc70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a78990 .functor XOR 1, L_0000018cc0a5e1e0, L_0000018cc0a78300, C4<0>, C4<0>;
L_0000018cc0a78450 .functor AND 1, L_0000018cc0a5e1e0, L_0000018cc0a78300, C4<1>, C4<1>;
v0000018cc0a24300_0 .net "A", 0 0, L_0000018cc0a5e1e0;  alias, 1 drivers
v0000018cc0a23cc0_0 .net "B", 0 0, L_0000018cc0a78300;  alias, 1 drivers
v0000018cc0a24ee0_0 .net "C", 0 0, L_0000018cc0a78450;  alias, 1 drivers
v0000018cc0a249e0_0 .net "S", 0 0, L_0000018cc0a78990;  alias, 1 drivers
S_0000018cc0a20440 .scope generate, "genblk1[26]" "genblk1[26]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ae610 .param/l "i" 0 3 19, +C4<011010>;
L_0000018cc0a78530 .functor XOR 1, L_0000018cc0a5f7c0, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a250c0_0 .net *"_ivl_0", 0 0, L_0000018cc0a5f7c0;  1 drivers
S_0000018cc0a2a780 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a20440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a785a0 .functor OR 1, L_0000018cc0a77ce0, L_0000018cc0a79090, C4<0>, C4<0>;
v0000018cc0a25980_0 .net "A", 0 0, L_0000018cc0a5ed20;  1 drivers
v0000018cc0a24620_0 .net "B", 0 0, L_0000018cc0a5f720;  1 drivers
v0000018cc0a246c0_0 .net "C", 0 0, L_0000018cc0a785a0;  1 drivers
v0000018cc0a24b20_0 .net "C1", 0 0, L_0000018cc0a79090;  1 drivers
v0000018cc0a24bc0_0 .net "Cin", 0 0, L_0000018cc0a60440;  1 drivers
v0000018cc0a24c60_0 .net "S", 0 0, L_0000018cc0a784c0;  1 drivers
v0000018cc0a24da0_0 .net "S1", 0 0, L_0000018cc0a78a70;  1 drivers
v0000018cc0a23400_0 .net "X", 0 0, L_0000018cc0a77ce0;  1 drivers
S_0000018cc0a29010 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a2a780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a78a70 .functor XOR 1, L_0000018cc0a5ed20, L_0000018cc0a5f720, C4<0>, C4<0>;
L_0000018cc0a79090 .functor AND 1, L_0000018cc0a5ed20, L_0000018cc0a5f720, C4<1>, C4<1>;
v0000018cc0a24940_0 .net "A", 0 0, L_0000018cc0a5ed20;  alias, 1 drivers
v0000018cc0a25520_0 .net "B", 0 0, L_0000018cc0a5f720;  alias, 1 drivers
v0000018cc0a23360_0 .net "C", 0 0, L_0000018cc0a79090;  alias, 1 drivers
v0000018cc0a244e0_0 .net "S", 0 0, L_0000018cc0a78a70;  alias, 1 drivers
S_0000018cc0a297e0 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a2a780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a784c0 .functor XOR 1, L_0000018cc0a60440, L_0000018cc0a78a70, C4<0>, C4<0>;
L_0000018cc0a77ce0 .functor AND 1, L_0000018cc0a60440, L_0000018cc0a78a70, C4<1>, C4<1>;
v0000018cc0a24580_0 .net "A", 0 0, L_0000018cc0a60440;  alias, 1 drivers
v0000018cc0a24a80_0 .net "B", 0 0, L_0000018cc0a78a70;  alias, 1 drivers
v0000018cc0a25840_0 .net "C", 0 0, L_0000018cc0a77ce0;  alias, 1 drivers
v0000018cc0a24d00_0 .net "S", 0 0, L_0000018cc0a784c0;  alias, 1 drivers
S_0000018cc0a29e20 .scope generate, "genblk1[27]" "genblk1[27]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ae1d0 .param/l "i" 0 3 19, +C4<011011>;
L_0000018cc0a77c00 .functor XOR 1, L_0000018cc0a604e0, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a28220_0 .net *"_ivl_0", 0 0, L_0000018cc0a604e0;  1 drivers
S_0000018cc0a2a5f0 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a29e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a78a00 .functor OR 1, L_0000018cc0a77810, L_0000018cc0a778f0, C4<0>, C4<0>;
v0000018cc0a273c0_0 .net "A", 0 0, L_0000018cc0a60760;  1 drivers
v0000018cc0a26b00_0 .net "B", 0 0, L_0000018cc0a5e820;  1 drivers
v0000018cc0a27000_0 .net "C", 0 0, L_0000018cc0a78a00;  1 drivers
v0000018cc0a282c0_0 .net "C1", 0 0, L_0000018cc0a778f0;  1 drivers
v0000018cc0a25ca0_0 .net "Cin", 0 0, L_0000018cc0a5fd60;  1 drivers
v0000018cc0a26600_0 .net "S", 0 0, L_0000018cc0a78df0;  1 drivers
v0000018cc0a27be0_0 .net "S1", 0 0, L_0000018cc0a78610;  1 drivers
v0000018cc0a269c0_0 .net "X", 0 0, L_0000018cc0a77810;  1 drivers
S_0000018cc0a29c90 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a2a5f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a78610 .functor XOR 1, L_0000018cc0a60760, L_0000018cc0a5e820, C4<0>, C4<0>;
L_0000018cc0a778f0 .functor AND 1, L_0000018cc0a60760, L_0000018cc0a5e820, C4<1>, C4<1>;
v0000018cc0a24f80_0 .net "A", 0 0, L_0000018cc0a60760;  alias, 1 drivers
v0000018cc0a25020_0 .net "B", 0 0, L_0000018cc0a5e820;  alias, 1 drivers
v0000018cc0a25160_0 .net "C", 0 0, L_0000018cc0a778f0;  alias, 1 drivers
v0000018cc0a25340_0 .net "S", 0 0, L_0000018cc0a78610;  alias, 1 drivers
S_0000018cc0a28e80 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a2a5f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a78df0 .functor XOR 1, L_0000018cc0a5fd60, L_0000018cc0a78610, C4<0>, C4<0>;
L_0000018cc0a77810 .functor AND 1, L_0000018cc0a5fd60, L_0000018cc0a78610, C4<1>, C4<1>;
v0000018cc0a25660_0 .net "A", 0 0, L_0000018cc0a5fd60;  alias, 1 drivers
v0000018cc0a25700_0 .net "B", 0 0, L_0000018cc0a78610;  alias, 1 drivers
v0000018cc0a257a0_0 .net "C", 0 0, L_0000018cc0a77810;  alias, 1 drivers
v0000018cc0a258e0_0 .net "S", 0 0, L_0000018cc0a78df0;  alias, 1 drivers
S_0000018cc0a29650 .scope generate, "genblk1[28]" "genblk1[28]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09adf90 .param/l "i" 0 3 19, +C4<011100>;
L_0000018cc0a78840 .functor XOR 1, L_0000018cc0a5f860, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a26d80_0 .net *"_ivl_0", 0 0, L_0000018cc0a5f860;  1 drivers
S_0000018cc0a291a0 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a29650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a77880 .functor OR 1, L_0000018cc0a78760, L_0000018cc0a77ea0, C4<0>, C4<0>;
v0000018cc0a275a0_0 .net "A", 0 0, L_0000018cc0a5edc0;  1 drivers
v0000018cc0a25d40_0 .net "B", 0 0, L_0000018cc0a60080;  1 drivers
v0000018cc0a27640_0 .net "C", 0 0, L_0000018cc0a77880;  1 drivers
v0000018cc0a262e0_0 .net "C1", 0 0, L_0000018cc0a77ea0;  1 drivers
v0000018cc0a25de0_0 .net "Cin", 0 0, L_0000018cc0a5f900;  1 drivers
v0000018cc0a25f20_0 .net "S", 0 0, L_0000018cc0a786f0;  1 drivers
v0000018cc0a27dc0_0 .net "S1", 0 0, L_0000018cc0a77d50;  1 drivers
v0000018cc0a26740_0 .net "X", 0 0, L_0000018cc0a78760;  1 drivers
S_0000018cc0a29330 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a291a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a77d50 .functor XOR 1, L_0000018cc0a5edc0, L_0000018cc0a60080, C4<0>, C4<0>;
L_0000018cc0a77ea0 .functor AND 1, L_0000018cc0a5edc0, L_0000018cc0a60080, C4<1>, C4<1>;
v0000018cc0a27140_0 .net "A", 0 0, L_0000018cc0a5edc0;  alias, 1 drivers
v0000018cc0a278c0_0 .net "B", 0 0, L_0000018cc0a60080;  alias, 1 drivers
v0000018cc0a26ce0_0 .net "C", 0 0, L_0000018cc0a77ea0;  alias, 1 drivers
v0000018cc0a26ec0_0 .net "S", 0 0, L_0000018cc0a77d50;  alias, 1 drivers
S_0000018cc0a2a140 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a291a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a786f0 .functor XOR 1, L_0000018cc0a5f900, L_0000018cc0a77d50, C4<0>, C4<0>;
L_0000018cc0a78760 .functor AND 1, L_0000018cc0a5f900, L_0000018cc0a77d50, C4<1>, C4<1>;
v0000018cc0a26240_0 .net "A", 0 0, L_0000018cc0a5f900;  alias, 1 drivers
v0000018cc0a26c40_0 .net "B", 0 0, L_0000018cc0a77d50;  alias, 1 drivers
v0000018cc0a266a0_0 .net "C", 0 0, L_0000018cc0a78760;  alias, 1 drivers
v0000018cc0a25e80_0 .net "S", 0 0, L_0000018cc0a786f0;  alias, 1 drivers
S_0000018cc0a294c0 .scope generate, "genblk1[29]" "genblk1[29]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ae050 .param/l "i" 0 3 19, +C4<011101>;
L_0000018cc0a77dc0 .functor XOR 1, L_0000018cc0a5f9a0, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a271e0_0 .net *"_ivl_0", 0 0, L_0000018cc0a5f9a0;  1 drivers
S_0000018cc0a29970 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a294c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a788b0 .functor OR 1, L_0000018cc0a776c0, L_0000018cc0a787d0, C4<0>, C4<0>;
v0000018cc0a27820_0 .net "A", 0 0, L_0000018cc0a5ee60;  1 drivers
v0000018cc0a26880_0 .net "B", 0 0, L_0000018cc0a60c60;  1 drivers
v0000018cc0a27780_0 .net "C", 0 0, L_0000018cc0a788b0;  1 drivers
v0000018cc0a26100_0 .net "C1", 0 0, L_0000018cc0a787d0;  1 drivers
v0000018cc0a27960_0 .net "Cin", 0 0, L_0000018cc0a5fea0;  1 drivers
v0000018cc0a267e0_0 .net "S", 0 0, L_0000018cc0a775e0;  1 drivers
v0000018cc0a27b40_0 .net "S1", 0 0, L_0000018cc0a78680;  1 drivers
v0000018cc0a27c80_0 .net "X", 0 0, L_0000018cc0a776c0;  1 drivers
S_0000018cc0a29b00 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a29970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a78680 .functor XOR 1, L_0000018cc0a5ee60, L_0000018cc0a60c60, C4<0>, C4<0>;
L_0000018cc0a787d0 .functor AND 1, L_0000018cc0a5ee60, L_0000018cc0a60c60, C4<1>, C4<1>;
v0000018cc0a26ba0_0 .net "A", 0 0, L_0000018cc0a5ee60;  alias, 1 drivers
v0000018cc0a261a0_0 .net "B", 0 0, L_0000018cc0a60c60;  alias, 1 drivers
v0000018cc0a27e60_0 .net "C", 0 0, L_0000018cc0a787d0;  alias, 1 drivers
v0000018cc0a276e0_0 .net "S", 0 0, L_0000018cc0a78680;  alias, 1 drivers
S_0000018cc0a29fb0 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a29970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a775e0 .functor XOR 1, L_0000018cc0a5fea0, L_0000018cc0a78680, C4<0>, C4<0>;
L_0000018cc0a776c0 .functor AND 1, L_0000018cc0a5fea0, L_0000018cc0a78680, C4<1>, C4<1>;
v0000018cc0a27aa0_0 .net "A", 0 0, L_0000018cc0a5fea0;  alias, 1 drivers
v0000018cc0a27f00_0 .net "B", 0 0, L_0000018cc0a78680;  alias, 1 drivers
v0000018cc0a28040_0 .net "C", 0 0, L_0000018cc0a776c0;  alias, 1 drivers
v0000018cc0a27a00_0 .net "S", 0 0, L_0000018cc0a775e0;  alias, 1 drivers
S_0000018cc0a2a910 .scope generate, "genblk1[30]" "genblk1[30]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ae450 .param/l "i" 0 3 19, +C4<011110>;
L_0000018cc0a78ae0 .functor XOR 1, L_0000018cc0a5fa40, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a270a0_0 .net *"_ivl_0", 0 0, L_0000018cc0a5fa40;  1 drivers
S_0000018cc0a2a2d0 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a2a910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a77570 .functor OR 1, L_0000018cc0a77f10, L_0000018cc0a78b50, C4<0>, C4<0>;
v0000018cc0a28180_0 .net "A", 0 0, L_0000018cc0a5fe00;  1 drivers
v0000018cc0a26e20_0 .net "B", 0 0, L_0000018cc0a5f5e0;  1 drivers
v0000018cc0a26f60_0 .net "C", 0 0, L_0000018cc0a77570;  1 drivers
v0000018cc0a25c00_0 .net "C1", 0 0, L_0000018cc0a78b50;  1 drivers
v0000018cc0a26560_0 .net "Cin", 0 0, L_0000018cc0a5ff40;  1 drivers
v0000018cc0a26060_0 .net "S", 0 0, L_0000018cc0a77e30;  1 drivers
v0000018cc0a26a60_0 .net "S1", 0 0, L_0000018cc0a79100;  1 drivers
v0000018cc0a264c0_0 .net "X", 0 0, L_0000018cc0a77f10;  1 drivers
S_0000018cc0a28b60 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a2a2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a79100 .functor XOR 1, L_0000018cc0a5fe00, L_0000018cc0a5f5e0, C4<0>, C4<0>;
L_0000018cc0a78b50 .functor AND 1, L_0000018cc0a5fe00, L_0000018cc0a5f5e0, C4<1>, C4<1>;
v0000018cc0a26920_0 .net "A", 0 0, L_0000018cc0a5fe00;  alias, 1 drivers
v0000018cc0a27d20_0 .net "B", 0 0, L_0000018cc0a5f5e0;  alias, 1 drivers
v0000018cc0a27fa0_0 .net "C", 0 0, L_0000018cc0a78b50;  alias, 1 drivers
v0000018cc0a26380_0 .net "S", 0 0, L_0000018cc0a79100;  alias, 1 drivers
S_0000018cc0a2a460 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a2a2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a77e30 .functor XOR 1, L_0000018cc0a5ff40, L_0000018cc0a79100, C4<0>, C4<0>;
L_0000018cc0a77f10 .functor AND 1, L_0000018cc0a5ff40, L_0000018cc0a79100, C4<1>, C4<1>;
v0000018cc0a280e0_0 .net "A", 0 0, L_0000018cc0a5ff40;  alias, 1 drivers
v0000018cc0a26420_0 .net "B", 0 0, L_0000018cc0a79100;  alias, 1 drivers
v0000018cc0a25b60_0 .net "C", 0 0, L_0000018cc0a77f10;  alias, 1 drivers
v0000018cc0a25fc0_0 .net "S", 0 0, L_0000018cc0a77e30;  alias, 1 drivers
S_0000018cc0a28cf0 .scope generate, "genblk1[31]" "genblk1[31]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ae350 .param/l "i" 0 3 19, +C4<011111>;
L_0000018cc0a78bc0 .functor XOR 1, L_0000018cc0a5ef00, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a22a00_0 .net *"_ivl_0", 0 0, L_0000018cc0a5ef00;  1 drivers
S_0000018cc0a2ae90 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a28cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a78d10 .functor OR 1, L_0000018cc0a77650, L_0000018cc0a78060, C4<0>, C4<0>;
v0000018cc0a289a0_0 .net "A", 0 0, L_0000018cc0a5f680;  1 drivers
v0000018cc0a28900_0 .net "B", 0 0, L_0000018cc0a5ffe0;  1 drivers
v0000018cc0a28680_0 .net "C", 0 0, L_0000018cc0a78d10;  1 drivers
v0000018cc0a28860_0 .net "C1", 0 0, L_0000018cc0a78060;  1 drivers
v0000018cc0a28720_0 .net "Cin", 0 0, L_0000018cc0a60800;  1 drivers
v0000018cc0a28a40_0 .net "S", 0 0, L_0000018cc0a78c30;  1 drivers
v0000018cc0a28360_0 .net "S1", 0 0, L_0000018cc0a77f80;  1 drivers
v0000018cc0a28400_0 .net "X", 0 0, L_0000018cc0a77650;  1 drivers
S_0000018cc0a2b020 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a2ae90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a77f80 .functor XOR 1, L_0000018cc0a5f680, L_0000018cc0a5ffe0, C4<0>, C4<0>;
L_0000018cc0a78060 .functor AND 1, L_0000018cc0a5f680, L_0000018cc0a5ffe0, C4<1>, C4<1>;
v0000018cc0a27280_0 .net "A", 0 0, L_0000018cc0a5f680;  alias, 1 drivers
v0000018cc0a27320_0 .net "B", 0 0, L_0000018cc0a5ffe0;  alias, 1 drivers
v0000018cc0a27460_0 .net "C", 0 0, L_0000018cc0a78060;  alias, 1 drivers
v0000018cc0a27500_0 .net "S", 0 0, L_0000018cc0a77f80;  alias, 1 drivers
S_0000018cc0a2b1b0 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a2ae90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a78c30 .functor XOR 1, L_0000018cc0a60800, L_0000018cc0a77f80, C4<0>, C4<0>;
L_0000018cc0a77650 .functor AND 1, L_0000018cc0a60800, L_0000018cc0a77f80, C4<1>, C4<1>;
v0000018cc0a284a0_0 .net "A", 0 0, L_0000018cc0a60800;  alias, 1 drivers
v0000018cc0a285e0_0 .net "B", 0 0, L_0000018cc0a77f80;  alias, 1 drivers
v0000018cc0a28540_0 .net "C", 0 0, L_0000018cc0a77650;  alias, 1 drivers
v0000018cc0a287c0_0 .net "S", 0 0, L_0000018cc0a78c30;  alias, 1 drivers
S_0000018cc0a2c790 .scope generate, "genblk1[32]" "genblk1[32]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ae390 .param/l "i" 0 3 19, +C4<0100000>;
L_0000018cc0a78e60 .functor XOR 1, L_0000018cc0a60a80, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a20fc0_0 .net *"_ivl_0", 0 0, L_0000018cc0a60a80;  1 drivers
S_0000018cc0a2b340 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a2c790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a7e130 .functor OR 1, L_0000018cc0a7d1e0, L_0000018cc0a7e050, C4<0>, C4<0>;
v0000018cc0a21560_0 .net "A", 0 0, L_0000018cc0a5fae0;  1 drivers
v0000018cc0a22280_0 .net "B", 0 0, L_0000018cc0a60bc0;  1 drivers
v0000018cc0a21380_0 .net "C", 0 0, L_0000018cc0a7e130;  1 drivers
v0000018cc0a21740_0 .net "C1", 0 0, L_0000018cc0a7e050;  1 drivers
v0000018cc0a22d20_0 .net "Cin", 0 0, L_0000018cc0a5fb80;  1 drivers
v0000018cc0a21060_0 .net "S", 0 0, L_0000018cc0a7dcd0;  1 drivers
v0000018cc0a22640_0 .net "S1", 0 0, L_0000018cc0a77730;  1 drivers
v0000018cc0a21100_0 .net "X", 0 0, L_0000018cc0a7d1e0;  1 drivers
S_0000018cc0a2b4d0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a2b340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a77730 .functor XOR 1, L_0000018cc0a5fae0, L_0000018cc0a60bc0, C4<0>, C4<0>;
L_0000018cc0a7e050 .functor AND 1, L_0000018cc0a5fae0, L_0000018cc0a60bc0, C4<1>, C4<1>;
v0000018cc0a223c0_0 .net "A", 0 0, L_0000018cc0a5fae0;  alias, 1 drivers
v0000018cc0a21420_0 .net "B", 0 0, L_0000018cc0a60bc0;  alias, 1 drivers
v0000018cc0a211a0_0 .net "C", 0 0, L_0000018cc0a7e050;  alias, 1 drivers
v0000018cc0a228c0_0 .net "S", 0 0, L_0000018cc0a77730;  alias, 1 drivers
S_0000018cc0a2c150 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a2b340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7dcd0 .functor XOR 1, L_0000018cc0a5fb80, L_0000018cc0a77730, C4<0>, C4<0>;
L_0000018cc0a7d1e0 .functor AND 1, L_0000018cc0a5fb80, L_0000018cc0a77730, C4<1>, C4<1>;
v0000018cc0a22780_0 .net "A", 0 0, L_0000018cc0a5fb80;  alias, 1 drivers
v0000018cc0a225a0_0 .net "B", 0 0, L_0000018cc0a77730;  alias, 1 drivers
v0000018cc0a22dc0_0 .net "C", 0 0, L_0000018cc0a7d1e0;  alias, 1 drivers
v0000018cc0a20c00_0 .net "S", 0 0, L_0000018cc0a7dcd0;  alias, 1 drivers
S_0000018cc0a2bca0 .scope generate, "genblk1[33]" "genblk1[33]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ae4d0 .param/l "i" 0 3 19, +C4<0100001>;
L_0000018cc0a7e600 .functor XOR 1, L_0000018cc0a5e960, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a22460_0 .net *"_ivl_0", 0 0, L_0000018cc0a5e960;  1 drivers
S_0000018cc0a2b660 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a2bca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a7d250 .functor OR 1, L_0000018cc0a7ddb0, L_0000018cc0a7dc60, C4<0>, C4<0>;
v0000018cc0a21240_0 .net "A", 0 0, L_0000018cc0a60b20;  1 drivers
v0000018cc0a22320_0 .net "B", 0 0, L_0000018cc0a60d00;  1 drivers
v0000018cc0a22000_0 .net "C", 0 0, L_0000018cc0a7d250;  1 drivers
v0000018cc0a22f00_0 .net "C1", 0 0, L_0000018cc0a7dc60;  1 drivers
v0000018cc0a226e0_0 .net "Cin", 0 0, L_0000018cc0a60da0;  1 drivers
v0000018cc0a22820_0 .net "S", 0 0, L_0000018cc0a7da30;  1 drivers
v0000018cc0a21d80_0 .net "S1", 0 0, L_0000018cc0a7e1a0;  1 drivers
v0000018cc0a217e0_0 .net "X", 0 0, L_0000018cc0a7ddb0;  1 drivers
S_0000018cc0a2b7f0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a2b660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7e1a0 .functor XOR 1, L_0000018cc0a60b20, L_0000018cc0a60d00, C4<0>, C4<0>;
L_0000018cc0a7dc60 .functor AND 1, L_0000018cc0a60b20, L_0000018cc0a60d00, C4<1>, C4<1>;
v0000018cc0a20d40_0 .net "A", 0 0, L_0000018cc0a60b20;  alias, 1 drivers
v0000018cc0a21600_0 .net "B", 0 0, L_0000018cc0a60d00;  alias, 1 drivers
v0000018cc0a219c0_0 .net "C", 0 0, L_0000018cc0a7dc60;  alias, 1 drivers
v0000018cc0a21b00_0 .net "S", 0 0, L_0000018cc0a7e1a0;  alias, 1 drivers
S_0000018cc0a2b980 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a2b660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7da30 .functor XOR 1, L_0000018cc0a60da0, L_0000018cc0a7e1a0, C4<0>, C4<0>;
L_0000018cc0a7ddb0 .functor AND 1, L_0000018cc0a60da0, L_0000018cc0a7e1a0, C4<1>, C4<1>;
v0000018cc0a21ce0_0 .net "A", 0 0, L_0000018cc0a60da0;  alias, 1 drivers
v0000018cc0a216a0_0 .net "B", 0 0, L_0000018cc0a7e1a0;  alias, 1 drivers
v0000018cc0a221e0_0 .net "C", 0 0, L_0000018cc0a7ddb0;  alias, 1 drivers
v0000018cc0a214c0_0 .net "S", 0 0, L_0000018cc0a7da30;  alias, 1 drivers
S_0000018cc0a2be30 .scope generate, "genblk1[34]" "genblk1[34]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ae490 .param/l "i" 0 3 19, +C4<0100010>;
L_0000018cc0a7df00 .functor XOR 1, L_0000018cc0a60120, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a22c80_0 .net *"_ivl_0", 0 0, L_0000018cc0a60120;  1 drivers
S_0000018cc0a2bb10 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a2be30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a7e750 .functor OR 1, L_0000018cc0a7e670, L_0000018cc0a7d170, C4<0>, C4<0>;
v0000018cc0a22be0_0 .net "A", 0 0, L_0000018cc0a5f540;  1 drivers
v0000018cc0a232c0_0 .net "B", 0 0, L_0000018cc0a601c0;  1 drivers
v0000018cc0a21ba0_0 .net "C", 0 0, L_0000018cc0a7e750;  1 drivers
v0000018cc0a21a60_0 .net "C1", 0 0, L_0000018cc0a7d170;  1 drivers
v0000018cc0a22aa0_0 .net "Cin", 0 0, L_0000018cc0a60260;  1 drivers
v0000018cc0a22140_0 .net "S", 0 0, L_0000018cc0a7d330;  1 drivers
v0000018cc0a21c40_0 .net "S1", 0 0, L_0000018cc0a7e590;  1 drivers
v0000018cc0a22b40_0 .net "X", 0 0, L_0000018cc0a7e670;  1 drivers
S_0000018cc0a2bfc0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a2bb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7e590 .functor XOR 1, L_0000018cc0a5f540, L_0000018cc0a601c0, C4<0>, C4<0>;
L_0000018cc0a7d170 .functor AND 1, L_0000018cc0a5f540, L_0000018cc0a601c0, C4<1>, C4<1>;
v0000018cc0a212e0_0 .net "A", 0 0, L_0000018cc0a5f540;  alias, 1 drivers
v0000018cc0a22500_0 .net "B", 0 0, L_0000018cc0a601c0;  alias, 1 drivers
v0000018cc0a21880_0 .net "C", 0 0, L_0000018cc0a7d170;  alias, 1 drivers
v0000018cc0a22e60_0 .net "S", 0 0, L_0000018cc0a7e590;  alias, 1 drivers
S_0000018cc0a2c2e0 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a2bb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7d330 .functor XOR 1, L_0000018cc0a60260, L_0000018cc0a7e590, C4<0>, C4<0>;
L_0000018cc0a7e670 .functor AND 1, L_0000018cc0a60260, L_0000018cc0a7e590, C4<1>, C4<1>;
v0000018cc0a21e20_0 .net "A", 0 0, L_0000018cc0a60260;  alias, 1 drivers
v0000018cc0a230e0_0 .net "B", 0 0, L_0000018cc0a7e590;  alias, 1 drivers
v0000018cc0a22960_0 .net "C", 0 0, L_0000018cc0a7e670;  alias, 1 drivers
v0000018cc0a21920_0 .net "S", 0 0, L_0000018cc0a7d330;  alias, 1 drivers
S_0000018cc0a2ab70 .scope generate, "genblk1[35]" "genblk1[35]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ae710 .param/l "i" 0 3 19, +C4<0100011>;
L_0000018cc0a7d5d0 .functor XOR 1, L_0000018cc0a5e640, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a35210_0 .net *"_ivl_0", 0 0, L_0000018cc0a5e640;  1 drivers
S_0000018cc0a2c470 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a2ab70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a7e7c0 .functor OR 1, L_0000018cc0a7d640, L_0000018cc0a7ce60, C4<0>, C4<0>;
v0000018cc0a20b60_0 .net "A", 0 0, L_0000018cc0a608a0;  1 drivers
v0000018cc0a20de0_0 .net "B", 0 0, L_0000018cc0a60300;  1 drivers
v0000018cc0a20e80_0 .net "C", 0 0, L_0000018cc0a7e7c0;  1 drivers
v0000018cc0a20f20_0 .net "C1", 0 0, L_0000018cc0a7ce60;  1 drivers
v0000018cc0a36a70_0 .net "Cin", 0 0, L_0000018cc0a5ebe0;  1 drivers
v0000018cc0a36bb0_0 .net "S", 0 0, L_0000018cc0a7daa0;  1 drivers
v0000018cc0a367f0_0 .net "S1", 0 0, L_0000018cc0a7de20;  1 drivers
v0000018cc0a35350_0 .net "X", 0 0, L_0000018cc0a7d640;  1 drivers
S_0000018cc0a2c920 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a2c470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7de20 .functor XOR 1, L_0000018cc0a608a0, L_0000018cc0a60300, C4<0>, C4<0>;
L_0000018cc0a7ce60 .functor AND 1, L_0000018cc0a608a0, L_0000018cc0a60300, C4<1>, C4<1>;
v0000018cc0a21ec0_0 .net "A", 0 0, L_0000018cc0a608a0;  alias, 1 drivers
v0000018cc0a21f60_0 .net "B", 0 0, L_0000018cc0a60300;  alias, 1 drivers
v0000018cc0a22fa0_0 .net "C", 0 0, L_0000018cc0a7ce60;  alias, 1 drivers
v0000018cc0a20ca0_0 .net "S", 0 0, L_0000018cc0a7de20;  alias, 1 drivers
S_0000018cc0a2c600 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a2c470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7daa0 .functor XOR 1, L_0000018cc0a5ebe0, L_0000018cc0a7de20, C4<0>, C4<0>;
L_0000018cc0a7d640 .functor AND 1, L_0000018cc0a5ebe0, L_0000018cc0a7de20, C4<1>, C4<1>;
v0000018cc0a23040_0 .net "A", 0 0, L_0000018cc0a5ebe0;  alias, 1 drivers
v0000018cc0a23180_0 .net "B", 0 0, L_0000018cc0a7de20;  alias, 1 drivers
v0000018cc0a220a0_0 .net "C", 0 0, L_0000018cc0a7d640;  alias, 1 drivers
v0000018cc0a23220_0 .net "S", 0 0, L_0000018cc0a7daa0;  alias, 1 drivers
S_0000018cc0a2ad00 .scope generate, "genblk1[36]" "genblk1[36]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ae510 .param/l "i" 0 3 19, +C4<0100100>;
L_0000018cc0a7d790 .functor XOR 1, L_0000018cc0a5f040, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a36ed0_0 .net *"_ivl_0", 0 0, L_0000018cc0a5f040;  1 drivers
S_0000018cc0a3dbc0 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a2ad00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a7ced0 .functor OR 1, L_0000018cc0a7d2c0, L_0000018cc0a7db10, C4<0>, C4<0>;
v0000018cc0a36c50_0 .net "A", 0 0, L_0000018cc0a5fcc0;  1 drivers
v0000018cc0a35f30_0 .net "B", 0 0, L_0000018cc0a603a0;  1 drivers
v0000018cc0a36110_0 .net "C", 0 0, L_0000018cc0a7ced0;  1 drivers
v0000018cc0a37330_0 .net "C1", 0 0, L_0000018cc0a7db10;  1 drivers
v0000018cc0a357b0_0 .net "Cin", 0 0, L_0000018cc0a5e8c0;  1 drivers
v0000018cc0a37470_0 .net "S", 0 0, L_0000018cc0a7d800;  1 drivers
v0000018cc0a35cb0_0 .net "S1", 0 0, L_0000018cc0a7e830;  1 drivers
v0000018cc0a35490_0 .net "X", 0 0, L_0000018cc0a7d2c0;  1 drivers
S_0000018cc0a3e840 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a3dbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7e830 .functor XOR 1, L_0000018cc0a5fcc0, L_0000018cc0a603a0, C4<0>, C4<0>;
L_0000018cc0a7db10 .functor AND 1, L_0000018cc0a5fcc0, L_0000018cc0a603a0, C4<1>, C4<1>;
v0000018cc0a35850_0 .net "A", 0 0, L_0000018cc0a5fcc0;  alias, 1 drivers
v0000018cc0a36e30_0 .net "B", 0 0, L_0000018cc0a603a0;  alias, 1 drivers
v0000018cc0a36b10_0 .net "C", 0 0, L_0000018cc0a7db10;  alias, 1 drivers
v0000018cc0a35530_0 .net "S", 0 0, L_0000018cc0a7e830;  alias, 1 drivers
S_0000018cc0a3d260 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a3dbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7d800 .functor XOR 1, L_0000018cc0a5e8c0, L_0000018cc0a7e830, C4<0>, C4<0>;
L_0000018cc0a7d2c0 .functor AND 1, L_0000018cc0a5e8c0, L_0000018cc0a7e830, C4<1>, C4<1>;
v0000018cc0a371f0_0 .net "A", 0 0, L_0000018cc0a5e8c0;  alias, 1 drivers
v0000018cc0a35670_0 .net "B", 0 0, L_0000018cc0a7e830;  alias, 1 drivers
v0000018cc0a34db0_0 .net "C", 0 0, L_0000018cc0a7d2c0;  alias, 1 drivers
v0000018cc0a352b0_0 .net "S", 0 0, L_0000018cc0a7d800;  alias, 1 drivers
S_0000018cc0a3dd50 .scope generate, "genblk1[37]" "genblk1[37]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ae590 .param/l "i" 0 3 19, +C4<0100101>;
L_0000018cc0a7d870 .functor XOR 1, L_0000018cc0a5e6e0, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a36750_0 .net *"_ivl_0", 0 0, L_0000018cc0a5e6e0;  1 drivers
S_0000018cc0a3dee0 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a3dd50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a7e8a0 .functor OR 1, L_0000018cc0a7d020, L_0000018cc0a7d950, C4<0>, C4<0>;
v0000018cc0a353f0_0 .net "A", 0 0, L_0000018cc0a5e780;  1 drivers
v0000018cc0a370b0_0 .net "B", 0 0, L_0000018cc0a5fc20;  1 drivers
v0000018cc0a36890_0 .net "C", 0 0, L_0000018cc0a7e8a0;  1 drivers
v0000018cc0a37290_0 .net "C1", 0 0, L_0000018cc0a7d950;  1 drivers
v0000018cc0a36390_0 .net "Cin", 0 0, L_0000018cc0a60580;  1 drivers
v0000018cc0a35990_0 .net "S", 0 0, L_0000018cc0a7d3a0;  1 drivers
v0000018cc0a36070_0 .net "S1", 0 0, L_0000018cc0a7cfb0;  1 drivers
v0000018cc0a36cf0_0 .net "X", 0 0, L_0000018cc0a7d020;  1 drivers
S_0000018cc0a3e9d0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a3dee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7cfb0 .functor XOR 1, L_0000018cc0a5e780, L_0000018cc0a5fc20, C4<0>, C4<0>;
L_0000018cc0a7d950 .functor AND 1, L_0000018cc0a5e780, L_0000018cc0a5fc20, C4<1>, C4<1>;
v0000018cc0a35d50_0 .net "A", 0 0, L_0000018cc0a5e780;  alias, 1 drivers
v0000018cc0a37010_0 .net "B", 0 0, L_0000018cc0a5fc20;  alias, 1 drivers
v0000018cc0a350d0_0 .net "C", 0 0, L_0000018cc0a7d950;  alias, 1 drivers
v0000018cc0a355d0_0 .net "S", 0 0, L_0000018cc0a7cfb0;  alias, 1 drivers
S_0000018cc0a3eb60 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a3dee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7d3a0 .functor XOR 1, L_0000018cc0a60580, L_0000018cc0a7cfb0, C4<0>, C4<0>;
L_0000018cc0a7d020 .functor AND 1, L_0000018cc0a60580, L_0000018cc0a7cfb0, C4<1>, C4<1>;
v0000018cc0a35710_0 .net "A", 0 0, L_0000018cc0a60580;  alias, 1 drivers
v0000018cc0a358f0_0 .net "B", 0 0, L_0000018cc0a7cfb0;  alias, 1 drivers
v0000018cc0a35ad0_0 .net "C", 0 0, L_0000018cc0a7d020;  alias, 1 drivers
v0000018cc0a35fd0_0 .net "S", 0 0, L_0000018cc0a7d3a0;  alias, 1 drivers
S_0000018cc0a3cdb0 .scope generate, "genblk1[38]" "genblk1[38]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ad7d0 .param/l "i" 0 3 19, +C4<0100110>;
L_0000018cc0a7cf40 .functor XOR 1, L_0000018cc0a5ea00, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a36430_0 .net *"_ivl_0", 0 0, L_0000018cc0a5ea00;  1 drivers
S_0000018cc0a3d8a0 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a3cdb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a7dd40 .functor OR 1, L_0000018cc0a7de90, L_0000018cc0a7d090, C4<0>, C4<0>;
v0000018cc0a369d0_0 .net "A", 0 0, L_0000018cc0a60620;  1 drivers
v0000018cc0a36250_0 .net "B", 0 0, L_0000018cc0a5efa0;  1 drivers
v0000018cc0a35e90_0 .net "C", 0 0, L_0000018cc0a7dd40;  1 drivers
v0000018cc0a35c10_0 .net "C1", 0 0, L_0000018cc0a7d090;  1 drivers
v0000018cc0a37150_0 .net "Cin", 0 0, L_0000018cc0a5eaa0;  1 drivers
v0000018cc0a362f0_0 .net "S", 0 0, L_0000018cc0a7db80;  1 drivers
v0000018cc0a35170_0 .net "S1", 0 0, L_0000018cc0a7cd10;  1 drivers
v0000018cc0a36d90_0 .net "X", 0 0, L_0000018cc0a7de90;  1 drivers
S_0000018cc0a3cf40 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a3d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7cd10 .functor XOR 1, L_0000018cc0a60620, L_0000018cc0a5efa0, C4<0>, C4<0>;
L_0000018cc0a7d090 .functor AND 1, L_0000018cc0a60620, L_0000018cc0a5efa0, C4<1>, C4<1>;
v0000018cc0a35a30_0 .net "A", 0 0, L_0000018cc0a60620;  alias, 1 drivers
v0000018cc0a361b0_0 .net "B", 0 0, L_0000018cc0a5efa0;  alias, 1 drivers
v0000018cc0a366b0_0 .net "C", 0 0, L_0000018cc0a7d090;  alias, 1 drivers
v0000018cc0a34e50_0 .net "S", 0 0, L_0000018cc0a7cd10;  alias, 1 drivers
S_0000018cc0a3d0d0 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a3d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7db80 .functor XOR 1, L_0000018cc0a5eaa0, L_0000018cc0a7cd10, C4<0>, C4<0>;
L_0000018cc0a7de90 .functor AND 1, L_0000018cc0a5eaa0, L_0000018cc0a7cd10, C4<1>, C4<1>;
v0000018cc0a36610_0 .net "A", 0 0, L_0000018cc0a5eaa0;  alias, 1 drivers
v0000018cc0a36930_0 .net "B", 0 0, L_0000018cc0a7cd10;  alias, 1 drivers
v0000018cc0a35df0_0 .net "C", 0 0, L_0000018cc0a7de90;  alias, 1 drivers
v0000018cc0a35b70_0 .net "S", 0 0, L_0000018cc0a7db80;  alias, 1 drivers
S_0000018cc0a3e390 .scope generate, "genblk1[39]" "genblk1[39]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ae150 .param/l "i" 0 3 19, +C4<0100111>;
L_0000018cc0a7d410 .functor XOR 1, L_0000018cc0a5eb40, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a38ff0_0 .net *"_ivl_0", 0 0, L_0000018cc0a5eb40;  1 drivers
S_0000018cc0a3e200 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a3e390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a7d4f0 .functor OR 1, L_0000018cc0a7d480, L_0000018cc0a7d100, C4<0>, C4<0>;
v0000018cc0a37fb0_0 .net "A", 0 0, L_0000018cc0a60940;  1 drivers
v0000018cc0a39bd0_0 .net "B", 0 0, L_0000018cc0a5ec80;  1 drivers
v0000018cc0a38910_0 .net "C", 0 0, L_0000018cc0a7d4f0;  1 drivers
v0000018cc0a39a90_0 .net "C1", 0 0, L_0000018cc0a7d100;  1 drivers
v0000018cc0a37d30_0 .net "Cin", 0 0, L_0000018cc0a606c0;  1 drivers
v0000018cc0a38eb0_0 .net "S", 0 0, L_0000018cc0a7df70;  1 drivers
v0000018cc0a37650_0 .net "S1", 0 0, L_0000018cc0a7e520;  1 drivers
v0000018cc0a376f0_0 .net "X", 0 0, L_0000018cc0a7d480;  1 drivers
S_0000018cc0a3da30 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a3e200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7e520 .functor XOR 1, L_0000018cc0a60940, L_0000018cc0a5ec80, C4<0>, C4<0>;
L_0000018cc0a7d100 .functor AND 1, L_0000018cc0a60940, L_0000018cc0a5ec80, C4<1>, C4<1>;
v0000018cc0a36f70_0 .net "A", 0 0, L_0000018cc0a60940;  alias, 1 drivers
v0000018cc0a364d0_0 .net "B", 0 0, L_0000018cc0a5ec80;  alias, 1 drivers
v0000018cc0a36570_0 .net "C", 0 0, L_0000018cc0a7d100;  alias, 1 drivers
v0000018cc0a373d0_0 .net "S", 0 0, L_0000018cc0a7e520;  alias, 1 drivers
S_0000018cc0a3e520 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a3e200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7df70 .functor XOR 1, L_0000018cc0a606c0, L_0000018cc0a7e520, C4<0>, C4<0>;
L_0000018cc0a7d480 .functor AND 1, L_0000018cc0a606c0, L_0000018cc0a7e520, C4<1>, C4<1>;
v0000018cc0a37510_0 .net "A", 0 0, L_0000018cc0a606c0;  alias, 1 drivers
v0000018cc0a34ef0_0 .net "B", 0 0, L_0000018cc0a7e520;  alias, 1 drivers
v0000018cc0a34f90_0 .net "C", 0 0, L_0000018cc0a7d480;  alias, 1 drivers
v0000018cc0a35030_0 .net "S", 0 0, L_0000018cc0a7df70;  alias, 1 drivers
S_0000018cc0a3e070 .scope generate, "genblk1[40]" "genblk1[40]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ada90 .param/l "i" 0 3 19, +C4<0101000>;
L_0000018cc0a7e440 .functor XOR 1, L_0000018cc0a609e0, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a389b0_0 .net *"_ivl_0", 0 0, L_0000018cc0a609e0;  1 drivers
S_0000018cc0a3e6b0 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a3e070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a7e6e0 .functor OR 1, L_0000018cc0a7d8e0, L_0000018cc0a7d560, C4<0>, C4<0>;
v0000018cc0a38190_0 .net "A", 0 0, L_0000018cc0a5f0e0;  1 drivers
v0000018cc0a396d0_0 .net "B", 0 0, L_0000018cc0a5f180;  1 drivers
v0000018cc0a39090_0 .net "C", 0 0, L_0000018cc0a7e6e0;  1 drivers
v0000018cc0a384b0_0 .net "C1", 0 0, L_0000018cc0a7d560;  1 drivers
v0000018cc0a38230_0 .net "Cin", 0 0, L_0000018cc0a5f220;  1 drivers
v0000018cc0a39770_0 .net "S", 0 0, L_0000018cc0a7d6b0;  1 drivers
v0000018cc0a38b90_0 .net "S1", 0 0, L_0000018cc0a7cd80;  1 drivers
v0000018cc0a39810_0 .net "X", 0 0, L_0000018cc0a7d8e0;  1 drivers
S_0000018cc0a3d3f0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a3e6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7cd80 .functor XOR 1, L_0000018cc0a5f0e0, L_0000018cc0a5f180, C4<0>, C4<0>;
L_0000018cc0a7d560 .functor AND 1, L_0000018cc0a5f0e0, L_0000018cc0a5f180, C4<1>, C4<1>;
v0000018cc0a38050_0 .net "A", 0 0, L_0000018cc0a5f0e0;  alias, 1 drivers
v0000018cc0a39310_0 .net "B", 0 0, L_0000018cc0a5f180;  alias, 1 drivers
v0000018cc0a38e10_0 .net "C", 0 0, L_0000018cc0a7d560;  alias, 1 drivers
v0000018cc0a38c30_0 .net "S", 0 0, L_0000018cc0a7cd80;  alias, 1 drivers
S_0000018cc0a3d580 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a3e6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7d6b0 .functor XOR 1, L_0000018cc0a5f220, L_0000018cc0a7cd80, C4<0>, C4<0>;
L_0000018cc0a7d8e0 .functor AND 1, L_0000018cc0a5f220, L_0000018cc0a7cd80, C4<1>, C4<1>;
v0000018cc0a38550_0 .net "A", 0 0, L_0000018cc0a5f220;  alias, 1 drivers
v0000018cc0a380f0_0 .net "B", 0 0, L_0000018cc0a7cd80;  alias, 1 drivers
v0000018cc0a38cd0_0 .net "C", 0 0, L_0000018cc0a7d8e0;  alias, 1 drivers
v0000018cc0a37dd0_0 .net "S", 0 0, L_0000018cc0a7d6b0;  alias, 1 drivers
S_0000018cc0a3d710 .scope generate, "genblk1[41]" "genblk1[41]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ad810 .param/l "i" 0 3 19, +C4<0101001>;
L_0000018cc0a7d9c0 .functor XOR 1, L_0000018cc0a5f2c0, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a38870_0 .net *"_ivl_0", 0 0, L_0000018cc0a5f2c0;  1 drivers
S_0000018cc0a40530 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a3d710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a7e0c0 .functor OR 1, L_0000018cc0a7cdf0, L_0000018cc0a7d720, C4<0>, C4<0>;
v0000018cc0a382d0_0 .net "A", 0 0, L_0000018cc0a5f360;  1 drivers
v0000018cc0a39d10_0 .net "B", 0 0, L_0000018cc0a5f400;  1 drivers
v0000018cc0a38370_0 .net "C", 0 0, L_0000018cc0a7e0c0;  1 drivers
v0000018cc0a387d0_0 .net "C1", 0 0, L_0000018cc0a7d720;  1 drivers
v0000018cc0a39130_0 .net "Cin", 0 0, L_0000018cc0a5f4a0;  1 drivers
v0000018cc0a38d70_0 .net "S", 0 0, L_0000018cc0a7dfe0;  1 drivers
v0000018cc0a378d0_0 .net "S1", 0 0, L_0000018cc0a7dbf0;  1 drivers
v0000018cc0a38f50_0 .net "X", 0 0, L_0000018cc0a7cdf0;  1 drivers
S_0000018cc0a406c0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a40530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7dbf0 .functor XOR 1, L_0000018cc0a5f360, L_0000018cc0a5f400, C4<0>, C4<0>;
L_0000018cc0a7d720 .functor AND 1, L_0000018cc0a5f360, L_0000018cc0a5f400, C4<1>, C4<1>;
v0000018cc0a37e70_0 .net "A", 0 0, L_0000018cc0a5f360;  alias, 1 drivers
v0000018cc0a385f0_0 .net "B", 0 0, L_0000018cc0a5f400;  alias, 1 drivers
v0000018cc0a38690_0 .net "C", 0 0, L_0000018cc0a7d720;  alias, 1 drivers
v0000018cc0a38730_0 .net "S", 0 0, L_0000018cc0a7dbf0;  alias, 1 drivers
S_0000018cc0a3edc0 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a40530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7dfe0 .functor XOR 1, L_0000018cc0a5f4a0, L_0000018cc0a7dbf0, C4<0>, C4<0>;
L_0000018cc0a7cdf0 .functor AND 1, L_0000018cc0a5f4a0, L_0000018cc0a7dbf0, C4<1>, C4<1>;
v0000018cc0a39c70_0 .net "A", 0 0, L_0000018cc0a5f4a0;  alias, 1 drivers
v0000018cc0a37830_0 .net "B", 0 0, L_0000018cc0a7dbf0;  alias, 1 drivers
v0000018cc0a38410_0 .net "C", 0 0, L_0000018cc0a7cdf0;  alias, 1 drivers
v0000018cc0a39450_0 .net "S", 0 0, L_0000018cc0a7dfe0;  alias, 1 drivers
S_0000018cc0a40850 .scope generate, "genblk1[42]" "genblk1[42]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09add50 .param/l "i" 0 3 19, +C4<0101010>;
L_0000018cc0a7e360 .functor XOR 1, L_0000018cc0a60ee0, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a399f0_0 .net *"_ivl_0", 0 0, L_0000018cc0a60ee0;  1 drivers
S_0000018cc0a3f400 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a40850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a7e4b0 .functor OR 1, L_0000018cc0a7e3d0, L_0000018cc0a7e280, C4<0>, C4<0>;
v0000018cc0a37790_0 .net "A", 0 0, L_0000018cc0a61980;  1 drivers
v0000018cc0a38af0_0 .net "B", 0 0, L_0000018cc0a61b60;  1 drivers
v0000018cc0a37c90_0 .net "C", 0 0, L_0000018cc0a7e4b0;  1 drivers
v0000018cc0a393b0_0 .net "C1", 0 0, L_0000018cc0a7e280;  1 drivers
v0000018cc0a394f0_0 .net "Cin", 0 0, L_0000018cc0a61200;  1 drivers
v0000018cc0a39590_0 .net "S", 0 0, L_0000018cc0a7e2f0;  1 drivers
v0000018cc0a39630_0 .net "S1", 0 0, L_0000018cc0a7e210;  1 drivers
v0000018cc0a39950_0 .net "X", 0 0, L_0000018cc0a7e3d0;  1 drivers
S_0000018cc0a3fef0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a3f400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7e210 .functor XOR 1, L_0000018cc0a61980, L_0000018cc0a61b60, C4<0>, C4<0>;
L_0000018cc0a7e280 .functor AND 1, L_0000018cc0a61980, L_0000018cc0a61b60, C4<1>, C4<1>;
v0000018cc0a391d0_0 .net "A", 0 0, L_0000018cc0a61980;  alias, 1 drivers
v0000018cc0a38a50_0 .net "B", 0 0, L_0000018cc0a61b60;  alias, 1 drivers
v0000018cc0a398b0_0 .net "C", 0 0, L_0000018cc0a7e280;  alias, 1 drivers
v0000018cc0a37970_0 .net "S", 0 0, L_0000018cc0a7e210;  alias, 1 drivers
S_0000018cc0a409e0 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a3f400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7e2f0 .functor XOR 1, L_0000018cc0a61200, L_0000018cc0a7e210, C4<0>, C4<0>;
L_0000018cc0a7e3d0 .functor AND 1, L_0000018cc0a61200, L_0000018cc0a7e210, C4<1>, C4<1>;
v0000018cc0a39b30_0 .net "A", 0 0, L_0000018cc0a61200;  alias, 1 drivers
v0000018cc0a39270_0 .net "B", 0 0, L_0000018cc0a7e210;  alias, 1 drivers
v0000018cc0a37f10_0 .net "C", 0 0, L_0000018cc0a7e3d0;  alias, 1 drivers
v0000018cc0a375b0_0 .net "S", 0 0, L_0000018cc0a7e2f0;  alias, 1 drivers
S_0000018cc0a3ef50 .scope generate, "genblk1[43]" "genblk1[43]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ae210 .param/l "i" 0 3 19, +C4<0101011>;
L_0000018cc0a7ec90 .functor XOR 1, L_0000018cc0a610c0, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a3bed0_0 .net *"_ivl_0", 0 0, L_0000018cc0a610c0;  1 drivers
S_0000018cc0a3f8b0 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a3ef50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a7ffd0 .functor OR 1, L_0000018cc0a7f940, L_0000018cc0a80120, C4<0>, C4<0>;
v0000018cc0a3adf0_0 .net "A", 0 0, L_0000018cc0a61160;  1 drivers
v0000018cc0a39f90_0 .net "B", 0 0, L_0000018cc0a61c00;  1 drivers
v0000018cc0a3a170_0 .net "C", 0 0, L_0000018cc0a7ffd0;  1 drivers
v0000018cc0a3c010_0 .net "C1", 0 0, L_0000018cc0a80120;  1 drivers
v0000018cc0a3c3d0_0 .net "Cin", 0 0, L_0000018cc0a61340;  1 drivers
v0000018cc0a3a210_0 .net "S", 0 0, L_0000018cc0a7f6a0;  1 drivers
v0000018cc0a3b110_0 .net "S1", 0 0, L_0000018cc0a7ea60;  1 drivers
v0000018cc0a3b890_0 .net "X", 0 0, L_0000018cc0a7f940;  1 drivers
S_0000018cc0a3f720 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a3f8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7ea60 .functor XOR 1, L_0000018cc0a61160, L_0000018cc0a61c00, C4<0>, C4<0>;
L_0000018cc0a80120 .functor AND 1, L_0000018cc0a61160, L_0000018cc0a61c00, C4<1>, C4<1>;
v0000018cc0a37a10_0 .net "A", 0 0, L_0000018cc0a61160;  alias, 1 drivers
v0000018cc0a37ab0_0 .net "B", 0 0, L_0000018cc0a61c00;  alias, 1 drivers
v0000018cc0a37b50_0 .net "C", 0 0, L_0000018cc0a80120;  alias, 1 drivers
v0000018cc0a37bf0_0 .net "S", 0 0, L_0000018cc0a7ea60;  alias, 1 drivers
S_0000018cc0a3fbd0 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a3f8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7f6a0 .functor XOR 1, L_0000018cc0a61340, L_0000018cc0a7ea60, C4<0>, C4<0>;
L_0000018cc0a7f940 .functor AND 1, L_0000018cc0a61340, L_0000018cc0a7ea60, C4<1>, C4<1>;
v0000018cc0a3b430_0 .net "A", 0 0, L_0000018cc0a61340;  alias, 1 drivers
v0000018cc0a3c510_0 .net "B", 0 0, L_0000018cc0a7ea60;  alias, 1 drivers
v0000018cc0a3a8f0_0 .net "C", 0 0, L_0000018cc0a7f940;  alias, 1 drivers
v0000018cc0a3a3f0_0 .net "S", 0 0, L_0000018cc0a7f6a0;  alias, 1 drivers
S_0000018cc0a40b70 .scope generate, "genblk1[44]" "genblk1[44]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ae190 .param/l "i" 0 3 19, +C4<0101100>;
L_0000018cc0a7f240 .functor XOR 1, L_0000018cc0a61ca0, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a3b7f0_0 .net *"_ivl_0", 0 0, L_0000018cc0a61ca0;  1 drivers
S_0000018cc0a3fd60 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a40b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a7f5c0 .functor OR 1, L_0000018cc0a7f550, L_0000018cc0a802e0, C4<0>, C4<0>;
v0000018cc0a3a030_0 .net "A", 0 0, L_0000018cc0a61520;  1 drivers
v0000018cc0a3acb0_0 .net "B", 0 0, L_0000018cc0a612a0;  1 drivers
v0000018cc0a3bc50_0 .net "C", 0 0, L_0000018cc0a7f5c0;  1 drivers
v0000018cc0a3a0d0_0 .net "C1", 0 0, L_0000018cc0a802e0;  1 drivers
v0000018cc0a3c330_0 .net "Cin", 0 0, L_0000018cc0a60e40;  1 drivers
v0000018cc0a3c290_0 .net "S", 0 0, L_0000018cc0a7fd30;  1 drivers
v0000018cc0a39db0_0 .net "S1", 0 0, L_0000018cc0a7f470;  1 drivers
v0000018cc0a3ad50_0 .net "X", 0 0, L_0000018cc0a7f550;  1 drivers
S_0000018cc0a40080 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a3fd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7f470 .functor XOR 1, L_0000018cc0a61520, L_0000018cc0a612a0, C4<0>, C4<0>;
L_0000018cc0a802e0 .functor AND 1, L_0000018cc0a61520, L_0000018cc0a612a0, C4<1>, C4<1>;
v0000018cc0a39ef0_0 .net "A", 0 0, L_0000018cc0a61520;  alias, 1 drivers
v0000018cc0a3bd90_0 .net "B", 0 0, L_0000018cc0a612a0;  alias, 1 drivers
v0000018cc0a3b1b0_0 .net "C", 0 0, L_0000018cc0a802e0;  alias, 1 drivers
v0000018cc0a3a530_0 .net "S", 0 0, L_0000018cc0a7f470;  alias, 1 drivers
S_0000018cc0a40210 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a3fd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7fd30 .functor XOR 1, L_0000018cc0a60e40, L_0000018cc0a7f470, C4<0>, C4<0>;
L_0000018cc0a7f550 .functor AND 1, L_0000018cc0a60e40, L_0000018cc0a7f470, C4<1>, C4<1>;
v0000018cc0a3ac10_0 .net "A", 0 0, L_0000018cc0a60e40;  alias, 1 drivers
v0000018cc0a3c1f0_0 .net "B", 0 0, L_0000018cc0a7f470;  alias, 1 drivers
v0000018cc0a3c470_0 .net "C", 0 0, L_0000018cc0a7f550;  alias, 1 drivers
v0000018cc0a3b570_0 .net "S", 0 0, L_0000018cc0a7fd30;  alias, 1 drivers
S_0000018cc0a3fa40 .scope generate, "genblk1[45]" "genblk1[45]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09adb10 .param/l "i" 0 3 19, +C4<0101101>;
L_0000018cc0a7fb00 .functor XOR 1, L_0000018cc0a60f80, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a3a350_0 .net *"_ivl_0", 0 0, L_0000018cc0a60f80;  1 drivers
S_0000018cc0a3f270 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a3fa40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a7f710 .functor OR 1, L_0000018cc0a7fa20, L_0000018cc0a7eec0, C4<0>, C4<0>;
v0000018cc0a3c0b0_0 .net "A", 0 0, L_0000018cc0a61020;  1 drivers
v0000018cc0a3a2b0_0 .net "B", 0 0, L_0000018cc0a618e0;  1 drivers
v0000018cc0a3be30_0 .net "C", 0 0, L_0000018cc0a7f710;  1 drivers
v0000018cc0a3b2f0_0 .net "C1", 0 0, L_0000018cc0a7eec0;  1 drivers
v0000018cc0a3bcf0_0 .net "Cin", 0 0, L_0000018cc0a617a0;  1 drivers
v0000018cc0a3a5d0_0 .net "S", 0 0, L_0000018cc0a80190;  1 drivers
v0000018cc0a3a670_0 .net "S1", 0 0, L_0000018cc0a803c0;  1 drivers
v0000018cc0a39e50_0 .net "X", 0 0, L_0000018cc0a7fa20;  1 drivers
S_0000018cc0a403a0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a3f270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a803c0 .functor XOR 1, L_0000018cc0a61020, L_0000018cc0a618e0, C4<0>, C4<0>;
L_0000018cc0a7eec0 .functor AND 1, L_0000018cc0a61020, L_0000018cc0a618e0, C4<1>, C4<1>;
v0000018cc0a3aa30_0 .net "A", 0 0, L_0000018cc0a61020;  alias, 1 drivers
v0000018cc0a3ba70_0 .net "B", 0 0, L_0000018cc0a618e0;  alias, 1 drivers
v0000018cc0a3bbb0_0 .net "C", 0 0, L_0000018cc0a7eec0;  alias, 1 drivers
v0000018cc0a3b250_0 .net "S", 0 0, L_0000018cc0a803c0;  alias, 1 drivers
S_0000018cc0a3f0e0 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a3f270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a80190 .functor XOR 1, L_0000018cc0a617a0, L_0000018cc0a803c0, C4<0>, C4<0>;
L_0000018cc0a7fa20 .functor AND 1, L_0000018cc0a617a0, L_0000018cc0a803c0, C4<1>, C4<1>;
v0000018cc0a3b390_0 .net "A", 0 0, L_0000018cc0a617a0;  alias, 1 drivers
v0000018cc0a3b610_0 .net "B", 0 0, L_0000018cc0a803c0;  alias, 1 drivers
v0000018cc0a3bf70_0 .net "C", 0 0, L_0000018cc0a7fa20;  alias, 1 drivers
v0000018cc0a3ae90_0 .net "S", 0 0, L_0000018cc0a80190;  alias, 1 drivers
S_0000018cc0a3f590 .scope generate, "genblk1[46]" "genblk1[46]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ae250 .param/l "i" 0 3 19, +C4<0101110>;
L_0000018cc0a7f4e0 .functor XOR 1, L_0000018cc0a613e0, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a3bb10_0 .net *"_ivl_0", 0 0, L_0000018cc0a613e0;  1 drivers
S_0000018cc0a43cb0 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a3f590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a7fb70 .functor OR 1, L_0000018cc0a7fa90, L_0000018cc0a7f860, C4<0>, C4<0>;
v0000018cc0a3a850_0 .net "A", 0 0, L_0000018cc0a61480;  1 drivers
v0000018cc0a3aad0_0 .net "B", 0 0, L_0000018cc0a615c0;  1 drivers
v0000018cc0a3b750_0 .net "C", 0 0, L_0000018cc0a7fb70;  1 drivers
v0000018cc0a3ab70_0 .net "C1", 0 0, L_0000018cc0a7f860;  1 drivers
v0000018cc0a3b930_0 .net "Cin", 0 0, L_0000018cc0a61a20;  1 drivers
v0000018cc0a3afd0_0 .net "S", 0 0, L_0000018cc0a7f9b0;  1 drivers
v0000018cc0a3b070_0 .net "S1", 0 0, L_0000018cc0a7fcc0;  1 drivers
v0000018cc0a3c150_0 .net "X", 0 0, L_0000018cc0a7fa90;  1 drivers
S_0000018cc0a44610 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a43cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7fcc0 .functor XOR 1, L_0000018cc0a61480, L_0000018cc0a615c0, C4<0>, C4<0>;
L_0000018cc0a7f860 .functor AND 1, L_0000018cc0a61480, L_0000018cc0a615c0, C4<1>, C4<1>;
v0000018cc0a3b4d0_0 .net "A", 0 0, L_0000018cc0a61480;  alias, 1 drivers
v0000018cc0a3a490_0 .net "B", 0 0, L_0000018cc0a615c0;  alias, 1 drivers
v0000018cc0a3a710_0 .net "C", 0 0, L_0000018cc0a7f860;  alias, 1 drivers
v0000018cc0a3af30_0 .net "S", 0 0, L_0000018cc0a7fcc0;  alias, 1 drivers
S_0000018cc0a43670 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a43cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7f9b0 .functor XOR 1, L_0000018cc0a61a20, L_0000018cc0a7fcc0, C4<0>, C4<0>;
L_0000018cc0a7fa90 .functor AND 1, L_0000018cc0a61a20, L_0000018cc0a7fcc0, C4<1>, C4<1>;
v0000018cc0a3a7b0_0 .net "A", 0 0, L_0000018cc0a61a20;  alias, 1 drivers
v0000018cc0a3b6b0_0 .net "B", 0 0, L_0000018cc0a7fcc0;  alias, 1 drivers
v0000018cc0a3b9d0_0 .net "C", 0 0, L_0000018cc0a7fa90;  alias, 1 drivers
v0000018cc0a3a990_0 .net "S", 0 0, L_0000018cc0a7f9b0;  alias, 1 drivers
S_0000018cc0a43990 .scope generate, "genblk1[47]" "genblk1[47]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09adb50 .param/l "i" 0 3 19, +C4<0101111>;
L_0000018cc0a80350 .functor XOR 1, L_0000018cc0a61660, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a46470_0 .net *"_ivl_0", 0 0, L_0000018cc0a61660;  1 drivers
S_0000018cc0a42d10 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a43990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a7ef30 .functor OR 1, L_0000018cc0a7ed70, L_0000018cc0a7ead0, C4<0>, C4<0>;
v0000018cc0a3c830_0 .net "A", 0 0, L_0000018cc0a61700;  1 drivers
v0000018cc0a3c790_0 .net "B", 0 0, L_0000018cc0a61840;  1 drivers
v0000018cc0a3ca10_0 .net "C", 0 0, L_0000018cc0a7ef30;  1 drivers
v0000018cc0a3cc90_0 .net "C1", 0 0, L_0000018cc0a7ead0;  1 drivers
v0000018cc0a461f0_0 .net "Cin", 0 0, L_0000018cc0a61ac0;  1 drivers
v0000018cc0a45c50_0 .net "S", 0 0, L_0000018cc0a7fbe0;  1 drivers
v0000018cc0a45930_0 .net "S1", 0 0, L_0000018cc0a80430;  1 drivers
v0000018cc0a45ed0_0 .net "X", 0 0, L_0000018cc0a7ed70;  1 drivers
S_0000018cc0a44160 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a42d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a80430 .functor XOR 1, L_0000018cc0a61700, L_0000018cc0a61840, C4<0>, C4<0>;
L_0000018cc0a7ead0 .functor AND 1, L_0000018cc0a61700, L_0000018cc0a61840, C4<1>, C4<1>;
v0000018cc0a3cab0_0 .net "A", 0 0, L_0000018cc0a61700;  alias, 1 drivers
v0000018cc0a3cbf0_0 .net "B", 0 0, L_0000018cc0a61840;  alias, 1 drivers
v0000018cc0a3c8d0_0 .net "C", 0 0, L_0000018cc0a7ead0;  alias, 1 drivers
v0000018cc0a3c970_0 .net "S", 0 0, L_0000018cc0a80430;  alias, 1 drivers
S_0000018cc0a41be0 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a42d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7fbe0 .functor XOR 1, L_0000018cc0a61ac0, L_0000018cc0a80430, C4<0>, C4<0>;
L_0000018cc0a7ed70 .functor AND 1, L_0000018cc0a61ac0, L_0000018cc0a80430, C4<1>, C4<1>;
v0000018cc0a3cb50_0 .net "A", 0 0, L_0000018cc0a61ac0;  alias, 1 drivers
v0000018cc0a3c5b0_0 .net "B", 0 0, L_0000018cc0a80430;  alias, 1 drivers
v0000018cc0a3c650_0 .net "C", 0 0, L_0000018cc0a7ed70;  alias, 1 drivers
v0000018cc0a3c6f0_0 .net "S", 0 0, L_0000018cc0a7fbe0;  alias, 1 drivers
S_0000018cc0a447a0 .scope generate, "genblk1[48]" "genblk1[48]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ad850 .param/l "i" 0 3 19, +C4<0110000>;
L_0000018cc0a804a0 .functor XOR 1, L_0000018cc0a52200, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a45f70_0 .net *"_ivl_0", 0 0, L_0000018cc0a52200;  1 drivers
S_0000018cc0a42540 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a447a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a7f630 .functor OR 1, L_0000018cc0a7eb40, L_0000018cc0a7ff60, C4<0>, C4<0>;
v0000018cc0a47230_0 .net "A", 0 0, L_0000018cc0a52660;  1 drivers
v0000018cc0a46830_0 .net "B", 0 0, L_0000018cc0a52ac0;  1 drivers
v0000018cc0a45570_0 .net "C", 0 0, L_0000018cc0a7f630;  1 drivers
v0000018cc0a45cf0_0 .net "C1", 0 0, L_0000018cc0a7ff60;  1 drivers
v0000018cc0a45b10_0 .net "Cin", 0 0, L_0000018cc0a540a0;  1 drivers
v0000018cc0a46010_0 .net "S", 0 0, L_0000018cc0a7ebb0;  1 drivers
v0000018cc0a47370_0 .net "S1", 0 0, L_0000018cc0a7fc50;  1 drivers
v0000018cc0a45e30_0 .net "X", 0 0, L_0000018cc0a7eb40;  1 drivers
S_0000018cc0a42860 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a42540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7fc50 .functor XOR 1, L_0000018cc0a52660, L_0000018cc0a52ac0, C4<0>, C4<0>;
L_0000018cc0a7ff60 .functor AND 1, L_0000018cc0a52660, L_0000018cc0a52ac0, C4<1>, C4<1>;
v0000018cc0a46f10_0 .net "A", 0 0, L_0000018cc0a52660;  alias, 1 drivers
v0000018cc0a46510_0 .net "B", 0 0, L_0000018cc0a52ac0;  alias, 1 drivers
v0000018cc0a46c90_0 .net "C", 0 0, L_0000018cc0a7ff60;  alias, 1 drivers
v0000018cc0a459d0_0 .net "S", 0 0, L_0000018cc0a7fc50;  alias, 1 drivers
S_0000018cc0a44480 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a42540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7ebb0 .functor XOR 1, L_0000018cc0a540a0, L_0000018cc0a7fc50, C4<0>, C4<0>;
L_0000018cc0a7eb40 .functor AND 1, L_0000018cc0a540a0, L_0000018cc0a7fc50, C4<1>, C4<1>;
v0000018cc0a45d90_0 .net "A", 0 0, L_0000018cc0a540a0;  alias, 1 drivers
v0000018cc0a47050_0 .net "B", 0 0, L_0000018cc0a7fc50;  alias, 1 drivers
v0000018cc0a45110_0 .net "C", 0 0, L_0000018cc0a7eb40;  alias, 1 drivers
v0000018cc0a454d0_0 .net "S", 0 0, L_0000018cc0a7ebb0;  alias, 1 drivers
S_0000018cc0a44930 .scope generate, "genblk1[49]" "genblk1[49]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ae290 .param/l "i" 0 3 19, +C4<0110001>;
L_0000018cc0a7e910 .functor XOR 1, L_0000018cc0a531a0, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a44fd0_0 .net *"_ivl_0", 0 0, L_0000018cc0a531a0;  1 drivers
S_0000018cc0a429f0 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a44930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a7f400 .functor OR 1, L_0000018cc0a7f780, L_0000018cc0a7f160, C4<0>, C4<0>;
v0000018cc0a46e70_0 .net "A", 0 0, L_0000018cc0a54280;  1 drivers
v0000018cc0a451b0_0 .net "B", 0 0, L_0000018cc0a52700;  1 drivers
v0000018cc0a46a10_0 .net "C", 0 0, L_0000018cc0a7f400;  1 drivers
v0000018cc0a46970_0 .net "C1", 0 0, L_0000018cc0a7f160;  1 drivers
v0000018cc0a460b0_0 .net "Cin", 0 0, L_0000018cc0a53a60;  1 drivers
v0000018cc0a457f0_0 .net "S", 0 0, L_0000018cc0a7ec20;  1 drivers
v0000018cc0a45610_0 .net "S1", 0 0, L_0000018cc0a7fda0;  1 drivers
v0000018cc0a47550_0 .net "X", 0 0, L_0000018cc0a7f780;  1 drivers
S_0000018cc0a431c0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a429f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7fda0 .functor XOR 1, L_0000018cc0a54280, L_0000018cc0a52700, C4<0>, C4<0>;
L_0000018cc0a7f160 .functor AND 1, L_0000018cc0a54280, L_0000018cc0a52700, C4<1>, C4<1>;
v0000018cc0a46790_0 .net "A", 0 0, L_0000018cc0a54280;  alias, 1 drivers
v0000018cc0a472d0_0 .net "B", 0 0, L_0000018cc0a52700;  alias, 1 drivers
v0000018cc0a44f30_0 .net "C", 0 0, L_0000018cc0a7f160;  alias, 1 drivers
v0000018cc0a468d0_0 .net "S", 0 0, L_0000018cc0a7fda0;  alias, 1 drivers
S_0000018cc0a44ac0 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a429f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7ec20 .functor XOR 1, L_0000018cc0a53a60, L_0000018cc0a7fda0, C4<0>, C4<0>;
L_0000018cc0a7f780 .functor AND 1, L_0000018cc0a53a60, L_0000018cc0a7fda0, C4<1>, C4<1>;
v0000018cc0a45430_0 .net "A", 0 0, L_0000018cc0a53a60;  alias, 1 drivers
v0000018cc0a46290_0 .net "B", 0 0, L_0000018cc0a7fda0;  alias, 1 drivers
v0000018cc0a466f0_0 .net "C", 0 0, L_0000018cc0a7f780;  alias, 1 drivers
v0000018cc0a47410_0 .net "S", 0 0, L_0000018cc0a7ec20;  alias, 1 drivers
S_0000018cc0a42090 .scope generate, "genblk1[50]" "genblk1[50]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ae5d0 .param/l "i" 0 3 19, +C4<0110010>;
L_0000018cc0a7ed00 .functor XOR 1, L_0000018cc0a52d40, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a45a70_0 .net *"_ivl_0", 0 0, L_0000018cc0a52d40;  1 drivers
S_0000018cc0a41280 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a42090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a7efa0 .functor OR 1, L_0000018cc0a7fe80, L_0000018cc0a7f7f0, C4<0>, C4<0>;
v0000018cc0a46330_0 .net "A", 0 0, L_0000018cc0a53600;  1 drivers
v0000018cc0a452f0_0 .net "B", 0 0, L_0000018cc0a522a0;  1 drivers
v0000018cc0a463d0_0 .net "C", 0 0, L_0000018cc0a7efa0;  1 drivers
v0000018cc0a44e90_0 .net "C1", 0 0, L_0000018cc0a7f7f0;  1 drivers
v0000018cc0a45890_0 .net "Cin", 0 0, L_0000018cc0a54500;  1 drivers
v0000018cc0a465b0_0 .net "S", 0 0, L_0000018cc0a7f8d0;  1 drivers
v0000018cc0a46650_0 .net "S1", 0 0, L_0000018cc0a7fe10;  1 drivers
v0000018cc0a45390_0 .net "X", 0 0, L_0000018cc0a7fe80;  1 drivers
S_0000018cc0a415a0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a41280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7fe10 .functor XOR 1, L_0000018cc0a53600, L_0000018cc0a522a0, C4<0>, C4<0>;
L_0000018cc0a7f7f0 .functor AND 1, L_0000018cc0a53600, L_0000018cc0a522a0, C4<1>, C4<1>;
v0000018cc0a456b0_0 .net "A", 0 0, L_0000018cc0a53600;  alias, 1 drivers
v0000018cc0a45250_0 .net "B", 0 0, L_0000018cc0a522a0;  alias, 1 drivers
v0000018cc0a46fb0_0 .net "C", 0 0, L_0000018cc0a7f7f0;  alias, 1 drivers
v0000018cc0a46150_0 .net "S", 0 0, L_0000018cc0a7fe10;  alias, 1 drivers
S_0000018cc0a41410 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a41280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7f8d0 .functor XOR 1, L_0000018cc0a54500, L_0000018cc0a7fe10, C4<0>, C4<0>;
L_0000018cc0a7fe80 .functor AND 1, L_0000018cc0a54500, L_0000018cc0a7fe10, C4<1>, C4<1>;
v0000018cc0a44df0_0 .net "A", 0 0, L_0000018cc0a54500;  alias, 1 drivers
v0000018cc0a45070_0 .net "B", 0 0, L_0000018cc0a7fe10;  alias, 1 drivers
v0000018cc0a45750_0 .net "C", 0 0, L_0000018cc0a7fe80;  alias, 1 drivers
v0000018cc0a474b0_0 .net "S", 0 0, L_0000018cc0a7f8d0;  alias, 1 drivers
S_0000018cc0a42ea0 .scope generate, "genblk1[51]" "genblk1[51]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ae2d0 .param/l "i" 0 3 19, +C4<0110011>;
L_0000018cc0a7e980 .functor XOR 1, L_0000018cc0a53e20, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a49210_0 .net *"_ivl_0", 0 0, L_0000018cc0a53e20;  1 drivers
S_0000018cc0a43030 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a42ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a800b0 .functor OR 1, L_0000018cc0a7ede0, L_0000018cc0a7e9f0, C4<0>, C4<0>;
v0000018cc0a47b90_0 .net "A", 0 0, L_0000018cc0a53740;  1 drivers
v0000018cc0a49c10_0 .net "B", 0 0, L_0000018cc0a537e0;  1 drivers
v0000018cc0a48e50_0 .net "C", 0 0, L_0000018cc0a800b0;  1 drivers
v0000018cc0a489f0_0 .net "C1", 0 0, L_0000018cc0a7e9f0;  1 drivers
v0000018cc0a47c30_0 .net "Cin", 0 0, L_0000018cc0a53c40;  1 drivers
v0000018cc0a49a30_0 .net "S", 0 0, L_0000018cc0a80040;  1 drivers
v0000018cc0a47910_0 .net "S1", 0 0, L_0000018cc0a7fef0;  1 drivers
v0000018cc0a49b70_0 .net "X", 0 0, L_0000018cc0a7ede0;  1 drivers
S_0000018cc0a442f0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a43030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7fef0 .functor XOR 1, L_0000018cc0a53740, L_0000018cc0a537e0, C4<0>, C4<0>;
L_0000018cc0a7e9f0 .functor AND 1, L_0000018cc0a53740, L_0000018cc0a537e0, C4<1>, C4<1>;
v0000018cc0a46ab0_0 .net "A", 0 0, L_0000018cc0a53740;  alias, 1 drivers
v0000018cc0a45bb0_0 .net "B", 0 0, L_0000018cc0a537e0;  alias, 1 drivers
v0000018cc0a46b50_0 .net "C", 0 0, L_0000018cc0a7e9f0;  alias, 1 drivers
v0000018cc0a46bf0_0 .net "S", 0 0, L_0000018cc0a7fef0;  alias, 1 drivers
S_0000018cc0a41d70 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a43030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a80040 .functor XOR 1, L_0000018cc0a53c40, L_0000018cc0a7fef0, C4<0>, C4<0>;
L_0000018cc0a7ede0 .functor AND 1, L_0000018cc0a53c40, L_0000018cc0a7fef0, C4<1>, C4<1>;
v0000018cc0a46d30_0 .net "A", 0 0, L_0000018cc0a53c40;  alias, 1 drivers
v0000018cc0a46dd0_0 .net "B", 0 0, L_0000018cc0a7fef0;  alias, 1 drivers
v0000018cc0a470f0_0 .net "C", 0 0, L_0000018cc0a7ede0;  alias, 1 drivers
v0000018cc0a47190_0 .net "S", 0 0, L_0000018cc0a80040;  alias, 1 drivers
S_0000018cc0a40dd0 .scope generate, "genblk1[52]" "genblk1[52]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ad950 .param/l "i" 0 3 19, +C4<0110100>;
L_0000018cc0a80200 .functor XOR 1, L_0000018cc0a52340, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a484f0_0 .net *"_ivl_0", 0 0, L_0000018cc0a52340;  1 drivers
S_0000018cc0a43350 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a40dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a7f0f0 .functor OR 1, L_0000018cc0a7f080, L_0000018cc0a7f010, C4<0>, C4<0>;
v0000018cc0a47870_0 .net "A", 0 0, L_0000018cc0a53380;  1 drivers
v0000018cc0a498f0_0 .net "B", 0 0, L_0000018cc0a520c0;  1 drivers
v0000018cc0a47730_0 .net "C", 0 0, L_0000018cc0a7f0f0;  1 drivers
v0000018cc0a495d0_0 .net "C1", 0 0, L_0000018cc0a7f010;  1 drivers
v0000018cc0a49990_0 .net "Cin", 0 0, L_0000018cc0a52fc0;  1 drivers
v0000018cc0a49490_0 .net "S", 0 0, L_0000018cc0a80270;  1 drivers
v0000018cc0a48590_0 .net "S1", 0 0, L_0000018cc0a7ee50;  1 drivers
v0000018cc0a48770_0 .net "X", 0 0, L_0000018cc0a7f080;  1 drivers
S_0000018cc0a41f00 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a43350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7ee50 .functor XOR 1, L_0000018cc0a53380, L_0000018cc0a520c0, C4<0>, C4<0>;
L_0000018cc0a7f010 .functor AND 1, L_0000018cc0a53380, L_0000018cc0a520c0, C4<1>, C4<1>;
v0000018cc0a486d0_0 .net "A", 0 0, L_0000018cc0a53380;  alias, 1 drivers
v0000018cc0a48270_0 .net "B", 0 0, L_0000018cc0a520c0;  alias, 1 drivers
v0000018cc0a492b0_0 .net "C", 0 0, L_0000018cc0a7f010;  alias, 1 drivers
v0000018cc0a493f0_0 .net "S", 0 0, L_0000018cc0a7ee50;  alias, 1 drivers
S_0000018cc0a43e40 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a43350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a80270 .functor XOR 1, L_0000018cc0a52fc0, L_0000018cc0a7ee50, C4<0>, C4<0>;
L_0000018cc0a7f080 .functor AND 1, L_0000018cc0a52fc0, L_0000018cc0a7ee50, C4<1>, C4<1>;
v0000018cc0a48bd0_0 .net "A", 0 0, L_0000018cc0a52fc0;  alias, 1 drivers
v0000018cc0a48c70_0 .net "B", 0 0, L_0000018cc0a7ee50;  alias, 1 drivers
v0000018cc0a48db0_0 .net "C", 0 0, L_0000018cc0a7f080;  alias, 1 drivers
v0000018cc0a49710_0 .net "S", 0 0, L_0000018cc0a80270;  alias, 1 drivers
S_0000018cc0a40f60 .scope generate, "genblk1[53]" "genblk1[53]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09ad990 .param/l "i" 0 3 19, +C4<0110101>;
L_0000018cc0a7f1d0 .functor XOR 1, L_0000018cc0a52b60, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a47690_0 .net *"_ivl_0", 0 0, L_0000018cc0a52b60;  1 drivers
S_0000018cc0a42220 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a40f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a80900 .functor OR 1, L_0000018cc0a80820, L_0000018cc0a7f320, C4<0>, C4<0>;
v0000018cc0a47cd0_0 .net "A", 0 0, L_0000018cc0a53100;  1 drivers
v0000018cc0a49d50_0 .net "B", 0 0, L_0000018cc0a51e40;  1 drivers
v0000018cc0a477d0_0 .net "C", 0 0, L_0000018cc0a80900;  1 drivers
v0000018cc0a479b0_0 .net "C1", 0 0, L_0000018cc0a7f320;  1 drivers
v0000018cc0a49850_0 .net "Cin", 0 0, L_0000018cc0a52840;  1 drivers
v0000018cc0a47a50_0 .net "S", 0 0, L_0000018cc0a7f390;  1 drivers
v0000018cc0a475f0_0 .net "S1", 0 0, L_0000018cc0a7f2b0;  1 drivers
v0000018cc0a48630_0 .net "X", 0 0, L_0000018cc0a80820;  1 drivers
S_0000018cc0a410f0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a42220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7f2b0 .functor XOR 1, L_0000018cc0a53100, L_0000018cc0a51e40, C4<0>, C4<0>;
L_0000018cc0a7f320 .functor AND 1, L_0000018cc0a53100, L_0000018cc0a51e40, C4<1>, C4<1>;
v0000018cc0a49670_0 .net "A", 0 0, L_0000018cc0a53100;  alias, 1 drivers
v0000018cc0a48a90_0 .net "B", 0 0, L_0000018cc0a51e40;  alias, 1 drivers
v0000018cc0a49ad0_0 .net "C", 0 0, L_0000018cc0a7f320;  alias, 1 drivers
v0000018cc0a47ff0_0 .net "S", 0 0, L_0000018cc0a7f2b0;  alias, 1 drivers
S_0000018cc0a423b0 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a42220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a7f390 .functor XOR 1, L_0000018cc0a52840, L_0000018cc0a7f2b0, C4<0>, C4<0>;
L_0000018cc0a80820 .functor AND 1, L_0000018cc0a52840, L_0000018cc0a7f2b0, C4<1>, C4<1>;
v0000018cc0a49cb0_0 .net "A", 0 0, L_0000018cc0a52840;  alias, 1 drivers
v0000018cc0a497b0_0 .net "B", 0 0, L_0000018cc0a7f2b0;  alias, 1 drivers
v0000018cc0a48d10_0 .net "C", 0 0, L_0000018cc0a80820;  alias, 1 drivers
v0000018cc0a49530_0 .net "S", 0 0, L_0000018cc0a7f390;  alias, 1 drivers
S_0000018cc0a426d0 .scope generate, "genblk1[54]" "genblk1[54]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09aed90 .param/l "i" 0 3 19, +C4<0110110>;
L_0000018cc0a80a50 .functor XOR 1, L_0000018cc0a527a0, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a47f50_0 .net *"_ivl_0", 0 0, L_0000018cc0a527a0;  1 drivers
S_0000018cc0a43fd0 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a426d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a80510 .functor OR 1, L_0000018cc0a80970, L_0000018cc0a807b0, C4<0>, C4<0>;
v0000018cc0a48f90_0 .net "A", 0 0, L_0000018cc0a545a0;  1 drivers
v0000018cc0a49030_0 .net "B", 0 0, L_0000018cc0a54320;  1 drivers
v0000018cc0a47e10_0 .net "C", 0 0, L_0000018cc0a80510;  1 drivers
v0000018cc0a48950_0 .net "C1", 0 0, L_0000018cc0a807b0;  1 drivers
v0000018cc0a48b30_0 .net "Cin", 0 0, L_0000018cc0a52c00;  1 drivers
v0000018cc0a49170_0 .net "S", 0 0, L_0000018cc0a80ba0;  1 drivers
v0000018cc0a47eb0_0 .net "S1", 0 0, L_0000018cc0a80c10;  1 drivers
v0000018cc0a49350_0 .net "X", 0 0, L_0000018cc0a80970;  1 drivers
S_0000018cc0a41730 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a43fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a80c10 .functor XOR 1, L_0000018cc0a545a0, L_0000018cc0a54320, C4<0>, C4<0>;
L_0000018cc0a807b0 .functor AND 1, L_0000018cc0a545a0, L_0000018cc0a54320, C4<1>, C4<1>;
v0000018cc0a48090_0 .net "A", 0 0, L_0000018cc0a545a0;  alias, 1 drivers
v0000018cc0a48ef0_0 .net "B", 0 0, L_0000018cc0a54320;  alias, 1 drivers
v0000018cc0a47af0_0 .net "C", 0 0, L_0000018cc0a807b0;  alias, 1 drivers
v0000018cc0a48810_0 .net "S", 0 0, L_0000018cc0a80c10;  alias, 1 drivers
S_0000018cc0a42b80 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a43fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a80ba0 .functor XOR 1, L_0000018cc0a52c00, L_0000018cc0a80c10, C4<0>, C4<0>;
L_0000018cc0a80970 .functor AND 1, L_0000018cc0a52c00, L_0000018cc0a80c10, C4<1>, C4<1>;
v0000018cc0a481d0_0 .net "A", 0 0, L_0000018cc0a52c00;  alias, 1 drivers
v0000018cc0a47d70_0 .net "B", 0 0, L_0000018cc0a80c10;  alias, 1 drivers
v0000018cc0a490d0_0 .net "C", 0 0, L_0000018cc0a80970;  alias, 1 drivers
v0000018cc0a488b0_0 .net "S", 0 0, L_0000018cc0a80ba0;  alias, 1 drivers
S_0000018cc0a434e0 .scope generate, "genblk1[55]" "genblk1[55]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09aee50 .param/l "i" 0 3 19, +C4<0110111>;
L_0000018cc0a80ac0 .functor XOR 1, L_0000018cc0a528e0, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a4a9d0_0 .net *"_ivl_0", 0 0, L_0000018cc0a528e0;  1 drivers
S_0000018cc0a43800 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a434e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a80660 .functor OR 1, L_0000018cc0a805f0, L_0000018cc0a806d0, C4<0>, C4<0>;
v0000018cc0a4bf10_0 .net "A", 0 0, L_0000018cc0a52980;  1 drivers
v0000018cc0a4b510_0 .net "B", 0 0, L_0000018cc0a523e0;  1 drivers
v0000018cc0a4bc90_0 .net "C", 0 0, L_0000018cc0a80660;  1 drivers
v0000018cc0a4a930_0 .net "C1", 0 0, L_0000018cc0a806d0;  1 drivers
v0000018cc0a4b3d0_0 .net "Cin", 0 0, L_0000018cc0a52480;  1 drivers
v0000018cc0a4a2f0_0 .net "S", 0 0, L_0000018cc0a80580;  1 drivers
v0000018cc0a4c0f0_0 .net "S1", 0 0, L_0000018cc0a80b30;  1 drivers
v0000018cc0a4b330_0 .net "X", 0 0, L_0000018cc0a805f0;  1 drivers
S_0000018cc0a418c0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a43800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a80b30 .functor XOR 1, L_0000018cc0a52980, L_0000018cc0a523e0, C4<0>, C4<0>;
L_0000018cc0a806d0 .functor AND 1, L_0000018cc0a52980, L_0000018cc0a523e0, C4<1>, C4<1>;
v0000018cc0a48130_0 .net "A", 0 0, L_0000018cc0a52980;  alias, 1 drivers
v0000018cc0a48310_0 .net "B", 0 0, L_0000018cc0a523e0;  alias, 1 drivers
v0000018cc0a483b0_0 .net "C", 0 0, L_0000018cc0a806d0;  alias, 1 drivers
v0000018cc0a48450_0 .net "S", 0 0, L_0000018cc0a80b30;  alias, 1 drivers
S_0000018cc0a43b20 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a43800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a80580 .functor XOR 1, L_0000018cc0a52480, L_0000018cc0a80b30, C4<0>, C4<0>;
L_0000018cc0a805f0 .functor AND 1, L_0000018cc0a52480, L_0000018cc0a80b30, C4<1>, C4<1>;
v0000018cc0a4b8d0_0 .net "A", 0 0, L_0000018cc0a52480;  alias, 1 drivers
v0000018cc0a4bab0_0 .net "B", 0 0, L_0000018cc0a80b30;  alias, 1 drivers
v0000018cc0a4acf0_0 .net "C", 0 0, L_0000018cc0a805f0;  alias, 1 drivers
v0000018cc0a4a4d0_0 .net "S", 0 0, L_0000018cc0a80580;  alias, 1 drivers
S_0000018cc0a41a50 .scope generate, "genblk1[56]" "genblk1[56]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09aee90 .param/l "i" 0 3 19, +C4<0111000>;
L_0000018cc0a80740 .functor XOR 1, L_0000018cc0a52de0, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a4b6f0_0 .net *"_ivl_0", 0 0, L_0000018cc0a52de0;  1 drivers
S_0000018cc0a507c0 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a41a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a8eb40 .functor OR 1, L_0000018cc0a8ffd0, L_0000018cc0a809e0, C4<0>, C4<0>;
v0000018cc0a4bd30_0 .net "A", 0 0, L_0000018cc0a53b00;  1 drivers
v0000018cc0a49e90_0 .net "B", 0 0, L_0000018cc0a52520;  1 drivers
v0000018cc0a4c4b0_0 .net "C", 0 0, L_0000018cc0a8eb40;  1 drivers
v0000018cc0a49fd0_0 .net "C1", 0 0, L_0000018cc0a809e0;  1 drivers
v0000018cc0a4a610_0 .net "Cin", 0 0, L_0000018cc0a53060;  1 drivers
v0000018cc0a4a570_0 .net "S", 0 0, L_0000018cc0a8f160;  1 drivers
v0000018cc0a4a390_0 .net "S1", 0 0, L_0000018cc0a80890;  1 drivers
v0000018cc0a4bbf0_0 .net "X", 0 0, L_0000018cc0a8ffd0;  1 drivers
S_0000018cc0a4d750 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a507c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a80890 .functor XOR 1, L_0000018cc0a53b00, L_0000018cc0a52520, C4<0>, C4<0>;
L_0000018cc0a809e0 .functor AND 1, L_0000018cc0a53b00, L_0000018cc0a52520, C4<1>, C4<1>;
v0000018cc0a4ab10_0 .net "A", 0 0, L_0000018cc0a53b00;  alias, 1 drivers
v0000018cc0a4b010_0 .net "B", 0 0, L_0000018cc0a52520;  alias, 1 drivers
v0000018cc0a4b290_0 .net "C", 0 0, L_0000018cc0a809e0;  alias, 1 drivers
v0000018cc0a4be70_0 .net "S", 0 0, L_0000018cc0a80890;  alias, 1 drivers
S_0000018cc0a4f820 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a507c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a8f160 .functor XOR 1, L_0000018cc0a53060, L_0000018cc0a80890, C4<0>, C4<0>;
L_0000018cc0a8ffd0 .functor AND 1, L_0000018cc0a53060, L_0000018cc0a80890, C4<1>, C4<1>;
v0000018cc0a4b470_0 .net "A", 0 0, L_0000018cc0a53060;  alias, 1 drivers
v0000018cc0a4a7f0_0 .net "B", 0 0, L_0000018cc0a80890;  alias, 1 drivers
v0000018cc0a4c410_0 .net "C", 0 0, L_0000018cc0a8ffd0;  alias, 1 drivers
v0000018cc0a4b150_0 .net "S", 0 0, L_0000018cc0a8f160;  alias, 1 drivers
S_0000018cc0a50630 .scope generate, "genblk1[57]" "genblk1[57]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09aec50 .param/l "i" 0 3 19, +C4<0111001>;
L_0000018cc0a900b0 .functor XOR 1, L_0000018cc0a53880, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a49f30_0 .net *"_ivl_0", 0 0, L_0000018cc0a53880;  1 drivers
S_0000018cc0a4fb40 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a50630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a8f710 .functor OR 1, L_0000018cc0a90120, L_0000018cc0a8f390, C4<0>, C4<0>;
v0000018cc0a4a430_0 .net "A", 0 0, L_0000018cc0a525c0;  1 drivers
v0000018cc0a4b1f0_0 .net "B", 0 0, L_0000018cc0a53ce0;  1 drivers
v0000018cc0a4b790_0 .net "C", 0 0, L_0000018cc0a8f710;  1 drivers
v0000018cc0a4c550_0 .net "C1", 0 0, L_0000018cc0a8f390;  1 drivers
v0000018cc0a4ac50_0 .net "Cin", 0 0, L_0000018cc0a543c0;  1 drivers
v0000018cc0a49df0_0 .net "S", 0 0, L_0000018cc0a8f5c0;  1 drivers
v0000018cc0a4bfb0_0 .net "S1", 0 0, L_0000018cc0a90040;  1 drivers
v0000018cc0a4ad90_0 .net "X", 0 0, L_0000018cc0a90120;  1 drivers
S_0000018cc0a4f500 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a4fb40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a90040 .functor XOR 1, L_0000018cc0a525c0, L_0000018cc0a53ce0, C4<0>, C4<0>;
L_0000018cc0a8f390 .functor AND 1, L_0000018cc0a525c0, L_0000018cc0a53ce0, C4<1>, C4<1>;
v0000018cc0a4b830_0 .net "A", 0 0, L_0000018cc0a525c0;  alias, 1 drivers
v0000018cc0a4b5b0_0 .net "B", 0 0, L_0000018cc0a53ce0;  alias, 1 drivers
v0000018cc0a4b0b0_0 .net "C", 0 0, L_0000018cc0a8f390;  alias, 1 drivers
v0000018cc0a4aed0_0 .net "S", 0 0, L_0000018cc0a90040;  alias, 1 drivers
S_0000018cc0a4f690 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a4fb40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a8f5c0 .functor XOR 1, L_0000018cc0a543c0, L_0000018cc0a90040, C4<0>, C4<0>;
L_0000018cc0a90120 .functor AND 1, L_0000018cc0a543c0, L_0000018cc0a90040, C4<1>, C4<1>;
v0000018cc0a4c370_0 .net "A", 0 0, L_0000018cc0a543c0;  alias, 1 drivers
v0000018cc0a4bb50_0 .net "B", 0 0, L_0000018cc0a90040;  alias, 1 drivers
v0000018cc0a4abb0_0 .net "C", 0 0, L_0000018cc0a90120;  alias, 1 drivers
v0000018cc0a4b970_0 .net "S", 0 0, L_0000018cc0a8f5c0;  alias, 1 drivers
S_0000018cc0a4dd90 .scope generate, "genblk1[58]" "genblk1[58]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09af110 .param/l "i" 0 3 19, +C4<0111010>;
L_0000018cc0a90190 .functor XOR 1, L_0000018cc0a52020, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a4c230_0 .net *"_ivl_0", 0 0, L_0000018cc0a52020;  1 drivers
S_0000018cc0a4f9b0 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a4dd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a90200 .functor OR 1, L_0000018cc0a8f7f0, L_0000018cc0a8e830, C4<0>, C4<0>;
v0000018cc0a4a250_0 .net "A", 0 0, L_0000018cc0a54460;  1 drivers
v0000018cc0a4a6b0_0 .net "B", 0 0, L_0000018cc0a53ec0;  1 drivers
v0000018cc0a4a750_0 .net "C", 0 0, L_0000018cc0a90200;  1 drivers
v0000018cc0a4c2d0_0 .net "C1", 0 0, L_0000018cc0a8e830;  1 drivers
v0000018cc0a4a890_0 .net "Cin", 0 0, L_0000018cc0a52e80;  1 drivers
v0000018cc0a4af70_0 .net "S", 0 0, L_0000018cc0a8ead0;  1 drivers
v0000018cc0a4ae30_0 .net "S1", 0 0, L_0000018cc0a8ec20;  1 drivers
v0000018cc0a4c190_0 .net "X", 0 0, L_0000018cc0a8f7f0;  1 drivers
S_0000018cc0a4cf80 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a4f9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a8ec20 .functor XOR 1, L_0000018cc0a54460, L_0000018cc0a53ec0, C4<0>, C4<0>;
L_0000018cc0a8e830 .functor AND 1, L_0000018cc0a54460, L_0000018cc0a53ec0, C4<1>, C4<1>;
v0000018cc0a4aa70_0 .net "A", 0 0, L_0000018cc0a54460;  alias, 1 drivers
v0000018cc0a4a070_0 .net "B", 0 0, L_0000018cc0a53ec0;  alias, 1 drivers
v0000018cc0a4a1b0_0 .net "C", 0 0, L_0000018cc0a8e830;  alias, 1 drivers
v0000018cc0a4ba10_0 .net "S", 0 0, L_0000018cc0a8ec20;  alias, 1 drivers
S_0000018cc0a4da70 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a4f9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a8ead0 .functor XOR 1, L_0000018cc0a52e80, L_0000018cc0a8ec20, C4<0>, C4<0>;
L_0000018cc0a8f7f0 .functor AND 1, L_0000018cc0a52e80, L_0000018cc0a8ec20, C4<1>, C4<1>;
v0000018cc0a4bdd0_0 .net "A", 0 0, L_0000018cc0a52e80;  alias, 1 drivers
v0000018cc0a4a110_0 .net "B", 0 0, L_0000018cc0a8ec20;  alias, 1 drivers
v0000018cc0a4b650_0 .net "C", 0 0, L_0000018cc0a8f7f0;  alias, 1 drivers
v0000018cc0a4c050_0 .net "S", 0 0, L_0000018cc0a8ead0;  alias, 1 drivers
S_0000018cc0a4f050 .scope generate, "genblk1[59]" "genblk1[59]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09aeb90 .param/l "i" 0 3 19, +C4<0111011>;
L_0000018cc0a8f780 .functor XOR 1, L_0000018cc0a52ca0, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a56bc0_0 .net *"_ivl_0", 0 0, L_0000018cc0a52ca0;  1 drivers
S_0000018cc0a4fcd0 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a4f050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a8ef30 .functor OR 1, L_0000018cc0a8e8a0, L_0000018cc0a8ebb0, C4<0>, C4<0>;
v0000018cc0a4c870_0 .net "A", 0 0, L_0000018cc0a51ee0;  1 drivers
v0000018cc0a4c7d0_0 .net "B", 0 0, L_0000018cc0a53d80;  1 drivers
v0000018cc0a4cb90_0 .net "C", 0 0, L_0000018cc0a8ef30;  1 drivers
v0000018cc0a4c730_0 .net "C1", 0 0, L_0000018cc0a8ebb0;  1 drivers
v0000018cc0a54aa0_0 .net "Cin", 0 0, L_0000018cc0a53f60;  1 drivers
v0000018cc0a54820_0 .net "S", 0 0, L_0000018cc0a8e7c0;  1 drivers
v0000018cc0a55e00_0 .net "S1", 0 0, L_0000018cc0a8f630;  1 drivers
v0000018cc0a548c0_0 .net "X", 0 0, L_0000018cc0a8e8a0;  1 drivers
S_0000018cc0a50950 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a4fcd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a8f630 .functor XOR 1, L_0000018cc0a51ee0, L_0000018cc0a53d80, C4<0>, C4<0>;
L_0000018cc0a8ebb0 .functor AND 1, L_0000018cc0a51ee0, L_0000018cc0a53d80, C4<1>, C4<1>;
v0000018cc0a4c910_0 .net "A", 0 0, L_0000018cc0a51ee0;  alias, 1 drivers
v0000018cc0a4ccd0_0 .net "B", 0 0, L_0000018cc0a53d80;  alias, 1 drivers
v0000018cc0a4c5f0_0 .net "C", 0 0, L_0000018cc0a8ebb0;  alias, 1 drivers
v0000018cc0a4c9b0_0 .net "S", 0 0, L_0000018cc0a8f630;  alias, 1 drivers
S_0000018cc0a4fe60 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a4fcd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a8e7c0 .functor XOR 1, L_0000018cc0a53f60, L_0000018cc0a8f630, C4<0>, C4<0>;
L_0000018cc0a8e8a0 .functor AND 1, L_0000018cc0a53f60, L_0000018cc0a8f630, C4<1>, C4<1>;
v0000018cc0a4c690_0 .net "A", 0 0, L_0000018cc0a53f60;  alias, 1 drivers
v0000018cc0a4caf0_0 .net "B", 0 0, L_0000018cc0a8f630;  alias, 1 drivers
v0000018cc0a4cc30_0 .net "C", 0 0, L_0000018cc0a8e8a0;  alias, 1 drivers
v0000018cc0a4ca50_0 .net "S", 0 0, L_0000018cc0a8e7c0;  alias, 1 drivers
S_0000018cc0a4e240 .scope generate, "genblk1[60]" "genblk1[60]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09aef10 .param/l "i" 0 3 19, +C4<0111100>;
L_0000018cc0a8f8d0 .functor XOR 1, L_0000018cc0a51f80, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a55c20_0 .net *"_ivl_0", 0 0, L_0000018cc0a51f80;  1 drivers
S_0000018cc0a4e6f0 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a4e240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a8ed70 .functor OR 1, L_0000018cc0a8f320, L_0000018cc0a8ed00, C4<0>, C4<0>;
v0000018cc0a54d20_0 .net "A", 0 0, L_0000018cc0a52160;  1 drivers
v0000018cc0a554a0_0 .net "B", 0 0, L_0000018cc0a53240;  1 drivers
v0000018cc0a54dc0_0 .net "C", 0 0, L_0000018cc0a8ed70;  1 drivers
v0000018cc0a55f40_0 .net "C1", 0 0, L_0000018cc0a8ed00;  1 drivers
v0000018cc0a55ae0_0 .net "Cin", 0 0, L_0000018cc0a532e0;  1 drivers
v0000018cc0a569e0_0 .net "S", 0 0, L_0000018cc0a8f400;  1 drivers
v0000018cc0a56d00_0 .net "S1", 0 0, L_0000018cc0a8ec90;  1 drivers
v0000018cc0a56120_0 .net "X", 0 0, L_0000018cc0a8f320;  1 drivers
S_0000018cc0a4d2a0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a4e6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a8ec90 .functor XOR 1, L_0000018cc0a52160, L_0000018cc0a53240, C4<0>, C4<0>;
L_0000018cc0a8ed00 .functor AND 1, L_0000018cc0a52160, L_0000018cc0a53240, C4<1>, C4<1>;
v0000018cc0a564e0_0 .net "A", 0 0, L_0000018cc0a52160;  alias, 1 drivers
v0000018cc0a55180_0 .net "B", 0 0, L_0000018cc0a53240;  alias, 1 drivers
v0000018cc0a54b40_0 .net "C", 0 0, L_0000018cc0a8ed00;  alias, 1 drivers
v0000018cc0a54be0_0 .net "S", 0 0, L_0000018cc0a8ec90;  alias, 1 drivers
S_0000018cc0a4d430 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a4e6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a8f400 .functor XOR 1, L_0000018cc0a532e0, L_0000018cc0a8ec90, C4<0>, C4<0>;
L_0000018cc0a8f320 .functor AND 1, L_0000018cc0a532e0, L_0000018cc0a8ec90, C4<1>, C4<1>;
v0000018cc0a555e0_0 .net "A", 0 0, L_0000018cc0a532e0;  alias, 1 drivers
v0000018cc0a56760_0 .net "B", 0 0, L_0000018cc0a8ec90;  alias, 1 drivers
v0000018cc0a56080_0 .net "C", 0 0, L_0000018cc0a8f320;  alias, 1 drivers
v0000018cc0a54960_0 .net "S", 0 0, L_0000018cc0a8f400;  alias, 1 drivers
S_0000018cc0a4eba0 .scope generate, "genblk1[61]" "genblk1[61]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09af3d0 .param/l "i" 0 3 19, +C4<0111101>;
L_0000018cc0a8e910 .functor XOR 1, L_0000018cc0a536a0, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a56440_0 .net *"_ivl_0", 0 0, L_0000018cc0a536a0;  1 drivers
S_0000018cc0a4dc00 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a4eba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a8fa20 .functor OR 1, L_0000018cc0a8f0f0, L_0000018cc0a8f4e0, C4<0>, C4<0>;
v0000018cc0a56260_0 .net "A", 0 0, L_0000018cc0a54000;  1 drivers
v0000018cc0a56300_0 .net "B", 0 0, L_0000018cc0a52f20;  1 drivers
v0000018cc0a568a0_0 .net "C", 0 0, L_0000018cc0a8fa20;  1 drivers
v0000018cc0a54c80_0 .net "C1", 0 0, L_0000018cc0a8f4e0;  1 drivers
v0000018cc0a56da0_0 .net "Cin", 0 0, L_0000018cc0a52a20;  1 drivers
v0000018cc0a563a0_0 .net "S", 0 0, L_0000018cc0a8e980;  1 drivers
v0000018cc0a55680_0 .net "S1", 0 0, L_0000018cc0a8f470;  1 drivers
v0000018cc0a55d60_0 .net "X", 0 0, L_0000018cc0a8f0f0;  1 drivers
S_0000018cc0a4fff0 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a4dc00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a8f470 .functor XOR 1, L_0000018cc0a54000, L_0000018cc0a52f20, C4<0>, C4<0>;
L_0000018cc0a8f4e0 .functor AND 1, L_0000018cc0a54000, L_0000018cc0a52f20, C4<1>, C4<1>;
v0000018cc0a54780_0 .net "A", 0 0, L_0000018cc0a54000;  alias, 1 drivers
v0000018cc0a55fe0_0 .net "B", 0 0, L_0000018cc0a52f20;  alias, 1 drivers
v0000018cc0a54e60_0 .net "C", 0 0, L_0000018cc0a8f4e0;  alias, 1 drivers
v0000018cc0a54f00_0 .net "S", 0 0, L_0000018cc0a8f470;  alias, 1 drivers
S_0000018cc0a4f370 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a4dc00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a8e980 .functor XOR 1, L_0000018cc0a52a20, L_0000018cc0a8f470, C4<0>, C4<0>;
L_0000018cc0a8f0f0 .functor AND 1, L_0000018cc0a52a20, L_0000018cc0a8f470, C4<1>, C4<1>;
v0000018cc0a561c0_0 .net "A", 0 0, L_0000018cc0a52a20;  alias, 1 drivers
v0000018cc0a56c60_0 .net "B", 0 0, L_0000018cc0a8f470;  alias, 1 drivers
v0000018cc0a54a00_0 .net "C", 0 0, L_0000018cc0a8f0f0;  alias, 1 drivers
v0000018cc0a55720_0 .net "S", 0 0, L_0000018cc0a8e980;  alias, 1 drivers
S_0000018cc0a4d5c0 .scope generate, "genblk1[62]" "genblk1[62]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09af250 .param/l "i" 0 3 19, +C4<0111110>;
L_0000018cc0a8ede0 .functor XOR 1, L_0000018cc0a53920, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a546e0_0 .net *"_ivl_0", 0 0, L_0000018cc0a53920;  1 drivers
S_0000018cc0a4e560 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a4d5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a8ea60 .functor OR 1, L_0000018cc0a8fda0, L_0000018cc0a8ee50, C4<0>, C4<0>;
v0000018cc0a55540_0 .net "A", 0 0, L_0000018cc0a53420;  1 drivers
v0000018cc0a56b20_0 .net "B", 0 0, L_0000018cc0a534c0;  1 drivers
v0000018cc0a54640_0 .net "C", 0 0, L_0000018cc0a8ea60;  1 drivers
v0000018cc0a56620_0 .net "C1", 0 0, L_0000018cc0a8ee50;  1 drivers
v0000018cc0a550e0_0 .net "Cin", 0 0, L_0000018cc0a53560;  1 drivers
v0000018cc0a566c0_0 .net "S", 0 0, L_0000018cc0a8fe80;  1 drivers
v0000018cc0a55220_0 .net "S1", 0 0, L_0000018cc0a8f1d0;  1 drivers
v0000018cc0a55b80_0 .net "X", 0 0, L_0000018cc0a8fda0;  1 drivers
S_0000018cc0a50180 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a4e560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a8f1d0 .functor XOR 1, L_0000018cc0a53420, L_0000018cc0a534c0, C4<0>, C4<0>;
L_0000018cc0a8ee50 .functor AND 1, L_0000018cc0a53420, L_0000018cc0a534c0, C4<1>, C4<1>;
v0000018cc0a55ea0_0 .net "A", 0 0, L_0000018cc0a53420;  alias, 1 drivers
v0000018cc0a56800_0 .net "B", 0 0, L_0000018cc0a534c0;  alias, 1 drivers
v0000018cc0a557c0_0 .net "C", 0 0, L_0000018cc0a8ee50;  alias, 1 drivers
v0000018cc0a54fa0_0 .net "S", 0 0, L_0000018cc0a8f1d0;  alias, 1 drivers
S_0000018cc0a4d110 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a4e560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a8fe80 .functor XOR 1, L_0000018cc0a53560, L_0000018cc0a8f1d0, C4<0>, C4<0>;
L_0000018cc0a8fda0 .functor AND 1, L_0000018cc0a53560, L_0000018cc0a8f1d0, C4<1>, C4<1>;
v0000018cc0a56a80_0 .net "A", 0 0, L_0000018cc0a53560;  alias, 1 drivers
v0000018cc0a56580_0 .net "B", 0 0, L_0000018cc0a8f1d0;  alias, 1 drivers
v0000018cc0a55040_0 .net "C", 0 0, L_0000018cc0a8fda0;  alias, 1 drivers
v0000018cc0a55860_0 .net "S", 0 0, L_0000018cc0a8fe80;  alias, 1 drivers
S_0000018cc0a50ae0 .scope generate, "genblk1[63]" "genblk1[63]" 3 19, 3 19 0, S_0000018cc09aa410;
 .timescale 0 0;
P_0000018cc09aeed0 .param/l "i" 0 3 19, +C4<0111111>;
L_0000018cc0a8e6e0 .functor XOR 1, L_0000018cc0a53ba0, v0000018cc0a5aea0_0, C4<0>, C4<0>;
v0000018cc0a586a0_0 .net *"_ivl_0", 0 0, L_0000018cc0a53ba0;  1 drivers
S_0000018cc0a4d8e0 .scope module, "fa_i" "full_adder" 3 21, 4 2 0, S_0000018cc0a50ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0000018cc0a8ff60 .functor OR 1, L_0000018cc0a8fe10, L_0000018cc0a8fef0, C4<0>, C4<0>;
v0000018cc0a59320_0 .net "A", 0 0, L_0000018cc0a541e0;  1 drivers
v0000018cc0a587e0_0 .net "B", 0 0, L_0000018cc0a9b040;  1 drivers
v0000018cc0a59280_0 .net "C", 0 0, L_0000018cc0a8ff60;  1 drivers
v0000018cc0a56f80_0 .net "C1", 0 0, L_0000018cc0a8fef0;  1 drivers
v0000018cc0a58b00_0 .net "Cin", 0 0, L_0000018cc0a9c620;  1 drivers
v0000018cc0a57b60_0 .net "S", 0 0, L_0000018cc0a8fb70;  1 drivers
v0000018cc0a578e0_0 .net "S1", 0 0, L_0000018cc0a8f2b0;  1 drivers
v0000018cc0a575c0_0 .net "X", 0 0, L_0000018cc0a8fe10;  1 drivers
S_0000018cc0a4df20 .scope module, "comp1" "half_adder" 4 8, 5 1 0, S_0000018cc0a4d8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a8f2b0 .functor XOR 1, L_0000018cc0a541e0, L_0000018cc0a9b040, C4<0>, C4<0>;
L_0000018cc0a8fef0 .functor AND 1, L_0000018cc0a541e0, L_0000018cc0a9b040, C4<1>, C4<1>;
v0000018cc0a552c0_0 .net "A", 0 0, L_0000018cc0a541e0;  alias, 1 drivers
v0000018cc0a56940_0 .net "B", 0 0, L_0000018cc0a9b040;  alias, 1 drivers
v0000018cc0a55360_0 .net "C", 0 0, L_0000018cc0a8fef0;  alias, 1 drivers
v0000018cc0a55400_0 .net "S", 0 0, L_0000018cc0a8f2b0;  alias, 1 drivers
S_0000018cc0a4cdf0 .scope module, "comp2" "half_adder" 4 9, 5 1 0, S_0000018cc0a4d8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_0000018cc0a8fb70 .functor XOR 1, L_0000018cc0a9c620, L_0000018cc0a8f2b0, C4<0>, C4<0>;
L_0000018cc0a8fe10 .functor AND 1, L_0000018cc0a9c620, L_0000018cc0a8f2b0, C4<1>, C4<1>;
v0000018cc0a55900_0 .net "A", 0 0, L_0000018cc0a9c620;  alias, 1 drivers
v0000018cc0a559a0_0 .net "B", 0 0, L_0000018cc0a8f2b0;  alias, 1 drivers
v0000018cc0a55cc0_0 .net "C", 0 0, L_0000018cc0a8fe10;  alias, 1 drivers
v0000018cc0a55a40_0 .net "S", 0 0, L_0000018cc0a8fb70;  alias, 1 drivers
    .scope S_0000018cc09a6750;
T_0 ;
    %vpi_call 2 13 "$dumpfile", "adder_64_tb.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018cc09a6750 {0 0 0};
    %vpi_call 2 15 "$display", "M = 0 --> ADD\012M = 1 --> SUB" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018cc0a5aea0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000018cc0a5b3a0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000018cc0a5b760_0, 0, 64;
    %end;
    .thread T_0;
    .scope S_0000018cc09a6750;
T_1 ;
    %vpi_call 2 22 "$monitor", "time =%0t \011 M =%b, A =%0d, B =%0d, Y =%0d, OF =%b", $time, v0000018cc0a5aea0_0, v0000018cc0a5b3a0_0, v0000018cc0a5b760_0, v0000018cc0a59fa0_0, v0000018cc0a5bd00_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018cc0a5aea0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000018cc0a5b3a0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000018cc0a5b760_0, 0, 64;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018cc0a5aea0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018cc0a5aea0_0, 0, 1;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0000018cc0a5b3a0_0, 0, 64;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0000018cc0a5b760_0, 0, 64;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018cc0a5aea0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018cc0a5aea0_0, 0, 1;
    %pushi/vec4 4294967295, 0, 33;
    %concati/vec4 2147483647, 0, 31;
    %store/vec4 v0000018cc0a5b3a0_0, 0, 64;
    %pushi/vec4 4294967295, 0, 33;
    %concati/vec4 2147483647, 0, 31;
    %store/vec4 v0000018cc0a5b760_0, 0, 64;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018cc0a5aea0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018cc0a5aea0_0, 0, 1;
    %pushi/vec4 4294967295, 0, 33;
    %concati/vec4 2147483647, 0, 31;
    %store/vec4 v0000018cc0a5b3a0_0, 0, 64;
    %pushi/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 32;
    %store/vec4 v0000018cc0a5b760_0, 0, 64;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018cc0a5aea0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018cc0a5aea0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000018cc0a5b3a0_0, 0, 64;
    %pushi/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 32;
    %store/vec4 v0000018cc0a5b760_0, 0, 64;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018cc0a5aea0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018cc0a5aea0_0, 0, 1;
    %pushi/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 32;
    %store/vec4 v0000018cc0a5b3a0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000018cc0a5b760_0, 0, 64;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018cc0a5aea0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018cc0a5aea0_0, 0, 1;
    %pushi/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 32;
    %store/vec4 v0000018cc0a5b3a0_0, 0, 64;
    %pushi/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 32;
    %store/vec4 v0000018cc0a5b760_0, 0, 64;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018cc0a5aea0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018cc0a5aea0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000018cc0a5b3a0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000018cc0a5b760_0, 0, 64;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "adder_64_tb.v";
    "adder_64.v";
    "./../ADDER/full_adder.v";
    "./../ADDER/half_adder.v";
