ARM GAS  /tmp/ccRIP20l.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"gd32f1x0_rtc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.rtc_init_mode_enter,"ax",%progbits
  16              		.align	1
  17              		.global	rtc_init_mode_enter
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	rtc_init_mode_enter:
  25              	.LFB58:
  26              		.file 1 "Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c"
   1:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
   2:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \file  gd32f1x0_rtc.c
   3:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief RTC driver
   4:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
   5:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
   6:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*
   7:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     Copyright (C) 2017 GigaDevice
   8:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
   9:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     2014-12-26, V1.0.0, platform GD32F1x0(x=3,5)
  10:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     2016-01-15, V2.0.0, platform GD32F1x0(x=3,5,7,9)
  11:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     2016-04-30, V3.0.0, firmware update for GD32F1x0(x=3,5,7,9)
  12:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     2017-06-19, V3.1.0, firmware update for GD32F1x0(x=3,5,7,9)
  13:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
  14:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
  15:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** #include "gd32f1x0_rtc.h"
  16:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
  17:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
  18:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      reset most of the RTC registers
  19:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  none
  20:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
  21:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
  22:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
  23:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** ErrStatus rtc_deinit(void)
  24:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
  25:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     ErrStatus error_status = ERROR;
  26:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
  27:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* RTC_TAMP register is not under write protection */
  28:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_TAMP = RTC_REGISTER_RESET;
  29:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
  30:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* disable the write protection */
  31:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
  32:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
ARM GAS  /tmp/ccRIP20l.s 			page 2


  33:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
  34:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* reset RTC_CTL register, this can be done without the init mode */
  35:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_CTL &= RTC_REGISTER_RESET;
  36:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
  37:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* enter init mode */
  38:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     error_status = rtc_init_mode_enter();
  39:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
  40:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     if(ERROR != error_status){     
  41:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         /* before reset RTC_TIME and RTC_DATE, BPSHAD bit in RTC_CTL should be reset as the conditi
  42:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****            in order to read calendar from shadow register, not the real registers being reset */
  43:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_TIME = RTC_REGISTER_RESET;
  44:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_DATE = RTC_DATE_RESET;
  45:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
  46:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_PSC = RTC_PSC_RESET;
  47:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
  48:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         /* reset RTC_STAT register, also exit init mode.
  49:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****            at the same time, RTC_STAT_SOPF bit is reset, as the condition to reset RTC_SHIFTCTL reg
  50:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_STAT = RTC_STAT_RESET;
  51:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       
  52:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         /* to write RTC_ALRM0SS register, ALRM0EN bit in RTC_CTL register should be reset as the co
  53:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_ALRM0TD = RTC_REGISTER_RESET;
  54:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_ALRM0SS = RTC_REGISTER_RESET;
  55:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
  56:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         /* reset RTC_SHIFTCTL and RTC_HRFC register, this can be done without the init mode */
  57:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_SHIFTCTL   = RTC_REGISTER_RESET;       
  58:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_HRFC       = RTC_REGISTER_RESET;
  59:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
  60:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         error_status = rtc_register_sync_wait();  
  61:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     }
  62:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
  63:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* enable the write protection */
  64:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
  65:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
  66:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     return error_status;
  67:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
  68:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
  69:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
  70:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      initialize RTC registers
  71:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  rtc_initpara_struct: pointer to a rtc_parameter_struct structure which contains 
  72:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 parameters for initialization of the rtc peripheral
  73:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 members of the structure and the member values are shown as below:
  74:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_year: 0x0 - 0x99(BCD format)
  75:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_month: RTC_JAN, RTC_FEB, RTC_MAR, RTC_APR, RTC_MAY, RTC_JUN,
  76:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                              RTC_JUL, RTC_AUG, RTC_SEP, RTC_OCT, RTC_NOV, RTC_DEC
  77:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_date: 0x1 - 0x31(BCD format)
  78:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_day_of_week: RTC_MONDAY, RTC_TUESDAY, RTC_WEDSDAY, RTC_THURSDAY
  79:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                                    RTC_FRIDAY, RTC_SATURDAY, RTC_SUNDAY
  80:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_hour: 0x0 - 0x12(BCD format) or 0x0 - 0x23(BCD format) depending on the rtc_d
  81:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_minute: 0x0 - 0x59(BCD format)
  82:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_second: 0x0 - 0x59(BCD format)
  83:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_factor_asyn: 0x0 - 0x7F
  84:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_factor_syn: 0x0 - 0x7FFF
  85:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_am_pm: RTC_AM, RTC_PM
  86:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_display_format: RTC_24HOUR, RTC_12HOUR
  87:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
  88:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
  89:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
ARM GAS  /tmp/ccRIP20l.s 			page 3


  90:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** ErrStatus rtc_init(rtc_parameter_struct* rtc_initpara_struct)
  91:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
  92:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     ErrStatus error_status = ERROR;
  93:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     uint32_t reg_time = 0U, reg_date = 0U;
  94:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
  95:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     reg_date = (DATE_YR(rtc_initpara_struct->rtc_year) | \
  96:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 DATE_DOW(rtc_initpara_struct->rtc_day_of_week) | \
  97:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 DATE_MON(rtc_initpara_struct->rtc_month) | \
  98:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 DATE_DAY(rtc_initpara_struct->rtc_date)); 
  99:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     
 100:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     reg_time = (rtc_initpara_struct->rtc_am_pm| \
 101:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 TIME_HR(rtc_initpara_struct->rtc_hour)  | \
 102:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 TIME_MN(rtc_initpara_struct->rtc_minute) | \
 103:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 TIME_SC(rtc_initpara_struct->rtc_second)); 
 104:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****               
 105:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* 1st: disable the write protection */
 106:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 107:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 108:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 109:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* 2nd: enter init mode */
 110:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     error_status = rtc_init_mode_enter();
 111:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 112:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     if(ERROR != error_status){    
 113:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_PSC = (uint32_t)(PSC_FACTOR_A(rtc_initpara_struct->rtc_factor_asyn)| \
 114:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                                   PSC_FACTOR_S(rtc_initpara_struct->rtc_factor_syn));
 115:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 116:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_TIME = (uint32_t)reg_time;
 117:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_DATE = (uint32_t)reg_date;
 118:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 119:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_CTL &= (uint32_t)(~RTC_CTL_CS);
 120:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_CTL |=  rtc_initpara_struct->rtc_display_format;
 121:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         
 122:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         /* 3rd: exit init mode */  
 123:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         rtc_init_mode_exit();
 124:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         
 125:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         /* 4th: wait the RSYNF flag to set */          
 126:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         error_status = rtc_register_sync_wait();
 127:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     }
 128:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 129:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* 5th:  enable the write protection */
 130:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 131:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 132:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     return error_status;
 133:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 134:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 135:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 136:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      enter RTC init mode
 137:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  none
 138:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
 139:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
 140:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 141:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** ErrStatus rtc_init_mode_enter(void)
 142:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
  27              		.loc 1 142 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccRIP20l.s 			page 4


  31              		@ link register save eliminated.
 143:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     uint32_t time_index = RTC_INITM_TIMEOUT;
  32              		.loc 1 143 5 view .LVU1
  33              	.LVL0:
 144:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     uint32_t flag_status = RESET;
  34              		.loc 1 144 5 view .LVU2
 145:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     ErrStatus error_status = ERROR;
  35              		.loc 1 145 5 view .LVU3
 146:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 147:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* check whether it has been in init mode */
 148:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     if ((uint32_t)RESET == (RTC_STAT & RTC_STAT_INITF)){   
  36              		.loc 1 148 5 view .LVU4
  37              		.loc 1 148 29 is_stmt 0 view .LVU5
  38 0000 0D4B     		ldr	r3, .L10
  39 0002 D3F80C28 		ldr	r2, [r3, #2060]
  40              		.loc 1 148 8 view .LVU6
  41 0006 5206     		lsls	r2, r2, #25
  42 0008 01D5     		bpl	.L2
  43              	.L6:
 149:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_STAT |= RTC_STAT_INITM;
 150:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         
 151:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         /* wait until the INITF flag to be set */
 152:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         do{
 153:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****            flag_status = RTC_STAT & RTC_STAT_INITF;
 154:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         }while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
 155:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 156:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         if ((uint32_t)RESET != flag_status){        
 157:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****             error_status = SUCCESS;
 158:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         }
 159:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     }else{
 160:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         error_status = SUCCESS;
  44              		.loc 1 160 22 view .LVU7
  45 000a 0120     		movs	r0, #1
  46 000c 7047     		bx	lr
  47              	.L2:
  48              	.LBB4:
  49              	.LBI4:
 141:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
  50              		.loc 1 141 11 is_stmt 1 view .LVU8
  51              	.LBB5:
 149:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_STAT |= RTC_STAT_INITM;
  52              		.loc 1 149 9 view .LVU9
 149:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_STAT |= RTC_STAT_INITM;
  53              		.loc 1 149 18 is_stmt 0 view .LVU10
  54 000e D3F80C28 		ldr	r2, [r3, #2060]
  55 0012 42F08002 		orr	r2, r2, #128
  56 0016 C3F80C28 		str	r2, [r3, #2060]
  57 001a 4FF48042 		mov	r2, #16384
  58              	.L5:
  59              	.LVL1:
 152:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****            flag_status = RTC_STAT & RTC_STAT_INITF;
  60              		.loc 1 152 9 is_stmt 1 view .LVU11
 153:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         }while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
  61              		.loc 1 153 12 view .LVU12
 153:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         }while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
  62              		.loc 1 153 26 is_stmt 0 view .LVU13
  63 001e D3F80C08 		ldr	r0, [r3, #2060]
ARM GAS  /tmp/ccRIP20l.s 			page 5


 154:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
  64              		.loc 1 154 9 view .LVU14
  65 0022 013A     		subs	r2, r2, #1
  66              	.LVL2:
 153:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         }while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
  67              		.loc 1 153 24 view .LVU15
  68 0024 00F04000 		and	r0, r0, #64
  69              	.LVL3:
 154:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
  70              		.loc 1 154 15 is_stmt 1 view .LVU16
 154:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
  71              		.loc 1 154 9 is_stmt 0 view .LVU17
  72 0028 02D0     		beq	.L4
  73              	.LVL4:
 154:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
  74              		.loc 1 154 36 view .LVU18
  75 002a 0028     		cmp	r0, #0
  76 002c F7D0     		beq	.L5
  77 002e ECE7     		b	.L6
  78              	.LVL5:
  79              	.L4:
 156:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****             error_status = SUCCESS;
  80              		.loc 1 156 9 is_stmt 1 view .LVU19
 157:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         }
  81              		.loc 1 157 26 is_stmt 0 view .LVU20
  82 0030 0038     		subs	r0, r0, #0
 157:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         }
  83              		.loc 1 157 26 view .LVU21
  84 0032 18BF     		it	ne
  85 0034 0120     		movne	r0, #1
  86              	.LVL6:
 157:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         }
  87              		.loc 1 157 26 view .LVU22
  88              	.LBE5:
  89              	.LBE4:
 161:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     }
 162:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     return error_status;
  90              		.loc 1 162 5 is_stmt 1 view .LVU23
 163:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
  91              		.loc 1 163 1 is_stmt 0 view .LVU24
  92 0036 7047     		bx	lr
  93              	.L11:
  94              		.align	2
  95              	.L10:
  96 0038 00200040 		.word	1073750016
  97              		.cfi_endproc
  98              	.LFE58:
 100              		.section	.text.rtc_init_mode_exit,"ax",%progbits
 101              		.align	1
 102              		.global	rtc_init_mode_exit
 103              		.syntax unified
 104              		.thumb
 105              		.thumb_func
 106              		.fpu softvfp
 108              	rtc_init_mode_exit:
 109              	.LFB59:
 164:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
ARM GAS  /tmp/ccRIP20l.s 			page 6


 165:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 166:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      exit RTC init mode
 167:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  none
 168:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
 169:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     none
 170:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 171:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** void rtc_init_mode_exit(void)
 172:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
 110              		.loc 1 172 1 is_stmt 1 view -0
 111              		.cfi_startproc
 112              		@ args = 0, pretend = 0, frame = 0
 113              		@ frame_needed = 0, uses_anonymous_args = 0
 114              		@ link register save eliminated.
 173:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_STAT &= (uint32_t)(~RTC_STAT_INITM);
 115              		.loc 1 173 5 view .LVU26
 116              		.loc 1 173 14 is_stmt 0 view .LVU27
 117 0000 034A     		ldr	r2, .L13
 118 0002 D2F80C38 		ldr	r3, [r2, #2060]
 119 0006 23F08003 		bic	r3, r3, #128
 120 000a C2F80C38 		str	r3, [r2, #2060]
 174:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 121              		.loc 1 174 1 view .LVU28
 122 000e 7047     		bx	lr
 123              	.L14:
 124              		.align	2
 125              	.L13:
 126 0010 00200040 		.word	1073750016
 127              		.cfi_endproc
 128              	.LFE59:
 130              		.section	.text.rtc_register_sync_wait,"ax",%progbits
 131              		.align	1
 132              		.global	rtc_register_sync_wait
 133              		.syntax unified
 134              		.thumb
 135              		.thumb_func
 136              		.fpu softvfp
 138              	rtc_register_sync_wait:
 139              	.LFB60:
 175:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 176:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 177:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      wait until RTC_TIME and RTC_DATE registers are synchronized with APB clock, and the
 178:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 registers are updated
 179:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  none
 180:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
 181:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
 182:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 183:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** ErrStatus rtc_register_sync_wait(void)
 184:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
 140              		.loc 1 184 1 is_stmt 1 view -0
 141              		.cfi_startproc
 142              		@ args = 0, pretend = 0, frame = 8
 143              		@ frame_needed = 0, uses_anonymous_args = 0
 144              		@ link register save eliminated.
 185:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     volatile uint32_t time_index = RTC_RSYNF_TIMEOUT;
 145              		.loc 1 185 5 view .LVU30
 146              		.loc 1 185 23 is_stmt 0 view .LVU31
 147 0000 4FF40043 		mov	r3, #32768
ARM GAS  /tmp/ccRIP20l.s 			page 7


 184:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     volatile uint32_t time_index = RTC_RSYNF_TIMEOUT;
 148              		.loc 1 184 1 view .LVU32
 149 0004 82B0     		sub	sp, sp, #8
 150              	.LCFI0:
 151              		.cfi_def_cfa_offset 8
 152              		.loc 1 185 23 view .LVU33
 153 0006 0193     		str	r3, [sp, #4]
 186:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     uint32_t flag_status = RESET;
 154              		.loc 1 186 5 is_stmt 1 view .LVU34
 155              	.LVL7:
 187:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     ErrStatus error_status = ERROR;
 156              		.loc 1 187 5 view .LVU35
 188:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 189:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     if ((uint32_t)RESET == (RTC_CTL & RTC_CTL_BPSHAD)){    
 157              		.loc 1 189 5 view .LVU36
 158              		.loc 1 189 29 is_stmt 0 view .LVU37
 159 0008 134B     		ldr	r3, .L23
 160 000a D3F80828 		ldr	r2, [r3, #2056]
 161              		.loc 1 189 8 view .LVU38
 162 000e 9206     		lsls	r2, r2, #26
 163 0010 1FD4     		bmi	.L20
 190:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         /* disable the write protection */
 191:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_WPK = RTC_UNLOCK_KEY1;
 164              		.loc 1 191 9 is_stmt 1 view .LVU39
 165              		.loc 1 191 17 is_stmt 0 view .LVU40
 166 0012 CA22     		movs	r2, #202
 167 0014 C3F82428 		str	r2, [r3, #2084]
 192:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_WPK = RTC_UNLOCK_KEY2;
 168              		.loc 1 192 9 is_stmt 1 view .LVU41
 169              		.loc 1 192 17 is_stmt 0 view .LVU42
 170 0018 5322     		movs	r2, #83
 171 001a C3F82428 		str	r2, [r3, #2084]
 193:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 194:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         /* firstly clear RSYNF flag */
 195:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_STAT &= (uint32_t)(~RTC_STAT_RSYNF);
 172              		.loc 1 195 9 is_stmt 1 view .LVU43
 173              		.loc 1 195 18 is_stmt 0 view .LVU44
 174 001e D3F80C28 		ldr	r2, [r3, #2060]
 175 0022 22F02002 		bic	r2, r2, #32
 176 0026 C3F80C28 		str	r2, [r3, #2060]
 177              	.LVL8:
 178              	.L18:
 196:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 197:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         /* wait until RSYNF flag to be set */
 198:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         do{
 179              		.loc 1 198 9 is_stmt 1 discriminator 2 view .LVU45
 199:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****             flag_status = RTC_STAT & RTC_STAT_RSYNF;
 180              		.loc 1 199 13 discriminator 2 view .LVU46
 181              		.loc 1 199 27 is_stmt 0 discriminator 2 view .LVU47
 182 002a D3F80C08 		ldr	r0, [r3, #2060]
 200:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         }while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
 183              		.loc 1 200 17 discriminator 2 view .LVU48
 184 002e 019A     		ldr	r2, [sp, #4]
 199:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****             flag_status = RTC_STAT & RTC_STAT_RSYNF;
 185              		.loc 1 199 25 discriminator 2 view .LVU49
 186 0030 00F02000 		and	r0, r0, #32
 187              	.LVL9:
ARM GAS  /tmp/ccRIP20l.s 			page 8


 188              		.loc 1 200 15 is_stmt 1 discriminator 2 view .LVU50
 189              		.loc 1 200 17 is_stmt 0 discriminator 2 view .LVU51
 190 0034 013A     		subs	r2, r2, #1
 191              		.loc 1 200 9 discriminator 2 view .LVU52
 192 0036 0192     		str	r2, [sp, #4]
 193 0038 3AB1     		cbz	r2, .L17
 194              		.loc 1 200 36 discriminator 1 view .LVU53
 195 003a 0028     		cmp	r0, #0
 196 003c F5D0     		beq	.L18
 201:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 202:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         if ((uint32_t)RESET != flag_status){  
 203:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****             error_status = SUCCESS;
 197              		.loc 1 203 26 view .LVU54
 198 003e 0120     		movs	r0, #1
 199              	.LVL10:
 200              	.L19:
 204:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         }
 205:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         
 206:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         /* enable the write protection */
 207:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_WPK = RTC_LOCK_KEY;
 201              		.loc 1 207 9 is_stmt 1 view .LVU55
 202              		.loc 1 207 17 is_stmt 0 view .LVU56
 203 0040 FF22     		movs	r2, #255
 204 0042 C3F82428 		str	r2, [r3, #2084]
 205              	.LVL11:
 206              	.L16:
 208:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     }else{ 
 209:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         error_status = SUCCESS;
 210:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     }
 211:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 212:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     return error_status;
 207              		.loc 1 212 5 is_stmt 1 view .LVU57
 213:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 208              		.loc 1 213 1 is_stmt 0 view .LVU58
 209 0046 02B0     		add	sp, sp, #8
 210              	.LCFI1:
 211              		.cfi_remember_state
 212              		.cfi_def_cfa_offset 0
 213              		@ sp needed
 214 0048 7047     		bx	lr
 215              	.LVL12:
 216              	.L17:
 217              	.LCFI2:
 218              		.cfi_restore_state
 202:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****             error_status = SUCCESS;
 219              		.loc 1 202 9 is_stmt 1 view .LVU59
 187:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 220              		.loc 1 187 15 is_stmt 0 view .LVU60
 221 004a 0038     		subs	r0, r0, #0
 187:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 222              		.loc 1 187 15 view .LVU61
 223 004c 18BF     		it	ne
 224 004e 0120     		movne	r0, #1
 225              	.LVL13:
 187:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 226              		.loc 1 187 15 view .LVU62
 227 0050 F6E7     		b	.L19
ARM GAS  /tmp/ccRIP20l.s 			page 9


 228              	.LVL14:
 229              	.L20:
 209:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     }
 230              		.loc 1 209 22 view .LVU63
 231 0052 0120     		movs	r0, #1
 232 0054 F7E7     		b	.L16
 233              	.L24:
 234 0056 00BF     		.align	2
 235              	.L23:
 236 0058 00200040 		.word	1073750016
 237              		.cfi_endproc
 238              	.LFE60:
 240              		.section	.text.rtc_deinit,"ax",%progbits
 241              		.align	1
 242              		.global	rtc_deinit
 243              		.syntax unified
 244              		.thumb
 245              		.thumb_func
 246              		.fpu softvfp
 248              	rtc_deinit:
 249              	.LFB56:
  24:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     ErrStatus error_status = ERROR;
 250              		.loc 1 24 1 is_stmt 1 view -0
 251              		.cfi_startproc
 252              		@ args = 0, pretend = 0, frame = 0
 253              		@ frame_needed = 0, uses_anonymous_args = 0
  25:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 254              		.loc 1 25 5 view .LVU65
 255              	.LVL15:
  28:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 256              		.loc 1 28 5 view .LVU66
  24:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     ErrStatus error_status = ERROR;
 257              		.loc 1 24 1 is_stmt 0 view .LVU67
 258 0000 10B5     		push	{r4, lr}
 259              	.LCFI3:
 260              		.cfi_def_cfa_offset 8
 261              		.cfi_offset 4, -8
 262              		.cfi_offset 14, -4
  31:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 263              		.loc 1 31 13 view .LVU68
 264 0002 CA23     		movs	r3, #202
  28:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 265              		.loc 1 28 14 view .LVU69
 266 0004 0024     		movs	r4, #0
 267 0006 1549     		ldr	r1, .L30
 268 0008 C1F84048 		str	r4, [r1, #2112]
  31:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 269              		.loc 1 31 5 is_stmt 1 view .LVU70
  31:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 270              		.loc 1 31 13 is_stmt 0 view .LVU71
 271 000c C1F82438 		str	r3, [r1, #2084]
  32:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 272              		.loc 1 32 5 is_stmt 1 view .LVU72
  32:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 273              		.loc 1 32 13 is_stmt 0 view .LVU73
 274 0010 5323     		movs	r3, #83
 275 0012 C1F82438 		str	r3, [r1, #2084]
ARM GAS  /tmp/ccRIP20l.s 			page 10


  35:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 276              		.loc 1 35 5 is_stmt 1 view .LVU74
  35:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 277              		.loc 1 35 13 is_stmt 0 view .LVU75
 278 0016 D1F80838 		ldr	r3, [r1, #2056]
 279 001a C1F80848 		str	r4, [r1, #2056]
  38:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 280              		.loc 1 38 5 is_stmt 1 view .LVU76
  38:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 281              		.loc 1 38 20 is_stmt 0 view .LVU77
 282 001e FFF7FEFF 		bl	rtc_init_mode_enter
 283              	.LVL16:
  40:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         /* before reset RTC_TIME and RTC_DATE, BPSHAD bit in RTC_CTL should be reset as the conditi
 284              		.loc 1 40 5 is_stmt 1 view .LVU78
  40:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         /* before reset RTC_TIME and RTC_DATE, BPSHAD bit in RTC_CTL should be reset as the conditi
 285              		.loc 1 40 7 is_stmt 0 view .LVU79
 286 0022 A8B1     		cbz	r0, .L26
  43:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_DATE = RTC_DATE_RESET;
 287              		.loc 1 43 9 is_stmt 1 view .LVU80
  44:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 288              		.loc 1 44 18 is_stmt 0 view .LVU81
 289 0024 42F20113 		movw	r3, #8449
  43:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_DATE = RTC_DATE_RESET;
 290              		.loc 1 43 18 view .LVU82
 291 0028 C1F80048 		str	r4, [r1, #2048]
  44:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 292              		.loc 1 44 9 is_stmt 1 view .LVU83
  44:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 293              		.loc 1 44 18 is_stmt 0 view .LVU84
 294 002c C1F80438 		str	r3, [r1, #2052]
  46:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 295              		.loc 1 46 9 is_stmt 1 view .LVU85
  46:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 296              		.loc 1 46 17 is_stmt 0 view .LVU86
 297 0030 0B4B     		ldr	r3, .L30+4
 298 0032 C1F81038 		str	r3, [r1, #2064]
  50:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       
 299              		.loc 1 50 9 is_stmt 1 view .LVU87
  50:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       
 300              		.loc 1 50 18 is_stmt 0 view .LVU88
 301 0036 0723     		movs	r3, #7
 302 0038 C1F80C38 		str	r3, [r1, #2060]
  53:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_ALRM0SS = RTC_REGISTER_RESET;
 303              		.loc 1 53 9 is_stmt 1 view .LVU89
  53:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_ALRM0SS = RTC_REGISTER_RESET;
 304              		.loc 1 53 21 is_stmt 0 view .LVU90
 305 003c C1F81C48 		str	r4, [r1, #2076]
  54:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 306              		.loc 1 54 9 is_stmt 1 view .LVU91
  54:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 307              		.loc 1 54 21 is_stmt 0 view .LVU92
 308 0040 C1F84448 		str	r4, [r1, #2116]
  57:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_HRFC       = RTC_REGISTER_RESET;
 309              		.loc 1 57 9 is_stmt 1 view .LVU93
  57:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_HRFC       = RTC_REGISTER_RESET;
 310              		.loc 1 57 24 is_stmt 0 view .LVU94
 311 0044 C1F82C48 		str	r4, [r1, #2092]
ARM GAS  /tmp/ccRIP20l.s 			page 11


  58:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 312              		.loc 1 58 9 is_stmt 1 view .LVU95
  58:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 313              		.loc 1 58 24 is_stmt 0 view .LVU96
 314 0048 C1F83C48 		str	r4, [r1, #2108]
  60:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     }
 315              		.loc 1 60 9 is_stmt 1 view .LVU97
  60:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     }
 316              		.loc 1 60 24 is_stmt 0 view .LVU98
 317 004c FFF7FEFF 		bl	rtc_register_sync_wait
 318              	.LVL17:
 319              	.L26:
  64:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 320              		.loc 1 64 5 is_stmt 1 view .LVU99
  64:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 321              		.loc 1 64 13 is_stmt 0 view .LVU100
 322 0050 FF22     		movs	r2, #255
 323 0052 024B     		ldr	r3, .L30
 324 0054 C3F82428 		str	r2, [r3, #2084]
  66:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 325              		.loc 1 66 5 is_stmt 1 view .LVU101
  67:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 326              		.loc 1 67 1 is_stmt 0 view .LVU102
 327 0058 10BD     		pop	{r4, pc}
 328              	.L31:
 329 005a 00BF     		.align	2
 330              	.L30:
 331 005c 00200040 		.word	1073750016
 332 0060 FF007F00 		.word	8323327
 333              		.cfi_endproc
 334              	.LFE56:
 336              		.section	.text.rtc_init,"ax",%progbits
 337              		.align	1
 338              		.global	rtc_init
 339              		.syntax unified
 340              		.thumb
 341              		.thumb_func
 342              		.fpu softvfp
 344              	rtc_init:
 345              	.LVL18:
 346              	.LFB57:
  91:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     ErrStatus error_status = ERROR;
 347              		.loc 1 91 1 is_stmt 1 view -0
 348              		.cfi_startproc
 349              		@ args = 0, pretend = 0, frame = 8
 350              		@ frame_needed = 0, uses_anonymous_args = 0
  92:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     uint32_t reg_time = 0U, reg_date = 0U;
 351              		.loc 1 92 5 view .LVU104
  93:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 352              		.loc 1 93 5 view .LVU105
  95:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 DATE_DOW(rtc_initpara_struct->rtc_day_of_week) | \
 353              		.loc 1 95 5 view .LVU106
  91:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     ErrStatus error_status = ERROR;
 354              		.loc 1 91 1 is_stmt 0 view .LVU107
 355 0000 2DE9F74F 		push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 356              	.LCFI4:
 357              		.cfi_def_cfa_offset 48
ARM GAS  /tmp/ccRIP20l.s 			page 12


 358              		.cfi_offset 4, -36
 359              		.cfi_offset 5, -32
 360              		.cfi_offset 6, -28
 361              		.cfi_offset 7, -24
 362              		.cfi_offset 8, -20
 363              		.cfi_offset 9, -16
 364              		.cfi_offset 10, -12
 365              		.cfi_offset 11, -8
 366              		.cfi_offset 14, -4
 106:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 367              		.loc 1 106 13 view .LVU108
 368 0004 CA22     		movs	r2, #202
 100:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 TIME_HR(rtc_initpara_struct->rtc_hour)  | \
 369              		.loc 1 100 36 view .LVU109
 370 0006 C368     		ldr	r3, [r0, #12]
 106:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 371              		.loc 1 106 13 view .LVU110
 372 0008 2B4C     		ldr	r4, .L37
 100:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 TIME_HR(rtc_initpara_struct->rtc_hour)  | \
 373              		.loc 1 100 36 view .LVU111
 374 000a 0193     		str	r3, [sp, #4]
  95:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 DATE_DOW(rtc_initpara_struct->rtc_day_of_week) | \
 375              		.loc 1 95 17 view .LVU112
 376 000c 90F80090 		ldrb	r9, [r0]	@ zero_extendqisi2
  96:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 DATE_MON(rtc_initpara_struct->rtc_month) | \
 377              		.loc 1 96 17 view .LVU113
 378 0010 90F80380 		ldrb	r8, [r0, #3]	@ zero_extendqisi2
  97:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 DATE_DAY(rtc_initpara_struct->rtc_date)); 
 379              		.loc 1 97 17 view .LVU114
 380 0014 4778     		ldrb	r7, [r0, #1]	@ zero_extendqisi2
  98:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     
 381              		.loc 1 98 17 view .LVU115
 382 0016 8578     		ldrb	r5, [r0, #2]	@ zero_extendqisi2
 383              	.LVL19:
 100:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 TIME_HR(rtc_initpara_struct->rtc_hour)  | \
 384              		.loc 1 100 5 is_stmt 1 view .LVU116
 101:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 TIME_MN(rtc_initpara_struct->rtc_minute) | \
 385              		.loc 1 101 17 is_stmt 0 view .LVU117
 386 0018 0679     		ldrb	r6, [r0, #4]	@ zero_extendqisi2
 102:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 TIME_SC(rtc_initpara_struct->rtc_second)); 
 387              		.loc 1 102 17 view .LVU118
 388 001a 90F805A0 		ldrb	r10, [r0, #5]	@ zero_extendqisi2
 103:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****               
 389              		.loc 1 103 17 view .LVU119
 390 001e 90F806B0 		ldrb	fp, [r0, #6]	@ zero_extendqisi2
 391              	.LVL20:
 106:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 392              		.loc 1 106 5 is_stmt 1 view .LVU120
 106:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 393              		.loc 1 106 13 is_stmt 0 view .LVU121
 394 0022 C4F82428 		str	r2, [r4, #2084]
 107:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 395              		.loc 1 107 5 is_stmt 1 view .LVU122
 107:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 396              		.loc 1 107 13 is_stmt 0 view .LVU123
 397 0026 5322     		movs	r2, #83
 398 0028 C4F82428 		str	r2, [r4, #2084]
ARM GAS  /tmp/ccRIP20l.s 			page 13


 110:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 399              		.loc 1 110 5 is_stmt 1 view .LVU124
  91:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     ErrStatus error_status = ERROR;
 400              		.loc 1 91 1 is_stmt 0 view .LVU125
 401 002c 0146     		mov	r1, r0
 110:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 402              		.loc 1 110 20 view .LVU126
 403 002e FFF7FEFF 		bl	rtc_init_mode_enter
 404              	.LVL21:
 112:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_PSC = (uint32_t)(PSC_FACTOR_A(rtc_initpara_struct->rtc_factor_asyn)| \
 405              		.loc 1 112 5 is_stmt 1 view .LVU127
 112:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_PSC = (uint32_t)(PSC_FACTOR_A(rtc_initpara_struct->rtc_factor_asyn)| \
 406              		.loc 1 112 7 is_stmt 0 view .LVU128
 407 0032 019B     		ldr	r3, [sp, #4]
 408 0034 C8B3     		cbz	r0, .L33
 113:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                                   PSC_FACTOR_S(rtc_initpara_struct->rtc_factor_syn));
 409              		.loc 1 113 9 is_stmt 1 view .LVU129
 113:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                                   PSC_FACTOR_S(rtc_initpara_struct->rtc_factor_syn));
 410              		.loc 1 113 30 is_stmt 0 view .LVU130
 411 0036 0A89     		ldrh	r2, [r1, #8]
 114:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 412              		.loc 1 114 35 view .LVU131
 413 0038 4889     		ldrh	r0, [r1, #10]
 414              	.LVL22:
 101:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 TIME_MN(rtc_initpara_struct->rtc_minute) | \
 415              		.loc 1 101 17 view .LVU132
 416 003a 3604     		lsls	r6, r6, #16
 417              	.LVL23:
 103:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****               
 418              		.loc 1 103 17 view .LVU133
 419 003c 0BF07F0B 		and	fp, fp, #127
  98:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     
 420              		.loc 1 98 17 view .LVU134
 421 0040 05F03F05 		and	r5, r5, #63
 422              	.LVL24:
  96:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 DATE_MON(rtc_initpara_struct->rtc_month) | \
 423              		.loc 1 96 17 view .LVU135
 424 0044 4FEA4838 		lsl	r8, r8, #13
 100:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 TIME_HR(rtc_initpara_struct->rtc_hour)  | \
 425              		.loc 1 100 14 view .LVU136
 426 0048 4BEA0303 		orr	r3, fp, r3
 113:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                                   PSC_FACTOR_S(rtc_initpara_struct->rtc_factor_syn));
 427              		.loc 1 113 30 view .LVU137
 428 004c 1204     		lsls	r2, r2, #16
 101:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 TIME_MN(rtc_initpara_struct->rtc_minute) | \
 429              		.loc 1 101 17 view .LVU138
 430 004e 06F47C16 		and	r6, r6, #4128768
 102:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 TIME_SC(rtc_initpara_struct->rtc_second)); 
 431              		.loc 1 102 17 view .LVU139
 432 0052 4FEA0A2A 		lsl	r10, r10, #8
  95:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 DATE_DOW(rtc_initpara_struct->rtc_day_of_week) | \
 433              		.loc 1 95 14 view .LVU140
 434 0056 45EA0945 		orr	r5, r5, r9, lsl #16
  96:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 DATE_MON(rtc_initpara_struct->rtc_month) | \
 435              		.loc 1 96 17 view .LVU141
 436 005a 1FFA88F8 		uxth	r8, r8
  97:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 DATE_DAY(rtc_initpara_struct->rtc_date)); 
ARM GAS  /tmp/ccRIP20l.s 			page 14


 437              		.loc 1 97 17 view .LVU142
 438 005e 3F02     		lsls	r7, r7, #8
 114:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 439              		.loc 1 114 35 view .LVU143
 440 0060 C0F30E00 		ubfx	r0, r0, #0, #15
 100:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 TIME_HR(rtc_initpara_struct->rtc_hour)  | \
 441              		.loc 1 100 14 view .LVU144
 442 0064 1E43     		orrs	r6, r6, r3
 113:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                                   PSC_FACTOR_S(rtc_initpara_struct->rtc_factor_syn));
 443              		.loc 1 113 30 view .LVU145
 444 0066 02F4FE02 		and	r2, r2, #8323072
 102:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 TIME_SC(rtc_initpara_struct->rtc_second)); 
 445              		.loc 1 102 17 view .LVU146
 446 006a 0AF4FE4A 		and	r10, r10, #32512
  95:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 DATE_DOW(rtc_initpara_struct->rtc_day_of_week) | \
 447              		.loc 1 95 14 view .LVU147
 448 006e 45EA0805 		orr	r5, r5, r8
  97:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 DATE_DAY(rtc_initpara_struct->rtc_date)); 
 449              		.loc 1 97 17 view .LVU148
 450 0072 07F4F857 		and	r7, r7, #7936
 113:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                                   PSC_FACTOR_S(rtc_initpara_struct->rtc_factor_syn));
 451              		.loc 1 113 19 view .LVU149
 452 0076 0243     		orrs	r2, r2, r0
 100:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 TIME_HR(rtc_initpara_struct->rtc_hour)  | \
 453              		.loc 1 100 14 view .LVU150
 454 0078 46EA0A06 		orr	r6, r6, r10
  95:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 DATE_DOW(rtc_initpara_struct->rtc_day_of_week) | \
 455              		.loc 1 95 14 view .LVU151
 456 007c 3D43     		orrs	r5, r5, r7
 113:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                                   PSC_FACTOR_S(rtc_initpara_struct->rtc_factor_syn));
 457              		.loc 1 113 17 view .LVU152
 458 007e C4F81028 		str	r2, [r4, #2064]
 116:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_DATE = (uint32_t)reg_date;
 459              		.loc 1 116 9 is_stmt 1 view .LVU153
 116:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_DATE = (uint32_t)reg_date;
 460              		.loc 1 116 18 is_stmt 0 view .LVU154
 461 0082 C4F80068 		str	r6, [r4, #2048]
 117:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 462              		.loc 1 117 9 is_stmt 1 view .LVU155
 117:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 463              		.loc 1 117 18 is_stmt 0 view .LVU156
 464 0086 C4F80458 		str	r5, [r4, #2052]
 119:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_CTL |=  rtc_initpara_struct->rtc_display_format;
 465              		.loc 1 119 9 is_stmt 1 view .LVU157
 119:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_CTL |=  rtc_initpara_struct->rtc_display_format;
 466              		.loc 1 119 17 is_stmt 0 view .LVU158
 467 008a D4F80838 		ldr	r3, [r4, #2056]
 468 008e 23F04003 		bic	r3, r3, #64
 469 0092 C4F80838 		str	r3, [r4, #2056]
 120:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         
 470              		.loc 1 120 9 is_stmt 1 view .LVU159
 120:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         
 471              		.loc 1 120 17 is_stmt 0 view .LVU160
 472 0096 0A69     		ldr	r2, [r1, #16]
 473 0098 D4F80838 		ldr	r3, [r4, #2056]
 474 009c 1343     		orrs	r3, r3, r2
 475 009e C4F80838 		str	r3, [r4, #2056]
ARM GAS  /tmp/ccRIP20l.s 			page 15


 123:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         
 476              		.loc 1 123 9 is_stmt 1 view .LVU161
 477 00a2 FFF7FEFF 		bl	rtc_init_mode_exit
 478              	.LVL25:
 126:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     }
 479              		.loc 1 126 9 view .LVU162
 126:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     }
 480              		.loc 1 126 24 is_stmt 0 view .LVU163
 481 00a6 FFF7FEFF 		bl	rtc_register_sync_wait
 482              	.LVL26:
 483              	.L33:
 130:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 484              		.loc 1 130 5 is_stmt 1 view .LVU164
 130:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 485              		.loc 1 130 13 is_stmt 0 view .LVU165
 486 00aa FF22     		movs	r2, #255
 487 00ac 024B     		ldr	r3, .L37
 488 00ae C3F82428 		str	r2, [r3, #2084]
 132:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 489              		.loc 1 132 5 is_stmt 1 view .LVU166
 133:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 490              		.loc 1 133 1 is_stmt 0 view .LVU167
 491 00b2 03B0     		add	sp, sp, #12
 492              	.LCFI5:
 493              		.cfi_def_cfa_offset 36
 494              		@ sp needed
 495 00b4 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 496              	.L38:
 497              		.align	2
 498              	.L37:
 499 00b8 00200040 		.word	1073750016
 500              		.cfi_endproc
 501              	.LFE57:
 503              		.section	.text.rtc_current_time_get,"ax",%progbits
 504              		.align	1
 505              		.global	rtc_current_time_get
 506              		.syntax unified
 507              		.thumb
 508              		.thumb_func
 509              		.fpu softvfp
 511              	rtc_current_time_get:
 512              	.LVL27:
 513              	.LFB61:
 214:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 215:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 216:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      get current time and date
 217:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  none
 218:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] rtc_initpara_struct: pointer to a rtc_parameter_struct structure which contains 
 219:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 parameters for initialization of the rtc peripheral
 220:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 members of the structure and the member values are shown as below:
 221:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_year: 0x0 - 0x99(BCD format)
 222:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_month: RTC_JAN, RTC_FEB, RTC_MAR, RTC_APR, RTC_MAY, RTC_JUN,
 223:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                              RTC_JUL, RTC_AUG, RTC_SEP, RTC_OCT, RTC_NOV, RTC_DEC
 224:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_date: 0x1 - 0x31(BCD format)
 225:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_day_of_week: RTC_MONDAY, RTC_TUESDAY, RTC_WEDSDAY, RTC_THURSDAY
 226:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                                    RTC_FRIDAY, RTC_SATURDAY, RTC_SUNDAY
 227:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_hour: 0x0 - 0x12(BCD format) or 0x0 - 0x23(BCD format) depending on the rtc_d
ARM GAS  /tmp/ccRIP20l.s 			page 16


 228:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_minute: 0x0 - 0x59(BCD format)
 229:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_second: 0x0 - 0x59(BCD format)
 230:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_factor_asyn: 0x0 - 0x7F
 231:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_factor_syn: 0x0 - 0x7FFF
 232:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_am_pm: RTC_AM, RTC_PM
 233:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_display_format: RTC_24HOUR, RTC_12HOUR
 234:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     none
 235:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 236:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** void rtc_current_time_get(rtc_parameter_struct* rtc_initpara_struct)
 237:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
 514              		.loc 1 237 1 is_stmt 1 view -0
 515              		.cfi_startproc
 516              		@ args = 0, pretend = 0, frame = 0
 517              		@ frame_needed = 0, uses_anonymous_args = 0
 238:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     uint32_t temp_tr = 0U, temp_dr = 0U, temp_pscr = 0U, temp_ctlr = 0U;
 518              		.loc 1 238 5 view .LVU169
 239:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 240:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     temp_tr = (uint32_t)RTC_TIME;   
 519              		.loc 1 240 5 view .LVU170
 237:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     uint32_t temp_tr = 0U, temp_dr = 0U, temp_pscr = 0U, temp_ctlr = 0U;
 520              		.loc 1 237 1 is_stmt 0 view .LVU171
 521 0000 30B5     		push	{r4, r5, lr}
 522              	.LCFI6:
 523              		.cfi_def_cfa_offset 12
 524              		.cfi_offset 4, -12
 525              		.cfi_offset 5, -8
 526              		.cfi_offset 14, -4
 527              		.loc 1 240 13 view .LVU172
 528 0002 154C     		ldr	r4, .L40
 529 0004 D4F80018 		ldr	r1, [r4, #2048]
 530              	.LVL28:
 241:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     temp_dr = (uint32_t)RTC_DATE;
 531              		.loc 1 241 5 is_stmt 1 view .LVU173
 532              		.loc 1 241 13 is_stmt 0 view .LVU174
 533 0008 D4F80438 		ldr	r3, [r4, #2052]
 534              	.LVL29:
 242:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     temp_pscr = (uint32_t)RTC_PSC;
 535              		.loc 1 242 5 is_stmt 1 view .LVU175
 536              		.loc 1 242 15 is_stmt 0 view .LVU176
 537 000c D4F81028 		ldr	r2, [r4, #2064]
 538              	.LVL30:
 243:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     temp_ctlr = (uint32_t)RTC_CTL;
 539              		.loc 1 243 5 is_stmt 1 view .LVU177
 244:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****   
 245:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* get current time and construct rtc_parameter_struct structure */
 246:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_initpara_struct->rtc_year = (uint8_t)GET_DATE_YR(temp_dr);
 540              		.loc 1 246 46 is_stmt 0 view .LVU178
 541 0010 1D0C     		lsrs	r5, r3, #16
 243:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     temp_ctlr = (uint32_t)RTC_CTL;
 542              		.loc 1 243 15 view .LVU179
 543 0012 D4F80848 		ldr	r4, [r4, #2056]
 544              	.LVL31:
 545              		.loc 1 246 5 is_stmt 1 view .LVU180
 546              		.loc 1 246 37 is_stmt 0 view .LVU181
 547 0016 0570     		strb	r5, [r0]
 247:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_initpara_struct->rtc_month = (uint8_t)GET_DATE_MON(temp_dr);
 548              		.loc 1 247 5 is_stmt 1 view .LVU182
ARM GAS  /tmp/ccRIP20l.s 			page 17


 549              		.loc 1 247 38 is_stmt 0 view .LVU183
 550 0018 C3F30425 		ubfx	r5, r3, #8, #5
 551              		.loc 1 247 36 view .LVU184
 552 001c 4570     		strb	r5, [r0, #1]
 248:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_initpara_struct->rtc_date = (uint8_t)GET_DATE_DAY(temp_dr);
 553              		.loc 1 248 5 is_stmt 1 view .LVU185
 554              		.loc 1 248 37 is_stmt 0 view .LVU186
 555 001e 03F03F05 		and	r5, r3, #63
 249:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_initpara_struct->rtc_day_of_week = (uint8_t)GET_DATE_DOW(temp_dr);  
 556              		.loc 1 249 44 view .LVU187
 557 0022 C3F34233 		ubfx	r3, r3, #13, #3
 558              	.LVL32:
 559              		.loc 1 249 42 view .LVU188
 560 0026 C370     		strb	r3, [r0, #3]
 250:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_initpara_struct->rtc_hour = (uint8_t)GET_TIME_HR(temp_tr);
 561              		.loc 1 250 37 view .LVU189
 562 0028 C1F30543 		ubfx	r3, r1, #16, #6
 563              		.loc 1 250 35 view .LVU190
 564 002c 0371     		strb	r3, [r0, #4]
 251:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_initpara_struct->rtc_minute = (uint8_t)GET_TIME_MN(temp_tr);
 565              		.loc 1 251 39 view .LVU191
 566 002e C1F30623 		ubfx	r3, r1, #8, #7
 567              		.loc 1 251 37 view .LVU192
 568 0032 4371     		strb	r3, [r0, #5]
 252:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_initpara_struct->rtc_second = (uint8_t)GET_TIME_SC(temp_tr);
 253:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_initpara_struct->rtc_factor_asyn = (uint16_t)GET_PSC_FACTOR_A(temp_pscr);
 569              		.loc 1 253 44 view .LVU193
 570 0034 C2F30643 		ubfx	r3, r2, #16, #7
 252:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_initpara_struct->rtc_second = (uint8_t)GET_TIME_SC(temp_tr);
 571              		.loc 1 252 39 view .LVU194
 572 0038 01F07F01 		and	r1, r1, #127
 573              	.LVL33:
 574              		.loc 1 253 42 view .LVU195
 575 003c 0381     		strh	r3, [r0, #8]	@ movhi
 254:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_initpara_struct->rtc_factor_syn = (uint16_t)GET_PSC_FACTOR_S(temp_pscr);
 255:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_initpara_struct->rtc_am_pm = (uint32_t)(temp_pscr & RTC_TIME_PM); 
 256:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_initpara_struct->rtc_display_format = (uint32_t)(temp_ctlr & RTC_CTL_CS);
 576              		.loc 1 256 47 view .LVU196
 577 003e 04F04004 		and	r4, r4, #64
 578              	.LVL34:
 254:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_initpara_struct->rtc_factor_syn = (uint16_t)GET_PSC_FACTOR_S(temp_pscr);
 579              		.loc 1 254 43 view .LVU197
 580 0042 C2F30E03 		ubfx	r3, r2, #0, #15
 255:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_initpara_struct->rtc_display_format = (uint32_t)(temp_ctlr & RTC_CTL_CS);
 581              		.loc 1 255 38 view .LVU198
 582 0046 02F48002 		and	r2, r2, #4194304
 583              	.LVL35:
 248:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_initpara_struct->rtc_day_of_week = (uint8_t)GET_DATE_DOW(temp_dr);  
 584              		.loc 1 248 35 view .LVU199
 585 004a 8570     		strb	r5, [r0, #2]
 249:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_initpara_struct->rtc_hour = (uint8_t)GET_TIME_HR(temp_tr);
 586              		.loc 1 249 5 is_stmt 1 view .LVU200
 250:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_initpara_struct->rtc_minute = (uint8_t)GET_TIME_MN(temp_tr);
 587              		.loc 1 250 5 view .LVU201
 251:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_initpara_struct->rtc_second = (uint8_t)GET_TIME_SC(temp_tr);
 588              		.loc 1 251 5 view .LVU202
 252:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_initpara_struct->rtc_factor_asyn = (uint16_t)GET_PSC_FACTOR_A(temp_pscr);
ARM GAS  /tmp/ccRIP20l.s 			page 18


 589              		.loc 1 252 5 view .LVU203
 252:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_initpara_struct->rtc_factor_asyn = (uint16_t)GET_PSC_FACTOR_A(temp_pscr);
 590              		.loc 1 252 37 is_stmt 0 view .LVU204
 591 004c 8171     		strb	r1, [r0, #6]
 253:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_initpara_struct->rtc_factor_syn = (uint16_t)GET_PSC_FACTOR_S(temp_pscr);
 592              		.loc 1 253 5 is_stmt 1 view .LVU205
 254:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_initpara_struct->rtc_am_pm = (uint32_t)(temp_pscr & RTC_TIME_PM); 
 593              		.loc 1 254 5 view .LVU206
 254:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_initpara_struct->rtc_am_pm = (uint32_t)(temp_pscr & RTC_TIME_PM); 
 594              		.loc 1 254 41 is_stmt 0 view .LVU207
 595 004e 4381     		strh	r3, [r0, #10]	@ movhi
 255:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_initpara_struct->rtc_display_format = (uint32_t)(temp_ctlr & RTC_CTL_CS);
 596              		.loc 1 255 5 is_stmt 1 view .LVU208
 255:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_initpara_struct->rtc_display_format = (uint32_t)(temp_ctlr & RTC_CTL_CS);
 597              		.loc 1 255 36 is_stmt 0 view .LVU209
 598 0050 C260     		str	r2, [r0, #12]
 599              		.loc 1 256 5 is_stmt 1 view .LVU210
 600              		.loc 1 256 45 is_stmt 0 view .LVU211
 601 0052 0461     		str	r4, [r0, #16]
 257:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 602              		.loc 1 257 1 view .LVU212
 603 0054 30BD     		pop	{r4, r5, pc}
 604              	.L41:
 605 0056 00BF     		.align	2
 606              	.L40:
 607 0058 00200040 		.word	1073750016
 608              		.cfi_endproc
 609              	.LFE61:
 611              		.section	.text.rtc_subsecond_get,"ax",%progbits
 612              		.align	1
 613              		.global	rtc_subsecond_get
 614              		.syntax unified
 615              		.thumb
 616              		.thumb_func
 617              		.fpu softvfp
 619              	rtc_subsecond_get:
 620              	.LFB62:
 258:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 259:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 260:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      get current subsecond value
 261:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  none
 262:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
 263:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     current subsecond value
 264:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 265:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** uint32_t rtc_subsecond_get(void)
 266:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
 621              		.loc 1 266 1 is_stmt 1 view -0
 622              		.cfi_startproc
 623              		@ args = 0, pretend = 0, frame = 0
 624              		@ frame_needed = 0, uses_anonymous_args = 0
 625              		@ link register save eliminated.
 267:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     uint32_t reg = 0U;
 626              		.loc 1 267 5 view .LVU214
 627              	.LVL36:
 268:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* if BPSHAD bit is reset, reading RTC_SS will lock RTC_TIME and RTC_DATE automatically */
 269:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     reg = (uint32_t)RTC_SS;
 628              		.loc 1 269 5 view .LVU215
ARM GAS  /tmp/ccRIP20l.s 			page 19


 629              		.loc 1 269 9 is_stmt 0 view .LVU216
 630 0000 024B     		ldr	r3, .L43
 631 0002 D3F82808 		ldr	r0, [r3, #2088]
 632              	.LVL37:
 270:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* read RTC_DATE to unlock the 3 shadow registers */
 271:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     (void) (RTC_DATE);
 633              		.loc 1 271 5 is_stmt 1 view .LVU217
 634 0006 D3F80438 		ldr	r3, [r3, #2052]
 272:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 273:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     return reg;
 635              		.loc 1 273 5 view .LVU218
 274:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 636              		.loc 1 274 1 is_stmt 0 view .LVU219
 637 000a 7047     		bx	lr
 638              	.L44:
 639              		.align	2
 640              	.L43:
 641 000c 00200040 		.word	1073750016
 642              		.cfi_endproc
 643              	.LFE62:
 645              		.section	.text.rtc_alarm_config,"ax",%progbits
 646              		.align	1
 647              		.global	rtc_alarm_config
 648              		.syntax unified
 649              		.thumb
 650              		.thumb_func
 651              		.fpu softvfp
 653              	rtc_alarm_config:
 654              	.LVL38:
 655              	.LFB63:
 275:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 276:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 277:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      configure RTC alarm
 278:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  rtc_alarm_time: pointer to a rtc_alarm_struct structure which contains 
 279:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 parameters for RTC alarm configuration
 280:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 members of the structure and the member values are shown as below:
 281:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_alarm_mask: RTC_ALARM_NONE_MASK, RTC_ALARM_DATE_MASK, RTC_ALARM_HOUR_MASK
 282:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                                   RTC_ALARM_MINUTE_MASK, RTC_ALARM_SECOND_MASK, RTC_ALARM_ALL_MASK
 283:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_weekday_or_date: RTC_ALARM_DATE_SELECTED, RTC_ALARM_WEEKDAY_SELECTED
 284:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_alarm_day: 1) 0x1 - 0x31(BCD format) if RTC_ALARM_DATE_SELECTED is set
 285:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                                  2) RTC_MONDAY, RTC_TUESDAY, RTC_WEDSDAY, RTC_THURSDAY, RTC_FRIDAY,
 286:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                                     RTC_SATURDAY, RTC_SUNDAY if RTC_ALARM_WEEKDAY_SELECTED is set
 287:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_alarm_hour: 0x0 - 0x12(BCD format) or 0x0 - 0x23(BCD format) depending on the
 288:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_alarm_minute: 0x0 - 0x59(BCD format)
 289:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_alarm_second: 0x0 - 0x59(BCD format)
 290:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_am_pm: RTC_AM, RTC_PM
 291:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
 292:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     none
 293:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 294:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** void rtc_alarm_config(rtc_alarm_struct* rtc_alarm_time)
 295:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
 656              		.loc 1 295 1 is_stmt 1 view -0
 657              		.cfi_startproc
 658              		@ args = 0, pretend = 0, frame = 0
 659              		@ frame_needed = 0, uses_anonymous_args = 0
 660              		@ link register save eliminated.
 296:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     uint32_t reg_alrm0td = 0U;
ARM GAS  /tmp/ccRIP20l.s 			page 20


 661              		.loc 1 296 5 view .LVU221
 297:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 298:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     reg_alrm0td = (rtc_alarm_time->rtc_alarm_mask | \
 662              		.loc 1 298 5 view .LVU222
 299:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                  rtc_alarm_time->rtc_weekday_or_date | \
 300:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                  rtc_alarm_time->rtc_am_pm | \
 301:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                  ALRM0TD_DAY(rtc_alarm_time->rtc_alarm_day) | \
 302:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                  ALRM0TD_HR(rtc_alarm_time->rtc_alarm_hour) | \
 303:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                  ALRM0TD_MN(rtc_alarm_time->rtc_alarm_minute) | \
 304:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                  ALRM0TD_SC(rtc_alarm_time->rtc_alarm_second));
 305:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 306:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* disable the write protection */
 307:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 663              		.loc 1 307 13 is_stmt 0 view .LVU223
 664 0000 CA21     		movs	r1, #202
 298:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                  rtc_alarm_time->rtc_weekday_or_date | \
 665              		.loc 1 298 17 view .LVU224
 666 0002 D0E90032 		ldrd	r3, r2, [r0]
 667 0006 1343     		orrs	r3, r3, r2
 668 0008 C268     		ldr	r2, [r0, #12]
 669 000a 1343     		orrs	r3, r3, r2
 304:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 670              		.loc 1 304 18 view .LVU225
 671 000c C27A     		ldrb	r2, [r0, #11]	@ zero_extendqisi2
 672 000e 02F07F02 		and	r2, r2, #127
 298:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                  rtc_alarm_time->rtc_weekday_or_date | \
 673              		.loc 1 298 17 view .LVU226
 674 0012 1343     		orrs	r3, r3, r2
 301:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                  ALRM0TD_HR(rtc_alarm_time->rtc_alarm_hour) | \
 675              		.loc 1 301 18 view .LVU227
 676 0014 027A     		ldrb	r2, [r0, #8]	@ zero_extendqisi2
 677 0016 1206     		lsls	r2, r2, #24
 678 0018 02F07C52 		and	r2, r2, #1056964608
 298:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                  rtc_alarm_time->rtc_weekday_or_date | \
 679              		.loc 1 298 17 view .LVU228
 680 001c 1343     		orrs	r3, r3, r2
 302:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                  ALRM0TD_MN(rtc_alarm_time->rtc_alarm_minute) | \
 681              		.loc 1 302 18 view .LVU229
 682 001e 427A     		ldrb	r2, [r0, #9]	@ zero_extendqisi2
 683 0020 1204     		lsls	r2, r2, #16
 684 0022 02F47C12 		and	r2, r2, #4128768
 298:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                  rtc_alarm_time->rtc_weekday_or_date | \
 685              		.loc 1 298 17 view .LVU230
 686 0026 1343     		orrs	r3, r3, r2
 303:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                  ALRM0TD_SC(rtc_alarm_time->rtc_alarm_second));
 687              		.loc 1 303 18 view .LVU231
 688 0028 827A     		ldrb	r2, [r0, #10]	@ zero_extendqisi2
 689 002a 1202     		lsls	r2, r2, #8
 690 002c 02F4FE42 		and	r2, r2, #32512
 298:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                  rtc_alarm_time->rtc_weekday_or_date | \
 691              		.loc 1 298 17 view .LVU232
 692 0030 1343     		orrs	r3, r3, r2
 693              	.LVL39:
 694              		.loc 1 307 5 is_stmt 1 view .LVU233
 695              		.loc 1 307 13 is_stmt 0 view .LVU234
 696 0032 064A     		ldr	r2, .L46
 697 0034 C2F82418 		str	r1, [r2, #2084]
ARM GAS  /tmp/ccRIP20l.s 			page 21


 308:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 698              		.loc 1 308 5 is_stmt 1 view .LVU235
 699              		.loc 1 308 13 is_stmt 0 view .LVU236
 700 0038 5321     		movs	r1, #83
 701 003a C2F82418 		str	r1, [r2, #2084]
 309:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 310:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_ALRM0TD = (uint32_t)reg_alrm0td;
 702              		.loc 1 310 5 is_stmt 1 view .LVU237
 703              		.loc 1 310 17 is_stmt 0 view .LVU238
 704 003e C2F81C38 		str	r3, [r2, #2076]
 311:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 312:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* enable the write protection */
 313:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 705              		.loc 1 313 5 is_stmt 1 view .LVU239
 706              		.loc 1 313 13 is_stmt 0 view .LVU240
 707 0042 FF23     		movs	r3, #255
 708              	.LVL40:
 709              		.loc 1 313 13 view .LVU241
 710 0044 C2F82438 		str	r3, [r2, #2084]
 711              	.LVL41:
 314:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 712              		.loc 1 314 1 view .LVU242
 713 0048 7047     		bx	lr
 714              	.L47:
 715 004a 00BF     		.align	2
 716              	.L46:
 717 004c 00200040 		.word	1073750016
 718              		.cfi_endproc
 719              	.LFE63:
 721              		.section	.text.rtc_alarm_subsecond_config,"ax",%progbits
 722              		.align	1
 723              		.global	rtc_alarm_subsecond_config
 724              		.syntax unified
 725              		.thumb
 726              		.thumb_func
 727              		.fpu softvfp
 729              	rtc_alarm_subsecond_config:
 730              	.LVL42:
 731              	.LFB64:
 315:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 316:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 317:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      configure subsecond of RTC alarm
 318:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  mask_subsecond: alarm subsecond mask
 319:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_MASKSSC_0_14: mask alarm subsecond configuration
 320:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_MASKSSC_1_14: mask RTC_ALRM0SS_SSC[14:1], and RTC_ALRM0SS_SSC[0] is to be com
 321:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_MASKSSC_2_14: mask RTC_ALRM0SS_SSC[14:2], and RTC_ALRM0SS_SSC[1:0] is to be c
 322:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_MASKSSC_3_14: mask RTC_ALRM0SS_SSC[14:3], and RTC_ALRM0SS_SSC[2:0] is to be c
 323:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_MASKSSC_4_14: mask RTC_ALRM0SS_SSC[14:4]], and RTC_ALRM0SS_SSC[3:0] is to be 
 324:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_MASKSSC_5_14: mask RTC_ALRM0SS_SSC[14:5], and RTC_ALRM0SS_SSC[4:0] is to be c
 325:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_MASKSSC_6_14: mask RTC_ALRM0SS_SSC[14:6], and RTC_ALRM0SS_SSC[5:0] is to be c
 326:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_MASKSSC_7_14: mask RTC_ALRM0SS_SSC[14:7], and RTC_ALRM0SS_SSC[6:0] is to be c
 327:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_MASKSSC_8_14: mask RTC_ALRM0SS_SSC[14:8], and RTC_ALRM0SS_SSC[7:0] is to be c
 328:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_MASKSSC_9_14: mask RTC_ALRM0SS_SSC[14:9], and RTC_ALRM0SS_SSC[8:0] is to be c
 329:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_MASKSSC_10_14: mask RTC_ALRM0SS_SSC[14:10], and RTC_ALRM0SS_SSC[9:0] is to be
 330:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_MASKSSC_11_14: mask RTC_ALRM0SS_SSC[14:11], and RTC_ALRM0SS_SSC[10:0] is to b
 331:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_MASKSSC_12_14: mask RTC_ALRM0SS_SSC[14:12], and RTC_ALRM0SS_SSC[11:0] is to b
 332:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_MASKSSC_13_14: mask RTC_ALRM0SS_SSC[14:13], and RTC_ALRM0SS_SSC[12:0] is to b
ARM GAS  /tmp/ccRIP20l.s 			page 22


 333:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_MASKSSC_14: mask RTC_ALRM0SS_SSC[14], and RTC_ALRM0SS_SSC[13:0] is to be comp
 334:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_MASKSSC_NONE: mask none, and RTC_ALRM0SS_SSC[14:0] is to be compared
 335:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  subsecond: alarm subsecond value(0x000 - 0x7FFF)
 336:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
 337:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     none
 338:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 339:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** void rtc_alarm_subsecond_config(uint32_t mask_subsecond,  uint32_t subsecond)
 340:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
 732              		.loc 1 340 1 is_stmt 1 view -0
 733              		.cfi_startproc
 734              		@ args = 0, pretend = 0, frame = 0
 735              		@ frame_needed = 0, uses_anonymous_args = 0
 736              		@ link register save eliminated.
 341:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* disable the write protection */
 342:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 737              		.loc 1 342 5 view .LVU244
 738              		.loc 1 342 13 is_stmt 0 view .LVU245
 739 0000 CA22     		movs	r2, #202
 740 0002 064B     		ldr	r3, .L49
 343:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;  
 344:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 345:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_ALRM0SS = mask_subsecond | subsecond;  
 741              		.loc 1 345 34 view .LVU246
 742 0004 0843     		orrs	r0, r0, r1
 743              	.LVL43:
 342:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;  
 744              		.loc 1 342 13 view .LVU247
 745 0006 C3F82428 		str	r2, [r3, #2084]
 343:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;  
 746              		.loc 1 343 5 is_stmt 1 view .LVU248
 343:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;  
 747              		.loc 1 343 13 is_stmt 0 view .LVU249
 748 000a 5322     		movs	r2, #83
 749 000c C3F82428 		str	r2, [r3, #2084]
 750              		.loc 1 345 5 is_stmt 1 view .LVU250
 346:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 347:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* enable the write protection */
 348:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 751              		.loc 1 348 13 is_stmt 0 view .LVU251
 752 0010 FF22     		movs	r2, #255
 345:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 753              		.loc 1 345 17 view .LVU252
 754 0012 C3F84408 		str	r0, [r3, #2116]
 755              		.loc 1 348 5 is_stmt 1 view .LVU253
 756              		.loc 1 348 13 is_stmt 0 view .LVU254
 757 0016 C3F82428 		str	r2, [r3, #2084]
 349:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 758              		.loc 1 349 1 view .LVU255
 759 001a 7047     		bx	lr
 760              	.L50:
 761              		.align	2
 762              	.L49:
 763 001c 00200040 		.word	1073750016
 764              		.cfi_endproc
 765              	.LFE64:
 767              		.section	.text.rtc_alarm_enable,"ax",%progbits
 768              		.align	1
ARM GAS  /tmp/ccRIP20l.s 			page 23


 769              		.global	rtc_alarm_enable
 770              		.syntax unified
 771              		.thumb
 772              		.thumb_func
 773              		.fpu softvfp
 775              	rtc_alarm_enable:
 776              	.LFB65:
 350:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 351:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 352:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      enable RTC alarm
 353:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  none
 354:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
 355:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     none
 356:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 357:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** void rtc_alarm_enable(void)
 358:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
 777              		.loc 1 358 1 is_stmt 1 view -0
 778              		.cfi_startproc
 779              		@ args = 0, pretend = 0, frame = 0
 780              		@ frame_needed = 0, uses_anonymous_args = 0
 781              		@ link register save eliminated.
 359:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* disable the write protection */
 360:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 782              		.loc 1 360 5 view .LVU257
 783              		.loc 1 360 13 is_stmt 0 view .LVU258
 784 0000 CA22     		movs	r2, #202
 785 0002 084B     		ldr	r3, .L52
 786 0004 C3F82428 		str	r2, [r3, #2084]
 361:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 787              		.loc 1 361 5 is_stmt 1 view .LVU259
 788              		.loc 1 361 13 is_stmt 0 view .LVU260
 789 0008 5322     		movs	r2, #83
 790 000a C3F82428 		str	r2, [r3, #2084]
 362:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 363:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_CTL |= RTC_CTL_ALRM0EN;
 791              		.loc 1 363 5 is_stmt 1 view .LVU261
 792              		.loc 1 363 13 is_stmt 0 view .LVU262
 793 000e D3F80828 		ldr	r2, [r3, #2056]
 794 0012 42F48072 		orr	r2, r2, #256
 795 0016 C3F80828 		str	r2, [r3, #2056]
 364:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 365:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* enable the write protection */
 366:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 796              		.loc 1 366 5 is_stmt 1 view .LVU263
 797              		.loc 1 366 13 is_stmt 0 view .LVU264
 798 001a FF22     		movs	r2, #255
 799 001c C3F82428 		str	r2, [r3, #2084]
 367:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 800              		.loc 1 367 1 view .LVU265
 801 0020 7047     		bx	lr
 802              	.L53:
 803 0022 00BF     		.align	2
 804              	.L52:
 805 0024 00200040 		.word	1073750016
 806              		.cfi_endproc
 807              	.LFE65:
 809              		.section	.text.rtc_alarm_disable,"ax",%progbits
ARM GAS  /tmp/ccRIP20l.s 			page 24


 810              		.align	1
 811              		.global	rtc_alarm_disable
 812              		.syntax unified
 813              		.thumb
 814              		.thumb_func
 815              		.fpu softvfp
 817              	rtc_alarm_disable:
 818              	.LFB66:
 368:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 369:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 370:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      disable RTC alarm
 371:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  none
 372:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
 373:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
 374:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 375:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** ErrStatus rtc_alarm_disable(void)
 376:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
 819              		.loc 1 376 1 is_stmt 1 view -0
 820              		.cfi_startproc
 821              		@ args = 0, pretend = 0, frame = 8
 822              		@ frame_needed = 0, uses_anonymous_args = 0
 823              		@ link register save eliminated.
 377:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     volatile uint32_t time_index = RTC_ALRM0WF_TIMEOUT;
 824              		.loc 1 377 5 view .LVU267
 825              		.loc 1 377 23 is_stmt 0 view .LVU268
 826 0000 4FF40043 		mov	r3, #32768
 378:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     ErrStatus error_status = ERROR;
 379:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     uint32_t flag_status = RESET;
 380:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 381:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* disable the write protection */
 382:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 827              		.loc 1 382 13 view .LVU269
 828 0004 CA22     		movs	r2, #202
 376:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     volatile uint32_t time_index = RTC_ALRM0WF_TIMEOUT;
 829              		.loc 1 376 1 view .LVU270
 830 0006 82B0     		sub	sp, sp, #8
 831              	.LCFI7:
 832              		.cfi_def_cfa_offset 8
 377:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     volatile uint32_t time_index = RTC_ALRM0WF_TIMEOUT;
 833              		.loc 1 377 23 view .LVU271
 834 0008 0193     		str	r3, [sp, #4]
 378:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     ErrStatus error_status = ERROR;
 835              		.loc 1 378 5 is_stmt 1 view .LVU272
 836              	.LVL44:
 379:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 837              		.loc 1 379 5 view .LVU273
 838              		.loc 1 382 5 view .LVU274
 839              		.loc 1 382 13 is_stmt 0 view .LVU275
 840 000a 0D4B     		ldr	r3, .L62
 841 000c C3F82428 		str	r2, [r3, #2084]
 383:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 842              		.loc 1 383 5 is_stmt 1 view .LVU276
 843              		.loc 1 383 13 is_stmt 0 view .LVU277
 844 0010 5322     		movs	r2, #83
 845 0012 C3F82428 		str	r2, [r3, #2084]
 384:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     
 385:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* clear the state of alarm */
ARM GAS  /tmp/ccRIP20l.s 			page 25


 386:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_CTL &= (uint32_t)(~RTC_CTL_ALRM0EN);  
 846              		.loc 1 386 5 is_stmt 1 view .LVU278
 847              		.loc 1 386 13 is_stmt 0 view .LVU279
 848 0016 D3F80828 		ldr	r2, [r3, #2056]
 849 001a 22F48072 		bic	r2, r2, #256
 850 001e C3F80828 		str	r2, [r3, #2056]
 851              	.LVL45:
 852              	.L56:
 387:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     
 388:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* wait until ALRM0WF flag to be set after the alarm is disabled */
 389:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     do{
 853              		.loc 1 389 5 is_stmt 1 discriminator 2 view .LVU280
 390:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         flag_status = RTC_STAT & RTC_STAT_ALRM0WF;
 854              		.loc 1 390 9 discriminator 2 view .LVU281
 855              		.loc 1 390 23 is_stmt 0 discriminator 2 view .LVU282
 856 0022 D3F80C08 		ldr	r0, [r3, #2060]
 391:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     }while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
 857              		.loc 1 391 13 discriminator 2 view .LVU283
 858 0026 019A     		ldr	r2, [sp, #4]
 390:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         flag_status = RTC_STAT & RTC_STAT_ALRM0WF;
 859              		.loc 1 390 21 discriminator 2 view .LVU284
 860 0028 00F00100 		and	r0, r0, #1
 861              	.LVL46:
 862              		.loc 1 391 11 is_stmt 1 discriminator 2 view .LVU285
 863              		.loc 1 391 13 is_stmt 0 discriminator 2 view .LVU286
 864 002c 013A     		subs	r2, r2, #1
 865              		.loc 1 391 5 discriminator 2 view .LVU287
 866 002e 0192     		str	r2, [sp, #4]
 867 0030 0AB1     		cbz	r2, .L55
 868              		.loc 1 391 32 discriminator 1 view .LVU288
 869 0032 0028     		cmp	r0, #0
 870 0034 F5D0     		beq	.L56
 871              	.L55:
 392:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     
 393:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     if ((uint32_t)RESET != flag_status){     
 872              		.loc 1 393 5 is_stmt 1 view .LVU289
 873              	.LVL47:
 394:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         error_status = SUCCESS;
 395:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     }
 396:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 397:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* enable the write protection */
 398:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 874              		.loc 1 398 5 view .LVU290
 875              		.loc 1 398 13 is_stmt 0 view .LVU291
 876 0036 FF22     		movs	r2, #255
 877 0038 C3F82428 		str	r2, [r3, #2084]
 399:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 400:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     return error_status;
 878              		.loc 1 400 5 is_stmt 1 view .LVU292
 401:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 879              		.loc 1 401 1 is_stmt 0 view .LVU293
 880 003c 02B0     		add	sp, sp, #8
 881              	.LCFI8:
 882              		.cfi_def_cfa_offset 0
 883              		@ sp needed
 884 003e 7047     		bx	lr
 885              	.L63:
ARM GAS  /tmp/ccRIP20l.s 			page 26


 886              		.align	2
 887              	.L62:
 888 0040 00200040 		.word	1073750016
 889              		.cfi_endproc
 890              	.LFE66:
 892              		.section	.text.rtc_alarm_get,"ax",%progbits
 893              		.align	1
 894              		.global	rtc_alarm_get
 895              		.syntax unified
 896              		.thumb
 897              		.thumb_func
 898              		.fpu softvfp
 900              	rtc_alarm_get:
 901              	.LVL48:
 902              	.LFB67:
 402:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 403:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 404:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      get RTC alarm
 405:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  none
 406:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] rtc_alarm_time: pointer to a rtc_alarm_struct structure which contains 
 407:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 parameters for RTC alarm configuration
 408:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 members of the structure and the member values are shown as below:
 409:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_alarm_mask: RTC_ALARM_NONE_MASK, RTC_ALARM_DATE_MASK, RTC_ALARM_HOUR_MASK
 410:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                                   RTC_ALARM_MINUTE_MASK, RTC_ALARM_SECOND_MASK, RTC_ALARM_ALL_MASK
 411:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_weekday_or_date: RTC_ALARM_DATE_SELECTED, RTC_ALARM_WEEKDAY_SELECTED
 412:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_alarm_day: 1) 0x1 - 0x31(BCD format) if RTC_ALARM_DATE_SELECTED is set
 413:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                                  2) RTC_MONDAY, RTC_TUESDAY, RTC_WEDSDAY, RTC_THURSDAY, RTC_FRIDAY,
 414:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                                     RTC_SATURDAY, RTC_SUNDAY if RTC_ALARM_WEEKDAY_SELECTED is set
 415:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_alarm_hour: 0x0 - 0x12(BCD format) or 0x0 - 0x23(BCD format) depending on the
 416:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_alarm_minute: 0x0 - 0x59(BCD format)
 417:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_alarm_second: 0x0 - 0x59(BCD format)
 418:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_am_pm: RTC_AM, RTC_PM
 419:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     none
 420:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 421:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** void rtc_alarm_get(rtc_alarm_struct* rtc_alarm_time)
 422:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
 903              		.loc 1 422 1 is_stmt 1 view -0
 904              		.cfi_startproc
 905              		@ args = 0, pretend = 0, frame = 0
 906              		@ frame_needed = 0, uses_anonymous_args = 0
 907              		@ link register save eliminated.
 423:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     uint32_t reg_alrm0td = 0U;
 908              		.loc 1 423 5 view .LVU295
 424:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 425:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* get the value of RTC_ALRM0TD register */
 426:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     reg_alrm0td = RTC_ALRM0TD;
 909              		.loc 1 426 5 view .LVU296
 910              		.loc 1 426 17 is_stmt 0 view .LVU297
 911 0000 0C4B     		ldr	r3, .L65
 912 0002 D3F81C38 		ldr	r3, [r3, #2076]
 913              	.LVL49:
 427:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 428:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* get alarm parameters and construct the rtc_alarm_struct structure */
 429:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_alarm_time->rtc_alarm_mask = reg_alrm0td & RTC_ALARM_ALL_MASK; 
 914              		.loc 1 429 5 is_stmt 1 view .LVU298
 915              		.loc 1 429 50 is_stmt 0 view .LVU299
 916 0006 03F08032 		and	r2, r3, #-2139062144
ARM GAS  /tmp/ccRIP20l.s 			page 27


 917              		.loc 1 429 36 view .LVU300
 918 000a 0260     		str	r2, [r0]
 430:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_alarm_time->rtc_am_pm = (uint32_t)(reg_alrm0td & RTC_ALRM0TD_PM);
 919              		.loc 1 430 5 is_stmt 1 view .LVU301
 920              		.loc 1 430 33 is_stmt 0 view .LVU302
 921 000c 03F48002 		and	r2, r3, #4194304
 922              		.loc 1 430 31 view .LVU303
 923 0010 C260     		str	r2, [r0, #12]
 431:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_alarm_time->rtc_weekday_or_date = (uint32_t)(reg_alrm0td & RTC_ALRM0TD_DOWS);
 924              		.loc 1 431 5 is_stmt 1 view .LVU304
 925              		.loc 1 431 43 is_stmt 0 view .LVU305
 926 0012 03F08042 		and	r2, r3, #1073741824
 927              		.loc 1 431 41 view .LVU306
 928 0016 4260     		str	r2, [r0, #4]
 432:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_alarm_time->rtc_alarm_day = (uint8_t)GET_ALRM0TD_DAY(reg_alrm0td);
 929              		.loc 1 432 5 is_stmt 1 view .LVU307
 930              		.loc 1 432 37 is_stmt 0 view .LVU308
 931 0018 C3F30562 		ubfx	r2, r3, #24, #6
 932              		.loc 1 432 35 view .LVU309
 933 001c 0272     		strb	r2, [r0, #8]
 433:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_alarm_time->rtc_alarm_hour = (uint8_t)GET_ALRM0TD_HR(reg_alrm0td);
 934              		.loc 1 433 5 is_stmt 1 view .LVU310
 935              		.loc 1 433 38 is_stmt 0 view .LVU311
 936 001e C3F30542 		ubfx	r2, r3, #16, #6
 937              		.loc 1 433 36 view .LVU312
 938 0022 4272     		strb	r2, [r0, #9]
 434:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_alarm_time->rtc_alarm_minute = (uint8_t)GET_ALRM0TD_MN(reg_alrm0td);
 939              		.loc 1 434 5 is_stmt 1 view .LVU313
 940              		.loc 1 434 40 is_stmt 0 view .LVU314
 941 0024 C3F30622 		ubfx	r2, r3, #8, #7
 435:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_alarm_time->rtc_alarm_second = (uint8_t)GET_ALRM0TD_SC(reg_alrm0td);  
 942              		.loc 1 435 40 view .LVU315
 943 0028 03F07F03 		and	r3, r3, #127
 944              	.LVL50:
 434:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_alarm_time->rtc_alarm_minute = (uint8_t)GET_ALRM0TD_MN(reg_alrm0td);
 945              		.loc 1 434 38 view .LVU316
 946 002c 8272     		strb	r2, [r0, #10]
 947              		.loc 1 435 5 is_stmt 1 view .LVU317
 948              		.loc 1 435 38 is_stmt 0 view .LVU318
 949 002e C372     		strb	r3, [r0, #11]
 436:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 950              		.loc 1 436 1 view .LVU319
 951 0030 7047     		bx	lr
 952              	.L66:
 953 0032 00BF     		.align	2
 954              	.L65:
 955 0034 00200040 		.word	1073750016
 956              		.cfi_endproc
 957              	.LFE67:
 959              		.section	.text.rtc_alarm_subsecond_get,"ax",%progbits
 960              		.align	1
 961              		.global	rtc_alarm_subsecond_get
 962              		.syntax unified
 963              		.thumb
 964              		.thumb_func
 965              		.fpu softvfp
 967              	rtc_alarm_subsecond_get:
ARM GAS  /tmp/ccRIP20l.s 			page 28


 968              	.LFB68:
 437:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 438:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 439:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      get RTC alarm subsecond
 440:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  none
 441:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
 442:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     RTC alarm subsecond value
 443:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 444:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** uint32_t rtc_alarm_subsecond_get(void)
 445:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
 969              		.loc 1 445 1 is_stmt 1 view -0
 970              		.cfi_startproc
 971              		@ args = 0, pretend = 0, frame = 0
 972              		@ frame_needed = 0, uses_anonymous_args = 0
 973              		@ link register save eliminated.
 446:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     return ((uint32_t)(RTC_ALRM0SS & RTC_ALRM0SS_SSC));
 974              		.loc 1 446 5 view .LVU321
 975              		.loc 1 446 13 is_stmt 0 view .LVU322
 976 0000 024B     		ldr	r3, .L68
 977 0002 D3F84408 		ldr	r0, [r3, #2116]
 447:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 978              		.loc 1 447 1 view .LVU323
 979 0006 C0F30E00 		ubfx	r0, r0, #0, #15
 980 000a 7047     		bx	lr
 981              	.L69:
 982              		.align	2
 983              	.L68:
 984 000c 00200040 		.word	1073750016
 985              		.cfi_endproc
 986              	.LFE68:
 988              		.section	.text.rtc_timestamp_enable,"ax",%progbits
 989              		.align	1
 990              		.global	rtc_timestamp_enable
 991              		.syntax unified
 992              		.thumb
 993              		.thumb_func
 994              		.fpu softvfp
 996              	rtc_timestamp_enable:
 997              	.LVL51:
 998              	.LFB69:
 448:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 449:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 450:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      enable RTC time-stamp
 451:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  edge: specify which edge to detect of time-stamp
 452:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_TIMESTAMP_RISING_EDGE: rising edge is valid event edge for timestamp event
 453:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_TIMESTAMP_FALLING_EDGE: falling edge is valid event edge for timestamp event
 454:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
 455:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     none
 456:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 457:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** void rtc_timestamp_enable(uint32_t edge)
 458:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
 999              		.loc 1 458 1 is_stmt 1 view -0
 1000              		.cfi_startproc
 1001              		@ args = 0, pretend = 0, frame = 0
 1002              		@ frame_needed = 0, uses_anonymous_args = 0
 1003              		@ link register save eliminated.
 459:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     uint32_t reg_ctl = 0U;
ARM GAS  /tmp/ccRIP20l.s 			page 29


 1004              		.loc 1 459 5 view .LVU325
 460:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 461:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* clear the bits to be configured in RTC_CTL */
 462:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     reg_ctl = (uint32_t)(RTC_CTL & (uint32_t)(~(RTC_CTL_TSEG | RTC_CTL_TSEN)));
 1005              		.loc 1 462 5 view .LVU326
 463:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 464:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* new configuration */
 465:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     reg_ctl |= (uint32_t)(edge | RTC_CTL_TSEN);
 466:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****    
 467:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* disable the write protection */
 468:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1006              		.loc 1 468 13 is_stmt 0 view .LVU327
 1007 0000 CA21     		movs	r1, #202
 462:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 1008              		.loc 1 462 26 view .LVU328
 1009 0002 0A4A     		ldr	r2, .L71
 1010 0004 D2F80838 		ldr	r3, [r2, #2056]
 1011              	.LVL52:
 465:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****    
 1012              		.loc 1 465 5 is_stmt 1 view .LVU329
 1013              		.loc 1 468 13 is_stmt 0 view .LVU330
 1014 0008 C2F82418 		str	r1, [r2, #2084]
 469:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1015              		.loc 1 469 13 view .LVU331
 1016 000c 5321     		movs	r1, #83
 462:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 1017              		.loc 1 462 13 view .LVU332
 1018 000e 23F40063 		bic	r3, r3, #2048
 1019              	.LVL53:
 462:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 1020              		.loc 1 462 13 view .LVU333
 1021 0012 23F00803 		bic	r3, r3, #8
 465:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****    
 1022              		.loc 1 465 13 view .LVU334
 1023 0016 0343     		orrs	r3, r3, r0
 1024 0018 43F40063 		orr	r3, r3, #2048
 1025              	.LVL54:
 468:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1026              		.loc 1 468 5 is_stmt 1 view .LVU335
 1027              		.loc 1 469 5 view .LVU336
 1028              		.loc 1 469 13 is_stmt 0 view .LVU337
 1029 001c C2F82418 		str	r1, [r2, #2084]
 470:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 471:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_CTL = (uint32_t)reg_ctl;
 1030              		.loc 1 471 5 is_stmt 1 view .LVU338
 1031              		.loc 1 471 13 is_stmt 0 view .LVU339
 1032 0020 C2F80838 		str	r3, [r2, #2056]
 472:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 473:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* enable the write protection */
 474:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1033              		.loc 1 474 5 is_stmt 1 view .LVU340
 1034              		.loc 1 474 13 is_stmt 0 view .LVU341
 1035 0024 FF23     		movs	r3, #255
 1036              	.LVL55:
 1037              		.loc 1 474 13 view .LVU342
 1038 0026 C2F82438 		str	r3, [r2, #2084]
 1039              	.LVL56:
ARM GAS  /tmp/ccRIP20l.s 			page 30


 475:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 1040              		.loc 1 475 1 view .LVU343
 1041 002a 7047     		bx	lr
 1042              	.L72:
 1043              		.align	2
 1044              	.L71:
 1045 002c 00200040 		.word	1073750016
 1046              		.cfi_endproc
 1047              	.LFE69:
 1049              		.section	.text.rtc_timestamp_disable,"ax",%progbits
 1050              		.align	1
 1051              		.global	rtc_timestamp_disable
 1052              		.syntax unified
 1053              		.thumb
 1054              		.thumb_func
 1055              		.fpu softvfp
 1057              	rtc_timestamp_disable:
 1058              	.LFB70:
 476:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 477:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 478:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      disable RTC time-stamp
 479:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  none
 480:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
 481:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     none
 482:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 483:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** void rtc_timestamp_disable(void)
 484:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
 1059              		.loc 1 484 1 is_stmt 1 view -0
 1060              		.cfi_startproc
 1061              		@ args = 0, pretend = 0, frame = 0
 1062              		@ frame_needed = 0, uses_anonymous_args = 0
 1063              		@ link register save eliminated.
 485:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* disable the write protection */
 486:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1064              		.loc 1 486 5 view .LVU345
 1065              		.loc 1 486 13 is_stmt 0 view .LVU346
 1066 0000 CA22     		movs	r2, #202
 1067 0002 084B     		ldr	r3, .L74
 1068 0004 C3F82428 		str	r2, [r3, #2084]
 487:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1069              		.loc 1 487 5 is_stmt 1 view .LVU347
 1070              		.loc 1 487 13 is_stmt 0 view .LVU348
 1071 0008 5322     		movs	r2, #83
 1072 000a C3F82428 		str	r2, [r3, #2084]
 488:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     
 489:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* clear the TSEN bit */
 490:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_CTL &= (uint32_t)(~ RTC_CTL_TSEN);
 1073              		.loc 1 490 5 is_stmt 1 view .LVU349
 1074              		.loc 1 490 13 is_stmt 0 view .LVU350
 1075 000e D3F80828 		ldr	r2, [r3, #2056]
 1076 0012 22F40062 		bic	r2, r2, #2048
 1077 0016 C3F80828 		str	r2, [r3, #2056]
 491:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 492:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* enable the write protection */
 493:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1078              		.loc 1 493 5 is_stmt 1 view .LVU351
 1079              		.loc 1 493 13 is_stmt 0 view .LVU352
ARM GAS  /tmp/ccRIP20l.s 			page 31


 1080 001a FF22     		movs	r2, #255
 1081 001c C3F82428 		str	r2, [r3, #2084]
 494:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 1082              		.loc 1 494 1 view .LVU353
 1083 0020 7047     		bx	lr
 1084              	.L75:
 1085 0022 00BF     		.align	2
 1086              	.L74:
 1087 0024 00200040 		.word	1073750016
 1088              		.cfi_endproc
 1089              	.LFE70:
 1091              		.section	.text.rtc_timestamp_get,"ax",%progbits
 1092              		.align	1
 1093              		.global	rtc_timestamp_get
 1094              		.syntax unified
 1095              		.thumb
 1096              		.thumb_func
 1097              		.fpu softvfp
 1099              	rtc_timestamp_get:
 1100              	.LVL57:
 1101              	.LFB71:
 495:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 496:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 497:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      get RTC timestamp time and date
 498:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  none
 499:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] rtc_timestamp: pointer to a rtc_timestamp_struct structure which contains 
 500:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 parameters for RTC time-stamp configuration
 501:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 members of the structure and the member values are shown as below:
 502:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_timestamp_month: RTC_JAN, RTC_FEB, RTC_MAR, RTC_APR, RTC_MAY, RTC_JUN,
 503:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                                        RTC_JUL, RTC_AUG, RTC_SEP, RTC_OCT, RTC_NOV, RTC_DEC
 504:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_timestamp_date: 0x1 - 0x31(BCD format)
 505:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_timestamp_day: RTC_MONDAY, RTC_TUESDAY, RTC_WEDSDAY, RTC_THURSDAY, RTC_FRIDAY
 506:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                                      RTC_SATURDAY, RTC_SUNDAY if RTC_ALARM_WEEKDAY_SELECTED is set
 507:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_timestamp_hour: 0x0 - 0x12(BCD format) or 0x0 - 0x23(BCD format) depending on
 508:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_timestamp_minute: 0x0 - 0x59(BCD format)
 509:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_timestamp_second: 0x0 - 0x59(BCD format)
 510:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_am_pm: RTC_AM, RTC_PM
 511:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     none
 512:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 513:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** void rtc_timestamp_get(rtc_timestamp_struct* rtc_timestamp)
 514:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
 1102              		.loc 1 514 1 is_stmt 1 view -0
 1103              		.cfi_startproc
 1104              		@ args = 0, pretend = 0, frame = 0
 1105              		@ frame_needed = 0, uses_anonymous_args = 0
 1106              		@ link register save eliminated.
 515:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     uint32_t temp_tts = 0U, temp_dts = 0U;
 1107              		.loc 1 515 5 view .LVU355
 516:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 517:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* get the value of time_stamp registers */
 518:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     temp_tts = (uint32_t)RTC_TTS;
 1108              		.loc 1 518 5 view .LVU356
 1109              		.loc 1 518 14 is_stmt 0 view .LVU357
 1110 0000 0D4A     		ldr	r2, .L77
 1111 0002 D2F83038 		ldr	r3, [r2, #2096]
 1112              	.LVL58:
 519:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     temp_dts = (uint32_t)RTC_DTS;
ARM GAS  /tmp/ccRIP20l.s 			page 32


 1113              		.loc 1 519 5 is_stmt 1 view .LVU358
 1114              		.loc 1 519 14 is_stmt 0 view .LVU359
 1115 0006 D2F83428 		ldr	r2, [r2, #2100]
 1116              	.LVL59:
 520:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****   
 521:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* get timestamp time and construct the rtc_timestamp_struct structure */
 522:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_timestamp->rtc_am_pm = (uint32_t)(temp_tts & RTC_TTS_PM);
 1117              		.loc 1 522 5 is_stmt 1 view .LVU360
 1118              		.loc 1 522 32 is_stmt 0 view .LVU361
 1119 000a 03F48001 		and	r1, r3, #4194304
 1120              		.loc 1 522 30 view .LVU362
 1121 000e 8160     		str	r1, [r0, #8]
 523:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_timestamp->rtc_timestamp_month = (uint8_t)GET_DTS_MON(temp_dts);
 1122              		.loc 1 523 5 is_stmt 1 view .LVU363
 1123              		.loc 1 523 42 is_stmt 0 view .LVU364
 1124 0010 C2F30421 		ubfx	r1, r2, #8, #5
 1125              		.loc 1 523 40 view .LVU365
 1126 0014 0170     		strb	r1, [r0]
 524:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_timestamp->rtc_timestamp_date = (uint8_t)GET_DTS_DAY(temp_dts);
 1127              		.loc 1 524 5 is_stmt 1 view .LVU366
 1128              		.loc 1 524 41 is_stmt 0 view .LVU367
 1129 0016 02F03F01 		and	r1, r2, #63
 525:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_timestamp->rtc_timestamp_day = (uint8_t)GET_DTS_DOW(temp_dts);
 1130              		.loc 1 525 40 view .LVU368
 1131 001a C2F34232 		ubfx	r2, r2, #13, #3
 1132              	.LVL60:
 1133              		.loc 1 525 38 view .LVU369
 1134 001e 8270     		strb	r2, [r0, #2]
 526:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_timestamp->rtc_timestamp_hour = (uint8_t)GET_TTS_HR(temp_tts);
 1135              		.loc 1 526 41 view .LVU370
 1136 0020 C3F30542 		ubfx	r2, r3, #16, #6
 1137              		.loc 1 526 39 view .LVU371
 1138 0024 C270     		strb	r2, [r0, #3]
 527:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_timestamp->rtc_timestamp_minute = (uint8_t)GET_TTS_MN(temp_tts);
 1139              		.loc 1 527 43 view .LVU372
 1140 0026 C3F30622 		ubfx	r2, r3, #8, #7
 528:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_timestamp->rtc_timestamp_second = (uint8_t)GET_TTS_SC(temp_tts);
 1141              		.loc 1 528 43 view .LVU373
 1142 002a 03F07F03 		and	r3, r3, #127
 1143              	.LVL61:
 524:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_timestamp->rtc_timestamp_day = (uint8_t)GET_DTS_DOW(temp_dts);
 1144              		.loc 1 524 39 view .LVU374
 1145 002e 4170     		strb	r1, [r0, #1]
 525:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_timestamp->rtc_timestamp_hour = (uint8_t)GET_TTS_HR(temp_tts);
 1146              		.loc 1 525 5 is_stmt 1 view .LVU375
 526:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_timestamp->rtc_timestamp_minute = (uint8_t)GET_TTS_MN(temp_tts);
 1147              		.loc 1 526 5 view .LVU376
 527:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_timestamp->rtc_timestamp_second = (uint8_t)GET_TTS_SC(temp_tts);
 1148              		.loc 1 527 5 view .LVU377
 527:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     rtc_timestamp->rtc_timestamp_second = (uint8_t)GET_TTS_SC(temp_tts);
 1149              		.loc 1 527 41 is_stmt 0 view .LVU378
 1150 0030 0271     		strb	r2, [r0, #4]
 1151              		.loc 1 528 5 is_stmt 1 view .LVU379
 1152              		.loc 1 528 41 is_stmt 0 view .LVU380
 1153 0032 4371     		strb	r3, [r0, #5]
 529:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 1154              		.loc 1 529 1 view .LVU381
ARM GAS  /tmp/ccRIP20l.s 			page 33


 1155 0034 7047     		bx	lr
 1156              	.L78:
 1157 0036 00BF     		.align	2
 1158              	.L77:
 1159 0038 00200040 		.word	1073750016
 1160              		.cfi_endproc
 1161              	.LFE71:
 1163              		.section	.text.rtc_timestamp_subsecond_get,"ax",%progbits
 1164              		.align	1
 1165              		.global	rtc_timestamp_subsecond_get
 1166              		.syntax unified
 1167              		.thumb
 1168              		.thumb_func
 1169              		.fpu softvfp
 1171              	rtc_timestamp_subsecond_get:
 1172              	.LFB72:
 530:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 531:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 532:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      get RTC time-stamp subsecond
 533:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  none
 534:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
 535:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     RTC time-stamp subsecond value
 536:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 537:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** uint32_t rtc_timestamp_subsecond_get(void)
 538:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
 1173              		.loc 1 538 1 is_stmt 1 view -0
 1174              		.cfi_startproc
 1175              		@ args = 0, pretend = 0, frame = 0
 1176              		@ frame_needed = 0, uses_anonymous_args = 0
 1177              		@ link register save eliminated.
 539:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     return ((uint32_t)RTC_SSTS);
 1178              		.loc 1 539 5 view .LVU383
 1179              		.loc 1 539 13 is_stmt 0 view .LVU384
 1180 0000 014B     		ldr	r3, .L80
 1181 0002 D3F83808 		ldr	r0, [r3, #2104]
 540:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 1182              		.loc 1 540 1 view .LVU385
 1183 0006 7047     		bx	lr
 1184              	.L81:
 1185              		.align	2
 1186              	.L80:
 1187 0008 00200040 		.word	1073750016
 1188              		.cfi_endproc
 1189              	.LFE72:
 1191              		.section	.text.rtc_tamper_enable,"ax",%progbits
 1192              		.align	1
 1193              		.global	rtc_tamper_enable
 1194              		.syntax unified
 1195              		.thumb
 1196              		.thumb_func
 1197              		.fpu softvfp
 1199              	rtc_tamper_enable:
 1200              	.LVL62:
 1201              	.LFB73:
 541:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 542:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 543:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      enable RTC tamper
ARM GAS  /tmp/ccRIP20l.s 			page 34


 544:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  rtc_tamper: pointer to a rtc_tamper_struct structure which contains 
 545:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 parameters for RTC tamper configuration
 546:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                 members of the structure and the member values are shown as below:
 547:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_tamper_source: RTC_TAMPER0, RTC_TAMPER1
 548:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_tamper_trigger: RTC_TAMPER_TRIGGER_EDGE_RISING, RTC_TAMPER_TRIGGER_EDGE_FALLI
 549:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                                       RTC_TAMPER_TRIGGER_LEVEL_LOW, RTC_TAMPER_TRIGGER_LEVEL_HIGH
 550:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_tamper_filter: RTC_FLT_EDGE, RTC_FLT_2S, RTC_FLT_4S, RTC_FLT_8S
 551:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_tamper_sample_frequency: RTC_FREQ_DIV32768, RTC_FREQ_DIV16384, RTC_FREQ_DIV81
 552:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                                                RTC_FREQ_DIV4096, RTC_FREQ_DIV2048, RTC_FREQ_DIV1024
 553:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                                                RTC_FREQ_DIV512, RTC_FREQ_DIV256
 554:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_tamper_precharge_enable: DISABLE, ENABLE
 555:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_tamper_precharge_time: RTC_PRCH_1C, RTC_PRCH_2C, RTC_PRCH_4C, RTC_PRCH_8C
 556:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                   rtc_tamper_with_timestamp: DISABLE, ENABLE
 557:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
 558:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     none
 559:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 560:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** void rtc_tamper_enable(rtc_tamper_struct* rtc_tamper)
 561:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
 1202              		.loc 1 561 1 is_stmt 1 view -0
 1203              		.cfi_startproc
 1204              		@ args = 0, pretend = 0, frame = 0
 1205              		@ frame_needed = 0, uses_anonymous_args = 0
 1206              		@ link register save eliminated.
 562:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* disable tamper */
 563:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_TAMP &= (uint32_t)~(rtc_tamper->rtc_tamper_source); 
 1207              		.loc 1 563 5 view .LVU387
 1208              		.loc 1 563 14 is_stmt 0 view .LVU388
 1209 0000 2B4B     		ldr	r3, .L98
 1210              		.loc 1 563 27 view .LVU389
 1211 0002 0168     		ldr	r1, [r0]
 1212              		.loc 1 563 14 view .LVU390
 1213 0004 D3F84028 		ldr	r2, [r3, #2112]
 1214 0008 22EA0102 		bic	r2, r2, r1
 1215 000c C3F84028 		str	r2, [r3, #2112]
 564:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 565:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* tamper filter must be used when the tamper source is voltage level detection */
 566:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_TAMP &= (uint32_t)~RTC_TAMP_FLT;
 1216              		.loc 1 566 5 is_stmt 1 view .LVU391
 1217              		.loc 1 566 14 is_stmt 0 view .LVU392
 1218 0010 D3F84028 		ldr	r2, [r3, #2112]
 1219 0014 22F4C052 		bic	r2, r2, #6144
 1220 0018 C3F84028 		str	r2, [r3, #2112]
 567:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     
 568:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* the tamper source is voltage level detection */
 569:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     if(rtc_tamper->rtc_tamper_filter != RTC_FLT_EDGE ){ 
 1221              		.loc 1 569 5 is_stmt 1 view .LVU393
 1222              		.loc 1 569 7 is_stmt 0 view .LVU394
 1223 001c 8268     		ldr	r2, [r0, #8]
 1224 001e DAB1     		cbz	r2, .L83
 570:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_TAMP &= (uint32_t)~(RTC_TAMP_DISPU | RTC_TAMP_PRCH | RTC_TAMP_FREQ | RTC_TAMP_FLT);
 1225              		.loc 1 570 9 is_stmt 1 view .LVU395
 1226              		.loc 1 570 18 is_stmt 0 view .LVU396
 1227 0020 D3F84028 		ldr	r2, [r3, #2112]
 1228 0024 22F47F42 		bic	r2, r2, #65280
 1229 0028 C3F84028 		str	r2, [r3, #2112]
 571:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 572:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         /* check if the tamper pin need precharge, if need, then configure the precharge time */
ARM GAS  /tmp/ccRIP20l.s 			page 35


 573:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         if(DISABLE == rtc_tamper->rtc_tamper_precharge_enable){
 1230              		.loc 1 573 9 is_stmt 1 view .LVU397
 1231              		.loc 1 573 11 is_stmt 0 view .LVU398
 1232 002c 027C     		ldrb	r2, [r0, #16]	@ zero_extendqisi2
 1233 002e 002A     		cmp	r2, #0
 1234 0030 39D1     		bne	.L84
 574:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****             RTC_TAMP |=  (uint32_t)RTC_TAMP_DISPU;    
 1235              		.loc 1 574 13 is_stmt 1 view .LVU399
 1236              		.loc 1 574 22 is_stmt 0 view .LVU400
 1237 0032 D3F84028 		ldr	r2, [r3, #2112]
 1238 0036 42F40042 		orr	r2, r2, #32768
 1239              	.L97:
 575:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         }else{
 576:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****             RTC_TAMP |= (uint32_t)(rtc_tamper->rtc_tamper_precharge_time);
 1240              		.loc 1 576 22 view .LVU401
 1241 003a C3F84028 		str	r2, [r3, #2112]
 577:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         }
 578:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 579:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_TAMP |= (uint32_t)(rtc_tamper->rtc_tamper_sample_frequency);
 1242              		.loc 1 579 9 is_stmt 1 view .LVU402
 1243              		.loc 1 579 18 is_stmt 0 view .LVU403
 1244 003e 1C4B     		ldr	r3, .L98
 1245 0040 C168     		ldr	r1, [r0, #12]
 1246 0042 D3F84028 		ldr	r2, [r3, #2112]
 1247 0046 0A43     		orrs	r2, r2, r1
 1248 0048 C3F84028 		str	r2, [r3, #2112]
 580:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_TAMP |= (uint32_t)(rtc_tamper->rtc_tamper_filter);
 1249              		.loc 1 580 9 is_stmt 1 view .LVU404
 1250              		.loc 1 580 18 is_stmt 0 view .LVU405
 1251 004c D3F84028 		ldr	r2, [r3, #2112]
 1252 0050 8168     		ldr	r1, [r0, #8]
 1253 0052 0A43     		orrs	r2, r2, r1
 1254 0054 C3F84028 		str	r2, [r3, #2112]
 1255              	.L83:
 581:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     }
 582:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     
 583:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_TAMP &= (uint32_t)~RTC_TAMP_TPTS;  
 1256              		.loc 1 583 5 is_stmt 1 view .LVU406
 1257              		.loc 1 583 14 is_stmt 0 view .LVU407
 1258 0058 154B     		ldr	r3, .L98
 1259 005a D3F84028 		ldr	r2, [r3, #2112]
 1260 005e 22F08002 		bic	r2, r2, #128
 1261 0062 C3F84028 		str	r2, [r3, #2112]
 584:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     
 585:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     if(DISABLE != rtc_tamper->rtc_tamper_with_timestamp){           
 1262              		.loc 1 585 5 is_stmt 1 view .LVU408
 1263              		.loc 1 585 7 is_stmt 0 view .LVU409
 1264 0066 027E     		ldrb	r2, [r0, #24]	@ zero_extendqisi2
 1265 0068 2AB1     		cbz	r2, .L86
 586:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         /* the tamper event also cause a time-stamp event */
 587:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_TAMP |= (uint32_t)RTC_TAMP_TPTS;
 1266              		.loc 1 587 9 is_stmt 1 view .LVU410
 1267              		.loc 1 587 18 is_stmt 0 view .LVU411
 1268 006a D3F84028 		ldr	r2, [r3, #2112]
 1269 006e 42F08002 		orr	r2, r2, #128
 1270 0072 C3F84028 		str	r2, [r3, #2112]
 1271              	.L86:
ARM GAS  /tmp/ccRIP20l.s 			page 36


 588:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     } 
 589:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     
 590:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* configure the tamper trigger */
 591:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_TAMP &= ((uint32_t)~((rtc_tamper->rtc_tamper_source) << RTC_TAMPER_TRIGGER_POS));    
 1272              		.loc 1 591 5 is_stmt 1 view .LVU412
 1273              		.loc 1 591 14 is_stmt 0 view .LVU413
 1274 0076 D3F84028 		ldr	r2, [r3, #2112]
 1275              		.loc 1 591 62 view .LVU414
 1276 007a 0168     		ldr	r1, [r0]
 1277              		.loc 1 591 14 view .LVU415
 1278 007c 22EA4102 		bic	r2, r2, r1, lsl #1
 1279 0080 C3F84028 		str	r2, [r3, #2112]
 592:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     if(RTC_TAMPER_TRIGGER_EDGE_RISING != rtc_tamper->rtc_tamper_trigger){
 1280              		.loc 1 592 5 is_stmt 1 view .LVU416
 1281              		.loc 1 592 7 is_stmt 0 view .LVU417
 1282 0084 4268     		ldr	r2, [r0, #4]
 1283 0086 32B1     		cbz	r2, .L87
 593:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_TAMP |= (uint32_t)((rtc_tamper->rtc_tamper_source)<< RTC_TAMPER_TRIGGER_POS);  
 1284              		.loc 1 593 9 is_stmt 1 view .LVU418
 1285              		.loc 1 593 18 is_stmt 0 view .LVU419
 1286 0088 D3F84028 		ldr	r2, [r3, #2112]
 1287              		.loc 1 593 63 view .LVU420
 1288 008c 0168     		ldr	r1, [r0]
 1289              		.loc 1 593 18 view .LVU421
 1290 008e 42EA4102 		orr	r2, r2, r1, lsl #1
 1291 0092 C3F84028 		str	r2, [r3, #2112]
 1292              	.L87:
 594:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     }    
 595:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* enable tamper */
 596:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_TAMP |=  (uint32_t)(rtc_tamper->rtc_tamper_source); 
 1293              		.loc 1 596 5 is_stmt 1 view .LVU422
 1294              		.loc 1 596 14 is_stmt 0 view .LVU423
 1295 0096 064A     		ldr	r2, .L98
 1296 0098 0168     		ldr	r1, [r0]
 1297 009a D2F84038 		ldr	r3, [r2, #2112]
 1298 009e 0B43     		orrs	r3, r3, r1
 1299 00a0 C2F84038 		str	r3, [r2, #2112]
 597:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 1300              		.loc 1 597 1 view .LVU424
 1301 00a4 7047     		bx	lr
 1302              	.L84:
 576:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         }
 1303              		.loc 1 576 13 is_stmt 1 view .LVU425
 576:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         }
 1304              		.loc 1 576 22 is_stmt 0 view .LVU426
 1305 00a6 D3F84028 		ldr	r2, [r3, #2112]
 1306 00aa 4169     		ldr	r1, [r0, #20]
 1307 00ac 0A43     		orrs	r2, r2, r1
 1308 00ae C4E7     		b	.L97
 1309              	.L99:
 1310              		.align	2
 1311              	.L98:
 1312 00b0 00200040 		.word	1073750016
 1313              		.cfi_endproc
 1314              	.LFE73:
 1316              		.section	.text.rtc_tamper_disable,"ax",%progbits
 1317              		.align	1
ARM GAS  /tmp/ccRIP20l.s 			page 37


 1318              		.global	rtc_tamper_disable
 1319              		.syntax unified
 1320              		.thumb
 1321              		.thumb_func
 1322              		.fpu softvfp
 1324              	rtc_tamper_disable:
 1325              	.LVL63:
 1326              	.LFB74:
 598:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 599:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 600:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      disable RTC tamper
 601:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  source: specify which tamper source to be disabled
 602:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_TAMPER0
 603:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_TAMPER1
 604:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
 605:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     none
 606:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 607:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** void rtc_tamper_disable(uint32_t source)
 608:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
 1327              		.loc 1 608 1 is_stmt 1 view -0
 1328              		.cfi_startproc
 1329              		@ args = 0, pretend = 0, frame = 0
 1330              		@ frame_needed = 0, uses_anonymous_args = 0
 1331              		@ link register save eliminated.
 609:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* disable tamper */
 610:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_TAMP &= (uint32_t)~source; 
 1332              		.loc 1 610 5 view .LVU428
 1333              		.loc 1 610 14 is_stmt 0 view .LVU429
 1334 0000 034A     		ldr	r2, .L101
 1335 0002 D2F84038 		ldr	r3, [r2, #2112]
 1336 0006 23EA0003 		bic	r3, r3, r0
 1337 000a C2F84038 		str	r3, [r2, #2112]
 611:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 612:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 1338              		.loc 1 612 1 view .LVU430
 1339 000e 7047     		bx	lr
 1340              	.L102:
 1341              		.align	2
 1342              	.L101:
 1343 0010 00200040 		.word	1073750016
 1344              		.cfi_endproc
 1345              	.LFE74:
 1347              		.section	.text.rtc_interrupt_enable,"ax",%progbits
 1348              		.align	1
 1349              		.global	rtc_interrupt_enable
 1350              		.syntax unified
 1351              		.thumb
 1352              		.thumb_func
 1353              		.fpu softvfp
 1355              	rtc_interrupt_enable:
 1356              	.LVL64:
 1357              	.LFB75:
 613:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 614:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 615:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      enable specified RTC interrupt
 616:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  interrupt: specify which interrupt source to be enabled
 617:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_INT_TIMESTAMP: timestamp interrupt
ARM GAS  /tmp/ccRIP20l.s 			page 38


 618:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_INT_ALARM: alarm interrupt
 619:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_INT_TAMP: tamp interrupt
 620:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
 621:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     none
 622:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 623:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** void rtc_interrupt_enable(uint32_t interrupt)
 624:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {  
 1358              		.loc 1 624 1 is_stmt 1 view -0
 1359              		.cfi_startproc
 1360              		@ args = 0, pretend = 0, frame = 0
 1361              		@ frame_needed = 0, uses_anonymous_args = 0
 1362              		@ link register save eliminated.
 625:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* disable the write protection */
 626:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1363              		.loc 1 626 5 view .LVU432
 1364              		.loc 1 626 13 is_stmt 0 view .LVU433
 1365 0000 CA22     		movs	r2, #202
 1366 0002 0C4B     		ldr	r3, .L104
 1367 0004 C3F82428 		str	r2, [r3, #2084]
 627:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1368              		.loc 1 627 5 is_stmt 1 view .LVU434
 1369              		.loc 1 627 13 is_stmt 0 view .LVU435
 1370 0008 5322     		movs	r2, #83
 1371 000a C3F82428 		str	r2, [r3, #2084]
 628:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****  
 629:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* enable the interrupts in RTC_CTL register */
 630:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_CTL |= (uint32_t)(interrupt & (uint32_t)~RTC_TAMP_TPIE);
 1372              		.loc 1 630 5 is_stmt 1 view .LVU436
 1373              		.loc 1 630 13 is_stmt 0 view .LVU437
 1374 000e D3F80818 		ldr	r1, [r3, #2056]
 1375              		.loc 1 630 16 view .LVU438
 1376 0012 20F00402 		bic	r2, r0, #4
 1377              		.loc 1 630 13 view .LVU439
 1378 0016 0A43     		orrs	r2, r2, r1
 1379 0018 C3F80828 		str	r2, [r3, #2056]
 631:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* enable the interrupts in RTC_TAMP register */
 632:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_TAMP |= (uint32_t)(interrupt & RTC_TAMP_TPIE);
 1380              		.loc 1 632 5 is_stmt 1 view .LVU440
 1381              		.loc 1 632 14 is_stmt 0 view .LVU441
 1382 001c D3F84028 		ldr	r2, [r3, #2112]
 1383              		.loc 1 632 17 view .LVU442
 1384 0020 00F00400 		and	r0, r0, #4
 1385              	.LVL65:
 1386              		.loc 1 632 14 view .LVU443
 1387 0024 1043     		orrs	r0, r0, r2
 633:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     
 634:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* enable the write protection */
 635:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY; 
 1388              		.loc 1 635 13 view .LVU444
 1389 0026 FF22     		movs	r2, #255
 632:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     
 1390              		.loc 1 632 14 view .LVU445
 1391 0028 C3F84008 		str	r0, [r3, #2112]
 1392              		.loc 1 635 5 is_stmt 1 view .LVU446
 1393              		.loc 1 635 13 is_stmt 0 view .LVU447
 1394 002c C3F82428 		str	r2, [r3, #2084]
 636:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
ARM GAS  /tmp/ccRIP20l.s 			page 39


 1395              		.loc 1 636 1 view .LVU448
 1396 0030 7047     		bx	lr
 1397              	.L105:
 1398 0032 00BF     		.align	2
 1399              	.L104:
 1400 0034 00200040 		.word	1073750016
 1401              		.cfi_endproc
 1402              	.LFE75:
 1404              		.section	.text.rtc_interrupt_disable,"ax",%progbits
 1405              		.align	1
 1406              		.global	rtc_interrupt_disable
 1407              		.syntax unified
 1408              		.thumb
 1409              		.thumb_func
 1410              		.fpu softvfp
 1412              	rtc_interrupt_disable:
 1413              	.LVL66:
 1414              	.LFB76:
 637:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 638:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 639:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      disble specified RTC interrupt
 640:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  interrupt: specify which interrupt source to be disabled
 641:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_INT_TIMESTAMP: timestamp interrupt
 642:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_INT_ALARM: alarm interrupt
 643:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_INT_TAMP: tamp interrupt
 644:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
 645:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     none
 646:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 647:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** void rtc_interrupt_disable(uint32_t interrupt)
 648:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {  
 1415              		.loc 1 648 1 is_stmt 1 view -0
 1416              		.cfi_startproc
 1417              		@ args = 0, pretend = 0, frame = 0
 1418              		@ frame_needed = 0, uses_anonymous_args = 0
 1419              		@ link register save eliminated.
 649:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* disable the write protection */
 650:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1420              		.loc 1 650 5 view .LVU450
 1421              		.loc 1 650 13 is_stmt 0 view .LVU451
 1422 0000 CA22     		movs	r2, #202
 1423 0002 0D4B     		ldr	r3, .L107
 651:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 652:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****  
 653:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* disable the interrupts in RTC_CTL register */
 654:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_CTL &= (uint32_t)~(interrupt & (uint32_t)~RTC_TAMP_TPIE);
 1424              		.loc 1 654 38 view .LVU452
 1425 0004 20F00401 		bic	r1, r0, #4
 650:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1426              		.loc 1 650 13 view .LVU453
 1427 0008 C3F82428 		str	r2, [r3, #2084]
 651:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1428              		.loc 1 651 5 is_stmt 1 view .LVU454
 651:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1429              		.loc 1 651 13 is_stmt 0 view .LVU455
 1430 000c 5322     		movs	r2, #83
 1431 000e C3F82428 		str	r2, [r3, #2084]
 1432              		.loc 1 654 5 is_stmt 1 view .LVU456
ARM GAS  /tmp/ccRIP20l.s 			page 40


 1433              		.loc 1 654 13 is_stmt 0 view .LVU457
 1434 0012 D3F80828 		ldr	r2, [r3, #2056]
 655:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* disable the interrupts in RTC_TAMP register */
 656:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_TAMP &= (uint32_t)~(interrupt & RTC_TAMP_TPIE);
 1435              		.loc 1 656 39 view .LVU458
 1436 0016 00F00400 		and	r0, r0, #4
 1437              	.LVL67:
 654:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* disable the interrupts in RTC_TAMP register */
 1438              		.loc 1 654 13 view .LVU459
 1439 001a 22EA0102 		bic	r2, r2, r1
 1440 001e C3F80828 		str	r2, [r3, #2056]
 1441              		.loc 1 656 5 is_stmt 1 view .LVU460
 1442              		.loc 1 656 14 is_stmt 0 view .LVU461
 1443 0022 D3F84028 		ldr	r2, [r3, #2112]
 1444 0026 22EA0000 		bic	r0, r2, r0
 657:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 658:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* enable the write protection */
 659:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1445              		.loc 1 659 13 view .LVU462
 1446 002a FF22     		movs	r2, #255
 656:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 1447              		.loc 1 656 14 view .LVU463
 1448 002c C3F84008 		str	r0, [r3, #2112]
 1449              		.loc 1 659 5 is_stmt 1 view .LVU464
 1450              		.loc 1 659 13 is_stmt 0 view .LVU465
 1451 0030 C3F82428 		str	r2, [r3, #2084]
 660:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 1452              		.loc 1 660 1 view .LVU466
 1453 0034 7047     		bx	lr
 1454              	.L108:
 1455 0036 00BF     		.align	2
 1456              	.L107:
 1457 0038 00200040 		.word	1073750016
 1458              		.cfi_endproc
 1459              	.LFE76:
 1461              		.section	.text.rtc_flag_get,"ax",%progbits
 1462              		.align	1
 1463              		.global	rtc_flag_get
 1464              		.syntax unified
 1465              		.thumb
 1466              		.thumb_func
 1467              		.fpu softvfp
 1469              	rtc_flag_get:
 1470              	.LVL68:
 1471              	.LFB77:
 661:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 662:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 663:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      check specified flag
 664:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  flag: specify which flag to check
 665:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_FLAG_RECALIBRATION: recalibration pending flag
 666:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_FLAG_TAMP1: tamper 1 event flag
 667:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_FLAG_TAMP0: tamper 0 event flag
 668:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_FLAG_TIMESTAMP_OVERFLOW: time-stamp overflow event flag
 669:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_FLAG_TIMESTAMP: time-stamp event flag
 670:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_FLAG_ALARM0: alarm event flag
 671:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_FLAG_INIT: init mode event flag
 672:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_FLAG_RSYN: time and date registers synchronized event flag
ARM GAS  /tmp/ccRIP20l.s 			page 41


 673:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_FLAG_YCM: year parameter configured event flag
 674:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_FLAG_SHIFT: shift operation pending flag
 675:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_FLAG_ALARM0_WRITTEN: alarm writen available flag
 676:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
 677:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     FlagStatus: SET or RESET
 678:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 679:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** FlagStatus rtc_flag_get(uint32_t flag)
 680:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
 1472              		.loc 1 680 1 is_stmt 1 view -0
 1473              		.cfi_startproc
 1474              		@ args = 0, pretend = 0, frame = 0
 1475              		@ frame_needed = 0, uses_anonymous_args = 0
 1476              		@ link register save eliminated.
 681:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     FlagStatus flag_state = RESET;
 1477              		.loc 1 681 5 view .LVU468
 682:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     
 683:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     if ((uint32_t)RESET != (RTC_STAT & flag)){   
 1478              		.loc 1 683 5 view .LVU469
 1479              		.loc 1 683 29 is_stmt 0 view .LVU470
 1480 0000 034B     		ldr	r3, .L110
 1481 0002 D3F80C38 		ldr	r3, [r3, #2060]
 1482              	.LVL69:
 684:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         flag_state = SET;
 685:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     }
 686:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     return flag_state;
 1483              		.loc 1 686 5 is_stmt 1 view .LVU471
 683:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         flag_state = SET;
 1484              		.loc 1 683 8 is_stmt 0 view .LVU472
 1485 0006 0342     		tst	r3, r0
 687:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 1486              		.loc 1 687 1 view .LVU473
 1487 0008 14BF     		ite	ne
 1488 000a 0120     		movne	r0, #1
 1489              	.LVL70:
 1490              		.loc 1 687 1 view .LVU474
 1491 000c 0020     		moveq	r0, #0
 1492 000e 7047     		bx	lr
 1493              	.L111:
 1494              		.align	2
 1495              	.L110:
 1496 0010 00200040 		.word	1073750016
 1497              		.cfi_endproc
 1498              	.LFE77:
 1500              		.section	.text.rtc_flag_clear,"ax",%progbits
 1501              		.align	1
 1502              		.global	rtc_flag_clear
 1503              		.syntax unified
 1504              		.thumb
 1505              		.thumb_func
 1506              		.fpu softvfp
 1508              	rtc_flag_clear:
 1509              	.LVL71:
 1510              	.LFB78:
 688:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 689:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 690:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      clear specified flag
 691:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  flag: specify which flag to clear
ARM GAS  /tmp/ccRIP20l.s 			page 42


 692:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_FLAG_TAMP1: tamper 1 event flag
 693:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_FLAG_TAMP0: tamper 0 event flag
 694:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_FLAG_TIMESTAMP_OVERFLOW: time-stamp overflow event flag
 695:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_FLAG_TIMESTAMP: time-stamp event flag
 696:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_FLAG_ALARM0: alarm event flag
 697:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_FLAG_RSYN: time and date registers synchronized event flag
 698:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
 699:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     none
 700:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 701:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** void rtc_flag_clear(uint32_t flag)
 702:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
 1511              		.loc 1 702 1 is_stmt 1 view -0
 1512              		.cfi_startproc
 1513              		@ args = 0, pretend = 0, frame = 0
 1514              		@ frame_needed = 0, uses_anonymous_args = 0
 1515              		@ link register save eliminated.
 703:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_STAT &= (uint32_t)(~flag);  
 1516              		.loc 1 703 5 view .LVU476
 1517              		.loc 1 703 14 is_stmt 0 view .LVU477
 1518 0000 034A     		ldr	r2, .L113
 1519 0002 D2F80C38 		ldr	r3, [r2, #2060]
 1520 0006 23EA0003 		bic	r3, r3, r0
 1521 000a C2F80C38 		str	r3, [r2, #2060]
 704:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 1522              		.loc 1 704 1 view .LVU478
 1523 000e 7047     		bx	lr
 1524              	.L114:
 1525              		.align	2
 1526              	.L113:
 1527 0010 00200040 		.word	1073750016
 1528              		.cfi_endproc
 1529              	.LFE78:
 1531              		.section	.text.rtc_alter_output_config,"ax",%progbits
 1532              		.align	1
 1533              		.global	rtc_alter_output_config
 1534              		.syntax unified
 1535              		.thumb
 1536              		.thumb_func
 1537              		.fpu softvfp
 1539              	rtc_alter_output_config:
 1540              	.LVL72:
 1541              	.LFB79:
 705:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 706:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 707:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      configure rtc alternate output source
 708:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  source: specify signal to output
 709:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_CALIBRATION_512HZ: when the LXTAL freqency is 32768Hz and the RTC_PSC 
 710:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                                          is the default value, output 512Hz signal
 711:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_CALIBRATION_1HZ: when the LXTAL freqency is 32768Hz and the RTC_PSC 
 712:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****                                        is the default value, output 512Hz signal
 713:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_ALARM_HIGH: when the  alarm flag is set, the output pin is high
 714:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_ALARM_LOW: when the  Alarm flag is set, the output pin is low
 715:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  mode: specify the output pin (PC13) mode when output alarm signal
 716:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_ALARM_OUTPUT_OD: open drain mode
 717:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_ALARM_OUTPUT_PP: push pull mode
 718:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
 719:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     none
ARM GAS  /tmp/ccRIP20l.s 			page 43


 720:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 721:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** void rtc_alter_output_config(uint32_t source, uint32_t mode)
 722:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
 1542              		.loc 1 722 1 is_stmt 1 view -0
 1543              		.cfi_startproc
 1544              		@ args = 0, pretend = 0, frame = 0
 1545              		@ frame_needed = 0, uses_anonymous_args = 0
 1546              		@ link register save eliminated.
 723:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* disable the write protection */
 724:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1547              		.loc 1 724 5 view .LVU480
 1548              		.loc 1 724 13 is_stmt 0 view .LVU481
 1549 0000 CA22     		movs	r2, #202
 1550 0002 114B     		ldr	r3, .L120
 1551 0004 C3F82428 		str	r2, [r3, #2084]
 725:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1552              		.loc 1 725 5 is_stmt 1 view .LVU482
 1553              		.loc 1 725 13 is_stmt 0 view .LVU483
 1554 0008 5322     		movs	r2, #83
 1555 000a C3F82428 		str	r2, [r3, #2084]
 726:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 727:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_CTL &= (uint32_t)~(RTC_CTL_COEN | RTC_CTL_OS | RTC_CTL_OPOL | RTC_CTL_COS);
 1556              		.loc 1 727 5 is_stmt 1 view .LVU484
 1557              		.loc 1 727 13 is_stmt 0 view .LVU485
 1558 000e D3F80828 		ldr	r2, [r3, #2056]
 1559 0012 22F47802 		bic	r2, r2, #16252928
 1560 0016 C3F80828 		str	r2, [r3, #2056]
 728:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 729:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_CTL |= (uint32_t)(source);
 1561              		.loc 1 729 5 is_stmt 1 view .LVU486
 1562              		.loc 1 729 13 is_stmt 0 view .LVU487
 1563 001a D3F80828 		ldr	r2, [r3, #2056]
 1564 001e 0243     		orrs	r2, r2, r0
 1565 0020 C3F80828 		str	r2, [r3, #2056]
 730:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     
 731:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* alarm output */
 732:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     if((uint32_t)RESET != (source & RTC_OS_ENABLE)){
 1566              		.loc 1 732 5 is_stmt 1 view .LVU488
 1567              		.loc 1 732 7 is_stmt 0 view .LVU489
 1568 0024 8202     		lsls	r2, r0, #10
 1569 0026 0AD5     		bpl	.L116
 733:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_TAMP &= (uint32_t)~(RTC_TAMP_PC13VAL);
 1570              		.loc 1 733 9 is_stmt 1 view .LVU490
 1571              		.loc 1 733 18 is_stmt 0 view .LVU491
 1572 0028 D3F84028 		ldr	r2, [r3, #2112]
 1573 002c 22F48022 		bic	r2, r2, #262144
 1574 0030 C3F84028 		str	r2, [r3, #2112]
 734:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_TAMP |= (uint32_t)(mode);  
 1575              		.loc 1 734 9 is_stmt 1 view .LVU492
 1576              		.loc 1 734 18 is_stmt 0 view .LVU493
 1577 0034 D3F84028 		ldr	r2, [r3, #2112]
 1578 0038 1143     		orrs	r1, r1, r2
 1579              	.LVL73:
 1580              		.loc 1 734 18 view .LVU494
 1581 003a C3F84018 		str	r1, [r3, #2112]
 1582              	.L116:
 735:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     }
ARM GAS  /tmp/ccRIP20l.s 			page 44


 736:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     
 737:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* enable the write protection */
 738:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1583              		.loc 1 738 5 is_stmt 1 view .LVU495
 1584              		.loc 1 738 13 is_stmt 0 view .LVU496
 1585 003e FF22     		movs	r2, #255
 1586 0040 C3F82428 		str	r2, [r3, #2084]
 739:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 1587              		.loc 1 739 1 view .LVU497
 1588 0044 7047     		bx	lr
 1589              	.L121:
 1590 0046 00BF     		.align	2
 1591              	.L120:
 1592 0048 00200040 		.word	1073750016
 1593              		.cfi_endproc
 1594              	.LFE79:
 1596              		.section	.text.rtc_hour_adjust,"ax",%progbits
 1597              		.align	1
 1598              		.global	rtc_hour_adjust
 1599              		.syntax unified
 1600              		.thumb
 1601              		.thumb_func
 1602              		.fpu softvfp
 1604              	rtc_hour_adjust:
 1605              	.LVL74:
 1606              	.LFB80:
 740:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 741:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 742:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      ajust the daylight saving time by adding or substracting one hour from the current 
 743:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  operation: hour ajustment operation
 744:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_CTL_A1H: add one hour
 745:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_CTL_S1H: substract one hour
 746:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
 747:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     none
 748:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 749:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** void rtc_hour_adjust(uint32_t operation)
 750:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
 1607              		.loc 1 750 1 is_stmt 1 view -0
 1608              		.cfi_startproc
 1609              		@ args = 0, pretend = 0, frame = 0
 1610              		@ frame_needed = 0, uses_anonymous_args = 0
 1611              		@ link register save eliminated.
 751:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* disable the write protection */
 752:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1612              		.loc 1 752 5 view .LVU499
 1613              		.loc 1 752 13 is_stmt 0 view .LVU500
 1614 0000 CA22     		movs	r2, #202
 1615 0002 074B     		ldr	r3, .L123
 1616 0004 C3F82428 		str	r2, [r3, #2084]
 753:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1617              		.loc 1 753 5 is_stmt 1 view .LVU501
 1618              		.loc 1 753 13 is_stmt 0 view .LVU502
 1619 0008 5322     		movs	r2, #83
 1620 000a C3F82428 		str	r2, [r3, #2084]
 754:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 755:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_CTL |= (uint32_t)(operation);
 1621              		.loc 1 755 5 is_stmt 1 view .LVU503
ARM GAS  /tmp/ccRIP20l.s 			page 45


 1622              		.loc 1 755 13 is_stmt 0 view .LVU504
 1623 000e D3F80828 		ldr	r2, [r3, #2056]
 1624 0012 0243     		orrs	r2, r2, r0
 1625 0014 C3F80828 		str	r2, [r3, #2056]
 756:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 757:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* enable the write protection */
 758:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1626              		.loc 1 758 5 is_stmt 1 view .LVU505
 1627              		.loc 1 758 13 is_stmt 0 view .LVU506
 1628 0018 FF22     		movs	r2, #255
 1629 001a C3F82428 		str	r2, [r3, #2084]
 759:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 1630              		.loc 1 759 1 view .LVU507
 1631 001e 7047     		bx	lr
 1632              	.L124:
 1633              		.align	2
 1634              	.L123:
 1635 0020 00200040 		.word	1073750016
 1636              		.cfi_endproc
 1637              	.LFE80:
 1639              		.section	.text.rtc_bypass_shadow_enable,"ax",%progbits
 1640              		.align	1
 1641              		.global	rtc_bypass_shadow_enable
 1642              		.syntax unified
 1643              		.thumb
 1644              		.thumb_func
 1645              		.fpu softvfp
 1647              	rtc_bypass_shadow_enable:
 1648              	.LFB81:
 760:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 761:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 762:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      enable RTC bypass shadow registers function
 763:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  none
 764:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
 765:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     none
 766:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 767:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** void rtc_bypass_shadow_enable(void)
 768:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** { 
 1649              		.loc 1 768 1 is_stmt 1 view -0
 1650              		.cfi_startproc
 1651              		@ args = 0, pretend = 0, frame = 0
 1652              		@ frame_needed = 0, uses_anonymous_args = 0
 1653              		@ link register save eliminated.
 769:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* disable the write protection */
 770:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1654              		.loc 1 770 5 view .LVU509
 1655              		.loc 1 770 13 is_stmt 0 view .LVU510
 1656 0000 CA22     		movs	r2, #202
 1657 0002 084B     		ldr	r3, .L126
 1658 0004 C3F82428 		str	r2, [r3, #2084]
 771:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1659              		.loc 1 771 5 is_stmt 1 view .LVU511
 1660              		.loc 1 771 13 is_stmt 0 view .LVU512
 1661 0008 5322     		movs	r2, #83
 1662 000a C3F82428 		str	r2, [r3, #2084]
 772:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 773:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_CTL |= (uint8_t)RTC_CTL_BPSHAD;
ARM GAS  /tmp/ccRIP20l.s 			page 46


 1663              		.loc 1 773 5 is_stmt 1 view .LVU513
 1664              		.loc 1 773 13 is_stmt 0 view .LVU514
 1665 000e D3F80828 		ldr	r2, [r3, #2056]
 1666 0012 42F02002 		orr	r2, r2, #32
 1667 0016 C3F80828 		str	r2, [r3, #2056]
 774:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 775:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* enable the write protection */
 776:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1668              		.loc 1 776 5 is_stmt 1 view .LVU515
 1669              		.loc 1 776 13 is_stmt 0 view .LVU516
 1670 001a FF22     		movs	r2, #255
 1671 001c C3F82428 		str	r2, [r3, #2084]
 777:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 1672              		.loc 1 777 1 view .LVU517
 1673 0020 7047     		bx	lr
 1674              	.L127:
 1675 0022 00BF     		.align	2
 1676              	.L126:
 1677 0024 00200040 		.word	1073750016
 1678              		.cfi_endproc
 1679              	.LFE81:
 1681              		.section	.text.rtc_bypass_shadow_disable,"ax",%progbits
 1682              		.align	1
 1683              		.global	rtc_bypass_shadow_disable
 1684              		.syntax unified
 1685              		.thumb
 1686              		.thumb_func
 1687              		.fpu softvfp
 1689              	rtc_bypass_shadow_disable:
 1690              	.LFB82:
 778:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 779:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 780:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      disable RTC bypass shadow registers function
 781:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  none
 782:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
 783:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     none
 784:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 785:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** void rtc_bypass_shadow_disable(void)
 786:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** { 
 1691              		.loc 1 786 1 is_stmt 1 view -0
 1692              		.cfi_startproc
 1693              		@ args = 0, pretend = 0, frame = 0
 1694              		@ frame_needed = 0, uses_anonymous_args = 0
 1695              		@ link register save eliminated.
 787:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* disable the write protection */
 788:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1696              		.loc 1 788 5 view .LVU519
 1697              		.loc 1 788 13 is_stmt 0 view .LVU520
 1698 0000 CA22     		movs	r2, #202
 1699 0002 084B     		ldr	r3, .L129
 1700 0004 C3F82428 		str	r2, [r3, #2084]
 789:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1701              		.loc 1 789 5 is_stmt 1 view .LVU521
 1702              		.loc 1 789 13 is_stmt 0 view .LVU522
 1703 0008 5322     		movs	r2, #83
 1704 000a C3F82428 		str	r2, [r3, #2084]
 790:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
ARM GAS  /tmp/ccRIP20l.s 			page 47


 791:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_CTL &= (uint8_t)~RTC_CTL_BPSHAD;
 1705              		.loc 1 791 5 is_stmt 1 view .LVU523
 1706              		.loc 1 791 13 is_stmt 0 view .LVU524
 1707 000e D3F80828 		ldr	r2, [r3, #2056]
 1708 0012 02F0DF02 		and	r2, r2, #223
 1709 0016 C3F80828 		str	r2, [r3, #2056]
 792:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 793:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* enable the write protection */
 794:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1710              		.loc 1 794 5 is_stmt 1 view .LVU525
 1711              		.loc 1 794 13 is_stmt 0 view .LVU526
 1712 001a FF22     		movs	r2, #255
 1713 001c C3F82428 		str	r2, [r3, #2084]
 795:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 1714              		.loc 1 795 1 view .LVU527
 1715 0020 7047     		bx	lr
 1716              	.L130:
 1717 0022 00BF     		.align	2
 1718              	.L129:
 1719 0024 00200040 		.word	1073750016
 1720              		.cfi_endproc
 1721              	.LFE82:
 1723              		.section	.text.rtc_refclock_detection_enable,"ax",%progbits
 1724              		.align	1
 1725              		.global	rtc_refclock_detection_enable
 1726              		.syntax unified
 1727              		.thumb
 1728              		.thumb_func
 1729              		.fpu softvfp
 1731              	rtc_refclock_detection_enable:
 1732              	.LFB83:
 796:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 797:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 798:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      enable RTC reference clock detection function
 799:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  none
 800:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
 801:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
 802:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 803:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** ErrStatus rtc_refclock_detection_enable(void)
 804:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
 1733              		.loc 1 804 1 is_stmt 1 view -0
 1734              		.cfi_startproc
 1735              		@ args = 0, pretend = 0, frame = 0
 1736              		@ frame_needed = 0, uses_anonymous_args = 0
 805:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     ErrStatus error_status = ERROR;
 1737              		.loc 1 805 5 view .LVU529
 1738              	.LVL75:
 806:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     
 807:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* disable the write protection */
 808:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1739              		.loc 1 808 5 view .LVU530
 804:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     ErrStatus error_status = ERROR;
 1740              		.loc 1 804 1 is_stmt 0 view .LVU531
 1741 0000 08B5     		push	{r3, lr}
 1742              	.LCFI9:
 1743              		.cfi_def_cfa_offset 8
 1744              		.cfi_offset 3, -8
ARM GAS  /tmp/ccRIP20l.s 			page 48


 1745              		.cfi_offset 14, -4
 1746              		.loc 1 808 13 view .LVU532
 1747 0002 CA23     		movs	r3, #202
 1748 0004 0A49     		ldr	r1, .L136
 1749 0006 C1F82438 		str	r3, [r1, #2084]
 809:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1750              		.loc 1 809 5 is_stmt 1 view .LVU533
 1751              		.loc 1 809 13 is_stmt 0 view .LVU534
 1752 000a 5323     		movs	r3, #83
 1753 000c C1F82438 		str	r3, [r1, #2084]
 810:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 811:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* enter init mode */
 812:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     error_status = rtc_init_mode_enter();
 1754              		.loc 1 812 5 is_stmt 1 view .LVU535
 1755              		.loc 1 812 20 is_stmt 0 view .LVU536
 1756 0010 FFF7FEFF 		bl	rtc_init_mode_enter
 1757              	.LVL76:
 813:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 814:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     if(ERROR != error_status){
 1758              		.loc 1 814 5 is_stmt 1 view .LVU537
 1759              		.loc 1 814 7 is_stmt 0 view .LVU538
 1760 0014 38B1     		cbz	r0, .L132
 815:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_CTL |= (uint32_t)RTC_CTL_REFEN;
 1761              		.loc 1 815 9 is_stmt 1 view .LVU539
 1762              		.loc 1 815 17 is_stmt 0 view .LVU540
 1763 0016 D1F80838 		ldr	r3, [r1, #2056]
 1764 001a 43F01003 		orr	r3, r3, #16
 1765 001e C1F80838 		str	r3, [r1, #2056]
 816:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         /* exit init mode */
 817:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         rtc_init_mode_exit();
 1766              		.loc 1 817 9 is_stmt 1 view .LVU541
 1767 0022 FFF7FEFF 		bl	rtc_init_mode_exit
 1768              	.LVL77:
 1769              	.L132:
 818:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     }
 819:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 820:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* enable the write protection */
 821:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1770              		.loc 1 821 5 view .LVU542
 1771              		.loc 1 821 13 is_stmt 0 view .LVU543
 1772 0026 FF23     		movs	r3, #255
 1773 0028 C1F82438 		str	r3, [r1, #2084]
 822:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 823:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     return error_status;
 1774              		.loc 1 823 5 is_stmt 1 view .LVU544
 824:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 1775              		.loc 1 824 1 is_stmt 0 view .LVU545
 1776 002c 08BD     		pop	{r3, pc}
 1777              	.L137:
 1778 002e 00BF     		.align	2
 1779              	.L136:
 1780 0030 00200040 		.word	1073750016
 1781              		.cfi_endproc
 1782              	.LFE83:
 1784              		.section	.text.rtc_refclock_detection_disable,"ax",%progbits
 1785              		.align	1
 1786              		.global	rtc_refclock_detection_disable
ARM GAS  /tmp/ccRIP20l.s 			page 49


 1787              		.syntax unified
 1788              		.thumb
 1789              		.thumb_func
 1790              		.fpu softvfp
 1792              	rtc_refclock_detection_disable:
 1793              	.LFB84:
 825:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 826:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 827:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      disable RTC reference clock detection function
 828:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  none
 829:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
 830:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
 831:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 832:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** ErrStatus rtc_refclock_detection_disable(void)
 833:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
 1794              		.loc 1 833 1 is_stmt 1 view -0
 1795              		.cfi_startproc
 1796              		@ args = 0, pretend = 0, frame = 0
 1797              		@ frame_needed = 0, uses_anonymous_args = 0
 834:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     ErrStatus error_status = ERROR;
 1798              		.loc 1 834 5 view .LVU547
 1799              	.LVL78:
 835:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     
 836:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* disable the write protection */
 837:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1800              		.loc 1 837 5 view .LVU548
 833:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     ErrStatus error_status = ERROR;
 1801              		.loc 1 833 1 is_stmt 0 view .LVU549
 1802 0000 08B5     		push	{r3, lr}
 1803              	.LCFI10:
 1804              		.cfi_def_cfa_offset 8
 1805              		.cfi_offset 3, -8
 1806              		.cfi_offset 14, -4
 1807              		.loc 1 837 13 view .LVU550
 1808 0002 CA23     		movs	r3, #202
 1809 0004 0A49     		ldr	r1, .L143
 1810 0006 C1F82438 		str	r3, [r1, #2084]
 838:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1811              		.loc 1 838 5 is_stmt 1 view .LVU551
 1812              		.loc 1 838 13 is_stmt 0 view .LVU552
 1813 000a 5323     		movs	r3, #83
 1814 000c C1F82438 		str	r3, [r1, #2084]
 839:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 840:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* enter init mode */
 841:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     error_status = rtc_init_mode_enter();
 1815              		.loc 1 841 5 is_stmt 1 view .LVU553
 1816              		.loc 1 841 20 is_stmt 0 view .LVU554
 1817 0010 FFF7FEFF 		bl	rtc_init_mode_enter
 1818              	.LVL79:
 842:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 843:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     if(ERROR != error_status){ 
 1819              		.loc 1 843 5 is_stmt 1 view .LVU555
 1820              		.loc 1 843 7 is_stmt 0 view .LVU556
 1821 0014 38B1     		cbz	r0, .L139
 844:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_CTL &= (uint32_t)~RTC_CTL_REFEN;
 1822              		.loc 1 844 9 is_stmt 1 view .LVU557
 1823              		.loc 1 844 17 is_stmt 0 view .LVU558
ARM GAS  /tmp/ccRIP20l.s 			page 50


 1824 0016 D1F80838 		ldr	r3, [r1, #2056]
 1825 001a 23F01003 		bic	r3, r3, #16
 1826 001e C1F80838 		str	r3, [r1, #2056]
 845:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         /* exit init mode */
 846:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         rtc_init_mode_exit();
 1827              		.loc 1 846 9 is_stmt 1 view .LVU559
 1828 0022 FFF7FEFF 		bl	rtc_init_mode_exit
 1829              	.LVL80:
 1830              	.L139:
 847:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     }
 848:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 849:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* enable the write protection */
 850:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1831              		.loc 1 850 5 view .LVU560
 1832              		.loc 1 850 13 is_stmt 0 view .LVU561
 1833 0026 FF23     		movs	r3, #255
 1834 0028 C1F82438 		str	r3, [r1, #2084]
 851:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 852:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     return error_status;
 1835              		.loc 1 852 5 is_stmt 1 view .LVU562
 853:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 1836              		.loc 1 853 1 is_stmt 0 view .LVU563
 1837 002c 08BD     		pop	{r3, pc}
 1838              	.L144:
 1839 002e 00BF     		.align	2
 1840              	.L143:
 1841 0030 00200040 		.word	1073750016
 1842              		.cfi_endproc
 1843              	.LFE84:
 1845              		.section	.text.rtc_second_ajust,"ax",%progbits
 1846              		.align	1
 1847              		.global	rtc_second_ajust
 1848              		.syntax unified
 1849              		.thumb
 1850              		.thumb_func
 1851              		.fpu softvfp
 1853              	rtc_second_ajust:
 1854              	.LVL81:
 1855              	.LFB85:
 854:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 855:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 856:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      ajust RTC second or subsecond value of current time
 857:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  add: add 1s to current time or not
 858:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_SHIFT_ADD1S_RESET: no effect
 859:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_SHIFT_ADD1S_SET: add 1s to current time
 860:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  minus: number of subsecond to minus from current time(0x0 - 0x7FFF)
 861:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
 862:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
 863:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 864:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** ErrStatus rtc_second_ajust(uint32_t add, uint32_t minus)
 865:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
 1856              		.loc 1 865 1 is_stmt 1 view -0
 1857              		.cfi_startproc
 1858              		@ args = 0, pretend = 0, frame = 0
 1859              		@ frame_needed = 0, uses_anonymous_args = 0
 866:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     uint32_t time_index = RTC_SHIFTCTL_TIMEOUT;
 1860              		.loc 1 866 5 view .LVU565
ARM GAS  /tmp/ccRIP20l.s 			page 51


 867:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     ErrStatus error_status = ERROR;
 1861              		.loc 1 867 5 view .LVU566
 868:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     uint32_t flag_status = RESET;
 1862              		.loc 1 868 5 view .LVU567
 869:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     uint32_t temp=0U;    
 1863              		.loc 1 869 5 view .LVU568
 870:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 871:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* disable the write protection */
 872:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1864              		.loc 1 872 5 view .LVU569
 1865              		.loc 1 872 13 is_stmt 0 view .LVU570
 1866 0000 CA22     		movs	r2, #202
 1867 0002 124B     		ldr	r3, .L155
 865:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     uint32_t time_index = RTC_SHIFTCTL_TIMEOUT;
 1868              		.loc 1 865 1 view .LVU571
 1869 0004 10B5     		push	{r4, lr}
 1870              	.LCFI11:
 1871              		.cfi_def_cfa_offset 8
 1872              		.cfi_offset 4, -8
 1873              		.cfi_offset 14, -4
 1874              		.loc 1 872 13 view .LVU572
 1875 0006 C3F82428 		str	r2, [r3, #2084]
 873:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1876              		.loc 1 873 5 is_stmt 1 view .LVU573
 1877              		.loc 1 873 13 is_stmt 0 view .LVU574
 1878 000a 5322     		movs	r2, #83
 1879 000c 4FF48054 		mov	r4, #4096
 1880 0010 C3F82428 		str	r2, [r3, #2084]
 1881              	.LVL82:
 1882              	.L147:
 874:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     
 875:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* check if a shift operation is ongoing */    
 876:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     do{
 1883              		.loc 1 876 5 is_stmt 1 discriminator 2 view .LVU575
 877:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         flag_status = RTC_STAT & RTC_STAT_SOPF;
 1884              		.loc 1 877 9 discriminator 2 view .LVU576
 1885              		.loc 1 877 23 is_stmt 0 discriminator 2 view .LVU577
 1886 0014 D3F80C28 		ldr	r2, [r3, #2060]
 878:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     }while((--time_index > 0U) && ((uint32_t)RESET != flag_status));
 1887              		.loc 1 878 5 discriminator 2 view .LVU578
 1888 0018 013C     		subs	r4, r4, #1
 1889              	.LVL83:
 877:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         flag_status = RTC_STAT & RTC_STAT_SOPF;
 1890              		.loc 1 877 21 discriminator 2 view .LVU579
 1891 001a 02F00802 		and	r2, r2, #8
 1892              	.LVL84:
 1893              		.loc 1 878 11 is_stmt 1 discriminator 2 view .LVU580
 1894              		.loc 1 878 5 is_stmt 0 discriminator 2 view .LVU581
 1895 001e 01D0     		beq	.L146
 1896              	.LVL85:
 1897              		.loc 1 878 32 discriminator 1 view .LVU582
 1898 0020 002A     		cmp	r2, #0
 1899 0022 F7D1     		bne	.L147
 1900              	.LVL86:
 1901              	.L146:
 879:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 880:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     temp = RTC_CTL & RTC_CTL_REFEN;    
ARM GAS  /tmp/ccRIP20l.s 			page 52


 1902              		.loc 1 880 5 is_stmt 1 view .LVU583
 1903              		.loc 1 880 12 is_stmt 0 view .LVU584
 1904 0024 D3F80848 		ldr	r4, [r3, #2056]
 1905              	.LVL87:
 881:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* check if the function of reference clock detection is disabled */
 882:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     if(((uint32_t)RESET == flag_status) && (RESET == temp)){  
 1906              		.loc 1 882 5 is_stmt 1 view .LVU585
 880:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* check if the function of reference clock detection is disabled */
 1907              		.loc 1 880 10 is_stmt 0 view .LVU586
 1908 0028 04F01004 		and	r4, r4, #16
 1909              	.LVL88:
 1910              		.loc 1 882 41 view .LVU587
 1911 002c 2243     		orrs	r2, r4, r2
 1912              	.LVL89:
 1913              		.loc 1 882 41 view .LVU588
 1914 002e 0BD1     		bne	.L149
 883:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_SHIFTCTL = (uint32_t)(add | SHIFTCTL_SFS(minus));
 1915              		.loc 1 883 9 is_stmt 1 view .LVU589
 1916              		.loc 1 883 41 is_stmt 0 view .LVU590
 1917 0030 C1F30E01 		ubfx	r1, r1, #0, #15
 1918              	.LVL90:
 1919              		.loc 1 883 24 view .LVU591
 1920 0034 0843     		orrs	r0, r0, r1
 1921              	.LVL91:
 1922              		.loc 1 883 22 view .LVU592
 1923 0036 C3F82C08 		str	r0, [r3, #2092]
 884:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         error_status = rtc_register_sync_wait();        
 1924              		.loc 1 884 9 is_stmt 1 view .LVU593
 1925              		.loc 1 884 24 is_stmt 0 view .LVU594
 1926 003a FFF7FEFF 		bl	rtc_register_sync_wait
 1927              	.LVL92:
 1928              	.L148:
 885:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     }
 886:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 887:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* enable the write protection */
 888:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1929              		.loc 1 888 5 is_stmt 1 view .LVU595
 1930              		.loc 1 888 13 is_stmt 0 view .LVU596
 1931 003e FF22     		movs	r2, #255
 1932 0040 024B     		ldr	r3, .L155
 1933 0042 C3F82428 		str	r2, [r3, #2084]
 889:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 890:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     return error_status;
 1934              		.loc 1 890 5 is_stmt 1 view .LVU597
 891:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 1935              		.loc 1 891 1 is_stmt 0 view .LVU598
 1936 0046 10BD     		pop	{r4, pc}
 1937              	.LVL93:
 1938              	.L149:
 867:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     uint32_t flag_status = RESET;
 1939              		.loc 1 867 15 view .LVU599
 1940 0048 0020     		movs	r0, #0
 1941              	.LVL94:
 867:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     uint32_t flag_status = RESET;
 1942              		.loc 1 867 15 view .LVU600
 1943 004a F8E7     		b	.L148
 1944              	.L156:
ARM GAS  /tmp/ccRIP20l.s 			page 53


 1945              		.align	2
 1946              	.L155:
 1947 004c 00200040 		.word	1073750016
 1948              		.cfi_endproc
 1949              	.LFE85:
 1951              		.section	.text.rtc_calibration_config,"ax",%progbits
 1952              		.align	1
 1953              		.global	rtc_calibration_config
 1954              		.syntax unified
 1955              		.thumb
 1956              		.thumb_func
 1957              		.fpu softvfp
 1959              	rtc_calibration_config:
 1960              	.LVL95:
 1961              	.LFB86:
 892:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 893:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** /*!
 894:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \brief      configure RTC calibration register
 895:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  window: select calibration window
 896:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_CALIBRATION_WINDOW_32S: 2exp20 RTCCLK cycles, 32s if RTCCLK = 32768 Hz
 897:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_CALIBRATION_WINDOW_16S: 2exp19 RTCCLK cycles, 16s if RTCCLK = 32768 Hz
 898:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_CALIBRATION_WINDOW_8S: 2exp18 RTCCLK cycles, 8s if RTCCLK = 32768 Hz
 899:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  plus: add RTC clock or not
 900:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_CALIBRATION_PLUS_SET: add one RTC clock every 2048 rtc clock
 901:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****       \arg        RTC_CALIBRATION_PLUS_RESET: no effect
 902:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[in]  minus: the RTC clock to minus during the calibration window(0x0 - 0x1FF)
 903:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \param[out] none
 904:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
 905:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** */
 906:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** ErrStatus rtc_calibration_config(uint32_t window, uint32_t plus, uint32_t minus)
 907:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** {
 1962              		.loc 1 907 1 is_stmt 1 view -0
 1963              		.cfi_startproc
 1964              		@ args = 0, pretend = 0, frame = 0
 1965              		@ frame_needed = 0, uses_anonymous_args = 0
 908:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     uint32_t time_index = RTC_HRFC_TIMEOUT;
 1966              		.loc 1 908 5 view .LVU602
 909:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     ErrStatus error_status = ERROR;
 1967              		.loc 1 909 5 view .LVU603
 910:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     uint32_t flag_status = RESET;
 1968              		.loc 1 910 5 view .LVU604
 911:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     
 912:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* disable the write protection */
 913:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1969              		.loc 1 913 5 view .LVU605
 907:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     uint32_t time_index = RTC_HRFC_TIMEOUT;
 1970              		.loc 1 907 1 is_stmt 0 view .LVU606
 1971 0000 30B5     		push	{r4, r5, lr}
 1972              	.LCFI12:
 1973              		.cfi_def_cfa_offset 12
 1974              		.cfi_offset 4, -12
 1975              		.cfi_offset 5, -8
 1976              		.cfi_offset 14, -4
 907:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     uint32_t time_index = RTC_HRFC_TIMEOUT;
 1977              		.loc 1 907 1 view .LVU607
 1978 0002 0546     		mov	r5, r0
 1979              		.loc 1 913 13 view .LVU608
ARM GAS  /tmp/ccRIP20l.s 			page 54


 1980 0004 CA20     		movs	r0, #202
 1981              	.LVL96:
 1982              		.loc 1 913 13 view .LVU609
 1983 0006 0F4B     		ldr	r3, .L165
 1984 0008 C3F82408 		str	r0, [r3, #2084]
 914:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;    
 1985              		.loc 1 914 5 is_stmt 1 view .LVU610
 1986              		.loc 1 914 13 is_stmt 0 view .LVU611
 1987 000c 5320     		movs	r0, #83
 1988 000e C3F82408 		str	r0, [r3, #2084]
 1989 0012 4FF48050 		mov	r0, #4096
 1990              	.LVL97:
 1991              	.L159:
 915:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     
 916:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* check if a calibration operation is ongoing */        
 917:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     do{
 1992              		.loc 1 917 5 is_stmt 1 discriminator 2 view .LVU612
 918:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         flag_status = RTC_STAT & RTC_STAT_SCPF;
 1993              		.loc 1 918 9 discriminator 2 view .LVU613
 1994              		.loc 1 918 23 is_stmt 0 discriminator 2 view .LVU614
 1995 0016 D3F80C48 		ldr	r4, [r3, #2060]
 919:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     }while((--time_index > 0U) && ((uint32_t)RESET != flag_status));
 1996              		.loc 1 919 5 discriminator 2 view .LVU615
 1997 001a 0138     		subs	r0, r0, #1
 1998              	.LVL98:
 918:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         flag_status = RTC_STAT & RTC_STAT_SCPF;
 1999              		.loc 1 918 21 discriminator 2 view .LVU616
 2000 001c 04F48034 		and	r4, r4, #65536
 2001              	.LVL99:
 2002              		.loc 1 919 11 is_stmt 1 discriminator 2 view .LVU617
 2003              		.loc 1 919 5 is_stmt 0 discriminator 2 view .LVU618
 2004 0020 09D0     		beq	.L158
 2005              	.LVL100:
 2006              		.loc 1 919 32 discriminator 1 view .LVU619
 2007 0022 002C     		cmp	r4, #0
 2008 0024 F7D1     		bne	.L159
 2009              	.LVL101:
 2010              	.L160:
 920:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     
 921:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     if((uint32_t)RESET == flag_status){
 922:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_HRFC = (uint32_t)(window | plus | HRFC_CMSK(minus));
 2011              		.loc 1 922 9 is_stmt 1 view .LVU620
 2012              		.loc 1 922 47 is_stmt 0 view .LVU621
 2013 0026 C2F30802 		ubfx	r2, r2, #0, #9
 2014              	.LVL102:
 2015              		.loc 1 922 20 view .LVU622
 2016 002a 1143     		orrs	r1, r1, r2
 2017              	.LVL103:
 2018              		.loc 1 922 20 view .LVU623
 2019 002c 2943     		orrs	r1, r1, r5
 923:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         error_status = SUCCESS;
 2020              		.loc 1 923 22 view .LVU624
 2021 002e 0120     		movs	r0, #1
 922:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         error_status = SUCCESS;
 2022              		.loc 1 922 18 view .LVU625
 2023 0030 C3F83C18 		str	r1, [r3, #2108]
 2024              		.loc 1 923 9 is_stmt 1 view .LVU626
ARM GAS  /tmp/ccRIP20l.s 			page 55


 2025              	.LVL104:
 2026              		.loc 1 923 9 is_stmt 0 view .LVU627
 2027 0034 01E0     		b	.L161
 2028              	.LVL105:
 2029              	.L158:
 921:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_HRFC = (uint32_t)(window | plus | HRFC_CMSK(minus));
 2030              		.loc 1 921 5 is_stmt 1 view .LVU628
 921:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****         RTC_HRFC = (uint32_t)(window | plus | HRFC_CMSK(minus));
 2031              		.loc 1 921 7 is_stmt 0 view .LVU629
 2032 0036 002C     		cmp	r4, #0
 2033 0038 F5D0     		beq	.L160
 2034              	.LVL106:
 2035              	.L161:
 924:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     }
 925:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 926:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     /* enable the write protection */
 927:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 2036              		.loc 1 927 5 is_stmt 1 view .LVU630
 2037              		.loc 1 927 13 is_stmt 0 view .LVU631
 2038 003a FF22     		movs	r2, #255
 2039 003c 014B     		ldr	r3, .L165
 2040 003e C3F82428 		str	r2, [r3, #2084]
 928:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** 
 929:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c ****     return error_status;
 2041              		.loc 1 929 5 is_stmt 1 view .LVU632
 930:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rtc.c **** }
 2042              		.loc 1 930 1 is_stmt 0 view .LVU633
 2043 0042 30BD     		pop	{r4, r5, pc}
 2044              	.LVL107:
 2045              	.L166:
 2046              		.loc 1 930 1 view .LVU634
 2047              		.align	2
 2048              	.L165:
 2049 0044 00200040 		.word	1073750016
 2050              		.cfi_endproc
 2051              	.LFE86:
 2053              		.text
 2054              	.Letext0:
 2055              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 2056              		.file 3 "Drivers/CMSIS/Include/gd32f1x0.h"
 2057              		.file 4 "Drivers/GD32F1x0_standard_peripheral/Include/gd32f1x0_rtc.h"
ARM GAS  /tmp/ccRIP20l.s 			page 56


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f1x0_rtc.c
     /tmp/ccRIP20l.s:16     .text.rtc_init_mode_enter:0000000000000000 $t
     /tmp/ccRIP20l.s:24     .text.rtc_init_mode_enter:0000000000000000 rtc_init_mode_enter
     /tmp/ccRIP20l.s:96     .text.rtc_init_mode_enter:0000000000000038 $d
     /tmp/ccRIP20l.s:101    .text.rtc_init_mode_exit:0000000000000000 $t
     /tmp/ccRIP20l.s:108    .text.rtc_init_mode_exit:0000000000000000 rtc_init_mode_exit
     /tmp/ccRIP20l.s:126    .text.rtc_init_mode_exit:0000000000000010 $d
     /tmp/ccRIP20l.s:131    .text.rtc_register_sync_wait:0000000000000000 $t
     /tmp/ccRIP20l.s:138    .text.rtc_register_sync_wait:0000000000000000 rtc_register_sync_wait
     /tmp/ccRIP20l.s:236    .text.rtc_register_sync_wait:0000000000000058 $d
     /tmp/ccRIP20l.s:241    .text.rtc_deinit:0000000000000000 $t
     /tmp/ccRIP20l.s:248    .text.rtc_deinit:0000000000000000 rtc_deinit
     /tmp/ccRIP20l.s:331    .text.rtc_deinit:000000000000005c $d
     /tmp/ccRIP20l.s:337    .text.rtc_init:0000000000000000 $t
     /tmp/ccRIP20l.s:344    .text.rtc_init:0000000000000000 rtc_init
     /tmp/ccRIP20l.s:499    .text.rtc_init:00000000000000b8 $d
     /tmp/ccRIP20l.s:504    .text.rtc_current_time_get:0000000000000000 $t
     /tmp/ccRIP20l.s:511    .text.rtc_current_time_get:0000000000000000 rtc_current_time_get
     /tmp/ccRIP20l.s:607    .text.rtc_current_time_get:0000000000000058 $d
     /tmp/ccRIP20l.s:612    .text.rtc_subsecond_get:0000000000000000 $t
     /tmp/ccRIP20l.s:619    .text.rtc_subsecond_get:0000000000000000 rtc_subsecond_get
     /tmp/ccRIP20l.s:641    .text.rtc_subsecond_get:000000000000000c $d
     /tmp/ccRIP20l.s:646    .text.rtc_alarm_config:0000000000000000 $t
     /tmp/ccRIP20l.s:653    .text.rtc_alarm_config:0000000000000000 rtc_alarm_config
     /tmp/ccRIP20l.s:717    .text.rtc_alarm_config:000000000000004c $d
     /tmp/ccRIP20l.s:722    .text.rtc_alarm_subsecond_config:0000000000000000 $t
     /tmp/ccRIP20l.s:729    .text.rtc_alarm_subsecond_config:0000000000000000 rtc_alarm_subsecond_config
     /tmp/ccRIP20l.s:763    .text.rtc_alarm_subsecond_config:000000000000001c $d
     /tmp/ccRIP20l.s:768    .text.rtc_alarm_enable:0000000000000000 $t
     /tmp/ccRIP20l.s:775    .text.rtc_alarm_enable:0000000000000000 rtc_alarm_enable
     /tmp/ccRIP20l.s:805    .text.rtc_alarm_enable:0000000000000024 $d
     /tmp/ccRIP20l.s:810    .text.rtc_alarm_disable:0000000000000000 $t
     /tmp/ccRIP20l.s:817    .text.rtc_alarm_disable:0000000000000000 rtc_alarm_disable
     /tmp/ccRIP20l.s:888    .text.rtc_alarm_disable:0000000000000040 $d
     /tmp/ccRIP20l.s:893    .text.rtc_alarm_get:0000000000000000 $t
     /tmp/ccRIP20l.s:900    .text.rtc_alarm_get:0000000000000000 rtc_alarm_get
     /tmp/ccRIP20l.s:955    .text.rtc_alarm_get:0000000000000034 $d
     /tmp/ccRIP20l.s:960    .text.rtc_alarm_subsecond_get:0000000000000000 $t
     /tmp/ccRIP20l.s:967    .text.rtc_alarm_subsecond_get:0000000000000000 rtc_alarm_subsecond_get
     /tmp/ccRIP20l.s:984    .text.rtc_alarm_subsecond_get:000000000000000c $d
     /tmp/ccRIP20l.s:989    .text.rtc_timestamp_enable:0000000000000000 $t
     /tmp/ccRIP20l.s:996    .text.rtc_timestamp_enable:0000000000000000 rtc_timestamp_enable
     /tmp/ccRIP20l.s:1045   .text.rtc_timestamp_enable:000000000000002c $d
     /tmp/ccRIP20l.s:1050   .text.rtc_timestamp_disable:0000000000000000 $t
     /tmp/ccRIP20l.s:1057   .text.rtc_timestamp_disable:0000000000000000 rtc_timestamp_disable
     /tmp/ccRIP20l.s:1087   .text.rtc_timestamp_disable:0000000000000024 $d
     /tmp/ccRIP20l.s:1092   .text.rtc_timestamp_get:0000000000000000 $t
     /tmp/ccRIP20l.s:1099   .text.rtc_timestamp_get:0000000000000000 rtc_timestamp_get
     /tmp/ccRIP20l.s:1159   .text.rtc_timestamp_get:0000000000000038 $d
     /tmp/ccRIP20l.s:1164   .text.rtc_timestamp_subsecond_get:0000000000000000 $t
     /tmp/ccRIP20l.s:1171   .text.rtc_timestamp_subsecond_get:0000000000000000 rtc_timestamp_subsecond_get
     /tmp/ccRIP20l.s:1187   .text.rtc_timestamp_subsecond_get:0000000000000008 $d
     /tmp/ccRIP20l.s:1192   .text.rtc_tamper_enable:0000000000000000 $t
     /tmp/ccRIP20l.s:1199   .text.rtc_tamper_enable:0000000000000000 rtc_tamper_enable
     /tmp/ccRIP20l.s:1312   .text.rtc_tamper_enable:00000000000000b0 $d
     /tmp/ccRIP20l.s:1317   .text.rtc_tamper_disable:0000000000000000 $t
ARM GAS  /tmp/ccRIP20l.s 			page 57


     /tmp/ccRIP20l.s:1324   .text.rtc_tamper_disable:0000000000000000 rtc_tamper_disable
     /tmp/ccRIP20l.s:1343   .text.rtc_tamper_disable:0000000000000010 $d
     /tmp/ccRIP20l.s:1348   .text.rtc_interrupt_enable:0000000000000000 $t
     /tmp/ccRIP20l.s:1355   .text.rtc_interrupt_enable:0000000000000000 rtc_interrupt_enable
     /tmp/ccRIP20l.s:1400   .text.rtc_interrupt_enable:0000000000000034 $d
     /tmp/ccRIP20l.s:1405   .text.rtc_interrupt_disable:0000000000000000 $t
     /tmp/ccRIP20l.s:1412   .text.rtc_interrupt_disable:0000000000000000 rtc_interrupt_disable
     /tmp/ccRIP20l.s:1457   .text.rtc_interrupt_disable:0000000000000038 $d
     /tmp/ccRIP20l.s:1462   .text.rtc_flag_get:0000000000000000 $t
     /tmp/ccRIP20l.s:1469   .text.rtc_flag_get:0000000000000000 rtc_flag_get
     /tmp/ccRIP20l.s:1496   .text.rtc_flag_get:0000000000000010 $d
     /tmp/ccRIP20l.s:1501   .text.rtc_flag_clear:0000000000000000 $t
     /tmp/ccRIP20l.s:1508   .text.rtc_flag_clear:0000000000000000 rtc_flag_clear
     /tmp/ccRIP20l.s:1527   .text.rtc_flag_clear:0000000000000010 $d
     /tmp/ccRIP20l.s:1532   .text.rtc_alter_output_config:0000000000000000 $t
     /tmp/ccRIP20l.s:1539   .text.rtc_alter_output_config:0000000000000000 rtc_alter_output_config
     /tmp/ccRIP20l.s:1592   .text.rtc_alter_output_config:0000000000000048 $d
     /tmp/ccRIP20l.s:1597   .text.rtc_hour_adjust:0000000000000000 $t
     /tmp/ccRIP20l.s:1604   .text.rtc_hour_adjust:0000000000000000 rtc_hour_adjust
     /tmp/ccRIP20l.s:1635   .text.rtc_hour_adjust:0000000000000020 $d
     /tmp/ccRIP20l.s:1640   .text.rtc_bypass_shadow_enable:0000000000000000 $t
     /tmp/ccRIP20l.s:1647   .text.rtc_bypass_shadow_enable:0000000000000000 rtc_bypass_shadow_enable
     /tmp/ccRIP20l.s:1677   .text.rtc_bypass_shadow_enable:0000000000000024 $d
     /tmp/ccRIP20l.s:1682   .text.rtc_bypass_shadow_disable:0000000000000000 $t
     /tmp/ccRIP20l.s:1689   .text.rtc_bypass_shadow_disable:0000000000000000 rtc_bypass_shadow_disable
     /tmp/ccRIP20l.s:1719   .text.rtc_bypass_shadow_disable:0000000000000024 $d
     /tmp/ccRIP20l.s:1724   .text.rtc_refclock_detection_enable:0000000000000000 $t
     /tmp/ccRIP20l.s:1731   .text.rtc_refclock_detection_enable:0000000000000000 rtc_refclock_detection_enable
     /tmp/ccRIP20l.s:1780   .text.rtc_refclock_detection_enable:0000000000000030 $d
     /tmp/ccRIP20l.s:1785   .text.rtc_refclock_detection_disable:0000000000000000 $t
     /tmp/ccRIP20l.s:1792   .text.rtc_refclock_detection_disable:0000000000000000 rtc_refclock_detection_disable
     /tmp/ccRIP20l.s:1841   .text.rtc_refclock_detection_disable:0000000000000030 $d
     /tmp/ccRIP20l.s:1846   .text.rtc_second_ajust:0000000000000000 $t
     /tmp/ccRIP20l.s:1853   .text.rtc_second_ajust:0000000000000000 rtc_second_ajust
     /tmp/ccRIP20l.s:1947   .text.rtc_second_ajust:000000000000004c $d
     /tmp/ccRIP20l.s:1952   .text.rtc_calibration_config:0000000000000000 $t
     /tmp/ccRIP20l.s:1959   .text.rtc_calibration_config:0000000000000000 rtc_calibration_config
     /tmp/ccRIP20l.s:2049   .text.rtc_calibration_config:0000000000000044 $d

NO UNDEFINED SYMBOLS
