#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov  9 12:14:50 2021
# Process ID: 17000
# Current directory: C:/FPGA/AP_5v_highFreqCAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9372 C:\FPGA\AP_5v_highFreqCAM\AP_5v.xpr
# Log file: C:/FPGA/AP_5v_highFreqCAM/vivado.log
# Journal file: C:/FPGA/AP_5v_highFreqCAM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/FPGA/AP_5v_highFreqCAM/AP_5v.xpr
INFO: [Project 1-313] Project file moved from 'C:/FPGA/AP_5v' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 839.285 ; gain = 170.820
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/AP_5v_highFreqCAM/AP_5v.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/FPGA/AP_5v_highFreqCAM/AP_5v.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/AP_5v_highFreqCAM/AP_5v.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1094]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1098]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1099]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/new/AP_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AP_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/new/AP_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/new/CAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/new/DDR_cache_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR_cache_interface
INFO: [VRFC 10-2458] undeclared symbol finish_flag_w_isa, assumed default net type wire [C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/new/DDR_cache_interface.v:80]
INFO: [VRFC 10-2458] undeclared symbol finish_flag_w_data, assumed default net type wire [C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/new/DDR_cache_interface.v:81]
INFO: [VRFC 10-2458] undeclared symbol finish_flag_w_int_addr, assumed default net type wire [C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/new/DDR_cache_interface.v:82]
INFO: [VRFC 10-2458] undeclared symbol finish_flag_r_isa, assumed default net type wire [C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/new/DDR_cache_interface.v:84]
INFO: [VRFC 10-2458] undeclared symbol finish_flag_r_data, assumed default net type wire [C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/new/DDR_cache_interface.v:85]
INFO: [VRFC 10-2458] undeclared symbol finish_flag_r_int_addr, assumed default net type wire [C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/new/DDR_cache_interface.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/new/cell_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cell_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/new/cell_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cell_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/new/cell_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cell_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/new/cell_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cell_F
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/new/cell_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cell_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/new/data_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/new/ddr3_interface_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_interface_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/new/ddr_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/new/ins_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/new/int_stack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_stack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/new/tag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tag_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/wiredly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WireDelay
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/ddr3_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/sim_tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/AP_5v_highFreqCAM/AP_5v.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 972.062 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/AP_5v_highFreqCAM/AP_5v.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 075c6cb9fca44755931b91b0ee412172 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_top_behav xil_defaultlib.sim_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'pi_dqs_found_lanes' [C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'pi_phase_locked_lanes' [C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'pi_dqs_found_lanes' [C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module xil_defaultlib.AP_controller(DATA_WIDTH=8,DATA_...
Compiling module xil_defaultlib.cell_A
Compiling module xil_defaultlib.cell_B
Compiling module xil_defaultlib.cell_C(DATA_DEPTH=16)
Compiling module xil_defaultlib.tag_cell(DATA_DEPTH=16)
Compiling module xil_defaultlib.cell_F(DATA_DEPTH=16)
Compiling module xil_defaultlib.cell_R(DATA_WIDTH=8,DATA_DEPTH=1...
Compiling module xil_defaultlib.CAM(DATA_WIDTH=8,DATA_DEPTH=16)
Compiling module xil_defaultlib.DDR_cache_interface(DATA_WIDTH=8...
Compiling module xil_defaultlib.ddr_controller
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(nCK...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue_defa...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=1...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=2...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=3...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(CWL...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(CL=11,COL_WI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_DCIEN(IBUF_LOW_PWR="FALSE"...
Compiling module unisims_ver.IOBUFDS_DIFF_OUT_DCIEN(DQS_BIAS=...
Compiling module unisims_ver.IDDR
Compiling module xil_defaultlib.mig_7series_v4_2_poc_pd_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2_FINEDELAY(FINEDELAY="AD...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(P...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(BYTE...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_prbs_rd...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(DDR3_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling module xil_defaultlib.mig_7series_0_mig_default
Compiling module xil_defaultlib.mig_7series_0
Compiling module xil_defaultlib.ddr3_interface_top(DATA_WIDTH=8,...
Compiling module xil_defaultlib.program_counter(ISA_DEPTH=135,TO...
Compiling module xil_defaultlib.ins_cache(ISA_DEPTH=135,TOTAL_IS...
Compiling module xil_defaultlib.data_cache(DATA_WIDTH=8)
Compiling module xil_defaultlib.int_stack(DATA_WIDTH=8,DATA_DEPT...
Compiling module xil_defaultlib.AP_top(ISA_DEPTH=135,TOTAL_ISA_D...
Compiling module xil_defaultlib.ddr3_model_default
Compiling module xil_defaultlib.sim_tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 972.062 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/AP_5v_highFreqCAM/AP_5v.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_top_behav -key {Behavioral:sim_1:Functional:sim_tb_top} -tclbatch {sim_tb_top.tcl} -view {C:/FPGA/ddr_controller_3/sim_tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 fs
open_wave_config C:/FPGA/ddr_controller_3/sim_tb_top_behav.wcfg
source sim_tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   625.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       2
CLKOUT2_DIVIDE   =      32
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1250
CLKOUT1_PERIOD   =    1250
CLKOUT2_PERIOD   =   20000
CLKOUT3_PERIOD   =    5000
CLKOUT4_PERIOD   =    2500
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           4
MMCM_VCO_FREQ (MHz)   = 800.000
MMCM_VCO_PERIOD       = 1250.000
#################################################

sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = 3 BYTE_LANES_B1 = e DATA_CTL_B0 = 3 DATA_CTL_B1 = 0
sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 1250 
sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 0 
sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 30.25 
sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 15 
sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 547.00 
sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 547.00 
sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 56 
sim_tb_top.u_AP_top.ddr3_interface_top_u.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.reset at time 847600.0 ps WARNING: 200 us is required before RST_N goes inactive.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.reset at time 847600.0 ps WARNING: 200 us is required before RST_N goes inactive.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task at time 880189.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task at time 880189.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:35 . Memory (MB): peak = 1027.492 ; gain = 55.430
run 69 us
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 1070189.0 ps INFO: Load Mode 2
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 1070189.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 1070189.0 ps INFO: Load Mode 2 CAS Write Latency =           8
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 1070189.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 1070189.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 1070189.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 1070189.0 ps INFO: Load Mode 2
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 1070189.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 1070189.0 ps INFO: Load Mode 2 CAS Write Latency =           8
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 1070189.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 1070189.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 1070189.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 1720189.0 ps INFO: Load Mode 3
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 1720189.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 1720189.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 1720189.0 ps INFO: Load Mode 3
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 1720189.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 1720189.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 Write Levelization = Disabled
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 Write Levelization = Disabled
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0 Burst Length =  8
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0 CAS Latency =          11
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0 Write Recovery =          12
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0 Burst Length =  8
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0 CAS Latency =          11
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0 Write Recovery =          12
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 3670189.0 ps INFO: ZQ        long = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 3670189.0 ps INFO: Initialization Sequence is complete
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 3670189.0 ps INFO: ZQ        long = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 3670189.0 ps INFO: Initialization Sequence is complete
PHY_INIT: Memory Initialization completed at 4907600.0 ps
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 4960189.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 4960189.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 5610189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 5610189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 5615189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 5615189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 5620189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 5620189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5623939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5623939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5625189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 5625189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5625189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 5625189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5626439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5626439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5627689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5627689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5628939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5628939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5630189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 5630189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5630189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 5630189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5631439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5631439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5632689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5632689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5633939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5633939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5635189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 5635189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5635189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 5635189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5636439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5636439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5637689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5637689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5638939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5638939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5640189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 5640189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5640189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 5640189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5641439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5641439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5642689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5642689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5643939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5643939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5645189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 5645189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5645189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 5645189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5646439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5646439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5647689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5647689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5648939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5648939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5650189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 5650189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5650189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 5650189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5651439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5651439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5652689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5652689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5653314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5653314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5653939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5653939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5654564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5654564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5655189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 5655189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5655189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 5655189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5655814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5655814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5656439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5656439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5657064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5657064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5657689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5657689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5658314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5658314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5658939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5658939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5660189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 5660189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5660189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 5660189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5661439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5661439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5662689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5662689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5663939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5663939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5665189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 5665189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5665189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 5665189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5666439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5666439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5667689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5667689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5668939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5668939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5670189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 5670189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5670189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 5670189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5671439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5671439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5672689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5672689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5673939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5673939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5675189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 5675189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5675189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 5675189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5676439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5676439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
PHY_INIT: Phaser_In Phase Locked at 5677600.0 ps
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5677689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5677689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5678939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5678939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5680189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 5680189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5680189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 5680189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5681439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5681439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5682689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5682689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5683939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5683939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5685189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 5685189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5685189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 5685189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5686439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5686439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5687064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5687064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5687689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5687689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5688314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5688314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5688939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5688939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5689564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5689564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5690189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 5690189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5690189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 5690189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5690814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5690814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5691439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5691439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5692064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5692064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5692689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5692689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5693314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5693314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5693939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5693939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5694564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5694564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5695189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 5695189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5695189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 5695189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5695814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5695814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5696439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5696439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5697064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5697064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5697689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5697689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5698314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5698314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5698939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5698939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5699564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5699564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5700189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 5700189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5700189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 5700189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5700814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5700814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5701439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5701439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5702064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5702064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5702689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5702689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5703314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5703314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5703939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5703939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5704564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5704564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5705189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 5705189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5705189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 5705189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5705814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5705814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5706439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5706439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5707064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5707064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5707689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5707689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5708314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5708314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5708939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5708939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5709564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5709564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5710189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 5710189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5710189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 5710189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5710814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5710814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5711439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5711439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5712064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5712064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5712689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5712689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5713314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5713314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5713939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5713939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5714564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5714564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5715189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5715189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5715814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5715814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5716439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5716439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5717064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5717064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5717689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5717689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5718314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5718314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5718939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5718939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5719564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5719564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5720189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5720189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5720814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5720814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5721439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5721439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5722064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5722064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5722689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5722689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5723314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5723314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5723939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5723939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5724564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5724564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5725189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5725189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5725814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5725814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5726439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5726439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5727064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5727064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 5727689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 5727689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 6360189.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 6360189.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 6360189.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 6360189.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 7010189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 7010189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 7660189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 7660189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 8310189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 8310189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 8960189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 8960189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 9610189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 9610189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 10260189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 10260189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 10910189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 10910189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 11560189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 11560189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 12210189.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 12210189.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 12860189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 12860189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 12865189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 12865189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 12870189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 12870189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12873939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12873939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12875189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 12875189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12875189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 12875189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12876439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12876439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12877689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12877689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12878939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12878939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12880189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12880189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12881439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12881439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12882689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12882689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12883939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12883939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12885189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12885189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12886439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12886439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12887064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12887064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12887689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12887689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12888314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12888314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12888939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12888939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12889564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12889564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12890189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12890189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12890814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12890814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12891439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12891439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12892064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12892064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 12892689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 12892689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 13525189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 13525189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 13530189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 13530189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 13535189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 13535189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13538939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13538939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13540189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 13540189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13540189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 13540189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13541439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13541439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13542689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13542689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13543939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13543939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13545189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13545189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13546439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13546439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13547689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13547689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13548314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13548314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13548939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13548939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13549564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13549564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13550189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13550189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13550814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13550814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13551439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13551439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13552064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13552064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13552689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13552689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13553314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13553314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13553939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13553939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13554564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13554564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13555189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13555189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13555814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13555814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13556439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13556439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13557064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13557064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 13557689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 13557689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 14190189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 14190189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 14195189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 14195189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 14200189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 14200189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14203314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14203314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14203939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14203939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14204564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14204564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14205189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 14205189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14205189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 14205189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14205814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14205814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14206439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14206439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14207064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14207064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14207689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14207689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14208314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14208314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14208939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14208939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14209564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14209564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14210189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14210189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14210814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14210814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14211439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14211439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14212064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14212064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14212689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14212689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14213314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14213314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14213939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14213939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14214564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14214564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14215189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14215189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14215814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14215814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14216439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14216439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14217064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14217064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14217689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14217689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14218314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14218314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14218939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14218939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14219564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14219564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14220189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14220189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14220814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14220814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14221439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14221439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14222064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14222064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14222689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14222689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 14855189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 14855189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 14860189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 14860189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 14865189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 14865189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14868939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14868939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14870189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 14870189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14870189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 14870189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14871439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14871439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14872689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14872689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14873939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14873939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14875189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14875189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14876439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14876439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14877689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14877689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14878939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14878939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14880189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14880189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14881439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14881439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14882689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14882689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14883939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14883939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14885189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14885189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14886439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14886439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14887064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14887064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 14887689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 14887689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 15520189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 15520189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 15525189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 15525189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 15530189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 15530189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15533314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15533314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15533939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15533939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15534564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15534564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15535189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 15535189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15535189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 15535189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15535814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15535814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15536439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15536439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15537064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15537064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15537689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15537689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15538939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15538939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15540189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15540189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15541439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15541439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15542689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15542689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15543939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15543939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15545189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15545189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15546439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15546439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15547689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15547689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15548314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15548314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15548939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15548939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15549564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15549564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15550189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15550189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15550814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15550814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15551439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15551439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15552064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15552064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 15552689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 15552689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 16185189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 16185189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 16190189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 16190189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 16195189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 16195189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16198314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16198314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16198939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16198939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16199564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16199564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16200189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 16200189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16200189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 16200189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16200814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16200814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16201439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16201439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16202064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16202064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16202689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16202689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16203314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16203314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16203939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16203939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16204564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16204564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16205189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16205189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16205814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16205814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16206439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16206439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16207064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16207064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16207689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16207689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16208314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16208314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16208939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16208939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16209564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16209564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16210189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16210189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16210814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16210814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16211439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16211439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16212064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16212064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16212689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16212689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16213314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16213314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16213939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16213939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16214564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16214564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16215189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16215189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16215814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16215814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16216439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16216439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16217064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16217064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16217689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16217689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 16850189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 16850189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 16855189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 16855189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 16860189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 16860189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16863314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16863314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16863939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16863939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16864564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16864564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16865189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 16865189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16865189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 16865189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16865814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16865814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16866439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16866439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16867689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16867689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16868939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16868939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16870189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16870189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16871439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16871439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16872689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16872689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16873939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16873939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16875189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16875189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16876439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16876439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16877689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16877689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16878939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16878939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16880189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16880189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16881439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16881439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 16882689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 16882689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 17515189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 17515189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 17520189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 17520189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 17525189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 17525189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17528314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17528314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17528939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17528939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17529564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17529564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17530189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 17530189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17530189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 17530189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17530814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17530814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17531439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17531439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17532064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17532064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17532689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17532689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17533314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17533314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17533939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17533939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17534564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17534564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17535189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17535189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17535814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17535814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17536439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17536439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17537064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17537064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17537689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17537689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17538939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17538939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17540189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17540189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17541439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17541439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17542689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17542689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17543939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17543939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17545189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17545189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17546439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17546439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 17547689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 17547689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 18180189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 18180189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 18185189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 18185189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 18190189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 18190189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18193314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18193314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18193939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18193939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18194564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18194564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18195189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 18195189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18195189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 18195189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18195814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18195814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18196439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18196439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18197064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18197064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18197689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18197689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18198314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18198314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18198939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18198939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18199564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18199564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18200189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18200189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18200814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18200814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18201439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18201439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18202064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18202064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18202689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18202689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18203314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18203314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18203939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18203939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18204564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18204564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18205189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18205189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18205814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18205814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18206439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18206439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18207064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18207064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18207689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18207689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18208314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18208314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18208939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18208939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18209564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18209564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18210189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18210189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18210814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18210814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18211439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18211439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18212064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18212064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 18212689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 18212689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
PHY_INIT: Phaser_In DQSFOUND completed at 18257600.0 ps
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 18845189.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 18845189.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 18845189.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 18845189.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 19495189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 19495189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 20145189.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 20145189.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 20145189.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 20145189.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 20145189.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 20145189.0 ps INFO: Load Mode 1 Write Levelization = Enabled
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 20145189.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 20145189.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 20145189.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 20145189.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 20145189.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 20145189.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 20145189.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 20145189.0 ps INFO: Load Mode 1 Write Levelization = Enabled
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 20145189.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 20145189.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20217689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20217689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20348154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20348154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20348314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20348314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20349404.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20349404.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20349564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20349564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20350654.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20350654.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20350814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20350814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20351904.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20351904.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20352064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20352064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20353154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20353154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20353314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20353314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20413154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20413154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20413314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20413314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20414404.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20414404.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20414564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20414564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20415654.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20415654.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20415814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20415814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20416904.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20416904.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20417064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20417064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20418154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20418154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20418314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20418314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20478154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20478154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20478314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20478314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20479404.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20479404.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20479564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20479564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20480654.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20480654.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20480814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20480814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20481904.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20481904.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20482064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20482064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20483154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20483154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20483314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20483314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20543173.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20543173.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20543314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20543314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20544423.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20544423.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20544564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20544564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20545683.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20545683.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20545814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20545814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20546933.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20546933.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20547064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20547064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20548183.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20548183.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20548314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20548314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20608241.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20608241.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20608314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20608314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20609491.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20609491.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20609564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20609564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20610741.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20610741.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20610814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20610814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20611991.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20611991.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20612064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20612064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20613241.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20613241.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20613314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20613314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20673300.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20673300.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20673314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20673314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20674550.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20674550.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20674564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20674564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20675800.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20675800.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20675814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20675814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20677060.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20677060.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20677064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20677064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20678310.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20678310.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20678314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20678314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20738368.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20738368.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20738368.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20738368.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20739618.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20739618.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20739618.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20739618.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20740868.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20740868.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20740868.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20740868.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20742118.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20742118.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20742118.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20742118.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20743368.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20743368.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20743368.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20743368.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20803427.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20803427.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20803427.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20803427.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20804677.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20804677.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20804677.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20804677.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20805937.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20805937.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20805937.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20805937.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20807187.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20807187.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20807187.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20807187.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20808437.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20808437.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20808437.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20808437.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20868495.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20868495.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20869745.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20869745.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20870995.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20870995.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20872245.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20872245.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20873495.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20873495.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20933554.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20933554.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20934804.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20934804.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20936054.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20936054.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20937314.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20937314.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20938564.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20938564.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 20998916.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 20998916.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 20998939.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 20998939.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 21000166.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 21000166.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 21000189.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 21000189.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 21001416.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 21001416.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 21001439.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 21001439.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 21002666.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 21002666.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 21002689.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 21002689.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 21003916.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 21003916.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 21003939.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 21003939.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
PHY_INIT: Write Leveling completed at 21042600.0 ps
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 21063916.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 21063916.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 21063939.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 21063939.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 21065166.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 21065166.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 21065189.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 21065189.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 21066416.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 21066416.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 21066439.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 21066439.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 21067666.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 21067666.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 21067689.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 21067689.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 21068916.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 21068916.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 21068939.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 21068939.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 21082689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 21082689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 21105189.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 21105189.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 21105189.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 21105189.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 21105189.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 21105189.0 ps INFO: Load Mode 1 Write Levelization = Disabled
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 21105189.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 21105189.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 21105189.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 21105189.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 21105189.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 21105189.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 21105189.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 21105189.0 ps INFO: Load Mode 1 Write Levelization = Disabled
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 21105189.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 21105189.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 21755189.0 ps INFO: Load Mode 2
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 21755189.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 21755189.0 ps INFO: Load Mode 2 CAS Write Latency =           8
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 21755189.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 21755189.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 21755189.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 21755189.0 ps INFO: Load Mode 2
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 21755189.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 21755189.0 ps INFO: Load Mode 2 CAS Write Latency =           8
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 21755189.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 21755189.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 21755189.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 23045189.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 23045189.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 23695189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 23695189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 24345189.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 24345189.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 24995189.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 24995189.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 25000189.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 25000189.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 25002689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 25002689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 25005189.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 25005189.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25006439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25006439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25007689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25007689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25008939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25008939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25010189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 25010189.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25010189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 25010189.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25011439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25011439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = ee
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = ee
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25012689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 44
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25012689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 44
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 44
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 44
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25013939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = ee
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25013939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = ee
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dd
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dd
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25015189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 88
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25015189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 88
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25016439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25016439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = ee
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = ee
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25017689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 44
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25017689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 44
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 44
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 44
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25018939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = ee
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25018939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = ee
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dd
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dd
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25020189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 88
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25020189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 88
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25021439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25021439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = ee
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = ee
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25022689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 44
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25022689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 44
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 44
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 44
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25023939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = ee
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25023939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = ee
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dd
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dd
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25025189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 88
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25025189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 88
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 25660189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 25660189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 25667689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 25667689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25673939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25673939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25675189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25675189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25676439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25676439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 25677689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 25677689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 26310189.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 26310189.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 26310189.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 26310189.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 26960189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 26960189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 27610189.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 27610189.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Write Calibration completed at 28307600.0 ps
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 28900189.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 28900189.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 28900189.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 28900189.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 29550189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 29550189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 30200189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 30200189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 30850189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 30850189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 31500189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 31500189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 32150189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 32150189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 32800189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 32800189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 33450189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 33450189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 34100189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 34100189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 34750189.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 34750189.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 35400189.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 35400189.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 35405189.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 35405189.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 35407689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 35407689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 35410189.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 35410189.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 99
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 99
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35411439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 33
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35411439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 33
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 77
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 77
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35412689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = ee
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35412689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = ee
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cc
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cc
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35413939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 99
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35413939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 99
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 22
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 22
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35415189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 44
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 35415189.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35415189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 44
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 35415189.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35416439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35416439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 77
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 77
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35417689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = ee
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35417689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = ee
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cc
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cc
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35418939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 99
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35418939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 99
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 22
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 22
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35420189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 44
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35420189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 44
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35421439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35421439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 77
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 77
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35422689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = ee
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35422689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = ee
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cc
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cc
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35423939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 99
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35423939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 99
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 22
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 22
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35425189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 44
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35425189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 44
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35426439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35426439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 77
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 77
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35427689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = ee
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35427689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = ee
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cc
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cc
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35428939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 99
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35428939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 99
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 22
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 22
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 35430189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 44
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 35430189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 44
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 36072689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 36072689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 36820189.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 36820189.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 36820189.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 36820189.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 37470189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 37470189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 38120189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 38120189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 38770189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 38770189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 39420189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 39420189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 40070189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 40070189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 40720189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 40720189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 41370189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 41370189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 42020189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 42020189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 42670189.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 42670189.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Read Leveling Stage 1 completed at 43362600.0 ps
PHY_INIT : PRBS/PER_BIT calibration completed at 43362600.0 ps
PHY_INIT : COMPLEX OCLKDELAY calibration completed at 43362600.0 ps
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 44600189.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 44600189.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 44600189.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 44600189.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 45250189.0 ps INFO: Load Mode 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 45250189.0 ps INFO: Load Mode 0 Burst Length =  8
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 45250189.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 45250189.0 ps INFO: Load Mode 0 CAS Latency =          11
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 45250189.0 ps INFO: Load Mode 0 DLL Reset = Normal
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 45250189.0 ps INFO: Load Mode 0 Write Recovery =          12
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 45250189.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 45250189.0 ps INFO: Load Mode 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 45250189.0 ps INFO: Load Mode 0 Burst Length =  8
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 45250189.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 45250189.0 ps INFO: Load Mode 0 CAS Latency =          11
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 45250189.0 ps INFO: Load Mode 0 DLL Reset = Normal
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 45250189.0 ps INFO: Load Mode 0 Write Recovery =          12
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 45250189.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 45900189.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 45900189.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 46550189.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 46550189.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 47200189.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 47200189.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 47200189.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 47200189.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 47850189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 47850189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 48500189.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 48500189.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 49150189.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 49150189.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 49155189.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 49155189.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 49157689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 49157689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 49160189.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 49160189.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49161439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49161439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49162689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49162689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49163939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49163939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49165189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 49165189.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49165189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 49165189.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49166439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49166439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = ee
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = ee
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49167689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 44
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49167689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 44
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 44
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 44
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49168939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = ee
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49168939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = ee
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dd
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dd
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49170189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 88
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49170189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 88
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49171439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49171439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = ee
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = ee
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49172689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 44
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49172689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 44
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 44
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 44
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49173939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = ee
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49173939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = ee
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dd
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dd
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49175189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 88
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49175189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 88
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49176439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49176439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = ee
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = ee
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49177689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 44
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49177689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 44
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 44
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 44
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49178939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = ee
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49178939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = ee
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dd
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dd
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49180189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 88
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49180189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 88
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 49815189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 49815189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 49822689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 49822689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49828314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49828314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49828939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49828939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49829564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49829564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49830189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49830189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49830814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49830814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49831439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49831439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49832064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49832064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 49832689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 49832689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 50045189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 50045189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 50058314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 50058314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 50058939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 50058939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 50059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 50059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 50060189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 50060189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 50060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 50060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 50061439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 50061439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 50062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 50062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 50062689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 50062689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 50695189.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 50695189.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 50695189.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 50695189.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 51345189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 51345189.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 51995189.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 51995189.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Write Calibration completed at 52772600.0 ps
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 53285189.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 53285189.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 53285189.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 53285189.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 53986439.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 53986439.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54096439.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54096439.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54130189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54130189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54135189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54135189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54143314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54143314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54143939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54143939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54144564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54144564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54145189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54145189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54145814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54145814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54146439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54146439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54147064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54147064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54147689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54147689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54148314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54148314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54148939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54148939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54149564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54149564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54150189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54150189.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54150189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54150189.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54150814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54150814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54151439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54151439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54152064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54152064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54152689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54152689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54155189.0 ps INFO: Write     bank 0 col 008, auto precharge 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54155189.0 ps INFO: Write     bank 0 col 008, auto precharge 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 54157689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 54157689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54161439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54161439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 04
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54162689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54162689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54163939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54163939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54165189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54165189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54166439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 01
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54166439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54167689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54167689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54168939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54168939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54170189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54170189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 54172689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 54172689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 54185189.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 54185189.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54211439.0 ps INFO: ZQ        long = 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54211439.0 ps INFO: ZQ        long = 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54291439.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54291439.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54305189.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54305189.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54310189.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54310189.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 54312689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 54312689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54315189.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54315189.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 01
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54316439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 05
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54316439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54317689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54317689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54318939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54318939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54320189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54320189.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54320189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54320189.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 02
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54321439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 09
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54321439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54322689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54322689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54323939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54323939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54325189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54325189.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54325189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54325189.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000020 data = 03
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000020 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54326439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000021 data = 0d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54326439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000021 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000022 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000022 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54327689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000023 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54327689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000023 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000024 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000024 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54328939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000025 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54328939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000025 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000026 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000026 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54330189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000027 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54330189.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54330189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000027 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54330189.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000028 data = 04
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000028 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54331439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000029 data = 11
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54331439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000029 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54332689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54332689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54333939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54333939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54335189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54335189.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54335189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54335189.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000030 data = 05
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000030 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54336439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000031 data = 15
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54336439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000031 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000032 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000032 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54337689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000033 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54337689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000033 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000034 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000034 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54338939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000035 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54338939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000035 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000036 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000036 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54340189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000037 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54340189.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54340189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000037 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54340189.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000038 data = 06
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000038 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54341439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000039 data = 19
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54341439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000039 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54342689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54342689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54343939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54343939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54345189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54345189.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54345189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54345189.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000040 data = 07
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000040 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54346439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000041 data = 1d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54346439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000041 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000042 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000042 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54347689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000043 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54347689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000043 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000044 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000044 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54348939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000045 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54348939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000045 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000046 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000046 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54350189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000047 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54350189.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54350189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000047 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54350189.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000048 data = 08
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000048 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54351439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000049 data = 21
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54351439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000049 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54352689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54352689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54353939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54353939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54355189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54355189.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54355189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54355189.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000050 data = 09
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000050 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54356439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000051 data = 25
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54356439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000051 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000052 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000052 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54357689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000053 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54357689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000053 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000054 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000054 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54358939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000055 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54358939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000055 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000056 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000056 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54360189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000057 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54360189.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54360189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000057 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54360189.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000058 data = 0a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000058 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54361439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000059 data = 29
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54361439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000059 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54362689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54362689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54363939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54363939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54365189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54365189.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54365189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54365189.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000060 data = 0b
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000060 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54366439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000061 data = 2d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54366439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000061 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000062 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000062 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54367689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000063 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54367689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000063 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000064 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000064 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54368939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000065 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54368939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000065 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000066 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000066 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54370189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000067 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54370189.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54370189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000067 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54370189.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000068 data = 0c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000068 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54371439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000069 data = 31
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54371439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000069 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54372689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54372689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54373939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54373939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54375189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54375189.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54375189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54375189.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000070 data = 0d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000070 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54376439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000071 data = 35
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54376439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000071 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000072 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000072 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54377689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000073 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54377689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000073 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000074 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000074 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54378939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000075 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54378939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000075 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000076 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000076 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54380189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000077 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54380189.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54380189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000077 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54380189.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000078 data = 0e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000078 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54381439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000079 data = 39
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54381439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000079 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54382689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54382689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54383939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54383939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54385189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54385189.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54385189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54385189.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000080 data = 0f
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000080 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54386439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000081 data = 3d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54386439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000081 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000082 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000082 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54387689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000083 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54387689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000083 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000084 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000084 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54388939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000085 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54388939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000085 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000086 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000086 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54390189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000087 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54390189.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54390189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000087 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54390189.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000088 data = 10
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000088 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54391439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000089 data = 02
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54391439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000089 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54392689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54392689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54393939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54393939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54395189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54395189.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54395189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54395189.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000090 data = 10
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000090 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54396439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000091 data = 06
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54396439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000091 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000092 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000092 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54397689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000093 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54397689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000093 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000094 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000094 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54398939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000095 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54398939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000095 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000096 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000096 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54400189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000097 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54400189.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54400189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000097 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54400189.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000098 data = 10
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000098 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54401439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000099 data = 0a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54401439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000099 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54402689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54402689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54403939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54403939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54405189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54405189.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54405189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54405189.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54406439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a1 data = 0e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54406439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a1 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54407689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54407689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54408939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54408939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54410189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54410189.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54410189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54410189.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54411439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a9 data = 12
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54411439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a9 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54412689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54412689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54413939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54413939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54415189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000af data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54415189.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54415189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000af data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54415189.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54416439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b1 data = 16
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54416439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b1 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54417689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54417689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54418939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54418939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54420189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54420189.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54420189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54420189.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54421439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b9 data = 1a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54421439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b9 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54422689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54422689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54423939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54423939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000be data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000be data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54425189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54425189.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54425189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54425189.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54426439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c1 data = 1e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54426439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c1 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54427689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54427689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54428939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54428939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54430189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54430189.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54430189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54430189.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54431439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54431439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c9 data = 24
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54432689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54432689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54433939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54433939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54435189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54435189.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54435189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54435189.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d0 data = 20
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54436439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d1 data = 02
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54436439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d1 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54437689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54437689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54438939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54438939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54440189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54440189.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54440189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54440189.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d8 data = 21
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54441439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d9 data = 06
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54441439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d9 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000da data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000da data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54442689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000db data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54442689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000db data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54443939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54443939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000de data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000de data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54445189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000df data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54445189.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54445189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000df data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54445189.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e0 data = 22
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54446439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e1 data = 0a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54446439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e1 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54447689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54447689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54448939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54448939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54450189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54450189.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54450189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54450189.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e8 data = 23
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54451439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e9 data = 0e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54451439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e9 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54452689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54452689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54453939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54453939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54455189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54455189.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54455189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54455189.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f0 data = 24
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54456439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f1 data = 12
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54456439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f1 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54457689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54457689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54458939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54458939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54460189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54460189.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54460189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54460189.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f8 data = 25
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54461439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f9 data = 16
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54461439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f9 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54462689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54462689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54463939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54463939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54465189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54465189.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54465189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54465189.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 26
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54466439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 1a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54466439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54467689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54467689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54468939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54468939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54470189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54470189.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54470189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54470189.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 27
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54471439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 1e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54471439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54472689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54472689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54473939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54473939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54475189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54475189.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54475189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54475189.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 28
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54476439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 22
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54476439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54477689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54477689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54478939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54478939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54480189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54480189.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54480189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54480189.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 29
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54481439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 26
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54481439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54482689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54482689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54483939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54483939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54485189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54485189.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54485189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54485189.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000120 data = 2a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000120 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54486439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000121 data = 2a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54486439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000121 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000122 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000122 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54487689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000123 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54487689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000123 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000124 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000124 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54488939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000125 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54488939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000125 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000126 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000126 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54490189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000127 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54490189.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54490189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000127 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54490189.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000128 data = 2b
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000128 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54491439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000129 data = 2e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54491439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000129 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54492689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54492689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54493939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54493939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54495189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54495189.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54495189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54495189.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000130 data = 2c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000130 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54496439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000131 data = 32
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54496439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000131 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000132 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000132 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54497689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000133 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54497689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000133 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000134 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000134 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54498939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000135 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54498939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000135 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000136 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000136 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54500189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000137 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54500189.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54500189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000137 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54500189.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000138 data = 2d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000138 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54501439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000139 data = 36
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54501439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000139 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54502689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54502689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54503939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54503939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54505189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54505189.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54505189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54505189.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000140 data = 2e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000140 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54506439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000141 data = 3a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54506439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000141 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000142 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000142 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54507689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000143 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54507689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000143 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000144 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000144 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54508939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000145 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54508939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000145 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000146 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000146 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54510189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000147 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54510189.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54510189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000147 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54510189.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000148 data = 2f
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000148 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54511439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000149 data = 3e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54511439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000149 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54512689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54512689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54513939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54513939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54515189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54515189.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54515189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54515189.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000150 data = 30
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000150 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54516439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000151 data = 01
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54516439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000151 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000152 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000152 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54517689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000153 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54517689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000153 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000154 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000154 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54518939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000155 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54518939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000155 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000156 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000156 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54520189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000157 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54520189.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54520189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000157 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54520189.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000158 data = 31
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000158 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54521439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000159 data = 05
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54521439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000159 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54522689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54522689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54523939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54523939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54525189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54525189.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54525189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54525189.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000160 data = 32
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000160 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54526439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000161 data = 09
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54526439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000161 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000162 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000162 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54527689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000163 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54527689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000163 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000164 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000164 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54528939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000165 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54528939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000165 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000166 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000166 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54530189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000167 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54530189.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54530189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000167 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54530189.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000168 data = 33
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000168 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54531439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000169 data = 0d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54531439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000169 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54532689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54532689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54533939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54533939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54535189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54535189.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54535189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54535189.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000170 data = 34
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000170 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54536439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000171 data = 11
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54536439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000171 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000172 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000172 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54537689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000173 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54537689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000173 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000174 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000174 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54538939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000175 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54538939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000175 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000176 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000176 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54540189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000177 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54540189.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54540189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000177 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54540189.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000178 data = 35
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000178 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54541439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000179 data = 15
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54541439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000179 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54542689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54542689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54543939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54543939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54545189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54545189.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54545189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54545189.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000180 data = 36
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000180 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54546439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000181 data = 19
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54546439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000181 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000182 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000182 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54547689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000183 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54547689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000183 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000184 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000184 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54548939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000185 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54548939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000185 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000186 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000186 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54550189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000187 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54550189.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54550189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000187 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54550189.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000188 data = 37
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000188 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54551439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000189 data = 1d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54551439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000189 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54552689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54552689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54553939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54553939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54555189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54555189.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54555189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54555189.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000190 data = 38
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000190 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54556439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000191 data = 21
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54556439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000191 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000192 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000192 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54557689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000193 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54557689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000193 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000194 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000194 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54558939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000195 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54558939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000195 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000196 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000196 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54560189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000197 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54560189.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54560189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000197 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54560189.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000198 data = 39
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000198 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54561439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000199 data = 25
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54561439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000199 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54562689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54562689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54563939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54563939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54565189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54565189.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54565189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54565189.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a0 data = 3a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54566439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a1 data = 29
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54566439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a1 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54567689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54567689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54568939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54568939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54570189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54570189.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54570189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54570189.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a8 data = 3b
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54571439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a9 data = 2d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54571439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a9 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54572689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54572689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54573939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54573939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54575189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001af data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54575189.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54575189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001af data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54575189.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b0 data = 3c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54576439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b1 data = 31
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54576439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b1 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54577689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54577689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54578939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54578939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54580189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54580189.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54580189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54580189.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b8 data = 3d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54581439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b9 data = 35
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54581439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b9 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54582689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54582689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54583939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54583939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001be data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001be data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54585189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54585189.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54585189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54585189.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c0 data = 3e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54586439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c1 data = 39
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54586439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c1 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54587689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54587689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54588939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54588939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54590189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54590189.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54590189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54590189.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c8 data = 3f
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54591439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c9 data = 3d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54591439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c9 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54592689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54592689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54593939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54593939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54595189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54595189.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54595189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54595189.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54596439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54596439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d1 data = 24
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54597689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54597689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54598939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54598939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54600189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54600189.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54600189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54600189.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54601439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d9 data = 06
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54601439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d9 data = 20
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001da data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001da data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54602689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001db data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54602689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001db data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54603939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54603939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001de data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001de data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54605189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001df data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54605189.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54605189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001df data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54605189.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54606439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54606439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e1 data = 24
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54607689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54607689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54608939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54608939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54610189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54610189.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54610189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54610189.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54611439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e9 data = 06
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54611439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e9 data = 20
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54612689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54612689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54613939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54613939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54615189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54615189.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54615189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54615189.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54616439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54616439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f1 data = 24
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54617689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54617689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54618939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54618939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54620189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54620189.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54620189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54620189.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f8 data = 40
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54621439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f9 data = 02
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54621439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f9 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54622689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54622689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54623939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54623939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54625189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54625189.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54625189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54625189.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 40
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54626439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 06
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54626439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54627689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54627689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54628939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54628939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54630189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54630189.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54630189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54630189.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 40
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54631439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54631439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54632689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54632689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54633939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54633939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54635189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54635189.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54635189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54635189.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 40
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54636439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54636439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54637689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54637689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54638939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54638939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54640189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54640189.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54640189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54640189.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 40
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54641439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 12
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54641439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54642689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54642689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54643939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54643939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54645189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54645189.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54645189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54645189.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 40
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54646439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 16
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54646439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54647689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54647689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54648939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54648939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54650189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54650189.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54650189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54650189.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 40
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54651439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 1a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54651439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54652689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54652689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54653939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54653939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54655189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54655189.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54655189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54655189.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 40
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54656439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 1e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54656439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54657689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54657689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54658939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54658939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54660189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54660189.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54660189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54660189.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 20
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54661439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 01
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54661439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54662689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54662689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54663939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54663939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54665189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54665189.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54665189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54665189.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 20
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54666439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 05
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54666439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54667689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54667689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54668939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54668939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54670189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54670189.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54670189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54670189.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 20
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54671439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 09
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54671439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54672689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54672689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54673939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54673939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54675189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54675189.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54675189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54675189.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 20
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54676439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54676439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54677689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54677689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54678939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54678939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54680189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54680189.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54680189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54680189.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 20
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54681439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 11
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54681439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54682689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54682689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54683939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54683939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54685189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54685189.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54685189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54685189.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 20
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54686439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 15
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54686439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54687689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54687689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54688939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54688939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54690189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54690189.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54690189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54690189.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 20
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54691439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 19
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54691439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54692689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54692689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54693939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54693939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54695189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54695189.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54695189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54695189.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 20
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54696439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 1d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54696439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54697689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54697689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54698939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54698939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54700189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54700189.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54700189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54700189.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000278 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000278 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54701439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000279 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54701439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000279 data = 28
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54702689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54702689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54703939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54703939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54705189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54705189.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54705189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54705189.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000280 data = 50
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000280 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54706439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000281 data = 02
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54706439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000281 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000282 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000282 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54707689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000283 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54707689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000283 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000284 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000284 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54708939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000285 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54708939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000285 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000286 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000286 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54710189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000287 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54710189.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54710189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000287 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54710189.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000288 data = 50
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000288 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54711439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000289 data = 06
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54711439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000289 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54712689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54712689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54713939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54713939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54715189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54715189.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54715189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54715189.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000290 data = 50
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000290 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54716439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000291 data = 0a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54716439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000291 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000292 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000292 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54717689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000293 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54717689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000293 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000294 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000294 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54718939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000295 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54718939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000295 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000296 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000296 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54720189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000297 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54720189.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54720189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000297 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54720189.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000298 data = 50
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000298 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54721439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000299 data = 0e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54721439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000299 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54722689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54722689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54723939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54723939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54725189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54725189.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54725189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54725189.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a0 data = 50
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54726439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a1 data = 12
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54726439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a1 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54727689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54727689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54728939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54728939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54730189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54730189.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54730189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54730189.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a8 data = 50
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54731439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a9 data = 16
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54731439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a9 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54732689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54732689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54733939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54733939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54735189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002af data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54735189.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54735189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002af data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54735189.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b0 data = 50
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54736439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b1 data = 1a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54736439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b1 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54737689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54737689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54738939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54738939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54740189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54740189.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54740189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54740189.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b8 data = 50
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54741439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b9 data = 1e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54741439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b9 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54742689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54742689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54743939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54743939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002be data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002be data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54745189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54745189.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54745189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54745189.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54746439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54746439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c1 data = 28
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54747689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54747689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54748939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54748939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54750189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54750189.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54750189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54750189.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c8 data = 60
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54751439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c9 data = 02
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54751439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c9 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54752689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54752689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54753939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54753939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54755189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54755189.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54755189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54755189.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d0 data = 60
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54756439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d1 data = 06
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54756439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d1 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54757689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54757689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54758939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54758939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54760189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54760189.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54760189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54760189.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d8 data = 60
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54761439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d9 data = 0a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54761439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d9 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002da data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002da data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54762689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002db data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54762689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002db data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54763939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54763939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002de data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002de data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54765189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002df data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54765189.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54765189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002df data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54765189.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e0 data = 60
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54766439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e1 data = 0e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54766439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e1 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54767689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54767689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54768939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54768939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54770189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54770189.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54770189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54770189.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e8 data = 60
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54771439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e9 data = 12
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54771439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e9 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54772689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54772689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54773939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54773939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54775189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54775189.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54775189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54775189.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f0 data = 60
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54776439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f1 data = 16
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54776439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f1 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54777689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54777689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54778939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54778939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54780189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54780189.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54780189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54780189.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f8 data = 60
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54781439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f9 data = 1a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54781439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f9 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54782689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54782689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54783939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54783939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54785189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54785189.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54785189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54785189.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 60
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54786439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 1e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54786439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54787689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54787689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54788939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54788939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54790189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54790189.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54790189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54790189.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 40
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54791439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 01
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54791439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54792689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54792689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54793939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54793939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54795189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54795189.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54795189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54795189.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000310 data = 41
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000310 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54796439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000311 data = 05
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54796439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000311 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000312 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000312 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54797689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000313 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54797689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000313 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000314 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000314 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54798939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000315 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54798939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000315 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000316 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000316 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54800189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000317 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54800189.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54800189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000317 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54800189.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000318 data = 42
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000318 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54801439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000319 data = 09
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54801439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000319 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54802689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54802689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54803939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54803939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54805189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54805189.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54805189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54805189.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000320 data = 43
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000320 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54806439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000321 data = 0d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54806439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000321 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000322 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000322 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54807689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000323 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54807689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000323 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000324 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000324 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54808939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000325 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54808939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000325 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000326 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000326 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54810189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000327 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54810189.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54810189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000327 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54810189.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000328 data = 44
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000328 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54811439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000329 data = 11
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54811439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000329 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54812689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54812689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54813939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54813939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54815189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54815189.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54815189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54815189.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000330 data = 45
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000330 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54816439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000331 data = 15
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54816439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000331 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000332 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000332 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54817689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000333 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54817689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000333 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000334 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000334 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54818939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000335 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54818939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000335 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000336 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000336 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54820189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000337 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54820189.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54820189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000337 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54820189.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000338 data = 46
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000338 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54821439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000339 data = 19
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54821439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000339 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54822689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54822689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54823939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54823939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54825189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54825189.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54825189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54825189.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000340 data = 47
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000340 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54826439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000341 data = 1d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54826439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000341 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000342 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000342 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54827689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000343 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54827689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000343 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000344 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000344 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54828939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000345 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54828939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000345 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000346 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000346 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54830189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000347 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54830189.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54830189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000347 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54830189.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000348 data = 48
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000348 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54831439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000349 data = 21
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54831439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000349 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54832689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54832689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54833939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54833939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54835189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54835189.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54835189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54835189.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000350 data = 49
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000350 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54836439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000351 data = 25
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54836439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000351 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000352 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000352 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54837689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000353 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54837689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000353 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000354 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000354 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54838939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000355 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54838939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000355 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000356 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000356 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54840189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000357 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54840189.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54840189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000357 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54840189.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000358 data = 4a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000358 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54841439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000359 data = 29
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54841439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000359 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54842689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54842689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54843939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54843939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54845189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54845189.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54845189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54845189.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000360 data = 4b
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000360 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54846439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000361 data = 2d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54846439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000361 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000362 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000362 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54847689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000363 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54847689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000363 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000364 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000364 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54848939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000365 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54848939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000365 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000366 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000366 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54850189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000367 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54850189.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54850189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000367 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54850189.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000368 data = 4c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000368 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54851439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000369 data = 31
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54851439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000369 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54852689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54852689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54853939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54853939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54855189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54855189.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54855189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54855189.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000370 data = 4d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000370 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54856439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000371 data = 35
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54856439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000371 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000372 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000372 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54857689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000373 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54857689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000373 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000374 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000374 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54858939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000375 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54858939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000375 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000376 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000376 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54860189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000377 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54860189.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54860189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000377 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54860189.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000378 data = 4e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000378 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54861439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000379 data = 39
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54861439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000379 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54862689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54862689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54863939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54863939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54865189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54865189.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54865189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54865189.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000380 data = 4f
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000380 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54866439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000381 data = 3d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54866439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000381 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000382 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000382 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54867689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000383 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54867689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000383 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000384 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000384 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54868939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000385 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54868939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000385 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000386 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000386 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54870189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000387 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54870189.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54870189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000387 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54870189.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000388 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000388 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54871439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000389 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54871439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000389 data = 30
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54872689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54872689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54873939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54873939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54875189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54875189.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54875189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54875189.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000390 data = 80
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000390 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54876439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000391 data = 03
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54876439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000391 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000392 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000392 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54877689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000393 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54877689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000393 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000394 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000394 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54878939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000395 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54878939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000395 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000396 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000396 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54880189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000397 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54880189.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54880189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000397 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54880189.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000398 data = 80
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000398 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54881439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000399 data = 07
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54881439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000399 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54882689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54882689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54883939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54883939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54885189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54885189.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54885189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54885189.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a0 data = 80
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54886439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a1 data = 0b
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54886439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a1 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54887689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54887689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54888939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54888939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54890189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54890189.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54890189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54890189.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a8 data = 80
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54891439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a9 data = 0f
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54891439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a9 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54892689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54892689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54893939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54893939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54895189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003af data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54895189.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54895189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003af data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54895189.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b0 data = 80
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54896439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b1 data = 13
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54896439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b1 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54897689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54897689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54898939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54898939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54900189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54900189.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54900189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54900189.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b8 data = 80
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54901439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b9 data = 17
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54901439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b9 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54902689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54902689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54903939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54903939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003be data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003be data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54905189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54905189.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54905189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54905189.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c0 data = 80
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54906439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c1 data = 1b
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54906439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c1 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54907689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54907689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54908939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54908939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54910189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54910189.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54910189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54910189.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c8 data = 80
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54911439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c9 data = 1f
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54911439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c9 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54912689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54912689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54913939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54913939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54915189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54915189.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54915189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54915189.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54916439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54916439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d1 data = 2c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54917689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54917689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54918939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54918939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54920189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54920189.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54920189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54920189.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d8 data = 90
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54921439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d9 data = 03
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54921439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d9 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003da data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003da data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54922689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003db data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54922689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003db data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54923939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54923939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003de data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003de data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54925189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003df data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54925189.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54925189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003df data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54925189.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e0 data = 90
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54926439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e1 data = 07
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54926439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e1 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54927689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54927689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54928939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54928939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54930189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54930189.0 ps INFO: Write     bank 0 col 3f8, auto precharge 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54930189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54930189.0 ps INFO: Write     bank 0 col 3f8, auto precharge 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e8 data = 90
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54931439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e9 data = 0b
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54931439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e9 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54932689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54932689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54933939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54933939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54935189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54935189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f0 data = 90
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54936439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f1 data = 0f
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54936439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f1 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54937689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54937689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54938939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54938939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54940189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54940189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f8 data = 90
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54941439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f9 data = 13
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54941439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f9 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54942689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54942689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54943939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54943939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 54945189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 54945189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 54947689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 54947689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 54960189.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 54960189.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 54986439.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 54986439.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55000189.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55000189.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55005189.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55005189.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 55007689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 55007689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55010189.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55010189.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 90
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55011439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 17
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55011439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55012689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55012689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55013939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55013939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55015189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55015189.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55015189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55015189.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 90
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55016439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 1b
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55016439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55017689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55017689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55018939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55018939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55020189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55020189.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55020189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55020189.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 90
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55021439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 1f
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55021439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55022689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55022689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55023939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55023939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55025189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55025189.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55025189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55025189.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 92
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55026439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55026439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 34
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55027689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55027689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55028939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55028939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55030189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55030189.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55030189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55030189.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000020 data = 93
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000020 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55031439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000021 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55031439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000021 data = 34
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000022 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000022 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55032689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000023 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55032689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000023 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000024 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000024 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55033939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000025 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55033939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000025 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000026 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000026 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55035189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000027 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55035189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000027 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000028 data = 94
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000028 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55036439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000029 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55036439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000029 data = 34
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55037689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55037689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55038939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55038939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55040189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55040189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000030 data = 23
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000030 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55041439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000031 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55041439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000031 data = 34
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000032 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000032 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55042689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000033 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55042689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000033 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000034 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000034 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55043939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000035 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55043939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000035 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000036 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000036 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55045189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000037 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55045189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000037 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 55047689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 55047689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55072689.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55072689.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55091439.0 ps INFO: Activate  bank 0 row 0020
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55091439.0 ps INFO: Activate  bank 0 row 0020
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55105189.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55105189.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55110189.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55110189.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 55112689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 55112689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55115189.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55115189.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000000 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000000 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55116439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000001 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55116439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000001 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000002 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000002 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55117689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000003 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55117689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000003 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000004 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000004 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55118939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000005 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55118939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000005 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000006 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000006 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55120189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000007 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55120189.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55120189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000007 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55120189.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000008 data = 01
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000008 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55121439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000009 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55121439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000009 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000000a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000000a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55122689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000000b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55122689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000000b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000000c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000000c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55123939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000000d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55123939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000000d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000000e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000000e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55125189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000000f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55125189.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55125189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000000f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55125189.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000010 data = 02
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000010 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55126439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000011 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55126439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000011 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000012 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000012 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55127689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000013 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55127689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000013 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000014 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000014 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55128939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000015 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55128939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000015 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000016 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000016 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55130189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000017 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55130189.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55130189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000017 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55130189.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000018 data = 03
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000018 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55131439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000019 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55131439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000019 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000001a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000001a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55132689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000001b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55132689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000001b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000001c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000001c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55133939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000001d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55133939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000001d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000001e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000001e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55135189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000001f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55135189.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55135189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000001f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55135189.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000020 data = 04
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000020 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55136439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000021 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55136439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000021 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000022 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000022 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55137689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000023 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55137689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000023 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000024 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000024 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55138939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000025 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55138939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000025 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000026 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000026 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55140189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000027 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55140189.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55140189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000027 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55140189.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000028 data = 05
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000028 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55141439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000029 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55141439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000029 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000002a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000002a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55142689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000002b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55142689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000002b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000002c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000002c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55143939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000002d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55143939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000002d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000002e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000002e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55145189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000002f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55145189.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55145189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000002f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55145189.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000030 data = 06
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000030 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55146439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000031 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55146439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000031 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000032 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000032 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55147689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000033 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55147689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000033 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000034 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000034 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55148939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000035 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55148939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000035 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000036 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000036 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55150189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000037 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55150189.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55150189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000037 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55150189.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000038 data = 07
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000038 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55151439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000039 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55151439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000039 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000003a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000003a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55152689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000003b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55152689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000003b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000003c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000003c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55153939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000003d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55153939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000003d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000003e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000003e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55155189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000003f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55155189.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55155189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000003f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55155189.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000040 data = 08
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000040 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55156439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000041 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55156439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000041 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000042 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000042 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55157689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000043 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55157689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000043 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000044 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000044 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55158939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000045 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55158939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000045 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000046 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000046 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55160189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000047 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55160189.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55160189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000047 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55160189.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000048 data = 09
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000048 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55161439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000049 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55161439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000049 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000004a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000004a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55162689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000004b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55162689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000004b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000004c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000004c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55163939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000004d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55163939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000004d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000004e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000004e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55165189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000004f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55165189.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55165189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000004f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55165189.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000050 data = 0a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000050 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55166439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000051 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55166439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000051 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000052 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000052 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55167689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000053 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55167689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000053 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000054 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000054 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55168939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000055 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55168939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000055 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000056 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000056 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55170189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000057 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55170189.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55170189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000057 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55170189.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000058 data = 0b
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000058 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55171439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000059 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55171439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000059 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000005a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000005a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55172689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000005b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55172689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000005b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000005c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000005c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55173939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000005d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55173939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000005d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000005e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000005e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55175189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000005f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55175189.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55175189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000005f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55175189.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000060 data = 0c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000060 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55176439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000061 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55176439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000061 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000062 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000062 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55177689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000063 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55177689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000063 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000064 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000064 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55178939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000065 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55178939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000065 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000066 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000066 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55180189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000067 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55180189.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55180189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000067 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55180189.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000068 data = 0d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000068 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55181439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000069 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55181439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000069 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000006a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000006a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55182689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000006b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55182689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000006b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000006c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000006c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55183939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000006d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55183939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000006d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000006e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000006e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55185189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000006f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55185189.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55185189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000006f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55185189.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000070 data = 0e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000070 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55186439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000071 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55186439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000071 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000072 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000072 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55187689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000073 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55187689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000073 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000074 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000074 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55188939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000075 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55188939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000075 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000076 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000076 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55190189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000077 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55190189.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55190189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000077 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55190189.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000078 data = 0f
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000078 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55191439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000079 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55191439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000079 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000007a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000007a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55192689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000007b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55192689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000007b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000007c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000007c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55193939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000007d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55193939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000007d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000007e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000007e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55195189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000007f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55195189.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55195189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000007f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55195189.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000080 data = 10
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000080 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55196439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000081 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55196439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000081 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000082 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000082 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55197689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000083 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55197689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000083 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000084 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000084 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55198939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000085 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55198939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000085 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000086 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000086 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55200189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000087 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55200189.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55200189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000087 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55200189.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000088 data = 11
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000088 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55201439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000089 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55201439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000089 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000008a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000008a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55202689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000008b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55202689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000008b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000008c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000008c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55203939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000008d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55203939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000008d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000008e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000008e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55205189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000008f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55205189.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55205189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000008f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55205189.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000090 data = 12
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000090 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55206439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000091 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55206439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000091 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000092 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000092 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55207689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000093 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55207689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000093 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000094 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000094 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55208939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000095 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55208939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000095 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000096 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000096 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55210189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000097 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55210189.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55210189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000097 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55210189.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000098 data = 13
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000098 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55211439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000099 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55211439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000099 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000009a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000009a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55212689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000009b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55212689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000009b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000009c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000009c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55213939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000009d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55213939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000009d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000009e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000009e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55215189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000009f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55215189.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55215189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000009f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55215189.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000a0 data = 14
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000a0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55216439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000a1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55216439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000a1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55217689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55217689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55218939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55218939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55220189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55220189.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55220189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55220189.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000a8 data = 15
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000a8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55221439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000a9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55221439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000a9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55222689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55222689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55223939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55223939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55225189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000af data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55225189.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55225189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000af data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55225189.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000b0 data = 16
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000b0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55226439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000b1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55226439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000b1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55227689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55227689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55228939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55228939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55230189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55230189.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55230189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55230189.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000b8 data = 17
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000b8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55231439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000b9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55231439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000b9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55232689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55232689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55233939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55233939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000be data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000be data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55235189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55235189.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55235189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55235189.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000c0 data = 18
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000c0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55236439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000c1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55236439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000c1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55237689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55237689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55238939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55238939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55240189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55240189.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55240189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55240189.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000c8 data = 19
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000c8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55241439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000c9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55241439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000c9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55242689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55242689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55243939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55243939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55245189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55245189.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55245189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55245189.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000d0 data = 1a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000d0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55246439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000d1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55246439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000d1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55247689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55247689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55248939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55248939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55250189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55250189.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55250189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55250189.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000d8 data = 1b
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000d8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55251439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000d9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55251439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000d9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000da data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000da data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55252689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000db data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55252689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000db data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55253939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55253939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000de data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000de data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55255189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000df data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55255189.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55255189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000df data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55255189.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000e0 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000e0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55256439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000e1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55256439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000e1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55257689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55257689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55258939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55258939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55260189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55260189.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55260189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55260189.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000e8 data = 1d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000e8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55261439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000e9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55261439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000e9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55262689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55262689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55263939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55263939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55265189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55265189.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55265189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55265189.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000f0 data = 1e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000f0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55266439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000f1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55266439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000f1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55267689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55267689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55268939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55268939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55270189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55270189.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55270189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55270189.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000f8 data = 1f
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000f8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55271439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000f9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55271439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000f9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55272689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55272689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55273939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55273939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55275189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55275189.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55275189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000000ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55275189.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000100 data = 20
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000100 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55276439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000101 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55276439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000101 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000102 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000102 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55277689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000103 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55277689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000103 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000104 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000104 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55278939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000105 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55278939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000105 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000106 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000106 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55280189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000107 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55280189.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55280189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000107 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55280189.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000108 data = 21
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000108 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55281439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000109 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55281439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000109 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000010a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000010a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55282689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000010b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55282689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000010b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000010c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000010c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55283939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000010d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55283939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000010d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000010e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000010e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55285189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000010f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55285189.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55285189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000010f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55285189.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000110 data = 22
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000110 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55286439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000111 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55286439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000111 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000112 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000112 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55287689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000113 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55287689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000113 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000114 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000114 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55288939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000115 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55288939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000115 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000116 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000116 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55290189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000117 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55290189.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55290189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000117 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55290189.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000118 data = 23
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000118 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55291439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000119 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55291439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000119 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000011a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000011a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55292689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000011b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55292689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000011b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000011c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000011c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55293939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000011d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55293939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000011d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000011e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000011e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55295189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000011f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55295189.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55295189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000011f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55295189.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000120 data = 24
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000120 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55296439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000121 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55296439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000121 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000122 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000122 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55297689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000123 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55297689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000123 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000124 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000124 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55298939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000125 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55298939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000125 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000126 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000126 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55300189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000127 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55300189.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55300189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000127 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55300189.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000128 data = 25
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000128 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55301439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000129 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55301439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000129 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000012a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000012a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55302689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000012b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55302689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000012b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000012c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000012c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55303939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000012d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55303939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000012d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000012e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000012e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55305189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000012f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55305189.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55305189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000012f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55305189.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000130 data = 26
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000130 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55306439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000131 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55306439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000131 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000132 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000132 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55307689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000133 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55307689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000133 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000134 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000134 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55308939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000135 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55308939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000135 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000136 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000136 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55310189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000137 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55310189.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55310189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000137 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55310189.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000138 data = 27
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000138 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55311439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000139 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55311439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000139 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000013a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000013a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55312689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000013b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55312689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000013b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000013c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000013c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55313939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000013d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55313939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000013d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000013e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000013e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55315189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000013f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55315189.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55315189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000013f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55315189.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000140 data = 28
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000140 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55316439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000141 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55316439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000141 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000142 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000142 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55317689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000143 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55317689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000143 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000144 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000144 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55318939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000145 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55318939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000145 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000146 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000146 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55320189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000147 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55320189.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55320189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000147 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55320189.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000148 data = 29
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000148 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55321439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000149 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55321439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000149 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000014a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000014a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55322689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000014b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55322689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000014b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000014c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000014c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55323939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000014d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55323939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000014d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000014e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000014e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55325189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000014f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55325189.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55325189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000014f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55325189.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000150 data = 2a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000150 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55326439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000151 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55326439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000151 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000152 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000152 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55327689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000153 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55327689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000153 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000154 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000154 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55328939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000155 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55328939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000155 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000156 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000156 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55330189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000157 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55330189.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55330189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000157 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55330189.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000158 data = 2b
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000158 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55331439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000159 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55331439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000159 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000015a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000015a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55332689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000015b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55332689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000015b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000015c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000015c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55333939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000015d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55333939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000015d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000015e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000015e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55335189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000015f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55335189.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55335189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000015f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55335189.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000160 data = 2c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000160 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55336439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000161 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55336439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000161 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000162 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000162 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55337689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000163 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55337689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000163 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000164 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000164 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55338939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000165 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55338939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000165 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000166 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000166 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55340189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000167 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55340189.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55340189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000167 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55340189.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000168 data = 2d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000168 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55341439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000169 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55341439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000169 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000016a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000016a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55342689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000016b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55342689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000016b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000016c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000016c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55343939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000016d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55343939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000016d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000016e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000016e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55345189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000016f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55345189.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55345189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000016f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55345189.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000170 data = 2e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000170 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55346439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000171 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55346439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000171 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000172 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000172 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55347689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000173 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55347689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000173 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000174 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000174 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55348939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000175 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55348939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000175 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000176 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000176 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55350189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000177 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55350189.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55350189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000177 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55350189.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000178 data = 2f
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000178 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55351439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000179 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55351439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000179 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000017a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000017a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55352689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000017b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55352689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000017b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000017c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000017c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55353939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000017d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55353939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000017d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000017e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000017e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55355189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000017f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55355189.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55355189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000017f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55355189.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000180 data = 30
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000180 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55356439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000181 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55356439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000181 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000182 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000182 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55357689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000183 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55357689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000183 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000184 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000184 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55358939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000185 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55358939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000185 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000186 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000186 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55360189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000187 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55360189.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55360189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000187 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55360189.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000188 data = 31
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000188 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55361439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000189 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55361439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000189 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000018a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000018a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55362689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000018b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55362689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000018b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000018c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000018c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55363939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000018d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55363939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000018d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000018e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000018e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55365189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000018f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55365189.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55365189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000018f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55365189.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000190 data = 32
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000190 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55366439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000191 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55366439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000191 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000192 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000192 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55367689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000193 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55367689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000193 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000194 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000194 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55368939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000195 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55368939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000195 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000196 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000196 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55370189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000197 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55370189.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55370189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000197 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55370189.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000198 data = 33
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000198 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55371439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000199 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55371439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000199 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000019a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000019a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55372689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000019b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55372689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000019b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000019c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000019c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55373939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000019d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55373939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000019d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000019e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000019e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55375189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000019f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55375189.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55375189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000019f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55375189.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001a0 data = 34
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001a0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55376439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001a1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55376439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001a1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55377689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55377689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55378939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55378939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55380189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55380189.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55380189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55380189.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001a8 data = 35
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001a8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55381439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001a9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55381439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001a9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55382689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55382689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55383939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55383939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55385189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001af data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55385189.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55385189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001af data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55385189.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001b0 data = 36
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001b0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55386439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001b1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55386439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001b1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55387689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55387689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55388939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55388939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55390189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55390189.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55390189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55390189.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001b8 data = 37
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001b8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55391439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001b9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55391439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001b9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55392689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55392689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55393939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55393939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001be data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001be data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55395189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55395189.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55395189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55395189.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001c0 data = 38
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001c0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55396439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001c1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55396439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001c1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55397689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55397689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55398939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55398939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55400189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55400189.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55400189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55400189.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001c8 data = 39
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001c8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55401439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001c9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55401439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001c9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55402689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55402689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55403939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55403939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55405189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55405189.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55405189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55405189.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001d0 data = 3a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001d0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55406439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001d1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55406439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001d1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55407689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55407689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55408939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55408939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55410189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55410189.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55410189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55410189.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001d8 data = 3b
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001d8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55411439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001d9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55411439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001d9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001da data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001da data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55412689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001db data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55412689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001db data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55413939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55413939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001de data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001de data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55415189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001df data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55415189.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55415189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001df data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55415189.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001e0 data = 3c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001e0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55416439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001e1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55416439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001e1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55417689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55417689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55418939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55418939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55420189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55420189.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55420189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55420189.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001e8 data = 3d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001e8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55421439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001e9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55421439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001e9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55422689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55422689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55423939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55423939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55425189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55425189.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55425189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55425189.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001f0 data = 3e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001f0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55426439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001f1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55426439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001f1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55427689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55427689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55428939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55428939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55430189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55430189.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55430189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55430189.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001f8 data = 3f
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001f8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55431439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001f9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55431439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001f9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55432689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55432689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55433939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55433939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55435189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55435189.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55435189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000001ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55435189.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000200 data = 40
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000200 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55436439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000201 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55436439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000201 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000202 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000202 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55437689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000203 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55437689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000203 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000204 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000204 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55438939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000205 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55438939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000205 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000206 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000206 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55440189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000207 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55440189.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55440189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000207 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55440189.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000208 data = 41
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000208 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55441439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000209 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55441439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000209 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000020a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000020a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55442689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000020b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55442689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000020b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000020c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000020c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55443939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000020d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55443939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000020d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000020e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000020e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55445189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000020f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55445189.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55445189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000020f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55445189.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000210 data = 42
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000210 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55446439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000211 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55446439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000211 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000212 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000212 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55447689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000213 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55447689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000213 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000214 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000214 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55448939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000215 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55448939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000215 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000216 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000216 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55450189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000217 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55450189.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55450189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000217 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55450189.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000218 data = 43
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000218 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55451439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000219 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55451439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000219 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000021a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000021a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55452689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000021b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55452689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000021b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000021c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000021c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55453939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000021d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55453939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000021d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000021e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000021e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55455189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000021f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55455189.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55455189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000021f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55455189.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000220 data = 44
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000220 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55456439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000221 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55456439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000221 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000222 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000222 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55457689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000223 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55457689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000223 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000224 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000224 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55458939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000225 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55458939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000225 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000226 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000226 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55460189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000227 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55460189.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55460189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000227 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55460189.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000228 data = 45
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000228 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55461439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000229 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55461439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000229 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000022a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000022a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55462689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000022b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55462689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000022b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000022c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000022c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55463939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000022d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55463939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000022d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000022e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000022e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55465189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000022f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55465189.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55465189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000022f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55465189.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000230 data = 46
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000230 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55466439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000231 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55466439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000231 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000232 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000232 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55467689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000233 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55467689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000233 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000234 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000234 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55468939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000235 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55468939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000235 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000236 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000236 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55470189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000237 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55470189.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55470189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000237 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55470189.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000238 data = 47
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000238 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55471439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000239 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55471439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000239 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000023a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000023a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55472689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000023b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55472689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000023b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000023c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000023c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55473939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000023d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55473939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000023d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000023e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000023e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55475189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000023f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55475189.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55475189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000023f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55475189.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000240 data = 48
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000240 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55476439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000241 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55476439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000241 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000242 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000242 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55477689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000243 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55477689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000243 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000244 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000244 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55478939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000245 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55478939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000245 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000246 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000246 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55480189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000247 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55480189.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55480189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000247 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55480189.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000248 data = 49
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000248 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55481439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000249 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55481439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000249 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000024a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000024a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55482689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000024b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55482689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000024b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000024c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000024c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55483939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000024d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55483939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000024d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000024e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000024e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55485189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000024f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55485189.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55485189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000024f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55485189.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000250 data = 4a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000250 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55486439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000251 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55486439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000251 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000252 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000252 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55487689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000253 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55487689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000253 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000254 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000254 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55488939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000255 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55488939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000255 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000256 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000256 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55490189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000257 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55490189.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55490189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000257 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55490189.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000258 data = 4b
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000258 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55491439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000259 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55491439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000259 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000025a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000025a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55492689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000025b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55492689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000025b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000025c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000025c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55493939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000025d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55493939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000025d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000025e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000025e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55495189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000025f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55495189.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55495189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000025f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55495189.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000260 data = 4c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000260 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55496439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000261 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55496439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000261 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000262 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000262 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55497689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000263 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55497689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000263 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000264 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000264 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55498939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000265 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55498939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000265 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000266 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000266 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55500189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000267 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55500189.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55500189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000267 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55500189.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000268 data = 4d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000268 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55501439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000269 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55501439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000269 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000026a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000026a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55502689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000026b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55502689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000026b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000026c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000026c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55503939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000026d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55503939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000026d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000026e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000026e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55505189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000026f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55505189.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55505189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000026f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55505189.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000270 data = 4e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000270 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55506439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000271 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55506439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000271 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000272 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000272 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55507689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000273 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55507689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000273 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000274 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000274 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55508939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000275 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55508939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000275 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000276 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000276 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55510189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000277 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55510189.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55510189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000277 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55510189.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000278 data = 4f
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000278 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55511439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000279 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55511439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000279 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000027a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000027a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55512689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000027b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55512689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000027b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000027c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000027c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55513939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000027d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55513939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000027d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000027e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000027e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55515189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000027f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55515189.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55515189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000027f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55515189.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000280 data = 50
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000280 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55516439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000281 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55516439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000281 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000282 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000282 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55517689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000283 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55517689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000283 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000284 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000284 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55518939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000285 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55518939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000285 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000286 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000286 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55520189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000287 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55520189.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55520189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000287 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55520189.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000288 data = 51
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000288 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55521439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000289 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55521439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000289 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000028a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000028a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55522689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000028b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55522689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000028b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000028c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000028c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55523939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000028d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55523939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000028d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000028e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000028e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55525189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000028f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55525189.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55525189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000028f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55525189.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000290 data = 52
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000290 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55526439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000291 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55526439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000291 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000292 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000292 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55527689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000293 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55527689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000293 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000294 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000294 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55528939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000295 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55528939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000295 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000296 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000296 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55530189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000297 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55530189.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55530189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000297 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55530189.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000298 data = 53
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000298 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55531439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000299 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55531439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000299 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000029a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000029a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55532689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000029b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55532689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000029b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000029c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000029c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55533939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000029d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55533939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000029d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000029e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000029e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55535189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000029f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55535189.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55535189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000029f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55535189.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a0 data = 54
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55536439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55536439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55537689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55537689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55538939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55538939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55540189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55540189.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55540189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55540189.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a8 data = 55
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55541439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55541439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55542689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55542689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55543939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55543939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55545189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002af data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55545189.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55545189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002af data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55545189.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b0 data = 56
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55546439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55546439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55547689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55547689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55548939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55548939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55550189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55550189.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55550189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55550189.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b8 data = 57
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55551439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55551439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55552689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55552689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55553939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55553939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002be data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002be data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55555189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55555189.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55555189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55555189.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c0 data = 58
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55556439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55556439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55557689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55557689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55558939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55558939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55560189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55560189.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55560189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55560189.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c8 data = 59
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55561439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55561439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55562689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55562689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55563939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55563939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55565189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55565189.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55565189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55565189.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d0 data = 5a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55566439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55566439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55567689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55567689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55568939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55568939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55570189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55570189.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55570189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55570189.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d8 data = 5b
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55571439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55571439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002da data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002da data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55572689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002db data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55572689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002db data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55573939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55573939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002de data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002de data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55575189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002df data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55575189.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55575189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002df data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55575189.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e0 data = 5c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55576439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55576439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55577689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55577689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55578939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55578939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55580189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55580189.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55580189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55580189.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e8 data = 5d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55581439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55581439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55582689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55582689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55583939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55583939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55585189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55585189.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55585189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55585189.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f0 data = 5e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55586439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55586439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55587689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55587689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55588939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55588939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55590189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55590189.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55590189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55590189.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f8 data = 5f
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55591439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55591439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55592689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55592689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55593939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55593939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55595189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55595189.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55595189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55595189.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000300 data = 60
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000300 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55596439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000301 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55596439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000301 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000302 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000302 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55597689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000303 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55597689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000303 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000304 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000304 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55598939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000305 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55598939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000305 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000306 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000306 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55600189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000307 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55600189.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55600189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000307 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55600189.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000308 data = 61
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000308 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55601439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000309 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55601439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000309 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000030a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000030a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55602689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000030b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55602689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000030b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000030c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000030c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55603939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000030d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55603939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000030d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000030e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000030e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55605189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000030f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55605189.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55605189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000030f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55605189.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000310 data = 62
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000310 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55606439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000311 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55606439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000311 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000312 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000312 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55607689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000313 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55607689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000313 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000314 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000314 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55608939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000315 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55608939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000315 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000316 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000316 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55610189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000317 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55610189.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55610189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000317 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55610189.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000318 data = 63
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000318 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55611439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000319 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55611439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000319 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000031a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000031a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55612689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000031b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55612689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000031b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000031c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000031c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55613939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000031d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55613939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000031d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000031e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000031e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55615189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000031f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55615189.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55615189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000031f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55615189.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000320 data = 64
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000320 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55616439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000321 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55616439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000321 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000322 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000322 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55617689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000323 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55617689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000323 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000324 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000324 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55618939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000325 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55618939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000325 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000326 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000326 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55620189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000327 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55620189.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55620189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000327 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55620189.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000328 data = 65
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000328 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55621439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000329 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55621439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000329 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000032a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000032a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55622689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000032b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55622689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000032b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000032c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000032c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55623939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000032d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55623939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000032d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000032e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000032e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55625189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000032f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55625189.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55625189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000032f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55625189.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000330 data = 66
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000330 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55626439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000331 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55626439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000331 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000332 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000332 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55627689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000333 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55627689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000333 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000334 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000334 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55628939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000335 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55628939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000335 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000336 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000336 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55630189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000337 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55630189.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55630189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000337 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55630189.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000338 data = 67
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000338 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55631439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000339 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55631439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000339 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000033a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000033a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55632689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000033b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55632689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000033b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000033c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000033c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55633939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000033d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55633939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000033d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000033e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000033e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55635189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000033f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55635189.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55635189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000033f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55635189.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000340 data = 68
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000340 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55636439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000341 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55636439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000341 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000342 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000342 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55637689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000343 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55637689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000343 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000344 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000344 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55638939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000345 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55638939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000345 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000346 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000346 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55640189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000347 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55640189.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55640189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000347 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55640189.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000348 data = 69
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000348 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55641439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000349 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55641439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000349 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000034a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000034a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55642689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000034b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55642689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000034b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000034c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000034c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55643939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000034d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55643939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000034d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000034e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000034e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55645189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000034f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55645189.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55645189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000034f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55645189.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000350 data = 6a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000350 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55646439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000351 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55646439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000351 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000352 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000352 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55647689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000353 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55647689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000353 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000354 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000354 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55648939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000355 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55648939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000355 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000356 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000356 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55650189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000357 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55650189.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55650189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000357 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55650189.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000358 data = 6b
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000358 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55651439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000359 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55651439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000359 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000035a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000035a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55652689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000035b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55652689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000035b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000035c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000035c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55653939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000035d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55653939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000035d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000035e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000035e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55655189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000035f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55655189.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55655189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000035f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55655189.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000360 data = 6c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000360 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55656439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000361 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55656439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000361 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000362 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000362 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55657689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000363 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55657689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000363 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000364 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000364 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55658939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000365 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55658939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000365 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000366 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000366 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55660189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000367 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55660189.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55660189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000367 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55660189.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000368 data = 6d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000368 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55661439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000369 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55661439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000369 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000036a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000036a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55662689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000036b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55662689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000036b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000036c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000036c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55663939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000036d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55663939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000036d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000036e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000036e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55665189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000036f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55665189.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55665189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000036f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55665189.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000370 data = 6e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000370 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55666439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000371 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55666439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000371 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000372 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000372 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55667689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000373 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55667689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000373 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000374 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000374 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55668939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000375 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55668939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000375 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000376 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000376 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55670189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000377 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55670189.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55670189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000377 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55670189.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000378 data = 6f
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000378 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55671439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000379 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55671439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000379 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000037a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000037a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55672689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000037b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55672689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000037b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000037c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000037c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55673939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000037d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55673939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000037d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000037e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000037e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55675189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000037f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55675189.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55675189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000037f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55675189.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000380 data = 70
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000380 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55676439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000381 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55676439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000381 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000382 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000382 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55677689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000383 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55677689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000383 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000384 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000384 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55678939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000385 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55678939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000385 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000386 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000386 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55680189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000387 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55680189.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55680189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000387 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55680189.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000388 data = 71
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000388 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55681439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000389 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55681439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000389 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000038a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000038a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55682689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000038b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55682689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000038b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000038c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000038c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55683939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000038d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55683939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000038d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000038e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000038e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55685189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000038f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55685189.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55685189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000038f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55685189.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000390 data = 72
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000390 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55686439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000391 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55686439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000391 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000392 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000392 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55687689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000393 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55687689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000393 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000394 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000394 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55688939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000395 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55688939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000395 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000396 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000396 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55690189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000397 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55690189.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55690189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000397 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55690189.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000398 data = 73
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000398 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55691439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000399 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55691439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000399 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000039a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000039a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55692689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000039b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55692689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000039b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000039c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000039c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55693939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000039d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55693939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000039d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000039e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000039e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55695189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000039f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55695189.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55695189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000039f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55695189.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003a0 data = 74
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003a0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55696439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003a1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55696439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003a1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55697689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55697689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55698939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55698939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55700189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55700189.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55700189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55700189.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003a8 data = 75
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003a8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55701439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003a9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55701439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003a9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55702689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55702689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55703939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55703939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55705189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003af data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55705189.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55705189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003af data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55705189.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003b0 data = 76
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003b0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55706439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003b1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55706439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003b1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55707689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55707689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55708939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55708939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55710189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55710189.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55710189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55710189.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003b8 data = 77
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003b8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55711439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003b9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55711439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003b9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55712689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55712689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55713939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55713939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003be data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003be data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55715189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55715189.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55715189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55715189.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003c0 data = 78
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003c0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55716439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003c1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55716439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003c1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55717689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55717689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55718939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55718939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55720189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55720189.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55720189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55720189.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003c8 data = 79
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003c8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55721439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003c9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55721439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003c9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55722689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55722689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55723939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55723939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55725189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55725189.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55725189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55725189.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003d0 data = 7a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003d0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55726439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003d1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55726439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003d1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55727689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55727689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55728939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55728939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55730189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55730189.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55730189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55730189.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003d8 data = 7b
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003d8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55731439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003d9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55731439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003d9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003da data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003da data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55732689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003db data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55732689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003db data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55733939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55733939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003de data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003de data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55735189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003df data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55735189.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55735189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003df data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55735189.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003e0 data = 7c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003e0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55736439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003e1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55736439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003e1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55737689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55737689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55738939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55738939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55740189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55740189.0 ps INFO: Write     bank 0 col 3f8, auto precharge 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55740189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55740189.0 ps INFO: Write     bank 0 col 3f8, auto precharge 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003e8 data = 7d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003e8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55741439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003e9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55741439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003e9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55742689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55742689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55743939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55743939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55745189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55745189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003f0 data = 7e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003f0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55746439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003f1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55746439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003f1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55747689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55747689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55748939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55748939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55750189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55750189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003f8 data = 7f
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003f8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55751439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003f9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55751439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003f9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55752689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55752689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55753939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55753939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55755189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55755189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000003ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 55757689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 55757689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 55770189.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 55770189.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55796439.0 ps INFO: Activate  bank 0 row 0021
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55796439.0 ps INFO: Activate  bank 0 row 0021
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55810189.0 ps INFO: Write     bank 0 col 000, auto precharge 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55810189.0 ps INFO: Write     bank 0 col 000, auto precharge 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 55817689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 55817689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000000 data = 80
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000000 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55821439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000001 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55821439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000001 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000002 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000002 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55822689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000003 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55822689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000003 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000004 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000004 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55823939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000005 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55823939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000005 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000006 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000006 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55825189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000007 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55825189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000007 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 55827689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 55827689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 55840189.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 55840189.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55866439.0 ps INFO: Activate  bank 0 row 01c0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55866439.0 ps INFO: Activate  bank 0 row 01c0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55880189.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55880189.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55885189.0 ps INFO: Write     bank 0 col 008, auto precharge 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55885189.0 ps INFO: Write     bank 0 col 008, auto precharge 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 55887689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 55887689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 00000000 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 00000000 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55891439.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 00000001 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55891439.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 00000001 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 00000002 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 00000002 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55892689.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 00000003 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55892689.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 00000003 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 00000004 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 00000004 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55893939.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 00000005 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55893939.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 00000005 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 00000006 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 00000006 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55895189.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 00000007 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55895189.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 00000007 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 00000008 data = a8
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 00000008 data = 01
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55896439.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 00000009 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55896439.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 00000009 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 0000000a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 0000000a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55897689.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 0000000b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55897689.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 0000000b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 0000000c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 0000000c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55898939.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 0000000d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55898939.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 0000000d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 0000000e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 0000000e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55900189.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 0000000f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55900189.0 ps INFO: WRITE @ DQS= bank = 0 row = 01c0 col = 0000000f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 55902689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 55902689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 55915189.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 55915189.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55941439.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55941439.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55955189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55955189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55960189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55960189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55965189.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55965189.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55968314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55968314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55968939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55968939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 04
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55969564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55969564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55970189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55970189.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55970189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55970189.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55970814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55970814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55971439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55971439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55972064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55972064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55972689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55972689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55973314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55973314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55973939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 01
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55973939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55974564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55974564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55975189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55975189.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55975189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55975189.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55975814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55975814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55976439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55976439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55977064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55977064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55977689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55977689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55978314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 01
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55978314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55978939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 05
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55978939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55979564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55979564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55980189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55980189.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55980189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55980189.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55980814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55980814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55981439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55981439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55982064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55982064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55982689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55982689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55983314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 02
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55983314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55983939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 09
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55983939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55984564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55984564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55985189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55985189.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55985189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55985189.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55985814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55985814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55986439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55986439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55987064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55987064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55987689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55987689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55988314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 03
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55988314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55988939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55988939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55989564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55989564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55990189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55990189.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55990189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55990189.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55990814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55990814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55991439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55991439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55992064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55992064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55992689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55992689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55993314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 04
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55993314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55993939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 11
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55993939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55994564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55994564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55995189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 55995189.0 ps INFO: Read      bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55995189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 55995189.0 ps INFO: Read      bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55995814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55995814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55996439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55996439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55997064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55997064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55997689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55997689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55998314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 05
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55998314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55998939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 15
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55998939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 55999564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 55999564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56000189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56000189.0 ps INFO: Read      bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56000189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56000189.0 ps INFO: Read      bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56000814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56000814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56001439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56001439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56002064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56002064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56002689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56002689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56003314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 06
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56003314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56003939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 19
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56003939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56004564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56004564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56005189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56005189.0 ps INFO: Read      bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56005189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56005189.0 ps INFO: Read      bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56005814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56005814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56006439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56006439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56007064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56007064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56007689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56007689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56008314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000040 data = 07
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56008314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000040 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56008939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000041 data = 1d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56008939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000041 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56009564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000042 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56009564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000042 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56010189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000043 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56010189.0 ps INFO: Read      bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56010189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000043 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56010189.0 ps INFO: Read      bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56010814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000044 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56010814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000044 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56011439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000045 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56011439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000045 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56012064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000046 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56012064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000046 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56012689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000047 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56012689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000047 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56013314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000048 data = 08
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56013314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000048 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56013939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000049 data = 21
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56013939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000049 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56014564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56014564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56015189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56015189.0 ps INFO: Read      bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56015189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56015189.0 ps INFO: Read      bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56015814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56015814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56016439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56016439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56017064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56017064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56017689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56017689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56018314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000050 data = 09
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56018314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000050 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56018939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000051 data = 25
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56018939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000051 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56019564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000052 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56019564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000052 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56020189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000053 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56020189.0 ps INFO: Read      bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56020189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000053 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56020189.0 ps INFO: Read      bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56020814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000054 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56020814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000054 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56021439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000055 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56021439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000055 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56022064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000056 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56022064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000056 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56022689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000057 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56022689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000057 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56023314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000058 data = 0a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56023314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000058 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56023939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000059 data = 29
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56023939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000059 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56024564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56024564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56025189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56025189.0 ps INFO: Read      bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56025189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56025189.0 ps INFO: Read      bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56025814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56025814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56026439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56026439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56027064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56027064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56027689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56027689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56028314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000060 data = 0b
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56028314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000060 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56028939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000061 data = 2d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56028939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000061 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56029564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000062 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56029564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000062 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56030189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000063 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56030189.0 ps INFO: Read      bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56030189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000063 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56030189.0 ps INFO: Read      bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56030814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000064 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56030814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000064 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56031439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000065 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56031439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000065 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56032064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000066 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56032064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000066 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56032689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000067 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56032689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000067 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56033314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000068 data = 0c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56033314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000068 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56033939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000069 data = 31
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56033939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000069 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56034564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56034564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56035189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56035189.0 ps INFO: Read      bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56035189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56035189.0 ps INFO: Read      bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56035814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56035814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56036439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56036439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56037064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56037064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56037689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56037689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56038314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000070 data = 0d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56038314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000070 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56038939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000071 data = 35
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56038939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000071 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56039564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000072 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56039564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000072 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56040189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000073 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56040189.0 ps INFO: Read      bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56040189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000073 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56040189.0 ps INFO: Read      bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56040814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000074 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56040814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000074 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56041439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000075 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56041439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000075 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56042064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000076 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56042064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000076 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56042689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000077 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56042689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000077 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56043314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000078 data = 0e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56043314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000078 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56043939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000079 data = 39
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56043939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000079 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56044564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56044564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56045189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56045189.0 ps INFO: Read      bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56045189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56045189.0 ps INFO: Read      bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56045814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56045814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56046439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56046439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56047064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56047064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56047689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56047689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56048314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000080 data = 0f
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56048314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000080 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56048939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000081 data = 3d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56048939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000081 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56049564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000082 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56049564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000082 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56050189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000083 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56050189.0 ps INFO: Read      bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56050189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000083 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56050189.0 ps INFO: Read      bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56050814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000084 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56050814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000084 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56051439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000085 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56051439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000085 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56052064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000086 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56052064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000086 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56052689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000087 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56052689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000087 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56053314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000088 data = 10
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56053314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000088 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56053939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000089 data = 02
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56053939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000089 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56054564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56054564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56055189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56055189.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56055189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56055189.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56055814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56055814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56056439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56056439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56057064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56057064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56057689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56057689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56058314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000090 data = 10
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56058314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000090 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56058939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000091 data = 06
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56058939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000091 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000092 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000092 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56060189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000093 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56060189.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56060189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000093 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56060189.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000094 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000094 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56061439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000095 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56061439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000095 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000096 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000096 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56062689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000097 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56062689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000097 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56063314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000098 data = 10
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56063314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000098 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56063939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000099 data = 0a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56063939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000099 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56064564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56064564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56065189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56065189.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56065189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56065189.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56065814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56065814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56066439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56066439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56067689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56067689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56068939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a1 data = 0e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56068939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a1 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56070189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56070189.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56070189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56070189.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56071439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56071439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56072689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56072689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56073939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a9 data = 12
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56073939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a9 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56075189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56075189.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56075189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56075189.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56076439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56076439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56077689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000af data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56077689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000af data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56078939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b1 data = 16
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56078939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b1 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56080189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56080189.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56080189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56080189.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56081439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56081439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56082689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56082689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56083939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b9 data = 1a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56083939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b9 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56085189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56085189.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56085189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56085189.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56086439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56086439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56087064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000be data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56087064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000be data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56087689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56087689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56088314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56088314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56088939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c1 data = 1e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56088939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c1 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56089564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56089564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56090189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56090189.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56090189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56090189.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56090814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56090814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56091439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56091439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56092064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56092064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56092689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56092689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56093314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56093314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56093939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56093939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c9 data = 24
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56094564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56094564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56095189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56095189.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56095189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56095189.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56095814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56095814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56096439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56096439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56097064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56097064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56097689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56097689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56098314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d0 data = 20
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56098314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56098939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d1 data = 02
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56098939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d1 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56099564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56099564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56100189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56100189.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56100189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56100189.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56100814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56100814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56101439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56101439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56102064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56102064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56102689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56102689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56103314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d8 data = 21
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56103314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56103939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d9 data = 06
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56103939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d9 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56104564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000da data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56104564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000da data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56105189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000db data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56105189.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56105189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000db data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56105189.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56105814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56105814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56106439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56106439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56107064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000de data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56107064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000de data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56107689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000df data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56107689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000df data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56108314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e0 data = 22
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56108314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56108939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e1 data = 0a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56108939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e1 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56109564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56109564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56110189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56110189.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56110189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56110189.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56110814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56110814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56111439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56111439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56112064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56112064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56112689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56112689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56113314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e8 data = 23
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56113314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56113939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e9 data = 0e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56113939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e9 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56114564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56114564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56115189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56115189.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56115189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56115189.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56115814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56115814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56116439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56116439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56117064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56117064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56117689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56117689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56118314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f0 data = 24
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56118314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56118939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f1 data = 12
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56118939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f1 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56119564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56119564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56120189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56120189.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56120189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56120189.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56120814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56120814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56121439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56121439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56122064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56122064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56122689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56122689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56123314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f8 data = 25
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56123314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56123939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f9 data = 16
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56123939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f9 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56124564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56124564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56125189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56125189.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56125189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56125189.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56125814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56125814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56126439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56126439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56127064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56127064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56127689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56127689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56128314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = 26
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56128314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56128939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = 1a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56128939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56129564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56129564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56130189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56130189.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56130189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56130189.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56130814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56130814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56131439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56131439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56132064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56132064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56132689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56132689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56133314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = 27
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56133314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56133939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = 1e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56133939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56134564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56134564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56135189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56135189.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56135189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56135189.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56135814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56135814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56136439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56136439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56137064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56137064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56137689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56137689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56138314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = 28
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56138314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56138939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = 22
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56138939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56139564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56139564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56140189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56140189.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56140189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56140189.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56140814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56140814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56141439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56141439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56142064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56142064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56142689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56142689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56143314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = 29
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56143314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56143939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = 26
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56143939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56144564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56144564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56145189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56145189.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56145189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56145189.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56145814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56145814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56146439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56146439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56147064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56147064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56147689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56147689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56148314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000120 data = 2a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56148314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000120 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56148939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000121 data = 2a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56148939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000121 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56149564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000122 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56149564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000122 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56150189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000123 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56150189.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56150189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000123 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56150189.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56150814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000124 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56150814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000124 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56151439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000125 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56151439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000125 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56152064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000126 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56152064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000126 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56152689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000127 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56152689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000127 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56153314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000128 data = 2b
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56153314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000128 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56153939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000129 data = 2e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56153939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000129 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56154564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56154564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56155189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56155189.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56155189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56155189.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56155814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56155814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56156439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56156439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56157064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56157064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56157689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56157689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56158314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000130 data = 2c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56158314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000130 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56158939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000131 data = 32
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56158939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000131 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56159564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000132 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56159564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000132 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56160189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000133 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56160189.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56160189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000133 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56160189.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56160814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000134 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56160814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000134 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56161439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000135 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56161439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000135 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56162064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000136 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56162064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000136 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56162689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000137 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56162689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000137 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56163314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000138 data = 2d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56163314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000138 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56163939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000139 data = 36
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56163939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000139 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56164564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56164564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56165189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56165189.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56165189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56165189.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56165814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56165814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56166439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56166439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56167064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56167064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56167689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56167689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56168314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000140 data = 2e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56168314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000140 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56168939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000141 data = 3a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56168939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000141 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56169564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000142 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56169564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000142 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56170189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000143 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56170189.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56170189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000143 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56170189.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56170814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000144 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56170814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000144 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56171439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000145 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56171439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000145 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56172064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000146 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56172064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000146 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56172689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000147 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56172689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000147 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56173314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000148 data = 2f
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56173314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000148 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56173939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000149 data = 3e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56173939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000149 data = 18
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56174564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56174564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56175189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56175189.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56175189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56175189.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56175814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56175814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56176439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56176439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56177064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56177064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56177689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56177689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56178314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000150 data = 30
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56178314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000150 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56178939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000151 data = 01
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56178939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000151 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56179564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000152 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56179564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000152 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56180189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000153 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56180189.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56180189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000153 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56180189.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56180814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000154 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56180814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000154 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56181439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000155 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56181439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000155 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56182064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000156 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56182064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000156 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56182689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000157 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56182689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000157 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56183314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000158 data = 31
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56183314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000158 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56183939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000159 data = 05
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56183939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000159 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56184564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56184564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56185189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56185189.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56185189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56185189.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56185814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56185814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56186439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56186439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56187064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56187064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56187689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56187689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56188314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000160 data = 32
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56188314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000160 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56188939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000161 data = 09
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56188939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000161 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56189564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000162 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56189564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000162 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56190189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000163 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56190189.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56190189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000163 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56190189.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56190814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000164 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56190814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000164 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56191439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000165 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56191439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000165 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56192064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000166 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56192064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000166 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56192689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000167 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56192689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000167 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56193314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000168 data = 33
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56193314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000168 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56193939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000169 data = 0d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56193939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000169 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56194564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56194564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56195189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56195189.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56195189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56195189.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56195814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56195814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56196439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56196439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56197064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56197064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56197689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56197689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56198314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000170 data = 34
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56198314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000170 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56198939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000171 data = 11
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56198939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000171 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56199564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000172 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56199564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000172 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56200189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000173 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56200189.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56200189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000173 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56200189.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56200814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000174 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56200814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000174 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56201439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000175 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56201439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000175 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56202064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000176 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56202064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000176 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56202689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000177 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56202689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000177 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56203314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000178 data = 35
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56203314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000178 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56203939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000179 data = 15
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56203939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000179 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56204564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56204564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56205189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56205189.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56205189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56205189.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56205814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56205814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56206439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56206439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56207064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56207064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56207689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56207689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56208314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000180 data = 36
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56208314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000180 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56208939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000181 data = 19
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56208939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000181 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56209564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000182 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56209564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000182 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56210189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000183 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56210189.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56210189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000183 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56210189.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56210814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000184 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56210814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000184 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56211439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000185 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56211439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000185 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56212064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000186 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56212064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000186 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56212689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000187 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56212689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000187 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56213314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000188 data = 37
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56213314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000188 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56213939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000189 data = 1d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56213939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000189 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56214564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56214564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56215189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56215189.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56215189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56215189.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56215814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56215814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56216439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56216439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56217064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56217064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56217689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56217689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56218314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000190 data = 38
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56218314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000190 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56218939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000191 data = 21
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56218939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000191 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56219564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000192 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56219564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000192 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56220189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000193 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56220189.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56220189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000193 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56220189.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56220814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000194 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56220814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000194 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56221439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000195 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56221439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000195 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56222064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000196 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56222064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000196 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56222689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000197 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56222689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000197 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56223314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000198 data = 39
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56223314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000198 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56223939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000199 data = 25
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56223939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000199 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56224564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56224564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56225189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56225189.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56225189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56225189.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56225814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56225814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56226439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56226439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56227064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56227064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56227689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56227689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56228314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a0 data = 3a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56228314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56228939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a1 data = 29
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56228939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a1 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56229564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56229564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56230189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56230189.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56230189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56230189.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56230814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56230814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56231439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56231439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56232064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56232064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56232689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56232689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56233314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a8 data = 3b
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56233314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56233939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a9 data = 2d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56233939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a9 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56234564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56234564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56235189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56235189.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56235189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56235189.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56235814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56235814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56236439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56236439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56237689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001af data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56237689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001af data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b0 data = 3c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56238939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b1 data = 31
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56238939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b1 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56240189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56240189.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56240189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56240189.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56241439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56241439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56242689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56242689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b8 data = 3d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56243939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b9 data = 35
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56243939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b9 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56245189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56245189.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56245189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56245189.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56246439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56246439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001be data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001be data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56247689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56247689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c0 data = 3e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56248939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c1 data = 39
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56248939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c1 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56250189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56250189.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56250189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56250189.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56251439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56251439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56252689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56252689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c8 data = 3f
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56253939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c9 data = 3d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56253939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c9 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56255189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56255189.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56255189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56255189.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56256439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56256439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56257689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56257689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56258939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56258939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d1 data = 24
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56260189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56260189.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56260189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56260189.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56261439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56261439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56262689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56262689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56263939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d9 data = 06
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56263939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d9 data = 20
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001da data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001da data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56265189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001db data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56265189.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56265189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001db data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56265189.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56266439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56266439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001de data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001de data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56267689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001df data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56267689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001df data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56268939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56268939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e1 data = 24
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56270189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56270189.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56270189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56270189.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56271439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56271439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56272689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56272689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56273939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e9 data = 06
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56273939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e9 data = 20
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56275189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56275189.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56275189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56275189.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56276439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56276439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56277689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56277689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56278939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56278939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f1 data = 24
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56280189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56280189.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56280189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56280189.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56281439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56281439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56282689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56282689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = 40
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56283939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = 02
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56283939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56285189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56285189.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56285189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56285189.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56286439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56286439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56287064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56287064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56287689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56287689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56288314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 40
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56288314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56288939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 06
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56288939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56289564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56289564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56290189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56290189.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56290189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56290189.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56290814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56290814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56291439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56291439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56292064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56292064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56292689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56292689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56293314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 40
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56293314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56293939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56293939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56294564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56294564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56295189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56295189.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56295189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56295189.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56295814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56295814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56296439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56296439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56297064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56297064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56297689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56297689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56298314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 40
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56298314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56298939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56298939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56299564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56299564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56300189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56300189.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56300189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56300189.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56300814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56300814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56301439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56301439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56302064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56302064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56302689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56302689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56303314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 40
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56303314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56303939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 12
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56303939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56304564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56304564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56305189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56305189.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56305189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56305189.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56305814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56305814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56306439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56306439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56307064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56307064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56307689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56307689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56308314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 40
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56308314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56308939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 16
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56308939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56309564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56309564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56310189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56310189.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56310189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56310189.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56310814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56310814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56311439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56311439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56312064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56312064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56312689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56312689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56313314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 40
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56313314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56313939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 1a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56313939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56314564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56314564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56315189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56315189.0 ps INFO: Read      bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56315189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56315189.0 ps INFO: Read      bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56315814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56315814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56316439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56316439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56317064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56317064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56317689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56317689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56318314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 40
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56318314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56318939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 1e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56318939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56319564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56319564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56320189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56320189.0 ps INFO: Read      bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56320189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56320189.0 ps INFO: Read      bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56320814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56320814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56321439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56321439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56322064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56322064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56322689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56322689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56323314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 20
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56323314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56323939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 01
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56323939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56324564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56324564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56325189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56325189.0 ps INFO: Read      bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56325189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56325189.0 ps INFO: Read      bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56325814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56325814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56326439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56326439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56327064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56327064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56327689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56327689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56328314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000240 data = 20
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56328314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000240 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56328939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000241 data = 05
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56328939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000241 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56329564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000242 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56329564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000242 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56330189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000243 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56330189.0 ps INFO: Read      bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56330189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000243 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56330189.0 ps INFO: Read      bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56330814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000244 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56330814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000244 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56331439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000245 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56331439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000245 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56332064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000246 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56332064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000246 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56332689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000247 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56332689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000247 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56333314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000248 data = 20
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56333314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000248 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56333939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000249 data = 09
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56333939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000249 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56334564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56334564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56335189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56335189.0 ps INFO: Read      bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56335189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56335189.0 ps INFO: Read      bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56335814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56335814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56336439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56336439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56337064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56337064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56337689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56337689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56338314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000250 data = 20
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56338314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000250 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56338939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000251 data = 0d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56338939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000251 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56339564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000252 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56339564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000252 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56340189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000253 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56340189.0 ps INFO: Read      bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56340189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000253 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56340189.0 ps INFO: Read      bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56340814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000254 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56340814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000254 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56341439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000255 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56341439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000255 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56342064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000256 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56342064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000256 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56342689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000257 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56342689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000257 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56343314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000258 data = 20
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56343314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000258 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56343939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000259 data = 11
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56343939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000259 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56344564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56344564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56345189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56345189.0 ps INFO: Read      bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56345189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56345189.0 ps INFO: Read      bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56345814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56345814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56346439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56346439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56347064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56347064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56347689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56347689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56348314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000260 data = 20
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56348314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000260 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56348939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000261 data = 15
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56348939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000261 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56349564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000262 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56349564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000262 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56350189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000263 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56350189.0 ps INFO: Read      bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56350189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000263 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56350189.0 ps INFO: Read      bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56350814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000264 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56350814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000264 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56351439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000265 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56351439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000265 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56352064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000266 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56352064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000266 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56352689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000267 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56352689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000267 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56353314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000268 data = 20
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56353314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000268 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56353939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000269 data = 19
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56353939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000269 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56354564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56354564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56355189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56355189.0 ps INFO: Read      bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56355189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56355189.0 ps INFO: Read      bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56355814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56355814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56356439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56356439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56357064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56357064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56357689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56357689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56358314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000270 data = 20
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56358314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000270 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56358939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000271 data = 1d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56358939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000271 data = 14
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56359564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000272 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56359564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000272 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56360189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000273 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56360189.0 ps INFO: Read      bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56360189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000273 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56360189.0 ps INFO: Read      bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56360814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000274 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56360814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000274 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56361439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000275 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56361439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000275 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56362064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000276 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56362064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000276 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56362689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000277 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56362689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000277 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56363314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000278 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56363314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000278 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56363939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000279 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56363939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000279 data = 28
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56364564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56364564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56365189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56365189.0 ps INFO: Read      bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56365189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56365189.0 ps INFO: Read      bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56365814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56365814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56366439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56366439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56367064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56367064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56367689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56367689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56368314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000280 data = 50
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56368314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000280 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56368939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000281 data = 02
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56368939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000281 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56369564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000282 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56369564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000282 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56370189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000283 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56370189.0 ps INFO: Read      bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56370189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000283 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56370189.0 ps INFO: Read      bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56370814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000284 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56370814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000284 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56371439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000285 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56371439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000285 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56372064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000286 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56372064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000286 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56372689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000287 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56372689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000287 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56373314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000288 data = 50
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56373314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000288 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56373939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000289 data = 06
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56373939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000289 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56374564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56374564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56375189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56375189.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56375189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56375189.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56375814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56375814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56376439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56376439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56377064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56377064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56377689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56377689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56378314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000290 data = 50
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56378314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000290 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56378939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000291 data = 0a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56378939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000291 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56379564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000292 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56379564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000292 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56380189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000293 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56380189.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56380189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000293 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56380189.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56380814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000294 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56380814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000294 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56381439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000295 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56381439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000295 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56382064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000296 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56382064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000296 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56382689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000297 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56382689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000297 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56383314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000298 data = 50
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56383314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000298 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56383939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000299 data = 0e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56383939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000299 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56384564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56384564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56385189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56385189.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56385189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56385189.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56385814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56385814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56386439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56386439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56387064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56387064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56387689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56387689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56388314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a0 data = 50
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56388314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56388939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a1 data = 12
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56388939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a1 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56389564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56389564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56390189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56390189.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56390189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56390189.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56390814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56390814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56391439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56391439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56392064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56392064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56392689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56392689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56393314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a8 data = 50
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56393314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56393939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a9 data = 16
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56393939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a9 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56394564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56394564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56395189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56395189.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56395189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56395189.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56395814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56395814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56396439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56396439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56397064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56397064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56397689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002af data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56397689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002af data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56398314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b0 data = 50
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56398314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56398939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b1 data = 1a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56398939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b1 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56399564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56399564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56400189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56400189.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56400189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56400189.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56400814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56400814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56401439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56401439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56402064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56402064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56402689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56402689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56403314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b8 data = 50
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56403314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56403939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b9 data = 1e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56403939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b9 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56404564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56404564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56405189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56405189.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56405189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56405189.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56405814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56405814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56406439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56406439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56407064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002be data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56407064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002be data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56407689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56407689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56408314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56408314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56408939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56408939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c1 data = 28
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56409564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56409564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56410189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56410189.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56410189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56410189.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56410814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56410814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56411439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56411439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56412064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56412064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56412689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56412689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56413314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c8 data = 60
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56413314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56413939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c9 data = 02
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56413939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c9 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56414564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56414564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56415189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56415189.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56415189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56415189.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56415814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56415814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56416439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56416439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56417064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56417064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56417689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56417689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56418314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d0 data = 60
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56418314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56418939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d1 data = 06
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56418939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d1 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56419564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56419564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56420189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56420189.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56420189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56420189.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56420814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56420814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56421439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56421439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56422064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56422064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56422689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56422689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56423314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d8 data = 60
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56423314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56423939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d9 data = 0a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56423939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d9 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56424564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002da data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56424564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002da data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56425189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002db data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56425189.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56425189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002db data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56425189.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56425814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56425814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56426439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56426439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002de data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002de data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56427689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002df data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56427689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002df data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e0 data = 60
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56428939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e1 data = 0e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56428939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e1 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56430189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56430189.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56430189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56430189.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56431439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56431439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56432689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56432689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e8 data = 60
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56433939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e9 data = 12
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56433939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e9 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56435189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56435189.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56435189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56435189.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56436439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56436439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56437689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56437689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56438314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f0 data = 60
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56438314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56438939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f1 data = 16
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56438939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f1 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56439564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56439564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56440189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56440189.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56440189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56440189.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56440814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56440814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56441439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56441439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56442064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56442064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56442689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56442689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56443314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f8 data = 60
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56443314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56443939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f9 data = 1a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56443939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f9 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56444564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56444564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56445189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56445189.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56445189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56445189.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56445814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56445814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56446439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56446439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56447064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56447064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56447689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56447689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56448314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000300 data = 60
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56448314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000300 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56448939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000301 data = 1e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56448939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000301 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56449564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000302 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56449564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000302 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56450189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000303 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56450189.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56450189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000303 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56450189.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56450814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000304 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56450814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000304 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56451439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000305 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56451439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000305 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56452064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000306 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56452064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000306 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56452689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000307 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56452689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000307 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56453314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000308 data = 40
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56453314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000308 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56453939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000309 data = 01
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56453939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000309 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56454564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56454564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56455189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56455189.0 ps INFO: Read      bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56455189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56455189.0 ps INFO: Read      bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56455814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56455814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56456439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56456439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56457064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56457064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56457689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56457689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56458314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000310 data = 41
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56458314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000310 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56458939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000311 data = 05
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56458939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000311 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56459564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000312 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56459564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000312 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56460189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000313 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56460189.0 ps INFO: Read      bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56460189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000313 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56460189.0 ps INFO: Read      bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56460814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000314 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56460814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000314 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56461439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000315 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56461439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000315 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56462064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000316 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56462064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000316 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56462689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000317 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56462689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000317 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56463314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000318 data = 42
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56463314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000318 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56463939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000319 data = 09
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56463939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000319 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56464564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56464564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56465189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56465189.0 ps INFO: Read      bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56465189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56465189.0 ps INFO: Read      bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56465814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56465814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56466439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56466439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56467689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56467689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000320 data = 43
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000320 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56468939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000321 data = 0d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56468939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000321 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000322 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000322 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56470189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000323 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56470189.0 ps INFO: Read      bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56470189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000323 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56470189.0 ps INFO: Read      bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000324 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000324 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56471439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000325 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56471439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000325 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000326 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000326 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56472689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000327 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56472689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000327 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000328 data = 44
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000328 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56473939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000329 data = 11
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56473939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000329 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56475189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56475189.0 ps INFO: Read      bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56475189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56475189.0 ps INFO: Read      bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56476439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56476439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56477689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56477689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000330 data = 45
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000330 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56478939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000331 data = 15
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56478939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000331 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000332 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000332 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56480189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000333 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56480189.0 ps INFO: Read      bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56480189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000333 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56480189.0 ps INFO: Read      bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000334 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000334 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56481439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000335 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56481439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000335 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000336 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000336 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56482689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000337 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56482689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000337 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000338 data = 46
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000338 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56483939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000339 data = 19
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56483939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000339 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56485189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56485189.0 ps INFO: Read      bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56485189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56485189.0 ps INFO: Read      bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56486439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56486439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56487064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56487064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56487689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56487689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56488314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000340 data = 47
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56488314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000340 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56488939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000341 data = 1d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56488939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000341 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56489564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000342 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56489564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000342 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56490189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000343 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56490189.0 ps INFO: Read      bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56490189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000343 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56490189.0 ps INFO: Read      bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56490814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000344 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56490814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000344 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56491439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000345 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56491439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000345 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56492064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000346 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56492064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000346 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56492689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000347 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56492689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000347 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56493314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000348 data = 48
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56493314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000348 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56493939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000349 data = 21
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56493939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000349 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56494564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56494564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56495189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56495189.0 ps INFO: Read      bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56495189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56495189.0 ps INFO: Read      bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56495814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56495814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56496439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56496439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56497064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56497064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56497689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56497689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56498314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000350 data = 49
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56498314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000350 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56498939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000351 data = 25
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56498939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000351 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56499564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000352 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56499564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000352 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56500189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000353 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56500189.0 ps INFO: Read      bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56500189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000353 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56500189.0 ps INFO: Read      bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56500814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000354 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56500814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000354 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56501439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000355 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56501439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000355 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56502064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000356 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56502064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000356 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56502689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000357 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56502689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000357 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56503314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000358 data = 4a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56503314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000358 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56503939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000359 data = 29
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56503939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000359 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56504564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56504564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56505189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56505189.0 ps INFO: Read      bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56505189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56505189.0 ps INFO: Read      bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56505814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56505814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56506439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56506439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56507689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56507689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000360 data = 4b
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000360 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56508939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000361 data = 2d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56508939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000361 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000362 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000362 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56510189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000363 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56510189.0 ps INFO: Read      bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56510189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000363 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56510189.0 ps INFO: Read      bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000364 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000364 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56511439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000365 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56511439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000365 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000366 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000366 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56512689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000367 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56512689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000367 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000368 data = 4c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000368 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56513939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000369 data = 31
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56513939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000369 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56515189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56515189.0 ps INFO: Read      bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56515189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56515189.0 ps INFO: Read      bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56516439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56516439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56517064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56517064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56517689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56517689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56518314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000370 data = 4d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56518314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000370 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56518939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000371 data = 35
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56518939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000371 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56519564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000372 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56519564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000372 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56520189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000373 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56520189.0 ps INFO: Read      bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56520189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000373 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56520189.0 ps INFO: Read      bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56520814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000374 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56520814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000374 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56521439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000375 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56521439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000375 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56522064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000376 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56522064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000376 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56522689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000377 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56522689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000377 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56523314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000378 data = 4e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56523314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000378 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56523939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000379 data = 39
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56523939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000379 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56524564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56524564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56525189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56525189.0 ps INFO: Read      bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56525189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56525189.0 ps INFO: Read      bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56525814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56525814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56526439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56526439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56527064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56527064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56527689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56527689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56528314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000380 data = 4f
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56528314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000380 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56528939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000381 data = 3d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56528939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000381 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56529564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000382 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56529564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000382 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56530189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000383 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56530189.0 ps INFO: Read      bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56530189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000383 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56530189.0 ps INFO: Read      bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56530814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000384 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56530814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000384 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56531439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000385 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56531439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000385 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56532064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000386 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56532064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000386 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56532689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000387 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56532689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000387 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56533314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000388 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56533314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000388 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56533939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000389 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56533939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000389 data = 30
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56534564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56534564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56535189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56535189.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56535189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56535189.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56535814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56535814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56536439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56536439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56537064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56537064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56537689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56537689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000390 data = 80
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000390 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56538939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000391 data = 03
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56538939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000391 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000392 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000392 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56540189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000393 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56540189.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56540189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000393 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56540189.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000394 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000394 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56541439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000395 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56541439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000395 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000396 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000396 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56542689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000397 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56542689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000397 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000398 data = 80
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000398 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56543939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000399 data = 07
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56543939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000399 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56545189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56545189.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56545189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56545189.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56546439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56546439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56547689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56547689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56548314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a0 data = 80
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56548314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56548939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a1 data = 0b
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56548939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a1 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56549564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56549564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56550189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56550189.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56550189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56550189.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56550814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56550814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56551439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56551439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56552064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56552064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56552689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56552689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56553314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a8 data = 80
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56553314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56553939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a9 data = 0f
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56553939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a9 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56554564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56554564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56555189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56555189.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56555189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56555189.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56555814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56555814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56556439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56556439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56557064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56557064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56557689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003af data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56557689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003af data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56558314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b0 data = 80
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56558314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56558939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b1 data = 13
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56558939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b1 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56559564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56559564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56560189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56560189.0 ps INFO: Read      bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56560189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56560189.0 ps INFO: Read      bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56560814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56560814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56561439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56561439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56562064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56562064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56562689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56562689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56563314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b8 data = 80
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56563314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56563939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b9 data = 17
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56563939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b9 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56564564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56564564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56565189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56565189.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56565189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56565189.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56565814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56565814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56566439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56566439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56567064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003be data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56567064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003be data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56567689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56567689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56568314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c0 data = 80
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56568314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56568939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c1 data = 1b
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56568939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c1 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56569564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56569564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56570189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56570189.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56570189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56570189.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56570814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56570814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56571439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56571439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56572064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56572064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56572689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56572689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56573314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c8 data = 80
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56573314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56573939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c9 data = 1f
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56573939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c9 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56574564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56574564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56575189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56575189.0 ps INFO: Read      bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56575189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56575189.0 ps INFO: Read      bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56575814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56575814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56576439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56576439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56577689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56577689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56578939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56578939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d1 data = 2c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56580189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56580189.0 ps INFO: Read      bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56580189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56580189.0 ps INFO: Read      bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56581439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56581439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56582689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56582689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d8 data = 90
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56583939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d9 data = 03
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56583939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d9 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003da data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003da data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56585189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003db data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56585189.0 ps INFO: Read      bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56585189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003db data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56585189.0 ps INFO: Read      bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56586439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56586439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003de data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003de data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56587689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003df data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56587689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003df data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e0 data = 90
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56588939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e1 data = 07
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56588939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e1 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56590189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56590189.0 ps INFO: Read      bank 0 col 3f8, auto precharge 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56590189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56590189.0 ps INFO: Read      bank 0 col 3f8, auto precharge 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56591439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56591439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56592689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56592689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e8 data = 90
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56593939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e9 data = 0b
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56593939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e9 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56595189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 56597689.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56595189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 56597689.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56596439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56596439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56597689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56597689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f0 data = 90
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f0 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56598939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f1 data = 0f
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56598939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f1 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56600189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56600189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56601439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56601439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56602689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56602689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f8 data = 90
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f8 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56603939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f9 data = 13
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56603939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f9 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56605189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56605189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56606439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56606439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56607689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56607689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56626439.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56626439.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56640189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56640189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56645189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56645189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56650189.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56650189.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56653314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 90
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56653314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56653939.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 17
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56653939.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56654564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56654564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56655189.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56655189.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56655189.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56655189.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56655814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56655814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56656439.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56656439.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56657064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56657064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56657689.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56657689.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56658314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 90
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56658314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56658939.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 1b
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56658939.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56659564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56659564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56660189.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56660189.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56660189.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56660189.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56660814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56660814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56661439.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56661439.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56662064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56662064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56662689.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56662689.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56663314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 90
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56663314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56663939.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 1f
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56663939.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56664564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56664564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56665189.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56665189.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56665189.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56665189.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56665814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56665814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56666439.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56666439.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56667064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56667064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56667689.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56667689.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56668314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 92
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56668314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56668939.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56668939.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 34
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56669564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56669564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56670189.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56670189.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56670189.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56670189.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56670814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56670814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56671439.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56671439.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56672064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56672064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56672689.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56672689.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56673314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 93
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56673314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56673939.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56673939.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 34
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56674564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56674564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56675189.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56675189.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56675814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56675814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56676439.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56676439.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56677064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56677064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56677689.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56677689.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56678314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 94
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56678314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56678939.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56678939.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 34
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56679564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56679564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56680189.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56680189.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56680814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56680814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56681439.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56681439.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56682064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56682064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56682689.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56682689.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56683314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 23
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56683314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 10
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56683939.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56683939.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 34
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56684564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56684564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56685189.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56685189.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56685814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56685814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56686439.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56686439.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56687064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56687064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56687689.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56687689.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56692689.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56692689.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56846439.0 ps INFO: Activate  bank 0 row 0020
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56846439.0 ps INFO: Activate  bank 0 row 0020
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56860189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56860189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56865189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56865189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56870189.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56870189.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56873314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000000 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56873314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000000 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56873939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000001 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56873939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000001 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56874564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000002 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56874564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000002 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56875189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000003 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56875189.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56875189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000003 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56875189.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56875814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000004 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56875814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000004 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56876439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000005 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56876439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000005 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56877064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000006 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56877064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000006 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56877689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000007 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56877689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000007 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56878314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000008 data = 01
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56878314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000008 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56878939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000009 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56878939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000009 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56879564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000000a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56879564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000000a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56880189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000000b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56880189.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56880189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000000b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56880189.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56880814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000000c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56880814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000000c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56881439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000000d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56881439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000000d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56882064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000000e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56882064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000000e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56882689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000000f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56882689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000000f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56883314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000010 data = 02
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56883314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000010 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56883939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000011 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56883939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000011 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56884564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000012 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56884564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000012 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56885189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000013 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56885189.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56885189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000013 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56885189.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56885814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000014 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56885814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000014 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56886439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000015 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56886439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000015 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56887064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000016 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56887064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000016 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56887689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000017 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56887689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000017 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56888314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000018 data = 03
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56888314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000018 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56888939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000019 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56888939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000019 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56889564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000001a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56889564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000001a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56890189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000001b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56890189.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56890189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000001b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56890189.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56890814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000001c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56890814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000001c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56891439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000001d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56891439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000001d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56892064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000001e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56892064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000001e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56892689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000001f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56892689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000001f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56893314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000020 data = 04
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56893314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000020 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56893939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000021 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56893939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000021 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56894564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000022 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56894564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000022 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56895189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000023 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56895189.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56895189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000023 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56895189.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56895814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000024 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56895814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000024 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56896439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000025 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56896439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000025 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56897064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000026 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56897064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000026 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56897689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000027 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56897689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000027 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56898314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000028 data = 05
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56898314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000028 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56898939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000029 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56898939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000029 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56899564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000002a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56899564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000002a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56900189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000002b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56900189.0 ps INFO: Read      bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56900189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000002b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56900189.0 ps INFO: Read      bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56900814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000002c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56900814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000002c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56901439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000002d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56901439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000002d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56902064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000002e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56902064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000002e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56902689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000002f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56902689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000002f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56903314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000030 data = 06
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56903314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000030 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56903939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000031 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56903939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000031 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56904564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000032 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56904564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000032 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56905189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000033 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56905189.0 ps INFO: Read      bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56905189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000033 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56905189.0 ps INFO: Read      bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56905814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000034 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56905814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000034 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56906439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000035 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56906439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000035 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56907064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000036 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56907064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000036 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56907689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000037 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56907689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000037 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56908314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000038 data = 07
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56908314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000038 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56908939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000039 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56908939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000039 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56909564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000003a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56909564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000003a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56910189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000003b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56910189.0 ps INFO: Read      bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56910189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000003b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56910189.0 ps INFO: Read      bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56910814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000003c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56910814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000003c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56911439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000003d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56911439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000003d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56912064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000003e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56912064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000003e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56912689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000003f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56912689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000003f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56913314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000040 data = 08
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56913314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000040 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56913939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000041 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56913939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000041 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56914564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000042 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56914564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000042 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56915189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000043 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56915189.0 ps INFO: Read      bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56915189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000043 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56915189.0 ps INFO: Read      bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56915814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000044 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56915814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000044 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56916439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000045 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56916439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000045 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56917064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000046 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56917064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000046 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56917689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000047 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56917689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000047 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56918314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000048 data = 09
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56918314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000048 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56918939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000049 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56918939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000049 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56919564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000004a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56919564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000004a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56920189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000004b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56920189.0 ps INFO: Read      bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56920189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000004b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56920189.0 ps INFO: Read      bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56920814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000004c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56920814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000004c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56921439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000004d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56921439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000004d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56922064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000004e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56922064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000004e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56922689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000004f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56922689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000004f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56923314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000050 data = 0a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56923314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000050 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56923939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000051 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56923939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000051 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56924564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000052 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56924564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000052 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56925189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000053 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56925189.0 ps INFO: Read      bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56925189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000053 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56925189.0 ps INFO: Read      bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56925814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000054 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56925814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000054 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56926439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000055 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56926439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000055 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56927064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000056 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56927064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000056 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56927689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000057 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56927689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000057 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56928314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000058 data = 0b
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56928314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000058 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56928939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000059 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56928939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000059 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56929564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000005a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56929564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000005a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56930189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000005b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56930189.0 ps INFO: Read      bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56930189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000005b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56930189.0 ps INFO: Read      bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56930814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000005c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56930814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000005c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56931439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000005d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56931439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000005d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56932064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000005e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56932064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000005e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56932689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000005f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56932689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000005f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56933314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000060 data = 0c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56933314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000060 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56933939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000061 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56933939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000061 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56934564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000062 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56934564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000062 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56935189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000063 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56935189.0 ps INFO: Read      bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56935189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000063 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56935189.0 ps INFO: Read      bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56935814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000064 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56935814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000064 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56936439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000065 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56936439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000065 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56937064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000066 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56937064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000066 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56937689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000067 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56937689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000067 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56938314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000068 data = 0d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56938314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000068 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56938939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000069 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56938939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000069 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56939564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000006a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56939564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000006a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56940189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000006b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56940189.0 ps INFO: Read      bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56940189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000006b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56940189.0 ps INFO: Read      bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56940814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000006c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56940814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000006c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56941439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000006d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56941439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000006d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56942064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000006e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56942064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000006e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56942689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000006f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56942689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000006f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56943314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000070 data = 0e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56943314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000070 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56943939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000071 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56943939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000071 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56944564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000072 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56944564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000072 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56945189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000073 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56945189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000073 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56945814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000074 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56945814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000074 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56946439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000075 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56946439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000075 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56947064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000076 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56947064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000076 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56947689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000077 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56947689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000077 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56948314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000078 data = 0f
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56948314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000078 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56948939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000079 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56948939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000079 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56949564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000007a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56949564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000007a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56950189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000007b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56950189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000007b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56950814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000007c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56950814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000007c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56951439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000007d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56951439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000007d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56952064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000007e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56952064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000007e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56952689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000007f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56952689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000007f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56953314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000080 data = 10
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56953314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000080 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56953939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000081 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56953939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000081 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56954564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000082 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56954564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000082 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56955189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000083 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56955189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000083 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56955814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000084 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56955814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000084 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56956439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000085 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56956439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000085 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56957064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000086 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56957064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000086 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 56957689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000087 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 56957689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000087 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 56962689.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 56962689.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 57406439.0 ps INFO: Activate  bank 0 row 0020
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 57406439.0 ps INFO: Activate  bank 0 row 0020
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 57420189.0 ps INFO: Read      bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 57420189.0 ps INFO: Read      bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 57425189.0 ps INFO: Read      bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 57425189.0 ps INFO: Read      bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 57430189.0 ps INFO: Read      bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 57430189.0 ps INFO: Read      bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57433314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000080 data = 10
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57433314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000080 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57433939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000081 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57433939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000081 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57434564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000082 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57434564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000082 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57435189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000083 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 57435189.0 ps INFO: Read      bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57435189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000083 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 57435189.0 ps INFO: Read      bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57435814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000084 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57435814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000084 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57436439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000085 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57436439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000085 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57437064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000086 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57437064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000086 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57437689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000087 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57437689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000087 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57438314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000088 data = 11
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57438314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000088 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57438939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000089 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57438939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000089 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57439564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000008a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57439564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000008a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57440189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000008b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 57440189.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57440189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000008b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 57440189.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57440814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000008c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57440814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000008c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57441439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000008d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57441439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000008d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57442064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000008e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57442064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000008e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57442689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000008f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57442689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000008f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57443314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000090 data = 12
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57443314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000090 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57443939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000091 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57443939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000091 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57444564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000092 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57444564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000092 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57445189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000093 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 57445189.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57445189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000093 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 57445189.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57445814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000094 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57445814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000094 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57446439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000095 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57446439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000095 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57447064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000096 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57447064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000096 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57447689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000097 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57447689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000097 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57448314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000098 data = 13
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57448314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000098 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57448939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000099 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57448939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000099 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57449564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000009a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57449564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000009a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57450189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000009b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 57450189.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57450189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000009b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 57450189.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57450814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000009c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57450814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000009c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57451439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000009d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57451439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000009d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57452064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000009e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57452064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000009e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57452689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000009f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57452689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000009f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57453314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000a0 data = 14
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57453314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000a0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57453939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000a1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57453939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000a1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57454564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57454564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57455189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 57455189.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57455189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 57455189.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57455814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57455814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57456439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57456439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57457064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57457064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57457689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57457689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57458314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000a8 data = 15
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57458314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000a8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57458939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000a9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57458939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000a9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57459564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57459564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57460189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 57460189.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57460189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 57460189.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57460814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57460814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57461439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57461439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57462064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57462064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57462689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000af data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57462689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000af data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57463314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000b0 data = 16
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57463314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000b0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57463939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000b1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57463939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000b1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57464564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57464564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57465189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 57465189.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57465189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 57465189.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57465814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57465814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57466439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57466439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57467064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57467064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57467689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57467689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57468314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000b8 data = 17
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57468314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000b8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57468939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000b9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57468939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000b9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57469564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57469564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57470189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 57470189.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57470189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 57470189.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57470814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57470814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57471439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57471439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57472064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000be data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57472064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000be data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57472689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57472689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57473314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000c0 data = 18
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57473314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000c0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57473939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000c1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57473939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000c1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57474564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57474564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57475189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 57475189.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57475189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 57475189.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57475814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57475814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57476439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57476439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57477064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57477064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57477689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57477689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57478314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000c8 data = 19
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57478314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000c8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57478939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000c9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57478939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000c9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57479564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57479564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57480189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 57480189.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57480189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 57480189.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57480814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57480814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57481439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57481439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57482064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57482064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57482689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57482689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57483314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000d0 data = 1a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57483314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000d0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57483939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000d1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57483939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000d1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57484564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57484564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57485189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 57485189.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57485189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 57485189.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57485814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57485814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57486439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57486439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57487064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57487064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57487689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57487689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57488314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000d8 data = 1b
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57488314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000d8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57488939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000d9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57488939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000d9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57489564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000da data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57489564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000da data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57490189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000db data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 57490189.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57490189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000db data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 57490189.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57490814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57490814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57491439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57491439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57492064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000de data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57492064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000de data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57492689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000df data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57492689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000df data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57493314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000e0 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57493314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000e0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57493939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000e1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57493939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000e1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57494564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57494564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57495189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 57495189.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57495189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 57495189.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57495814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57495814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57496439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57496439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57497064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57497064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57497689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57497689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57498314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000e8 data = 1d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57498314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000e8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57498939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000e9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57498939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000e9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57499564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57499564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57500189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 57500189.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57500189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 57500189.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57500814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57500814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57501439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57501439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57502064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57502064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57502689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57502689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57503314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000f0 data = 1e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57503314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000f0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57503939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000f1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57503939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000f1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57504564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57504564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57505189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57505189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57505814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57505814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57506439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57506439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57507064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57507064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57507689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57507689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57508314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000f8 data = 1f
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57508314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000f8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57508939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000f9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57508939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000f9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57509564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57509564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57510189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57510189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57510814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57510814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57511439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57511439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57512064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57512064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57512689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57512689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000000ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57513314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000100 data = 20
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57513314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000100 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57513939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000101 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57513939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000101 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57514564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000102 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57514564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000102 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57515189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000103 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57515189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000103 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57515814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000104 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57515814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000104 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57516439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000105 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57516439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000105 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57517064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000106 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57517064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000106 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 57517689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000107 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 57517689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000107 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 57522689.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 57522689.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58326439.0 ps INFO: Activate  bank 0 row 0020
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58326439.0 ps INFO: Activate  bank 0 row 0020
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58340189.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58340189.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58345189.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58345189.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 58347689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 58347689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58350189.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58350189.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000108 data = 12
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000108 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58351439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000109 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58351439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000109 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000010a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000010a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58352689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000010b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58352689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000010b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000010c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000010c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58353939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000010d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58353939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000010d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000010e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000010e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58355189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000010f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58355189.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58355189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000010f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58355189.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000110 data = 14
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000110 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58356439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000111 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58356439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000111 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000112 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000112 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58357689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000113 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58357689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000113 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000114 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000114 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58358939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000115 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58358939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000115 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000116 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000116 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58360189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000117 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58360189.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58360189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000117 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58360189.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000118 data = 16
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000118 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58361439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000119 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58361439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000119 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000011a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000011a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58362689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000011b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58362689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000011b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000011c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000011c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58363939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000011d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58363939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000011d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000011e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000011e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58365189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000011f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58365189.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58365189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000011f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58365189.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000120 data = 18
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000120 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58366439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000121 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58366439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000121 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000122 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000122 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58367689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000123 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58367689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000123 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000124 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000124 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58368939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000125 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58368939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000125 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000126 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000126 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58370189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000127 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58370189.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58370189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000127 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58370189.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000128 data = 1a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000128 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58371439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000129 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58371439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000129 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000012a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000012a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58372689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000012b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58372689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000012b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000012c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000012c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58373939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000012d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58373939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000012d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000012e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000012e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58375189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000012f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58375189.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58375189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000012f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58375189.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000130 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000130 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58376439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000131 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58376439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000131 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000132 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000132 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58377689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000133 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58377689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000133 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000134 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000134 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58378939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000135 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58378939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000135 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000136 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000136 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58380189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000137 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58380189.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58380189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000137 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58380189.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000138 data = 1e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000138 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58381439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000139 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58381439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000139 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000013a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000013a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58382689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000013b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58382689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000013b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000013c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000013c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58383939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000013d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58383939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000013d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000013e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000013e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58385189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000013f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58385189.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58385189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000013f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58385189.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000140 data = 20
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000140 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58386439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000141 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58386439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000141 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000142 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000142 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58387689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000143 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58387689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000143 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000144 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000144 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58388939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000145 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58388939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000145 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000146 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000146 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58390189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000147 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58390189.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58390189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000147 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58390189.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000148 data = 22
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000148 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58391439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000149 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58391439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000149 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000014a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000014a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58392689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000014b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58392689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000014b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000014c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000014c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58393939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000014d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58393939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000014d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000014e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000014e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58395189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000014f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58395189.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58395189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000014f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58395189.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000150 data = 24
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000150 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58396439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000151 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58396439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000151 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000152 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000152 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58397689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000153 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58397689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000153 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000154 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000154 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58398939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000155 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58398939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000155 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000156 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000156 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58400189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000157 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58400189.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58400189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000157 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58400189.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000158 data = 26
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000158 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58401439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000159 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58401439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000159 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000015a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000015a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58402689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000015b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58402689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000015b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000015c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000015c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58403939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000015d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58403939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000015d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000015e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000015e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58405189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000015f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58405189.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58405189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000015f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58405189.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000160 data = 28
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000160 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58406439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000161 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58406439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000161 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000162 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000162 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58407689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000163 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58407689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000163 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000164 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000164 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58408939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000165 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58408939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000165 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000166 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000166 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58410189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000167 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58410189.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58410189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000167 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58410189.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000168 data = 2a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000168 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58411439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000169 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58411439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000169 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000016a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000016a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58412689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000016b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58412689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000016b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000016c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000016c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58413939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000016d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58413939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000016d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000016e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000016e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58415189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000016f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58415189.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58415189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000016f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58415189.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000170 data = 2c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000170 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58416439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000171 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58416439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000171 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000172 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000172 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58417689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000173 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58417689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000173 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000174 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000174 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58418939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000175 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58418939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000175 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000176 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000176 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58420189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000177 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58420189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000177 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000178 data = 2e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000178 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58421439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000179 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58421439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000179 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000017a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000017a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58422689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000017b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58422689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000017b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000017c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000017c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58423939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000017d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58423939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000017d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000017e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000017e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58425189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000017f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58425189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000017f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000180 data = 30
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000180 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58426439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000181 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58426439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000181 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000182 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000182 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58427689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000183 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58427689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000183 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000184 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000184 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58428939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000185 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58428939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000185 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000186 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000186 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58430189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000187 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58430189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000187 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 58432689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 58432689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58440189.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58440189.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58445189.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58445189.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58450189.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58450189.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58453314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000180 data = 30
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58453314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000180 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58453939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000181 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58453939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000181 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58454564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000182 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58454564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000182 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58455189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000183 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58455189.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58455189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000183 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58455189.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58455814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000184 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58455814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000184 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58456439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000185 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58456439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000185 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58457064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000186 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58457064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000186 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58457689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000187 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58457689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000187 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58458314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000188 data = 31
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58458314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000188 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58458939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000189 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58458939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000189 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58459564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000018a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58459564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000018a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58460189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000018b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58460189.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58460189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000018b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58460189.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58460814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000018c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58460814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000018c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58461439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000018d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58461439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000018d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58462064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000018e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58462064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000018e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58462689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000018f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58462689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000018f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58463314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000190 data = 32
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58463314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000190 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58463939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000191 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58463939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000191 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58464564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000192 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58464564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000192 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58465189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000193 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58465189.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58465189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000193 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58465189.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58465814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000194 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58465814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000194 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58466439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000195 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58466439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000195 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58467064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000196 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58467064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000196 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58467689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000197 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58467689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000197 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58468314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000198 data = 33
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58468314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000198 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58468939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000199 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58468939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000199 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58469564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000019a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58469564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000019a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58470189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000019b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58470189.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58470189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000019b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58470189.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58470814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000019c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58470814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000019c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58471439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000019d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58471439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000019d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58472064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000019e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58472064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000019e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58472689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000019f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58472689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000019f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58473314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001a0 data = 34
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58473314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001a0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58473939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001a1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58473939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001a1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58474564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58474564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58475189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58475189.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58475189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58475189.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58475814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58475814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58476439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58476439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58477064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58477064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58477689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58477689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58478314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001a8 data = 35
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58478314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001a8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58478939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001a9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58478939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001a9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58479564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58479564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58480189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58480189.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58480189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58480189.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58480814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58480814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58481439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58481439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58482064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58482064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58482689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001af data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58482689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001af data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58483314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001b0 data = 36
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58483314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001b0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58483939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001b1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58483939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001b1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58484564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58484564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58485189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58485189.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58485189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58485189.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58485814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58485814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58486439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58486439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58487064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58487064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58487689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58487689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58488314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001b8 data = 37
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58488314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001b8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58488939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001b9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58488939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001b9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58489564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58489564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58490189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58490189.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58490189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58490189.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58490814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58490814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58491439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58491439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58492064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001be data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58492064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001be data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58492689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58492689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58493314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001c0 data = 38
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58493314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001c0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58493939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001c1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58493939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001c1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58494564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58494564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58495189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58495189.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58495189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58495189.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58495814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58495814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58496439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58496439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58497064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58497064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58497689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58497689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58498314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001c8 data = 39
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58498314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001c8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58498939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001c9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58498939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001c9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58499564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58499564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58500189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58500189.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58500189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58500189.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58500814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58500814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58501439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58501439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58502064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58502064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58502689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58502689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58503314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001d0 data = 3a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58503314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001d0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58503939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001d1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58503939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001d1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58504564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58504564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58505189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58505189.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58505189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58505189.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58505814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58505814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58506439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58506439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58507064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58507064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58507689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58507689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58508314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001d8 data = 3b
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58508314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001d8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58508939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001d9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58508939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001d9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58509564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001da data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58509564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001da data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58510189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001db data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58510189.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58510189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001db data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58510189.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58510814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58510814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58511439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58511439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58512064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001de data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58512064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001de data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58512689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001df data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58512689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001df data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58513314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001e0 data = 3c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58513314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001e0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58513939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001e1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58513939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001e1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58514564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58514564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58515189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58515189.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58515189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58515189.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58515814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58515814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58516439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58516439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58517064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58517064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58517689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58517689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58518314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001e8 data = 3d
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58518314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001e8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58518939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001e9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58518939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001e9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58519564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58519564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58520189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58520189.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58520189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58520189.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58520814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58520814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58521439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58521439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58522064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58522064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58522689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58522689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58523314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001f0 data = 3e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58523314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001f0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58523939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001f1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58523939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001f1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58524564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58524564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58525189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58525189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58525814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58525814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58526439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58526439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58527064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58527064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58527689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58527689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58528314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001f8 data = 3f
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58528314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001f8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58528939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001f9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58528939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001f9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58529564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58529564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58530189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58530189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58530814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58530814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58531439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58531439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58532064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58532064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58532689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58532689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 000001ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58533314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000200 data = 40
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58533314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000200 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58533939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000201 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58533939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000201 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58534564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000202 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58534564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000202 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58535189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000203 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58535189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000203 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58535814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000204 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58535814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000204 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58536439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000205 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58536439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000205 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58537064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000206 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58537064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000206 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 58537689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000207 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 58537689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000207 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 58542689.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 58542689.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60186439.0 ps INFO: Activate  bank 0 row 0020
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60186439.0 ps INFO: Activate  bank 0 row 0020
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60200189.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60200189.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60205189.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60205189.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 60207689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 60207689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60210189.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60210189.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000208 data = 0c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000208 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60211439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000209 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60211439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000209 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000020a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000020a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60212689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000020b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60212689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000020b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000020c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000020c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60213939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000020d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60213939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000020d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000020e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000020e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60215189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000020f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60215189.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60215189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000020f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60215189.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000210 data = 18
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000210 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60216439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000211 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60216439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000211 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000212 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000212 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60217689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000213 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60217689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000213 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000214 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000214 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60218939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000215 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60218939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000215 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000216 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000216 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60220189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000217 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60220189.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60220189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000217 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60220189.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000218 data = 24
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000218 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60221439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000219 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60221439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000219 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000021a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000021a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60222689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000021b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60222689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000021b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000021c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000021c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60223939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000021d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60223939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000021d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000021e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000021e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60225189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000021f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60225189.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60225189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000021f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60225189.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000220 data = 30
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000220 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60226439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000221 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60226439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000221 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000222 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000222 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60227689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000223 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60227689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000223 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000224 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000224 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60228939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000225 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60228939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000225 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000226 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000226 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60230189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000227 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60230189.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60230189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000227 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60230189.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000228 data = 3c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000228 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60231439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000229 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60231439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000229 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000022a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000022a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60232689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000022b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60232689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000022b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000022c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000022c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60233939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000022d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60233939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000022d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000022e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000022e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60235189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000022f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60235189.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60235189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000022f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60235189.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000230 data = 48
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000230 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60236439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000231 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60236439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000231 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000232 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000232 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60237689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000233 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60237689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000233 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000234 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000234 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60238939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000235 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60238939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000235 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000236 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000236 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60240189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000237 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60240189.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60240189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000237 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60240189.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000238 data = 54
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000238 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60241439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000239 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60241439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000239 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000023a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000023a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60242689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000023b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60242689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000023b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000023c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000023c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60243939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000023d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60243939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000023d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000023e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000023e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60245189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000023f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60245189.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60245189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000023f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60245189.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000240 data = 60
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000240 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60246439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000241 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60246439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000241 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000242 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000242 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60247689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000243 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60247689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000243 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000244 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000244 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60248939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000245 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60248939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000245 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000246 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000246 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60250189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000247 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60250189.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60250189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000247 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60250189.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000248 data = 6c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000248 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60251439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000249 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60251439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000249 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000024a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000024a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60252689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000024b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60252689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000024b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000024c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000024c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60253939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000024d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60253939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000024d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000024e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000024e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60255189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000024f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60255189.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60255189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000024f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60255189.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000250 data = 78
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000250 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60256439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000251 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60256439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000251 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000252 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000252 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60257689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000253 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60257689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000253 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000254 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000254 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60258939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000255 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60258939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000255 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000256 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000256 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60260189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000257 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60260189.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60260189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000257 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60260189.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000258 data = 84
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000258 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60261439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000259 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60261439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000259 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000025a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000025a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60262689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000025b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60262689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000025b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000025c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000025c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60263939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000025d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60263939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000025d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000025e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000025e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60265189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000025f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60265189.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60265189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000025f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60265189.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000260 data = 90
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000260 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60266439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000261 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60266439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000261 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000262 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000262 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60267689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000263 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60267689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000263 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000264 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000264 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60268939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000265 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60268939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000265 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000266 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000266 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60270189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000267 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60270189.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60270189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000267 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60270189.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000268 data = 9c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000268 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60271439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000269 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60271439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000269 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000026a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000026a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60272689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000026b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60272689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000026b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000026c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000026c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60273939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000026d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60273939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000026d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000026e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000026e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60275189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000026f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60275189.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60275189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000026f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60275189.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000270 data = a8
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000270 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60276439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000271 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60276439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000271 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000272 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000272 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60277689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000273 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60277689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000273 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000274 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000274 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60278939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000275 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60278939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000275 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000276 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000276 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60280189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000277 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60280189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000277 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000278 data = b4
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000278 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60281439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000279 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60281439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000279 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000027a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000027a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60282689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000027b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60282689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000027b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000027c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000027c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60283939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000027d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60283939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000027d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000027e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000027e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60285189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000027f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60285189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000027f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000280 data = c0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000280 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60286439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000281 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60286439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000281 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000282 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000282 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60287689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000283 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60287689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000283 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000284 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000284 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60288939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000285 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60288939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000285 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000286 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000286 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60290189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000287 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60290189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000287 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 60292689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 60292689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60300189.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60300189.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60305189.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60305189.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60310189.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60310189.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60313314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000100 data = 20
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60313314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000100 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60313939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000101 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60313939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000101 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60314564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000102 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60314564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000102 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60315189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000103 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60315189.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60315189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000103 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60315189.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60315814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000104 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60315814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000104 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60316439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000105 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60316439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000105 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60317064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000106 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60317064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000106 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60317689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000107 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60317689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000107 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60318314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000108 data = 12
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60318314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000108 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60318939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000109 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60318939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000109 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60319564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000010a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60319564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000010a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60320189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000010b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60320189.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60320189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000010b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60320189.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60320814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000010c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60320814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000010c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60321439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000010d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60321439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000010d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60322064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000010e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60322064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000010e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60322689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000010f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60322689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000010f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60323314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000110 data = 14
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60323314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000110 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60323939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000111 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60323939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000111 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60324564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000112 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60324564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000112 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60325189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000113 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60325189.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60325189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000113 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60325189.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60325814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000114 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60325814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000114 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60326439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000115 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60326439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000115 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60327064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000116 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60327064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000116 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60327689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000117 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60327689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000117 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60328314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000118 data = 16
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60328314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000118 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60328939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000119 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60328939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000119 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60329564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000011a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60329564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000011a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60330189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000011b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60330189.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60330189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000011b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60330189.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60330814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000011c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60330814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000011c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60331439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000011d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60331439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000011d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60332064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000011e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60332064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000011e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60332689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000011f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60332689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000011f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60333314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000120 data = 18
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60333314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000120 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60333939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000121 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60333939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000121 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60334564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000122 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60334564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000122 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60335189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000123 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60335189.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60335189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000123 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60335189.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60335814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000124 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60335814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000124 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60336439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000125 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60336439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000125 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60337064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000126 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60337064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000126 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60337689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000127 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60337689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000127 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60338314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000128 data = 1a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60338314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000128 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60338939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000129 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60338939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000129 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60339564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000012a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60339564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000012a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60340189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000012b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60340189.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60340189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000012b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60340189.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60340814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000012c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60340814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000012c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60341439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000012d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60341439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000012d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60342064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000012e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60342064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000012e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60342689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000012f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60342689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000012f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60343314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000130 data = 1c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60343314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000130 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60343939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000131 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60343939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000131 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60344564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000132 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60344564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000132 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60345189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000133 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60345189.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60345189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000133 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60345189.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60345814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000134 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60345814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000134 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60346439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000135 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60346439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000135 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60347064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000136 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60347064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000136 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60347689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000137 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60347689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000137 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60348314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000138 data = 1e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60348314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000138 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60348939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000139 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60348939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000139 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60349564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000013a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60349564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000013a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60350189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000013b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60350189.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60350189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000013b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60350189.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60350814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000013c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60350814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000013c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60351439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000013d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60351439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000013d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60352064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000013e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60352064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000013e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60352689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000013f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60352689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000013f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60353314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000140 data = 20
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60353314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000140 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60353939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000141 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60353939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000141 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60354564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000142 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60354564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000142 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60355189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000143 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60355189.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60355189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000143 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60355189.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60355814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000144 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60355814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000144 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60356439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000145 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60356439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000145 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60357064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000146 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60357064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000146 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60357689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000147 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60357689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000147 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60358314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000148 data = 22
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60358314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000148 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60358939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000149 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60358939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000149 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60359564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000014a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60359564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000014a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60360189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000014b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60360189.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60360189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000014b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60360189.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60360814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000014c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60360814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000014c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60361439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000014d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60361439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000014d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60362064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000014e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60362064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000014e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60362689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000014f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60362689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000014f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60363314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000150 data = 24
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60363314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000150 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60363939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000151 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60363939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000151 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60364564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000152 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60364564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000152 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60365189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000153 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60365189.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60365189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000153 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60365189.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60365814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000154 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60365814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000154 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60366439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000155 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60366439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000155 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60367064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000156 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60367064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000156 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60367689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000157 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60367689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000157 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60368314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000158 data = 26
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60368314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000158 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60368939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000159 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60368939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000159 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60369564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000015a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60369564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000015a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60370189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000015b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60370189.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60370189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000015b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60370189.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60370814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000015c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60370814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000015c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60371439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000015d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60371439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000015d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60372064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000015e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60372064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000015e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60372689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000015f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60372689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000015f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60373314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000160 data = 28
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60373314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000160 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60373939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000161 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60373939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000161 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60374564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000162 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60374564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000162 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60375189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000163 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60375189.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60375189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000163 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60375189.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60375814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000164 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60375814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000164 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60376439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000165 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60376439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000165 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60377064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000166 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60377064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000166 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60377689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000167 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60377689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000167 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60378314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000168 data = 2a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60378314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000168 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60378939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000169 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60378939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000169 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60379564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000016a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60379564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000016a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60380189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000016b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60380189.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60380189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000016b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60380189.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60380814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000016c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60380814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000016c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60381439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000016d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60381439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000016d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60382064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000016e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60382064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000016e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60382689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000016f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60382689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000016f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60383314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000170 data = 2c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60383314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000170 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60383939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000171 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60383939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000171 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60384564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000172 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60384564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000172 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60385189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000173 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60385189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000173 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60385814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000174 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60385814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000174 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60386439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000175 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60386439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000175 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60387064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000176 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60387064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000176 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60387689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000177 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60387689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000177 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60388314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000178 data = 2e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60388314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000178 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60388939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000179 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60388939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000179 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60389564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000017a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60389564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000017a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60390189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000017b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60390189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000017b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60390814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000017c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60390814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000017c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60391439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000017d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60391439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000017d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60392064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000017e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60392064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000017e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60392689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000017f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60392689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000017f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60393314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000180 data = 30
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60393314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000180 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60393939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000181 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60393939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000181 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60394564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000182 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60394564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000182 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60395189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000183 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60395189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000183 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60395814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000184 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60395814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000184 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60396439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000185 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60396439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000185 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60397064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000186 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60397064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000186 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 60397689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000187 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 60397689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000187 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 60402689.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 60402689.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61126439.0 ps INFO: Activate  bank 0 row 0020
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61126439.0 ps INFO: Activate  bank 0 row 0020
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61140189.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61140189.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61145189.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61145189.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 61147689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 61147689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61150189.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61150189.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000288 data = fa
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000288 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61151439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000289 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61151439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000289 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000028a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000028a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61152689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000028b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61152689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000028b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000028c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000028c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61153939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000028d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61153939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000028d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000028e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000028e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61155189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000028f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61155189.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61155189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000028f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61155189.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000290 data = 04
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000290 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61156439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000291 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61156439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000291 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000292 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000292 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61157689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000293 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61157689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000293 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000294 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000294 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61158939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000295 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61158939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000295 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000296 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000296 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61160189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000297 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61160189.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61160189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000297 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61160189.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000298 data = 0e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000298 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61161439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000299 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61161439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000299 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000029a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000029a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61162689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000029b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61162689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000029b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000029c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000029c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61163939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000029d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61163939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000029d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000029e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000029e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61165189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000029f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61165189.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61165189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000029f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61165189.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a0 data = 18
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61166439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61166439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61167689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61167689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61168939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61168939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61170189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61170189.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61170189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61170189.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a8 data = 22
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61171439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61171439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002a9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61172689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61172689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61173939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61173939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61175189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002af data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61175189.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61175189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002af data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61175189.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b0 data = 2c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61176439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61176439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61177689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61177689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61178939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61178939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61180189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61180189.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61180189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61180189.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b8 data = 36
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61181439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61181439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002b9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61182689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61182689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61183939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61183939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002be data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002be data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61185189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61185189.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61185189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61185189.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c0 data = 40
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61186439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61186439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61187689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61187689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61188939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61188939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61190189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61190189.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61190189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61190189.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c8 data = 4a
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61191439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61191439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002c9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ca data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61192689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61192689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002cb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002cc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61193939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61193939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002cd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ce data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61195189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61195189.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61195189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002cf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61195189.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d0 data = 54
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61196439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61196439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61197689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61197689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61198939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61198939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61200189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61200189.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61200189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61200189.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d8 data = 5e
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61201439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61201439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002d9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002da data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002da data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61202689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002db data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61202689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002db data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002dc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61203939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61203939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002dd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002de data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002de data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61205189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002df data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61205189.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61205189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002df data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61205189.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e0 data = 68
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61206439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61206439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61207689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61207689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61208939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61208939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61210189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61210189.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61210189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61210189.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e8 data = 72
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61211439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61211439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002e9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ea data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61212689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61212689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002eb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ec data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61213939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61213939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ed data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ee data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61215189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61215189.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61215189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ef data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61215189.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f0 data = 7c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61216439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61216439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61217689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61217689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61218939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61218939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61220189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61220189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f8 data = 86
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61221439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61221439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002f9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002fa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61222689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61222689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002fb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002fc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61223939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61223939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002fd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002fe data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61225189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61225189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 000002ff data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000300 data = 90
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000300 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61226439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000301 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61226439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000301 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000302 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000302 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61227689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000303 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61227689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000303 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000304 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000304 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61228939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000305 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61228939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000305 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000306 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000306 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61230189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000307 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61230189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000307 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 61232689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 61232689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61257689.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61257689.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61576439.0 ps INFO: Activate  bank 0 row 0020
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61576439.0 ps INFO: Activate  bank 0 row 0020
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61590189.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61590189.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61595189.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61595189.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 61597689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 61597689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61600189.0 ps INFO: Write     bank 0 col 318, auto precharge 1
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61600189.0 ps INFO: Write     bank 0 col 318, auto precharge 1
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000308 data = e8
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000308 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61601439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000309 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61601439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000309 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000030a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000030a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61602689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000030b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61602689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000030b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000030c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000030c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61603939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000030d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61603939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000030d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000030e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000030e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61605189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000030f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61605189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000030f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000310 data = f0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000310 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61606439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000311 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61606439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000311 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000312 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000312 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61607689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000313 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61607689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000313 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000314 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000314 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61608939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000315 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61608939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000315 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000316 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000316 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61610189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000317 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61610189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000317 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000318 data = f8
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000318 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61611439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000319 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61611439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000319 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000031a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000031a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61612689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000031b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61612689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000031b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000031c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000031c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61613939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000031d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61613939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000031d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000031e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000031e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61615189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000031f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61615189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000031f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 61617689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 61617689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 61630189.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 61630189.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61656439.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61656439.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61766439.0 ps INFO: Activate  bank 0 row 0020
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61766439.0 ps INFO: Activate  bank 0 row 0020
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61780189.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61780189.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61785189.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61785189.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 61787689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 61787689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61790189.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61790189.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000320 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000320 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61791439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000321 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61791439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000321 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000322 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000322 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61792689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000323 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61792689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000323 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000324 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000324 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61793939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000325 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61793939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000325 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000326 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000326 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61795189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000327 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61795189.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61795189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000327 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61795189.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000328 data = 08
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000328 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61796439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000329 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61796439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000329 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000032a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000032a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61797689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000032b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61797689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000032b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000032c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000032c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61798939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000032d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61798939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000032d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000032e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000032e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61800189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000032f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61800189.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61800189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000032f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61800189.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000330 data = 10
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000330 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61801439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000331 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61801439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000331 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000332 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000332 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61802689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000333 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61802689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000333 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000334 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000334 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61803939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000335 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61803939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000335 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000336 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000336 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61805189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000337 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61805189.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61805189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000337 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61805189.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000338 data = 18
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000338 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61806439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000339 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61806439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000339 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000033a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000033a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61807689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000033b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61807689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000033b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000033c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000033c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61808939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000033d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61808939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000033d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000033e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000033e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61810189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000033f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61810189.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61810189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000033f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61810189.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000340 data = 20
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000340 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61811439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000341 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61811439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000341 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000342 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000342 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61812689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000343 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61812689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000343 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000344 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000344 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61813939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000345 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61813939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000345 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000346 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000346 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61815189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000347 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61815189.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61815189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000347 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61815189.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000348 data = 28
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000348 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61816439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000349 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61816439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000349 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000034a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000034a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61817689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000034b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61817689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000034b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000034c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000034c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61818939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000034d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61818939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000034d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000034e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000034e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61820189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000034f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61820189.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61820189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000034f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61820189.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000350 data = 30
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000350 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61821439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000351 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61821439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000351 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000352 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000352 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61822689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000353 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61822689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000353 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000354 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000354 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61823939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000355 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61823939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000355 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000356 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000356 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61825189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000357 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61825189.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61825189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000357 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61825189.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000358 data = 38
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000358 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61826439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000359 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61826439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000359 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000035a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000035a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61827689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000035b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61827689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000035b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000035c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000035c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61828939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000035d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61828939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000035d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000035e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000035e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61830189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000035f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61830189.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61830189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000035f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61830189.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000360 data = 40
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000360 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61831439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000361 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61831439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000361 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000362 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000362 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61832689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000363 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61832689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000363 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000364 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000364 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61833939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000365 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61833939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000365 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000366 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000366 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61835189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000367 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61835189.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61835189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000367 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61835189.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000368 data = 48
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000368 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61836439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000369 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61836439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000369 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000036a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000036a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61837689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000036b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61837689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000036b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000036c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000036c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61838939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000036d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61838939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000036d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000036e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000036e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61840189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000036f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61840189.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61840189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000036f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61840189.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000370 data = 50
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000370 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61841439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000371 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61841439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000371 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000372 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000372 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61842689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000373 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61842689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000373 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000374 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000374 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61843939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000375 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61843939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000375 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000376 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000376 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61845189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000377 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61845189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000377 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000378 data = 58
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000378 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61846439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000379 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61846439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000379 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000037a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000037a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61847689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000037b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61847689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000037b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000037c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000037c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61848939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000037d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61848939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000037d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000037e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000037e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61850189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000037f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61850189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 0000037f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000380 data = 60
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000380 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61851439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000381 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61851439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000381 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000382 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000382 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61852689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000383 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61852689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000383 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000384 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000384 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61853939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000385 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61853939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000385 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000386 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000386 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61855189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000387 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61855189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0020 col = 00000387 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 61857689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 61857689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61865189.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61865189.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61870189.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61870189.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61875189.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61875189.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61878314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000200 data = 40
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61878314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000200 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61878939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000201 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61878939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000201 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61879564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000202 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61879564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000202 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61880189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000203 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61880189.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61880189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000203 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61880189.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61880814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000204 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61880814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000204 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61881439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000205 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61881439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000205 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61882064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000206 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61882064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000206 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61882689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000207 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61882689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000207 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61883314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000208 data = 0c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61883314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000208 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61883939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000209 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61883939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000209 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61884564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000020a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61884564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000020a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61885189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000020b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61885189.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61885189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000020b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61885189.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61885814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000020c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61885814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000020c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61886439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000020d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61886439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000020d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61887064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000020e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61887064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000020e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61887689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000020f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61887689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000020f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61888314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000210 data = 18
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61888314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000210 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61888939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000211 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61888939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000211 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61889564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000212 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61889564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000212 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61890189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000213 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61890189.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61890189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000213 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61890189.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61890814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000214 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61890814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000214 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61891439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000215 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61891439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000215 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61892064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000216 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61892064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000216 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61892689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000217 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61892689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000217 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61893314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000218 data = 24
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61893314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000218 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61893939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000219 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61893939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000219 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61894564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000021a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61894564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000021a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61895189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000021b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61895189.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61895189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000021b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61895189.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61895814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000021c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61895814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000021c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61896439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000021d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61896439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000021d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61897064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000021e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61897064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000021e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61897689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000021f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61897689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000021f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61898314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000220 data = 30
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61898314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000220 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61898939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000221 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61898939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000221 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61899564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000222 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61899564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000222 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61900189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000223 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61900189.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61900189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000223 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61900189.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61900814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000224 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61900814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000224 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61901439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000225 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61901439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000225 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61902064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000226 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61902064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000226 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61902689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000227 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61902689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000227 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61903314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000228 data = 3c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61903314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000228 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61903939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000229 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61903939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000229 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61904564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000022a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61904564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000022a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61905189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000022b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61905189.0 ps INFO: Read      bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61905189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000022b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61905189.0 ps INFO: Read      bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61905814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000022c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61905814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000022c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61906439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000022d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61906439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000022d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61907064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000022e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61907064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000022e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61907689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000022f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61907689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000022f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61908314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000230 data = 48
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61908314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000230 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61908939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000231 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61908939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000231 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61909564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000232 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61909564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000232 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61910189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000233 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61910189.0 ps INFO: Read      bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61910189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000233 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61910189.0 ps INFO: Read      bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61910814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000234 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61910814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000234 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61911439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000235 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61911439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000235 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61912064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000236 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61912064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000236 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61912689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000237 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61912689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000237 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61913314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000238 data = 54
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61913314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000238 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61913939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000239 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61913939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000239 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61914564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000023a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61914564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000023a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61915189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000023b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61915189.0 ps INFO: Read      bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61915189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000023b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61915189.0 ps INFO: Read      bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61915814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000023c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61915814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000023c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61916439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000023d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61916439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000023d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61917064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000023e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61917064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000023e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61917689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000023f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61917689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000023f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61918314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000240 data = 60
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61918314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000240 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61918939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000241 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61918939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000241 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61919564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000242 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61919564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000242 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61920189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000243 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61920189.0 ps INFO: Read      bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61920189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000243 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61920189.0 ps INFO: Read      bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61920814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000244 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61920814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000244 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61921439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000245 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61921439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000245 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61922064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000246 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61922064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000246 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61922689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000247 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61922689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000247 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61923314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000248 data = 6c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61923314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000248 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61923939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000249 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61923939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000249 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61924564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000024a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61924564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000024a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61925189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000024b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61925189.0 ps INFO: Read      bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61925189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000024b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61925189.0 ps INFO: Read      bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61925814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000024c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61925814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000024c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61926439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000024d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61926439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000024d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61927064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000024e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61927064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000024e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61927689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000024f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61927689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000024f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61928314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000250 data = 78
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61928314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000250 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61928939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000251 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61928939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000251 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61929564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000252 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61929564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000252 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61930189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000253 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61930189.0 ps INFO: Read      bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61930189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000253 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61930189.0 ps INFO: Read      bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61930814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000254 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61930814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000254 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61931439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000255 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61931439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000255 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61932064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000256 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61932064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000256 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61932689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000257 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61932689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000257 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61933314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000258 data = 84
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61933314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000258 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61933939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000259 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61933939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000259 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61934564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000025a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61934564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000025a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61935189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000025b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61935189.0 ps INFO: Read      bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61935189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000025b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61935189.0 ps INFO: Read      bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61935814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000025c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61935814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000025c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61936439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000025d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61936439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000025d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61937064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000025e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61937064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000025e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61937689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000025f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61937689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000025f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61938314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000260 data = 90
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61938314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000260 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61938939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000261 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61938939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000261 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61939564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000262 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61939564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000262 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61940189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000263 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61940189.0 ps INFO: Read      bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61940189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000263 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61940189.0 ps INFO: Read      bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61940814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000264 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61940814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000264 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61941439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000265 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61941439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000265 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61942064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000266 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61942064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000266 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61942689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000267 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61942689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000267 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61943314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000268 data = 9c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61943314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000268 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61943939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000269 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61943939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000269 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61944564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000026a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61944564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000026a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61945189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000026b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61945189.0 ps INFO: Read      bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61945189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000026b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61945189.0 ps INFO: Read      bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61945814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000026c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61945814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000026c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61946439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000026d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61946439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000026d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61947064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000026e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61947064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000026e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61947689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000026f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61947689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000026f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61948314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000270 data = a8
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61948314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000270 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61948939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000271 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61948939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000271 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61949564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000272 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61949564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000272 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61950189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000273 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61950189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000273 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61950814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000274 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61950814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000274 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61951439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000275 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61951439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000275 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61952064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000276 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61952064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000276 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61952689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000277 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61952689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000277 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61953314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000278 data = b4
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61953314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000278 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61953939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000279 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61953939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000279 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61954564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000027a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61954564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000027a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61955189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000027b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61955189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000027b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61955814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000027c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61955814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000027c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61956439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000027d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61956439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000027d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61957064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000027e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61957064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000027e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61957689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000027f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61957689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 0000027f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61958314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000280 data = c0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61958314.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000280 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61958939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000281 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61958939.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000281 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61959564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000282 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61959564.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000282 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61960189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000283 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61960189.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000283 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61960814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000284 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61960814.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000284 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61961439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000285 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61961439.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000285 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61962064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000286 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61962064.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000286 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 61962689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000287 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 61962689.0 ps INFO: READ @ DQS= bank = 0 row = 0020 col = 00000287 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 61967689.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 61967689.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 62866439.0 ps INFO: Activate  bank 0 row 0021
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 62866439.0 ps INFO: Activate  bank 0 row 0021
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 62880189.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 62880189.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 62885189.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 62885189.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 62887689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 62887689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 62890189.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 62890189.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000008 data = 0c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000008 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62891439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000009 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62891439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000009 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000000a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000000a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62892689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000000b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62892689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000000b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000000c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000000c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62893939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000000d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62893939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000000d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000000e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000000e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62895189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000000f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 62895189.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62895189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000000f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 62895189.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000010 data = 18
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000010 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62896439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000011 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62896439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000011 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000012 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000012 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62897689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000013 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62897689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000013 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000014 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000014 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62898939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000015 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62898939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000015 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000016 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000016 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62900189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000017 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 62900189.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62900189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000017 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 62900189.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000018 data = 24
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000018 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62901439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000019 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62901439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000019 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000001a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000001a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62902689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000001b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62902689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000001b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000001c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000001c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62903939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000001d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62903939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000001d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000001e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000001e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62905189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000001f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 62905189.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62905189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000001f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 62905189.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000020 data = 30
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000020 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62906439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000021 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62906439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000021 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000022 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000022 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62907689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000023 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62907689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000023 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000024 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000024 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62908939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000025 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62908939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000025 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000026 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000026 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62910189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000027 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 62910189.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62910189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000027 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 62910189.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000028 data = 3c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000028 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62911439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000029 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62911439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000029 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000002a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000002a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62912689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000002b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62912689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000002b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000002c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000002c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62913939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000002d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62913939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000002d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000002e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000002e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62915189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000002f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 62915189.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62915189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000002f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 62915189.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000030 data = 48
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000030 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62916439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000031 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62916439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000031 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000032 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000032 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62917689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000033 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62917689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000033 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000034 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000034 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62918939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000035 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62918939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000035 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000036 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000036 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62920189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000037 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 62920189.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62920189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000037 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 62920189.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000038 data = 54
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000038 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62921439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000039 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62921439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000039 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000003a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000003a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62922689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000003b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62922689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000003b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000003c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000003c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62923939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000003d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62923939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000003d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000003e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000003e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62925189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000003f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 62925189.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62925189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000003f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 62925189.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000040 data = 60
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000040 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62926439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000041 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62926439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000041 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000042 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000042 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62927689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000043 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62927689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000043 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000044 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000044 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62928939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000045 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62928939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000045 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000046 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000046 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62930189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000047 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 62930189.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62930189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000047 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 62930189.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000048 data = 6c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000048 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62931439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000049 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62931439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000049 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000004a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000004a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62932689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000004b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62932689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000004b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000004c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000004c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62933939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000004d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62933939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000004d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000004e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000004e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62935189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000004f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 62935189.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62935189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000004f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 62935189.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000050 data = 78
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000050 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62936439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000051 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62936439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000051 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000052 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000052 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62937689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000053 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62937689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000053 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000054 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000054 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62938939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000055 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62938939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000055 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000056 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000056 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62940189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000057 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 62940189.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62940189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000057 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 62940189.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000058 data = 7c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000058 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62941439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000059 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62941439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000059 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000005a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000005a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62942689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000005b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62942689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000005b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000005c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000005c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62943939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000005d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62943939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000005d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000005e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000005e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62945189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000005f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 62945189.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62945189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000005f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 62945189.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000060 data = 70
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000060 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62946439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000061 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62946439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000061 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000062 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000062 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62947689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000063 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62947689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000063 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000064 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000064 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62948939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000065 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62948939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000065 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000066 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000066 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62950189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000067 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 62950189.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62950189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000067 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 62950189.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000068 data = 64
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000068 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62951439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000069 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62951439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000069 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000006a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000006a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62952689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000006b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62952689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000006b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000006c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000006c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62953939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000006d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62953939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000006d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000006e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000006e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62955189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000006f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 62955189.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62955189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000006f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 62955189.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000070 data = 58
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000070 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62956439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000071 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62956439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000071 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000072 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000072 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62957689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000073 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62957689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000073 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000074 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000074 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62958939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000075 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62958939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000075 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000076 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000076 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62960189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000077 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62960189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000077 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000078 data = 4c
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000078 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62961439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000079 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62961439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000079 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000007a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000007a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62962689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000007b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62962689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000007b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000007c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000007c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62963939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000007d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62963939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000007d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000007e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000007e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62965189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000007f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62965189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000007f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000080 data = 40
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000080 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62966439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000081 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62966439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000081 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000082 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000082 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62967689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000083 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62967689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000083 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000084 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000084 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62968939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000085 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62968939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000085 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000086 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000086 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 62970189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000087 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 62970189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000087 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 62972689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 62972689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 62997689.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 62997689.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 63236439.0 ps INFO: Activate  bank 0 row 0021
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 63236439.0 ps INFO: Activate  bank 0 row 0021
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 63250189.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 63250189.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 63255189.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 63255189.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.main: at time 63257689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.main: at time 63257689.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 63260189.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 63260189.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000088 data = f4
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000088 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63261439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000089 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63261439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000089 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000008a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000008a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63262689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000008b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63262689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000008b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000008c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000008c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63263939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000008d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63263939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000008d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000008e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000008e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63265189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000008f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 63265189.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63265189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000008f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 63265189.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000090 data = e8
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000090 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63266439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000091 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63266439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000091 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000092 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000092 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63267689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000093 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63267689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000093 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000094 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000094 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63268939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000095 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63268939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000095 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000096 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000096 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63270189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000097 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 63270189.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63270189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000097 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 63270189.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000098 data = dc
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000098 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63271439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000099 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63271439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 00000099 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000009a data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000009a data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63272689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000009b data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63272689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000009b data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000009c data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000009c data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63273939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000009d data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63273939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000009d data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000009e data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000009e data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63275189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000009f data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 63275189.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63275189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 0000009f data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 63275189.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000a0 data = d0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000a0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63276439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000a1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63276439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000a1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000a2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63277689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63277689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000a3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000a4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63278939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63278939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000a5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000a6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63280189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 63280189.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63280189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000a7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 63280189.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000a8 data = c4
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000a8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63281439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000a9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63281439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000a9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000aa data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63282689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63282689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000ab data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000ac data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63283939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63283939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000ad data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000ae data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63285189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000af data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 63285189.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63285189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000af data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 63285189.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000b0 data = b8
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000b0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63286439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000b1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63286439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000b1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000b2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63287689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63287689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000b3 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000b4 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63288939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63288939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000b5 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000b6 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63290189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 63290189.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63290189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000b7 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 63290189.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000b8 data = ac
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000b8 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63291439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000b9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63291439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000b9 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000ba data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63292689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63292689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000bb data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000bc data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63293939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63293939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000bd data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000be data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000be data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63295189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.cmd_task: at time 63295189.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63295189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000bf data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.cmd_task: at time 63295189.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000c0 data = a0
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000c0 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63296439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000c1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63296439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000c1 data = 00
sim_tb_top.mem_rnk[0].gen_mem[0].u_comp_ddr3.data_task: at time 63297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000c2 data = 00
sim_tb_top.mem_rnk[0].gen_mem[1].u_comp_ddr3.data_task: at time 63297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0021 col = 000000c2 data = 00
$finish called at time : 63297500 ps : File "C:/FPGA/AP_5v_highFreqCAM/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/sim_tb_top.v" Line 174
run: Time (s): cpu = 00:02:05 ; elapsed = 00:02:38 . Memory (MB): peak = 1131.332 ; gain = 102.250
save_wave_config {C:/FPGA/ddr_controller_3/sim_tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  9 18:37:20 2021...
