[10/13 12:39:32      0s] 
[10/13 12:39:32      0s] Cadence Innovus(TM) Implementation System.
[10/13 12:39:32      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[10/13 12:39:32      0s] 
[10/13 12:39:32      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[10/13 12:39:32      0s] Options:	-no_gui -execute source apr.tcl 
[10/13 12:39:32      0s] Date:		Thu Oct 13 12:39:32 2022
[10/13 12:39:32      0s] Host:		ic51 (x86_64 w/Linux 3.10.0-1160.25.1.el7.x86_64) (16cores*64cpus*Intel(R) Xeon(R) Gold 6226R CPU @ 2.90GHz 22528KB)
[10/13 12:39:32      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[10/13 12:39:32      0s] 
[10/13 12:39:32      0s] License:
[10/13 12:39:33      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[10/13 12:39:33      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[10/13 12:39:43     10s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[10/13 12:39:45     10s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[10/13 12:39:45     10s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[10/13 12:39:45     10s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[10/13 12:39:45     10s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[10/13 12:39:45     10s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[10/13 12:39:45     10s] @(#)CDS: CPE v20.10-p006
[10/13 12:39:45     10s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[10/13 12:39:45     10s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[10/13 12:39:45     10s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[10/13 12:39:45     10s] @(#)CDS: RCDB 11.15.0
[10/13 12:39:45     10s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[10/13 12:39:45     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_290966_ic51_hccheng22_35g9Ck.

[10/13 12:39:45     11s] Change the soft stacksize limit to 0.2%RAM (256 mbytes). Set global soft_stack_size_limit to change the value.
[10/13 12:39:45     11s] 
[10/13 12:39:45     11s] **INFO:  MMMC transition support version v31-84 
[10/13 12:39:45     11s] 
[10/13 12:39:45     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[10/13 12:39:45     11s] <CMD> suppressMessage ENCEXT-2799
[10/13 12:39:45     11s] Executing cmd 'source apr.tcl' ...
[10/13 12:39:45     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[10/13 12:39:45     11s] <CMD> suppressMessage ENCEXT-2799
[10/13 12:39:45     11s] <CMD> win
[10/13 12:39:45     11s] Cannot display window in tcl mode
[10/13 12:39:45     11s] <CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[10/13 12:39:45     11s] Setting releaseMultiCpuLicenseMode to false.
[10/13 12:39:45     11s] <CMD> setDistributeHost -local
[10/13 12:39:45     11s] The timeout for a remote job to respond is 3600 seconds.
[10/13 12:39:45     11s] Submit command for task runs will be: local
[10/13 12:39:45     11s] <CMD> setDesignMode -process 45
[10/13 12:39:45     11s] ##  Process: 45            (User Set)               
[10/13 12:39:45     11s] ##     Node: (not set)                           
[10/13 12:39:45     11s] 
##  Check design process and node:  
##  Design tech node is not set.

[10/13 12:39:45     11s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[10/13 12:39:45     11s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[10/13 12:39:45     11s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[10/13 12:39:45     11s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[10/13 12:39:45     11s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[10/13 12:39:45     11s] <CMD> set init_gnd_net VSS
[10/13 12:39:45     11s] <CMD> set init_lef_file NangateOpenCellLibrary.lef
[10/13 12:39:45     11s] <CMD> set init_design_settop 0
[10/13 12:39:45     11s] <CMD> set init_verilog AES_1.v
[10/13 12:39:45     11s] <CMD> set init_mmmc_file mmmc.view
[10/13 12:39:45     11s] <CMD> set init_pwr_net VDD
[10/13 12:39:45     11s] <CMD> init_design
[10/13 12:39:45     11s] #% Begin Load MMMC data ... (date=10/13 12:39:45, mem=437.6M)
[10/13 12:39:45     11s] #% End Load MMMC data ... (date=10/13 12:39:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=437.8M, current mem=437.8M)
[10/13 12:39:45     11s] 
[10/13 12:39:45     11s] Loading LEF file NangateOpenCellLibrary.lef ...
[10/13 12:39:45     11s] Set DBUPerIGU to M2 pitch 380.
[10/13 12:39:45     11s] 
[10/13 12:39:45     11s] viaInitial starts at Thu Oct 13 12:39:45 2022
viaInitial ends at Thu Oct 13 12:39:45 2022

##  Check design process and node:  
##  Design tech node is not set.

[10/13 12:39:45     11s] Loading view definition file from mmmc.view
[10/13 12:39:45     11s] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[10/13 12:39:45     14s] Reading generic_library_set timing library /users/student/mr111/hccheng22/private/pda/HW1-P&R-Tool/HW1/NangateOpenCellLibrary.lib.
[10/13 12:39:45     14s] Read 134 cells in library NangateOpenCellLibrary.
[10/13 12:39:45     14s] Library reading multithread flow ended.
[10/13 12:39:45     14s] Ending "PreSetAnalysisView" (total cpu=0:00:03.5, real=0:00:00.0, peak res=625.9M, current mem=459.6M)
[10/13 12:39:45     14s] *** End library_loading (cpu=0.06min, real=0.00min, mem=57.0M, fe_cpu=0.25min, fe_real=0.22min, fe_mem=652.1M) ***
[10/13 12:39:45     14s] #% Begin Load netlist data ... (date=10/13 12:39:45, mem=459.6M)
[10/13 12:39:45     14s] *** Begin netlist parsing (mem=652.1M) ***
[10/13 12:39:45     14s] Created 134 new cells from 1 timing libraries.
[10/13 12:39:45     14s] Reading netlist ...
[10/13 12:39:45     14s] Backslashed names will retain backslash and a trailing blank character.
[10/13 12:39:45     14s] Reading verilog netlist 'AES_1.v'
[10/13 12:39:46     14s] 
[10/13 12:39:46     14s] *** Memory Usage v#1 (Current mem = 652.105M, initial mem = 268.254M) ***
[10/13 12:39:46     14s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:01.0, mem=652.1M) ***
[10/13 12:39:46     14s] #% End Load netlist data ... (date=10/13 12:39:46, total cpu=0:00:00.1, real=0:00:01.0, peak res=469.1M, current mem=469.1M)
[10/13 12:39:46     14s] Top level cell is aes.
[10/13 12:39:46     14s] Hooked 134 DB cells to tlib cells.
[10/13 12:39:46     14s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=473.3M, current mem=473.3M)
[10/13 12:39:46     14s] Starting recursive module instantiation check.
[10/13 12:39:46     14s] No recursion found.
[10/13 12:39:46     14s] Building hierarchical netlist for Cell aes ...
[10/13 12:39:46     15s] *** Netlist is unique.
[10/13 12:39:46     15s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[10/13 12:39:46     15s] ** info: there are 135 modules.
[10/13 12:39:46     15s] ** info: there are 16509 stdCell insts.
[10/13 12:39:46     15s] 
[10/13 12:39:46     15s] *** Memory Usage v#1 (Current mem = 675.520M, initial mem = 268.254M) ***
[10/13 12:39:46     15s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[10/13 12:39:46     15s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[10/13 12:39:46     15s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[10/13 12:39:46     15s] Set Default Net Delay as 1000 ps.
[10/13 12:39:46     15s] Set Default Net Load as 0.5 pF. 
[10/13 12:39:46     15s] Set Default Input Pin Transition as 0.1 ps.
[10/13 12:39:46     15s] Extraction setup Started 
[10/13 12:39:46     15s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[10/13 12:39:46     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/13 12:39:46     15s] Type 'man IMPEXT-2773' for more detail.
[10/13 12:39:46     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/13 12:39:46     15s] Type 'man IMPEXT-2773' for more detail.
[10/13 12:39:46     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/13 12:39:46     15s] Type 'man IMPEXT-2773' for more detail.
[10/13 12:39:46     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/13 12:39:46     15s] Type 'man IMPEXT-2773' for more detail.
[10/13 12:39:46     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/13 12:39:46     15s] Type 'man IMPEXT-2773' for more detail.
[10/13 12:39:46     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/13 12:39:46     15s] Type 'man IMPEXT-2773' for more detail.
[10/13 12:39:46     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/13 12:39:46     15s] Type 'man IMPEXT-2773' for more detail.
[10/13 12:39:46     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/13 12:39:46     15s] Type 'man IMPEXT-2773' for more detail.
[10/13 12:39:46     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/13 12:39:46     15s] Type 'man IMPEXT-2773' for more detail.
[10/13 12:39:46     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/13 12:39:46     15s] Type 'man IMPEXT-2773' for more detail.
[10/13 12:39:46     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/13 12:39:46     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/13 12:39:46     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/13 12:39:46     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/13 12:39:46     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/13 12:39:46     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/13 12:39:46     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/13 12:39:46     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/13 12:39:46     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/13 12:39:46     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/13 12:39:46     15s] Summary of Active RC-Corners : 
[10/13 12:39:46     15s]  
[10/13 12:39:46     15s]  Analysis View: generic_view
[10/13 12:39:46     15s]     RC-Corner Name        : generic_rc_corner
[10/13 12:39:46     15s]     RC-Corner Index       : 0
[10/13 12:39:46     15s]     RC-Corner Temperature : 25 Celsius
[10/13 12:39:46     15s]     RC-Corner Cap Table   : ''
[10/13 12:39:46     15s]     RC-Corner PreRoute Res Factor         : 1
[10/13 12:39:46     15s]     RC-Corner PreRoute Cap Factor         : 1
[10/13 12:39:46     15s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[10/13 12:39:46     15s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[10/13 12:39:46     15s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[10/13 12:39:46     15s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[10/13 12:39:46     15s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[10/13 12:39:46     15s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[10/13 12:39:46     15s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[10/13 12:39:46     15s] LayerId::1 widthSet size::1
[10/13 12:39:46     15s] LayerId::2 widthSet size::1
[10/13 12:39:46     15s] LayerId::3 widthSet size::1
[10/13 12:39:46     15s] LayerId::4 widthSet size::1
[10/13 12:39:46     15s] LayerId::5 widthSet size::1
[10/13 12:39:46     15s] LayerId::6 widthSet size::1
[10/13 12:39:46     15s] LayerId::7 widthSet size::1
[10/13 12:39:46     15s] LayerId::8 widthSet size::1
[10/13 12:39:46     15s] LayerId::9 widthSet size::1
[10/13 12:39:46     15s] LayerId::10 widthSet size::1
[10/13 12:39:46     15s] Updating RC grid for preRoute extraction ...
[10/13 12:39:46     15s] Initializing multi-corner resistance tables ...
[10/13 12:39:46     15s] **Info: Trial Route has Max Route Layer 15/10.
[10/13 12:39:46     15s] {RT generic_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[10/13 12:39:46     15s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[10/13 12:39:46     15s] *Info: initialize multi-corner CTS.
[10/13 12:39:46     15s] Ending "SetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=655.7M, current mem=493.9M)
[10/13 12:39:46     15s] Reading timing constraints file 'design.sdc' ...
[10/13 12:39:46     15s] Current (total cpu=0:00:15.7, real=0:00:14.0, peak res=662.7M, current mem=662.7M)
[10/13 12:39:46     15s] INFO (CTE): Constraints read successfully.
[10/13 12:39:46     15s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=681.0M, current mem=681.0M)
[10/13 12:39:46     15s] Current (total cpu=0:00:15.7, real=0:00:14.0, peak res=681.0M, current mem=681.0M)
[10/13 12:39:46     15s] Creating Cell Server ...(0, 1, 1, 1)
[10/13 12:39:46     15s] Summary for sequential cells identification: 
[10/13 12:39:46     15s]   Identified SBFF number: 16
[10/13 12:39:46     15s]   Identified MBFF number: 0
[10/13 12:39:46     15s]   Identified SB Latch number: 0
[10/13 12:39:46     15s]   Identified MB Latch number: 0
[10/13 12:39:46     15s]   Not identified SBFF number: 0
[10/13 12:39:46     15s]   Not identified MBFF number: 0
[10/13 12:39:46     15s]   Not identified SB Latch number: 0
[10/13 12:39:46     15s]   Not identified MB Latch number: 0
[10/13 12:39:46     15s]   Number of sequential cells which are not FFs: 13
[10/13 12:39:46     15s] Total number of combinational cells: 99
[10/13 12:39:46     15s] Total number of sequential cells: 29
[10/13 12:39:46     15s] Total number of tristate cells: 6
[10/13 12:39:46     15s] Total number of level shifter cells: 0
[10/13 12:39:46     15s] Total number of power gating cells: 0
[10/13 12:39:46     15s] Total number of isolation cells: 0
[10/13 12:39:46     15s] Total number of power switch cells: 0
[10/13 12:39:46     15s] Total number of pulse generator cells: 0
[10/13 12:39:46     15s] Total number of always on buffers: 0
[10/13 12:39:46     15s] Total number of retention cells: 0
[10/13 12:39:46     15s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[10/13 12:39:46     15s] Total number of usable buffers: 9
[10/13 12:39:46     15s] List of unusable buffers:
[10/13 12:39:46     15s] Total number of unusable buffers: 0
[10/13 12:39:46     15s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[10/13 12:39:46     15s] Total number of usable inverters: 6
[10/13 12:39:46     15s] List of unusable inverters:
[10/13 12:39:46     15s] Total number of unusable inverters: 0
[10/13 12:39:46     15s] List of identified usable delay cells:
[10/13 12:39:46     15s] Total number of identified usable delay cells: 0
[10/13 12:39:46     15s] List of identified unusable delay cells:
[10/13 12:39:46     15s] Total number of identified unusable delay cells: 0
[10/13 12:39:46     15s] Creating Cell Server, finished. 
[10/13 12:39:46     15s] 
[10/13 12:39:46     15s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[10/13 12:39:46     15s] Deleting Cell Server ...
[10/13 12:39:46     15s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=702.0M, current mem=702.0M)
[10/13 12:39:46     15s] Creating Cell Server ...(0, 0, 0, 0)
[10/13 12:39:46     15s] Summary for sequential cells identification: 
[10/13 12:39:46     15s]   Identified SBFF number: 16
[10/13 12:39:46     15s]   Identified MBFF number: 0
[10/13 12:39:46     15s]   Identified SB Latch number: 0
[10/13 12:39:46     15s]   Identified MB Latch number: 0
[10/13 12:39:46     15s]   Not identified SBFF number: 0
[10/13 12:39:46     15s]   Not identified MBFF number: 0
[10/13 12:39:46     15s]   Not identified SB Latch number: 0
[10/13 12:39:46     15s]   Not identified MB Latch number: 0
[10/13 12:39:46     15s]   Number of sequential cells which are not FFs: 13
[10/13 12:39:46     15s]  Visiting view : generic_view
[10/13 12:39:46     15s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/13 12:39:46     15s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/13 12:39:46     15s]  Visiting view : generic_view
[10/13 12:39:46     15s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/13 12:39:46     15s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/13 12:39:46     15s]  Setting StdDelay to 10.10
[10/13 12:39:46     15s] Creating Cell Server, finished. 
[10/13 12:39:46     15s] 
[10/13 12:39:46     15s] 
[10/13 12:39:46     15s] *** Summary of all messages that are not suppressed in this session:
[10/13 12:39:46     15s] Severity  ID               Count  Summary                                  
[10/13 12:39:46     15s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[10/13 12:39:46     15s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[10/13 12:39:46     15s] *** Message Summary: 20 warning(s), 0 error(s)
[10/13 12:39:46     15s] 
[10/13 12:39:46     15s] <CMD> saveDesign setup
[10/13 12:39:47     15s] #% Begin save design ... (date=10/13 12:39:47, mem=702.5M)
[10/13 12:39:47     15s] % Begin Save ccopt configuration ... (date=10/13 12:39:47, mem=705.6M)
[10/13 12:39:47     15s] % End Save ccopt configuration ... (date=10/13 12:39:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=706.4M, current mem=706.4M)
[10/13 12:39:47     15s] % Begin Save netlist data ... (date=10/13 12:39:47, mem=706.4M)
[10/13 12:39:47     15s] Writing Binary DB to setup.dat.tmp/vbin/aes.v.bin in multi-threaded mode...
[10/13 12:39:47     15s] % End Save netlist data ... (date=10/13 12:39:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=712.0M, current mem=707.6M)
[10/13 12:39:47     15s] Saving symbol-table file in separate thread ...
[10/13 12:39:47     15s] Saving congestion map file in separate thread ...
[10/13 12:39:47     15s] Saving congestion map file setup.dat.tmp/aes.route.congmap.gz ...
[10/13 12:39:47     15s] % Begin Save AAE data ... (date=10/13 12:39:47, mem=708.9M)
[10/13 12:39:47     15s] Saving AAE Data ...
[10/13 12:39:47     16s] % End Save AAE data ... (date=10/13 12:39:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=708.9M, current mem=708.9M)
[10/13 12:39:47     16s] Saving preference file setup.dat.tmp/gui.pref.tcl ...
[10/13 12:39:47     16s] Saving mode setting ...
[10/13 12:39:47     16s] Saving global file ...
[10/13 12:39:47     16s] Saving Drc markers ...
[10/13 12:39:47     16s] ... No Drc file written since there is no markers found.
[10/13 12:39:47     16s] Saving special route data file in separate thread ...
[10/13 12:39:47     16s] Saving PG Conn data in separate thread ...
[10/13 12:39:47     16s] Saving placement file in separate thread ...
[10/13 12:39:47     16s] Saving route file in separate thread ...
[10/13 12:39:47     16s] Saving property file in separate thread ...
[10/13 12:39:47     16s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/13 12:39:47     16s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[10/13 12:39:47     16s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/13 12:39:47     16s] Saving property file setup.dat.tmp/aes.prop
[10/13 12:39:47     16s] Save Adaptive View Pruning View Names to Binary file
[10/13 12:39:47     16s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=952.3M) ***
[10/13 12:39:47     16s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/13 12:39:47     16s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=952.2M) ***
[10/13 12:39:47     16s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=952.2M) ***
[10/13 12:39:47     16s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[10/13 12:39:47     16s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[10/13 12:39:48     16s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[10/13 12:39:48     16s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[10/13 12:39:48     16s] % Begin Save power constraints data ... (date=10/13 12:39:48, mem=719.3M)
[10/13 12:39:48     16s] % End Save power constraints data ... (date=10/13 12:39:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=719.4M, current mem=719.4M)
[10/13 12:39:51     19s] Generated self-contained design setup.dat.tmp
[10/13 12:39:51     19s] #% End save design ... (date=10/13 12:39:51, total cpu=0:00:03.4, real=0:00:04.0, peak res=747.4M, current mem=722.8M)
[10/13 12:39:51     19s] *** Message Summary: 0 warning(s), 0 error(s)
[10/13 12:39:51     19s] 
[10/13 12:39:51     19s] <CMD> getIoFlowFlag
[10/13 12:39:51     19s] <CMD> setIoFlowFlag 0
[10/13 12:39:51     19s] <CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 1.0 0.86 4.0 4.0 4.0 4.0
[10/13 12:39:51     19s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[10/13 12:39:51     19s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[10/13 12:39:51     19s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[10/13 12:39:51     19s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[10/13 12:39:51     19s] <CMD> uiSetTool select
[10/13 12:39:51     19s] <CMD> getIoFlowFlag
[10/13 12:39:51     19s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[10/13 12:39:51     19s] <CMD> setEndCapMode -reset
[10/13 12:39:51     19s] <CMD> setEndCapMode -boundary_tap false
[10/13 12:39:51     19s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[10/13 12:39:51     19s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[10/13 12:39:51     19s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X32 BUF_X16 BUF_X8 BUF_X4 BUF_X2 BUF_X1 INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1} -maxAllowedDelay 1
[10/13 12:39:51     19s] <CMD> setPlaceMode -reset
[10/13 12:39:51     19s] <CMD> setPlaceMode -congEffort medium -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[10/13 12:39:51     19s] <CMD> setPlaceMode -fp false
[10/13 12:39:51     19s] <CMD> place_design
[10/13 12:39:51     19s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 2987, percentage of missing scan cell = 0.00% (0 / 2987)
[10/13 12:39:51     19s] 
[10/13 12:39:51     19s] pdi colorize_geometry "" ""
[10/13 12:39:51     19s] 
[10/13 12:39:51     19s] ### Time Record (colorize_geometry) is installed.
[10/13 12:39:51     19s] #Start colorize_geometry on Thu Oct 13 12:39:51 2022
[10/13 12:39:51     19s] #
[10/13 12:39:51     19s] ### Time Record (Pre Callback) is installed.
[10/13 12:39:51     19s] ### Time Record (Pre Callback) is uninstalled.
[10/13 12:39:51     19s] ### Time Record (DB Import) is installed.
[10/13 12:39:51     19s] #create default rule from bind_ndr_rule rule=0x7fd94a3dcf80 0x7fd928f98018
[10/13 12:39:51     19s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=2088366584 placement=984943660 pin_access=1
[10/13 12:39:51     19s] ### Time Record (DB Import) is uninstalled.
[10/13 12:39:51     19s] ### Time Record (DB Export) is installed.
[10/13 12:39:51     19s] ### export design design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=2088366584 placement=984943660 pin_access=1
[10/13 12:39:51     19s] ### Time Record (DB Export) is uninstalled.
[10/13 12:39:51     19s] ### Time Record (Post Callback) is installed.
[10/13 12:39:51     19s] ### Time Record (Post Callback) is uninstalled.
[10/13 12:39:51     19s] #
[10/13 12:39:51     19s] #colorize_geometry statistics:
[10/13 12:39:51     19s] #Cpu time = 00:00:00
[10/13 12:39:51     19s] #Elapsed time = 00:00:00
[10/13 12:39:51     19s] #Increased memory = 13.91 (MB)
[10/13 12:39:51     19s] #Total memory = 740.42 (MB)
[10/13 12:39:51     19s] #Peak memory = 747.38 (MB)
[10/13 12:39:51     19s] #Number of warnings = 0
[10/13 12:39:51     19s] #Total number of warnings = 0
[10/13 12:39:51     19s] #Number of fails = 0
[10/13 12:39:51     19s] #Total number of fails = 0
[10/13 12:39:51     19s] #Complete colorize_geometry on Thu Oct 13 12:39:51 2022
[10/13 12:39:51     19s] #
[10/13 12:39:51     19s] ### Time Record (colorize_geometry) is uninstalled.
[10/13 12:39:51     19s] ### 
[10/13 12:39:51     19s] ###   Scalability Statistics
[10/13 12:39:51     19s] ### 
[10/13 12:39:51     19s] ### ------------------------+----------------+----------------+----------------+
[10/13 12:39:51     19s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[10/13 12:39:51     19s] ### ------------------------+----------------+----------------+----------------+
[10/13 12:39:51     19s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[10/13 12:39:51     19s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[10/13 12:39:51     19s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[10/13 12:39:51     19s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[10/13 12:39:51     19s] ###   Entire Command        |        00:00:00|        00:00:00|             1.2|
[10/13 12:39:51     19s] ### ------------------------+----------------+----------------+----------------+
[10/13 12:39:51     19s] ### 
[10/13 12:39:51     19s] *** Starting placeDesign default flow ***
[10/13 12:39:51     19s] **Info: Trial Route has Max Route Layer 15/10.
[10/13 12:39:51     19s] ### Creating LA Mngr. totSessionCpu=0:00:19.6 mem=955.5M
[10/13 12:39:51     19s] ### Creating LA Mngr, finished. totSessionCpu=0:00:19.6 mem=955.5M
[10/13 12:39:51     19s] *** Start deleteBufferTree ***
[10/13 12:39:52     20s] Multithreaded Timing Analysis is initialized with 8 threads
[10/13 12:39:52     20s] 
[10/13 12:39:52     20s] Info: Detect buffers to remove automatically.
[10/13 12:39:52     20s] Analyzing netlist ...
[10/13 12:39:52     20s] Updating netlist
[10/13 12:39:53     20s] AAE DB initialization (MEM=1110.28 CPU=0:00:00.0 REAL=0:00:00.0) 
[10/13 12:39:53     20s] siFlow : Timing analysis mode is single, using late cdB files
[10/13 12:39:53     20s] Start AAE Lib Loading. (MEM=1110.28)
[10/13 12:39:53     20s] End AAE Lib Loading. (MEM=1129.36 CPU=0:00:00.0 Real=0:00:00.0)
[10/13 12:39:53     20s] 
[10/13 12:39:53     21s] *summary: 891 instances (buffers/inverters) removed
[10/13 12:39:53     21s] *** Finish deleteBufferTree (0:00:01.5) ***
[10/13 12:39:53     21s] Deleting Cell Server ...
[10/13 12:39:53     21s] **INFO: Enable pre-place timing setting for timing analysis
[10/13 12:39:53     21s] Set Using Default Delay Limit as 101.
[10/13 12:39:53     21s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[10/13 12:39:53     21s] Set Default Net Delay as 0 ps.
[10/13 12:39:53     21s] Set Default Net Load as 0 pF. 
[10/13 12:39:53     21s] **INFO: Analyzing IO path groups for slack adjustment
[10/13 12:39:54     21s] Effort level <high> specified for reg2reg_tmp.290966 path_group
[10/13 12:39:54     21s] #################################################################################
[10/13 12:39:54     21s] # Design Stage: PreRoute
[10/13 12:39:54     21s] # Design Name: aes
[10/13 12:39:54     21s] # Design Mode: 45nm
[10/13 12:39:54     21s] # Analysis Mode: MMMC Non-OCV 
[10/13 12:39:54     21s] # Parasitics Mode: No SPEF/RCDB
[10/13 12:39:54     21s] # Signoff Settings: SI Off 
[10/13 12:39:54     21s] #################################################################################
[10/13 12:39:54     21s] Topological Sorting (REAL = 0:00:00.0, MEM = 1149.5M, InitMEM = 1145.1M)
[10/13 12:39:54     22s] Calculate delays in Single mode...
[10/13 12:39:54     22s] Start delay calculation (fullDC) (8 T). (MEM=1149.54)
[10/13 12:39:54     22s] End AAE Lib Interpolated Model. (MEM=1166 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/13 12:39:54     22s] First Iteration Infinite Tw... 
[10/13 12:39:55     26s] Total number of fetched objects 18702
[10/13 12:39:55     26s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/13 12:39:55     26s] End delay calculation. (MEM=1655.72 CPU=0:00:03.8 REAL=0:00:01.0)
[10/13 12:39:55     26s] End delay calculation (fullDC). (MEM=1505.87 CPU=0:00:04.7 REAL=0:00:01.0)
[10/13 12:39:55     26s] *** CDM Built up (cpu=0:00:04.9  real=0:00:01.0  mem= 1505.9M) ***
[10/13 12:39:55     27s] **INFO: Disable pre-place timing setting for timing analysis
[10/13 12:39:55     27s] Set Using Default Delay Limit as 1000.
[10/13 12:39:55     27s] Set Default Net Delay as 1000 ps.
[10/13 12:39:55     27s] Set Default Net Load as 0.5 pF. 
[10/13 12:39:55     27s] **INFO: Pre-place timing setting for timing analysis already disabled
[10/13 12:39:55     27s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1491.4M
[10/13 12:39:55     27s] Deleted 0 physical inst  (cell - / prefix -).
[10/13 12:39:55     27s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1491.4M
[10/13 12:39:55     27s] INFO: #ExclusiveGroups=0
[10/13 12:39:55     27s] INFO: There are no Exclusive Groups.
[10/13 12:39:55     27s] Extracting standard cell pins and blockage ...... 
[10/13 12:39:55     27s] Pin and blockage extraction finished
[10/13 12:39:55     27s] Extracting macro/IO cell pins and blockage ...... 
[10/13 12:39:55     27s] Pin and blockage extraction finished
[10/13 12:39:55     27s] *** Starting "NanoPlace(TM) placement v#2 (mem=1491.4M)" ...
[10/13 12:39:55     27s] Wait...
[10/13 12:39:56     27s] *** Build Buffered Sizing Timing Model
[10/13 12:39:56     27s] (cpu=0:00:00.4 mem=1555.4M) ***
[10/13 12:39:56     27s] *** Build Virtual Sizing Timing Model
[10/13 12:39:56     27s] (cpu=0:00:00.4 mem=1555.4M) ***
[10/13 12:39:56     27s] No user-set net weight.
[10/13 12:39:56     27s] Net fanout histogram:
[10/13 12:39:56     27s] 2		: 9083 (56.6%) nets
[10/13 12:39:56     27s] 3		: 3849 (24.0%) nets
[10/13 12:39:56     27s] 4     -	14	: 2883 (18.0%) nets
[10/13 12:39:56     27s] 15    -	39	: 135 (0.8%) nets
[10/13 12:39:56     27s] 40    -	79	: 59 (0.4%) nets
[10/13 12:39:56     27s] 80    -	159	: 40 (0.2%) nets
[10/13 12:39:56     27s] 160   -	319	: 5 (0.0%) nets
[10/13 12:39:56     27s] 320   -	639	: 0 (0.0%) nets
[10/13 12:39:56     27s] 640   -	1279	: 0 (0.0%) nets
[10/13 12:39:56     27s] 1280  -	2559	: 0 (0.0%) nets
[10/13 12:39:56     27s] 2560  -	5119	: 1 (0.0%) nets
[10/13 12:39:56     27s] 5120+		: 0 (0.0%) nets
[10/13 12:39:56     27s] no activity file in design. spp won't run.
[10/13 12:39:56     27s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[10/13 12:39:56     27s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[10/13 12:39:56     27s] Define the scan chains before using this option.
[10/13 12:39:56     27s] Type 'man IMPSP-9042' for more detail.
[10/13 12:39:56     27s] #spOpts: N=45 
[10/13 12:39:56     27s] # Building aes llgBox search-tree.
[10/13 12:39:56     27s] #std cell=15670 (0 fixed + 15670 movable) #buf cell=48 #inv cell=1658 #block=0 (0 floating + 0 preplaced)
[10/13 12:39:56     27s] #ioInst=0 #net=16055 #term=63071 #term/net=3.93, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=76
[10/13 12:39:56     27s] stdCell: 15670 single + 0 double + 0 multi
[10/13 12:39:56     27s] Total standard cell length = 24.7365 (mm), area = 0.0346 (mm^2)
[10/13 12:39:56     27s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1555.4M
[10/13 12:39:56     27s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1555.4M
[10/13 12:39:56     27s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/13 12:39:56     27s] Use non-trimmed site array because memory saving is not enough.
[10/13 12:39:56     27s] SiteArray: non-trimmed site array dimensions = 145 x 1075
[10/13 12:39:56     27s] SiteArray: use 745,472 bytes
[10/13 12:39:56     27s] SiteArray: current memory after site array memory allocation 1277.1M
[10/13 12:39:56     27s] SiteArray: FP blocked sites are writable
[10/13 12:39:56     27s] Estimated cell power/ground rail width = 0.175 um
[10/13 12:39:56     27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/13 12:39:56     27s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1277.1M
[10/13 12:39:56     27s] Process 0 wires and vias for routing blockage analysis
[10/13 12:39:56     27s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.003, MEM:1277.1M
[10/13 12:39:56     27s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.027, MEM:1277.1M
[10/13 12:39:56     27s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.055, MEM:1277.1M
[10/13 12:39:56     27s] OPERPROF: Starting pre-place ADS at level 1, MEM:1277.1M
[10/13 12:39:56     27s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1277.1M
[10/13 12:39:56     27s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1277.1M
[10/13 12:39:56     27s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1277.1M
[10/13 12:39:56     27s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1277.1M
[10/13 12:39:56     27s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1277.1M
[10/13 12:39:56     27s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.001, MEM:1277.1M
[10/13 12:39:56     27s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1277.1M
[10/13 12:39:56     27s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1277.1M
[10/13 12:39:56     27s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1277.1M
[10/13 12:39:56     27s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.002, MEM:1277.1M
[10/13 12:39:56     27s] ADSU 0.835 -> 0.835. GS 11.200
[10/13 12:39:56     27s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.030, REAL:0.034, MEM:1277.1M
[10/13 12:39:56     27s] Average module density = 0.835.
[10/13 12:39:56     27s] Density for the design = 0.835.
[10/13 12:39:56     27s]        = stdcell_area 130192 sites (34631 um^2) / alloc_area 155875 sites (41463 um^2).
[10/13 12:39:56     27s] Pin Density = 0.4046.
[10/13 12:39:56     27s]             = total # of pins 63071 / total area 155875.
[10/13 12:39:56     27s] OPERPROF: Starting spMPad at level 1, MEM:1277.1M
[10/13 12:39:56     27s] OPERPROF:   Starting spContextMPad at level 2, MEM:1277.1M
[10/13 12:39:56     27s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1277.1M
[10/13 12:39:56     27s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1277.1M
[10/13 12:39:56     27s] Initial padding reaches pin density 0.875 for top
[10/13 12:39:56     27s] InitPadU 0.835 -> 0.893 for top
[10/13 12:39:56     27s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[10/13 12:39:56     27s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1277.1M
[10/13 12:39:56     27s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.002, MEM:1277.1M
[10/13 12:39:56     27s] === lastAutoLevel = 8 
[10/13 12:39:56     27s] OPERPROF: Starting spInitNetWt at level 1, MEM:1277.1M
[10/13 12:39:56     27s] 0 delay mode for cte enabled initNetWt.
[10/13 12:39:56     27s] no activity file in design. spp won't run.
[10/13 12:39:56     27s] [spp] 0
[10/13 12:39:56     27s] [adp] 0:1:1:3
[10/13 12:39:57     29s] 0 delay mode for cte disabled initNetWt.
[10/13 12:39:57     29s] OPERPROF: Finished spInitNetWt at level 1, CPU:2.030, REAL:0.695, MEM:1376.8M
[10/13 12:39:57     29s] Clock gating cells determined by native netlist tracing.
[10/13 12:39:57     29s] no activity file in design. spp won't run.
[10/13 12:39:57     29s] no activity file in design. spp won't run.
[10/13 12:39:57     30s] Effort level <high> specified for reg2reg path_group
[10/13 12:39:57     31s] OPERPROF: Starting npMain at level 1, MEM:1376.8M
[10/13 12:39:58     31s] OPERPROF:   Starting npPlace at level 2, MEM:1584.2M
[10/13 12:39:58     31s] Iteration  1: Total net bbox = 1.158e-08 (2.70e-09 8.89e-09)
[10/13 12:39:58     31s]               Est.  stn bbox = 1.220e-08 (2.86e-09 9.34e-09)
[10/13 12:39:58     31s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1516.2M
[10/13 12:39:58     31s] Iteration  2: Total net bbox = 1.158e-08 (2.70e-09 8.89e-09)
[10/13 12:39:58     31s]               Est.  stn bbox = 1.220e-08 (2.86e-09 9.34e-09)
[10/13 12:39:58     31s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1516.2M
[10/13 12:39:58     31s] exp_mt_sequential is set from setPlaceMode option to 1
[10/13 12:39:58     31s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[10/13 12:39:58     31s] place_exp_mt_interval set to default 32
[10/13 12:39:58     31s] place_exp_mt_interval_bias (first half) set to default 0.750000
[10/13 12:39:58     32s] Iteration  3: Total net bbox = 4.296e+02 (2.10e+02 2.20e+02)
[10/13 12:39:58     32s]               Est.  stn bbox = 6.135e+02 (2.92e+02 3.21e+02)
[10/13 12:39:58     32s]               cpu = 0:00:00.7 real = 0:00:00.0 mem = 1769.6M
[10/13 12:39:58     32s] Total number of setup views is 1.
[10/13 12:39:58     32s] Total number of active setup views is 1.
[10/13 12:39:58     32s] Active setup views:
[10/13 12:39:58     32s]     generic_view
[10/13 12:39:59     36s] Iteration  4: Total net bbox = 1.402e+05 (6.75e+04 7.26e+04)
[10/13 12:39:59     36s]               Est.  stn bbox = 1.852e+05 (8.68e+04 9.84e+04)
[10/13 12:39:59     36s]               cpu = 0:00:04.7 real = 0:00:01.0 mem = 1769.6M
[10/13 12:40:01     43s] Iteration  5: Total net bbox = 1.480e+05 (7.42e+04 7.38e+04)
[10/13 12:40:01     43s]               Est.  stn bbox = 1.989e+05 (9.60e+04 1.03e+05)
[10/13 12:40:01     43s]               cpu = 0:00:06.5 real = 0:00:02.0 mem = 1769.6M
[10/13 12:40:01     43s] OPERPROF:   Finished npPlace at level 2, CPU:11.900, REAL:2.501, MEM:1673.6M
[10/13 12:40:01     43s] OPERPROF: Finished npMain at level 1, CPU:12.060, REAL:3.576, MEM:1673.6M
[10/13 12:40:01     43s] OPERPROF: Starting npMain at level 1, MEM:1673.6M
[10/13 12:40:01     43s] OPERPROF:   Starting npPlace at level 2, MEM:1769.6M
[10/13 12:40:02     53s] Iteration  6: Total net bbox = 1.607e+05 (8.02e+04 8.05e+04)
[10/13 12:40:02     53s]               Est.  stn bbox = 2.168e+05 (1.04e+05 1.13e+05)
[10/13 12:40:02     53s]               cpu = 0:00:09.6 real = 0:00:01.0 mem = 1899.6M
[10/13 12:40:03     53s] OPERPROF:   Finished npPlace at level 2, CPU:9.620, REAL:1.761, MEM:1803.6M
[10/13 12:40:03     53s] OPERPROF: Finished npMain at level 1, CPU:9.820, REAL:1.837, MEM:1675.6M
[10/13 12:40:03     53s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1675.6M
[10/13 12:40:03     53s] Starting Early Global Route rough congestion estimation: mem = 1675.6M
[10/13 12:40:03     53s] (I)       Started Loading and Dumping File ( Curr Mem: 1675.56 MB )
[10/13 12:40:03     53s] (I)       Reading DB...
[10/13 12:40:03     53s] (I)       Read data from FE... (mem=1675.6M)
[10/13 12:40:03     53s] (I)       Read nodes and places... (mem=1675.6M)
[10/13 12:40:03     53s] (I)       Done Read nodes and places (cpu=0.010s, mem=1675.6M)
[10/13 12:40:03     53s] (I)       Read nets... (mem=1675.6M)
[10/13 12:40:03     53s] (I)       Done Read nets (cpu=0.030s, mem=1675.6M)
[10/13 12:40:03     53s] (I)       Done Read data from FE (cpu=0.040s, mem=1675.6M)
[10/13 12:40:03     53s] (I)       before initializing RouteDB syMemory usage = 1675.6 MB
[10/13 12:40:03     53s] (I)       == Non-default Options ==
[10/13 12:40:03     53s] (I)       Print mode                                         : 2
[10/13 12:40:03     53s] (I)       Stop if highly congested                           : false
[10/13 12:40:03     53s] (I)       Maximum routing layer                              : 10
[10/13 12:40:03     53s] (I)       Assign partition pins                              : false
[10/13 12:40:03     53s] (I)       Support large GCell                                : true
[10/13 12:40:03     53s] (I)       Number threads                                     : 8
[10/13 12:40:03     53s] (I)       Number of rows per GCell                           : 10
[10/13 12:40:03     53s] (I)       Max num rows per GCell                             : 32
[10/13 12:40:03     53s] (I)       Counted 0 PG shapes. We will not process PG shapes layer by layer.
[10/13 12:40:03     53s] (I)       Use row-based GCell size
[10/13 12:40:03     53s] (I)       GCell unit size  : 2800
[10/13 12:40:03     53s] (I)       GCell multiplier : 10
[10/13 12:40:03     53s] (I)       build grid graph
[10/13 12:40:03     53s] (I)       build grid graph start
[10/13 12:40:03     53s] [NR-eGR] Track table information for default rule: 
[10/13 12:40:03     53s] [NR-eGR] metal1 has no routable track
[10/13 12:40:03     53s] [NR-eGR] metal2 has single uniform track structure
[10/13 12:40:03     53s] [NR-eGR] metal3 has single uniform track structure
[10/13 12:40:03     53s] [NR-eGR] metal4 has single uniform track structure
[10/13 12:40:03     53s] [NR-eGR] metal5 has single uniform track structure
[10/13 12:40:03     53s] [NR-eGR] metal6 has single uniform track structure
[10/13 12:40:03     53s] [NR-eGR] metal7 has single uniform track structure
[10/13 12:40:03     53s] [NR-eGR] metal8 has single uniform track structure
[10/13 12:40:03     53s] [NR-eGR] metal9 has single uniform track structure
[10/13 12:40:03     53s] [NR-eGR] metal10 has single uniform track structure
[10/13 12:40:03     53s] (I)       build grid graph end
[10/13 12:40:03     53s] (I)       ===========================================================================
[10/13 12:40:03     53s] (I)       == Report All Rule Vias ==
[10/13 12:40:03     53s] (I)       ===========================================================================
[10/13 12:40:03     53s] (I)        Via Rule : (Default)
[10/13 12:40:03     53s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[10/13 12:40:03     53s] (I)       ---------------------------------------------------------------------------
[10/13 12:40:03     53s] (I)        1    9 : via1_8                      8 : via1_7                   
[10/13 12:40:03     53s] (I)        2   10 : via2_8                     12 : via2_5                   
[10/13 12:40:03     53s] (I)        3   19 : via3_2                     19 : via3_2                   
[10/13 12:40:03     53s] (I)        4   22 : via4_0                     22 : via4_0                   
[10/13 12:40:03     53s] (I)        5   23 : via5_0                     23 : via5_0                   
[10/13 12:40:03     53s] (I)        6   24 : via6_0                     24 : via6_0                   
[10/13 12:40:03     53s] (I)        7   25 : via7_0                     25 : via7_0                   
[10/13 12:40:03     53s] (I)        8   26 : via8_0                     26 : via8_0                   
[10/13 12:40:03     53s] (I)        9   27 : via9_0                     27 : via9_0                   
[10/13 12:40:03     53s] (I)       ===========================================================================
[10/13 12:40:03     53s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1675.56 MB )
[10/13 12:40:03     53s] (I)       Num PG vias on layer 2 : 0
[10/13 12:40:03     53s] (I)       Num PG vias on layer 3 : 0
[10/13 12:40:03     53s] (I)       Num PG vias on layer 4 : 0
[10/13 12:40:03     53s] (I)       Num PG vias on layer 5 : 0
[10/13 12:40:03     53s] (I)       Num PG vias on layer 6 : 0
[10/13 12:40:03     53s] (I)       Num PG vias on layer 7 : 0
[10/13 12:40:03     53s] (I)       Num PG vias on layer 8 : 0
[10/13 12:40:03     53s] (I)       Num PG vias on layer 9 : 0
[10/13 12:40:03     53s] (I)       Num PG vias on layer 10 : 0
[10/13 12:40:03     53s] [NR-eGR] Read 0 PG shapes
[10/13 12:40:03     53s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1675.56 MB )
[10/13 12:40:03     53s] [NR-eGR] #Routing Blockages  : 0
[10/13 12:40:03     53s] [NR-eGR] #Instance Blockages : 0
[10/13 12:40:03     53s] [NR-eGR] #PG Blockages       : 0
[10/13 12:40:03     53s] [NR-eGR] #Halo Blockages     : 0
[10/13 12:40:03     53s] [NR-eGR] #Boundary Blockages : 0
[10/13 12:40:03     53s] (I)       Design has 0 blackboxes considered as all layer blockages.
[10/13 12:40:03     53s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/13 12:40:03     53s] (I)       readDataFromPlaceDB
[10/13 12:40:03     53s] (I)       Read net information..
[10/13 12:40:03     53s] [NR-eGR] Read numTotalNets=16021  numIgnoredNets=0
[10/13 12:40:03     53s] (I)       Read testcase time = 0.010 seconds
[10/13 12:40:03     53s] 
[10/13 12:40:03     53s] (I)       early_global_route_priority property id does not exist.
[10/13 12:40:03     53s] (I)       Start initializing grid graph
[10/13 12:40:03     53s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[10/13 12:40:03     53s] (I)       End initializing grid graph
[10/13 12:40:03     53s] (I)       Model blockages into capacity
[10/13 12:40:03     53s] (I)       Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[10/13 12:40:03     53s] (I)       Started Modeling ( Curr Mem: 1675.56 MB )
[10/13 12:40:03     53s] (I)       Layer 1 (V) : #blockages 0 : #preroutes 0
[10/13 12:40:03     53s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[10/13 12:40:03     53s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[10/13 12:40:03     53s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[10/13 12:40:03     53s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[10/13 12:40:03     53s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[10/13 12:40:03     53s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[10/13 12:40:03     53s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[10/13 12:40:03     53s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[10/13 12:40:03     53s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1675.56 MB )
[10/13 12:40:03     53s] (I)       -- layer congestion ratio --
[10/13 12:40:03     53s] (I)       Layer 1 : 0.100000
[10/13 12:40:03     53s] (I)       Layer 2 : 0.700000
[10/13 12:40:03     53s] (I)       Layer 3 : 0.700000
[10/13 12:40:03     53s] (I)       Layer 4 : 0.700000
[10/13 12:40:03     53s] (I)       Layer 5 : 0.700000
[10/13 12:40:03     53s] (I)       Layer 6 : 0.700000
[10/13 12:40:03     53s] (I)       Layer 7 : 0.700000
[10/13 12:40:03     53s] (I)       Layer 8 : 0.700000
[10/13 12:40:03     53s] (I)       Layer 9 : 0.700000
[10/13 12:40:03     53s] (I)       Layer 10 : 0.700000
[10/13 12:40:03     53s] (I)       ----------------------------
[10/13 12:40:03     53s] (I)       Number of ignored nets = 0
[10/13 12:40:03     53s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/13 12:40:03     53s] (I)       Number of clock nets = 49.  Ignored: No
[10/13 12:40:03     53s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/13 12:40:03     53s] (I)       Number of special nets = 0.  Ignored: Yes
[10/13 12:40:03     53s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/13 12:40:03     53s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/13 12:40:03     53s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/13 12:40:03     53s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/13 12:40:03     53s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/13 12:40:03     53s] [NR-eGR] There are 49 clock nets ( 0 with NDR ).
[10/13 12:40:03     53s] (I)       Before initializing Early Global Route syMemory usage = 1675.6 MB
[10/13 12:40:03     53s] (I)       Ndr track 0 does not exist
[10/13 12:40:03     53s] (I)       ---------------------Grid Graph Info--------------------
[10/13 12:40:03     53s] (I)       Routing area        : (0, 0) - (425220, 422240)
[10/13 12:40:03     53s] (I)       Core area           : (8360, 8120) - (416860, 414120)
[10/13 12:40:03     53s] (I)       Site width          :   380  (dbu)
[10/13 12:40:03     53s] (I)       Row height          :  2800  (dbu)
[10/13 12:40:03     53s] (I)       GCell width         : 28000  (dbu)
[10/13 12:40:03     53s] (I)       GCell height        : 28000  (dbu)
[10/13 12:40:03     53s] (I)       Grid                :    16    15    10
[10/13 12:40:03     53s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[10/13 12:40:03     53s] (I)       Vertical capacity   :     0 28000     0 28000     0 28000     0 28000     0 28000
[10/13 12:40:03     53s] (I)       Horizontal capacity :     0     0 28000     0 28000     0 28000     0 28000     0
[10/13 12:40:03     53s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[10/13 12:40:03     53s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[10/13 12:40:03     53s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[10/13 12:40:03     53s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[10/13 12:40:03     53s] (I)       First track coord   :     0   190   140   710   420   710  1540  1830  1860  1830
[10/13 12:40:03     53s] (I)       Num tracks per GCell: 103.70 73.68 100.00 50.00 50.00 50.00 16.67 16.67  8.75  8.33
[10/13 12:40:03     53s] (I)       Total num of tracks :     0  1119  1508   758   754   758   251   252   132   126
[10/13 12:40:03     53s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[10/13 12:40:03     53s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[10/13 12:40:03     53s] (I)       --------------------------------------------------------
[10/13 12:40:03     53s] 
[10/13 12:40:03     53s] [NR-eGR] ============ Routing rule table ============
[10/13 12:40:03     53s] [NR-eGR] Rule id: 0  Nets: 16021 
[10/13 12:40:03     53s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[10/13 12:40:03     53s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[10/13 12:40:03     53s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/13 12:40:03     53s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/13 12:40:03     53s] [NR-eGR] ========================================
[10/13 12:40:03     53s] [NR-eGR] 
[10/13 12:40:03     53s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/13 12:40:03     53s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[10/13 12:40:03     53s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[10/13 12:40:03     53s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[10/13 12:40:03     53s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[10/13 12:40:03     53s] (I)       blocked tracks on layer6 : = 0 / 0 (0.00%)
[10/13 12:40:03     53s] (I)       blocked tracks on layer7 : = 0 / 0 (0.00%)
[10/13 12:40:03     53s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[10/13 12:40:03     53s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[10/13 12:40:03     53s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[10/13 12:40:03     53s] (I)       After initializing Early Global Route syMemory usage = 1675.6 MB
[10/13 12:40:03     53s] (I)       Finished Loading and Dumping File ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1675.56 MB )
[10/13 12:40:03     53s] (I)       Reset routing kernel
[10/13 12:40:03     53s] (I)       ============= Initialization =============
[10/13 12:40:03     53s] (I)       numLocalWires=71064  numGlobalNetBranches=19361  numLocalNetBranches=16215
[10/13 12:40:03     53s] (I)       totalPins=62961  totalGlobalPin=17040 (27.06%)
[10/13 12:40:03     53s] (I)       Started Build MST ( Curr Mem: 1675.56 MB )
[10/13 12:40:03     53s] (I)       Generate topology with 8 threads
[10/13 12:40:03     53s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1695.58 MB )
[10/13 12:40:03     53s] (I)       total 2D Cap : 87515 = (42320 H, 45195 V)
[10/13 12:40:03     53s] (I)       
[10/13 12:40:03     53s] (I)       ============  Phase 1a Route ============
[10/13 12:40:03     53s] (I)       Started Phase 1a ( Curr Mem: 1671.57 MB )
[10/13 12:40:03     53s] (I)       Started Pattern routing ( Curr Mem: 1671.57 MB )
[10/13 12:40:03     53s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1671.57 MB )
[10/13 12:40:03     53s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1671.57 MB )
[10/13 12:40:03     53s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[10/13 12:40:03     53s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1671.57 MB )
[10/13 12:40:03     53s] (I)       Usage: 14897 = (7535 H, 7362 V) = (17.80% H, 16.29% V) = (1.055e+05um H, 1.031e+05um V)
[10/13 12:40:03     53s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1671.57 MB )
[10/13 12:40:03     53s] (I)       
[10/13 12:40:03     53s] (I)       ============  Phase 1b Route ============
[10/13 12:40:03     53s] (I)       Started Phase 1b ( Curr Mem: 1671.57 MB )
[10/13 12:40:03     53s] (I)       Usage: 14897 = (7535 H, 7362 V) = (17.80% H, 16.29% V) = (1.055e+05um H, 1.031e+05um V)
[10/13 12:40:03     53s] (I)       eGR overflow: 0.00% H + 0.00% V
[10/13 12:40:03     53s] 
[10/13 12:40:03     53s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1671.57 MB )
[10/13 12:40:03     53s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[10/13 12:40:03     53s] Finished Early Global Route rough congestion estimation: mem = 1671.6M
[10/13 12:40:03     53s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.090, REAL:0.082, MEM:1671.6M
[10/13 12:40:03     53s] earlyGlobalRoute rough estimation gcell size 10 row height
[10/13 12:40:03     53s] OPERPROF: Starting CDPad at level 1, MEM:1671.6M
[10/13 12:40:03     53s] CDPadU 0.893 -> 0.893. R=0.835, N=15670, GS=14.000
[10/13 12:40:03     53s] OPERPROF: Finished CDPad at level 1, CPU:0.170, REAL:0.044, MEM:1675.6M
[10/13 12:40:03     53s] OPERPROF: Starting npMain at level 1, MEM:1675.6M
[10/13 12:40:03     53s] OPERPROF:   Starting npPlace at level 2, MEM:1771.6M
[10/13 12:40:03     53s] OPERPROF:   Finished npPlace at level 2, CPU:0.070, REAL:0.032, MEM:1794.5M
[10/13 12:40:03     53s] OPERPROF: Finished npMain at level 1, CPU:0.270, REAL:0.098, MEM:1698.5M
[10/13 12:40:03     53s] Global placement CDP skipped at cutLevel 7.
[10/13 12:40:03     53s] Iteration  7: Total net bbox = 1.715e+05 (8.82e+04 8.32e+04)
[10/13 12:40:03     53s]               Est.  stn bbox = 2.287e+05 (1.13e+05 1.16e+05)
[10/13 12:40:03     53s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1698.5M
[10/13 12:40:05     56s] nrCritNet: 0.00% ( 0 / 16055 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[10/13 12:40:07     60s] nrCritNet: 0.00% ( 0 / 16055 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[10/13 12:40:07     60s] Iteration  8: Total net bbox = 1.715e+05 (8.82e+04 8.32e+04)
[10/13 12:40:07     60s]               Est.  stn bbox = 2.287e+05 (1.13e+05 1.16e+05)
[10/13 12:40:07     60s]               cpu = 0:00:06.6 real = 0:00:04.0 mem = 1683.0M
[10/13 12:40:07     60s] OPERPROF: Starting npMain at level 1, MEM:1683.0M
[10/13 12:40:07     60s] OPERPROF:   Starting npPlace at level 2, MEM:1811.0M
[10/13 12:40:09     72s] OPERPROF:   Finished npPlace at level 2, CPU:12.130, REAL:2.307, MEM:1843.0M
[10/13 12:40:09     72s] OPERPROF: Finished npMain at level 1, CPU:12.330, REAL:2.391, MEM:1715.0M
[10/13 12:40:09     72s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1715.0M
[10/13 12:40:09     72s] Starting Early Global Route rough congestion estimation: mem = 1715.0M
[10/13 12:40:09     72s] (I)       Started Loading and Dumping File ( Curr Mem: 1714.99 MB )
[10/13 12:40:09     72s] (I)       Reading DB...
[10/13 12:40:09     72s] (I)       Read data from FE... (mem=1715.0M)
[10/13 12:40:09     72s] (I)       Read nodes and places... (mem=1715.0M)
[10/13 12:40:09     72s] (I)       Done Read nodes and places (cpu=0.010s, mem=1715.0M)
[10/13 12:40:09     72s] (I)       Read nets... (mem=1715.0M)
[10/13 12:40:09     72s] (I)       Done Read nets (cpu=0.060s, mem=1715.0M)
[10/13 12:40:09     72s] (I)       Done Read data from FE (cpu=0.070s, mem=1715.0M)
[10/13 12:40:09     72s] (I)       before initializing RouteDB syMemory usage = 1715.0 MB
[10/13 12:40:09     72s] (I)       == Non-default Options ==
[10/13 12:40:09     72s] (I)       Print mode                                         : 2
[10/13 12:40:09     72s] (I)       Stop if highly congested                           : false
[10/13 12:40:09     72s] (I)       Maximum routing layer                              : 10
[10/13 12:40:09     72s] (I)       Assign partition pins                              : false
[10/13 12:40:09     72s] (I)       Support large GCell                                : true
[10/13 12:40:09     72s] (I)       Number threads                                     : 8
[10/13 12:40:09     72s] (I)       Number of rows per GCell                           : 5
[10/13 12:40:09     72s] (I)       Max num rows per GCell                             : 32
[10/13 12:40:09     72s] (I)       Counted 0 PG shapes. We will not process PG shapes layer by layer.
[10/13 12:40:09     72s] (I)       Use row-based GCell size
[10/13 12:40:09     72s] (I)       GCell unit size  : 2800
[10/13 12:40:09     72s] (I)       GCell multiplier : 5
[10/13 12:40:09     72s] (I)       build grid graph
[10/13 12:40:09     72s] (I)       build grid graph start
[10/13 12:40:09     72s] [NR-eGR] Track table information for default rule: 
[10/13 12:40:09     72s] [NR-eGR] metal1 has no routable track
[10/13 12:40:09     72s] [NR-eGR] metal2 has single uniform track structure
[10/13 12:40:09     72s] [NR-eGR] metal3 has single uniform track structure
[10/13 12:40:09     72s] [NR-eGR] metal4 has single uniform track structure
[10/13 12:40:09     72s] [NR-eGR] metal5 has single uniform track structure
[10/13 12:40:09     72s] [NR-eGR] metal6 has single uniform track structure
[10/13 12:40:09     72s] [NR-eGR] metal7 has single uniform track structure
[10/13 12:40:09     72s] [NR-eGR] metal8 has single uniform track structure
[10/13 12:40:09     72s] [NR-eGR] metal9 has single uniform track structure
[10/13 12:40:09     72s] [NR-eGR] metal10 has single uniform track structure
[10/13 12:40:09     72s] (I)       build grid graph end
[10/13 12:40:09     72s] (I)       ===========================================================================
[10/13 12:40:09     72s] (I)       == Report All Rule Vias ==
[10/13 12:40:09     72s] (I)       ===========================================================================
[10/13 12:40:09     72s] (I)        Via Rule : (Default)
[10/13 12:40:09     72s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[10/13 12:40:09     72s] (I)       ---------------------------------------------------------------------------
[10/13 12:40:09     72s] (I)        1    9 : via1_8                      8 : via1_7                   
[10/13 12:40:09     72s] (I)        2   10 : via2_8                     12 : via2_5                   
[10/13 12:40:09     72s] (I)        3   19 : via3_2                     19 : via3_2                   
[10/13 12:40:09     72s] (I)        4   22 : via4_0                     22 : via4_0                   
[10/13 12:40:09     72s] (I)        5   23 : via5_0                     23 : via5_0                   
[10/13 12:40:09     72s] (I)        6   24 : via6_0                     24 : via6_0                   
[10/13 12:40:09     72s] (I)        7   25 : via7_0                     25 : via7_0                   
[10/13 12:40:09     72s] (I)        8   26 : via8_0                     26 : via8_0                   
[10/13 12:40:09     72s] (I)        9   27 : via9_0                     27 : via9_0                   
[10/13 12:40:09     72s] (I)       ===========================================================================
[10/13 12:40:09     72s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1714.99 MB )
[10/13 12:40:09     72s] (I)       Num PG vias on layer 2 : 0
[10/13 12:40:09     72s] (I)       Num PG vias on layer 3 : 0
[10/13 12:40:09     72s] (I)       Num PG vias on layer 4 : 0
[10/13 12:40:09     72s] (I)       Num PG vias on layer 5 : 0
[10/13 12:40:09     72s] (I)       Num PG vias on layer 6 : 0
[10/13 12:40:09     72s] (I)       Num PG vias on layer 7 : 0
[10/13 12:40:09     72s] (I)       Num PG vias on layer 8 : 0
[10/13 12:40:09     72s] (I)       Num PG vias on layer 9 : 0
[10/13 12:40:09     72s] (I)       Num PG vias on layer 10 : 0
[10/13 12:40:09     72s] [NR-eGR] Read 0 PG shapes
[10/13 12:40:09     72s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1714.99 MB )
[10/13 12:40:09     72s] [NR-eGR] #Routing Blockages  : 0
[10/13 12:40:09     72s] [NR-eGR] #Instance Blockages : 0
[10/13 12:40:09     72s] [NR-eGR] #PG Blockages       : 0
[10/13 12:40:09     72s] [NR-eGR] #Halo Blockages     : 0
[10/13 12:40:09     72s] [NR-eGR] #Boundary Blockages : 0
[10/13 12:40:09     72s] (I)       Design has 0 blackboxes considered as all layer blockages.
[10/13 12:40:09     72s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/13 12:40:09     72s] (I)       readDataFromPlaceDB
[10/13 12:40:09     72s] (I)       Read net information..
[10/13 12:40:09     72s] [NR-eGR] Read numTotalNets=16055  numIgnoredNets=0
[10/13 12:40:09     72s] (I)       Read testcase time = 0.000 seconds
[10/13 12:40:09     72s] 
[10/13 12:40:09     72s] (I)       early_global_route_priority property id does not exist.
[10/13 12:40:09     72s] (I)       Start initializing grid graph
[10/13 12:40:09     72s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[10/13 12:40:09     72s] (I)       End initializing grid graph
[10/13 12:40:09     72s] (I)       Model blockages into capacity
[10/13 12:40:09     72s] (I)       Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[10/13 12:40:09     72s] (I)       Started Modeling ( Curr Mem: 1714.99 MB )
[10/13 12:40:09     72s] (I)       Layer 1 (V) : #blockages 0 : #preroutes 0
[10/13 12:40:09     72s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[10/13 12:40:09     72s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[10/13 12:40:09     72s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[10/13 12:40:09     72s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[10/13 12:40:09     72s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[10/13 12:40:09     72s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[10/13 12:40:09     72s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[10/13 12:40:09     72s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[10/13 12:40:09     72s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1714.99 MB )
[10/13 12:40:09     72s] (I)       -- layer congestion ratio --
[10/13 12:40:09     72s] (I)       Layer 1 : 0.100000
[10/13 12:40:09     72s] (I)       Layer 2 : 0.700000
[10/13 12:40:09     72s] (I)       Layer 3 : 0.700000
[10/13 12:40:09     72s] (I)       Layer 4 : 0.700000
[10/13 12:40:09     72s] (I)       Layer 5 : 0.700000
[10/13 12:40:09     72s] (I)       Layer 6 : 0.700000
[10/13 12:40:09     72s] (I)       Layer 7 : 0.700000
[10/13 12:40:09     72s] (I)       Layer 8 : 0.700000
[10/13 12:40:09     72s] (I)       Layer 9 : 0.700000
[10/13 12:40:09     72s] (I)       Layer 10 : 0.700000
[10/13 12:40:09     72s] (I)       ----------------------------
[10/13 12:40:09     72s] (I)       Number of ignored nets = 0
[10/13 12:40:09     72s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/13 12:40:09     72s] (I)       Number of clock nets = 49.  Ignored: No
[10/13 12:40:09     72s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/13 12:40:09     72s] (I)       Number of special nets = 0.  Ignored: Yes
[10/13 12:40:09     72s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/13 12:40:09     72s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/13 12:40:09     72s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/13 12:40:09     72s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/13 12:40:09     72s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/13 12:40:09     72s] [NR-eGR] There are 49 clock nets ( 0 with NDR ).
[10/13 12:40:09     72s] (I)       Before initializing Early Global Route syMemory usage = 1715.0 MB
[10/13 12:40:09     72s] (I)       Ndr track 0 does not exist
[10/13 12:40:09     72s] (I)       ---------------------Grid Graph Info--------------------
[10/13 12:40:09     72s] (I)       Routing area        : (0, 0) - (425220, 422240)
[10/13 12:40:09     72s] (I)       Core area           : (8360, 8120) - (416860, 414120)
[10/13 12:40:09     72s] (I)       Site width          :   380  (dbu)
[10/13 12:40:09     72s] (I)       Row height          :  2800  (dbu)
[10/13 12:40:09     72s] (I)       GCell width         : 14000  (dbu)
[10/13 12:40:09     72s] (I)       GCell height        : 14000  (dbu)
[10/13 12:40:09     72s] (I)       Grid                :    31    30    10
[10/13 12:40:09     72s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[10/13 12:40:09     72s] (I)       Vertical capacity   :     0 14000     0 14000     0 14000     0 14000     0 14000
[10/13 12:40:09     72s] (I)       Horizontal capacity :     0     0 14000     0 14000     0 14000     0 14000     0
[10/13 12:40:09     72s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[10/13 12:40:09     72s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[10/13 12:40:09     72s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[10/13 12:40:09     72s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[10/13 12:40:09     72s] (I)       First track coord   :     0   190   140   710   420   710  1540  1830  1860  1830
[10/13 12:40:09     72s] (I)       Num tracks per GCell: 51.85 36.84 50.00 25.00 25.00 25.00  8.33  8.33  4.38  4.17
[10/13 12:40:09     72s] (I)       Total num of tracks :     0  1119  1508   758   754   758   251   252   132   126
[10/13 12:40:09     72s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[10/13 12:40:09     72s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[10/13 12:40:09     72s] (I)       --------------------------------------------------------
[10/13 12:40:09     72s] 
[10/13 12:40:09     72s] [NR-eGR] ============ Routing rule table ============
[10/13 12:40:09     72s] [NR-eGR] Rule id: 0  Nets: 16055 
[10/13 12:40:09     72s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[10/13 12:40:09     72s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[10/13 12:40:09     72s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/13 12:40:09     72s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/13 12:40:09     72s] [NR-eGR] ========================================
[10/13 12:40:09     72s] [NR-eGR] 
[10/13 12:40:09     72s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/13 12:40:09     72s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[10/13 12:40:09     72s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[10/13 12:40:09     72s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[10/13 12:40:09     72s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[10/13 12:40:09     72s] (I)       blocked tracks on layer6 : = 0 / 0 (0.00%)
[10/13 12:40:09     72s] (I)       blocked tracks on layer7 : = 0 / 0 (0.00%)
[10/13 12:40:09     72s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[10/13 12:40:09     72s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[10/13 12:40:09     72s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[10/13 12:40:09     72s] (I)       After initializing Early Global Route syMemory usage = 1715.0 MB
[10/13 12:40:09     72s] (I)       Finished Loading and Dumping File ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 1714.99 MB )
[10/13 12:40:09     72s] (I)       Reset routing kernel
[10/13 12:40:09     72s] (I)       ============= Initialization =============
[10/13 12:40:09     72s] (I)       numLocalWires=51340  numGlobalNetBranches=16463  numLocalNetBranches=9235
[10/13 12:40:09     72s] (I)       totalPins=63070  totalGlobalPin=30192 (47.87%)
[10/13 12:40:09     72s] (I)       Started Build MST ( Curr Mem: 1714.99 MB )
[10/13 12:40:09     72s] (I)       Generate topology with 8 threads
[10/13 12:40:09     72s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1735.01 MB )
[10/13 12:40:09     72s] (I)       total 2D Cap : 172385 = (81995 H, 90390 V)
[10/13 12:40:09     72s] (I)       
[10/13 12:40:09     72s] (I)       ============  Phase 1a Route ============
[10/13 12:40:09     72s] (I)       Started Phase 1a ( Curr Mem: 1719.01 MB )
[10/13 12:40:09     72s] (I)       Started Pattern routing ( Curr Mem: 1719.01 MB )
[10/13 12:40:09     72s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1719.01 MB )
[10/13 12:40:09     72s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1719.01 MB )
[10/13 12:40:09     72s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[10/13 12:40:09     72s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1719.01 MB )
[10/13 12:40:09     72s] (I)       Usage: 34301 = (17845 H, 16456 V) = (21.76% H, 18.21% V) = (1.249e+05um H, 1.152e+05um V)
[10/13 12:40:09     72s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1719.01 MB )
[10/13 12:40:09     72s] (I)       
[10/13 12:40:09     72s] (I)       ============  Phase 1b Route ============
[10/13 12:40:09     72s] (I)       Started Phase 1b ( Curr Mem: 1719.01 MB )
[10/13 12:40:09     72s] (I)       Started Monotonic routing ( Curr Mem: 1719.01 MB )
[10/13 12:40:09     72s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1719.01 MB )
[10/13 12:40:09     72s] (I)       Usage: 34301 = (17845 H, 16456 V) = (21.76% H, 18.21% V) = (1.249e+05um H, 1.152e+05um V)
[10/13 12:40:09     72s] (I)       eGR overflow: 0.00% H + 2.07% V
[10/13 12:40:09     72s] 
[10/13 12:40:09     72s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1719.01 MB )
[10/13 12:40:09     72s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.64% V
[10/13 12:40:09     72s] Finished Early Global Route rough congestion estimation: mem = 1719.0M
[10/13 12:40:09     72s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.160, REAL:0.142, MEM:1719.0M
[10/13 12:40:09     72s] earlyGlobalRoute rough estimation gcell size 5 row height
[10/13 12:40:09     72s] OPERPROF: Starting CDPad at level 1, MEM:1719.0M
[10/13 12:40:09     72s] CDPadU 0.893 -> 0.893. R=0.835, N=15670, GS=7.000
[10/13 12:40:09     72s] OPERPROF: Finished CDPad at level 1, CPU:0.180, REAL:0.047, MEM:1715.0M
[10/13 12:40:09     72s] OPERPROF: Starting npMain at level 1, MEM:1715.0M
[10/13 12:40:09     73s] OPERPROF:   Starting npPlace at level 2, MEM:1811.0M
[10/13 12:40:09     73s] OPERPROF:   Finished npPlace at level 2, CPU:0.070, REAL:0.032, MEM:1811.0M
[10/13 12:40:09     73s] OPERPROF: Finished npMain at level 1, CPU:0.240, REAL:0.105, MEM:1715.0M
[10/13 12:40:09     73s] Global placement CDP skipped at cutLevel 9.
[10/13 12:40:09     73s] Iteration  9: Total net bbox = 1.904e+05 (9.78e+04 9.26e+04)
[10/13 12:40:09     73s]               Est.  stn bbox = 2.521e+05 (1.24e+05 1.28e+05)
[10/13 12:40:09     73s]               cpu = 0:00:12.9 real = 0:00:02.0 mem = 1715.0M
[10/13 12:40:12     76s] nrCritNet: 0.00% ( 0 / 16055 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[10/13 12:40:14     80s] nrCritNet: 0.00% ( 0 / 16055 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[10/13 12:40:14     80s] Iteration 10: Total net bbox = 1.904e+05 (9.78e+04 9.26e+04)
[10/13 12:40:14     80s]               Est.  stn bbox = 2.521e+05 (1.24e+05 1.28e+05)
[10/13 12:40:14     80s]               cpu = 0:00:07.5 real = 0:00:05.0 mem = 1683.0M
[10/13 12:40:14     80s] OPERPROF: Starting npMain at level 1, MEM:1683.0M
[10/13 12:40:14     80s] OPERPROF:   Starting npPlace at level 2, MEM:1811.0M
[10/13 12:40:19    107s] OPERPROF:   Finished npPlace at level 2, CPU:26.360, REAL:4.811, MEM:1834.0M
[10/13 12:40:19    107s] OPERPROF: Finished npMain at level 1, CPU:26.590, REAL:4.893, MEM:1706.0M
[10/13 12:40:19    107s] Iteration 11: Total net bbox = 2.008e+05 (1.03e+05 9.79e+04)
[10/13 12:40:19    107s]               Est.  stn bbox = 2.631e+05 (1.30e+05 1.33e+05)
[10/13 12:40:19    107s]               cpu = 0:00:26.6 real = 0:00:05.0 mem = 1706.0M
[10/13 12:40:19    107s] Iteration 12: Total net bbox = 2.008e+05 (1.03e+05 9.79e+04)
[10/13 12:40:19    107s]               Est.  stn bbox = 2.631e+05 (1.30e+05 1.33e+05)
[10/13 12:40:19    107s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1706.0M
[10/13 12:40:19    107s] [adp] clock
[10/13 12:40:19    107s] [adp] weight, nr nets, wire length
[10/13 12:40:19    107s] [adp]      0       49  3526.079500
[10/13 12:40:19    107s] [adp] data
[10/13 12:40:19    107s] [adp] weight, nr nets, wire length
[10/13 12:40:19    107s] [adp]      0    16006  197276.507000
[10/13 12:40:19    107s] [adp] 0.000000|0.000000|0.000000
[10/13 12:40:19    107s] Iteration 13: Total net bbox = 2.008e+05 (1.03e+05 9.79e+04)
[10/13 12:40:19    107s]               Est.  stn bbox = 2.631e+05 (1.30e+05 1.33e+05)
[10/13 12:40:19    107s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1706.0M
[10/13 12:40:19    107s] *** cost = 2.008e+05 (1.03e+05 9.79e+04) (cpu for global=0:01:17) real=0:00:22.0***
[10/13 12:40:19    107s] Placement multithread real runtime: 0:00:22.0 with 8 threads.
[10/13 12:40:19    107s] Info: 48 clock gating cells identified, 0 (on average) moved 0/5
[10/13 12:40:19    107s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1706.0M
[10/13 12:40:19    107s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1706.0M
[10/13 12:40:19    107s] Solver runtime cpu: 0:00:59.0 real: 0:00:10.8
[10/13 12:40:19    107s] Core Placement runtime cpu: 0:01:01 real: 0:00:13.0
[10/13 12:40:19    107s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/13 12:40:19    107s] Type 'man IMPSP-9025' for more detail.
[10/13 12:40:19    107s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1706.0M
[10/13 12:40:19    107s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1706.0M
[10/13 12:40:19    107s] #spOpts: N=45 mergeVia=F 
[10/13 12:40:19    107s] All LLGs are deleted
[10/13 12:40:19    107s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1706.0M
[10/13 12:40:19    107s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1706.0M
[10/13 12:40:19    107s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1706.0M
[10/13 12:40:19    107s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1706.0M
[10/13 12:40:19    107s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/13 12:40:19    107s] Fast DP-INIT is on for default
[10/13 12:40:19    107s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/13 12:40:19    107s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.013, MEM:1706.0M
[10/13 12:40:19    107s] OPERPROF:       Starting CMU at level 4, MEM:1706.0M
[10/13 12:40:19    107s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:1706.0M
[10/13 12:40:19    107s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.019, MEM:1706.0M
[10/13 12:40:19    107s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1706.0MB).
[10/13 12:40:19    107s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.032, MEM:1706.0M
[10/13 12:40:19    107s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.033, MEM:1706.0M
[10/13 12:40:19    107s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.290966.1
[10/13 12:40:19    107s] OPERPROF: Starting RefinePlace at level 1, MEM:1706.0M
[10/13 12:40:19    107s] *** Starting refinePlace (0:01:47 mem=1706.0M) ***
[10/13 12:40:19    107s] Total net bbox length = 2.008e+05 (1.029e+05 9.787e+04) (ext = 3.715e+03)
[10/13 12:40:19    107s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/13 12:40:19    107s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1706.0M
[10/13 12:40:19    107s] Starting refinePlace ...
[10/13 12:40:19    107s] ** Cut row section cpu time 0:00:00.0.
[10/13 12:40:19    107s]    Spread Effort: high, standalone mode, useDDP on.
[10/13 12:40:19    107s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1706.0MB) @(0:01:47 - 0:01:48).
[10/13 12:40:19    107s] Move report: preRPlace moves 15670 insts, mean move: 0.57 um, max move: 3.66 um
[10/13 12:40:19    107s] 	Max move on inst (core_keymem_g141288): (99.85, 105.52) --> (101.46, 103.46)
[10/13 12:40:19    107s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI22_X1
[10/13 12:40:19    107s] wireLenOptFixPriorityInst 0 inst fixed
[10/13 12:40:19    107s] tweakage running in 8 threads.
[10/13 12:40:19    107s] Placement tweakage begins.
[10/13 12:40:19    107s] wire length = 2.786e+05
[10/13 12:40:20    110s] wire length = 2.713e+05
[10/13 12:40:20    110s] Placement tweakage ends.
[10/13 12:40:20    110s] Move report: tweak moves 5314 insts, mean move: 1.93 um, max move: 16.28 um
[10/13 12:40:20    110s] 	Max move on inst (core_dec_block_g92372): (202.54, 58.66) --> (200.26, 72.66)
[10/13 12:40:20    110s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.5, real=0:00:01.0, mem=1706.0MB) @(0:01:48 - 0:01:50).
[10/13 12:40:20    110s] 
[10/13 12:40:20    110s] Running Spiral MT with 8 threads  fetchWidth=49 
[10/13 12:40:21    110s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/13 12:40:21    110s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1706.0MB) @(0:01:50 - 0:01:51).
[10/13 12:40:21    110s] Move report: Detail placement moves 15670 insts, mean move: 1.06 um, max move: 15.81 um
[10/13 12:40:21    110s] 	Max move on inst (core_dec_block_g92372): (202.70, 59.29) --> (200.26, 72.66)
[10/13 12:40:21    110s] 	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 1706.0MB
[10/13 12:40:21    110s] Statistics of distance of Instance movement in refine placement:
[10/13 12:40:21    110s]   maximum (X+Y) =        15.81 um
[10/13 12:40:21    110s]   inst (core_dec_block_g92372) with max move: (202.696, 59.286) -> (200.26, 72.66)
[10/13 12:40:21    110s]   mean    (X+Y) =         1.06 um
[10/13 12:40:21    110s] Summary Report:
[10/13 12:40:21    110s] Instances move: 15670 (out of 15670 movable)
[10/13 12:40:21    110s] Instances flipped: 0
[10/13 12:40:21    110s] Mean displacement: 1.06 um
[10/13 12:40:21    110s] Max displacement: 15.81 um (Instance: core_dec_block_g92372) (202.696, 59.286) -> (200.26, 72.66)
[10/13 12:40:21    110s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[10/13 12:40:21    110s] Total instances moved : 15670
[10/13 12:40:21    110s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.160, REAL:1.499, MEM:1706.0M
[10/13 12:40:21    110s] Total net bbox length = 1.981e+05 (9.968e+04 9.846e+04) (ext = 3.732e+03)
[10/13 12:40:21    110s] Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 1706.0MB
[10/13 12:40:21    110s] [CPU] RefinePlace/total (cpu=0:00:03.2, real=0:00:02.0, mem=1706.0MB) @(0:01:47 - 0:01:51).
[10/13 12:40:21    110s] *** Finished refinePlace (0:01:51 mem=1706.0M) ***
[10/13 12:40:21    110s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.290966.1
[10/13 12:40:21    110s] OPERPROF: Finished RefinePlace at level 1, CPU:3.200, REAL:1.532, MEM:1706.0M
[10/13 12:40:21    110s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1706.0M
[10/13 12:40:21    110s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.005, MEM:1706.0M
[10/13 12:40:21    110s] All LLGs are deleted
[10/13 12:40:21    110s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1706.0M
[10/13 12:40:21    110s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1706.0M
[10/13 12:40:21    110s] *** End of Placement (cpu=0:01:23, real=0:00:26.0, mem=1706.0M) ***
[10/13 12:40:21    110s] #spOpts: N=45 mergeVia=F 
[10/13 12:40:21    110s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1706.0M
[10/13 12:40:21    110s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1706.0M
[10/13 12:40:21    110s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/13 12:40:21    110s] Fast DP-INIT is on for default
[10/13 12:40:21    110s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/13 12:40:21    110s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1706.0M
[10/13 12:40:21    110s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.021, MEM:1706.0M
[10/13 12:40:21    110s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1706.0M
[10/13 12:40:21    110s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.011, MEM:1706.0M
[10/13 12:40:21    110s] default core: bins with density > 0.750 = 84.00 % ( 189 / 225 )
[10/13 12:40:21    110s] Density distribution unevenness ratio = 2.759%
[10/13 12:40:21    110s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1706.0M
[10/13 12:40:21    110s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1706.0M
[10/13 12:40:21    110s] All LLGs are deleted
[10/13 12:40:21    110s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1706.0M
[10/13 12:40:21    110s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1706.0M
[10/13 12:40:21    110s] *** Free Virtual Timing Model ...(mem=1706.0M)
[10/13 12:40:21    110s] Starting IO pin assignment...
[10/13 12:40:21    110s] The design is not routed. Using placement based method for pin assignment.
[10/13 12:40:21    110s] ### import design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[10/13 12:40:21    110s] Completed IO pin assignment.
[10/13 12:40:21    111s] **INFO: Enable pre-place timing setting for timing analysis
[10/13 12:40:21    111s] Set Using Default Delay Limit as 101.
[10/13 12:40:21    111s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[10/13 12:40:21    111s] Set Default Net Delay as 0 ps.
[10/13 12:40:21    111s] Set Default Net Load as 0 pF. 
[10/13 12:40:21    111s] **INFO: Analyzing IO path groups for slack adjustment
[10/13 12:40:22    112s] Effort level <high> specified for reg2reg_tmp.290966 path_group
[10/13 12:40:22    112s] #################################################################################
[10/13 12:40:22    112s] # Design Stage: PreRoute
[10/13 12:40:22    112s] # Design Name: aes
[10/13 12:40:22    112s] # Design Mode: 45nm
[10/13 12:40:22    112s] # Analysis Mode: MMMC Non-OCV 
[10/13 12:40:22    112s] # Parasitics Mode: No SPEF/RCDB
[10/13 12:40:22    112s] # Signoff Settings: SI Off 
[10/13 12:40:22    112s] #################################################################################
[10/13 12:40:22    112s] Topological Sorting (REAL = 0:00:00.0, MEM = 1716.6M, InitMEM = 1716.6M)
[10/13 12:40:22    112s] Calculate delays in Single mode...
[10/13 12:40:22    112s] Start delay calculation (fullDC) (8 T). (MEM=1716.56)
[10/13 12:40:22    112s] End AAE Lib Interpolated Model. (MEM=1733.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/13 12:40:23    116s] Total number of fetched objects 18702
[10/13 12:40:23    116s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/13 12:40:23    116s] End delay calculation. (MEM=2014.27 CPU=0:00:03.7 REAL=0:00:01.0)
[10/13 12:40:23    116s] End delay calculation (fullDC). (MEM=2014.27 CPU=0:00:04.2 REAL=0:00:01.0)
[10/13 12:40:23    116s] *** CDM Built up (cpu=0:00:04.4  real=0:00:01.0  mem= 2014.3M) ***
[10/13 12:40:23    116s] **INFO: Disable pre-place timing setting for timing analysis
[10/13 12:40:23    117s] Set Using Default Delay Limit as 1000.
[10/13 12:40:23    117s] Set Default Net Delay as 1000 ps.
[10/13 12:40:23    117s] Set Default Net Load as 0.5 pF. 
[10/13 12:40:23    117s] Info: Disable timing driven in postCTS congRepair.
[10/13 12:40:23    117s] 
[10/13 12:40:23    117s] Starting congRepair ...
[10/13 12:40:23    117s] User Input Parameters:
[10/13 12:40:23    117s] - Congestion Driven    : On
[10/13 12:40:23    117s] - Timing Driven        : Off
[10/13 12:40:23    117s] - Area-Violation Based : On
[10/13 12:40:23    117s] - Start Rollback Level : -5
[10/13 12:40:23    117s] - Legalized            : On
[10/13 12:40:23    117s] - Window Based         : Off
[10/13 12:40:23    117s] - eDen incr mode       : Off
[10/13 12:40:23    117s] - Small incr mode      : Off
[10/13 12:40:23    117s] 
[10/13 12:40:23    117s] Collecting buffer chain nets ...
[10/13 12:40:23    117s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1999.8M
[10/13 12:40:23    117s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.009, MEM:1999.8M
[10/13 12:40:23    117s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1999.8M
[10/13 12:40:23    117s] Starting Early Global Route congestion estimation: mem = 1999.8M
[10/13 12:40:23    117s] (I)       Started Loading and Dumping File ( Curr Mem: 1999.80 MB )
[10/13 12:40:23    117s] (I)       Reading DB...
[10/13 12:40:23    117s] (I)       Read data from FE... (mem=1999.8M)
[10/13 12:40:23    117s] (I)       Read nodes and places... (mem=1999.8M)
[10/13 12:40:23    117s] (I)       Done Read nodes and places (cpu=0.020s, mem=1999.8M)
[10/13 12:40:23    117s] (I)       Read nets... (mem=1999.8M)
[10/13 12:40:24    117s] (I)       Done Read nets (cpu=0.050s, mem=1999.8M)
[10/13 12:40:24    117s] (I)       Done Read data from FE (cpu=0.070s, mem=1999.8M)
[10/13 12:40:24    117s] (I)       before initializing RouteDB syMemory usage = 1999.8 MB
[10/13 12:40:24    117s] (I)       == Non-default Options ==
[10/13 12:40:24    117s] (I)       Maximum routing layer                              : 10
[10/13 12:40:24    117s] (I)       Number threads                                     : 8
[10/13 12:40:24    117s] (I)       Use non-blocking free Dbs wires                    : false
[10/13 12:40:24    117s] (I)       Counted 0 PG shapes. We will not process PG shapes layer by layer.
[10/13 12:40:24    117s] (I)       Use row-based GCell size
[10/13 12:40:24    117s] (I)       GCell unit size  : 2800
[10/13 12:40:24    117s] (I)       GCell multiplier : 1
[10/13 12:40:24    117s] (I)       build grid graph
[10/13 12:40:24    117s] (I)       build grid graph start
[10/13 12:40:24    117s] [NR-eGR] Track table information for default rule: 
[10/13 12:40:24    117s] [NR-eGR] metal1 has no routable track
[10/13 12:40:24    117s] [NR-eGR] metal2 has single uniform track structure
[10/13 12:40:24    117s] [NR-eGR] metal3 has single uniform track structure
[10/13 12:40:24    117s] [NR-eGR] metal4 has single uniform track structure
[10/13 12:40:24    117s] [NR-eGR] metal5 has single uniform track structure
[10/13 12:40:24    117s] [NR-eGR] metal6 has single uniform track structure
[10/13 12:40:24    117s] [NR-eGR] metal7 has single uniform track structure
[10/13 12:40:24    117s] [NR-eGR] metal8 has single uniform track structure
[10/13 12:40:24    117s] [NR-eGR] metal9 has single uniform track structure
[10/13 12:40:24    117s] [NR-eGR] metal10 has single uniform track structure
[10/13 12:40:24    117s] (I)       build grid graph end
[10/13 12:40:24    117s] (I)       ===========================================================================
[10/13 12:40:24    117s] (I)       == Report All Rule Vias ==
[10/13 12:40:24    117s] (I)       ===========================================================================
[10/13 12:40:24    117s] (I)        Via Rule : (Default)
[10/13 12:40:24    117s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[10/13 12:40:24    117s] (I)       ---------------------------------------------------------------------------
[10/13 12:40:24    117s] (I)        1    9 : via1_8                      8 : via1_7                   
[10/13 12:40:24    117s] (I)        2   10 : via2_8                     12 : via2_5                   
[10/13 12:40:24    117s] (I)        3   19 : via3_2                     19 : via3_2                   
[10/13 12:40:24    117s] (I)        4   22 : via4_0                     22 : via4_0                   
[10/13 12:40:24    117s] (I)        5   23 : via5_0                     23 : via5_0                   
[10/13 12:40:24    117s] (I)        6   24 : via6_0                     24 : via6_0                   
[10/13 12:40:24    117s] (I)        7   25 : via7_0                     25 : via7_0                   
[10/13 12:40:24    117s] (I)        8   26 : via8_0                     26 : via8_0                   
[10/13 12:40:24    117s] (I)        9   27 : via9_0                     27 : via9_0                   
[10/13 12:40:24    117s] (I)       ===========================================================================
[10/13 12:40:24    117s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1999.80 MB )
[10/13 12:40:24    117s] (I)       Num PG vias on layer 2 : 0
[10/13 12:40:24    117s] (I)       Num PG vias on layer 3 : 0
[10/13 12:40:24    117s] (I)       Num PG vias on layer 4 : 0
[10/13 12:40:24    117s] (I)       Num PG vias on layer 5 : 0
[10/13 12:40:24    117s] (I)       Num PG vias on layer 6 : 0
[10/13 12:40:24    117s] (I)       Num PG vias on layer 7 : 0
[10/13 12:40:24    117s] (I)       Num PG vias on layer 8 : 0
[10/13 12:40:24    117s] (I)       Num PG vias on layer 9 : 0
[10/13 12:40:24    117s] (I)       Num PG vias on layer 10 : 0
[10/13 12:40:24    117s] [NR-eGR] Read 0 PG shapes
[10/13 12:40:24    117s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1999.80 MB )
[10/13 12:40:24    117s] [NR-eGR] #Routing Blockages  : 0
[10/13 12:40:24    117s] [NR-eGR] #Instance Blockages : 0
[10/13 12:40:24    117s] [NR-eGR] #PG Blockages       : 0
[10/13 12:40:24    117s] [NR-eGR] #Halo Blockages     : 0
[10/13 12:40:24    117s] [NR-eGR] #Boundary Blockages : 0
[10/13 12:40:24    117s] (I)       Design has 0 blackboxes considered as all layer blockages.
[10/13 12:40:24    117s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/13 12:40:24    117s] (I)       readDataFromPlaceDB
[10/13 12:40:24    117s] (I)       Read net information..
[10/13 12:40:24    117s] [NR-eGR] Read numTotalNets=16055  numIgnoredNets=0
[10/13 12:40:24    117s] (I)       Read testcase time = 0.010 seconds
[10/13 12:40:24    117s] 
[10/13 12:40:24    117s] (I)       early_global_route_priority property id does not exist.
[10/13 12:40:24    117s] (I)       Start initializing grid graph
[10/13 12:40:24    117s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[10/13 12:40:24    117s] (I)       End initializing grid graph
[10/13 12:40:24    117s] (I)       Model blockages into capacity
[10/13 12:40:24    117s] (I)       Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[10/13 12:40:24    117s] (I)       Started Modeling ( Curr Mem: 1999.80 MB )
[10/13 12:40:24    117s] (I)       Layer 1 (V) : #blockages 0 : #preroutes 0
[10/13 12:40:24    117s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[10/13 12:40:24    117s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[10/13 12:40:24    117s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[10/13 12:40:24    117s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[10/13 12:40:24    117s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[10/13 12:40:24    117s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[10/13 12:40:24    117s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[10/13 12:40:24    117s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[10/13 12:40:24    117s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1999.80 MB )
[10/13 12:40:24    117s] (I)       -- layer congestion ratio --
[10/13 12:40:24    117s] (I)       Layer 1 : 0.100000
[10/13 12:40:24    117s] (I)       Layer 2 : 0.700000
[10/13 12:40:24    117s] (I)       Layer 3 : 0.700000
[10/13 12:40:24    117s] (I)       Layer 4 : 0.700000
[10/13 12:40:24    117s] (I)       Layer 5 : 0.700000
[10/13 12:40:24    117s] (I)       Layer 6 : 0.700000
[10/13 12:40:24    117s] (I)       Layer 7 : 0.700000
[10/13 12:40:24    117s] (I)       Layer 8 : 0.700000
[10/13 12:40:24    117s] (I)       Layer 9 : 0.700000
[10/13 12:40:24    117s] (I)       Layer 10 : 0.700000
[10/13 12:40:24    117s] (I)       ----------------------------
[10/13 12:40:24    117s] (I)       Number of ignored nets = 0
[10/13 12:40:24    117s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/13 12:40:24    117s] (I)       Number of clock nets = 49.  Ignored: No
[10/13 12:40:24    117s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/13 12:40:24    117s] (I)       Number of special nets = 0.  Ignored: Yes
[10/13 12:40:24    117s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/13 12:40:24    117s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/13 12:40:24    117s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/13 12:40:24    117s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/13 12:40:24    117s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/13 12:40:24    117s] [NR-eGR] There are 49 clock nets ( 0 with NDR ).
[10/13 12:40:24    117s] (I)       Before initializing Early Global Route syMemory usage = 1999.8 MB
[10/13 12:40:24    117s] (I)       Ndr track 0 does not exist
[10/13 12:40:24    117s] (I)       ---------------------Grid Graph Info--------------------
[10/13 12:40:24    117s] (I)       Routing area        : (0, 0) - (425220, 422240)
[10/13 12:40:24    117s] (I)       Core area           : (8360, 8120) - (416860, 414120)
[10/13 12:40:24    117s] (I)       Site width          :   380  (dbu)
[10/13 12:40:24    117s] (I)       Row height          :  2800  (dbu)
[10/13 12:40:24    117s] (I)       GCell width         :  2800  (dbu)
[10/13 12:40:24    117s] (I)       GCell height        :  2800  (dbu)
[10/13 12:40:24    117s] (I)       Grid                :   151   150    10
[10/13 12:40:24    117s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[10/13 12:40:24    117s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[10/13 12:40:24    117s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[10/13 12:40:24    117s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[10/13 12:40:24    117s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[10/13 12:40:24    117s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[10/13 12:40:24    117s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[10/13 12:40:24    117s] (I)       First track coord   :     0   190   140   710   420   710  1540  1830  1860  1830
[10/13 12:40:24    117s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[10/13 12:40:24    117s] (I)       Total num of tracks :     0  1119  1508   758   754   758   251   252   132   126
[10/13 12:40:24    117s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[10/13 12:40:24    117s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[10/13 12:40:24    117s] (I)       --------------------------------------------------------
[10/13 12:40:24    117s] 
[10/13 12:40:24    117s] [NR-eGR] ============ Routing rule table ============
[10/13 12:40:24    117s] [NR-eGR] Rule id: 0  Nets: 16055 
[10/13 12:40:24    117s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[10/13 12:40:24    117s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[10/13 12:40:24    117s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/13 12:40:24    117s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/13 12:40:24    117s] [NR-eGR] ========================================
[10/13 12:40:24    117s] [NR-eGR] 
[10/13 12:40:24    117s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/13 12:40:24    117s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[10/13 12:40:24    117s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[10/13 12:40:24    117s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[10/13 12:40:24    117s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[10/13 12:40:24    117s] (I)       blocked tracks on layer6 : = 0 / 0 (0.00%)
[10/13 12:40:24    117s] (I)       blocked tracks on layer7 : = 0 / 0 (0.00%)
[10/13 12:40:24    117s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[10/13 12:40:24    117s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[10/13 12:40:24    117s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[10/13 12:40:24    117s] (I)       After initializing Early Global Route syMemory usage = 1999.8 MB
[10/13 12:40:24    117s] (I)       Finished Loading and Dumping File ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 1999.80 MB )
[10/13 12:40:24    117s] (I)       Reset routing kernel
[10/13 12:40:24    117s] (I)       Started Global Routing ( Curr Mem: 1999.80 MB )
[10/13 12:40:24    117s] (I)       ============= Initialization =============
[10/13 12:40:24    117s] (I)       totalPins=63071  totalGlobalPin=59947 (95.05%)
[10/13 12:40:24    117s] (I)       Started Net group 1 ( Curr Mem: 1999.80 MB )
[10/13 12:40:24    117s] (I)       Started Build MST ( Curr Mem: 1999.80 MB )
[10/13 12:40:24    117s] (I)       Generate topology with 8 threads
[10/13 12:40:24    117s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2027.82 MB )
[10/13 12:40:24    117s] (I)       total 2D Cap : 851345 = (399395 H, 451950 V)
[10/13 12:40:24    117s] [NR-eGR] Layer group 1: route 16055 net(s) in layer range [2, 10]
[10/13 12:40:24    117s] (I)       
[10/13 12:40:24    117s] (I)       ============  Phase 1a Route ============
[10/13 12:40:24    117s] (I)       Started Phase 1a ( Curr Mem: 1667.82 MB )
[10/13 12:40:24    117s] (I)       Started Pattern routing ( Curr Mem: 1667.82 MB )
[10/13 12:40:24    117s] (I)       Finished Pattern routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1667.82 MB )
[10/13 12:40:24    117s] (I)       Usage: 185526 = (93784 H, 91742 V) = (23.48% H, 20.30% V) = (1.313e+05um H, 1.284e+05um V)
[10/13 12:40:24    117s] (I)       Finished Phase 1a ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1667.82 MB )
[10/13 12:40:24    117s] (I)       
[10/13 12:40:24    117s] (I)       ============  Phase 1b Route ============
[10/13 12:40:24    117s] (I)       Started Phase 1b ( Curr Mem: 1667.82 MB )
[10/13 12:40:24    117s] (I)       Usage: 185526 = (93784 H, 91742 V) = (23.48% H, 20.30% V) = (1.313e+05um H, 1.284e+05um V)
[10/13 12:40:24    117s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.597364e+05um
[10/13 12:40:24    117s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1667.82 MB )
[10/13 12:40:24    117s] (I)       
[10/13 12:40:24    117s] (I)       ============  Phase 1c Route ============
[10/13 12:40:24    117s] (I)       Started Phase 1c ( Curr Mem: 1667.82 MB )
[10/13 12:40:24    117s] (I)       Usage: 185526 = (93784 H, 91742 V) = (23.48% H, 20.30% V) = (1.313e+05um H, 1.284e+05um V)
[10/13 12:40:24    117s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1667.82 MB )
[10/13 12:40:24    117s] (I)       
[10/13 12:40:24    117s] (I)       ============  Phase 1d Route ============
[10/13 12:40:24    117s] (I)       Started Phase 1d ( Curr Mem: 1667.82 MB )
[10/13 12:40:24    117s] (I)       Usage: 185526 = (93784 H, 91742 V) = (23.48% H, 20.30% V) = (1.313e+05um H, 1.284e+05um V)
[10/13 12:40:24    117s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1667.82 MB )
[10/13 12:40:24    117s] (I)       
[10/13 12:40:24    117s] (I)       ============  Phase 1e Route ============
[10/13 12:40:24    117s] (I)       Started Phase 1e ( Curr Mem: 1667.82 MB )
[10/13 12:40:24    117s] (I)       Started Route legalization ( Curr Mem: 1667.82 MB )
[10/13 12:40:24    117s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1667.82 MB )
[10/13 12:40:24    117s] (I)       Usage: 185526 = (93784 H, 91742 V) = (23.48% H, 20.30% V) = (1.313e+05um H, 1.284e+05um V)
[10/13 12:40:24    117s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.597364e+05um
[10/13 12:40:24    117s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1667.82 MB )
[10/13 12:40:24    117s] (I)       Started Layer assignment ( Curr Mem: 1667.82 MB )
[10/13 12:40:24    117s] (I)       Current Layer assignment [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1667.82 MB )
[10/13 12:40:24    117s] (I)       Running layer assignment with 8 threads
[10/13 12:40:24    117s] (I)       Finished Layer assignment ( CPU: 0.45 sec, Real: 0.18 sec, Curr Mem: 1671.81 MB )
[10/13 12:40:24    117s] (I)       Finished Net group 1 ( CPU: 0.64 sec, Real: 0.29 sec, Curr Mem: 1671.81 MB )
[10/13 12:40:24    117s] (I)       
[10/13 12:40:24    117s] (I)       ============  Phase 1l Route ============
[10/13 12:40:24    117s] (I)       Started Phase 1l ( Curr Mem: 1671.81 MB )
[10/13 12:40:24    117s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1671.81 MB )
[10/13 12:40:24    117s] (I)       
[10/13 12:40:24    117s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/13 12:40:24    117s] [NR-eGR]                        OverCon           OverCon            
[10/13 12:40:24    117s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[10/13 12:40:24    117s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[10/13 12:40:24    117s] [NR-eGR] ---------------------------------------------------------------
[10/13 12:40:24    117s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/13 12:40:24    117s] [NR-eGR]  metal2  (2)       199( 0.88%)         3( 0.01%)   ( 0.90%) 
[10/13 12:40:24    117s] [NR-eGR]  metal3  (3)        34( 0.15%)         0( 0.00%)   ( 0.15%) 
[10/13 12:40:24    117s] [NR-eGR]  metal4  (4)       150( 0.67%)         3( 0.01%)   ( 0.68%) 
[10/13 12:40:24    117s] [NR-eGR]  metal5  (5)        44( 0.20%)         1( 0.00%)   ( 0.20%) 
[10/13 12:40:24    117s] [NR-eGR]  metal6  (6)        28( 0.12%)         0( 0.00%)   ( 0.12%) 
[10/13 12:40:24    117s] [NR-eGR]  metal7  (7)        11( 0.05%)         0( 0.00%)   ( 0.05%) 
[10/13 12:40:24    117s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/13 12:40:24    117s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/13 12:40:24    117s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/13 12:40:24    117s] [NR-eGR] ---------------------------------------------------------------
[10/13 12:40:24    117s] [NR-eGR] Total              466( 0.24%)         7( 0.00%)   ( 0.24%) 
[10/13 12:40:24    117s] [NR-eGR] 
[10/13 12:40:24    117s] (I)       Finished Global Routing ( CPU: 0.65 sec, Real: 0.30 sec, Curr Mem: 1671.81 MB )
[10/13 12:40:24    117s] (I)       total 2D Cap : 851345 = (399395 H, 451950 V)
[10/13 12:40:24    117s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.02% V
[10/13 12:40:24    117s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.02% V
[10/13 12:40:24    117s] Early Global Route congestion estimation runtime: 0.76 seconds, mem = 1671.8M
[10/13 12:40:24    117s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.760, REAL:0.395, MEM:1671.8M
[10/13 12:40:24    117s] OPERPROF: Starting HotSpotCal at level 1, MEM:1671.8M
[10/13 12:40:24    117s] [hotspot] +------------+---------------+---------------+
[10/13 12:40:24    117s] [hotspot] |            |   max hotspot | total hotspot |
[10/13 12:40:24    117s] [hotspot] +------------+---------------+---------------+
[10/13 12:40:24    117s] [hotspot] | normalized |          0.00 |          0.00 |
[10/13 12:40:24    117s] [hotspot] +------------+---------------+---------------+
[10/13 12:40:24    117s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/13 12:40:24    117s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/13 12:40:24    117s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.008, MEM:1671.8M
[10/13 12:40:24    117s] Skipped repairing congestion.
[10/13 12:40:24    117s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1671.8M
[10/13 12:40:24    117s] Starting Early Global Route wiring: mem = 1671.8M
[10/13 12:40:24    117s] (I)       ============= track Assignment ============
[10/13 12:40:24    117s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1671.80 MB )
[10/13 12:40:24    117s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1671.80 MB )
[10/13 12:40:24    117s] (I)       Started Track Assignment ( Curr Mem: 1671.80 MB )
[10/13 12:40:24    117s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[10/13 12:40:24    117s] (I)       Running track assignment with 8 threads
[10/13 12:40:24    117s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1671.80 MB )
[10/13 12:40:24    117s] (I)       Run Multi-thread track assignment
[10/13 12:40:24    118s] (I)       Finished Track Assignment ( CPU: 0.53 sec, Real: 0.08 sec, Curr Mem: 1671.81 MB )
[10/13 12:40:24    118s] [NR-eGR] Started Export DB wires ( Curr Mem: 1671.81 MB )
[10/13 12:40:24    118s] [NR-eGR] Started Export all nets ( Curr Mem: 1671.81 MB )
[10/13 12:40:24    118s] [NR-eGR] Finished Export all nets ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 1671.81 MB )
[10/13 12:40:24    118s] [NR-eGR] Started Set wire vias ( Curr Mem: 1671.81 MB )
[10/13 12:40:24    118s] [NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1671.81 MB )
[10/13 12:40:24    118s] [NR-eGR] Finished Export DB wires ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 1671.81 MB )
[10/13 12:40:24    118s] [NR-eGR] --------------------------------------------------------------------------
[10/13 12:40:24    118s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 62995
[10/13 12:40:24    118s] [NR-eGR] metal2  (2V) length: 5.712101e+04um, number of vias: 79794
[10/13 12:40:24    118s] [NR-eGR] metal3  (3H) length: 1.009909e+05um, number of vias: 30947
[10/13 12:40:24    118s] [NR-eGR] metal4  (4V) length: 4.688958e+04um, number of vias: 7466
[10/13 12:40:24    118s] [NR-eGR] metal5  (5H) length: 3.001009e+04um, number of vias: 6296
[10/13 12:40:24    118s] [NR-eGR] metal6  (6V) length: 3.361215e+04um, number of vias: 881
[10/13 12:40:24    118s] [NR-eGR] metal7  (7H) length: 5.009985e+03um, number of vias: 370
[10/13 12:40:24    118s] [NR-eGR] metal8  (8V) length: 3.602300e+03um, number of vias: 0
[10/13 12:40:24    118s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[10/13 12:40:24    118s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[10/13 12:40:24    118s] [NR-eGR] Total length: 2.772360e+05um, number of vias: 188749
[10/13 12:40:24    118s] [NR-eGR] --------------------------------------------------------------------------
[10/13 12:40:24    118s] [NR-eGR] Total eGR-routed clock nets wire length: 1.067468e+04um 
[10/13 12:40:24    118s] [NR-eGR] --------------------------------------------------------------------------
[10/13 12:40:24    118s] Early Global Route wiring runtime: 0.72 seconds, mem = 1671.8M
[10/13 12:40:24    118s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.720, REAL:0.226, MEM:1671.8M
[10/13 12:40:24    118s] Tdgp not successfully inited but do clear! skip clearing
[10/13 12:40:24    118s] End of congRepair (cpu=0:00:01.5, real=0:00:01.0)
[10/13 12:40:24    118s] *** Finishing placeDesign default flow ***
[10/13 12:40:24    118s] **placeDesign ... cpu = 0: 1:39, real = 0: 0:33, mem = 1668.8M **
[10/13 12:40:24    118s] Tdgp not successfully inited but do clear! skip clearing
[10/13 12:40:24    118s] 
[10/13 12:40:24    118s] *** Summary of all messages that are not suppressed in this session:
[10/13 12:40:24    118s] Severity  ID               Count  Summary                                  
[10/13 12:40:24    118s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[10/13 12:40:24    118s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[10/13 12:40:24    118s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[10/13 12:40:24    118s] *** Message Summary: 4 warning(s), 0 error(s)
[10/13 12:40:24    118s] 
[10/13 12:40:24    118s] <CMD> clearGlobalNets
[10/13 12:40:24    118s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
[10/13 12:40:24    118s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
[10/13 12:40:24    118s] <CMD> set sprCreateIeRingOffset 1.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeRingThreshold 1.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeRingLayers {}
[10/13 12:40:24    118s] <CMD> set sprCreateIeRingOffset 1.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeRingThreshold 1.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeRingLayers {}
[10/13 12:40:24    118s] <CMD> set sprCreateIeStripeWidth 10.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeStripeWidth 10.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeRingOffset 1.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeRingThreshold 1.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeRingLayers {}
[10/13 12:40:24    118s] <CMD> set sprCreateIeStripeWidth 10.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/13 12:40:24    118s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[10/13 12:40:24    118s] The ring targets are set to core/block ring wires.
[10/13 12:40:24    118s] addRing command will consider rows while creating rings.
[10/13 12:40:24    118s] addRing command will disallow rings to go over rows.
[10/13 12:40:24    118s] addRing command will ignore shorts while creating rings.
[10/13 12:40:24    118s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top metal7 bottom metal7 left metal6 right metal6} -width {top 0.6 bottom 0.6 left 0.6 right 0.6} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[10/13 12:40:24    118s] 
[10/13 12:40:24    118s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1668.8M)
[10/13 12:40:24    118s] Ring generation is complete.
[10/13 12:40:24    118s] vias are now being generated.
[10/13 12:40:24    118s] addRing created 8 wires.
[10/13 12:40:24    118s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[10/13 12:40:24    118s] +--------+----------------+----------------+
[10/13 12:40:24    118s] |  Layer |     Created    |     Deleted    |
[10/13 12:40:24    118s] +--------+----------------+----------------+
[10/13 12:40:24    118s] | metal6 |        4       |       NA       |
[10/13 12:40:24    118s] |  via6  |        8       |        0       |
[10/13 12:40:24    118s] | metal7 |        4       |       NA       |
[10/13 12:40:24    118s] +--------+----------------+----------------+
[10/13 12:40:24    118s] <CMD> set sprCreateIeRingOffset 1.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeRingThreshold 1.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeRingLayers {}
[10/13 12:40:24    118s] <CMD> set sprCreateIeRingOffset 1.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeRingThreshold 1.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeRingLayers {}
[10/13 12:40:24    118s] <CMD> set sprCreateIeStripeWidth 10.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeStripeWidth 10.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeRingOffset 1.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeRingThreshold 1.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeRingLayers {}
[10/13 12:40:24    118s] <CMD> set sprCreateIeStripeWidth 10.0
[10/13 12:40:24    118s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/13 12:40:24    118s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[10/13 12:40:24    118s] addStripe will allow jog to connect padcore ring and block ring.
[10/13 12:40:24    118s] 
[10/13 12:40:24    118s] Stripes will stop at the boundary of the specified area.
[10/13 12:40:24    118s] When breaking rings, the power planner will consider the existence of blocks.
[10/13 12:40:24    118s] Stripes will not extend to closest target.
[10/13 12:40:24    118s] The power planner will set stripe antenna targets to none (no trimming allowed).
[10/13 12:40:24    118s] Stripes will not be created over regions without power planning wires.
[10/13 12:40:24    118s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[10/13 12:40:24    118s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[10/13 12:40:24    118s] Offset for stripe breaking is set to 0.
[10/13 12:40:24    118s] <CMD> addStripe -nets {VDD VSS} -layer metal6 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start_from left -start_offset 0.5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal10 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[10/13 12:40:24    118s] 
[10/13 12:40:24    118s] Initialize fgc environment(mem: 1672.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.8M)
[10/13 12:40:24    118s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC51_core_keymem_n_109273' was increased to (52.250000 34.860001) (52.630001 36.345001) because cell geometry (52.250000 36.174999) (52.520000 36.345001) was outside the original block boundary.
[10/13 12:40:24    118s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:24    118s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC50_core_keymem_n_109271' was increased to (31.920000 39.060001) (32.299999 40.544998) because cell geometry (31.920000 40.375000) (32.189999 40.544998) was outside the original block boundary.
[10/13 12:40:24    118s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:24    118s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC49_core_keymem_n_110849' was increased to (33.820000 166.460007) (34.200001 167.945007) because cell geometry (33.820000 167.774994) (34.090000 167.945007) was outside the original block boundary.
[10/13 12:40:24    118s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:24    118s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC48_core_keymem_n_117737' was increased to (72.199997 113.260002) (72.580002 114.745003) because cell geometry (72.309998 114.574997) (72.580002 114.745003) was outside the original block boundary.
[10/13 12:40:24    118s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:24    118s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC47_core_dec_block_n_1131' was increased to (185.630005 64.260002) (186.009995 65.745003) because cell geometry (185.630005 65.574997) (185.899994 65.745003) was outside the original block boundary.
[10/13 12:40:24    118s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:24    118s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC46_core_keymem_n_109263' was increased to (121.980003 34.860001) (122.360001 36.345001) because cell geometry (122.089996 36.174999) (122.360001 36.345001) was outside the original block boundary.
[10/13 12:40:24    118s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:24    118s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC45_core_keymem_n_109277' was increased to (35.720001 47.459999) (36.099998 48.945000) because cell geometry (35.720001 48.775002) (35.990002 48.945000) was outside the original block boundary.
[10/13 12:40:24    118s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:24    118s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC44_core_keymem_n_109259' was increased to (85.309998 36.259998) (85.690002 37.744999) because cell geometry (85.309998 37.575001) (85.580002 37.744999) was outside the original block boundary.
[10/13 12:40:24    118s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:24    118s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC43_core_keymem_round_ctr_reg_0' was increased to (77.519997 88.059998) (77.900002 89.544998) because cell geometry (77.629997 89.375000) (77.900002 89.544998) was outside the original block boundary.
[10/13 12:40:24    118s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:24    118s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC42_core_new_sboxw_27' was increased to (106.779999 83.860001) (107.160004 85.345001) because cell geometry (106.889999 85.175003) (107.160004 85.345001) was outside the original block boundary.
[10/13 12:40:24    118s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:24    118s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC41_n_1531' was increased to (136.419998 103.459999) (136.990005 104.945000) because cell geometry (136.544998 104.775002) (136.850006 104.945000) was outside the original block boundary.
[10/13 12:40:24    118s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:24    118s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC40_core_new_sboxw_11' was increased to (99.559998 86.660004) (99.940002 88.144997) because cell geometry (99.669998 87.974998) (99.940002 88.144997) was outside the original block boundary.
[10/13 12:40:24    118s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:24    118s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC39_core_dec_block_n_3878' was increased to (176.699997 79.660004) (177.080002 81.144997) because cell geometry (176.809998 80.974998) (177.080002 81.144997) was outside the original block boundary.
[10/13 12:40:24    118s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:24    118s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC38_core_dec_block_n_541' was increased to (171.949997 68.459999) (172.330002 69.945000) because cell geometry (172.059998 69.775002) (172.330002 69.945000) was outside the original block boundary.
[10/13 12:40:24    118s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:24    118s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC37_core_dec_block_n_509' was increased to (162.259995 90.860001) (162.639999 92.345001) because cell geometry (162.259995 92.175003) (162.529999 92.345001) was outside the original block boundary.
[10/13 12:40:24    118s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:24    118s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC36_core_keymem_n_110790' was increased to (44.650002 138.460007) (45.029999 139.945007) because cell geometry (44.650002 139.774994) (44.919998 139.945007) was outside the original block boundary.
[10/13 12:40:24    118s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:24    118s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC35_core_dec_block_n_1122' was increased to (170.619995 90.860001) (171.000000 92.345001) because cell geometry (170.729996 92.175003) (171.000000 92.345001) was outside the original block boundary.
[10/13 12:40:24    118s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:24    118s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC34_core_keymem_n_112030' was increased to (87.779999 132.860001) (88.160004 134.345001) because cell geometry (87.779999 134.175003) (88.050003 134.345001) was outside the original block boundary.
[10/13 12:40:24    118s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:24    118s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC33_core_dec_block_n_415' was increased to (176.320007 85.260002) (176.699997 86.745003) because cell geometry (176.429993 86.574997) (176.699997 86.745003) was outside the original block boundary.
[10/13 12:40:24    118s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:24    118s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC32_n_1900' was increased to (186.580002 167.860001) (186.960007 169.345001) because cell geometry (186.690002 169.175003) (186.960007 169.345001) was outside the original block boundary.
[10/13 12:40:24    118s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:24    118s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[10/13 12:40:24    118s] To increase the message display limit, refer to the product command reference manual.
[10/13 12:40:25    119s] Loading cell geometries (cpu: 0:00:00.3, real: 0:00:01.0, peak mem: 1677.8M)
[10/13 12:40:25    119s] Loading wires (cpu: 0:00:00.2, real: 0:00:00.0, peak mem: 1698.8M)
[10/13 12:40:25    119s] Loading via instances (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1707.8M)
[10/13 12:40:25    119s] Starting stripe generation ...
[10/13 12:40:25    119s] Non-Default Mode Option Settings :
[10/13 12:40:25    119s]   NONE
[10/13 12:40:25    119s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[10/13 12:40:25    119s] Type 'man IMPPP-4055' for more detail.
[10/13 12:40:25    119s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1718.8M)
[10/13 12:40:25    119s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1718.8M)
[10/13 12:40:25    119s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1718.8M)
[10/13 12:40:25    119s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1718.8M)
[10/13 12:40:25    119s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1718.8M)
[10/13 12:40:25    119s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1718.8M)
[10/13 12:40:25    119s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1718.8M)
[10/13 12:40:25    119s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1718.8M)
[10/13 12:40:25    119s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1718.8M)
[10/13 12:40:25    119s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1718.8M)
[10/13 12:40:25    119s] Stripe generation is complete.
[10/13 12:40:25    119s] vias are now being generated.
[10/13 12:40:25    119s] addStripe created 82 wires.
[10/13 12:40:25    119s] ViaGen created 164 vias, deleted 0 via to avoid violation.
[10/13 12:40:25    119s] +--------+----------------+----------------+
[10/13 12:40:25    119s] |  Layer |     Created    |     Deleted    |
[10/13 12:40:25    119s] +--------+----------------+----------------+
[10/13 12:40:25    119s] | metal6 |       82       |       NA       |
[10/13 12:40:25    119s] |  via6  |       164      |        0       |
[10/13 12:40:25    119s] +--------+----------------+----------------+
[10/13 12:40:25    119s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[10/13 12:40:25    119s] addStripe will allow jog to connect padcore ring and block ring.
[10/13 12:40:25    119s] 
[10/13 12:40:25    119s] Stripes will stop at the boundary of the specified area.
[10/13 12:40:25    119s] When breaking rings, the power planner will consider the existence of blocks.
[10/13 12:40:25    119s] Stripes will not extend to closest target.
[10/13 12:40:25    119s] The power planner will set stripe antenna targets to none (no trimming allowed).
[10/13 12:40:25    119s] Stripes will not be created over regions without power planning wires.
[10/13 12:40:25    119s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[10/13 12:40:25    119s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[10/13 12:40:25    119s] Offset for stripe breaking is set to 0.
[10/13 12:40:25    119s] <CMD> addStripe -nets {VDD VSS} -layer metal7 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start_from bottom -start_offset 0.5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal10 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[10/13 12:40:25    119s] 
[10/13 12:40:25    119s] Initialize fgc environment(mem: 1718.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1718.8M)
[10/13 12:40:25    119s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC51_core_keymem_n_109273' was increased to (52.250000 34.860001) (52.630001 36.345001) because cell geometry (52.250000 36.174999) (52.520000 36.345001) was outside the original block boundary.
[10/13 12:40:25    119s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:25    119s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC50_core_keymem_n_109271' was increased to (31.920000 39.060001) (32.299999 40.544998) because cell geometry (31.920000 40.375000) (32.189999 40.544998) was outside the original block boundary.
[10/13 12:40:25    119s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:25    119s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC49_core_keymem_n_110849' was increased to (33.820000 166.460007) (34.200001 167.945007) because cell geometry (33.820000 167.774994) (34.090000 167.945007) was outside the original block boundary.
[10/13 12:40:25    119s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:25    119s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC48_core_keymem_n_117737' was increased to (72.199997 113.260002) (72.580002 114.745003) because cell geometry (72.309998 114.574997) (72.580002 114.745003) was outside the original block boundary.
[10/13 12:40:25    119s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:25    119s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC47_core_dec_block_n_1131' was increased to (185.630005 64.260002) (186.009995 65.745003) because cell geometry (185.630005 65.574997) (185.899994 65.745003) was outside the original block boundary.
[10/13 12:40:25    119s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:25    119s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC46_core_keymem_n_109263' was increased to (121.980003 34.860001) (122.360001 36.345001) because cell geometry (122.089996 36.174999) (122.360001 36.345001) was outside the original block boundary.
[10/13 12:40:25    119s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:25    119s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC45_core_keymem_n_109277' was increased to (35.720001 47.459999) (36.099998 48.945000) because cell geometry (35.720001 48.775002) (35.990002 48.945000) was outside the original block boundary.
[10/13 12:40:25    119s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:25    119s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC44_core_keymem_n_109259' was increased to (85.309998 36.259998) (85.690002 37.744999) because cell geometry (85.309998 37.575001) (85.580002 37.744999) was outside the original block boundary.
[10/13 12:40:25    119s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:25    119s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC43_core_keymem_round_ctr_reg_0' was increased to (77.519997 88.059998) (77.900002 89.544998) because cell geometry (77.629997 89.375000) (77.900002 89.544998) was outside the original block boundary.
[10/13 12:40:25    119s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:25    119s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC42_core_new_sboxw_27' was increased to (106.779999 83.860001) (107.160004 85.345001) because cell geometry (106.889999 85.175003) (107.160004 85.345001) was outside the original block boundary.
[10/13 12:40:25    119s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:25    119s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC41_n_1531' was increased to (136.419998 103.459999) (136.990005 104.945000) because cell geometry (136.544998 104.775002) (136.850006 104.945000) was outside the original block boundary.
[10/13 12:40:25    119s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:25    119s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC40_core_new_sboxw_11' was increased to (99.559998 86.660004) (99.940002 88.144997) because cell geometry (99.669998 87.974998) (99.940002 88.144997) was outside the original block boundary.
[10/13 12:40:25    119s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:25    119s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC39_core_dec_block_n_3878' was increased to (176.699997 79.660004) (177.080002 81.144997) because cell geometry (176.809998 80.974998) (177.080002 81.144997) was outside the original block boundary.
[10/13 12:40:25    119s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:25    119s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC38_core_dec_block_n_541' was increased to (171.949997 68.459999) (172.330002 69.945000) because cell geometry (172.059998 69.775002) (172.330002 69.945000) was outside the original block boundary.
[10/13 12:40:25    119s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:25    119s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC37_core_dec_block_n_509' was increased to (162.259995 90.860001) (162.639999 92.345001) because cell geometry (162.259995 92.175003) (162.529999 92.345001) was outside the original block boundary.
[10/13 12:40:25    119s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:25    119s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC36_core_keymem_n_110790' was increased to (44.650002 138.460007) (45.029999 139.945007) because cell geometry (44.650002 139.774994) (44.919998 139.945007) was outside the original block boundary.
[10/13 12:40:25    119s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:25    119s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC35_core_dec_block_n_1122' was increased to (170.619995 90.860001) (171.000000 92.345001) because cell geometry (170.729996 92.175003) (171.000000 92.345001) was outside the original block boundary.
[10/13 12:40:25    119s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:25    119s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC34_core_keymem_n_112030' was increased to (87.779999 132.860001) (88.160004 134.345001) because cell geometry (87.779999 134.175003) (88.050003 134.345001) was outside the original block boundary.
[10/13 12:40:25    119s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:25    119s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC33_core_dec_block_n_415' was increased to (176.320007 85.260002) (176.699997 86.745003) because cell geometry (176.429993 86.574997) (176.699997 86.745003) was outside the original block boundary.
[10/13 12:40:25    119s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:25    119s] **WARN: (IMPPP-133):	The block boundary of instance 'FE_DBTC32_n_1900' was increased to (186.580002 167.860001) (186.960007 169.345001) because cell geometry (186.690002 169.175003) (186.960007 169.345001) was outside the original block boundary.
[10/13 12:40:25    119s] Type 'man IMPPP-133' for more detail.
[10/13 12:40:25    119s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[10/13 12:40:25    119s] To increase the message display limit, refer to the product command reference manual.
[10/13 12:40:25    119s] Loading cell geometries (cpu: 0:00:00.3, real: 0:00:00.0, peak mem: 1718.8M)
[10/13 12:40:26    119s] Loading wires (cpu: 0:00:00.1, real: 0:00:01.0, peak mem: 1718.8M)
[10/13 12:40:26    120s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1718.8M)
[10/13 12:40:26    120s] Starting stripe generation ...
[10/13 12:40:26    120s] Non-Default Mode Option Settings :
[10/13 12:40:26    120s]   NONE
[10/13 12:40:26    120s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[10/13 12:40:26    120s] Type 'man IMPPP-4055' for more detail.
[10/13 12:40:26    120s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1718.8M)
[10/13 12:40:26    120s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1718.8M)
[10/13 12:40:26    120s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1718.8M)
[10/13 12:40:26    120s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1718.8M)
[10/13 12:40:26    120s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1718.8M)
[10/13 12:40:26    120s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1718.8M)
[10/13 12:40:26    120s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1718.8M)
[10/13 12:40:26    120s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1718.8M)
[10/13 12:40:26    120s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1718.8M)
[10/13 12:40:26    120s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1718.8M)
[10/13 12:40:26    120s] Stripe generation is complete.
[10/13 12:40:26    120s] vias are now being generated.
[10/13 12:40:26    120s] addStripe created 82 wires.
[10/13 12:40:26    120s] ViaGen created 3526 vias, deleted 0 via to avoid violation.
[10/13 12:40:26    120s] +--------+----------------+----------------+
[10/13 12:40:26    120s] |  Layer |     Created    |     Deleted    |
[10/13 12:40:26    120s] +--------+----------------+----------------+
[10/13 12:40:26    120s] |  via6  |      3526      |        0       |
[10/13 12:40:26    120s] | metal7 |       82       |       NA       |
[10/13 12:40:26    120s] +--------+----------------+----------------+
[10/13 12:40:26    120s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[10/13 12:40:26    120s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
[10/13 12:40:26    120s] *** Begin SPECIAL ROUTE on Thu Oct 13 12:40:26 2022 ***
[10/13 12:40:26    120s] SPECIAL ROUTE ran on directory: /users/student/mr111/hccheng22/private/pda/HW1-P&R-Tool/HW1
[10/13 12:40:26    120s] SPECIAL ROUTE ran on machine: ic51 (Linux 3.10.0-1160.25.1.el7.x86_64 Xeon 2.90Ghz)
[10/13 12:40:26    120s] 
[10/13 12:40:26    120s] Begin option processing ...
[10/13 12:40:26    120s] srouteConnectPowerBump set to false
[10/13 12:40:26    120s] routeSelectNet set to "VDD VSS"
[10/13 12:40:26    120s] routeSpecial set to true
[10/13 12:40:26    120s] srouteBlockPin set to "useLef"
[10/13 12:40:26    120s] srouteBottomLayerLimit set to 1
[10/13 12:40:26    120s] srouteBottomTargetLayerLimit set to 1
[10/13 12:40:26    120s] srouteConnectConverterPin set to false
[10/13 12:40:26    120s] srouteCrossoverViaBottomLayer set to 1
[10/13 12:40:26    120s] srouteCrossoverViaTopLayer set to 10
[10/13 12:40:26    120s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[10/13 12:40:26    120s] srouteFollowCorePinEnd set to 3
[10/13 12:40:26    120s] srouteJogControl set to "preferWithChanges differentLayer"
[10/13 12:40:26    120s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[10/13 12:40:26    120s] sroutePadPinAllPorts set to true
[10/13 12:40:26    120s] sroutePreserveExistingRoutes set to true
[10/13 12:40:26    120s] srouteRoutePowerBarPortOnBothDir set to true
[10/13 12:40:26    120s] srouteStopBlockPin set to "nearestTarget"
[10/13 12:40:26    120s] srouteTopLayerLimit set to 10
[10/13 12:40:26    120s] srouteTopTargetLayerLimit set to 10
[10/13 12:40:26    120s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2938.00 megs.
[10/13 12:40:26    120s] 
[10/13 12:40:26    120s] Reading DB technology information...
[10/13 12:40:26    120s] Finished reading DB technology information.
[10/13 12:40:26    120s] Reading floorplan and netlist information...
[10/13 12:40:26    120s] Finished reading floorplan and netlist information.
[10/13 12:40:26    120s] Read in 20 layers, 10 routing layers, 1 overlap layer
[10/13 12:40:26    120s] Read in 134 macros, 76 used
[10/13 12:40:26    120s] Read in 15670 components
[10/13 12:40:26    120s]   15670 core components: 0 unplaced, 15670 placed, 0 fixed
[10/13 12:40:26    120s] Read in 76 physical pins
[10/13 12:40:26    120s]   76 physical pins: 0 unplaced, 76 placed, 0 fixed
[10/13 12:40:26    120s] Read in 76 nets
[10/13 12:40:26    120s] Read in 2 special nets, 2 routed
[10/13 12:40:26    120s] Read in 31416 terminals
[10/13 12:40:26    120s] 2 nets selected.
[10/13 12:40:26    120s] 
[10/13 12:40:26    120s] Begin power routing ...
[10/13 12:40:26    120s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[10/13 12:40:26    120s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[10/13 12:40:26    120s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[10/13 12:40:26    120s] Type 'man IMPSR-1256' for more detail.
[10/13 12:40:26    120s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[10/13 12:40:26    120s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[10/13 12:40:26    120s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[10/13 12:40:26    120s] Type 'man IMPSR-1256' for more detail.
[10/13 12:40:26    120s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[10/13 12:40:26    120s] CPU time for FollowPin 0 seconds
[10/13 12:40:26    120s] CPU time for FollowPin 0 seconds
[10/13 12:40:26    120s]   Number of IO ports routed: 0
[10/13 12:40:26    120s]   Number of Block ports routed: 0
[10/13 12:40:26    120s]   Number of Stripe ports routed: 0
[10/13 12:40:26    120s]   Number of Core ports routed: 292
[10/13 12:40:26    120s]   Number of Pad ports routed: 0
[10/13 12:40:26    120s]   Number of Power Bump ports routed: 0
[10/13 12:40:26    120s]   Number of Followpin connections: 146
[10/13 12:40:26    120s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2940.00 megs.
[10/13 12:40:26    120s] 
[10/13 12:40:26    120s] 
[10/13 12:40:26    120s] 
[10/13 12:40:26    120s]  Begin updating DB with routing results ...
[10/13 12:40:26    120s]  Updating DB with 76 io pins ...
[10/13 12:40:26    120s]  Updating DB with 0 via definition ...
[10/13 12:40:26    120s] sroute created 438 wires.
[10/13 12:40:26    120s] ViaGen created 1460 vias, deleted 0 via to avoid violation.
[10/13 12:40:26    120s] +--------+----------------+----------------+
[10/13 12:40:26    120s] |  Layer |     Created    |     Deleted    |
[10/13 12:40:26    120s] +--------+----------------+----------------+
[10/13 12:40:26    120s] | metal1 |       438      |       NA       |
[10/13 12:40:26    120s] |  via1  |       292      |        0       |
[10/13 12:40:26    120s] |  via2  |       292      |        0       |
[10/13 12:40:26    120s] |  via3  |       292      |        0       |
[10/13 12:40:26    120s] |  via4  |       292      |        0       |
[10/13 12:40:26    120s] |  via5  |       292      |        0       |
[10/13 12:40:26    120s] +--------+----------------+----------------+
[10/13 12:40:26    120s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[10/13 12:40:26    120s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[10/13 12:40:26    120s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[10/13 12:40:26    120s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[10/13 12:40:26    120s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[10/13 12:40:26    120s] <CMD> routeDesign -globalDetail
[10/13 12:40:26    120s] ### Time Record (routeDesign) is installed.
[10/13 12:40:26    120s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1023.68 (MB), peak = 1146.29 (MB)
[10/13 12:40:26    120s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[10/13 12:40:26    120s] **INFO: User settings:
[10/13 12:40:26    120s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[10/13 12:40:26    120s] setNanoRouteMode -extractThirdPartyCompatible                   false
[10/13 12:40:26    120s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[10/13 12:40:26    120s] setNanoRouteMode -routeWithSiDriven                             false
[10/13 12:40:26    120s] setNanoRouteMode -routeWithTimingDriven                         false
[10/13 12:40:26    120s] setNanoRouteMode -timingEngine                                  {}
[10/13 12:40:26    120s] setDesignMode -process                                          45
[10/13 12:40:26    120s] setExtractRCMode -coupling_c_th                                 3
[10/13 12:40:26    120s] setExtractRCMode -engine                                        preRoute
[10/13 12:40:26    120s] setExtractRCMode -relative_c_th                                 0.03
[10/13 12:40:26    120s] setExtractRCMode -total_c_th                                    5
[10/13 12:40:26    120s] setDelayCalMode -engine                                         aae
[10/13 12:40:26    120s] setDelayCalMode -ignoreNetLoad                                  false
[10/13 12:40:26    120s] 
[10/13 12:40:26    120s] #**INFO: setDesignMode -flowEffort standard
[10/13 12:40:26    120s] #**INFO: multi-cut via swapping will not be performed after routing.
[10/13 12:40:26    120s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[10/13 12:40:26    120s] OPERPROF: Starting checkPlace at level 1, MEM:1695.1M
[10/13 12:40:26    120s] #spOpts: N=45 
[10/13 12:40:26    120s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1695.1M
[10/13 12:40:26    120s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1695.1M
[10/13 12:40:26    120s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/13 12:40:26    120s] SiteArray: non-trimmed site array dimensions = 145 x 1075
[10/13 12:40:26    120s] SiteArray: use 745,472 bytes
[10/13 12:40:26    120s] SiteArray: current memory after site array memory allocation 1695.1M
[10/13 12:40:26    120s] SiteArray: FP blocked sites are writable
[10/13 12:40:26    120s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.012, MEM:1695.1M
[10/13 12:40:26    120s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.013, MEM:1695.1M
[10/13 12:40:26    120s] Begin checking placement ... (start mem=1695.1M, init mem=1695.1M)
[10/13 12:40:26    120s] 
[10/13 12:40:26    120s] Running CheckPlace using 8 threads!...
[10/13 12:40:26    120s] 
[10/13 12:40:26    120s] ...checkPlace MT is done!
[10/13 12:40:26    120s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1695.1M
[10/13 12:40:26    120s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.008, MEM:1695.1M
[10/13 12:40:26    120s] *info: Placed = 15670         
[10/13 12:40:26    120s] *info: Unplaced = 0           
[10/13 12:40:26    120s] Placement Density:83.52%(34631/41463)
[10/13 12:40:26    120s] Placement Density (including fixed std cells):83.52%(34631/41463)
[10/13 12:40:26    120s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1695.1M
[10/13 12:40:26    120s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.005, MEM:1695.1M
[10/13 12:40:26    120s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=1695.1M)
[10/13 12:40:26    120s] OPERPROF: Finished checkPlace at level 1, CPU:0.210, REAL:0.091, MEM:1695.1M
[10/13 12:40:26    120s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[10/13 12:40:26    120s] 
[10/13 12:40:26    120s] changeUseClockNetStatus Option :  -noFixedNetWires 
[10/13 12:40:26    120s] *** Changed status on (0) nets in Clock.
[10/13 12:40:26    120s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1695.1M) ***
[10/13 12:40:26    120s] 
[10/13 12:40:26    120s] globalDetailRoute
[10/13 12:40:26    120s] 
[10/13 12:40:26    120s] ### Time Record (globalDetailRoute) is installed.
[10/13 12:40:26    120s] #Start globalDetailRoute on Thu Oct 13 12:40:26 2022
[10/13 12:40:26    120s] #
[10/13 12:40:26    120s] ### Time Record (Pre Callback) is installed.
[10/13 12:40:26    120s] ### Time Record (Pre Callback) is uninstalled.
[10/13 12:40:26    120s] ### Time Record (DB Import) is installed.
[10/13 12:40:26    120s] ### Time Record (Timing Data Generation) is installed.
[10/13 12:40:26    120s] ### Time Record (Timing Data Generation) is uninstalled.
[10/13 12:40:27    121s] ### Net info: total nets: 18855
[10/13 12:40:27    121s] ### Net info: dirty nets: 0
[10/13 12:40:27    121s] ### Net info: marked as disconnected nets: 0
[10/13 12:40:27    121s] #num needed restored net=0
[10/13 12:40:27    121s] #need_extraction net=0 (total=18855)
[10/13 12:40:27    121s] ### Net info: fully routed nets: 0
[10/13 12:40:27    121s] ### Net info: trivial (< 2 pins) nets: 2800
[10/13 12:40:27    121s] ### Net info: unrouted nets: 16055
[10/13 12:40:27    121s] ### Net info: re-extraction nets: 0
[10/13 12:40:27    121s] ### Net info: ignored nets: 0
[10/13 12:40:27    121s] ### Net info: skip routing nets: 0
[10/13 12:40:27    121s] ### import design signature (5): route=285021198 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1056196474 dirty_area=1442093599, del_dirty_area=0 cell=1237820171 placement=1053320158 pin_access=1
[10/13 12:40:27    121s] ### Time Record (DB Import) is uninstalled.
[10/13 12:40:27    121s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[10/13 12:40:27    121s] #RTESIG:78da8dcf3b0bc230140560677fc525ed50c16a5e9726abe0aa52d4552a8d6da1a692a4ff
[10/13 12:40:27    121s] #       df826b1f6e9773bfe19c28be1f73209cee184d3f94ca078353ce878389947221f79c3e86
[10/13 12:40:27    121s] #       d7ed40d6517cbe5c85564021696c3095715be8bd71e04d088dad363f821a813002890f6e
[10/13 12:40:27    121s] #       48478d420eafa2f5069267d7b5a38609c46524b95846c83990baa9eaf9560cb500e24361
[10/13 12:40:27    121s] #       cbc2958335b67f4f4909c476d6ccaa4c3108ae9feda6502e0f5098fd81340332b970f505
[10/13 12:40:27    121s] #       57c292dc
[10/13 12:40:27    121s] #
[10/13 12:40:27    121s] ### Time Record (Data Preparation) is installed.
[10/13 12:40:27    121s] #RTESIG:78da8dcfc10ac2300c0660cf3e45881e26386dd3c67557c1ab8aa8579958e7403b69bbf7
[10/13 12:40:27    121s] #       77e855376f21f920ff3f1a1f573b40123329d2a710fa2461bda376902a15a4f49cc4a93d
[10/13 12:40:27    121s] #       1d96381c8d37dbbdca0d08482a176d69fd149a603d041b63e5cac98770ce80122109d1b7
[10/13 12:40:27    121s] #       dbafc630c1b5b8070bc9b9aeef5f8d54ccfd4893ea474c0478abca5b772ac9b9020cb170
[10/13 12:40:27    121s] #       97c25f5a6b5df3f82535a0ab9ded540b3280ef743d8f332321faa6b38461dddfd470f607
[10/13 12:40:27    121s] #       ca25e0cf448317ee0b9f91
[10/13 12:40:27    121s] #
[10/13 12:40:27    121s] ### Time Record (Data Preparation) is uninstalled.
[10/13 12:40:27    121s] #Using multithreading with 8 threads.
[10/13 12:40:27    121s] ### Time Record (Data Preparation) is installed.
[10/13 12:40:27    121s] #Start routing data preparation on Thu Oct 13 12:40:27 2022
[10/13 12:40:27    121s] #
[10/13 12:40:27    121s] #Minimum voltage of a net in the design = 0.000.
[10/13 12:40:27    121s] #Maximum voltage of a net in the design = 1.100.
[10/13 12:40:27    121s] #Voltage range [0.000 - 1.100] has 18853 nets.
[10/13 12:40:27    121s] #Voltage range [1.100 - 1.100] has 1 net.
[10/13 12:40:27    121s] #Voltage range [0.000 - 0.000] has 1 net.
[10/13 12:40:27    121s] ### Time Record (Cell Pin Access) is installed.
[10/13 12:40:27    122s] ### Time Record (Cell Pin Access) is uninstalled.
[10/13 12:40:27    123s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[10/13 12:40:27    123s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[10/13 12:40:27    123s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[10/13 12:40:27    123s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/13 12:40:27    123s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/13 12:40:27    123s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/13 12:40:27    123s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[10/13 12:40:27    123s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[10/13 12:40:27    123s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[10/13 12:40:27    123s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[10/13 12:40:27    123s] #Monitoring time of adding inner blkg by smac
[10/13 12:40:27    123s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1041.11 (MB), peak = 1310.58 (MB)
[10/13 12:40:27    123s] #Regenerating Ggrids automatically.
[10/13 12:40:27    123s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[10/13 12:40:27    123s] #Using automatically generated G-grids.
[10/13 12:40:27    123s] #Done routing data preparation.
[10/13 12:40:27    123s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1042.09 (MB), peak = 1310.58 (MB)
[10/13 12:40:27    123s] #
[10/13 12:40:27    123s] #Finished routing data preparation on Thu Oct 13 12:40:27 2022
[10/13 12:40:27    123s] #
[10/13 12:40:27    123s] #Cpu time = 00:00:02
[10/13 12:40:27    123s] #Elapsed time = 00:00:01
[10/13 12:40:27    123s] #Increased memory = 13.08 (MB)
[10/13 12:40:27    123s] #Total memory = 1042.74 (MB)
[10/13 12:40:27    123s] #Peak memory = 1310.58 (MB)
[10/13 12:40:27    123s] #
[10/13 12:40:27    123s] ### Time Record (Data Preparation) is uninstalled.
[10/13 12:40:27    123s] ### Time Record (Global Routing) is installed.
[10/13 12:40:27    123s] #
[10/13 12:40:27    123s] #Start global routing on Thu Oct 13 12:40:27 2022
[10/13 12:40:27    123s] #
[10/13 12:40:27    123s] #
[10/13 12:40:27    123s] #Start global routing initialization on Thu Oct 13 12:40:27 2022
[10/13 12:40:27    123s] #
[10/13 12:40:27    123s] #Number of eco nets is 0
[10/13 12:40:27    123s] #
[10/13 12:40:27    123s] #Start global routing data preparation on Thu Oct 13 12:40:27 2022
[10/13 12:40:27    123s] #
[10/13 12:40:27    123s] ### build_merged_routing_blockage_rect_list starts on Thu Oct 13 12:40:27 2022 with memory = 1042.79 (MB), peak = 1310.58 (MB)
[10/13 12:40:27    123s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.00 [8]--
[10/13 12:40:27    123s] #Start routing resource analysis on Thu Oct 13 12:40:27 2022
[10/13 12:40:27    123s] #
[10/13 12:40:27    123s] ### init_is_bin_blocked starts on Thu Oct 13 12:40:27 2022 with memory = 1042.83 (MB), peak = 1310.58 (MB)
[10/13 12:40:27    123s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.00 [8]--
[10/13 12:40:27    123s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Oct 13 12:40:27 2022 with memory = 1044.93 (MB), peak = 1310.58 (MB)
[10/13 12:40:27    123s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --6.99 [8]--
[10/13 12:40:27    123s] ### adjust_flow_cap starts on Thu Oct 13 12:40:27 2022 with memory = 1045.89 (MB), peak = 1310.58 (MB)
[10/13 12:40:27    123s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.28 [8]--
[10/13 12:40:27    123s] ### adjust_partial_route_blockage starts on Thu Oct 13 12:40:27 2022 with memory = 1048.18 (MB), peak = 1310.58 (MB)
[10/13 12:40:27    123s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.00 [8]--
[10/13 12:40:27    123s] ### set_via_blocked starts on Thu Oct 13 12:40:27 2022 with memory = 1048.18 (MB), peak = 1310.58 (MB)
[10/13 12:40:27    123s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.28 [8]--
[10/13 12:40:27    123s] ### copy_flow starts on Thu Oct 13 12:40:27 2022 with memory = 1048.27 (MB), peak = 1310.58 (MB)
[10/13 12:40:27    123s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.26 [8]--
[10/13 12:40:27    123s] #Routing resource analysis is done on Thu Oct 13 12:40:27 2022
[10/13 12:40:27    123s] #
[10/13 12:40:27    123s] ### report_flow_cap starts on Thu Oct 13 12:40:27 2022 with memory = 1048.09 (MB), peak = 1310.58 (MB)
[10/13 12:40:27    123s] #  Resource Analysis:
[10/13 12:40:27    123s] #
[10/13 12:40:27    123s] #               Routing  #Avail      #Track     #Total     %Gcell
[10/13 12:40:27    123s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[10/13 12:40:27    123s] #  --------------------------------------------------------------
[10/13 12:40:27    123s] #  metal1         H        1508           0       10201    86.56%
[10/13 12:40:27    123s] #  metal2         V        1119           0       10201     0.00%
[10/13 12:40:27    123s] #  metal3         H        1508           0       10201     0.00%
[10/13 12:40:27    123s] #  metal4         V         758           0       10201     0.00%
[10/13 12:40:27    123s] #  metal5         H         754           0       10201     0.00%
[10/13 12:40:27    123s] #  metal6         V         459         299       10201     1.94%
[10/13 12:40:27    123s] #  metal7         H         129         122       10201    28.52%
[10/13 12:40:27    123s] #  metal8         V         252           0       10201     0.00%
[10/13 12:40:27    123s] #  metal9         H         101           0       10201     0.00%
[10/13 12:40:27    123s] #  metal10        V         102           0       10201     0.00%
[10/13 12:40:27    123s] #  --------------------------------------------------------------
[10/13 12:40:27    123s] #  Total                   6690       8.81%      102010    11.70%
[10/13 12:40:27    123s] #
[10/13 12:40:27    123s] #
[10/13 12:40:27    123s] #
[10/13 12:40:27    123s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.06 [8]--
[10/13 12:40:27    123s] ### analyze_m2_tracks starts on Thu Oct 13 12:40:27 2022 with memory = 1048.19 (MB), peak = 1310.58 (MB)
[10/13 12:40:27    123s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.00 [8]--
[10/13 12:40:27    123s] ### report_initial_resource starts on Thu Oct 13 12:40:27 2022 with memory = 1048.19 (MB), peak = 1310.58 (MB)
[10/13 12:40:27    123s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.00 [8]--
[10/13 12:40:27    123s] ### mark_pg_pins_accessibility starts on Thu Oct 13 12:40:27 2022 with memory = 1048.20 (MB), peak = 1310.58 (MB)
[10/13 12:40:27    123s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.00 [8]--
[10/13 12:40:27    123s] ### set_net_region starts on Thu Oct 13 12:40:27 2022 with memory = 1048.20 (MB), peak = 1310.58 (MB)
[10/13 12:40:27    123s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.00 [8]--
[10/13 12:40:27    123s] #
[10/13 12:40:27    123s] #Global routing data preparation is done on Thu Oct 13 12:40:27 2022
[10/13 12:40:27    123s] #
[10/13 12:40:27    123s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1048.12 (MB), peak = 1310.58 (MB)
[10/13 12:40:27    123s] #
[10/13 12:40:27    123s] ### prepare_level starts on Thu Oct 13 12:40:27 2022 with memory = 1048.13 (MB), peak = 1310.58 (MB)
[10/13 12:40:27    123s] ### init level 1 starts on Thu Oct 13 12:40:27 2022 with memory = 1048.14 (MB), peak = 1310.58 (MB)
[10/13 12:40:27    123s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.00 [8]--
[10/13 12:40:27    123s] ### Level 1 hgrid = 101 X 101
[10/13 12:40:27    123s] ### init level 2 starts on Thu Oct 13 12:40:27 2022 with memory = 1048.17 (MB), peak = 1310.58 (MB)
[10/13 12:40:27    123s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.65 [8]--
[10/13 12:40:27    123s] ### Level 2 hgrid = 26 X 26  (large_net only)
[10/13 12:40:27    123s] ### prepare_level_flow starts on Thu Oct 13 12:40:27 2022 with memory = 1048.73 (MB), peak = 1310.58 (MB)
[10/13 12:40:27    123s] ### init_flow_edge starts on Thu Oct 13 12:40:27 2022 with memory = 1048.73 (MB), peak = 1310.58 (MB)
[10/13 12:40:27    123s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.43 [8]--
[10/13 12:40:27    123s] ### init_flow_edge starts on Thu Oct 13 12:40:27 2022 with memory = 1048.73 (MB), peak = 1310.58 (MB)
[10/13 12:40:27    123s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.70 [8]--
[10/13 12:40:27    123s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.61 [8]--
[10/13 12:40:27    123s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.57 [8]--
[10/13 12:40:27    123s] #
[10/13 12:40:27    123s] #Global routing initialization is done on Thu Oct 13 12:40:27 2022
[10/13 12:40:27    123s] #
[10/13 12:40:27    123s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1048.56 (MB), peak = 1310.58 (MB)
[10/13 12:40:27    123s] #
[10/13 12:40:27    123s] ### routing large nets 
[10/13 12:40:27    123s] #start global routing iteration 1...
[10/13 12:40:27    123s] ### init_flow_edge starts on Thu Oct 13 12:40:27 2022 with memory = 1048.58 (MB), peak = 1310.58 (MB)
[10/13 12:40:27    123s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.79 [8]--
[10/13 12:40:27    123s] ### routing at level 2 (topmost level) iter 0
[10/13 12:40:28    124s] ### Uniform Hboxes (6x6)
[10/13 12:40:28    124s] ### routing at level 1 iter 0 for 0 hboxes
[10/13 12:40:28    124s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1055.70 (MB), peak = 1310.58 (MB)
[10/13 12:40:28    124s] #
[10/13 12:40:28    124s] #start global routing iteration 2...
[10/13 12:40:28    124s] ### init_flow_edge starts on Thu Oct 13 12:40:28 2022 with memory = 1055.72 (MB), peak = 1310.58 (MB)
[10/13 12:40:28    124s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.30 [8]--
[10/13 12:40:28    124s] ### cal_flow starts on Thu Oct 13 12:40:28 2022 with memory = 1055.75 (MB), peak = 1310.58 (MB)
[10/13 12:40:28    124s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --0.99 [8]--
[10/13 12:40:28    124s] ### routing at level 1 (topmost level) iter 0
[10/13 12:40:49    145s] ### measure_qor starts on Thu Oct 13 12:40:49 2022 with memory = 1116.20 (MB), peak = 1310.58 (MB)
[10/13 12:40:49    145s] ### measure_congestion starts on Thu Oct 13 12:40:49 2022 with memory = 1116.20 (MB), peak = 1310.58 (MB)
[10/13 12:40:49    145s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --1.00 [8]--
[10/13 12:40:49    145s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --4.09 [8]--
[10/13 12:40:49    145s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1070.83 (MB), peak = 1310.58 (MB)
[10/13 12:40:49    145s] #
[10/13 12:40:49    145s] #start global routing iteration 3...
[10/13 12:40:49    145s] ### routing at level 1 (topmost level) iter 1
[10/13 12:40:51    147s] ### measure_qor starts on Thu Oct 13 12:40:51 2022 with memory = 1106.79 (MB), peak = 1310.58 (MB)
[10/13 12:40:51    147s] ### measure_congestion starts on Thu Oct 13 12:40:51 2022 with memory = 1106.79 (MB), peak = 1310.58 (MB)
[10/13 12:40:51    147s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --1.00 [8]--
[10/13 12:40:51    147s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --4.76 [8]--
[10/13 12:40:51    147s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1078.94 (MB), peak = 1310.58 (MB)
[10/13 12:40:51    147s] #
[10/13 12:40:51    147s] ### route_end starts on Thu Oct 13 12:40:51 2022 with memory = 1078.94 (MB), peak = 1310.58 (MB)
[10/13 12:40:51    147s] #
[10/13 12:40:51    147s] #Total number of trivial nets (e.g. < 2 pins) = 2800 (skipped).
[10/13 12:40:51    147s] #Total number of routable nets = 16055.
[10/13 12:40:51    147s] #Total number of nets in the design = 18855.
[10/13 12:40:51    147s] #
[10/13 12:40:51    147s] #16055 routable nets have only global wires.
[10/13 12:40:51    147s] #
[10/13 12:40:51    147s] #Routed nets constraints summary:
[10/13 12:40:51    147s] #-----------------------------
[10/13 12:40:51    147s] #        Rules   Unconstrained  
[10/13 12:40:51    147s] #-----------------------------
[10/13 12:40:51    147s] #      Default           16055  
[10/13 12:40:51    147s] #-----------------------------
[10/13 12:40:51    147s] #        Total           16055  
[10/13 12:40:51    147s] #-----------------------------
[10/13 12:40:51    147s] #
[10/13 12:40:51    147s] #Routing constraints summary of the whole design:
[10/13 12:40:51    147s] #-----------------------------
[10/13 12:40:51    147s] #        Rules   Unconstrained  
[10/13 12:40:51    147s] #-----------------------------
[10/13 12:40:51    147s] #      Default           16055  
[10/13 12:40:51    147s] #-----------------------------
[10/13 12:40:51    147s] #        Total           16055  
[10/13 12:40:51    147s] #-----------------------------
[10/13 12:40:51    147s] #
[10/13 12:40:51    147s] ### cal_base_flow starts on Thu Oct 13 12:40:51 2022 with memory = 1078.95 (MB), peak = 1310.58 (MB)
[10/13 12:40:51    147s] ### init_flow_edge starts on Thu Oct 13 12:40:51 2022 with memory = 1078.95 (MB), peak = 1310.58 (MB)
[10/13 12:40:51    147s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --1.55 [8]--
[10/13 12:40:51    147s] ### cal_flow starts on Thu Oct 13 12:40:51 2022 with memory = 1078.95 (MB), peak = 1310.58 (MB)
[10/13 12:40:51    147s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --1.00 [8]--
[10/13 12:40:51    147s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --1.03 [8]--
[10/13 12:40:51    147s] ### report_overcon starts on Thu Oct 13 12:40:51 2022 with memory = 1078.95 (MB), peak = 1310.58 (MB)
[10/13 12:40:51    147s] #
[10/13 12:40:51    147s] #  Congestion Analysis: (blocked Gcells are excluded)
[10/13 12:40:51    147s] #
[10/13 12:40:51    147s] #                 OverCon       OverCon       OverCon          
[10/13 12:40:51    147s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[10/13 12:40:51    147s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon  Flow/Cap
[10/13 12:40:51    147s] #  --------------------------------------------------------------------------
[10/13 12:40:51    147s] #  metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.79  
[10/13 12:40:51    147s] #  metal2      169(1.66%)     24(0.24%)      3(0.03%)   (1.92%)     0.62  
[10/13 12:40:51    147s] #  metal3      172(1.69%)      1(0.01%)      0(0.00%)   (1.70%)     0.53  
[10/13 12:40:51    147s] #  metal4      234(2.29%)      0(0.00%)      0(0.00%)   (2.29%)     0.45  
[10/13 12:40:51    147s] #  metal5      109(1.07%)      0(0.00%)      0(0.00%)   (1.07%)     0.31  
[10/13 12:40:51    147s] #  metal6       57(0.57%)      0(0.00%)      0(0.00%)   (0.57%)     0.24  
[10/13 12:40:51    147s] #  metal7        2(0.03%)      0(0.00%)      0(0.00%)   (0.03%)     0.18  
[10/13 12:40:51    147s] #  metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.11  
[10/13 12:40:51    147s] #  metal9        5(0.05%)      0(0.00%)      0(0.00%)   (0.05%)     0.08  
[10/13 12:40:51    147s] #  metal10       5(0.05%)      0(0.00%)      0(0.00%)   (0.05%)     0.04  
[10/13 12:40:51    147s] #  --------------------------------------------------------------------------
[10/13 12:40:51    147s] #     Total    753(0.81%)     25(0.03%)      3(0.00%)   (0.84%)
[10/13 12:40:51    147s] #
[10/13 12:40:51    147s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[10/13 12:40:51    147s] #  Overflow after GR: 0.31% H + 0.53% V
[10/13 12:40:51    147s] #
[10/13 12:40:51    147s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --0.90 [8]--
[10/13 12:40:51    147s] ### cal_base_flow starts on Thu Oct 13 12:40:51 2022 with memory = 1078.96 (MB), peak = 1310.58 (MB)
[10/13 12:40:51    147s] ### init_flow_edge starts on Thu Oct 13 12:40:51 2022 with memory = 1078.96 (MB), peak = 1310.58 (MB)
[10/13 12:40:51    147s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --1.57 [8]--
[10/13 12:40:51    147s] ### cal_flow starts on Thu Oct 13 12:40:51 2022 with memory = 1078.96 (MB), peak = 1310.58 (MB)
[10/13 12:40:51    148s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --1.00 [8]--
[10/13 12:40:51    148s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --1.03 [8]--
[10/13 12:40:51    148s] ### export_cong_map starts on Thu Oct 13 12:40:51 2022 with memory = 1078.97 (MB), peak = 1310.58 (MB)
[10/13 12:40:51    148s] ### PDZT_Export::export_cong_map starts on Thu Oct 13 12:40:51 2022 with memory = 1079.18 (MB), peak = 1310.58 (MB)
[10/13 12:40:51    148s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --1.03 [8]--
[10/13 12:40:51    148s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --1.84 [8]--
[10/13 12:40:51    148s] ### import_cong_map starts on Thu Oct 13 12:40:51 2022 with memory = 1079.18 (MB), peak = 1310.58 (MB)
[10/13 12:40:51    148s] #Hotspot report including placement blocked areas
[10/13 12:40:51    148s] OPERPROF: Starting HotSpotCal at level 1, MEM:1740.1M
[10/13 12:40:51    148s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/13 12:40:51    148s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[10/13 12:40:51    148s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/13 12:40:51    148s] [hotspot] |   metal1(H)    |           1086.00 |           1089.00 |     5.60     5.60   207.20   201.60 |
[10/13 12:40:51    148s] [hotspot] |   metal2(V)    |              1.00 |              2.00 |   162.40    11.20   168.00    16.80 |
[10/13 12:40:51    148s] [hotspot] |   metal3(H)    |              7.00 |             35.00 |   184.80    33.60   207.20    44.80 |
[10/13 12:40:51    148s] [hotspot] |   metal4(V)    |             22.00 |             76.00 |   151.20   173.60   201.60   201.60 |
[10/13 12:40:51    148s] [hotspot] |   metal5(H)    |              3.00 |             17.00 |   151.20   179.20   162.40   190.40 |
[10/13 12:40:51    148s] [hotspot] |   metal6(V)    |              5.00 |             27.00 |   179.20    11.20   196.00    22.40 |
[10/13 12:40:51    148s] [hotspot] |   metal7(H)    |              2.00 |              9.00 |   162.40   179.20   173.60   184.80 |
[10/13 12:40:51    148s] [hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[10/13 12:40:51    148s] [hotspot] |   metal9(H)    |             12.00 |             32.00 |   179.20   162.40   196.00   201.60 |
[10/13 12:40:51    148s] [hotspot] |  metal10(V)    |              5.00 |              8.00 |   156.80   173.60   168.00   190.40 |
[10/13 12:40:51    148s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/13 12:40:51    148s] [hotspot] |      worst     | (metal1)  1086.00 | (metal1)  1089.00 |                                     |
[10/13 12:40:51    148s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/13 12:40:51    148s] [hotspot] |   all layers   |              7.00 |             34.00 |                                     |
[10/13 12:40:51    148s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/13 12:40:51    148s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 7.00, normalized total congestion hotspot area = 34.00 (area is in unit of 4 std-cell row bins)
[10/13 12:40:51    148s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 7.00/34.00 (area is in unit of 4 std-cell row bins)
[10/13 12:40:51    148s] [hotspot] max/total 7.00/34.00, big hotspot (>10) total 0.00
[10/13 12:40:51    148s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[10/13 12:40:51    148s] [hotspot] +-----+-------------------------------------+---------------+
[10/13 12:40:51    148s] [hotspot] | top |            hotspot bbox             | hotspot score |
[10/13 12:40:51    148s] [hotspot] +-----+-------------------------------------+---------------+
[10/13 12:40:51    148s] [hotspot] |  1  |   184.80    33.60   207.20    44.80 |        7.00   |
[10/13 12:40:51    148s] [hotspot] +-----+-------------------------------------+---------------+
[10/13 12:40:51    148s] [hotspot] |  2  |   156.80    11.20   173.60    22.40 |        5.00   |
[10/13 12:40:51    148s] [hotspot] +-----+-------------------------------------+---------------+
[10/13 12:40:51    148s] [hotspot] |  3  |   190.40    61.60   207.20    72.80 |        5.00   |
[10/13 12:40:51    148s] [hotspot] +-----+-------------------------------------+---------------+
[10/13 12:40:51    148s] [hotspot] |  4  |   184.80   134.40   207.20   145.60 |        5.00   |
[10/13 12:40:51    148s] [hotspot] +-----+-------------------------------------+---------------+
[10/13 12:40:51    148s] [hotspot] |  5  |   151.20   179.20   168.00   190.40 |        5.00   |
[10/13 12:40:51    148s] [hotspot] +-----+-------------------------------------+---------------+
[10/13 12:40:51    148s] Top 5 hotspots total area: 27.00
[10/13 12:40:51    148s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.060, REAL:0.031, MEM:1740.1M
[10/13 12:40:51    148s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --1.56 [8]--
[10/13 12:40:51    148s] ### update starts on Thu Oct 13 12:40:51 2022 with memory = 1078.01 (MB), peak = 1310.58 (MB)
[10/13 12:40:51    148s] #Complete Global Routing.
[10/13 12:40:51    148s] #Total wire length = 275893 um.
[10/13 12:40:51    148s] #Total half perimeter of net bounding box = 212117 um.
[10/13 12:40:51    148s] #Total wire length on LAYER metal1 = 519 um.
[10/13 12:40:51    148s] #Total wire length on LAYER metal2 = 62863 um.
[10/13 12:40:51    148s] #Total wire length on LAYER metal3 = 99442 um.
[10/13 12:40:51    148s] #Total wire length on LAYER metal4 = 49100 um.
[10/13 12:40:51    148s] #Total wire length on LAYER metal5 = 37640 um.
[10/13 12:40:51    148s] #Total wire length on LAYER metal6 = 17451 um.
[10/13 12:40:51    148s] #Total wire length on LAYER metal7 = 1826 um.
[10/13 12:40:51    148s] #Total wire length on LAYER metal8 = 5030 um.
[10/13 12:40:51    148s] #Total wire length on LAYER metal9 = 1218 um.
[10/13 12:40:51    148s] #Total wire length on LAYER metal10 = 804 um.
[10/13 12:40:51    148s] #Total number of vias = 129267
[10/13 12:40:51    148s] #Up-Via Summary (total 129267):
[10/13 12:40:51    148s] #           
[10/13 12:40:51    148s] #-----------------------
[10/13 12:40:51    148s] # metal1          60962
[10/13 12:40:51    148s] # metal2          43055
[10/13 12:40:51    148s] # metal3          14082
[10/13 12:40:51    148s] # metal4           5855
[10/13 12:40:51    148s] # metal5           3299
[10/13 12:40:51    148s] # metal6            877
[10/13 12:40:51    148s] # metal7            742
[10/13 12:40:51    148s] # metal8            274
[10/13 12:40:51    148s] # metal9            121
[10/13 12:40:51    148s] #-----------------------
[10/13 12:40:51    148s] #                129267 
[10/13 12:40:51    148s] #
[10/13 12:40:51    148s] ### update cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --3.97 [8]--
[10/13 12:40:51    148s] ### report_overcon starts on Thu Oct 13 12:40:51 2022 with memory = 1081.82 (MB), peak = 1310.58 (MB)
[10/13 12:40:51    148s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --1.00 [8]--
[10/13 12:40:51    148s] ### report_overcon starts on Thu Oct 13 12:40:51 2022 with memory = 1081.82 (MB), peak = 1310.58 (MB)
[10/13 12:40:51    148s] #Max overcon = 6 tracks.
[10/13 12:40:51    148s] #Total overcon = 0.84%.
[10/13 12:40:51    148s] #Worst layer Gcell overcon rate = 2.29%.
[10/13 12:40:51    148s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --0.99 [8]--
[10/13 12:40:51    148s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --1.39 [8]--
[10/13 12:40:51    148s] ### global_route design signature (8): route=1885033110 net_attr=1861797141
[10/13 12:40:51    148s] #
[10/13 12:40:51    148s] #Global routing statistics:
[10/13 12:40:51    148s] #Cpu time = 00:00:25
[10/13 12:40:51    148s] #Elapsed time = 00:00:24
[10/13 12:40:51    148s] #Increased memory = 27.48 (MB)
[10/13 12:40:51    148s] #Total memory = 1070.21 (MB)
[10/13 12:40:51    148s] #Peak memory = 1310.58 (MB)
[10/13 12:40:51    148s] #
[10/13 12:40:51    148s] #Finished global routing on Thu Oct 13 12:40:51 2022
[10/13 12:40:51    148s] #
[10/13 12:40:51    148s] #
[10/13 12:40:51    148s] ### Time Record (Global Routing) is uninstalled.
[10/13 12:40:51    148s] ### Time Record (Data Preparation) is installed.
[10/13 12:40:51    148s] ### Time Record (Data Preparation) is uninstalled.
[10/13 12:40:51    148s] ### track-assign external-init starts on Thu Oct 13 12:40:51 2022 with memory = 1068.13 (MB), peak = 1310.58 (MB)
[10/13 12:40:51    148s] ### Time Record (Track Assignment) is installed.
[10/13 12:40:51    148s] ### Time Record (Track Assignment) is uninstalled.
[10/13 12:40:51    148s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.64 [8]--
[10/13 12:40:51    148s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1068.14 (MB), peak = 1310.58 (MB)
[10/13 12:40:51    148s] ### track-assign engine-init starts on Thu Oct 13 12:40:51 2022 with memory = 1068.14 (MB), peak = 1310.58 (MB)
[10/13 12:40:51    148s] ### Time Record (Track Assignment) is installed.
[10/13 12:40:51    148s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.55 [8]--
[10/13 12:40:51    148s] ### track-assign core-engine starts on Thu Oct 13 12:40:51 2022 with memory = 1068.19 (MB), peak = 1310.58 (MB)
[10/13 12:40:51    148s] #Start Track Assignment.
[10/13 12:40:53    150s] #Done with 32732 horizontal wires in 4 hboxes and 33026 vertical wires in 4 hboxes.
[10/13 12:40:54    152s] #Done with 8152 horizontal wires in 4 hboxes and 7242 vertical wires in 4 hboxes.
[10/13 12:40:55    153s] #Done with 4 horizontal wires in 4 hboxes and 4 vertical wires in 4 hboxes.
[10/13 12:40:55    153s] #
[10/13 12:40:55    153s] #Track assignment summary:
[10/13 12:40:55    153s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[10/13 12:40:55    153s] #------------------------------------------------------------------------
[10/13 12:40:55    153s] # metal1       502.31 	  0.76%  	  0.00% 	  0.76%
[10/13 12:40:55    153s] # metal2     62218.51 	  0.11%  	  0.00% 	  0.00%
[10/13 12:40:55    153s] # metal3     98570.70 	  0.11%  	  0.00% 	  0.00%
[10/13 12:40:55    153s] # metal4     49092.26 	  0.09%  	  0.00% 	  0.00%
[10/13 12:40:55    153s] # metal5     37732.99 	  0.07%  	  0.00% 	  0.00%
[10/13 12:40:55    153s] # metal6     17414.85 	  0.10%  	  0.00% 	  0.00%
[10/13 12:40:55    153s] # metal7      1904.16 	  0.03%  	  0.00% 	  0.00%
[10/13 12:40:55    153s] # metal8      5128.58 	  0.07%  	  0.00% 	  0.00%
[10/13 12:40:55    153s] # metal9      1311.76 	  0.00%  	  0.00% 	  0.00%
[10/13 12:40:55    153s] # metal10      848.30 	  0.00%  	  0.00% 	  0.00%
[10/13 12:40:55    153s] #------------------------------------------------------------------------
[10/13 12:40:55    153s] # All      274724.43  	  0.10% 	  0.00% 	  0.00%
[10/13 12:40:55    153s] #Complete Track Assignment.
[10/13 12:40:55    153s] #Total wire length = 289051 um.
[10/13 12:40:55    153s] #Total half perimeter of net bounding box = 212117 um.
[10/13 12:40:55    153s] #Total wire length on LAYER metal1 = 10155 um.
[10/13 12:40:55    153s] #Total wire length on LAYER metal2 = 62284 um.
[10/13 12:40:55    153s] #Total wire length on LAYER metal3 = 103231 um.
[10/13 12:40:55    153s] #Total wire length on LAYER metal4 = 49104 um.
[10/13 12:40:55    153s] #Total wire length on LAYER metal5 = 37866 um.
[10/13 12:40:55    153s] #Total wire length on LAYER metal6 = 17488 um.
[10/13 12:40:55    153s] #Total wire length on LAYER metal7 = 1824 um.
[10/13 12:40:55    153s] #Total wire length on LAYER metal8 = 5053 um.
[10/13 12:40:55    153s] #Total wire length on LAYER metal9 = 1226 um.
[10/13 12:40:55    153s] #Total wire length on LAYER metal10 = 821 um.
[10/13 12:40:55    153s] #Total number of vias = 129267
[10/13 12:40:55    153s] #Up-Via Summary (total 129267):
[10/13 12:40:55    153s] #           
[10/13 12:40:55    153s] #-----------------------
[10/13 12:40:55    153s] # metal1          60962
[10/13 12:40:55    153s] # metal2          43055
[10/13 12:40:55    153s] # metal3          14082
[10/13 12:40:55    153s] # metal4           5855
[10/13 12:40:55    153s] # metal5           3299
[10/13 12:40:55    153s] # metal6            877
[10/13 12:40:55    153s] # metal7            742
[10/13 12:40:55    153s] # metal8            274
[10/13 12:40:55    153s] # metal9            121
[10/13 12:40:55    153s] #-----------------------
[10/13 12:40:55    153s] #                129267 
[10/13 12:40:55    153s] #
[10/13 12:40:55    153s] ### track_assign design signature (11): route=637156261
[10/13 12:40:55    153s] ### track-assign core-engine cpu:00:00:05, real:00:00:03, mem:1.1 GB, peak:1.3 GB --1.51 [8]--
[10/13 12:40:55    153s] ### Time Record (Track Assignment) is uninstalled.
[10/13 12:40:55    153s] #cpu time = 00:00:05, elapsed time = 00:00:03, memory = 1068.77 (MB), peak = 1310.58 (MB)
[10/13 12:40:55    153s] #
[10/13 12:40:55    153s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/13 12:40:55    153s] #Cpu time = 00:00:32
[10/13 12:40:55    153s] #Elapsed time = 00:00:28
[10/13 12:40:55    153s] #Increased memory = 39.18 (MB)
[10/13 12:40:55    153s] #Total memory = 1068.78 (MB)
[10/13 12:40:55    153s] #Peak memory = 1310.58 (MB)
[10/13 12:40:55    153s] #Using multithreading with 8 threads.
[10/13 12:40:55    153s] ### Time Record (Detail Routing) is installed.
[10/13 12:40:55    153s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[10/13 12:40:55    154s] #
[10/13 12:40:55    154s] #Start Detail Routing..
[10/13 12:40:55    154s] #start initial detail routing ...
[10/13 12:40:55    154s] ### Design has 0 dirty nets, has valid drcs
[10/13 12:41:09    245s] #   number of violations = 34
[10/13 12:41:09    245s] #
[10/13 12:41:09    245s] #    By Layer and Type :
[10/13 12:41:09    245s] #	         MetSpc    Short   CutSpc   Totals
[10/13 12:41:09    245s] #	metal1        0        0        0        0
[10/13 12:41:09    245s] #	metal2        3       21        1       25
[10/13 12:41:09    245s] #	metal3        3        5        0        8
[10/13 12:41:09    245s] #	metal4        0        1        0        1
[10/13 12:41:09    245s] #	Totals        6       27        1       34
[10/13 12:41:09    245s] #cpu time = 00:01:32, elapsed time = 00:00:14, memory = 1092.88 (MB), peak = 1548.48 (MB)
[10/13 12:41:09    245s] #start 1st optimization iteration ...
[10/13 12:41:10    247s] #   number of violations = 1
[10/13 12:41:10    247s] #
[10/13 12:41:10    247s] #    By Layer and Type :
[10/13 12:41:10    247s] #	          Short   Totals
[10/13 12:41:10    247s] #	metal1        0        0
[10/13 12:41:10    247s] #	metal2        1        1
[10/13 12:41:10    247s] #	Totals        1        1
[10/13 12:41:10    247s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1090.04 (MB), peak = 1548.48 (MB)
[10/13 12:41:10    247s] #start 2nd optimization iteration ...
[10/13 12:41:10    247s] #   number of violations = 2
[10/13 12:41:10    247s] #
[10/13 12:41:10    247s] #    By Layer and Type :
[10/13 12:41:10    247s] #	          Short   Totals
[10/13 12:41:10    247s] #	metal1        0        0
[10/13 12:41:10    247s] #	metal2        2        2
[10/13 12:41:10    247s] #	Totals        2        2
[10/13 12:41:10    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1087.80 (MB), peak = 1548.48 (MB)
[10/13 12:41:10    247s] #start 3rd optimization iteration ...
[10/13 12:41:10    247s] #   number of violations = 1
[10/13 12:41:10    247s] #
[10/13 12:41:10    247s] #    By Layer and Type :
[10/13 12:41:10    247s] #	          Short   Totals
[10/13 12:41:10    247s] #	metal1        0        0
[10/13 12:41:10    247s] #	metal2        1        1
[10/13 12:41:10    247s] #	Totals        1        1
[10/13 12:41:10    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1085.65 (MB), peak = 1548.48 (MB)
[10/13 12:41:10    247s] #start 4th optimization iteration ...
[10/13 12:41:10    247s] #   number of violations = 1
[10/13 12:41:10    247s] #
[10/13 12:41:10    247s] #    By Layer and Type :
[10/13 12:41:10    247s] #	          Short   Totals
[10/13 12:41:10    247s] #	metal1        0        0
[10/13 12:41:10    247s] #	metal2        1        1
[10/13 12:41:10    247s] #	Totals        1        1
[10/13 12:41:10    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1084.04 (MB), peak = 1548.48 (MB)
[10/13 12:41:10    247s] #start 5th optimization iteration ...
[10/13 12:41:10    248s] #   number of violations = 0
[10/13 12:41:10    248s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1082.85 (MB), peak = 1548.48 (MB)
[10/13 12:41:10    248s] #Complete Detail Routing.
[10/13 12:41:10    248s] #Total wire length = 278943 um.
[10/13 12:41:10    248s] #Total half perimeter of net bounding box = 212117 um.
[10/13 12:41:10    248s] #Total wire length on LAYER metal1 = 3717 um.
[10/13 12:41:10    248s] #Total wire length on LAYER metal2 = 76825 um.
[10/13 12:41:10    248s] #Total wire length on LAYER metal3 = 100611 um.
[10/13 12:41:10    248s] #Total wire length on LAYER metal4 = 49686 um.
[10/13 12:41:10    248s] #Total wire length on LAYER metal5 = 30061 um.
[10/13 12:41:10    248s] #Total wire length on LAYER metal6 = 12635 um.
[10/13 12:41:10    248s] #Total wire length on LAYER metal7 = 1146 um.
[10/13 12:41:10    248s] #Total wire length on LAYER metal8 = 3339 um.
[10/13 12:41:10    248s] #Total wire length on LAYER metal9 = 552 um.
[10/13 12:41:10    248s] #Total wire length on LAYER metal10 = 371 um.
[10/13 12:41:10    248s] #Total number of vias = 132845
[10/13 12:41:10    248s] #Up-Via Summary (total 132845):
[10/13 12:41:10    248s] #           
[10/13 12:41:10    248s] #-----------------------
[10/13 12:41:10    248s] # metal1          62567
[10/13 12:41:10    248s] # metal2          49859
[10/13 12:41:10    248s] # metal3          13700
[10/13 12:41:10    248s] # metal4           3833
[10/13 12:41:10    248s] # metal5           1755
[10/13 12:41:10    248s] # metal6            505
[10/13 12:41:10    248s] # metal7            434
[10/13 12:41:10    248s] # metal8            134
[10/13 12:41:10    248s] # metal9             58
[10/13 12:41:10    248s] #-----------------------
[10/13 12:41:10    248s] #                132845 
[10/13 12:41:10    248s] #
[10/13 12:41:10    248s] #Total number of DRC violations = 0
[10/13 12:41:10    248s] ### Time Record (Detail Routing) is uninstalled.
[10/13 12:41:10    248s] #Cpu time = 00:01:35
[10/13 12:41:10    248s] #Elapsed time = 00:00:15
[10/13 12:41:10    248s] #Increased memory = 11.97 (MB)
[10/13 12:41:10    248s] #Total memory = 1080.75 (MB)
[10/13 12:41:10    248s] #Peak memory = 1548.48 (MB)
[10/13 12:41:10    248s] ### Time Record (Post Route Wire Spreading) is installed.
[10/13 12:41:10    248s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[10/13 12:41:10    248s] #
[10/13 12:41:10    248s] #Start Post Route wire spreading..
[10/13 12:41:10    248s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[10/13 12:41:10    248s] #
[10/13 12:41:10    248s] #Start DRC checking..
[10/13 12:41:12    257s] #   number of violations = 0
[10/13 12:41:12    257s] #cpu time = 00:00:09, elapsed time = 00:00:01, memory = 1092.25 (MB), peak = 1548.48 (MB)
[10/13 12:41:12    257s] #CELL_VIEW aes,init has no DRC violation.
[10/13 12:41:12    257s] #Total number of DRC violations = 0
[10/13 12:41:12    257s] #
[10/13 12:41:12    257s] #Start data preparation for wire spreading...
[10/13 12:41:12    257s] #
[10/13 12:41:12    257s] #Data preparation is done on Thu Oct 13 12:41:12 2022
[10/13 12:41:12    257s] #
[10/13 12:41:12    257s] ### track-assign engine-init starts on Thu Oct 13 12:41:12 2022 with memory = 1092.25 (MB), peak = 1548.48 (MB)
[10/13 12:41:12    258s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.5 GB --1.39 [8]--
[10/13 12:41:12    258s] #
[10/13 12:41:12    258s] #Start Post Route Wire Spread.
[10/13 12:41:13    259s] #Done with 8008 horizontal wires in 7 hboxes and 4001 vertical wires in 7 hboxes.
[10/13 12:41:13    260s] #Complete Post Route Wire Spread.
[10/13 12:41:13    260s] #
[10/13 12:41:13    260s] #Total wire length = 283260 um.
[10/13 12:41:13    260s] #Total half perimeter of net bounding box = 212117 um.
[10/13 12:41:13    260s] #Total wire length on LAYER metal1 = 3727 um.
[10/13 12:41:13    260s] #Total wire length on LAYER metal2 = 77600 um.
[10/13 12:41:13    260s] #Total wire length on LAYER metal3 = 102754 um.
[10/13 12:41:13    260s] #Total wire length on LAYER metal4 = 50490 um.
[10/13 12:41:13    260s] #Total wire length on LAYER metal5 = 30444 um.
[10/13 12:41:13    260s] #Total wire length on LAYER metal6 = 12792 um.
[10/13 12:41:13    260s] #Total wire length on LAYER metal7 = 1154 um.
[10/13 12:41:13    260s] #Total wire length on LAYER metal8 = 3373 um.
[10/13 12:41:13    260s] #Total wire length on LAYER metal9 = 556 um.
[10/13 12:41:13    260s] #Total wire length on LAYER metal10 = 371 um.
[10/13 12:41:13    260s] #Total number of vias = 132845
[10/13 12:41:13    260s] #Up-Via Summary (total 132845):
[10/13 12:41:13    260s] #           
[10/13 12:41:13    260s] #-----------------------
[10/13 12:41:13    260s] # metal1          62567
[10/13 12:41:13    260s] # metal2          49859
[10/13 12:41:13    260s] # metal3          13700
[10/13 12:41:13    260s] # metal4           3833
[10/13 12:41:13    260s] # metal5           1755
[10/13 12:41:13    260s] # metal6            505
[10/13 12:41:13    260s] # metal7            434
[10/13 12:41:13    260s] # metal8            134
[10/13 12:41:13    260s] # metal9             58
[10/13 12:41:13    260s] #-----------------------
[10/13 12:41:13    260s] #                132845 
[10/13 12:41:13    260s] #
[10/13 12:41:13    260s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[10/13 12:41:13    260s] #
[10/13 12:41:13    260s] #Start DRC checking..
[10/13 12:41:14    269s] #   number of violations = 0
[10/13 12:41:14    269s] #cpu time = 00:00:09, elapsed time = 00:00:01, memory = 1093.53 (MB), peak = 1548.48 (MB)
[10/13 12:41:14    269s] #CELL_VIEW aes,init has no DRC violation.
[10/13 12:41:14    269s] #Total number of DRC violations = 0
[10/13 12:41:14    270s] #   number of violations = 0
[10/13 12:41:14    270s] #cpu time = 00:00:12, elapsed time = 00:00:02, memory = 1093.53 (MB), peak = 1548.48 (MB)
[10/13 12:41:14    270s] #CELL_VIEW aes,init has no DRC violation.
[10/13 12:41:14    270s] #Total number of DRC violations = 0
[10/13 12:41:14    270s] #Post Route wire spread is done.
[10/13 12:41:14    270s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[10/13 12:41:14    270s] #Total wire length = 283260 um.
[10/13 12:41:14    270s] #Total half perimeter of net bounding box = 212117 um.
[10/13 12:41:14    270s] #Total wire length on LAYER metal1 = 3727 um.
[10/13 12:41:14    270s] #Total wire length on LAYER metal2 = 77600 um.
[10/13 12:41:14    270s] #Total wire length on LAYER metal3 = 102754 um.
[10/13 12:41:14    270s] #Total wire length on LAYER metal4 = 50490 um.
[10/13 12:41:14    270s] #Total wire length on LAYER metal5 = 30444 um.
[10/13 12:41:14    270s] #Total wire length on LAYER metal6 = 12792 um.
[10/13 12:41:14    270s] #Total wire length on LAYER metal7 = 1154 um.
[10/13 12:41:14    270s] #Total wire length on LAYER metal8 = 3373 um.
[10/13 12:41:14    270s] #Total wire length on LAYER metal9 = 556 um.
[10/13 12:41:14    270s] #Total wire length on LAYER metal10 = 371 um.
[10/13 12:41:14    270s] #Total number of vias = 132845
[10/13 12:41:14    270s] #Up-Via Summary (total 132845):
[10/13 12:41:14    270s] #           
[10/13 12:41:14    270s] #-----------------------
[10/13 12:41:14    270s] # metal1          62567
[10/13 12:41:14    270s] # metal2          49859
[10/13 12:41:14    270s] # metal3          13700
[10/13 12:41:14    270s] # metal4           3833
[10/13 12:41:14    270s] # metal5           1755
[10/13 12:41:14    270s] # metal6            505
[10/13 12:41:14    270s] # metal7            434
[10/13 12:41:14    270s] # metal8            134
[10/13 12:41:14    270s] # metal9             58
[10/13 12:41:14    270s] #-----------------------
[10/13 12:41:14    270s] #                132845 
[10/13 12:41:14    270s] #
[10/13 12:41:14    270s] #detailRoute Statistics:
[10/13 12:41:14    270s] #Cpu time = 00:01:57
[10/13 12:41:14    270s] #Elapsed time = 00:00:19
[10/13 12:41:14    270s] #Increased memory = 22.63 (MB)
[10/13 12:41:14    270s] #Total memory = 1091.41 (MB)
[10/13 12:41:14    270s] #Peak memory = 1548.48 (MB)
[10/13 12:41:14    270s] ### global_detail_route design signature (39): route=696522619 flt_obj=0 vio=1905142130 shield_wire=1
[10/13 12:41:14    270s] ### Time Record (DB Export) is installed.
[10/13 12:41:14    270s] ### export design design signature (40): route=696522619 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1065681545 dirty_area=0, del_dirty_area=0 cell=1237820171 placement=1053320158 pin_access=1293947619
[10/13 12:41:14    270s] ### Time Record (DB Export) is uninstalled.
[10/13 12:41:14    270s] ### Time Record (Post Callback) is installed.
[10/13 12:41:14    270s] ### Time Record (Post Callback) is uninstalled.
[10/13 12:41:14    270s] #
[10/13 12:41:14    270s] #globalDetailRoute statistics:
[10/13 12:41:14    270s] #Cpu time = 00:02:30
[10/13 12:41:14    270s] #Elapsed time = 00:00:48
[10/13 12:41:14    270s] #Increased memory = 53.48 (MB)
[10/13 12:41:14    270s] #Total memory = 1079.06 (MB)
[10/13 12:41:14    270s] #Peak memory = 1548.48 (MB)
[10/13 12:41:14    270s] #Number of warnings = 0
[10/13 12:41:14    270s] #Total number of warnings = 1
[10/13 12:41:14    270s] #Number of fails = 0
[10/13 12:41:14    270s] #Total number of fails = 0
[10/13 12:41:14    270s] #Complete globalDetailRoute on Thu Oct 13 12:41:14 2022
[10/13 12:41:14    270s] #
[10/13 12:41:14    271s] ### import design signature (41): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1293947619
[10/13 12:41:14    271s] ### Time Record (globalDetailRoute) is uninstalled.
[10/13 12:41:15    271s] #Default setup view is reset to generic_view.
[10/13 12:41:15    271s] #Default setup view is reset to generic_view.
[10/13 12:41:15    271s] #routeDesign: cpu time = 00:02:30, elapsed time = 00:00:48, memory = 1044.10 (MB), peak = 1548.48 (MB)
[10/13 12:41:15    271s] 
[10/13 12:41:15    271s] *** Summary of all messages that are not suppressed in this session:
[10/13 12:41:15    271s] Severity  ID               Count  Summary                                  
[10/13 12:41:15    271s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[10/13 12:41:15    271s] *** Message Summary: 1 warning(s), 0 error(s)
[10/13 12:41:15    271s] 
[10/13 12:41:15    271s] ### Time Record (routeDesign) is uninstalled.
[10/13 12:41:15    271s] ### 
[10/13 12:41:15    271s] ###   Scalability Statistics
[10/13 12:41:15    271s] ### 
[10/13 12:41:15    271s] ### --------------------------------+----------------+----------------+----------------+
[10/13 12:41:15    271s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[10/13 12:41:15    271s] ### --------------------------------+----------------+----------------+----------------+
[10/13 12:41:15    271s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/13 12:41:15    271s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/13 12:41:15    271s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/13 12:41:15    271s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[10/13 12:41:15    271s] ###   DB Export                     |        00:00:01|        00:00:00|             1.0|
[10/13 12:41:15    271s] ###   Cell Pin Access               |        00:00:01|        00:00:00|             1.0|
[10/13 12:41:15    271s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[10/13 12:41:15    271s] ###   Global Routing                |        00:00:25|        00:00:24|             1.0|
[10/13 12:41:15    271s] ###   Track Assignment              |        00:00:05|        00:00:03|             1.5|
[10/13 12:41:15    271s] ###   Detail Routing                |        00:01:35|        00:00:15|             6.2|
[10/13 12:41:15    271s] ###   Post Route Wire Spreading     |        00:00:22|        00:00:04|             5.7|
[10/13 12:41:15    271s] ###   Entire Command                |        00:02:30|        00:00:48|             3.1|
[10/13 12:41:15    271s] ### --------------------------------+----------------+----------------+----------------+
[10/13 12:41:15    271s] ### 
[10/13 12:41:15    271s] <CMD> report_timing
[10/13 12:41:15    271s] AAE DB initialization (MEM=1788.09 CPU=0:00:00.0 REAL=0:00:00.0) 
[10/13 12:41:15    271s] #################################################################################
[10/13 12:41:15    271s] # Design Stage: PostRoute
[10/13 12:41:15    271s] # Design Name: aes
[10/13 12:41:15    271s] # Design Mode: 45nm
[10/13 12:41:15    271s] # Analysis Mode: MMMC Non-OCV 
[10/13 12:41:15    271s] # Parasitics Mode: No SPEF/RCDB
[10/13 12:41:15    271s] # Signoff Settings: SI Off 
[10/13 12:41:15    271s] #################################################################################
[10/13 12:41:15    271s] Extraction called for design 'aes' of instances=15670 and nets=18855 using extraction engine 'preRoute' .
[10/13 12:41:15    271s] PreRoute RC Extraction called for design aes.
[10/13 12:41:15    271s] RC Extraction called in multi-corner(1) mode.
[10/13 12:41:15    271s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/13 12:41:15    271s] Type 'man IMPEXT-6197' for more detail.
[10/13 12:41:15    271s] RCMode: PreRoute
[10/13 12:41:15    271s]       RC Corner Indexes            0   
[10/13 12:41:15    271s] Capacitance Scaling Factor   : 1.00000 
[10/13 12:41:15    271s] Resistance Scaling Factor    : 1.00000 
[10/13 12:41:15    271s] Clock Cap. Scaling Factor    : 1.00000 
[10/13 12:41:15    271s] Clock Res. Scaling Factor    : 1.00000 
[10/13 12:41:15    271s] Shrink Factor                : 1.00000
[10/13 12:41:15    271s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/13 12:41:15    271s] LayerId::1 widthSet size::1
[10/13 12:41:15    271s] LayerId::2 widthSet size::1
[10/13 12:41:15    271s] LayerId::3 widthSet size::1
[10/13 12:41:15    271s] LayerId::4 widthSet size::1
[10/13 12:41:15    271s] LayerId::5 widthSet size::1
[10/13 12:41:15    271s] LayerId::6 widthSet size::1
[10/13 12:41:15    271s] LayerId::7 widthSet size::1
[10/13 12:41:15    271s] LayerId::8 widthSet size::1
[10/13 12:41:15    271s] LayerId::9 widthSet size::1
[10/13 12:41:15    271s] LayerId::10 widthSet size::1
[10/13 12:41:15    271s] Updating RC grid for preRoute extraction ...
[10/13 12:41:15    271s] Initializing multi-corner resistance tables ...
[10/13 12:41:15    271s] **Info: Trial Route has Max Route Layer 15/10.
[10/13 12:41:15    271s] {RT generic_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[10/13 12:41:15    271s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.351285 ; uaWl: 1.000000 ; uaWlH: 0.349645 ; aWlH: 0.000000 ; Pmax: 0.865500 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[10/13 12:41:15    271s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1788.094M)
[10/13 12:41:15    272s] Topological Sorting (REAL = 0:00:00.0, MEM = 1845.5M, InitMEM = 1843.1M)
[10/13 12:41:15    272s] Calculate delays in Single mode...
[10/13 12:41:15    272s] Start delay calculation (fullDC) (8 T). (MEM=1845.48)
[10/13 12:41:15    272s] siFlow : Timing analysis mode is single, using late cdB files
[10/13 12:41:15    272s] Start AAE Lib Loading. (MEM=1861.95)
[10/13 12:41:15    272s] End AAE Lib Loading. (MEM=1871.48 CPU=0:00:00.0 Real=0:00:00.0)
[10/13 12:41:15    272s] End AAE Lib Interpolated Model. (MEM=1871.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/13 12:41:15    272s] First Iteration Infinite Tw... 
[10/13 12:41:15    272s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[10/13 12:41:15    272s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[10/13 12:41:15    272s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_4' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[10/13 12:41:15    272s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_5' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[10/13 12:41:15    272s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[10/13 12:41:15    272s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[10/13 12:41:15    272s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[10/13 12:41:15    272s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[10/13 12:41:15    273s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[10/13 12:41:16    278s] Total number of fetched objects 18702
[10/13 12:41:16    278s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/13 12:41:16    278s] End delay calculation. (MEM=2323.71 CPU=0:00:04.9 REAL=0:00:01.0)
[10/13 12:41:16    278s] End delay calculation (fullDC). (MEM=2173.86 CPU=0:00:06.0 REAL=0:00:01.0)
[10/13 12:41:16    278s] *** CDM Built up (cpu=0:00:07.3  real=0:00:01.0  mem= 2173.9M) ***
[10/13 12:41:17    279s] <CMD> getFillerMode -quiet
[10/13 12:41:17    279s] <CMD> addFiller -cell {FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 
FILLCELL_X8 FILLCELL_X16 FILLCELL_X32} -prefix FILL
[10/13 12:41:17    279s] **WARN: (IMPSP-5123):	Cell 
[10/13 12:41:17    279s] FILLCELL_X8 is not found.
[10/13 12:41:17    279s] Type 'man IMPSP-5123' for more detail.
[10/13 12:41:17    279s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[10/13 12:41:17    279s] Type 'man IMPSP-5217' for more detail.
[10/13 12:41:17    279s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2173.9M
[10/13 12:41:17    279s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2173.9M
[10/13 12:41:17    279s] #spOpts: N=45 
[10/13 12:41:17    279s] All LLGs are deleted
[10/13 12:41:17    279s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2173.9M
[10/13 12:41:17    279s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2173.9M
[10/13 12:41:17    279s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2173.9M
[10/13 12:41:17    279s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2173.9M
[10/13 12:41:17    279s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/13 12:41:17    280s] SiteArray: non-trimmed site array dimensions = 145 x 1075
[10/13 12:41:17    280s] SiteArray: use 745,472 bytes
[10/13 12:41:17    280s] SiteArray: current memory after site array memory allocation 2205.9M
[10/13 12:41:17    280s] SiteArray: FP blocked sites are writable
[10/13 12:41:17    280s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/13 12:41:17    280s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:2205.9M
[10/13 12:41:17    281s] Process 335359 wires and vias for routing blockage analysis
[10/13 12:41:17    281s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.860, REAL:0.134, MEM:2205.9M
[10/13 12:41:17    281s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:1.740, REAL:0.266, MEM:2205.9M
[10/13 12:41:17    281s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:1.750, REAL:0.272, MEM:2205.9M
[10/13 12:41:17    281s] [CPU] DPlace-Init (cpu=0:00:01.8, real=0:00:00.0, mem=2205.9MB).
[10/13 12:41:17    281s] OPERPROF:   Finished DPlace-Init at level 2, CPU:1.770, REAL:0.288, MEM:2205.9M
[10/13 12:41:17    281s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2205.9M
[10/13 12:41:17    281s]   Signal wire search tree: 332205 elements. (cpu=0:00:00.1, mem=0.0M)
[10/13 12:41:17    281s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.120, REAL:0.120, MEM:2205.9M
[10/13 12:41:17    281s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2205.9M
[10/13 12:41:17    281s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2205.9M
[10/13 12:41:17    281s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2205.9M
[10/13 12:41:17    281s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2205.9M
[10/13 12:41:17    281s] AddFiller init all instances time CPU:0.010, REAL:0.002
[10/13 12:41:17    281s] AddFiller main function time CPU:0.566, REAL:0.392
[10/13 12:41:17    281s] Filler instance commit time CPU:0.117, REAL:0.117
[10/13 12:41:17    281s] *INFO: Adding fillers to top-module.
[10/13 12:41:17    281s] *INFO:   Added 46 filler insts (cell FILLCELL_X32 / prefix FILL).
[10/13 12:41:17    281s] *INFO:   Added 169 filler insts (cell FILLCELL_X16 / prefix FILL).
[10/13 12:41:17    281s] *INFO:   Added 2727 filler insts (cell FILLCELL_X4 / prefix FILL).
[10/13 12:41:17    281s] *INFO:   Added 10599 filler insts (cell FILLCELL_X1 / prefix FILL).
[10/13 12:41:17    281s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILL).
[10/13 12:41:17    281s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.590, REAL:0.395, MEM:2205.9M
[10/13 12:41:17    281s] *INFO: Total 13541 filler insts added - prefix FILL (CPU: 0:00:02.5).
[10/13 12:41:17    281s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.590, REAL:0.395, MEM:2205.9M
[10/13 12:41:17    281s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2205.9M
[10/13 12:41:17    281s] For 13541 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[10/13 12:41:17    281s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.010, REAL:0.007, MEM:2205.9M
[10/13 12:41:17    281s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.600, REAL:0.403, MEM:2205.9M
[10/13 12:41:17    281s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.600, REAL:0.403, MEM:2205.9M
[10/13 12:41:17    281s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2205.9M
[10/13 12:41:17    281s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.010, MEM:2205.9M
[10/13 12:41:17    281s] All LLGs are deleted
[10/13 12:41:17    281s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2205.9M
[10/13 12:41:17    281s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2205.9M
[10/13 12:41:17    281s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:2.620, REAL:0.871, MEM:2205.9M
[10/13 12:41:17    281s] <CMD> saveDesign final
[10/13 12:41:17    281s] #% Begin save design ... (date=10/13 12:41:17, mem=1163.6M)
[10/13 12:41:18    281s] % Begin Save ccopt configuration ... (date=10/13 12:41:18, mem=1163.6M)
[10/13 12:41:18    281s] % End Save ccopt configuration ... (date=10/13 12:41:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1163.8M, current mem=1163.8M)
[10/13 12:41:18    282s] % Begin Save netlist data ... (date=10/13 12:41:18, mem=1163.8M)
[10/13 12:41:18    282s] Writing Binary DB to final.dat.tmp/vbin/aes.v.bin in multi-threaded mode...
[10/13 12:41:18    282s] % End Save netlist data ... (date=10/13 12:41:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1163.8M, current mem=1163.8M)
[10/13 12:41:18    282s] Saving symbol-table file in separate thread ...
[10/13 12:41:18    282s] Saving congestion map file in separate thread ...
[10/13 12:41:18    282s] Saving congestion map file final.dat.tmp/aes.route.congmap.gz ...
[10/13 12:41:18    282s] % Begin Save AAE data ... (date=10/13 12:41:18, mem=1164.4M)
[10/13 12:41:18    282s] Saving AAE Data ...
[10/13 12:41:18    282s] % End Save AAE data ... (date=10/13 12:41:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1164.4M, current mem=1164.4M)
[10/13 12:41:18    282s] Saving preference file final.dat.tmp/gui.pref.tcl ...
[10/13 12:41:18    282s] Saving mode setting ...
[10/13 12:41:18    282s] Saving global file ...
[10/13 12:41:18    282s] Saving Drc markers ...
[10/13 12:41:18    282s] ... No Drc file written since there is no markers found.
[10/13 12:41:18    282s] Saving special route data file in separate thread ...
[10/13 12:41:18    282s] Saving PG file in separate thread ...
[10/13 12:41:18    282s] Saving placement file in separate thread ...
[10/13 12:41:18    282s] Saving route file in separate thread ...
[10/13 12:41:18    282s] Saving property file in separate thread ...
[10/13 12:41:18    282s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/13 12:41:18    282s] Saving PG file final.dat.tmp/aes.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Thu Oct 13 12:41:18 2022)
[10/13 12:41:18    282s] Saving property file final.dat.tmp/aes.prop
[10/13 12:41:18    282s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1967.4M) ***
[10/13 12:41:18    282s] Save Adaptive View Pruning View Names to Binary file
[10/13 12:41:18    282s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1967.4M) ***
[10/13 12:41:18    282s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[10/13 12:41:18    282s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1959.4M) ***
[10/13 12:41:18    282s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[10/13 12:41:18    282s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/13 12:41:18    282s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=1943.4M) ***
[10/13 12:41:18    282s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[10/13 12:41:18    282s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[10/13 12:41:19    282s] #Saving pin access data to file final.dat.tmp/aes.apa ...
[10/13 12:41:19    282s] #
[10/13 12:41:19    282s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[10/13 12:41:19    282s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[10/13 12:41:19    282s] % Begin Save power constraints data ... (date=10/13 12:41:19, mem=1165.7M)
[10/13 12:41:19    282s] % End Save power constraints data ... (date=10/13 12:41:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1165.7M, current mem=1165.7M)
[10/13 12:41:22    285s] Generated self-contained design final.dat.tmp
[10/13 12:41:22    285s] #% End save design ... (date=10/13 12:41:22, total cpu=0:00:04.0, real=0:00:05.0, peak res=1165.8M, current mem=1165.8M)
[10/13 12:41:22    285s] *** Message Summary: 0 warning(s), 0 error(s)
[10/13 12:41:22    285s] 
[10/13 12:41:22    285s] <CMD> report_timing > timing.rpt
[10/13 12:41:22    285s] <CMD> summaryReport -noHtml -outfile summary.rpt
[10/13 12:41:22    285s] Start to collect the design information.
[10/13 12:41:22    285s] Build netlist information for Cell aes.
[10/13 12:41:22    285s] Finished collecting the design information.
[10/13 12:41:22    285s] Generating standard cells used in the design report.
[10/13 12:41:22    285s] Analyze library ... 
[10/13 12:41:22    285s] Analyze netlist ... 
[10/13 12:41:22    285s] Generating HFO information report.
[10/13 12:41:22    285s] Generate no-driven nets information report.
[10/13 12:41:22    285s] Analyze timing ... 
[10/13 12:41:22    285s] Analyze floorplan/placement ... 
[10/13 12:41:22    285s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1885.5M
[10/13 12:41:22    286s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1885.5M
[10/13 12:41:22    286s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1885.4M
[10/13 12:41:22    286s] Process 3964 wires and vias for routing blockage analysis
[10/13 12:41:22    286s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.040, REAL:0.008, MEM:1885.4M
[10/13 12:41:22    286s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.029, MEM:1885.4M
[10/13 12:41:22    286s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.034, MEM:1885.4M
[10/13 12:41:22    286s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1885.4M
[10/13 12:41:22    286s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1885.4M
[10/13 12:41:22    286s] Analysis Routing ...
[10/13 12:41:22    286s] Report saved in file summary.rpt
[10/13 12:41:22    286s] <CMD> verify_drc > drc.rpt
[10/13 12:41:22    286s]  *** Starting Verify DRC (MEM: 1885.4) ***
[10/13 12:41:22    286s] 
[10/13 12:41:22    286s]   VERIFY DRC ...... Starting Verification
[10/13 12:41:22    286s]   VERIFY DRC ...... Initializing
[10/13 12:41:22    286s]   VERIFY DRC ...... Deleting Existing Violations
[10/13 12:41:22    286s]   VERIFY DRC ...... Creating Sub-Areas
[10/13 12:41:22    286s]   VERIFY DRC ...... Using new threading
[10/13 12:41:23    287s]  VERIFY DRC ...... Sub-Area: {0.000 142.560 71.280 211.120} 7 of 9  Thread : 4
[10/13 12:41:23    287s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 71.280 71.280} 1 of 9  Thread : 3
[10/13 12:41:23    287s]  VERIFY DRC ...... Sub-Area: {142.560 142.560 212.610 211.120} 9 of 9  Thread : 7
[10/13 12:41:23    287s]  VERIFY DRC ...... Sub-Area: {142.560 0.000 212.610 71.280} 3 of 9  Thread : 0
[10/13 12:41:23    288s]  VERIFY DRC ...... Sub-Area: {71.280 142.560 142.560 211.120} 8 of 9  Thread : 7
[10/13 12:41:23    288s]  VERIFY DRC ...... Sub-Area: {71.280 0.000 142.560 71.280} 2 of 9  Thread : 0
[10/13 12:41:23    289s]  VERIFY DRC ...... Sub-Area: {0.000 71.280 71.280 142.560} 4 of 9  Thread : 0
[10/13 12:41:24    289s]  VERIFY DRC ...... Sub-Area: {142.560 71.280 212.610 142.560} 6 of 9  Thread : 7
[10/13 12:41:24    289s]  VERIFY DRC ...... Thread : 0 finished.
[10/13 12:41:24    289s]  VERIFY DRC ...... Sub-Area: {71.280 71.280 142.560 142.560} 5 of 9  Thread : 7
[10/13 12:41:24    289s]  VERIFY DRC ...... Thread : 7 finished.
[10/13 12:41:24    289s] 
[10/13 12:41:24    289s]   Verification Complete : 0 Viols.
[10/13 12:41:24    289s] 
[10/13 12:41:24    289s]  *** End Verify DRC (CPU: 0:00:03.7  ELAPSED TIME: 2.00  MEM: 108.0M) ***
[10/13 12:41:24    289s] 
[10/13 12:41:24    289s] 
[10/13 12:41:24    289s] *** Memory Usage v#1 (Current mem = 1977.477M, initial mem = 268.254M) ***
[10/13 12:41:24    289s] 
[10/13 12:41:24    289s] *** Summary of all messages that are not suppressed in this session:
[10/13 12:41:24    289s] Severity  ID               Count  Summary                                  
[10/13 12:41:24    289s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[10/13 12:41:24    289s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[10/13 12:41:24    289s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[10/13 12:41:24    289s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[10/13 12:41:24    289s] WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
[10/13 12:41:24    289s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[10/13 12:41:24    289s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[10/13 12:41:24    289s] WARNING   IMPPP-133        28656  The block boundary of instance '%s' was ...
[10/13 12:41:24    289s] WARNING   IMPPP-4055           2  The run time of addStripe will degrade w...
[10/13 12:41:24    289s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[10/13 12:41:24    289s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[10/13 12:41:24    289s] WARNING   IMPSP-5123           1  Cell %s is not found.                    
[10/13 12:41:24    289s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[10/13 12:41:24    289s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[10/13 12:41:24    289s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[10/13 12:41:24    289s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[10/13 12:41:24    289s] *** Message Summary: 28701 warning(s), 0 error(s)
[10/13 12:41:24    289s] 
[10/13 12:41:24    289s] --- Ending "Innovus" (totcpu=0:04:50, real=0:01:52, mem=1977.5M) ---
