OpenROAD v2.0-4818-g4174c3ad8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/germknedl/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/germknedl/tmp/merged.nom.lef at line 930.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/germknedl/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/germknedl/tmp/routing/17-global.def
[INFO ODB-0128] Design: adc_clkgen_with_edgedetect
[INFO ODB-0130]     Created 37 pins.
[INFO ODB-0131]     Created 1070 components and 4733 component-terminals.
[INFO ODB-0132]     Created 4 special nets and 4050 connections.
[INFO ODB-0133]     Created 286 nets and 683 connections.
[INFO ODB-0134] Finished DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/germknedl/tmp/routing/17-global.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   adc_clkgen_with_edgedetect
Die area:                 ( 0 0 ) ( 160000 64000 )
Number of track patterns: 12
Number of DEF vias:       3
Number of components:     1070
Number of terminals:      37
Number of snets:          4
Number of nets:           286

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 51.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 11241.
[INFO DRT-0033] mcon shape region query size = 15880.
[INFO DRT-0033] met1 shape region query size = 6506.
[INFO DRT-0033] via shape region query size = 660.
[INFO DRT-0033] met2 shape region query size = 404.
[INFO DRT-0033] via2 shape region query size = 528.
[INFO DRT-0033] met3 shape region query size = 423.
[INFO DRT-0033] via3 shape region query size = 528.
[INFO DRT-0033] met4 shape region query size = 156.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 80 pins.
[INFO DRT-0081]   Complete 33 unique inst patterns.
[INFO DRT-0084]   Complete 339 groups.
#scanned instances     = 1070
#unique  instances     = 51
#stdCellGenAp          = 632
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 482
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 601
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 111.95 (MB), peak = 111.95 (MB)

Number of guides:     1634

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 23 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 9 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 615.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 520.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 266.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 51.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 882 vertical wires in 1 frboxes and 571 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 65 vertical wires in 1 frboxes and 374 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 119.19 (MB), peak = 119.19 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 119.19 (MB), peak = 119.19 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:05, memory = 168.50 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:05, memory = 162.28 (MB).
    Completing 30% with 187 violations.
    elapsed time = 00:00:06, memory = 162.28 (MB).
    Completing 40% with 187 violations.
    elapsed time = 00:00:06, memory = 162.28 (MB).
    Completing 50% with 242 violations.
    elapsed time = 00:00:06, memory = 162.28 (MB).
    Completing 60% with 242 violations.
    elapsed time = 00:00:15, memory = 175.39 (MB).
    Completing 70% with 377 violations.
    elapsed time = 00:00:15, memory = 175.39 (MB).
    Completing 80% with 377 violations.
    elapsed time = 00:00:16, memory = 175.39 (MB).
[INFO DRT-0199]   Number of violations = 499.
Viol/Layer        met1    via   met2   met3
Metal Spacing      106      0     22      8
Recheck             36      0     22      9
Short              259      4     21     12
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:16, memory = 491.88 (MB), peak = 503.63 (MB)
Total wire length = 13160 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5056 um.
Total wire length on LAYER met2 = 3339 um.
Total wire length on LAYER met3 = 4715 um.
Total wire length on LAYER met4 = 49 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2098.
Up-via summary (total 2098):.

-----------------------
 FR_MASTERSLICE       0
            li1     683
           met1    1097
           met2     314
           met3       4
           met4       0
-----------------------
                   2098


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 499 violations.
    elapsed time = 00:00:00, memory = 491.88 (MB).
    Completing 20% with 499 violations.
    elapsed time = 00:00:02, memory = 491.88 (MB).
    Completing 30% with 397 violations.
    elapsed time = 00:00:03, memory = 491.88 (MB).
    Completing 40% with 397 violations.
    elapsed time = 00:00:04, memory = 491.88 (MB).
    Completing 50% with 341 violations.
    elapsed time = 00:00:04, memory = 491.88 (MB).
    Completing 60% with 341 violations.
    elapsed time = 00:00:07, memory = 491.88 (MB).
    Completing 70% with 246 violations.
    elapsed time = 00:00:07, memory = 491.88 (MB).
    Completing 80% with 246 violations.
    elapsed time = 00:00:09, memory = 491.88 (MB).
[INFO DRT-0199]   Number of violations = 98.
Viol/Layer        met1   met2
Metal Spacing       13      1
Short               82      2
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:09, memory = 492.08 (MB), peak = 503.86 (MB)
Total wire length = 12993 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4663 um.
Total wire length on LAYER met2 = 3228 um.
Total wire length on LAYER met3 = 5052 um.
Total wire length on LAYER met4 = 48 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2034.
Up-via summary (total 2034):.

-----------------------
 FR_MASTERSLICE       0
            li1     683
           met1    1025
           met2     322
           met3       4
           met4       0
-----------------------
                   2034


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 98 violations.
    elapsed time = 00:00:00, memory = 492.08 (MB).
    Completing 20% with 98 violations.
    elapsed time = 00:00:00, memory = 492.08 (MB).
    Completing 30% with 93 violations.
    elapsed time = 00:00:00, memory = 492.08 (MB).
    Completing 40% with 93 violations.
    elapsed time = 00:00:06, memory = 503.54 (MB).
    Completing 50% with 91 violations.
    elapsed time = 00:00:06, memory = 503.54 (MB).
    Completing 60% with 91 violations.
    elapsed time = 00:00:06, memory = 503.54 (MB).
    Completing 70% with 94 violations.
    elapsed time = 00:00:08, memory = 503.54 (MB).
    Completing 80% with 94 violations.
    elapsed time = 00:00:11, memory = 503.54 (MB).
[INFO DRT-0199]   Number of violations = 86.
Viol/Layer        met1   met3
Metal Spacing       16      3
Short               67      0
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:11, memory = 503.54 (MB), peak = 515.20 (MB)
Total wire length = 12968 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4655 um.
Total wire length on LAYER met2 = 3176 um.
Total wire length on LAYER met3 = 5083 um.
Total wire length on LAYER met4 = 53 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2047.
Up-via summary (total 2047):.

-----------------------
 FR_MASTERSLICE       0
            li1     683
           met1    1017
           met2     339
           met3       8
           met4       0
-----------------------
                   2047


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 86 violations.
    elapsed time = 00:00:02, memory = 511.60 (MB).
    Completing 20% with 86 violations.
    elapsed time = 00:00:03, memory = 505.43 (MB).
    Completing 30% with 44 violations.
    elapsed time = 00:00:03, memory = 505.43 (MB).
    Completing 40% with 44 violations.
    elapsed time = 00:00:03, memory = 505.43 (MB).
    Completing 50% with 44 violations.
    elapsed time = 00:00:03, memory = 505.43 (MB).
    Completing 60% with 44 violations.
    elapsed time = 00:00:05, memory = 506.45 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:05, memory = 506.45 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:05, memory = 506.45 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1
Metal Spacing        1
Short                4
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:06, memory = 518.11 (MB), peak = 518.11 (MB)
Total wire length = 12964 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4144 um.
Total wire length on LAYER met2 = 3176 um.
Total wire length on LAYER met3 = 5589 um.
Total wire length on LAYER met4 = 53 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2059.
Up-via summary (total 2059):.

-----------------------
 FR_MASTERSLICE       0
            li1     683
           met1     972
           met2     396
           met3       8
           met4       0
-----------------------
                   2059


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 518.11 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 518.11 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 518.11 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 518.11 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 518.11 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 518.11 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 518.11 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 518.11 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 518.11 (MB), peak = 518.11 (MB)
Total wire length = 12958 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4111 um.
Total wire length on LAYER met2 = 3170 um.
Total wire length on LAYER met3 = 5622 um.
Total wire length on LAYER met4 = 53 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2056.
Up-via summary (total 2056):.

-----------------------
 FR_MASTERSLICE       0
            li1     683
           met1     967
           met2     398
           met3       8
           met4       0
-----------------------
                   2056


[INFO DRT-0198] Complete detail routing.
Total wire length = 12958 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4111 um.
Total wire length on LAYER met2 = 3170 um.
Total wire length on LAYER met3 = 5622 um.
Total wire length on LAYER met4 = 53 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2056.
Up-via summary (total 2056):.

-----------------------
 FR_MASTERSLICE       0
            li1     683
           met1     967
           met2     398
           met3       8
           met4       0
-----------------------
                   2056


[INFO DRT-0267] cpu time = 00:00:57, elapsed time = 00:00:45, memory = 518.11 (MB), peak = 518.11 (MB)

[INFO DRT-0180] Post processing.
Saving to /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/germknedl/results/routing/adc_clkgen_with_edgedetect.def
