A complete RTL to GDS Synthesis of an asynchrounous 16 deep 8 bit FIFO using opensource synthesis tools.

List of Tools used-
1) Icarus Verilog and GTK wave - Verilog Description and RTL verification
2) Yosys - RTL synthesis
3) blifFandout - High fanout net synthesis
4) Graywolf - Placement
5) Q-router - Detailed Routing
6) Magic - VLSI Layout tool
7) Netgen - LVS
8) OpenSTA - Static timing analysis Tool
