// Seed: 2529318751
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    input uwire id_2,
    input tri0 id_3,
    output supply1 id_4,
    output wor id_5,
    input supply1 id_6,
    output supply1 id_7,
    output tri1 id_8,
    output tri0 id_9,
    output wor id_10,
    output tri1 id_11,
    input tri1 id_12,
    input tri1 id_13,
    input supply1 id_14,
    output supply0 id_15
    , id_18,
    input supply1 id_16
);
endmodule
module module_1 (
    input  tri1 id_0,
    output tri0 id_1,
    output wor  id_2,
    output wand id_3,
    output tri0 id_4,
    input  tri0 id_5
);
  integer id_7 = 1;
  module_0(
      id_3,
      id_5,
      id_5,
      id_0,
      id_3,
      id_3,
      id_5,
      id_1,
      id_2,
      id_4,
      id_3,
      id_2,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0
  );
endmodule
