# Loading project riscv-processor
# Compile of alu.v was successful.
# Compile of alu_tb.v failed with 13 errors.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v failed with 13 errors.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v failed with 1 errors.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v failed with 9 errors.
# 14 compiles, 4 failed with 36 errors.
# Compile of alu.v was successful.
# Compile of alu_tb.v failed with 6 errors.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v failed with 6 errors.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v failed with 3 errors.
# 14 compiles, 3 failed with 15 errors.
# Compile of alu.v was successful.
# Compile of alu_tb.v failed with 5 errors.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v failed with 5 errors.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v failed with 2 errors.
# 14 compiles, 3 failed with 12 errors.
# Compile of alu.v was successful.
# Compile of alu_tb.v failed with 4 errors.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v failed with 4 errors.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v failed with 1 errors.
# 14 compiles, 3 failed with 9 errors.
# Compile of alu.v was successful.
# Compile of alu_tb.v failed with 6 errors.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v failed with 6 errors.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v failed with 3 errors.
# 14 compiles, 3 failed with 15 errors.
# Compile of alu.v was successful.
# Compile of alu_tb.v failed with 3 errors.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v failed with 3 errors.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v was successful.
# 14 compiles, 2 failed with 6 errors.
# Compile of alu.v was successful.
# Compile of alu_tb.v failed with 3 errors.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v failed with 3 errors.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v was successful.
# 14 compiles, 2 failed with 6 errors.
# Compile of alu.v was successful.
# Compile of alu_tb.v failed with 2 errors.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v failed with 2 errors.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v was successful.
# 14 compiles, 2 failed with 4 errors.
# Compile of alu.v was successful.
# Compile of alu_tb.v failed with 1 errors.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v failed with 1 errors.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v was successful.
# 14 compiles, 2 failed with 2 errors.
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful with warnings.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v was successful with warnings.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v was successful.
# 14 compiles, 0 failed with no errors.
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful with warnings.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v was successful with warnings.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.alu_tb
# vsim work.alu_tb 
# Start time: 21:34:33 on Jul 05,2024
# Loading work.alu_tb
# Loading work.proc
# Loading work.latch
# Loading work.fetch
# Loading work.stallmem
# ** Error: (vsim-3037) Missing instance name in instantiation of 'decode_register_select'.
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/cpu File: /home/ikey/repos/riscv-processor/proc.v Line: 93
# Loading work.alu
# Loading work.left_barrel_shifter
# Loading work.right_barrel_shifter
# Loading work.memory2c
# Error loading design
# End time: 21:34:33 on Jul 05,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 13
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful with warnings.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v was successful with warnings.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.alu_tb
# vsim work.alu_tb 
# Start time: 21:47:16 on Jul 05,2024
# Loading work.alu_tb
# Loading work.proc
# Loading work.latch
# Loading work.fetch
# Loading work.stallmem
# Loading work.decode_register_select
# Loading work.decode_logic
# Loading work.reg_file
# Loading work.alu
# Loading work.left_barrel_shifter
# Loading work.right_barrel_shifter
# Loading work.memory2c
# Loading work.dflop
# Loading work.reg_dflop
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: /home/ikey/repos/riscv-processor/stallmem.v(43).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/fet/icache File: /home/ikey/repos/riscv-processor/fetch.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_to_mem'. The port definition is at: /home/ikey/repos/riscv-processor/decode.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/drs File: /home/ikey/repos/riscv-processor/proc.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (10) for port 'q'. The port definition is at: /home/ikey/repos/riscv-processor/latch.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/drs/function_code_latch File: /home/ikey/repos/riscv-processor/decode.v Line: 57
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'q'. The port definition is at: /home/ikey/repos/riscv-processor/latch.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/drs/immediate_latch File: /home/ikey/repos/riscv-processor/decode.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'imm'. The port definition is at: decode_logic.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/drs/dec File: /home/ikey/repos/riscv-processor/decode.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'func'. The port definition is at: decode_logic.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/drs/dec File: /home/ikey/repos/riscv-processor/decode.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_in'. The port definition is at: memory2c.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/dcache File: /home/ikey/repos/riscv-processor/proc.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: memory2c.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/dcache File: /home/ikey/repos/riscv-processor/proc.v Line: 97
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful with warnings.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v was successful with warnings.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.alu_tb
# End time: 22:44:50 on Jul 05,2024, Elapsed time: 0:57:34
# Errors: 0, Warnings: 11
# vsim work.alu_tb 
# Start time: 22:44:50 on Jul 05,2024
# Loading work.alu_tb
# Loading work.proc
# Loading work.latch
# Loading work.fetch
# Loading work.stallmem
# Loading work.decode_register_select
# Loading work.decode_logic
# Loading work.reg_file
# Loading work.alu
# Loading work.left_barrel_shifter
# Loading work.right_barrel_shifter
# Loading work.memory2c
# Loading work.dflop
# Loading work.reg_dflop
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: /home/ikey/repos/riscv-processor/stallmem.v(43).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/fet/icache File: /home/ikey/repos/riscv-processor/fetch.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: memory2c.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/dcache File: /home/ikey/repos/riscv-processor/proc.v Line: 97
# Compile of alu.v was successful.
# Compile of alu_tb.v failed with 4 errors.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v failed with 4 errors.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v failed with 4 errors.
# Compile of hazards.v failed with 6 errors.
# 15 compiles, 4 failed with 18 errors.
# Compile of alu.v was successful.
# Compile of alu_tb.v failed with 4 errors.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v failed with 4 errors.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v failed with 4 errors.
# Compile of hazards.v was successful.
# 15 compiles, 3 failed with 12 errors.
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful with warnings.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v was successful with warnings.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v was successful.
# Compile of hazards.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.alu_tb
# End time: 11:38:17 on Jul 06,2024, Elapsed time: 12:53:27
# Errors: 0, Warnings: 9
# vsim work.alu_tb 
# Start time: 11:38:17 on Jul 06,2024
# Loading work.alu_tb
# Loading work.proc
# Loading work.hazards_controller
# Loading work.latch
# Loading work.fetch
# Loading work.stallmem
# Loading work.decode_register_select
# Loading work.decode_logic
# Loading work.alu
# Loading work.left_barrel_shifter
# Loading work.right_barrel_shifter
# Loading work.reg_file
# Loading work.memory2c
# Loading work.dflop
# Loading work.reg_dflop
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: /home/ikey/repos/riscv-processor/stallmem.v(43).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/fet/icache File: /home/ikey/repos/riscv-processor/fetch.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: memory2c.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/dcache File: /home/ikey/repos/riscv-processor/proc.v Line: 102
add wave -position end sim:/alu_tb/cpu/*
run
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
run
run
run
run
run
run
# Widget is not a tree: .main_pane.wave.interior.cs.body.pw.wf.tree.
add wave -position insertpoint sim:/alu_tb/cpu/drs/*
run
run
run
run
run
run
run
run
# Compile of alu.v was successful.
# Compile of alu_tb.v failed with 4 errors.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v failed with 4 errors.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v failed with 4 errors.
# Compile of hazards.v was successful.
# 15 compiles, 3 failed with 12 errors.
# Compile of alu.v was successful.
# Compile of alu_tb.v failed with 2 errors.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v failed with 2 errors.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v failed with 2 errors.
# Compile of hazards.v was successful.
# 15 compiles, 3 failed with 6 errors.
# Compile of alu.v was successful.
# Compile of alu_tb.v failed with 1 errors.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v failed with 1 errors.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v failed with 1 errors.
# Compile of hazards.v was successful.
# 15 compiles, 3 failed with 3 errors.
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful with warnings.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v was successful with warnings.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v was successful.
# Compile of hazards.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.alu_tb
# End time: 12:10:49 on Jul 06,2024, Elapsed time: 0:32:32
# Errors: 0, Warnings: 7
# vsim work.alu_tb 
# Start time: 12:10:49 on Jul 06,2024
# Loading work.alu_tb
# Loading work.proc
# Loading work.hazards_controller
# Loading work.latch
# Loading work.fetch
# Loading work.stallmem
# Loading work.decode_register_select
# Loading work.decode_logic
# Loading work.alu
# Loading work.left_barrel_shifter
# Loading work.right_barrel_shifter
# Loading work.reg_file
# Loading work.memory2c
# Loading work.dflop
# Loading work.reg_dflop
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: /home/ikey/repos/riscv-processor/stallmem.v(43).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/fet/icache File: /home/ikey/repos/riscv-processor/fetch.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: memory2c.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/dcache File: /home/ikey/repos/riscv-processor/proc.v Line: 102
run
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
add wave -position insertpoint sim:/alu_tb/cpu/*
add wave -position insertpoint sim:/alu_tb/cpu/drs/*
run
run
run
run
run
run
run
# Compile of alu.v was successful.
# Compile of alu_tb.v failed with 1 errors.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v failed with 1 errors.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v failed with 1 errors.
# Compile of hazards.v was successful.
# 15 compiles, 3 failed with 3 errors.
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful with warnings.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v was successful with warnings.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v was successful.
# Compile of hazards.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.alu_tb
# End time: 12:58:56 on Jul 06,2024, Elapsed time: 0:48:07
# Errors: 0, Warnings: 5
# vsim work.alu_tb 
# Start time: 12:58:56 on Jul 06,2024
# Loading work.alu_tb
# Loading work.proc
# Loading work.hazards_controller
# Loading work.latch
# Loading work.fetch
# Loading work.stallmem
# Loading work.decode_register_select
# Loading work.decode_logic
# Loading work.alu
# Loading work.left_barrel_shifter
# Loading work.right_barrel_shifter
# Loading work.reg_file
# Loading work.memory2c
# Loading work.dflop
# Loading work.reg_dflop
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: /home/ikey/repos/riscv-processor/stallmem.v(43).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/fet/icache File: /home/ikey/repos/riscv-processor/fetch.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: memory2c.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/dcache File: /home/ikey/repos/riscv-processor/proc.v Line: 100
add wave -position insertpoint sim:/alu_tb/cpu/*
add wave -position insertpoint sim:/alu_tb/cpu/hazards/*
add wave -position insertpoint sim:/alu_tb/cpu/drs/*
run
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
run
run
run
run
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful with warnings.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v was successful with warnings.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v was successful.
# Compile of hazards.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.alu_tb
# End time: 13:08:17 on Jul 06,2024, Elapsed time: 0:09:21
# Errors: 0, Warnings: 4
# vsim work.alu_tb 
# Start time: 13:08:17 on Jul 06,2024
# Loading work.alu_tb
# Loading work.proc
# Loading work.hazards_controller
# Loading work.latch
# Loading work.fetch
# Loading work.stallmem
# Loading work.decode_register_select
# Loading work.decode_logic
# Loading work.alu
# Loading work.left_barrel_shifter
# Loading work.right_barrel_shifter
# Loading work.reg_file
# Loading work.memory2c
# Loading work.dflop
# Loading work.reg_dflop
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: /home/ikey/repos/riscv-processor/stallmem.v(43).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/fet/icache File: /home/ikey/repos/riscv-processor/fetch.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: memory2c.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/dcache File: /home/ikey/repos/riscv-processor/proc.v Line: 100
add wave -position insertpoint sim:/alu_tb/cpu/*
add wave -position insertpoint sim:/alu_tb/cpu/hazards/*
add wave -position insertpoint sim:/alu_tb/cpu/drs/*
run
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
run
run
run
run
run
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful with warnings.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v was successful with warnings.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v was successful.
# Compile of hazards.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.alu_tb
# End time: 13:10:10 on Jul 06,2024, Elapsed time: 0:01:53
# Errors: 0, Warnings: 4
# vsim work.alu_tb 
# Start time: 13:10:10 on Jul 06,2024
# Loading work.alu_tb
# Loading work.proc
# Loading work.hazards_controller
# Loading work.latch
# Loading work.fetch
# Loading work.stallmem
# Loading work.decode_register_select
# Loading work.decode_logic
# Loading work.alu
# Loading work.left_barrel_shifter
# Loading work.right_barrel_shifter
# Loading work.reg_file
# Loading work.memory2c
# Loading work.dflop
# Loading work.reg_dflop
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: /home/ikey/repos/riscv-processor/stallmem.v(43).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/fet/icache File: /home/ikey/repos/riscv-processor/fetch.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: memory2c.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/dcache File: /home/ikey/repos/riscv-processor/proc.v Line: 100
add wave -position insertpoint sim:/alu_tb/cpu/*
add wave -position insertpoint sim:/alu_tb/cpu/hazards/*
add wave -position insertpoint sim:/alu_tb/cpu/drs/*
add wave -position 44 sim:/alu_tb/cpu/drs
# ** UI-Msg: (vish-4014) No objects found matching '/alu_tb/cpu/drs'.
run
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
run
run
run
run
run
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful with warnings.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v was successful with warnings.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v was successful.
# Compile of hazards.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.alu_tb
# End time: 13:15:53 on Jul 06,2024, Elapsed time: 0:05:43
# Errors: 0, Warnings: 4
# vsim work.alu_tb 
# Start time: 13:15:53 on Jul 06,2024
# Loading work.alu_tb
# Loading work.proc
# Loading work.hazards_controller
# Loading work.latch
# Loading work.fetch
# Loading work.stallmem
# Loading work.decode_register_select
# Loading work.decode_logic
# Loading work.alu
# Loading work.left_barrel_shifter
# Loading work.right_barrel_shifter
# Loading work.reg_file
# Loading work.memory2c
# Loading work.dflop
# Loading work.reg_dflop
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: /home/ikey/repos/riscv-processor/stallmem.v(43).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/fet/icache File: /home/ikey/repos/riscv-processor/fetch.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: memory2c.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/dcache File: /home/ikey/repos/riscv-processor/proc.v Line: 100
add wave -position insertpoint sim:/alu_tb/cpu/*
add wave -position insertpoint sim:/alu_tb/cpu/hazards/*
add wave -position insertpoint sim:/alu_tb/cpu/drs/*
run
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
run
run
run
run
run
run
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful with warnings.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v was successful with warnings.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v was successful.
# Compile of hazards.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.alu_tb
# End time: 13:18:41 on Jul 06,2024, Elapsed time: 0:02:48
# Errors: 0, Warnings: 4
# vsim work.alu_tb 
# Start time: 13:18:41 on Jul 06,2024
# Loading work.alu_tb
# Loading work.proc
# Loading work.hazards_controller
# Loading work.latch
# Loading work.fetch
# Loading work.stallmem
# Loading work.decode_register_select
# Loading work.decode_logic
# Loading work.alu
# Loading work.left_barrel_shifter
# Loading work.right_barrel_shifter
# Loading work.reg_file
# Loading work.memory2c
# Loading work.dflop
# Loading work.reg_dflop
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: /home/ikey/repos/riscv-processor/stallmem.v(43).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/fet/icache File: /home/ikey/repos/riscv-processor/fetch.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: memory2c.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/dcache File: /home/ikey/repos/riscv-processor/proc.v Line: 100
add wave -position insertpoint sim:/alu_tb/cpu/*
add wave -position insertpoint sim:/alu_tb/cpu/hazards/*
add wave -position insertpoint sim:/alu_tb/cpu/drs/*
run
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
run
run
run
run
run
run
run
run
run
run
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful with warnings.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v was successful with warnings.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v was successful.
# Compile of hazards.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.alu_tb
# End time: 13:28:47 on Jul 06,2024, Elapsed time: 0:10:06
# Errors: 0, Warnings: 4
# vsim work.alu_tb 
# Start time: 13:28:47 on Jul 06,2024
# Loading work.alu_tb
# Loading work.proc
# Loading work.hazards_controller
# Loading work.latch
# Loading work.fetch
# Loading work.stallmem
# Loading work.decode_register_select
# Loading work.decode_logic
# Loading work.alu
# Loading work.left_barrel_shifter
# Loading work.right_barrel_shifter
# Loading work.reg_file
# Loading work.memory2c
# Loading work.dflop
# Loading work.reg_dflop
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: /home/ikey/repos/riscv-processor/stallmem.v(43).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/fet/icache File: /home/ikey/repos/riscv-processor/fetch.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: memory2c.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/dcache File: /home/ikey/repos/riscv-processor/proc.v Line: 100
add wave -position insertpoint sim:/alu_tb/cpu/*
add wave -position insertpoint sim:/alu_tb/cpu/hazards/*
add wave -position insertpoint sim:/alu_tb/cpu/drs/*
run
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
run
run
run
run
run
run
run
run
run
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful with warnings.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v was successful with warnings.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v was successful.
# Compile of hazards.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.alu_tb
# End time: 13:29:58 on Jul 06,2024, Elapsed time: 0:01:11
# Errors: 0, Warnings: 4
# vsim work.alu_tb 
# Start time: 13:29:58 on Jul 06,2024
# Loading work.alu_tb
# Loading work.proc
# Loading work.hazards_controller
# Loading work.latch
# Loading work.fetch
# Loading work.stallmem
# Loading work.decode_register_select
# Loading work.decode_logic
# Loading work.alu
# Loading work.left_barrel_shifter
# Loading work.right_barrel_shifter
# Loading work.reg_file
# Loading work.memory2c
# Loading work.dflop
# Loading work.reg_dflop
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: /home/ikey/repos/riscv-processor/stallmem.v(43).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/fet/icache File: /home/ikey/repos/riscv-processor/fetch.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: memory2c.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/dcache File: /home/ikey/repos/riscv-processor/proc.v Line: 100
add wave -position insertpoint sim:/alu_tb/cpu/*
add wave -position insertpoint sim:/alu_tb/cpu/hazards/*
add wave -position insertpoint sim:/alu_tb/cpu/drs/*
run
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
run
run
run
run
run
run
run
run
run
add wave -position insertpoint sim:/alu_tb/cpu/fet/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: /home/ikey/repos/riscv-processor/stallmem.v(43).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/fet/icache File: /home/ikey/repos/riscv-processor/fetch.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: memory2c.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/dcache File: /home/ikey/repos/riscv-processor/proc.v Line: 100
run
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
run
run
run
run
run
run
run
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful with warnings.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v was successful with warnings.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v was successful.
# Compile of hazards.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.alu_tb
# End time: 23:03:31 on Jul 06,2024, Elapsed time: 9:33:33
# Errors: 0, Warnings: 4
# vsim work.alu_tb 
# Start time: 23:03:31 on Jul 06,2024
# Loading work.alu_tb
# Loading work.proc
# Loading work.hazards_controller
# Loading work.latch
# Loading work.fetch
# Loading work.stallmem
# Loading work.decode_register_select
# Loading work.decode_logic
# Loading work.alu
# Loading work.left_barrel_shifter
# Loading work.right_barrel_shifter
# Loading work.reg_file
# Loading work.memory2c
# Loading work.dflop
# Loading work.reg_dflop
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: /home/ikey/repos/riscv-processor/stallmem.v(43).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/fet/icache File: /home/ikey/repos/riscv-processor/fetch.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: memory2c.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/dcache File: /home/ikey/repos/riscv-processor/proc.v Line: 100
add wave -position insertpoint sim:/alu_tb/cpu/*
add wave -position insertpoint sim:/alu_tb/cpu/hazards/*
add wave -position insertpoint sim:/alu_tb/cpu/drs/*
add wave -position insertpoint sim:/alu_tb/cpu/fet/*
run
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
run
run
run
run
run
run
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful with warnings.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v was successful with warnings.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v was successful.
# Compile of hazards.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.alu_tb
# End time: 23:14:41 on Jul 06,2024, Elapsed time: 0:11:10
# Errors: 0, Warnings: 4
# vsim work.alu_tb 
# Start time: 23:14:41 on Jul 06,2024
# Loading work.alu_tb
# Loading work.proc
# Loading work.hazards_controller
# Loading work.latch
# Loading work.fetch
# Loading work.stallmem
# Loading work.decode_register_select
# Loading work.decode_logic
# Loading work.alu
# Loading work.left_barrel_shifter
# Loading work.right_barrel_shifter
# Loading work.reg_file
# Loading work.memory2c
# Loading work.dflop
# Loading work.reg_dflop
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: /home/ikey/repos/riscv-processor/stallmem.v(43).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/fet/icache File: /home/ikey/repos/riscv-processor/fetch.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: memory2c.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/dcache File: /home/ikey/repos/riscv-processor/proc.v Line: 100
add wave -position insertpoint sim:/alu_tb/cpu/*
add wave -position insertpoint sim:/alu_tb/cpu/hazards/*
add wave -position insertpoint sim:/alu_tb/cpu/fet/*
add wave -position insertpoint sim:/alu_tb/cpu/drs/*
run
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint sim:/alu_tb/cpu/regs/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: /home/ikey/repos/riscv-processor/stallmem.v(43).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/fet/icache File: /home/ikey/repos/riscv-processor/fetch.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: memory2c.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/dcache File: /home/ikey/repos/riscv-processor/proc.v Line: 100
run
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful with warnings.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v was successful with warnings.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v was successful.
# Compile of hazards.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.alu_tb
# End time: 11:23:03 on Jul 07,2024, Elapsed time: 12:08:22
# Errors: 0, Warnings: 4
# vsim work.alu_tb 
# Start time: 11:23:03 on Jul 07,2024
# Loading work.alu_tb
# Loading work.proc
# Loading work.hazards_controller
# Loading work.latch
# Loading work.fetch
# Loading work.stallmem
# Loading work.decode_register_select
# Loading work.decode_logic
# Loading work.alu
# Loading work.left_barrel_shifter
# Loading work.right_barrel_shifter
# Loading work.reg_file
# Loading work.memory2c
# Loading work.dflop
# Loading work.reg_dflop
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: /home/ikey/repos/riscv-processor/stallmem.v(43).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/fet/icache File: /home/ikey/repos/riscv-processor/fetch.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: memory2c.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/dcache File: /home/ikey/repos/riscv-processor/proc.v Line: 100
add wave -position insertpoint sim:/alu_tb/cpu/*
add wave -position insertpoint sim:/alu_tb/cpu/hazards/*
add wave -position insertpoint sim:/alu_tb/cpu/fet/*
add wave -position insertpoint sim:/alu_tb/cpu/drs/*
add wave -position insertpoint sim:/alu_tb/cpu/regs/*
run
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
run
run
run
run
run
run
run
run
run
# Compile of alu.v was successful.
# Compile of alu_tb.v failed with 2 errors.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v failed with 2 errors.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v failed with 2 errors.
# Compile of hazards.v was successful.
# 15 compiles, 3 failed with 6 errors.
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful with warnings.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v was successful with warnings.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v was successful.
# Compile of hazards.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.alu_tb
# End time: 12:23:27 on Jul 07,2024, Elapsed time: 1:00:24
# Errors: 0, Warnings: 5
# vsim work.alu_tb 
# Start time: 12:23:27 on Jul 07,2024
# Loading work.alu_tb
# Loading work.proc
# Loading work.hazards_controller
# Loading work.latch
# Loading work.fetch
# Loading work.stallmem
# Loading work.decode_register_select
# Loading work.decode_logic
# Loading work.alu
# Loading work.left_barrel_shifter
# Loading work.right_barrel_shifter
# Loading work.reg_file
# Loading work.memory2c
# Loading work.dflop
# Loading work.reg_dflop
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: /home/ikey/repos/riscv-processor/stallmem.v(43).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/fet/icache File: /home/ikey/repos/riscv-processor/fetch.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: memory2c.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/dcache File: /home/ikey/repos/riscv-processor/proc.v Line: 101
add wave -position insertpoint sim:/alu_tb/cpu/*
add wave -position insertpoint sim:/alu_tb/cpu/hazards/*
add wave -position insertpoint sim:/alu_tb/cpu/fet/*
add wave -position insertpoint sim:/alu_tb/cpu/drs/*
add wave -position insertpoint sim:/alu_tb/cpu/regs/*
run
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
run
run
run
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful with warnings.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v was successful with warnings.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v was successful.
# Compile of hazards.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.alu_tb
# End time: 12:26:26 on Jul 07,2024, Elapsed time: 0:02:59
# Errors: 0, Warnings: 4
# vsim work.alu_tb 
# Start time: 12:26:26 on Jul 07,2024
# Loading work.alu_tb
# Loading work.proc
# Loading work.hazards_controller
# Loading work.latch
# Loading work.fetch
# Loading work.stallmem
# Loading work.decode_register_select
# Loading work.decode_logic
# Loading work.alu
# Loading work.left_barrel_shifter
# Loading work.right_barrel_shifter
# Loading work.reg_file
# Loading work.memory2c
# Loading work.dflop
# Loading work.reg_dflop
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: /home/ikey/repos/riscv-processor/stallmem.v(43).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/fet/icache File: /home/ikey/repos/riscv-processor/fetch.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: memory2c.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/dcache File: /home/ikey/repos/riscv-processor/proc.v Line: 101
add wave -position insertpoint sim:/alu_tb/cpu/*
add wave -position insertpoint sim:/alu_tb/cpu/hazards/*
add wave -position insertpoint sim:/alu_tb/cpu/fet/*
add wave -position insertpoint sim:/alu_tb/cpu/drs/*
add wave -position insertpoint sim:/alu_tb/cpu/regs/*
run
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful with warnings.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v was successful with warnings.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v was successful.
# Compile of hazards.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.alu_tb
# End time: 17:30:17 on Jul 08,2024, Elapsed time: 29:03:51
# Errors: 0, Warnings: 4
# vsim work.alu_tb 
# Start time: 17:30:17 on Jul 08,2024
# Loading work.alu_tb
# Loading work.proc
# Loading work.hazards_controller
# Loading work.latch
# Loading work.fetch
# Loading work.stallmem
# Loading work.decode_register_select
# Loading work.decode_logic
# Loading work.alu
# Loading work.left_barrel_shifter
# Loading work.right_barrel_shifter
# Loading work.reg_file
# Loading work.memory2c
# Loading work.dflop
# Loading work.reg_dflop
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: /home/ikey/repos/riscv-processor/stallmem.v(43).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/fet/icache File: /home/ikey/repos/riscv-processor/fetch.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: memory2c.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/dcache File: /home/ikey/repos/riscv-processor/proc.v Line: 101
run
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
add wave -position insertpoint sim:/alu_tb/cpu/*
add wave -position insertpoint sim:/alu_tb/cpu/hazards/*
add wave -position insertpoint sim:/alu_tb/cpu/fet/*
add wave -position insertpoint sim:/alu_tb/cpu/drs/*
add wave -position insertpoint sim:/alu_tb/cpu/regs/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful with warnings.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v was successful with warnings.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v was successful.
# Compile of hazards.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.alu_tb
# End time: 17:40:12 on Jul 08,2024, Elapsed time: 0:09:55
# Errors: 0, Warnings: 4
# vsim work.alu_tb 
# Start time: 17:40:12 on Jul 08,2024
# Loading work.alu_tb
# Loading work.proc
# Loading work.hazards_controller
# Loading work.latch
# Loading work.fetch
# Loading work.stallmem
# Loading work.decode_register_select
# Loading work.decode_logic
# Loading work.alu
# Loading work.left_barrel_shifter
# Loading work.right_barrel_shifter
# Loading work.reg_file
# Loading work.memory2c
# Loading work.dflop
# Loading work.reg_dflop
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: /home/ikey/repos/riscv-processor/stallmem.v(43).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/fet/icache File: /home/ikey/repos/riscv-processor/fetch.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: memory2c.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/dcache File: /home/ikey/repos/riscv-processor/proc.v Line: 101
add wave -position insertpoint sim:/alu_tb/cpu/*
add wave -position insertpoint sim:/alu_tb/cpu/hazards/*
add wave -position insertpoint sim:/alu_tb/cpu/fet/*
add wave -position insertpoint sim:/alu_tb/cpu/drs/*
add wave -position insertpoint sim:/alu_tb/cpu/regs/*
run
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful with warnings.
# Compile of dff.v was successful.
# Compile of left_barrel_shifter.v was successful.
# Compile of memory2c.v was successful.
# Compile of proc.v was successful with warnings.
# Compile of reg_dff.v was successful.
# Compile of reg_file.v was successful.
# Compile of right_barrel_shifter.v was successful.
# Compile of fetch.v was successful.
# Compile of latch.v was successful.
# Compile of stallmem.v was successful.
# Compile of decode_logic.v was successful.
# Compile of decode.v was successful.
# Compile of hazards.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.alu_tb
# End time: 22:15:42 on Jul 08,2024, Elapsed time: 4:35:30
# Errors: 0, Warnings: 4
# vsim work.alu_tb 
# Start time: 22:15:42 on Jul 08,2024
# Loading work.alu_tb
# Loading work.proc
# Loading work.hazards_controller
# Loading work.latch
# Loading work.fetch
# Loading work.stallmem
# Loading work.decode_register_select
# Loading work.decode_logic
# Loading work.alu
# Loading work.left_barrel_shifter
# Loading work.right_barrel_shifter
# Loading work.reg_file
# Loading work.memory2c
# Loading work.dflop
# Loading work.reg_dflop
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: /home/ikey/repos/riscv-processor/stallmem.v(43).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/fet/icache File: /home/ikey/repos/riscv-processor/fetch.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addr'. The port definition is at: memory2c.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/cpu/dcache File: /home/ikey/repos/riscv-processor/proc.v Line: 101
add wave -position insertpoint sim:/alu_tb/cpu/*
add wave -position insertpoint sim:/alu_tb/cpu/hazards/*
add wave -position insertpoint sim:/alu_tb/cpu/fet/*
add wave -position insertpoint sim:/alu_tb/cpu/drs/*
add wave -position insertpoint sim:/alu_tb/cpu/regs/*
run
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
