// Seed: 275351882
module module_0 (
    input tri id_0
);
  assign module_1.type_20 = 0;
endmodule
module module_1 (
    input  tri0  id_0
    , id_13,
    output wire  id_1,
    input  uwire id_2
    , id_14,
    input  uwire id_3,
    input  uwire id_4,
    output wor   id_5,
    input  tri1  id_6,
    input  tri0  id_7,
    input  uwire id_8,
    output wire  id_9,
    input  tri0  id_10,
    input  uwire id_11
);
  genvar id_15;
  final begin : LABEL_0
    id_5 = 1;
  end
  wire id_16;
  wire id_17;
  id_18(
      1'b0
  );
  assign id_15 = 1;
  module_0 modCall_1 (id_4);
  wire id_19;
  assign id_16 = id_17;
  always begin : LABEL_0
    id_15 <= 1;
  end
  nor primCall (id_5, id_6, id_8, id_10, id_14, id_2, id_17, id_11);
endmodule
