Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Nov 13 17:44:26 2025
| Host         : 25STC155L02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file morse_code_timing_summary_routed.rpt -pb morse_code_timing_summary_routed.pb -rpx morse_code_timing_summary_routed.rpx -warn_on_violation
| Design       : morse_code
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (4)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U1/refresh_counter_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.496        0.000                      0                  257        0.192        0.000                      0                  257        4.020        0.000                       0                   150  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.496        0.000                      0                  257        0.192        0.000                      0                  257        4.020        0.000                       0                   150  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 db_inst/clean_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_morse_enable_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.962ns (25.309%)  route 2.839ns (74.691%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.625     5.146    db_inst/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  db_inst/clean_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  db_inst/clean_reg[1]/Q
                         net (fo=8, routed)           1.146     6.748    db_inst/btnL_db
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.152     6.900 f  db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=11, routed)          1.018     7.919    db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I2_O)        0.354     8.273 r  db_inst/FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=18, routed)          0.675     8.947    db_inst_n_4
    SLICE_X62Y30         FDRE                                         r  FSM_sequential_morse_enable_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  FSM_sequential_morse_enable_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y30         FDRE (Setup_fdre_C_R)       -0.631    14.443    FSM_sequential_morse_enable_reg[0]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 db_inst/clean_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.962ns (25.309%)  route 2.839ns (74.691%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.625     5.146    db_inst/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  db_inst/clean_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  db_inst/clean_reg[1]/Q
                         net (fo=8, routed)           1.146     6.748    db_inst/btnL_db
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.152     6.900 f  db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=11, routed)          1.018     7.919    db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I2_O)        0.354     8.273 r  db_inst/FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=18, routed)          0.675     8.947    db_inst_n_4
    SLICE_X62Y30         FDRE                                         r  morse3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  morse3_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y30         FDRE (Setup_fdre_C_R)       -0.631    14.443    morse3_reg[0]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 db_inst/clean_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.962ns (25.309%)  route 2.839ns (74.691%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.625     5.146    db_inst/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  db_inst/clean_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  db_inst/clean_reg[1]/Q
                         net (fo=8, routed)           1.146     6.748    db_inst/btnL_db
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.152     6.900 f  db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=11, routed)          1.018     7.919    db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I2_O)        0.354     8.273 r  db_inst/FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=18, routed)          0.675     8.947    db_inst_n_4
    SLICE_X62Y30         FDRE                                         r  morse3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  morse3_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y30         FDRE (Setup_fdre_C_R)       -0.631    14.443    morse3_reg[2]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 db_inst/clean_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse5_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.962ns (25.338%)  route 2.835ns (74.662%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.625     5.146    db_inst/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  db_inst/clean_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  db_inst/clean_reg[1]/Q
                         net (fo=8, routed)           1.146     6.748    db_inst/btnL_db
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.152     6.900 f  db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=11, routed)          1.018     7.919    db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I2_O)        0.354     8.273 r  db_inst/FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=18, routed)          0.670     8.943    db_inst_n_4
    SLICE_X63Y30         FDRE                                         r  morse5_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  morse5_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y30         FDRE (Setup_fdre_C_R)       -0.631    14.443    morse5_reg[0]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 db_inst/clean_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse5_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.962ns (25.338%)  route 2.835ns (74.662%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.625     5.146    db_inst/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  db_inst/clean_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  db_inst/clean_reg[1]/Q
                         net (fo=8, routed)           1.146     6.748    db_inst/btnL_db
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.152     6.900 f  db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=11, routed)          1.018     7.919    db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I2_O)        0.354     8.273 r  db_inst/FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=18, routed)          0.670     8.943    db_inst_n_4
    SLICE_X63Y30         FDRE                                         r  morse5_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  morse5_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y30         FDRE (Setup_fdre_C_R)       -0.631    14.443    morse5_reg[1]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 db_inst/clean_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse5_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.962ns (25.338%)  route 2.835ns (74.662%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.625     5.146    db_inst/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  db_inst/clean_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  db_inst/clean_reg[1]/Q
                         net (fo=8, routed)           1.146     6.748    db_inst/btnL_db
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.152     6.900 f  db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=11, routed)          1.018     7.919    db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I2_O)        0.354     8.273 r  db_inst/FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=18, routed)          0.670     8.943    db_inst_n_4
    SLICE_X63Y30         FDRE                                         r  morse5_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  morse5_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y30         FDRE (Setup_fdre_C_R)       -0.631    14.443    morse5_reg[2]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 db_inst/clean_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse5_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.962ns (25.338%)  route 2.835ns (74.662%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.625     5.146    db_inst/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  db_inst/clean_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  db_inst/clean_reg[1]/Q
                         net (fo=8, routed)           1.146     6.748    db_inst/btnL_db
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.152     6.900 f  db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=11, routed)          1.018     7.919    db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I2_O)        0.354     8.273 r  db_inst/FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=18, routed)          0.670     8.943    db_inst_n_4
    SLICE_X63Y30         FDRE                                         r  morse5_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  morse5_reg[4]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y30         FDRE (Setup_fdre_C_R)       -0.631    14.443    morse5_reg[4]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 db_inst/clean_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse4_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.962ns (26.319%)  route 2.693ns (73.681%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.625     5.146    db_inst/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  db_inst/clean_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  db_inst/clean_reg[1]/Q
                         net (fo=8, routed)           1.146     6.748    db_inst/btnL_db
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.152     6.900 f  db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=11, routed)          1.018     7.919    db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I2_O)        0.354     8.273 r  db_inst/FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=18, routed)          0.529     8.801    db_inst_n_4
    SLICE_X62Y29         FDRE                                         r  morse4_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  morse4_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y29         FDRE (Setup_fdre_C_R)       -0.631    14.443    morse4_reg[0]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 db_inst/clean_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse4_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.962ns (26.319%)  route 2.693ns (73.681%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.625     5.146    db_inst/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  db_inst/clean_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  db_inst/clean_reg[1]/Q
                         net (fo=8, routed)           1.146     6.748    db_inst/btnL_db
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.152     6.900 f  db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=11, routed)          1.018     7.919    db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I2_O)        0.354     8.273 r  db_inst/FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=18, routed)          0.529     8.801    db_inst_n_4
    SLICE_X62Y29         FDRE                                         r  morse4_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  morse4_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y29         FDRE (Setup_fdre_C_R)       -0.631    14.443    morse4_reg[1]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 db_inst/clean_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse4_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.962ns (26.319%)  route 2.693ns (73.681%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.625     5.146    db_inst/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  db_inst/clean_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  db_inst/clean_reg[1]/Q
                         net (fo=8, routed)           1.146     6.748    db_inst/btnL_db
    SLICE_X62Y30         LUT4 (Prop_lut4_I2_O)        0.152     6.900 f  db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=11, routed)          1.018     7.919    db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I2_O)        0.354     8.273 r  db_inst/FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=18, routed)          0.529     8.801    db_inst_n_4
    SLICE_X62Y29         FDRE                                         r  morse4_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  morse4_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y29         FDRE (Setup_fdre_C_R)       -0.631    14.443    morse4_reg[2]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  5.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 morse5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.745%)  route 0.131ns (41.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  morse5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  morse5_reg[2]/Q
                         net (fo=4, routed)           0.131     1.742    morse5_reg_n_0_[2]
    SLICE_X61Y30         LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  led[7]_i_1/O
                         net (fo=1, routed)           0.000     1.787    led[7]_i_1_n_0
    SLICE_X61Y30         FDRE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X61Y30         FDRE                                         r  led_reg[7]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X61Y30         FDRE (Hold_fdre_C_D)         0.092     1.595    led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 morse4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse5_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.513%)  route 0.138ns (49.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  morse4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  morse4_reg[3]/Q
                         net (fo=4, routed)           0.138     1.748    morse4_reg_n_0_[3]
    SLICE_X63Y30         FDRE                                         r  morse5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  morse5_reg[4]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.072     1.556    morse5_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 morse3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.557%)  route 0.144ns (50.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  morse3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  morse3_reg[2]/Q
                         net (fo=3, routed)           0.144     1.755    morse3_reg_n_0_[2]
    SLICE_X62Y29         FDRE                                         r  morse4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  morse4_reg[3]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.072     1.555    morse4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 morse3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.137%)  route 0.167ns (46.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  morse3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  morse3_reg[1]/Q
                         net (fo=3, routed)           0.167     1.776    morse3_reg_n_0_[1]
    SLICE_X61Y28         LUT5 (Prop_lut5_I3_O)        0.048     1.824 r  led[4]_i_1/O
                         net (fo=1, routed)           0.000     1.824    led[4]_i_1_n_0
    SLICE_X61Y28         FDRE                                         r  led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.852     1.979    clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  led_reg[4]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X61Y28         FDRE (Hold_fdre_C_D)         0.107     1.608    led_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 morse3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.295%)  route 0.170ns (54.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  morse3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  morse3_reg[0]/Q
                         net (fo=3, routed)           0.170     1.781    morse3_reg_n_0_[0]
    SLICE_X62Y29         FDRE                                         r  morse4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  morse4_reg[1]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.066     1.549    morse4_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 db_inst/clean_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/clean_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.494%)  route 0.138ns (42.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.581     1.464    db_inst/clk_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  db_inst/clean_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  db_inst/clean_reg[0]/Q
                         net (fo=7, routed)           0.138     1.743    db_inst/btnR_db
    SLICE_X61Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.788 r  db_inst/clean[0]_i_1/O
                         net (fo=1, routed)           0.000     1.788    db_inst/clean[0]_i_1_n_0
    SLICE_X61Y24         FDRE                                         r  db_inst/clean_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.848     1.975    db_inst/clk_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  db_inst/clean_reg[0]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y24         FDRE (Hold_fdre_C_D)         0.091     1.555    db_inst/clean_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 db_inst/clean_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/clean_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.494%)  route 0.138ns (42.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.582     1.465    db_inst/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  db_inst/clean_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  db_inst/clean_reg[2]/Q
                         net (fo=6, routed)           0.138     1.744    db_inst/btnD_db
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.789 r  db_inst/clean[2]_i_1/O
                         net (fo=1, routed)           0.000     1.789    db_inst/clean[2]_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  db_inst/clean_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.850     1.977    db_inst/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  db_inst/clean_reg[2]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.091     1.556    db_inst/clean_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 btnL_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.841%)  route 0.152ns (42.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  btnL_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  btnL_prev_reg/Q
                         net (fo=4, routed)           0.152     1.785    db_inst/btnL_prev
    SLICE_X62Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.830 r  db_inst/morse3[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    db_inst_n_9
    SLICE_X62Y30         FDRE                                         r  morse3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  morse3_reg[0]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X62Y30         FDRE (Hold_fdre_C_D)         0.092     1.597    morse3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 db_inst/count_reg[1][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/clean_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.049%)  route 0.152ns (44.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.587     1.470    db_inst/clk_IBUF_BUFG
    SLICE_X58Y31         FDRE                                         r  db_inst/count_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  db_inst/count_reg[1][20]/Q
                         net (fo=2, routed)           0.152     1.763    db_inst/count_reg[1]_1[20]
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.045     1.808 r  db_inst/clean[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    db_inst/clean[1]_i_1_n_0
    SLICE_X59Y30         FDRE                                         r  db_inst/clean_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.854     1.981    db_inst/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  db_inst/clean_reg[1]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X59Y30         FDRE (Hold_fdre_C_D)         0.091     1.574    db_inst/clean_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 FSM_sequential_morse_enable_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.839%)  route 0.169ns (47.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  FSM_sequential_morse_enable_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  FSM_sequential_morse_enable_reg[1]/Q
                         net (fo=27, routed)          0.169     1.778    morse_enable__0[1]
    SLICE_X63Y28         LUT2 (Prop_lut2_I1_O)        0.048     1.826 r  led[9]_i_1/O
                         net (fo=1, routed)           0.000     1.826    led[9]_i_1_n_0
    SLICE_X63Y28         FDRE                                         r  led_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  led_reg[9]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X63Y28         FDRE (Hold_fdre_C_D)         0.107     1.588    led_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y30   FSM_sequential_morse_enable_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y28   FSM_sequential_morse_enable_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y28   FSM_sequential_morse_enable_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y27   btnD_prev_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y30   btnL_prev_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y30   btnR_prev_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y27   btnU_prev_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y28   led_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y30   led_reg[10]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y28   digit3_reg[0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y28   digit3_reg[0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y28   digit3_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y28   digit3_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y28   digit3_reg[2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y28   digit3_reg[2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y28   digit3_reg[3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y28   digit3_reg[3]_srl4/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X62Y30   FSM_sequential_morse_enable_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X62Y30   FSM_sequential_morse_enable_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y28   digit3_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y28   digit3_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y28   digit3_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y28   digit3_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y28   digit3_reg[2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y28   digit3_reg[2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y28   digit3_reg[3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y28   digit3_reg[3]_srl4/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X62Y30   FSM_sequential_morse_enable_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X62Y30   FSM_sequential_morse_enable_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.728ns  (logic 4.506ns (51.633%)  route 4.221ns (48.367%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           1.241     1.759    digit_select[1]
    SLICE_X64Y28         SRL16E (Prop_srl16e_A1_Q)    0.124     1.883 r  digit3_reg[1]_srl4/Q
                         net (fo=7, routed)           0.878     2.761    digit3_reg[1]_srl4_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.153     2.914 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.102     5.016    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711     8.728 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.728    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.644ns  (logic 4.297ns (49.715%)  route 4.347ns (50.285%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           1.243     1.761    digit_select[1]
    SLICE_X64Y28         SRL16E (Prop_srl16e_A1_Q)    0.124     1.885 r  digit3_reg[0]_srl4/Q
                         net (fo=7, routed)           0.861     2.746    digit3_reg[0]_srl4_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.124     2.870 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.243     5.113    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.644 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.644    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.598ns  (logic 4.554ns (52.960%)  route 4.045ns (47.040%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           1.307     1.825    digit_select[1]
    SLICE_X64Y28         SRL16E (Prop_srl16e_A1_Q)    0.124     1.949 r  digit3_reg[3]_srl4/Q
                         net (fo=7, routed)           0.839     2.788    digit3_reg[3]_srl4_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.152     2.940 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.899     4.839    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760     8.598 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.598    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.518ns  (logic 4.507ns (52.908%)  route 4.011ns (47.092%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           1.307     1.825    digit_select[1]
    SLICE_X64Y28         SRL16E (Prop_srl16e_A1_Q)    0.124     1.949 r  digit3_reg[3]_srl4/Q
                         net (fo=7, routed)           0.849     2.798    digit3_reg[3]_srl4_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.150     2.948 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.856     4.803    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715     8.518 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.518    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.440ns  (logic 4.286ns (50.779%)  route 4.154ns (49.221%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           1.241     1.759    digit_select[1]
    SLICE_X64Y28         SRL16E (Prop_srl16e_A1_Q)    0.124     1.883 r  digit3_reg[1]_srl4/Q
                         net (fo=7, routed)           0.878     2.761    digit3_reg[1]_srl4_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.124     2.885 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.036     4.920    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.440 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.440    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.350ns  (logic 4.301ns (51.512%)  route 4.049ns (48.488%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           1.307     1.825    digit_select[1]
    SLICE_X64Y28         SRL16E (Prop_srl16e_A1_Q)    0.124     1.949 r  digit3_reg[3]_srl4/Q
                         net (fo=7, routed)           0.839     2.788    digit3_reg[3]_srl4_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.124     2.912 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.903     4.815    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.350 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.350    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.294ns  (logic 4.295ns (51.788%)  route 3.999ns (48.212%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           1.307     1.825    digit_select[1]
    SLICE_X64Y28         SRL16E (Prop_srl16e_A1_Q)    0.124     1.949 r  digit3_reg[3]_srl4/Q
                         net (fo=7, routed)           0.849     2.798    digit3_reg[3]_srl4_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.124     2.922 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.843     4.765    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.294 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.294    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.561ns  (logic 4.404ns (58.250%)  route 3.157ns (41.750%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  digit_select_reg[1]/Q
                         net (fo=9, routed)           1.349     1.867    digit_select[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.152     2.019 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     3.827    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734     7.561 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.561    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.418ns  (logic 4.395ns (59.251%)  route 3.023ns (40.749%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  digit_select_reg[1]/Q
                         net (fo=9, routed)           1.359     1.877    digit_select[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.150     2.027 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.664     3.691    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727     7.418 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.418    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.173ns  (logic 4.141ns (57.729%)  route 3.032ns (42.271%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           1.359     1.877    digit_select[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.001 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.673     3.674    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.173 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.173    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_select_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.177     0.341    digit_select[1]
    SLICE_X64Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.386 r  digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000     0.386    digit_select[1]_i_1_n_0
    SLICE_X64Y29         FDRE                                         r  digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_select_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.209ns (39.915%)  route 0.315ns (60.085%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.199     0.363    digit_select[0]
    SLICE_X64Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.408 r  digit_select[0]_i_1/O
                         net (fo=1, routed)           0.116     0.524    digit_select[0]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.409ns (72.785%)  route 0.527ns (27.215%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.199     0.363    digit_select[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.408 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     0.736    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.936 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.936    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.030ns  (logic 1.497ns (73.730%)  route 0.533ns (26.270%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.199     0.363    digit_select[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.043     0.406 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.335     0.740    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.290     2.030 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.030    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 1.477ns (72.101%)  route 0.572ns (27.899%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.177     0.341    digit_select[1]
    SLICE_X64Y29         LUT2 (Prop_lut2_I0_O)        0.043     0.384 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.395     0.779    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     2.049 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.049    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.090ns  (logic 1.491ns (71.361%)  route 0.599ns (28.639%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.199     0.363    digit_select[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.043     0.406 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.400     0.806    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     2.090 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.090    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.523ns  (logic 1.475ns (58.453%)  route 1.048ns (41.547%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.366     0.530    digit_select[0]
    SLICE_X64Y28         SRL16E (Prop_srl16e_A0_Q)    0.045     0.575 f  digit3_reg[3]_srl4/Q
                         net (fo=7, routed)           0.176     0.751    digit3_reg[3]_srl4_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.796 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.507     1.302    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.523 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.523    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.576ns  (logic 1.484ns (57.616%)  route 1.092ns (42.384%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.366     0.530    digit_select[0]
    SLICE_X64Y28         SRL16E (Prop_srl16e_A0_Q)    0.045     0.575 r  digit3_reg[3]_srl4/Q
                         net (fo=7, routed)           0.316     0.891    digit3_reg[3]_srl4_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.936 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.410     1.346    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.576 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.576    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.599ns  (logic 1.532ns (58.936%)  route 1.067ns (41.064%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.366     0.530    digit_select[0]
    SLICE_X64Y28         SRL16E (Prop_srl16e_A0_Q)    0.045     0.575 r  digit3_reg[3]_srl4/Q
                         net (fo=7, routed)           0.176     0.751    digit3_reg[3]_srl4_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.049     0.800 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.525     1.325    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.274     2.599 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.599    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.609ns  (logic 1.490ns (57.114%)  route 1.119ns (42.886%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.366     0.530    digit_select[0]
    SLICE_X64Y28         SRL16E (Prop_srl16e_A0_Q)    0.045     0.575 r  digit3_reg[3]_srl4/Q
                         net (fo=7, routed)           0.311     0.886    digit3_reg[3]_srl4_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.931 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.442     1.373    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.609 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.609    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.549ns  (logic 4.155ns (48.603%)  route 4.394ns (51.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  led_reg[6]/Q
                         net (fo=1, routed)           4.394    10.019    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.677    13.697 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.697    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[1]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.459ns  (logic 5.478ns (64.765%)  route 2.981ns (35.235%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X64Y28         SRL16E                                       r  digit3_reg[1]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.614     6.759 r  digit3_reg[1]_srl4/Q
                         net (fo=7, routed)           0.878     7.637    digit3_reg[1]_srl4_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.153     7.790 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.102     9.893    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    13.604 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.604    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[2]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.430ns  (logic 5.518ns (65.452%)  route 2.912ns (34.548%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X64Y28         SRL16E                                       r  digit3_reg[2]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.606     6.751 r  digit3_reg[2]_srl4/Q
                         net (fo=7, routed)           1.013     7.765    digit3_reg[2]_srl4_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.152     7.917 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.899     9.816    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    13.575 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.575    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[0]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.387ns  (logic 5.283ns (62.993%)  route 3.104ns (37.007%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X64Y28         SRL16E                                       r  digit3_reg[0]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.773 r  digit3_reg[0]_srl4/Q
                         net (fo=7, routed)           0.861     7.635    digit3_reg[0]_srl4_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.124     7.759 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.243    10.001    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.533 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.533    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[2]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.344ns  (logic 5.467ns (65.518%)  route 2.877ns (34.482%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X64Y28         SRL16E                                       r  digit3_reg[2]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.606     6.751 r  digit3_reg[2]_srl4/Q
                         net (fo=7, routed)           1.021     7.773    digit3_reg[2]_srl4_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.146     7.919 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.856     9.774    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    13.489 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.489    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.312ns  (logic 3.957ns (47.601%)  route 4.356ns (52.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.625     5.146    clk_IBUF_BUFG
    SLICE_X61Y30         FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  led_reg[7]/Q
                         net (fo=1, routed)           4.356     9.958    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.458 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.458    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[2]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.182ns  (logic 5.265ns (64.354%)  route 2.916ns (35.646%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X64Y28         SRL16E                                       r  digit3_reg[2]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.606     6.751 r  digit3_reg[2]_srl4/Q
                         net (fo=7, routed)           1.013     7.765    digit3_reg[2]_srl4_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.889 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.903     9.792    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.327 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.327    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[1]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.172ns  (logic 5.258ns (64.344%)  route 2.914ns (35.656%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X64Y28         SRL16E                                       r  digit3_reg[1]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.614     6.759 r  digit3_reg[1]_srl4/Q
                         net (fo=7, routed)           0.878     7.637    digit3_reg[1]_srl4_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.124     7.761 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.036     9.797    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.317 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.317    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.131ns  (logic 3.961ns (48.712%)  route 4.170ns (51.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  led_reg[0]/Q
                         net (fo=1, routed)           4.170     9.770    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.275 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.275    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[2]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.123ns  (logic 5.259ns (64.740%)  route 2.864ns (35.260%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X64Y28         SRL16E                                       r  digit3_reg[2]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.606     6.751 r  digit3_reg[2]_srl4/Q
                         net (fo=7, routed)           1.021     7.773    digit3_reg[2]_srl4_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.124     7.897 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.843     9.740    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.269 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.269    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.390ns (76.661%)  route 0.423ns (23.339%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  led_reg[10]/Q
                         net (fo=1, routed)           0.423     2.057    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.284 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.284    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.830ns  (logic 1.391ns (76.035%)  route 0.439ns (23.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  led_reg[9]/Q
                         net (fo=1, routed)           0.439     2.035    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.263     3.298 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.298    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.383ns (59.029%)  route 0.960ns (40.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  led_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  led_reg[12]/Q
                         net (fo=1, routed)           0.960     2.594    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.813 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.813    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[0]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 1.771ns (74.026%)  route 0.621ns (25.974%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X64Y28         SRL16E                                       r  digit3_reg[0]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.958 f  digit3_reg[0]_srl4/Q
                         net (fo=7, routed)           0.179     2.137    digit3_reg[0]_srl4_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.045     2.182 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.442     2.625    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.861 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.861    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[1]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.759ns (73.395%)  route 0.638ns (26.605%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X64Y28         SRL16E                                       r  digit3_reg[1]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484     1.952 r  digit3_reg[1]_srl4/Q
                         net (fo=7, routed)           0.228     2.180    digit3_reg[1]_srl4_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.045     2.225 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.635    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.865 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.865    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[3]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.432ns  (logic 1.750ns (71.942%)  route 0.682ns (28.058%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X64Y28         SRL16E                                       r  digit3_reg[3]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484     1.952 f  digit3_reg[3]_srl4/Q
                         net (fo=7, routed)           0.176     2.128    digit3_reg[3]_srl4_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.045     2.173 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.507     2.680    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.900 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.900    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[1]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.438ns  (logic 1.808ns (74.143%)  route 0.630ns (25.857%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X64Y28         SRL16E                                       r  digit3_reg[1]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484     1.952 r  digit3_reg[1]_srl4/Q
                         net (fo=7, routed)           0.228     2.180    digit3_reg[1]_srl4_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.046     2.226 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.403     2.629    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     3.906 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.906    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.410ns (57.297%)  route 1.051ns (42.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.148     1.618 r  led_reg[13]/Q
                         net (fo=1, routed)           1.051     2.669    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.262     3.932 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.932    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[0]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.847ns (74.439%)  route 0.634ns (25.561%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X64Y28         SRL16E                                       r  digit3_reg[0]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.958 r  digit3_reg[0]_srl4/Q
                         net (fo=7, routed)           0.179     2.137    digit3_reg[0]_srl4_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.048     2.185 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.455     2.640    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     3.950 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.950    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[1]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.500ns  (logic 1.761ns (70.465%)  route 0.738ns (29.535%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X64Y28         SRL16E                                       r  digit3_reg[1]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484     1.952 r  digit3_reg[1]_srl4/Q
                         net (fo=7, routed)           0.140     2.092    digit3_reg[1]_srl4_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.045     2.137 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.599     2.735    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.968 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.968    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            db_inst/sync_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.481ns  (logic 1.452ns (32.416%)  route 3.028ns (67.584%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           3.028     4.481    db_inst/sync_0_reg[3]_0[2]
    SLICE_X64Y20         FDRE                                         r  db_inst/sync_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.508     4.849    db_inst/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  db_inst/sync_0_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            db_inst/sync_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.292ns  (logic 1.454ns (33.873%)  route 2.838ns (66.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.838     4.292    db_inst/sync_0_reg[3]_0[3]
    SLICE_X54Y26         FDRE                                         r  db_inst/sync_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.437     4.778    db_inst/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  db_inst/sync_0_reg[3]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            db_inst/sync_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.290ns  (logic 1.451ns (33.830%)  route 2.839ns (66.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           2.839     4.290    db_inst/sync_0_reg[3]_0[1]
    SLICE_X56Y28         FDRE                                         r  db_inst/sync_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.441     4.782    db_inst/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  db_inst/sync_0_reg[1]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            db_inst/sync_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.267ns  (logic 1.451ns (34.006%)  route 2.816ns (65.994%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           2.816     4.267    db_inst/sync_0_reg[3]_0[0]
    SLICE_X54Y26         FDRE                                         r  db_inst/sync_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.437     4.778    db_inst/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  db_inst/sync_0_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            db_inst/sync_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.509ns  (logic 0.219ns (14.527%)  route 1.290ns (85.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.290     1.509    db_inst/sync_0_reg[3]_0[0]
    SLICE_X54Y26         FDRE                                         r  db_inst/sync_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.822     1.949    db_inst/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  db_inst/sync_0_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            db_inst/sync_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.222ns (14.380%)  route 1.321ns (85.620%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.321     1.543    db_inst/sync_0_reg[3]_0[3]
    SLICE_X54Y26         FDRE                                         r  db_inst/sync_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.822     1.949    db_inst/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  db_inst/sync_0_reg[3]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            db_inst/sync_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.548ns  (logic 0.219ns (14.171%)  route 1.329ns (85.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.329     1.548    db_inst/sync_0_reg[3]_0[1]
    SLICE_X56Y28         FDRE                                         r  db_inst/sync_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.825     1.952    db_inst/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  db_inst/sync_0_reg[1]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            db_inst/sync_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.621ns  (logic 0.221ns (13.609%)  route 1.400ns (86.391%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.400     1.621    db_inst/sync_0_reg[3]_0[2]
    SLICE_X64Y20         FDRE                                         r  db_inst/sync_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.855     1.982    db_inst/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  db_inst/sync_0_reg[2]/C





