###############################################################
#  Generated by:      Cadence Encounter 11.10-p003_1
#  OS:                Linux x86_64(Host ID flip1.engr.oregonstate.edu)
#  Generated on:      Sun Jun  9 22:29:24 2013
#  Design:            sensor
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix cadence_ -outDir ../reports
###############################################################
Path 1: MET Hold Check with Pin mem_to_fifo_sm0/state_reg[0]/CLK 
Endpoint:   mem_to_fifo_sm0/state_reg[0]/D  (v) checked with  leading edge of 
'clk_mem'
Beginpoint: mem_to_fifo_sm0/state_reg[2]/QN (v) triggered by  leading edge of 
'clk_mem'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.133
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.113
  Arrival Time                  0.909
  Slack Time                    1.022
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |               |         |       |  Time   |   Time   | 
     |------------------------------+---------------+---------+-------+---------+----------| 
     |                              | clk_mem ^     |         |       |   0.000 |   -1.022 | 
     | mem_to_fifo_sm0/state_reg[2] | CLK ^ -> QN v | DFFARX1 | 0.554 |   0.554 |   -0.468 | 
     | U280                         | IN1 v -> QN ^ | NAND3X0 | 0.186 |   0.740 |   -0.283 | 
     | U269                         | IN1 ^ -> QN v | NAND4X0 | 0.169 |   0.909 |   -0.113 | 
     | mem_to_fifo_sm0/state_reg[0] | D v           | DFFASX1 | 0.000 |   0.909 |   -0.113 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |           Instance           |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                              |           |         |       |  Time   |   Time   | 
     |------------------------------+-----------+---------+-------+---------+----------| 
     |                              | clk_mem ^ |         |       |   0.000 |    1.022 | 
     | mem_to_fifo_sm0/state_reg[0] | CLK ^     | DFFASX1 | 0.000 |   0.000 |    1.022 | 
     +---------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin counter_sm0/state_reg[2]/CLK 
Endpoint:   counter_sm0/state_reg[2]/D  (v) checked with  leading edge of 'clk'
Beginpoint: counter_sm0/state_reg[2]/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.151
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.131
  Arrival Time                  0.972
  Slack Time                    1.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                          |               |         |       |  Time   |   Time   | 
     |--------------------------+---------------+---------+-------+---------+----------| 
     |                          | clk ^         |         |       |   0.000 |   -1.103 | 
     | counter_sm0/state_reg[2] | CLK ^ -> QN v | DFFARX1 | 0.538 |   0.538 |   -0.565 | 
     | U231                     | IN2 v -> QN ^ | NAND3X0 | 0.238 |   0.776 |   -0.327 | 
     | U234                     | IN3 ^ -> QN v | NAND3X0 | 0.196 |   0.972 |   -0.131 | 
     | counter_sm0/state_reg[2] | D v           | DFFARX1 | 0.000 |   0.972 |   -0.131 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Instance         |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                          |       |         |       |  Time   |   Time   | 
     |--------------------------+-------+---------+-------+---------+----------| 
     |                          | clk ^ |         |       |   0.000 |    1.103 | 
     | counter_sm0/state_reg[2] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.103 | 
     +-------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin shift_register0/shift_register_reg[1]/CLK 
Endpoint:   shift_register0/shift_register_reg[1]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[1]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.234
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.214
  Arrival Time                  0.963
  Slack Time                    1.177
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |   -1.177 | 
     | shift_register_sm0/data_out_reg[1]    | CLK ^ -> Q ^ | DFFX1   | 0.692 |   0.692 |   -0.485 | 
     | U139                                  | IN5 ^ -> Q ^ | AO222X1 | 0.272 |   0.963 |   -0.214 | 
     | shift_register0/shift_register_reg[1] | D ^          | DFFARX1 | 0.000 |   0.963 |   -0.214 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |    1.177 | 
     | shift_register0/shift_register_reg[1] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.177 | 
     +--------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin shift_register0/shift_register_reg[8]/CLK 
Endpoint:   shift_register0/shift_register_reg[8]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[8]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.236
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.216
  Arrival Time                  0.961
  Slack Time                    1.178
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |   -1.178 | 
     | shift_register_sm0/data_out_reg[8]    | CLK ^ -> Q ^ | DFFX1   | 0.684 |   0.684 |   -0.494 | 
     | U135                                  | IN5 ^ -> Q ^ | AO222X1 | 0.277 |   0.961 |   -0.216 | 
     | shift_register0/shift_register_reg[8] | D ^          | DFFARX1 | 0.000 |   0.961 |   -0.216 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |    1.178 | 
     | shift_register0/shift_register_reg[8] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.178 | 
     +--------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin shift_register0/shift_register_reg[9]/CLK 
Endpoint:   shift_register0/shift_register_reg[9]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[9]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.234
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.214
  Arrival Time                  0.964
  Slack Time                    1.179
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |   -1.178 | 
     | shift_register_sm0/data_out_reg[9]    | CLK ^ -> Q ^ | DFFX1   | 0.691 |   0.691 |   -0.488 | 
     | U134                                  | IN5 ^ -> Q ^ | AO222X1 | 0.273 |   0.964 |   -0.214 | 
     | shift_register0/shift_register_reg[9] | D ^          | DFFARX1 | 0.000 |   0.964 |   -0.214 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |    1.179 | 
     | shift_register0/shift_register_reg[9] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.179 | 
     +--------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin shift_register0/shift_register_reg[0]/CLK 
Endpoint:   shift_register0/shift_register_reg[0]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[0]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.233
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.213
  Arrival Time                  0.966
  Slack Time                    1.179
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |   -1.179 | 
     | shift_register_sm0/data_out_reg[0]    | CLK ^ -> Q ^ | DFFX1   | 0.695 |   0.695 |   -0.484 | 
     | U126                                  | IN5 ^ -> Q ^ | AO222X1 | 0.271 |   0.966 |   -0.213 | 
     | shift_register0/shift_register_reg[0] | D ^          | DFFARX1 | 0.000 |   0.966 |   -0.213 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |    1.179 | 
     | shift_register0/shift_register_reg[0] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.179 | 
     +--------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin shift_register0/shift_register_reg[4]/CLK 
Endpoint:   shift_register0/shift_register_reg[4]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[4]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.234
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.214
  Arrival Time                  0.966
  Slack Time                    1.179
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |   -1.179 | 
     | shift_register_sm0/data_out_reg[4]    | CLK ^ -> Q ^ | DFFX1   | 0.693 |   0.693 |   -0.486 | 
     | U123                                  | IN5 ^ -> Q ^ | AO222X1 | 0.273 |   0.966 |   -0.214 | 
     | shift_register0/shift_register_reg[4] | D ^          | DFFARX1 | 0.000 |   0.966 |   -0.214 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |    1.179 | 
     | shift_register0/shift_register_reg[4] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.179 | 
     +--------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin shift_register0/shiftnextbit_reg/CLK 
Endpoint:   shift_register0/shiftnextbit_reg/D (^) checked with  leading edge 
of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/QN  (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.232
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.212
  Arrival Time                  0.970
  Slack Time                    1.181
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |               |          |       |  Time   |   Time   | 
     |----------------------------------+---------------+----------+-------+---------+----------| 
     |                                  | clk ^         |          |       |   0.000 |   -1.181 | 
     | shift_register_sm0/load_sr_reg   | CLK ^ -> QN ^ | DFFSSRX1 | 0.589 |   0.589 |   -0.593 | 
     | U259                             | IN2 ^ -> Q ^  | AO22X1   | 0.381 |   0.970 |   -0.212 | 
     | shift_register0/shiftnextbit_reg | D ^           | DFFARX1  | 0.000 |   0.970 |   -0.212 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                  |       |         |       |  Time   |   Time   | 
     |----------------------------------+-------+---------+-------+---------+----------| 
     |                                  | clk ^ |         |       |   0.000 |    1.181 | 
     | shift_register0/shiftnextbit_reg | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.181 | 
     +---------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin shift_register0/shift_register_reg[27]/CLK 
Endpoint:   shift_register0/shift_register_reg[27]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[27]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.236
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.216
  Arrival Time                  0.967
  Slack Time                    1.183
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                        |              |         |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+---------+----------| 
     |                                        | clk ^        |         |       |   0.000 |   -1.183 | 
     | shift_register_sm0/data_out_reg[27]    | CLK ^ -> Q ^ | DFFX1   | 0.690 |   0.690 |   -0.493 | 
     | U119                                   | IN5 ^ -> Q ^ | AO222X1 | 0.277 |   0.967 |   -0.216 | 
     | shift_register0/shift_register_reg[27] | D ^          | DFFARX1 | 0.000 |   0.967 |   -0.216 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    1.183 | 
     | shift_register0/shift_register_reg[27] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.183 | 
     +---------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin shift_register0/shift_register_reg[5]/CLK 
Endpoint:   shift_register0/shift_register_reg[5]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[5]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.236
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.216
  Arrival Time                  0.967
  Slack Time                    1.183
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |   -1.183 | 
     | shift_register_sm0/data_out_reg[5]    | CLK ^ -> Q ^ | DFFX1   | 0.690 |   0.690 |   -0.493 | 
     | U138                                  | IN5 ^ -> Q ^ | AO222X1 | 0.278 |   0.967 |   -0.216 | 
     | shift_register0/shift_register_reg[5] | D ^          | DFFARX1 | 0.000 |   0.967 |   -0.216 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |    1.183 | 
     | shift_register0/shift_register_reg[5] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.183 | 
     +--------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin shift_register0/shift_register_reg[10]/CLK 
Endpoint:   shift_register0/shift_register_reg[10]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[10]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.235
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.215
  Arrival Time                  0.968
  Slack Time                    1.184
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                        |              |         |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+---------+----------| 
     |                                        | clk ^        |         |       |   0.000 |   -1.184 | 
     | shift_register_sm0/data_out_reg[10]    | CLK ^ -> Q ^ | DFFX1   | 0.691 |   0.691 |   -0.493 | 
     | U133                                   | IN5 ^ -> Q ^ | AO222X1 | 0.277 |   0.968 |   -0.215 | 
     | shift_register0/shift_register_reg[10] | D ^          | DFFARX1 | 0.000 |   0.968 |   -0.215 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    1.184 | 
     | shift_register0/shift_register_reg[10] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.184 | 
     +---------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin shift_register0/shift_register_reg[25]/CLK 
Endpoint:   shift_register0/shift_register_reg[25]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[25]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.234
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.214
  Arrival Time                  0.971
  Slack Time                    1.185
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                        |              |         |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+---------+----------| 
     |                                        | clk ^        |         |       |   0.000 |   -1.185 | 
     | shift_register_sm0/data_out_reg[25]    | CLK ^ -> Q ^ | DFFX1   | 0.697 |   0.697 |   -0.488 | 
     | U121                                   | IN5 ^ -> Q ^ | AO222X1 | 0.274 |   0.971 |   -0.214 | 
     | shift_register0/shift_register_reg[25] | D ^          | DFFARX1 | 0.000 |   0.971 |   -0.214 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    1.185 | 
     | shift_register0/shift_register_reg[25] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.185 | 
     +---------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin shift_register0/shift_register_reg[12]/CLK 
Endpoint:   shift_register0/shift_register_reg[12]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[12]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.238
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.218
  Arrival Time                  0.969
  Slack Time                    1.186
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                        |              |         |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+---------+----------| 
     |                                        | clk ^        |         |       |   0.000 |   -1.186 | 
     | shift_register_sm0/data_out_reg[12]    | CLK ^ -> Q ^ | DFFX1   | 0.686 |   0.686 |   -0.500 | 
     | U131                                   | IN5 ^ -> Q ^ | AO222X1 | 0.282 |   0.969 |   -0.218 | 
     | shift_register0/shift_register_reg[12] | D ^          | DFFARX1 | 0.000 |   0.969 |   -0.218 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    1.186 | 
     | shift_register0/shift_register_reg[12] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.186 | 
     +---------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin shift_register0/shift_register_reg[30]/CLK 
Endpoint:   shift_register0/shift_register_reg[30]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[30]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.234
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.214
  Arrival Time                  0.974
  Slack Time                    1.187
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                        |              |         |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+---------+----------| 
     |                                        | clk ^        |         |       |   0.000 |   -1.187 | 
     | shift_register_sm0/data_out_reg[30]    | CLK ^ -> Q ^ | DFFX1   | 0.699 |   0.699 |   -0.488 | 
     | U116                                   | IN5 ^ -> Q ^ | AO222X1 | 0.275 |   0.974 |   -0.214 | 
     | shift_register0/shift_register_reg[30] | D ^          | DFFARX1 | 0.000 |   0.974 |   -0.214 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    1.187 | 
     | shift_register0/shift_register_reg[30] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.187 | 
     +---------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin shift_register0/shift_register_reg[29]/CLK 
Endpoint:   shift_register0/shift_register_reg[29]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[29]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.235
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.215
  Arrival Time                  0.972
  Slack Time                    1.187
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                        |              |         |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+---------+----------| 
     |                                        | clk ^        |         |       |   0.000 |   -1.187 | 
     | shift_register_sm0/data_out_reg[29]    | CLK ^ -> Q ^ | DFFX1   | 0.694 |   0.694 |   -0.493 | 
     | U117                                   | IN5 ^ -> Q ^ | AO222X1 | 0.278 |   0.972 |   -0.215 | 
     | shift_register0/shift_register_reg[29] | D ^          | DFFARX1 | 0.000 |   0.972 |   -0.215 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    1.187 | 
     | shift_register0/shift_register_reg[29] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.187 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin shift_register0/shift_register_reg[18]/CLK 
Endpoint:   shift_register0/shift_register_reg[18]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[18]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.236
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.216
  Arrival Time                  0.972
  Slack Time                    1.187
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                        |              |         |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+---------+----------| 
     |                                        | clk ^        |         |       |   0.000 |   -1.187 | 
     | shift_register_sm0/data_out_reg[18]    | CLK ^ -> Q ^ | DFFX1   | 0.693 |   0.693 |   -0.494 | 
     | U144                                   | IN5 ^ -> Q ^ | AO222X1 | 0.279 |   0.972 |   -0.216 | 
     | shift_register0/shift_register_reg[18] | D ^          | DFFARX1 | 0.000 |   0.972 |   -0.216 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    1.187 | 
     | shift_register0/shift_register_reg[18] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.187 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin shift_register0/shift_register_reg[14]/CLK 
Endpoint:   shift_register0/shift_register_reg[14]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[14]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.237
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.217
  Arrival Time                  0.971
  Slack Time                    1.187
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                        |              |         |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+---------+----------| 
     |                                        | clk ^        |         |       |   0.000 |   -1.187 | 
     | shift_register_sm0/data_out_reg[14]    | CLK ^ -> Q ^ | DFFX1   | 0.690 |   0.690 |   -0.497 | 
     | U129                                   | IN5 ^ -> Q ^ | AO222X1 | 0.281 |   0.971 |   -0.217 | 
     | shift_register0/shift_register_reg[14] | D ^          | DFFARX1 | 0.000 |   0.971 |   -0.217 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    1.187 | 
     | shift_register0/shift_register_reg[14] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.187 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin shift_register0/shift_register_reg[17]/CLK 
Endpoint:   shift_register0/shift_register_reg[17]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[17]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.236
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.216
  Arrival Time                  0.972
  Slack Time                    1.189
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                        |              |         |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+---------+----------| 
     |                                        | clk ^        |         |       |   0.000 |   -1.189 | 
     | shift_register_sm0/data_out_reg[17]    | CLK ^ -> Q ^ | DFFX1   | 0.692 |   0.692 |   -0.497 | 
     | U145                                   | IN5 ^ -> Q ^ | AO222X1 | 0.280 |   0.972 |   -0.216 | 
     | shift_register0/shift_register_reg[17] | D ^          | DFFARX1 | 0.000 |   0.972 |   -0.216 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    1.189 | 
     | shift_register0/shift_register_reg[17] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.189 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin shift_register0/shift_register_reg[13]/CLK 
Endpoint:   shift_register0/shift_register_reg[13]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[13]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.236
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.216
  Arrival Time                  0.973
  Slack Time                    1.189
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                        |              |         |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+---------+----------| 
     |                                        | clk ^        |         |       |   0.000 |   -1.189 | 
     | shift_register_sm0/data_out_reg[13]    | CLK ^ -> Q ^ | DFFX1   | 0.693 |   0.693 |   -0.496 | 
     | U130                                   | IN5 ^ -> Q ^ | AO222X1 | 0.280 |   0.973 |   -0.216 | 
     | shift_register0/shift_register_reg[13] | D ^          | DFFARX1 | 0.000 |   0.973 |   -0.216 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    1.189 | 
     | shift_register0/shift_register_reg[13] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.189 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin shift_register0/shift_register_reg[21]/CLK 
Endpoint:   shift_register0/shift_register_reg[21]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[21]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.236
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.216
  Arrival Time                  0.973
  Slack Time                    1.189
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                        |              |         |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+---------+----------| 
     |                                        | clk ^        |         |       |   0.000 |   -1.189 | 
     | shift_register_sm0/data_out_reg[21]    | CLK ^ -> Q ^ | DFFX1   | 0.692 |   0.692 |   -0.497 | 
     | U141                                   | IN5 ^ -> Q ^ | AO222X1 | 0.281 |   0.973 |   -0.216 | 
     | shift_register0/shift_register_reg[21] | D ^          | DFFARX1 | 0.000 |   0.973 |   -0.216 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    1.189 | 
     | shift_register0/shift_register_reg[21] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.189 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin shift_register0/shift_register_reg[16]/CLK 
Endpoint:   shift_register0/shift_register_reg[16]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[16]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.238
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.218
  Arrival Time                  0.971
  Slack Time                    1.189
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                        |              |         |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+---------+----------| 
     |                                        | clk ^        |         |       |   0.000 |   -1.189 | 
     | shift_register_sm0/data_out_reg[16]    | CLK ^ -> Q ^ | DFFX1   | 0.686 |   0.686 |   -0.503 | 
     | U127                                   | IN5 ^ -> Q ^ | AO222X1 | 0.285 |   0.971 |   -0.218 | 
     | shift_register0/shift_register_reg[16] | D ^          | DFFARX1 | 0.000 |   0.971 |   -0.218 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    1.189 | 
     | shift_register0/shift_register_reg[16] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.189 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin shift_register0/shift_register_reg[2]/CLK 
Endpoint:   shift_register0/shift_register_reg[2]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[2]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.236
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.216
  Arrival Time                  0.975
  Slack Time                    1.191
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |   -1.191 | 
     | shift_register_sm0/data_out_reg[2]    | CLK ^ -> Q ^ | DFFX1   | 0.694 |   0.694 |   -0.497 | 
     | U125                                  | IN5 ^ -> Q ^ | AO222X1 | 0.281 |   0.975 |   -0.216 | 
     | shift_register0/shift_register_reg[2] | D ^          | DFFARX1 | 0.000 |   0.975 |   -0.216 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |    1.191 | 
     | shift_register0/shift_register_reg[2] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.191 | 
     +--------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin shift_register0/shift_register_reg[7]/CLK 
Endpoint:   shift_register0/shift_register_reg[7]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[7]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.235
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.215
  Arrival Time                  0.977
  Slack Time                    1.192
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |   -1.192 | 
     | shift_register_sm0/data_out_reg[7]    | CLK ^ -> Q ^ | DFFX1   | 0.698 |   0.698 |   -0.494 | 
     | U136                                  | IN5 ^ -> Q ^ | AO222X1 | 0.279 |   0.977 |   -0.215 | 
     | shift_register0/shift_register_reg[7] | D ^          | DFFARX1 | 0.000 |   0.977 |   -0.215 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |    1.192 | 
     | shift_register0/shift_register_reg[7] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.192 | 
     +--------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin shift_register0/shift_register_reg[6]/CLK 
Endpoint:   shift_register0/shift_register_reg[6]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[6]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.239
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.219
  Arrival Time                  0.975
  Slack Time                    1.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |   -1.194 | 
     | shift_register_sm0/data_out_reg[6]    | CLK ^ -> Q ^ | DFFX1   | 0.689 |   0.689 |   -0.505 | 
     | U137                                  | IN5 ^ -> Q ^ | AO222X1 | 0.286 |   0.975 |   -0.219 | 
     | shift_register0/shift_register_reg[6] | D ^          | DFFARX1 | 0.000 |   0.975 |   -0.219 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |    1.194 | 
     | shift_register0/shift_register_reg[6] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.194 | 
     +--------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin shift_register0/shift_register_reg[26]/CLK 
Endpoint:   shift_register0/shift_register_reg[26]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[26]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.239
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.219
  Arrival Time                  0.975
  Slack Time                    1.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                        |              |         |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+---------+----------| 
     |                                        | clk ^        |         |       |   0.000 |   -1.194 | 
     | shift_register_sm0/data_out_reg[26]    | CLK ^ -> Q ^ | DFFX1   | 0.688 |   0.688 |   -0.507 | 
     | U120                                   | IN5 ^ -> Q ^ | AO222X1 | 0.287 |   0.975 |   -0.219 | 
     | shift_register0/shift_register_reg[26] | D ^          | DFFARX1 | 0.000 |   0.975 |   -0.219 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    1.194 | 
     | shift_register0/shift_register_reg[26] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.194 | 
     +---------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin shift_register0/shift_register_reg[15]/CLK 
Endpoint:   shift_register0/shift_register_reg[15]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[15]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.236
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.216
  Arrival Time                  0.979
  Slack Time                    1.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                        |              |         |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+---------+----------| 
     |                                        | clk ^        |         |       |   0.000 |   -1.195 | 
     | shift_register_sm0/data_out_reg[15]    | CLK ^ -> Q ^ | DFFX1   | 0.697 |   0.697 |   -0.498 | 
     | U128                                   | IN5 ^ -> Q ^ | AO222X1 | 0.282 |   0.979 |   -0.216 | 
     | shift_register0/shift_register_reg[15] | D ^          | DFFARX1 | 0.000 |   0.979 |   -0.216 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    1.195 | 
     | shift_register0/shift_register_reg[15] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.195 | 
     +---------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin shift_register0/shift_register_reg[11]/CLK 
Endpoint:   shift_register0/shift_register_reg[11]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[11]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.236
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.216
  Arrival Time                  0.980
  Slack Time                    1.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                        |              |         |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+---------+----------| 
     |                                        | clk ^        |         |       |   0.000 |   -1.195 | 
     | shift_register_sm0/data_out_reg[11]    | CLK ^ -> Q ^ | DFFX1   | 0.698 |   0.698 |   -0.497 | 
     | U132                                   | IN5 ^ -> Q ^ | AO222X1 | 0.281 |   0.980 |   -0.216 | 
     | shift_register0/shift_register_reg[11] | D ^          | DFFARX1 | 0.000 |   0.980 |   -0.216 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    1.195 | 
     | shift_register0/shift_register_reg[11] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.195 | 
     +---------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin mem_to_fifo_sm0/fifo_wr_reg/CLK 
Endpoint:   mem_to_fifo_sm0/fifo_wr_reg/D (v) checked with  leading edge of 
'clk_mem'
Beginpoint: mem_to_fifo_sm0/fifo_wr_reg/Q (v) triggered by  leading edge of 
'clk_mem'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.154
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.134
  Arrival Time                  1.062
  Slack Time                    1.196
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                             |               |         |       |  Time   |   Time   | 
     |-----------------------------+---------------+---------+-------+---------+----------| 
     |                             | clk_mem ^     |         |       |   0.000 |   -1.196 | 
     | mem_to_fifo_sm0/fifo_wr_reg | CLK ^ -> Q v  | DFFARX1 | 0.800 |   0.800 |   -0.396 | 
     | U274                        | IN1 v -> QN ^ | NAND4X0 | 0.114 |   0.914 |   -0.282 | 
     | U272                        | IN1 ^ -> QN v | NAND2X0 | 0.148 |   1.062 |   -0.134 | 
     | mem_to_fifo_sm0/fifo_wr_reg | D v           | DFFARX1 | 0.000 |   1.062 |   -0.134 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                             |           |         |       |  Time   |   Time   | 
     |-----------------------------+-----------+---------+-------+---------+----------| 
     |                             | clk_mem ^ |         |       |   0.000 |    1.196 | 
     | mem_to_fifo_sm0/fifo_wr_reg | CLK ^     | DFFARX1 | 0.000 |   0.000 |    1.196 | 
     +--------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin shift_register0/shift_register_reg[22]/CLK 
Endpoint:   shift_register0/shift_register_reg[22]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[22]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.241
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.221
  Arrival Time                  0.975
  Slack Time                    1.196
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                        |              |         |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+---------+----------| 
     |                                        | clk ^        |         |       |   0.000 |   -1.196 | 
     | shift_register_sm0/data_out_reg[22]    | CLK ^ -> Q ^ | DFFX1   | 0.684 |   0.684 |   -0.512 | 
     | U140                                   | IN5 ^ -> Q ^ | AO222X1 | 0.291 |   0.975 |   -0.221 | 
     | shift_register0/shift_register_reg[22] | D ^          | DFFARX1 | 0.000 |   0.975 |   -0.221 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    1.196 | 
     | shift_register0/shift_register_reg[22] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.196 | 
     +---------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin shift_register0/shift_register_reg[19]/CLK 
Endpoint:   shift_register0/shift_register_reg[19]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[19]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.235
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.215
  Arrival Time                  0.982
  Slack Time                    1.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                        |              |         |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+---------+----------| 
     |                                        | clk ^        |         |       |   0.000 |   -1.197 | 
     | shift_register_sm0/data_out_reg[19]    | CLK ^ -> Q ^ | DFFX1   | 0.703 |   0.703 |   -0.494 | 
     | U143                                   | IN5 ^ -> Q ^ | AO222X1 | 0.280 |   0.982 |   -0.215 | 
     | shift_register0/shift_register_reg[19] | D ^          | DFFARX1 | 0.000 |   0.982 |   -0.215 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    1.197 | 
     | shift_register0/shift_register_reg[19] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.197 | 
     +---------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin shift_register0/shift_register_reg[24]/CLK 
Endpoint:   shift_register0/shift_register_reg[24]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[24]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.234
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.214
  Arrival Time                  0.983
  Slack Time                    1.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                        |              |         |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+---------+----------| 
     |                                        | clk ^        |         |       |   0.000 |   -1.197 | 
     | shift_register_sm0/data_out_reg[24]    | CLK ^ -> Q ^ | DFFX1   | 0.696 |   0.696 |   -0.502 | 
     | U122                                   | IN6 ^ -> Q ^ | AO222X1 | 0.288 |   0.983 |   -0.214 | 
     | shift_register0/shift_register_reg[24] | D ^          | DFFARX1 | 0.000 |   0.983 |   -0.214 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    1.197 | 
     | shift_register0/shift_register_reg[24] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.197 | 
     +---------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin shift_register0/shift_register_reg[28]/CLK 
Endpoint:   shift_register0/shift_register_reg[28]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[28]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.240
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.220
  Arrival Time                  0.981
  Slack Time                    1.201
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                        |              |         |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+---------+----------| 
     |                                        | clk ^        |         |       |   0.000 |   -1.201 | 
     | shift_register_sm0/data_out_reg[28]    | CLK ^ -> Q ^ | DFFX1   | 0.690 |   0.690 |   -0.511 | 
     | U118                                   | IN5 ^ -> Q ^ | AO222X1 | 0.291 |   0.981 |   -0.220 | 
     | shift_register0/shift_register_reg[28] | D ^          | DFFARX1 | 0.000 |   0.981 |   -0.220 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    1.201 | 
     | shift_register0/shift_register_reg[28] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.201 | 
     +---------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin shift_register0/shift_register_reg[3]/CLK 
Endpoint:   shift_register0/shift_register_reg[3]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[3]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.239
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.219
  Arrival Time                  0.983
  Slack Time                    1.202
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |   -1.202 | 
     | shift_register_sm0/data_out_reg[3]    | CLK ^ -> Q ^ | DFFX1   | 0.694 |   0.694 |   -0.508 | 
     | U124                                  | IN5 ^ -> Q ^ | AO222X1 | 0.289 |   0.983 |   -0.219 | 
     | shift_register0/shift_register_reg[3] | D ^          | DFFARX1 | 0.000 |   0.983 |   -0.219 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |    1.202 | 
     | shift_register0/shift_register_reg[3] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.202 | 
     +--------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin shift_register0/shift_register_reg[23]/CLK 
Endpoint:   shift_register0/shift_register_reg[23]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[23]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.240
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.220
  Arrival Time                  0.983
  Slack Time                    1.203
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                        |              |         |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+---------+----------| 
     |                                        | clk ^        |         |       |   0.000 |   -1.203 | 
     | shift_register_sm0/data_out_reg[23]    | CLK ^ -> Q ^ | DFFX1   | 0.692 |   0.692 |   -0.511 | 
     | U115                                   | IN5 ^ -> Q ^ | AO222X1 | 0.291 |   0.983 |   -0.220 | 
     | shift_register0/shift_register_reg[23] | D ^          | DFFARX1 | 0.000 |   0.983 |   -0.220 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    1.203 | 
     | shift_register0/shift_register_reg[23] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.203 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin shift_register0/shift_register_reg[20]/CLK 
Endpoint:   shift_register0/shift_register_reg[20]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[20]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.237
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.218
  Arrival Time                  0.989
  Slack Time                    1.207
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                        |              |         |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+---------+----------| 
     |                                        | clk ^        |         |       |   0.000 |   -1.207 | 
     | shift_register_sm0/data_out_reg[20]    | CLK ^ -> Q ^ | DFFX1   | 0.701 |   0.701 |   -0.505 | 
     | U142                                   | IN5 ^ -> Q ^ | AO222X1 | 0.288 |   0.989 |   -0.218 | 
     | shift_register0/shift_register_reg[20] | D ^          | DFFARX1 | 0.000 |   0.989 |   -0.218 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    1.207 | 
     | shift_register0/shift_register_reg[20] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.207 | 
     +---------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin shift_register0/shift_register_reg[31]/CLK 
Endpoint:   shift_register0/shift_register_reg[31]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[31]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.229
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.209
  Arrival Time                  1.021
  Slack Time                    1.230
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                        |              |         |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+---------+----------| 
     |                                        | clk ^        |         |       |   0.000 |   -1.230 | 
     | shift_register_sm0/data_out_reg[31]    | CLK ^ -> Q ^ | DFFX1   | 0.684 |   0.684 |   -0.545 | 
     | U224                                   | IN1 ^ -> Q ^ | AO22X1  | 0.336 |   1.021 |   -0.209 | 
     | shift_register0/shift_register_reg[31] | D ^          | DFFARX1 | 0.000 |   1.021 |   -0.209 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    1.230 | 
     | shift_register0/shift_register_reg[31] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.230 | 
     +---------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin shift_register_sm0/state_reg[0]/CLK 
Endpoint:   shift_register_sm0/state_reg[0]/D (^) checked with  leading edge of 
'clk'
Beginpoint: counter_sm0/restart_reg/QN        (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.207
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.187
  Arrival Time                  1.062
  Slack Time                    1.249
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                 |               |         |       |  Time   |   Time   | 
     |---------------------------------+---------------+---------+-------+---------+----------| 
     |                                 | clk ^         |         |       |   0.000 |   -1.249 | 
     | counter_sm0/restart_reg         | CLK ^ -> QN v | DFFX1   | 0.519 |   0.519 |   -0.731 | 
     | U200                            | IN4 v -> QN ^ | NAND4X0 | 0.196 |   0.715 |   -0.535 | 
     | U198                            | IN1 ^ -> Q ^  | AO22X1  | 0.348 |   1.062 |   -0.187 | 
     | shift_register_sm0/state_reg[0] | D ^           | DFFASX1 | 0.000 |   1.062 |   -0.187 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                 |       |         |       |  Time   |   Time   | 
     |---------------------------------+-------+---------+-------+---------+----------| 
     |                                 | clk ^ |         |       |   0.000 |    1.249 | 
     | shift_register_sm0/state_reg[0] | CLK ^ | DFFASX1 | 0.000 |   0.000 |    1.249 | 
     +--------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin shift_register0/out_reg/CLK 
Endpoint:   shift_register0/out_reg/D               (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register0/shift_register_reg[0]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.229
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.209
  Arrival Time                  1.055
  Slack Time                    1.264
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |   -1.264 | 
     | shift_register0/shift_register_reg[0] | CLK ^ -> Q ^ | DFFARX1 | 0.781 |   0.781 |   -0.483 | 
     | U260                                  | IN3 ^ -> Q ^ | AO22X1  | 0.273 |   1.055 |   -0.209 | 
     | shift_register0/out_reg               | D ^          | DFFARX1 | 0.000 |   1.055 |   -0.209 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Instance         |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                         |       |         |       |  Time   |   Time   | 
     |-------------------------+-------+---------+-------+---------+----------| 
     |                         | clk ^ |         |       |   0.000 |    1.264 | 
     | shift_register0/out_reg | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.264 | 
     +------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin shift_register_sm0/fifo_rd_reg/CLK 
Endpoint:   shift_register_sm0/fifo_rd_reg/D (^) checked with  leading edge of 
'clk'
Beginpoint: shift_register_sm0/fifo_rd_reg/Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.228
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.208
  Arrival Time                  1.090
  Slack Time                    1.298
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                |              |         |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+---------+----------| 
     |                                | clk ^        |         |       |   0.000 |   -1.298 | 
     | shift_register_sm0/fifo_rd_reg | CLK ^ -> Q ^ | DFFARX1 | 0.759 |   0.759 |   -0.539 | 
     | U220                           | IN1 ^ -> Q ^ | AO22X1  | 0.332 |   1.090 |   -0.208 | 
     | shift_register_sm0/fifo_rd_reg | D ^          | DFFARX1 | 0.000 |   1.090 |   -0.208 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                |       |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------+-------+---------+----------| 
     |                                | clk ^ |         |       |   0.000 |    1.298 | 
     | shift_register_sm0/fifo_rd_reg | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.298 | 
     +-------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin counter_sm0/state_reg[0]/CLK 
Endpoint:   counter_sm0/state_reg[0]/D  (^) checked with  leading edge of 'clk'
Beginpoint: counter_sm0/state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.221
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.201
  Arrival Time                  1.136
  Slack Time                    1.338
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                          |               |         |       |  Time   |   Time   | 
     |--------------------------+---------------+---------+-------+---------+----------| 
     |                          | clk ^         |         |       |   0.000 |   -1.338 | 
     | counter_sm0/state_reg[0] | CLK ^ -> QN ^ | DFFASX1 | 0.757 |   0.757 |   -0.581 | 
     | U253                     | IN4 ^ -> Q ^  | AO22X1  | 0.379 |   1.136 |   -0.202 | 
     | counter_sm0/state_reg[0] | D ^           | DFFASX1 | 0.000 |   1.136 |   -0.201 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Instance         |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                          |       |         |       |  Time   |   Time   | 
     |--------------------------+-------+---------+-------+---------+----------| 
     |                          | clk ^ |         |       |   0.000 |    1.338 | 
     | counter_sm0/state_reg[0] | CLK ^ | DFFASX1 | 0.000 |   0.000 |    1.338 | 
     +-------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin counter_sm0/state_reg[1]/CLK 
Endpoint:   counter_sm0/state_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: counter_sm0/state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.227
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.207
  Arrival Time                  1.199
  Slack Time                    1.406
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                          |              |         |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+---------+----------| 
     |                          | clk ^        |         |       |   0.000 |   -1.406 | 
     | counter_sm0/state_reg[1] | CLK ^ -> Q ^ | DFFARX1 | 0.833 |   0.833 |   -0.574 | 
     | U217                     | IN2 ^ -> Q ^ | AO22X1  | 0.367 |   1.199 |   -0.207 | 
     | counter_sm0/state_reg[1] | D ^          | DFFARX1 | 0.000 |   1.199 |   -0.207 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Instance         |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                          |       |         |       |  Time   |   Time   | 
     |--------------------------+-------+---------+-------+---------+----------| 
     |                          | clk ^ |         |       |   0.000 |    1.406 | 
     | counter_sm0/state_reg[1] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.406 | 
     +-------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin shift_register_sm0/state_reg[1]/CLK 
Endpoint:   shift_register_sm0/state_reg[1]/D (^) checked with  leading edge of 
'clk'
Beginpoint: shift_register_sm0/state_reg[1]/Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.227
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.207
  Arrival Time                  1.209
  Slack Time                    1.415
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                 |              |         |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+---------+----------| 
     |                                 | clk ^        |         |       |   0.000 |   -1.415 | 
     | shift_register_sm0/state_reg[1] | CLK ^ -> Q ^ | DFFARX1 | 0.839 |   0.839 |   -0.576 | 
     | U225                            | IN2 ^ -> Q ^ | AO22X1  | 0.369 |   1.209 |   -0.207 | 
     | shift_register_sm0/state_reg[1] | D ^          | DFFARX1 | 0.000 |   1.209 |   -0.207 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                 |       |         |       |  Time   |   Time   | 
     |---------------------------------+-------+---------+-------+---------+----------| 
     |                                 | clk ^ |         |       |   0.000 |    1.415 | 
     | shift_register_sm0/state_reg[1] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.415 | 
     +--------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin mem_to_fifo_sm0/state_reg[1]/CLK 
Endpoint:   mem_to_fifo_sm0/state_reg[1]/D (^) checked with  leading edge of 
'clk_mem'
Beginpoint: mem_to_fifo_sm0/state_reg[1]/Q (^) triggered by  leading edge of 
'clk_mem'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.230
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.210
  Arrival Time                  1.227
  Slack Time                    1.437
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     |                              | clk_mem ^    |         |       |   0.000 |   -1.437 | 
     | mem_to_fifo_sm0/state_reg[1] | CLK ^ -> Q ^ | DFFARX1 | 0.851 |   0.851 |   -0.586 | 
     | U263                         | IN1 ^ -> Q ^ | AO22X1  | 0.376 |   1.227 |   -0.210 | 
     | mem_to_fifo_sm0/state_reg[1] | D ^          | DFFARX1 | 0.000 |   1.227 |   -0.210 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |           Instance           |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                              |           |         |       |  Time   |   Time   | 
     |------------------------------+-----------+---------+-------+---------+----------| 
     |                              | clk_mem ^ |         |       |   0.000 |    1.437 | 
     | mem_to_fifo_sm0/state_reg[1] | CLK ^     | DFFARX1 | 0.000 |   0.000 |    1.437 | 
     +---------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin mem_to_fifo_sm0/state_reg[2]/CLK 
Endpoint:   mem_to_fifo_sm0/state_reg[2]/D (^) checked with  leading edge of 
'clk_mem'
Beginpoint: mem_to_fifo_sm0/state_reg[2]/Q (^) triggered by  leading edge of 
'clk_mem'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.234
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.214
  Arrival Time                  1.233
  Slack Time                    1.447
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     |                              | clk_mem ^    |         |       |   0.000 |   -1.447 | 
     | mem_to_fifo_sm0/state_reg[2] | CLK ^ -> Q ^ | DFFARX1 | 0.848 |   0.848 |   -0.599 | 
     | U265                         | IN1 ^ -> Q ^ | AO22X1  | 0.385 |   1.233 |   -0.214 | 
     | mem_to_fifo_sm0/state_reg[2] | D ^          | DFFARX1 | 0.000 |   1.233 |   -0.214 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |           Instance           |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                              |           |         |       |  Time   |   Time   | 
     |------------------------------+-----------+---------+-------+---------+----------| 
     |                              | clk_mem ^ |         |       |   0.000 |    1.447 | 
     | mem_to_fifo_sm0/state_reg[2] | CLK ^     | DFFARX1 | 0.000 |   0.000 |    1.447 | 
     +---------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin shift_register_sm0/state_reg[3]/CLK 
Endpoint:   shift_register_sm0/state_reg[3]/D (v) checked with  leading edge of 
'clk'
Beginpoint: counter_sm0/restart_reg/Q         (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.151
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.131
  Arrival Time                  1.352
  Slack Time                    1.483
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                 |               |         |       |  Time   |   Time   | 
     |---------------------------------+---------------+---------+-------+---------+----------| 
     |                                 | clk ^         |         |       |   0.000 |   -1.483 | 
     | counter_sm0/restart_reg         | CLK ^ -> Q ^  | DFFX1   | 0.751 |   0.751 |   -0.732 | 
     | U110                            | IN2 ^ -> QN v | NOR2X0  | 0.193 |   0.944 |   -0.539 | 
     | U213                            | IN3 v -> Q v  | AO22X1  | 0.408 |   1.352 |   -0.131 | 
     | shift_register_sm0/state_reg[3] | D v           | DFFARX1 | 0.000 |   1.352 |   -0.131 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                 |       |         |       |  Time   |   Time   | 
     |---------------------------------+-------+---------+-------+---------+----------| 
     |                                 | clk ^ |         |       |   0.000 |    1.483 | 
     | shift_register_sm0/state_reg[3] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.483 | 
     +--------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin shift_register_sm0/state_reg[2]/CLK 
Endpoint:   shift_register_sm0/state_reg[2]/D (v) checked with  leading edge of 
'clk'
Beginpoint: counter_sm0/restart_reg/Q         (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.156
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.136
  Arrival Time                  1.377
  Slack Time                    1.513
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                 |               |         |       |  Time   |   Time   | 
     |---------------------------------+---------------+---------+-------+---------+----------| 
     |                                 | clk ^         |         |       |   0.000 |   -1.513 | 
     | counter_sm0/restart_reg         | CLK ^ -> Q ^  | DFFX1   | 0.751 |   0.751 |   -0.763 | 
     | U110                            | IN2 ^ -> QN v | NOR2X0  | 0.193 |   0.944 |   -0.569 | 
     | U146                            | IN3 v -> Q v  | AO22X1  | 0.433 |   1.377 |   -0.136 | 
     | shift_register_sm0/state_reg[2] | D v           | DFFARX1 | 0.000 |   1.377 |   -0.136 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                 |       |         |       |  Time   |   Time   | 
     |---------------------------------+-------+---------+-------+---------+----------| 
     |                                 | clk ^ |         |       |   0.000 |    1.513 | 
     | shift_register_sm0/state_reg[2] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.513 | 
     +--------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin shift_register_sm0/load_sr_reg/CLK 
Endpoint:   shift_register_sm0/load_sr_reg/SETB (v) checked with  leading edge 
of 'clk'
Beginpoint: counter_sm0/restart_reg/Q           (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.511
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.491
  Arrival Time                  1.273
  Slack Time                    1.764
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |               |          |       |  Time   |   Time   | 
     |--------------------------------+---------------+----------+-------+---------+----------| 
     |                                | clk ^         |          |       |   0.000 |   -1.764 | 
     | counter_sm0/restart_reg        | CLK ^ -> Q ^  | DFFX1    | 0.751 |   0.751 |   -1.013 | 
     | U95                            | IN2 ^ -> QN v | NOR2X0   | 0.258 |   1.009 |   -0.755 | 
     | U3                             | IN2 v -> Q v  | AND2X1   | 0.265 |   1.273 |   -0.491 | 
     | shift_register_sm0/load_sr_reg | SETB v        | DFFSSRX1 | 0.000 |   1.273 |   -0.491 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |   Cell   | Delay | Arrival | Required | 
     |                                |       |          |       |  Time   |   Time   | 
     |--------------------------------+-------+----------+-------+---------+----------| 
     |                                | clk ^ |          |       |   0.000 |    1.764 | 
     | shift_register_sm0/load_sr_reg | CLK ^ | DFFSSRX1 | 0.000 |   0.000 |    1.764 | 
     +--------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin divider_even0/rout_reg/CLK 
Endpoint:   divider_even0/rout_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: divider_even0/rout_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -2.162
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -2.142
  Arrival Time                  0.842
  Slack Time                    2.984
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |        Instance        |      Arc      |  Cell  | Delay | Arrival | Required | 
     |                        |               |        |       |  Time   |   Time   | 
     |------------------------+---------------+--------+-------+---------+----------| 
     |                        | clk ^         |        |       |   0.000 |   -2.984 | 
     | divider_even0/rout_reg | CLK ^ -> Q ^  | DFFX1  | 0.713 |   0.713 |   -2.272 | 
     | U236                   | IN2 ^ -> QN v | NOR2X0 | 0.129 |   0.842 |   -2.142 | 
     | divider_even0/rout_reg | D v           | DFFX1  | 0.000 |   0.842 |   -2.142 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |        Instance        |  Arc  |  Cell | Delay | Arrival | Required | 
     |                        |       |       |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------+---------+----------| 
     |                        | clk ^ |       |       |   0.000 |    2.984 | 
     | divider_even0/rout_reg | CLK ^ | DFFX1 | 0.000 |   0.000 |    2.984 | 
     +---------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin shift_register_sm0/data_out_reg[14]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[14]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[14]/Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -2.168
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -2.148
  Arrival Time                  1.101
  Slack Time                    3.250
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                     |              |        |       |  Time   |   Time   | 
     |-------------------------------------+--------------+--------+-------+---------+----------| 
     |                                     | clk ^        |        |       |   0.000 |   -3.250 | 
     | shift_register_sm0/data_out_reg[14] | CLK ^ -> Q v | DFFX1  | 0.740 |   0.740 |   -2.510 | 
     | U167                                | IN3 v -> Q v | AO22X1 | 0.361 |   1.101 |   -2.148 | 
     | shift_register_sm0/data_out_reg[14] | D v          | DFFX1  | 0.000 |   1.101 |   -2.148 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |    3.250 | 
     | shift_register_sm0/data_out_reg[14] | CLK ^ | DFFX1 | 0.000 |   0.000 |    3.250 | 
     +----------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin shift_register_sm0/data_out_reg[28]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[28]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[28]/Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -2.169
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -2.149
  Arrival Time                  1.104
  Slack Time                    3.253
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                     |              |        |       |  Time   |   Time   | 
     |-------------------------------------+--------------+--------+-------+---------+----------| 
     |                                     | clk ^        |        |       |   0.000 |   -3.253 | 
     | shift_register_sm0/data_out_reg[28] | CLK ^ -> Q v | DFFX1  | 0.740 |   0.740 |   -2.513 | 
     | U153                                | IN3 v -> Q v | AO22X1 | 0.363 |   1.104 |   -2.149 | 
     | shift_register_sm0/data_out_reg[28] | D v          | DFFX1  | 0.000 |   1.104 |   -2.149 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |    3.253 | 
     | shift_register_sm0/data_out_reg[28] | CLK ^ | DFFX1 | 0.000 |   0.000 |    3.253 | 
     +----------------------------------------------------------------------------------+ 

