{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723650334350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723650334358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 22:45:32 2024 " "Processing started: Wed Aug 14 22:45:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723650334358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723650334358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Block1 -c Block1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Block1 -c Block1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723650334358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723650335169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723650335169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 Read_data " "Found entity 1: Read_data" {  } { { "../RTL/Des/Read_data.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Des/Read_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723650344925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723650344925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/tb/tb_readdata.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/tb/tb_readdata.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_ReadData " "Found entity 1: TB_ReadData" {  } { { "../RTL/Tb/TB_ReadData.sv" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Tb/TB_ReadData.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723650344931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723650344931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/tb/testmults.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/tb/testmults.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestMultS " "Found entity 1: TestMultS" {  } { { "../RTL/Tb/TestMultS.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Tb/TestMultS.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723650344938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723650344938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "matrixH_real MatrixH_real tb_MatrixH.sv(16) " "Verilog HDL Declaration information at tb_MatrixH.sv(16): object \"matrixH_real\" differs only in case from object \"MatrixH_real\" in the same scope" {  } { { "../RTL/Tb/tb_MatrixH.sv" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Tb/tb_MatrixH.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723650344943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "matrixH_im MatrixH_im tb_MatrixH.sv(16) " "Verilog HDL Declaration information at tb_MatrixH.sv(16): object \"matrixH_im\" differs only in case from object \"MatrixH_im\" in the same scope" {  } { { "../RTL/Tb/tb_MatrixH.sv" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Tb/tb_MatrixH.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723650344943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/tb/tb_matrixh.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/tb/tb_matrixh.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_MatrixH " "Found entity 1: tb_MatrixH" {  } { { "../RTL/Tb/tb_MatrixH.sv" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Tb/tb_MatrixH.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723650344944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723650344944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/tb/tb_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/tb/tb_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_rom " "Found entity 1: tb_rom" {  } { { "../RTL/Tb/tb_rom.sv" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Tb/tb_rom.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723650344950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723650344950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../RTL/Des/rom.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Des/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723650344957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723650344957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/vadd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/vadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 vadd " "Found entity 1: vadd" {  } { { "../RTL/Des/vadd.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Des/vadd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723650344963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723650344963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/qmults.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/qmults.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmults " "Found entity 1: qmults" {  } { { "../RTL/Des/qmults.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Des/qmults.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723650344970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723650344970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/qmult.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/qmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmult " "Found entity 1: qmult" {  } { { "../RTL/Des/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Des/qmult.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723650344976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723650344976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/qadd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/qadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 qadd " "Found entity 1: qadd" {  } { { "../RTL/Des/qadd.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Des/qadd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723650344984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723650344984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/mul4x4_4x2matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/mul4x4_4x2matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul4x4_4x2matrix " "Found entity 1: Mul4x4_4x2matrix" {  } { { "../RTL/Des/Mul4x4_4x2matrix.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Des/Mul4x4_4x2matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723650344990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723650344990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/mul4x2_2x2matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/mul4x2_2x2matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul4x2_2x2Matrix " "Found entity 1: Mul4x2_2x2Matrix" {  } { { "../RTL/Des/Mul4x2_2x2Matrix.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Des/Mul4x2_2x2Matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723650344996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723650344996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/mul2vector4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/mul2vector4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul2vector4x1 " "Found entity 1: Mul2vector4x1" {  } { { "../RTL/Des/Mul2vector4x1.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Des/Mul2vector4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723650345002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723650345002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/mul2vector.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/mul2vector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul2vector " "Found entity 1: Mul2vector" {  } { { "../RTL/Des/Mul2vector.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Des/Mul2vector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723650345008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723650345008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/Synth/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723650345014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723650345014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MatSReal matsreal Block1.v(11) " "Verilog HDL Declaration information at Block1.v(11): object \"MatSReal\" differs only in case from object \"matsreal\" in the same scope" {  } { { "../RTL/Des/Block1.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Des/Block1.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723650345018 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MatSIm matsim Block1.v(12) " "Verilog HDL Declaration information at Block1.v(12): object \"MatSIm\" differs only in case from object \"matsim\" in the same scope" {  } { { "../RTL/Des/Block1.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Des/Block1.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723650345019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "matrixH_real MatrixH_real Block1.v(27) " "Verilog HDL Declaration information at Block1.v(27): object \"matrixH_real\" differs only in case from object \"MatrixH_real\" in the same scope" {  } { { "../RTL/Des/Block1.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Des/Block1.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723650345019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "matrixH_im MatrixH_im Block1.v(27) " "Verilog HDL Declaration information at Block1.v(27): object \"matrixH_im\" differs only in case from object \"MatrixH_im\" in the same scope" {  } { { "../RTL/Des/Block1.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Des/Block1.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723650345019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/block1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/block1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "../RTL/Des/Block1.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Des/Block1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723650345020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723650345020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/lut_s.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/lut_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT_S " "Found entity 1: LUT_S" {  } { { "../RTL/Des/LUT_S.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Des/LUT_S.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723650345026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723650345026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_h.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_h.v" { { "Info" "ISGN_ENTITY_NAME" "1 Matrix_H " "Found entity 1: Matrix_H" {  } { { "Matrix_H.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/Synth/Matrix_H.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723650345033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723650345033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/cmult.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/cmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmult " "Found entity 1: cmult" {  } { { "../RTL/Des/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Des/cmult.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723650345038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723650345038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/tb/tb_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/tb/tb_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top " "Found entity 1: tb_top" {  } { { "../RTL/Tb/tb_top.sv" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Tb/tb_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723650345045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723650345045 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MatrixOut.v(21) " "Verilog HDL warning at MatrixOut.v(21): extended using \"x\" or \"z\"" {  } { { "MatrixOut.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/Synth/MatrixOut.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1723650345050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixout.v 1 1 " "Found 1 design units, including 1 entities, in source file matrixout.v" { { "Info" "ISGN_ENTITY_NAME" "1 MatrixOut " "Found entity 1: MatrixOut" {  } { { "MatrixOut.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/Synth/MatrixOut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723650345052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723650345052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/tb/tb_cmult.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/tb/tb_cmult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cmult " "Found entity 1: tb_cmult" {  } { { "../RTL/Tb/tb_cmult.sv" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Tb/tb_cmult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723650345058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723650345058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240709/project/rtl/des/divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "../RTL/Des/divisor.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Des/divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723650345065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723650345065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enaRowH Read_data.v(22) " "Verilog HDL Implicit Net warning at Read_data.v(22): created implicit net for \"enaRowH\"" {  } { { "../RTL/Des/Read_data.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Des/Read_data.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723650345066 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enaSi Read_data.v(23) " "Verilog HDL Implicit Net warning at Read_data.v(23): created implicit net for \"enaSi\"" {  } { { "../RTL/Des/Read_data.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Des/Read_data.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723650345066 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Read_data " "Elaborating entity \"Read_data\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723650345206 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Read_data.v(22) " "Verilog HDL assignment warning at Read_data.v(22): truncated value with size 32 to match size of target (1)" {  } { { "../RTL/Des/Read_data.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Des/Read_data.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723650345207 "|Read_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Read_data.v(23) " "Verilog HDL assignment warning at Read_data.v(23): truncated value with size 32 to match size of target (1)" {  } { { "../RTL/Des/Read_data.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Des/Read_data.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723650345207 "|Read_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Read_data.v(26) " "Verilog HDL assignment warning at Read_data.v(26): truncated value with size 32 to match size of target (1)" {  } { { "../RTL/Des/Read_data.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Des/Read_data.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723650345208 "|Read_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Read_data.v(70) " "Verilog HDL assignment warning at Read_data.v(70): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/Des/Read_data.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Des/Read_data.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723650345208 "|Read_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Read_data.v(76) " "Verilog HDL assignment warning at Read_data.v(76): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/Des/Read_data.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Des/Read_data.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723650345208 "|Read_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Read_data.v(82) " "Verilog HDL assignment warning at Read_data.v(82): truncated value with size 32 to match size of target (2)" {  } { { "../RTL/Des/Read_data.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/RTL/Des/Read_data.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723650345208 "|Read_data"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1723650345755 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/Synth/output_files/Block1.map.smsg " "Generated suppressed messages file C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240709/Project/Synth/output_files/Block1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723650345970 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1723650346127 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723650346127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1723650346174 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1723650346174 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1723650346174 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1723650346174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723650346204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 22:45:46 2024 " "Processing ended: Wed Aug 14 22:45:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723650346204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723650346204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723650346204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723650346204 ""}
