// Seed: 1821730722
module module_0 (
    input wor id_0,
    input tri id_1,
    input supply0 id_2
);
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input  wand id_0,
    input  tri1 id_1,
    output tri0 id_2,
    input  tri0 id_3,
    input  tri0 id_4,
    input  tri0 id_5,
    input  wor  id_6
);
  assign id_2 = id_6;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_6
  );
  assign modCall_1.type_1 = 0;
  id_8 :
  assert property (@((1)) id_6)
  else;
endmodule
module module_2 (
    output supply1 id_0,
    output supply1 id_1,
    input supply1 id_2,
    output wire id_3,
    output wire id_4,
    input tri id_5
);
  assign id_1 = id_5;
  wire id_7;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  wire id_8;
  wire id_9;
  assign id_9 = id_2;
endmodule
