{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1706581351762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1706581351762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 30 10:22:31 2024 " "Processing started: Tue Jan 30 10:22:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1706581351762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1706581351762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DAC8563 -c DAC8563 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DAC8563 -c DAC8563" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1706581351762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1706581351934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/dac8563/fpga_cyclone_iv_f17/rtl/dac8563.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/dac8563/fpga_cyclone_iv_f17/rtl/dac8563.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC8563 " "Found entity 1: DAC8563" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581351950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581351950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/dac8563/fpga_cyclone_iv_f17/rtl/dac8563_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/dac8563/fpga_cyclone_iv_f17/rtl/dac8563_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC8563_TOP " "Found entity 1: DAC8563_TOP" {  } { { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581351965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581351965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/dac8563/fpga_cyclone_iv_f17/ip_core/pll_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/dac8563/fpga_cyclone_iv_f17/ip_core/pll_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk " "Found entity 1: pll_clk" {  } { { "../ip_core/pll_clk.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/pll_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581351965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581351965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/dac8563/fpga_cyclone_iv_f17/ip_core/rom/rom_sin.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/dac8563/fpga_cyclone_iv_f17/ip_core/rom/rom_sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_sin " "Found entity 1: rom_sin" {  } { { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581351965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581351965 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DAC8563_TOP " "Elaborating entity \"DAC8563_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1706581352028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk pll_clk:pll_clk " "Elaborating entity \"pll_clk\" for hierarchy \"pll_clk:pll_clk\"" {  } { { "../rtl/DAC8563_TOP.v" "pll_clk" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_clk:pll_clk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_clk:pll_clk\|altpll:altpll_component\"" {  } { { "../ip_core/pll_clk.v" "altpll_component" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/pll_clk.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_clk:pll_clk\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_clk:pll_clk\|altpll:altpll_component\"" {  } { { "../ip_core/pll_clk.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/pll_clk.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_clk:pll_clk\|altpll:altpll_component " "Instantiated megafunction \"pll_clk:pll_clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352059 ""}  } { { "../ip_core/pll_clk.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/pll_clk.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1706581352059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk_altpll " "Found entity 1: pll_clk_altpll" {  } { { "db/pll_clk_altpll.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/pll_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581352106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581352106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk_altpll pll_clk:pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated " "Elaborating entity \"pll_clk_altpll\" for hierarchy \"pll_clk:pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC8563 DAC8563:u_DAC8563 " "Elaborating entity \"DAC8563\" for hierarchy \"DAC8563:u_DAC8563\"" {  } { { "../rtl/DAC8563_TOP.v" "u_DAC8563" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_sin DAC8563:u_DAC8563\|rom_sin:u_rom_sin " "Elaborating entity \"rom_sin\" for hierarchy \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\"" {  } { { "../rtl/DAC8563.v" "u_rom_sin" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\"" {  } { { "../ip_core/ROM/rom_sin.v" "altsyncram_component" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\"" {  } { { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581352137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component " "Instantiated megafunction \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../ip_core/ROM/Sin_mif_1.mif " "Parameter \"init_file\" = \"../../ip_core/ROM/Sin_mif_1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352137 ""}  } { { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1706581352137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_skb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_skb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_skb1 " "Found entity 1: altsyncram_skb1" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581352184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581352184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_skb1 DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated " "Elaborating entity \"altsyncram_skb1\" for hierarchy \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706581352184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qt14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qt14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qt14 " "Found entity 1: altsyncram_qt14" {  } { { "db/altsyncram_qt14.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_qt14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581352856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581352856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581352950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581352950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581352997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581352997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pei " "Found entity 1: cntr_pei" {  } { { "db/cntr_pei.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/cntr_pei.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581353075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581353075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581353121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581353121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581353184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581353184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581353231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581353231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581353278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581353278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581353340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581353340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706581353387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706581353387 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581353418 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[0\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581353715 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[1\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581353715 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[2\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581353715 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[3\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581353715 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[4\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581353715 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[5\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581353715 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[6\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581353715 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[7\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581353715 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[8\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581353715 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[9\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581353715 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[10\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581353715 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[11\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581353715 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[12\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581353715 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[13\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581353715 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[14\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581353715 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[15\] " "Synthesized away node \"DAC8563:u_DAC8563\|rom_sin:u_rom_sin\|altsyncram:altsyncram_component\|altsyncram_skb1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_skb1.tdf" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/altsyncram_skb1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip_core/ROM/rom_sin.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/ip_core/ROM/rom_sin.v" 81 0 0 } } { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 58 0 0 } } { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581353715 "|DAC8563_TOP|DAC8563:u_DAC8563|rom_sin:u_rom_sin|altsyncram:altsyncram_component|altsyncram_skb1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1706581353715 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1706581353715 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 75 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1706581354277 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1706581354277 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[22\] DAC8563:u_DAC8563\|SEND_DATA\[22\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[22\]~1 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[22\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[22\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[22\]~1\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581354277 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[21\] DAC8563:u_DAC8563\|SEND_DATA\[21\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[21\]~6 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[21\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[21\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[21\]~6\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581354277 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[20\] DAC8563:u_DAC8563\|SEND_DATA\[20\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[20\]~11 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[20\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[20\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[20\]~11\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581354277 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[19\] DAC8563:u_DAC8563\|SEND_DATA\[19\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[19\]~16 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[19\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[19\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[19\]~16\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581354277 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[18\] DAC8563:u_DAC8563\|SEND_DATA\[18\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[19\]~16 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[18\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[18\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[19\]~16\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581354277 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[17\] DAC8563:u_DAC8563\|SEND_DATA\[17\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[19\]~16 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[17\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[17\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[19\]~16\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581354277 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[16\] DAC8563:u_DAC8563\|SEND_DATA\[16\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[19\]~16 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[16\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[16\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[19\]~16\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581354277 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[1\] DAC8563:u_DAC8563\|SEND_DATA\[1\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[1\]~30 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[1\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[1\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[1\]~30\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581354277 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[0\] DAC8563:u_DAC8563\|SEND_DATA\[0\]~_emulated DAC8563:u_DAC8563\|SEND_DATA\[0\]~35 " "Register \"DAC8563:u_DAC8563\|SEND_DATA\[0\]\" is converted into an equivalent circuit using register \"DAC8563:u_DAC8563\|SEND_DATA\[0\]~_emulated\" and latch \"DAC8563:u_DAC8563\|SEND_DATA\[0\]~35\"" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1706581354277 "|DAC8563_TOP|DAC8563:u_DAC8563|SEND_DATA[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1706581354277 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581354402 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1706581354496 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1706581354512 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1706581354512 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706581354559 "|DAC8563_TOP|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1706581354559 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581354637 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 7 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 7 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1706581355059 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1706581355074 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706581355074 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "656 " "Implemented 656 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1706581355152 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1706581355152 ""} { "Info" "ICUT_CUT_TM_LCELLS" "642 " "Implemented 642 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1706581355152 ""} { "Info" "ICUT_CUT_TM_RAMS" "3 " "Implemented 3 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1706581355152 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1706581355152 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1706581355152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1706581355168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 30 10:22:35 2024 " "Processing ended: Tue Jan 30 10:22:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1706581355168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1706581355168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1706581355168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1706581355168 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1706581355980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1706581355980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 30 10:22:35 2024 " "Processing started: Tue Jan 30 10:22:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1706581355980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1706581355980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DAC8563 -c DAC8563 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DAC8563 -c DAC8563" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1706581355980 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1706581356027 ""}
{ "Info" "0" "" "Project  = DAC8563" {  } {  } 0 0 "Project  = DAC8563" 0 0 "Fitter" 0 0 1706581356027 ""}
{ "Info" "0" "" "Revision = DAC8563" {  } {  } 0 0 "Revision = DAC8563" 0 0 "Fitter" 0 0 1706581356027 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1706581356074 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DAC8563 EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"DAC8563\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1706581356090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706581356121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706581356121 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_clk:pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_clk:pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_clk:pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/pll_clk_altpll.v" 46 -1 0 } } { "" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1706581356168 ""}  } { { "db/pll_clk_altpll.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/pll_clk_altpll.v" 46 -1 0 } } { "" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1706581356168 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1706581356183 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1706581356324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1706581356324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1706581356324 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1706581356324 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 1467 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1706581356324 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 1469 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1706581356324 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 1471 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1706581356324 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 1473 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1706581356324 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 1475 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1706581356324 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1706581356324 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1706581356324 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1706581356324 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1706581356792 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1706581356792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1706581356792 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1706581356792 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1706581356792 ""}
{ "Info" "ISTA_SDC_FOUND" "../doc/SDC1.sdc " "Reading SDC File: '../doc/SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1706581356792 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 12 SYS_CLK clock " "Ignored filter at SDC1.sdc(12): SYS_CLK could not be matched with a clock" {  } { { "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1706581356792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC1.sdc 12 Argument -rise_from with value SYS_CLK could not match any element of the following types: ( clk ) " "Ignored set_clock_uncertainty at SDC1.sdc(12): Argument -rise_from with value SYS_CLK could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -hold -rise_from SYS_CLK -rise_to SYS_CLK 0.150 " "set_clock_uncertainty -hold -rise_from SYS_CLK -rise_to SYS_CLK 0.150" {  } { { "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1706581356792 ""}  } { { "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706581356792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC1.sdc 12 Argument -rise_to with value SYS_CLK could not match any element of the following types: ( clk ) " "Ignored set_clock_uncertainty at SDC1.sdc(12): Argument -rise_to with value SYS_CLK could not match any element of the following types: ( clk )" {  } { { "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706581356792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC1.sdc 13 Argument -rise_from with value SYS_CLK could not match any element of the following types: ( clk ) " "Ignored set_clock_uncertainty at SDC1.sdc(13): Argument -rise_from with value SYS_CLK could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -setup -rise_from SYS_CLK -rise_to SYS_CLK 0.150 " "set_clock_uncertainty -setup -rise_from SYS_CLK -rise_to SYS_CLK 0.150" {  } { { "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1706581356792 ""}  } { { "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706581356792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC1.sdc 13 Argument -rise_to with value SYS_CLK could not match any element of the following types: ( clk ) " "Ignored set_clock_uncertainty at SDC1.sdc(13): Argument -rise_to with value SYS_CLK could not match any element of the following types: ( clk )" {  } { { "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706581356792 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 5 -duty_cycle 50.00 -name \{pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 5 -duty_cycle 50.00 -name \{pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1706581356792 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1706581356792 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1706581356792 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RST_N " "Node: RST_N was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1706581356792 "|DAC8563_TOP|RST_N"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1706581356792 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1706581356792 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1706581356792 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1706581356792 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1706581356792 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLK_50Mhz " "  20.000    CLK_50Mhz" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1706581356792 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000         MOSI " "  20.000         MOSI" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1706581356792 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   4.000 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1706581356792 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000         SCLK " "  20.000         SCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1706581356792 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000         SYNC " "  20.000         SYNC" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1706581356792 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1706581356792 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_clk:pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""}  } { { "db/pll_clk_altpll.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/db/pll_clk_altpll.v" 80 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706581356824 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SYS_CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node SYS_CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8563:u_DAC8563\|spi_sync\[0\] " "Destination node DAC8563:u_DAC8563\|spi_sync\[0\]" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 75 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8563:u_DAC8563|spi_sync[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8563:u_DAC8563\|delay_per " "Destination node DAC8563:u_DAC8563\|delay_per" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 52 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8563:u_DAC8563|delay_per } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8563:u_DAC8563\|spi_sclk " "Destination node DAC8563:u_DAC8563\|spi_sclk" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 42 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8563:u_DAC8563|spi_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8563:u_DAC8563\|update " "Destination node DAC8563:u_DAC8563\|update" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 51 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8563:u_DAC8563|update } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1706581356824 ""}  } { { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 2 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYS_CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 1450 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706581356824 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""}  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706581356824 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DAC8563:u_DAC8563\|spi_sclk  " "Automatically promoted node DAC8563:u_DAC8563\|spi_sclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8563:u_DAC8563\|spi_mosi\[0\] " "Destination node DAC8563:u_DAC8563\|spi_mosi\[0\]" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8563:u_DAC8563|spi_mosi[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCLK~output " "Destination node SCLK~output" {  } { { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 5 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SCLK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 1448 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[1\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[1\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 1028 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[1\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[1\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_data_in_reg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 1031 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1706581356824 ""}  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 42 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8563:u_DAC8563|spi_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706581356824 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DAC8563:u_DAC8563\|SEND_DATA\[0\]~42  " "Automatically promoted node DAC8563:u_DAC8563\|SEND_DATA\[0\]~42 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[22\]~0 " "Destination node DAC8563:u_DAC8563\|SEND_DATA\[22\]~0" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8563:u_DAC8563|SEND_DATA[22]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[22\]~2 " "Destination node DAC8563:u_DAC8563\|SEND_DATA\[22\]~2" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8563:u_DAC8563|SEND_DATA[22]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[23\]~40 " "Destination node DAC8563:u_DAC8563\|SEND_DATA\[23\]~40" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8563:u_DAC8563|SEND_DATA[23]~40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[21\]~7 " "Destination node DAC8563:u_DAC8563\|SEND_DATA\[21\]~7" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8563:u_DAC8563|SEND_DATA[21]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[20\]~12 " "Destination node DAC8563:u_DAC8563\|SEND_DATA\[20\]~12" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8563:u_DAC8563|SEND_DATA[20]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[19\]~17 " "Destination node DAC8563:u_DAC8563\|SEND_DATA\[19\]~17" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8563:u_DAC8563|SEND_DATA[19]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[18\]~20 " "Destination node DAC8563:u_DAC8563\|SEND_DATA\[18\]~20" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8563:u_DAC8563|SEND_DATA[18]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[17\]~23 " "Destination node DAC8563:u_DAC8563\|SEND_DATA\[17\]~23" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8563:u_DAC8563|SEND_DATA[17]~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[16\]~26 " "Destination node DAC8563:u_DAC8563\|SEND_DATA\[16\]~26" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8563:u_DAC8563|SEND_DATA[16]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[1\]~31 " "Destination node DAC8563:u_DAC8563\|SEND_DATA\[1\]~31" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8563:u_DAC8563|SEND_DATA[1]~31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1706581356824 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1706581356824 ""}  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8563:u_DAC8563|SEND_DATA[0]~42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706581356824 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST_N~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node RST_N~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[22\]~2 " "Destination node DAC8563:u_DAC8563\|SEND_DATA\[22\]~2" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8563:u_DAC8563|SEND_DATA[22]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[23\]~40 " "Destination node DAC8563:u_DAC8563\|SEND_DATA\[23\]~40" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8563:u_DAC8563|SEND_DATA[23]~40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[22\]~0 " "Destination node DAC8563:u_DAC8563\|SEND_DATA\[22\]~0" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8563:u_DAC8563|SEND_DATA[22]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[0\]~42 " "Destination node DAC8563:u_DAC8563\|SEND_DATA\[0\]~42" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8563:u_DAC8563|SEND_DATA[0]~42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[21\]~7 " "Destination node DAC8563:u_DAC8563\|SEND_DATA\[21\]~7" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8563:u_DAC8563|SEND_DATA[21]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[20\]~12 " "Destination node DAC8563:u_DAC8563\|SEND_DATA\[20\]~12" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8563:u_DAC8563|SEND_DATA[20]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[19\]~17 " "Destination node DAC8563:u_DAC8563\|SEND_DATA\[19\]~17" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8563:u_DAC8563|SEND_DATA[19]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[18\]~20 " "Destination node DAC8563:u_DAC8563\|SEND_DATA\[18\]~20" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8563:u_DAC8563|SEND_DATA[18]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[17\]~23 " "Destination node DAC8563:u_DAC8563\|SEND_DATA\[17\]~23" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8563:u_DAC8563|SEND_DATA[17]~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC8563:u_DAC8563\|SEND_DATA\[16\]~26 " "Destination node DAC8563:u_DAC8563\|SEND_DATA\[16\]~26" {  } { { "../rtl/DAC8563.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563.v" 228 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8563:u_DAC8563|SEND_DATA[16]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1706581356824 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1706581356824 ""}  } { { "../rtl/DAC8563_TOP.v" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/rtl/DAC8563_TOP.v" 3 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST_N~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 1451 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706581356824 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 1281 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 733 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706581356824 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1706581356824 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 0 { 0 ""} 0 1008 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706581356824 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1706581357074 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706581357074 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706581357074 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706581357074 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706581357074 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1706581357074 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1706581357074 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1706581357074 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1706581357105 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1706581357105 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1706581357105 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706581357121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1706581357527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706581357683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1706581357699 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1706581358261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706581358261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1706581358542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1706581359323 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1706581359323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706581359995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1706581359995 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1706581359995 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1706581360010 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706581360057 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706581360198 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706581360245 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706581360385 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706581360713 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/output_files/DAC8563.fit.smsg " "Generated suppressed messages file E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/output_files/DAC8563.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1706581361088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5455 " "Peak virtual memory: 5455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1706581361416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 30 10:22:41 2024 " "Processing ended: Tue Jan 30 10:22:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1706581361416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1706581361416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1706581361416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1706581361416 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1706581362151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1706581362151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 30 10:22:42 2024 " "Processing started: Tue Jan 30 10:22:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1706581362151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1706581362151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DAC8563 -c DAC8563 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DAC8563 -c DAC8563" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1706581362151 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1706581362619 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1706581362635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4578 " "Peak virtual memory: 4578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1706581362807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 30 10:22:42 2024 " "Processing ended: Tue Jan 30 10:22:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1706581362807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1706581362807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1706581362807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1706581362807 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1706581363369 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1706581363635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1706581363635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 30 10:22:43 2024 " "Processing started: Tue Jan 30 10:22:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1706581363635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1706581363635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DAC8563 -c DAC8563 " "Command: quartus_sta DAC8563 -c DAC8563" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1706581363635 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1706581363681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1706581363760 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1706581363806 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1706581363806 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1706581363947 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1706581363994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1706581363994 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1706581363994 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1706581363994 ""}
{ "Info" "ISTA_SDC_FOUND" "../doc/SDC1.sdc " "Reading SDC File: '../doc/SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1706581363994 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 12 SYS_CLK clock " "Ignored filter at SDC1.sdc(12): SYS_CLK could not be matched with a clock" {  } { { "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1706581363994 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC1.sdc 12 Argument -rise_from with value SYS_CLK could not match any element of the following types: ( clk ) " "Ignored set_clock_uncertainty at SDC1.sdc(12): Argument -rise_from with value SYS_CLK could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -hold -rise_from SYS_CLK -rise_to SYS_CLK 0.150 " "set_clock_uncertainty -hold -rise_from SYS_CLK -rise_to SYS_CLK 0.150" {  } { { "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1706581363994 ""}  } { { "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1706581363994 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC1.sdc 12 Argument -rise_to with value SYS_CLK could not match any element of the following types: ( clk ) " "Ignored set_clock_uncertainty at SDC1.sdc(12): Argument -rise_to with value SYS_CLK could not match any element of the following types: ( clk )" {  } { { "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1706581363994 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC1.sdc 13 Argument -rise_from with value SYS_CLK could not match any element of the following types: ( clk ) " "Ignored set_clock_uncertainty at SDC1.sdc(13): Argument -rise_from with value SYS_CLK could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -setup -rise_from SYS_CLK -rise_to SYS_CLK 0.150 " "set_clock_uncertainty -setup -rise_from SYS_CLK -rise_to SYS_CLK 0.150" {  } { { "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1706581363994 ""}  } { { "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1706581363994 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC1.sdc 13 Argument -rise_to with value SYS_CLK could not match any element of the following types: ( clk ) " "Ignored set_clock_uncertainty at SDC1.sdc(13): Argument -rise_to with value SYS_CLK could not match any element of the following types: ( clk )" {  } { { "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1706581363994 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 5 -duty_cycle 50.00 -name \{pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 5 -duty_cycle 50.00 -name \{pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1706581363994 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1706581363994 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1706581363994 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RST_N " "Node: RST_N was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1706581364010 "|DAC8563_TOP|RST_N"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364072 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1706581364072 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1706581364072 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1706581364088 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1706581364103 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1706581364103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.235 " "Worst-case setup slack is -1.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.235       -22.725 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.235       -22.725 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.787         0.000 CLK_50Mhz  " "   15.787         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.426         0.000 altera_reserved_tck  " "   43.426         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183         0.000 CLK_50Mhz  " "    0.183         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415         0.000 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.415         0.000 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 altera_reserved_tck  " "    0.453         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.179 " "Worst-case recovery slack is 18.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.179         0.000 CLK_50Mhz  " "   18.179         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.733         0.000 altera_reserved_tck  " "   47.733         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.635 " "Worst-case removal slack is 0.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.635         0.000 CLK_50Mhz  " "    0.635         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.563         0.000 altera_reserved_tck  " "    1.563         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.201 " "Worst-case minimum pulse width slack is -0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.201        -0.603 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.201        -0.603 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.726         0.000 CLK_50Mhz  " "    9.726         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.556         0.000 MOSI  " "   15.556         0.000 MOSI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.556         0.000 SCLK  " "   15.556         0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.556         0.000 SYNC  " "   15.556         0.000 SYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.453         0.000 altera_reserved_tck  " "   49.453         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581364103 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1706581364197 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1706581364228 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1706581364431 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RST_N " "Node: RST_N was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1706581364509 "|DAC8563_TOP|RST_N"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364509 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1706581364509 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1706581364525 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1706581364525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.946 " "Worst-case setup slack is -0.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.946        -9.264 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.946        -9.264 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.972         0.000 CLK_50Mhz  " "   15.972         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.924         0.000 altera_reserved_tck  " "   43.924         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581364525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.079 " "Worst-case hold slack is 0.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079         0.000 CLK_50Mhz  " "    0.079         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 altera_reserved_tck  " "    0.401         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.401         0.000 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581364525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.152 " "Worst-case recovery slack is 18.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.152         0.000 CLK_50Mhz  " "   18.152         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.016         0.000 altera_reserved_tck  " "   48.016         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581364525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.498 " "Worst-case removal slack is 0.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498         0.000 CLK_50Mhz  " "    0.498         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.402         0.000 altera_reserved_tck  " "    1.402         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581364541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.201 " "Worst-case minimum pulse width slack is -0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.201        -0.603 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.201        -0.603 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.615         0.000 CLK_50Mhz  " "    9.615         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.556         0.000 MOSI  " "   15.556         0.000 MOSI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.556         0.000 SCLK  " "   15.556         0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.556         0.000 SYNC  " "   15.556         0.000 SYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.305         0.000 altera_reserved_tck  " "   49.305         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581364541 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1706581364666 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RST_N " "Node: RST_N was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1706581364806 "|DAC8563_TOP|RST_N"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364806 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1706581364806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.096 " "Worst-case setup slack is 0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096         0.000 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.096         0.000 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.156         0.000 CLK_50Mhz  " "   18.156         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.231         0.000 altera_reserved_tck  " "   47.231         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581364822 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1706581364822 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1706581364822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.127 " "Worst-case hold slack is -0.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.127        -0.783 CLK_50Mhz  " "   -0.127        -0.783 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146         0.000 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.146         0.000 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 altera_reserved_tck  " "    0.187         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581364822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 19.219 " "Worst-case recovery slack is 19.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.219         0.000 CLK_50Mhz  " "   19.219         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.094         0.000 altera_reserved_tck  " "   49.094         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581364837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.195 " "Worst-case removal slack is 0.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195         0.000 CLK_50Mhz  " "    0.195         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.655         0.000 altera_reserved_tck  " "    0.655         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581364837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.734 " "Worst-case minimum pulse width slack is 1.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.734         0.000 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.734         0.000 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.435         0.000 CLK_50Mhz  " "    9.435         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 MOSI  " "   16.000         0.000 MOSI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 SCLK  " "   16.000         0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 SYNC  " "   16.000         0.000 SYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.451         0.000 altera_reserved_tck  " "   49.451         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581364837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581364837 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1706581365259 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1706581365259 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1706581365353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 30 10:22:45 2024 " "Processing ended: Tue Jan 30 10:22:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1706581365353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1706581365353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1706581365353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1706581365353 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1706581366165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1706581366165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 30 10:22:46 2024 " "Processing started: Tue Jan 30 10:22:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1706581366165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1706581366165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DAC8563 -c DAC8563 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DAC8563 -c DAC8563" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1706581366165 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DAC8563_8_1200mv_85c_slow.vo E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/simulation/modelsim/ simulation " "Generated file DAC8563_8_1200mv_85c_slow.vo in folder \"E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1706581366525 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DAC8563_8_1200mv_0c_slow.vo E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/simulation/modelsim/ simulation " "Generated file DAC8563_8_1200mv_0c_slow.vo in folder \"E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1706581366587 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DAC8563_min_1200mv_0c_fast.vo E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/simulation/modelsim/ simulation " "Generated file DAC8563_min_1200mv_0c_fast.vo in folder \"E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1706581366634 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DAC8563.vo E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/simulation/modelsim/ simulation " "Generated file DAC8563.vo in folder \"E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1706581366696 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DAC8563_8_1200mv_85c_v_slow.sdo E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/simulation/modelsim/ simulation " "Generated file DAC8563_8_1200mv_85c_v_slow.sdo in folder \"E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1706581366774 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DAC8563_8_1200mv_0c_v_slow.sdo E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/simulation/modelsim/ simulation " "Generated file DAC8563_8_1200mv_0c_v_slow.sdo in folder \"E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1706581366837 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DAC8563_min_1200mv_0c_v_fast.sdo E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/simulation/modelsim/ simulation " "Generated file DAC8563_min_1200mv_0c_v_fast.sdo in folder \"E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1706581366899 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DAC8563_v.sdo E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/simulation/modelsim/ simulation " "Generated file DAC8563_v.sdo in folder \"E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1706581366978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1706581367056 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 30 10:22:47 2024 " "Processing ended: Tue Jan 30 10:22:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1706581367056 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1706581367056 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1706581367056 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1706581367056 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus II Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1706581367634 ""}
