Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jun 21 21:12:50 2023
| Host         : LAPTOP-1QF2NU10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Turbocode_top_timing_summary_routed.rpt -pb Turbocode_top_timing_summary_routed.pb -rpx Turbocode_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Turbocode_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: TD/decoder_1/i_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/decoder_1/i_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/decoder_1/i_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/decoder_1/i_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/decoder_1/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/decoder_2/i_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/decoder_2/i_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/decoder_2/i_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/decoder_2/i_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/decoder_2/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_1_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_2_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_2_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_2_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_2_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_2_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_2_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_2_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_2_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_3_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_3_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_3_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_3_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_3_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_3_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_3_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_3_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_3_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.221        0.000                      0                  548        0.147        0.000                      0                  548        3.500        0.000                       0                   224  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.221        0.000                      0                  548        0.147        0.000                      0                  548        3.500        0.000                       0                   224  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 TE/RSC2/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TE/RSC2/data_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 1.658ns (37.013%)  route 2.821ns (62.987%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.673     5.341    TE/RSC2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  TE/RSC2/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.518     5.859 f  TE/RSC2/i_reg[2]/Q
                         net (fo=7, routed)           0.900     6.760    TE/RSC2/i_reg_n_0_[2]
    SLICE_X29Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.884 r  TE/RSC2/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.884    TE/RSC2/i__carry_i_7__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.434 r  TE/RSC2/state0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.434    TE/RSC2/state0_inferred__0/i__carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  TE/RSC2/state0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.548    TE/RSC2/state0_inferred__0/i__carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  TE/RSC2/state0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.662    TE/RSC2/state0_inferred__0/i__carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  TE/RSC2/state0_inferred__0/i__carry__2/CO[3]
                         net (fo=65, routed)          1.356     9.132    TE/RSC2/state0_inferred__0/i__carry__2_n_0
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.124     9.256 r  TE/RSC2/data_out[14]_i_1__0/O
                         net (fo=8, routed)           0.565     9.821    TE/RSC2/data_out[14]_i_1__0_n_0
    SLICE_X33Y37         FDRE                                         r  TE/RSC2/data_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.499    12.891    TE/RSC2/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  TE/RSC2/data_out_reg[10]/C
                         clock pessimism              0.391    13.282    
                         clock uncertainty           -0.035    13.247    
    SLICE_X33Y37         FDRE (Setup_fdre_C_CE)      -0.205    13.042    TE/RSC2/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         13.042    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                  3.221    

Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 TE/RSC2/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TE/RSC2/data_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 1.658ns (37.013%)  route 2.821ns (62.987%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.673     5.341    TE/RSC2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  TE/RSC2/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.518     5.859 f  TE/RSC2/i_reg[2]/Q
                         net (fo=7, routed)           0.900     6.760    TE/RSC2/i_reg_n_0_[2]
    SLICE_X29Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.884 r  TE/RSC2/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.884    TE/RSC2/i__carry_i_7__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.434 r  TE/RSC2/state0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.434    TE/RSC2/state0_inferred__0/i__carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  TE/RSC2/state0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.548    TE/RSC2/state0_inferred__0/i__carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  TE/RSC2/state0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.662    TE/RSC2/state0_inferred__0/i__carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  TE/RSC2/state0_inferred__0/i__carry__2/CO[3]
                         net (fo=65, routed)          1.356     9.132    TE/RSC2/state0_inferred__0/i__carry__2_n_0
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.124     9.256 r  TE/RSC2/data_out[14]_i_1__0/O
                         net (fo=8, routed)           0.565     9.821    TE/RSC2/data_out[14]_i_1__0_n_0
    SLICE_X33Y37         FDRE                                         r  TE/RSC2/data_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.499    12.891    TE/RSC2/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  TE/RSC2/data_out_reg[12]/C
                         clock pessimism              0.391    13.282    
                         clock uncertainty           -0.035    13.247    
    SLICE_X33Y37         FDRE (Setup_fdre_C_CE)      -0.205    13.042    TE/RSC2/data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         13.042    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                  3.221    

Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 TE/RSC2/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TE/RSC2/data_out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 1.658ns (37.013%)  route 2.821ns (62.987%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.673     5.341    TE/RSC2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  TE/RSC2/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.518     5.859 f  TE/RSC2/i_reg[2]/Q
                         net (fo=7, routed)           0.900     6.760    TE/RSC2/i_reg_n_0_[2]
    SLICE_X29Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.884 r  TE/RSC2/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.884    TE/RSC2/i__carry_i_7__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.434 r  TE/RSC2/state0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.434    TE/RSC2/state0_inferred__0/i__carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  TE/RSC2/state0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.548    TE/RSC2/state0_inferred__0/i__carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  TE/RSC2/state0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.662    TE/RSC2/state0_inferred__0/i__carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  TE/RSC2/state0_inferred__0/i__carry__2/CO[3]
                         net (fo=65, routed)          1.356     9.132    TE/RSC2/state0_inferred__0/i__carry__2_n_0
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.124     9.256 r  TE/RSC2/data_out[14]_i_1__0/O
                         net (fo=8, routed)           0.565     9.821    TE/RSC2/data_out[14]_i_1__0_n_0
    SLICE_X33Y37         FDRE                                         r  TE/RSC2/data_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.499    12.891    TE/RSC2/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  TE/RSC2/data_out_reg[14]/C
                         clock pessimism              0.391    13.282    
                         clock uncertainty           -0.035    13.247    
    SLICE_X33Y37         FDRE (Setup_fdre_C_CE)      -0.205    13.042    TE/RSC2/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         13.042    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                  3.221    

Slack (MET) :             3.318ns  (required time - arrival time)
  Source:                 TE/RSC2/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TE/RSC2/i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 1.658ns (35.648%)  route 2.993ns (64.352%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.673     5.341    TE/RSC2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  TE/RSC2/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.518     5.859 f  TE/RSC2/i_reg[2]/Q
                         net (fo=7, routed)           0.900     6.760    TE/RSC2/i_reg_n_0_[2]
    SLICE_X29Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.884 r  TE/RSC2/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.884    TE/RSC2/i__carry_i_7__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.434 r  TE/RSC2/state0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.434    TE/RSC2/state0_inferred__0/i__carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  TE/RSC2/state0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.548    TE/RSC2/state0_inferred__0/i__carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  TE/RSC2/state0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.662    TE/RSC2/state0_inferred__0/i__carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  TE/RSC2/state0_inferred__0/i__carry__2/CO[3]
                         net (fo=65, routed)          2.093     9.868    TE/RSC2/state0_inferred__0/i__carry__2_n_0
    SLICE_X29Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.992 r  TE/RSC2/i[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.992    TE/RSC2/i[3]_i_1__0_n_0
    SLICE_X29Y37         FDRE                                         r  TE/RSC2/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.498    12.890    TE/RSC2/clk_IBUF_BUFG
    SLICE_X29Y37         FDRE                                         r  TE/RSC2/i_reg[3]/C
                         clock pessimism              0.426    13.316    
                         clock uncertainty           -0.035    13.281    
    SLICE_X29Y37         FDRE (Setup_fdre_C_D)        0.029    13.310    TE/RSC2/i_reg[3]
  -------------------------------------------------------------------
                         required time                         13.310    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                  3.318    

Slack (MET) :             3.328ns  (required time - arrival time)
  Source:                 TE/RSC2/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TE/RSC2/data_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.658ns (37.620%)  route 2.749ns (62.380%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.673     5.341    TE/RSC2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  TE/RSC2/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.518     5.859 f  TE/RSC2/i_reg[2]/Q
                         net (fo=7, routed)           0.900     6.760    TE/RSC2/i_reg_n_0_[2]
    SLICE_X29Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.884 r  TE/RSC2/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.884    TE/RSC2/i__carry_i_7__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.434 r  TE/RSC2/state0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.434    TE/RSC2/state0_inferred__0/i__carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  TE/RSC2/state0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.548    TE/RSC2/state0_inferred__0/i__carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  TE/RSC2/state0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.662    TE/RSC2/state0_inferred__0/i__carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  TE/RSC2/state0_inferred__0/i__carry__2/CO[3]
                         net (fo=65, routed)          1.356     9.132    TE/RSC2/state0_inferred__0/i__carry__2_n_0
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.124     9.256 r  TE/RSC2/data_out[14]_i_1__0/O
                         net (fo=8, routed)           0.492     9.748    TE/RSC2/data_out[14]_i_1__0_n_0
    SLICE_X31Y38         FDRE                                         r  TE/RSC2/data_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.499    12.891    TE/RSC2/clk_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  TE/RSC2/data_out_reg[0]/C
                         clock pessimism              0.426    13.317    
                         clock uncertainty           -0.035    13.282    
    SLICE_X31Y38         FDRE (Setup_fdre_C_CE)      -0.205    13.077    TE/RSC2/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         13.077    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                  3.328    

Slack (MET) :             3.336ns  (required time - arrival time)
  Source:                 TE/RSC2/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TE/RSC2/i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.686ns (36.033%)  route 2.993ns (63.967%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.673     5.341    TE/RSC2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  TE/RSC2/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.518     5.859 f  TE/RSC2/i_reg[2]/Q
                         net (fo=7, routed)           0.900     6.760    TE/RSC2/i_reg_n_0_[2]
    SLICE_X29Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.884 r  TE/RSC2/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.884    TE/RSC2/i__carry_i_7__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.434 r  TE/RSC2/state0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.434    TE/RSC2/state0_inferred__0/i__carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  TE/RSC2/state0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.548    TE/RSC2/state0_inferred__0/i__carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  TE/RSC2/state0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.662    TE/RSC2/state0_inferred__0/i__carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  TE/RSC2/state0_inferred__0/i__carry__2/CO[3]
                         net (fo=65, routed)          2.093     9.868    TE/RSC2/state0_inferred__0/i__carry__2_n_0
    SLICE_X29Y37         LUT2 (Prop_lut2_I0_O)        0.152    10.020 r  TE/RSC2/i[4]_i_1__0/O
                         net (fo=1, routed)           0.000    10.020    TE/RSC2/i[4]_i_1__0_n_0
    SLICE_X29Y37         FDRE                                         r  TE/RSC2/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.498    12.890    TE/RSC2/clk_IBUF_BUFG
    SLICE_X29Y37         FDRE                                         r  TE/RSC2/i_reg[4]/C
                         clock pessimism              0.426    13.316    
                         clock uncertainty           -0.035    13.281    
    SLICE_X29Y37         FDRE (Setup_fdre_C_D)        0.075    13.356    TE/RSC2/i_reg[4]
  -------------------------------------------------------------------
                         required time                         13.356    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  3.336    

Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 TE/RSC2/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TE/RSC2/data_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 1.658ns (38.418%)  route 2.658ns (61.582%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.673     5.341    TE/RSC2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  TE/RSC2/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.518     5.859 f  TE/RSC2/i_reg[2]/Q
                         net (fo=7, routed)           0.900     6.760    TE/RSC2/i_reg_n_0_[2]
    SLICE_X29Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.884 r  TE/RSC2/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.884    TE/RSC2/i__carry_i_7__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.434 r  TE/RSC2/state0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.434    TE/RSC2/state0_inferred__0/i__carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  TE/RSC2/state0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.548    TE/RSC2/state0_inferred__0/i__carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  TE/RSC2/state0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.662    TE/RSC2/state0_inferred__0/i__carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  TE/RSC2/state0_inferred__0/i__carry__2/CO[3]
                         net (fo=65, routed)          1.356     9.132    TE/RSC2/state0_inferred__0/i__carry__2_n_0
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.124     9.256 r  TE/RSC2/data_out[14]_i_1__0/O
                         net (fo=8, routed)           0.401     9.657    TE/RSC2/data_out[14]_i_1__0_n_0
    SLICE_X31Y37         FDRE                                         r  TE/RSC2/data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.498    12.890    TE/RSC2/clk_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  TE/RSC2/data_out_reg[2]/C
                         clock pessimism              0.429    13.319    
                         clock uncertainty           -0.035    13.284    
    SLICE_X31Y37         FDRE (Setup_fdre_C_CE)      -0.205    13.079    TE/RSC2/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         13.079    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 TE/RSC2/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TE/RSC2/data_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 1.658ns (38.418%)  route 2.658ns (61.582%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.673     5.341    TE/RSC2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  TE/RSC2/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.518     5.859 f  TE/RSC2/i_reg[2]/Q
                         net (fo=7, routed)           0.900     6.760    TE/RSC2/i_reg_n_0_[2]
    SLICE_X29Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.884 r  TE/RSC2/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.884    TE/RSC2/i__carry_i_7__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.434 r  TE/RSC2/state0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.434    TE/RSC2/state0_inferred__0/i__carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  TE/RSC2/state0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.548    TE/RSC2/state0_inferred__0/i__carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  TE/RSC2/state0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.662    TE/RSC2/state0_inferred__0/i__carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  TE/RSC2/state0_inferred__0/i__carry__2/CO[3]
                         net (fo=65, routed)          1.356     9.132    TE/RSC2/state0_inferred__0/i__carry__2_n_0
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.124     9.256 r  TE/RSC2/data_out[14]_i_1__0/O
                         net (fo=8, routed)           0.401     9.657    TE/RSC2/data_out[14]_i_1__0_n_0
    SLICE_X31Y37         FDRE                                         r  TE/RSC2/data_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.498    12.890    TE/RSC2/clk_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  TE/RSC2/data_out_reg[4]/C
                         clock pessimism              0.429    13.319    
                         clock uncertainty           -0.035    13.284    
    SLICE_X31Y37         FDRE (Setup_fdre_C_CE)      -0.205    13.079    TE/RSC2/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         13.079    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 TE/RSC2/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TE/RSC2/data_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 1.658ns (38.418%)  route 2.658ns (61.582%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.673     5.341    TE/RSC2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  TE/RSC2/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.518     5.859 f  TE/RSC2/i_reg[2]/Q
                         net (fo=7, routed)           0.900     6.760    TE/RSC2/i_reg_n_0_[2]
    SLICE_X29Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.884 r  TE/RSC2/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.884    TE/RSC2/i__carry_i_7__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.434 r  TE/RSC2/state0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.434    TE/RSC2/state0_inferred__0/i__carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  TE/RSC2/state0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.548    TE/RSC2/state0_inferred__0/i__carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  TE/RSC2/state0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.662    TE/RSC2/state0_inferred__0/i__carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  TE/RSC2/state0_inferred__0/i__carry__2/CO[3]
                         net (fo=65, routed)          1.356     9.132    TE/RSC2/state0_inferred__0/i__carry__2_n_0
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.124     9.256 r  TE/RSC2/data_out[14]_i_1__0/O
                         net (fo=8, routed)           0.401     9.657    TE/RSC2/data_out[14]_i_1__0_n_0
    SLICE_X31Y37         FDRE                                         r  TE/RSC2/data_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.498    12.890    TE/RSC2/clk_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  TE/RSC2/data_out_reg[6]/C
                         clock pessimism              0.429    13.319    
                         clock uncertainty           -0.035    13.284    
    SLICE_X31Y37         FDRE (Setup_fdre_C_CE)      -0.205    13.079    TE/RSC2/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         13.079    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 TE/RSC2/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TE/RSC2/data_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 1.658ns (38.418%)  route 2.658ns (61.582%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.673     5.341    TE/RSC2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  TE/RSC2/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.518     5.859 f  TE/RSC2/i_reg[2]/Q
                         net (fo=7, routed)           0.900     6.760    TE/RSC2/i_reg_n_0_[2]
    SLICE_X29Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.884 r  TE/RSC2/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.884    TE/RSC2/i__carry_i_7__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.434 r  TE/RSC2/state0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.434    TE/RSC2/state0_inferred__0/i__carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  TE/RSC2/state0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.548    TE/RSC2/state0_inferred__0/i__carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  TE/RSC2/state0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.662    TE/RSC2/state0_inferred__0/i__carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  TE/RSC2/state0_inferred__0/i__carry__2/CO[3]
                         net (fo=65, routed)          1.356     9.132    TE/RSC2/state0_inferred__0/i__carry__2_n_0
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.124     9.256 r  TE/RSC2/data_out[14]_i_1__0/O
                         net (fo=8, routed)           0.401     9.657    TE/RSC2/data_out[14]_i_1__0_n_0
    SLICE_X31Y37         FDRE                                         r  TE/RSC2/data_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.498    12.890    TE/RSC2/clk_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  TE/RSC2/data_out_reg[8]/C
                         clock pessimism              0.429    13.319    
                         clock uncertainty           -0.035    13.284    
    SLICE_X31Y37         FDRE (Setup_fdre_C_CE)      -0.205    13.079    TE/RSC2/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         13.079    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                  3.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 TE/assemble/data_assembled_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TD/disassembler/out_3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.646%)  route 0.117ns (45.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.563     1.475    TE/assemble/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  TE/assemble/data_assembled_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  TE/assemble/data_assembled_reg[0]/Q
                         net (fo=1, routed)           0.117     1.733    TD/disassembler/Q[0]
    SLICE_X34Y38         FDRE                                         r  TD/disassembler/out_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.832     1.991    TD/disassembler/clk_IBUF_BUFG
    SLICE_X34Y38         FDRE                                         r  TD/disassembler/out_3_reg[0]/C
                         clock pessimism             -0.480     1.511    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.075     1.586    TD/disassembler/out_3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 TE/RSC1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TE/RSC1/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.563     1.475    TE/RSC1/clk_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  TE/RSC1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  TE/RSC1/FSM_sequential_state_reg[1]/Q
                         net (fo=3, routed)           0.099     1.715    TE/RSC1/state[1]
    SLICE_X34Y39         LUT5 (Prop_lut5_I1_O)        0.045     1.760 r  TE/RSC1/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.760    TE/RSC1/next_data_out[0]
    SLICE_X34Y39         FDRE                                         r  TE/RSC1/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.832     1.991    TE/RSC1/clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  TE/RSC1/data_out_reg[0]/C
                         clock pessimism             -0.503     1.488    
    SLICE_X34Y39         FDRE (Hold_fdre_C_D)         0.120     1.608    TE/RSC1/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 TE/assemble/data_assembled_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TD/disassembler/out_3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.563     1.475    TE/assemble/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  TE/assemble/data_assembled_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  TE/assemble/data_assembled_reg[3]/Q
                         net (fo=1, routed)           0.113     1.729    TD/disassembler/Q[3]
    SLICE_X34Y38         FDRE                                         r  TD/disassembler/out_3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.832     1.991    TD/disassembler/clk_IBUF_BUFG
    SLICE_X34Y38         FDRE                                         r  TD/disassembler/out_3_reg[6]/C
                         clock pessimism             -0.480     1.511    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.060     1.571    TD/disassembler/out_3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 TE/RSC1/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TE/RSC1/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.563     1.475    TE/RSC1/clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  TE/RSC1/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  TE/RSC1/data_out_reg[0]/Q
                         net (fo=2, routed)           0.068     1.707    TE/RSC1/D[0]
    SLICE_X34Y39         FDRE                                         r  TE/RSC1/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.832     1.991    TE/RSC1/clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  TE/RSC1/data_out_reg[2]/C
                         clock pessimism             -0.516     1.475    
    SLICE_X34Y39         FDRE (Hold_fdre_C_D)         0.060     1.535    TE/RSC1/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 TE/RSC2/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TE/RSC2/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.563     1.475    TE/RSC2/clk_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  TE/RSC2/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  TE/RSC2/data_out_reg[0]/Q
                         net (fo=2, routed)           0.122     1.738    TE/RSC2/D[0]
    SLICE_X31Y37         FDRE                                         r  TE/RSC2/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.829     1.988    TE/RSC2/clk_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  TE/RSC2/data_out_reg[2]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.070     1.559    TE/RSC2/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 TD/disassembler/interleaver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TD/disassembler/out_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.563     1.475    TD/disassembler/interleaver/clk_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  TD/disassembler/interleaver/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  TD/disassembler/interleaver/data_out_reg[1]/Q
                         net (fo=2, routed)           0.121     1.737    TD/disassembler/D[0]
    SLICE_X34Y38         FDRE                                         r  TD/disassembler/out_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.832     1.991    TD/disassembler/clk_IBUF_BUFG
    SLICE_X34Y38         FDRE                                         r  TD/disassembler/out_3_reg[3]/C
                         clock pessimism             -0.503     1.488    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.063     1.551    TD/disassembler/out_3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 TE/interleaver/ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TE/RSC1/i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.251%)  route 0.157ns (45.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.563     1.475    TE/interleaver/clk_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  TE/interleaver/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  TE/interleaver/ready_out_reg/Q
                         net (fo=10, routed)          0.157     1.773    TE/RSC1/inter_ready_out
    SLICE_X32Y37         LUT4 (Prop_lut4_I1_O)        0.045     1.818 r  TE/RSC1/i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    TE/RSC1/i[0]_i_1_n_0
    SLICE_X32Y37         FDRE                                         r  TE/RSC1/i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.829     1.988    TE/RSC1/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  TE/RSC1/i_reg[0]/C
                         clock pessimism             -0.480     1.508    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.121     1.629    TE/RSC1/i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 TD/decoder_2/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TD/deinterleaver/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.390%)  route 0.112ns (40.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.594     1.506    TD/decoder_2/clk_IBUF_BUFG
    SLICE_X42Y44         FDRE                                         r  TD/decoder_2/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  TD/decoder_2/data_out_reg[3]/Q
                         net (fo=2, routed)           0.112     1.782    TD/deinterleaver/D[5]
    SLICE_X41Y44         FDRE                                         r  TD/deinterleaver/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.863     2.022    TD/deinterleaver/clk_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  TD/deinterleaver/data_out_reg[5]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.070     1.592    TD/deinterleaver/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 TE/interleaver/ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TE/RSC1/i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.937%)  route 0.159ns (46.063%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.563     1.475    TE/interleaver/clk_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  TE/interleaver/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  TE/interleaver/ready_out_reg/Q
                         net (fo=10, routed)          0.159     1.775    TE/RSC1/inter_ready_out
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.045     1.820 r  TE/RSC1/i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.820    TE/RSC1/i[2]_i_1_n_0
    SLICE_X32Y37         FDRE                                         r  TE/RSC1/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.829     1.988    TE/RSC1/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  TE/RSC1/i_reg[2]/C
                         clock pessimism             -0.480     1.508    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.120     1.628    TE/RSC1/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 TD/decoder_2/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TD/deinterleaver/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.471%)  route 0.075ns (33.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.594     1.506    TD/decoder_2/clk_IBUF_BUFG
    SLICE_X42Y44         FDRE                                         r  TD/decoder_2/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.148     1.654 r  TD/decoder_2/data_out_reg[4]/Q
                         net (fo=2, routed)           0.075     1.728    TD/deinterleaver/D[2]
    SLICE_X43Y44         FDRE                                         r  TD/deinterleaver/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.863     2.022    TD/deinterleaver/clk_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  TD/deinterleaver/data_out_reg[2]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X43Y44         FDRE (Hold_fdre_C_D)         0.017     1.536    TD/deinterleaver/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y43    TD/check/led0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y43    TD/check/led1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y43    TD/check/led2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y43    TD/check/led3_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y43    TD/decoder_1/data_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y43    TD/decoder_1/data_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y43    TD/decoder_1/data_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y43    TD/decoder_1/data_out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y43    TD/decoder_1/data_out_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X38Y39    TD/decoder_1/i_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X38Y39    TD/decoder_1/i_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X38Y39    TD/decoder_1/i_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X36Y38    TD/decoder_2/i_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y40    TD/decoder_2/i_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y38    TD/decoder_2/i_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y38    TD/decoder_2/i_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y38    TD/decoder_2/i_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38    TD/decoder_2/i_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y40    TD/decoder_2/i_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y43    TD/check/led0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y43    TD/check/led0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y43    TD/check/led1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y43    TD/check/led1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y43    TD/check/led2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y43    TD/check/led2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y43    TD/check/led3_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y43    TD/check/led3_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y43    TD/decoder_1/data_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y43    TD/decoder_1/data_out_reg[0]/C



