{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1704971785655 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1704971785655 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hyperram_system 10CL025YE144C8G " "Selected device 10CL025YE144C8G for design \"hyperram_system\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1704971785688 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704971785762 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704971785762 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 90 5000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (5000 ps) for avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1704971785830 ""}  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1704971785830 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1704971785830 ""}  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1704971785830 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|wire_pll1_clk\[0\] 8 1 0 0 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_x8_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1704971785831 ""}  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_x8_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1704971785831 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_instruction_OCROM:instruction_ocrom\|altsyncram:the_altsyncram\|altsyncram_klu1:auto_generated\|ram_block1a13 " "Atom \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_instruction_OCROM:instruction_ocrom\|altsyncram:the_altsyncram\|altsyncram_klu1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1704971785833 "|top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_instruction_OCROM:instruction_ocrom|altsyncram:the_altsyncram|altsyncram_klu1:auto_generated|ram_block1a13"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1704971785833 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1704971786047 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1704971786055 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YE144C8G " "Device 10CL006YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704971786228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YE144C8G " "Device 10CL010YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704971786228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YE144C8G " "Device 10CL016YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704971786228 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1704971786228 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 13646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704971786246 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 13648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704971786246 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1704971786246 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1704971786246 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1704971786246 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1704971786252 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1704971786555 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 " "The parameters of the PLL avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 and the PLL avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 and PLL avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1704971787150 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 8 " "The value of the parameter \"M\" for the PLL atom avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 is 8" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1704971787150 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1704971787150 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 and PLL avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1704971787150 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 12304 " "The value of the parameter \"Min Lock Period\" for the PLL atom avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 is 12304" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1704971787150 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1704971787150 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 and PLL avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1704971787150 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 26664 " "The value of the parameter \"Max Lock Period\" for the PLL atom avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 is 26664" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1704971787150 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1704971787150 ""}  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_x8_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4704 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4726 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v" 81 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1704971787150 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1704971787246 ""}  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1704971787246 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 90 5000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (5000 ps) for avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1704971787249 ""}  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1704971787249 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|wire_pll1_clk\[0\] 8 1 0 0 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_x8_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1704971787251 ""}  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_x8_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1704971787251 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971787964 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971787964 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971787964 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971787964 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971787964 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971787964 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971787964 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971787964 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971787964 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971787964 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1704971787964 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971787964 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1704971787964 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971787964 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1704971787964 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971787964 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971787964 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1704971787964 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1704971787964 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1704971788063 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1704971788064 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1704971788065 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1704971788099 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1704971788153 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 5 clk port " "Ignored filter at avs_hram_converter.sdc(5): clk could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788153 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock avs_hram_converter.sdc 5 Argument <targets> is an empty collection " "Ignored create_clock at avs_hram_converter.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clk\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788154 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788154 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 11 avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out register " "Ignored filter at avs_hram_converter.sdc(11): avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788154 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock avs_hram_converter.sdc 8 Argument <targets> is an empty collection " "Ignored create_clock at avs_hram_converter.sdc(8): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock \\\n  -name \{rwdsgen\} \\\n  -period 20.000 \\\n  \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out\}\] " "create_clock \\\n  -name \{rwdsgen\} \\\n  -period 20.000 \\\n  \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788154 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788154 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 16 EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at avs_hram_converter.sdc(16): EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788154 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 19 EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at avs_hram_converter.sdc(19): EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788155 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock avs_hram_converter.sdc 14 Argument <targets> is an empty collection " "Ignored create_generated_clock at avs_hram_converter.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock \\\n    -name \{shifted_clock\} \\\n    -source \[get_pins \{EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] \\\n    -phase 90 \\\n    -duty_cycle 50 \\\n    \[get_pins \{EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "create_generated_clock \\\n    -name \{shifted_clock\} \\\n    -source \[get_pins \{EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] \\\n    -phase 90 \\\n    -duty_cycle 50 \\\n    \[get_pins \{EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788155 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 14 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788155 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock avs_hram_converter.sdc 14 Argument -source is an empty collection " "Ignored create_generated_clock at avs_hram_converter.sdc(14): Argument -source is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788155 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 24 EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at avs_hram_converter.sdc(24): EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788155 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 27 EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at avs_hram_converter.sdc(27): EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788156 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock avs_hram_converter.sdc 22 Argument <targets> is an empty collection " "Ignored create_generated_clock at avs_hram_converter.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock \\\n    -name \{clk_x8\} \\\n    -source \[get_pins \{EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] \\\n    -multiply_by 8 \\\n    -duty_cycle 50 \\\n    \[get_pins \{EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "create_generated_clock \\\n    -name \{clk_x8\} \\\n    -source \[get_pins \{EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] \\\n    -multiply_by 8 \\\n    -duty_cycle 50 \\\n    \[get_pins \{EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788156 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 22 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788156 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock avs_hram_converter.sdc 22 Argument -source is an empty collection " "Ignored create_generated_clock at avs_hram_converter.sdc(22): Argument -source is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788156 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 30 clk, clock " "Ignored filter at avs_hram_converter.sdc(30): clk, could not be matched with a clock" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788156 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 30 clk_x8 clock " "Ignored filter at avs_hram_converter.sdc(30): clk_x8 could not be matched with a clock" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788156 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 30 rwdsgen clock " "Ignored filter at avs_hram_converter.sdc(30): rwdsgen could not be matched with a clock" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788156 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups avs_hram_converter.sdc 30 Argument -group with value clk, clk_x8 could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at avs_hram_converter.sdc(30): Argument -group with value clk, clk_x8 could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \{clk, clk_x8\} -group \{rwdsgen\} " "set_clock_groups -asynchronous -group \{clk, clk_x8\} -group \{rwdsgen\}" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788156 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788156 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups avs_hram_converter.sdc 30 Argument -group with value rwdsgen could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at avs_hram_converter.sdc(30): Argument -group with value rwdsgen could not match any element of the following types: ( clk )" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788157 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1704971788157 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 37 avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|system_clear_n register " "Ignored filter at avs_hram_converter.sdc(37): avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|system_clear_n could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788157 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path avs_hram_converter.sdc 36 Argument <from> is an empty collection " "Ignored set_multicycle_path at avs_hram_converter.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path \\\n  -from \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|system_clear_n\}\] \\\n  -to \[all_registers\] \\\n  -setup \\\n  -end \\\n  2 " "set_multicycle_path \\\n  -from \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|system_clear_n\}\] \\\n  -to \[all_registers\] \\\n  -setup \\\n  -end \\\n  2" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788158 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path avs_hram_converter.sdc 42 Argument <from> is an empty collection " "Ignored set_multicycle_path at avs_hram_converter.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path \\\n  -from \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|system_clear_n\}\] \\\n  -to \[all_registers\] \\\n  -hold \\\n  -end \\\n  2 " "set_multicycle_path \\\n  -from \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|system_clear_n\}\] \\\n  -to \[all_registers\] \\\n  -hold \\\n  -end \\\n  2" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788158 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788158 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 51 avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:msb\|dout\[*\] register " "Ignored filter at avs_hram_converter.sdc(51): avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:msb\|dout\[*\] could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788159 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path avs_hram_converter.sdc 50 Argument <from> is an empty collection " "Ignored set_multicycle_path at avs_hram_converter.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path \\\n  -from \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:msb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -setup \\\n  -end \\\n  2 " "set_multicycle_path \\\n  -from \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:msb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -setup \\\n  -end \\\n  2" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788159 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788159 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path avs_hram_converter.sdc 56 Argument <from> is an empty collection " "Ignored set_multicycle_path at avs_hram_converter.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path \\\n  -from \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:msb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -hold \\\n  -end \\\n  2 " "set_multicycle_path \\\n  -from \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:msb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -hold \\\n  -end \\\n  2" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788159 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788159 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 63 avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:lsb\|dout\[*\] register " "Ignored filter at avs_hram_converter.sdc(63): avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:lsb\|dout\[*\] could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788159 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path avs_hram_converter.sdc 62 Argument <from> is an empty collection " "Ignored set_multicycle_path at avs_hram_converter.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path \\\n  -from \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:lsb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -setup \\\n  -end \\\n  2 " "set_multicycle_path \\\n  -from \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:lsb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -setup \\\n  -end \\\n  2" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788160 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path avs_hram_converter.sdc 68 Argument <from> is an empty collection " "Ignored set_multicycle_path at avs_hram_converter.sdc(68): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path \\\n  -from \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:lsb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -hold \\\n  -end \\\n  2 " "set_multicycle_path \\\n  -from \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:lsb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -hold \\\n  -end \\\n  2" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788160 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 77 avs_to_hram_converter_CU:CU\|present_state.read_wait_0 register " "Ignored filter at avs_hram_converter.sdc(77): avs_to_hram_converter_CU:CU\|present_state.read_wait_0 could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 78 avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset register " "Ignored filter at avs_hram_converter.sdc(78): avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 76 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(76): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset\}\] " "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788160 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(76): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 81 avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra register " "Ignored filter at avs_hram_converter.sdc(81): avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra\}\] " "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788161 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(79): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788161 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 84 avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx register " "Ignored filter at avs_hram_converter.sdc(84): avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 82 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(82): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx\}\] " "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788161 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(82): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788161 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 87 avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx register " "Ignored filter at avs_hram_converter.sdc(87): avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx\}\] " "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788161 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(85): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788161 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 89 avs_to_hram_converter_CU:CU\|present_state.read_wait_1 register " "Ignored filter at avs_hram_converter.sdc(89): avs_to_hram_converter_CU:CU\|present_state.read_wait_1 could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 88 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(88): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset\}\] " "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788162 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(88): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 91 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(91): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra\}\] " "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788162 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(91): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 94 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(94): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx\}\] " "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788162 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(94): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 97 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(97): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx\}\] " "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788162 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 97 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(97): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788163 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 101 avs_to_hram_converter_CU:CU\|present_state.read_wait_2 register " "Ignored filter at avs_hram_converter.sdc(101): avs_to_hram_converter_CU:CU\|present_state.read_wait_2 could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 100 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(100): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset\}\] " "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788163 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 100 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(100): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 103 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(103): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra\}\] " "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788163 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(103): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 106 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(106): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx\}\] " "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788163 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(106): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 109 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(109): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx\}\] " "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788164 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 109 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(109): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788164 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 114 clk clock " "Ignored filter at avs_hram_converter.sdc(114): clk could not be matched with a clock" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788164 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 114 reset_n port " "Ignored filter at avs_hram_converter.sdc(114): reset_n could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 114 Argument <targets> is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(114): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -max 2.000 \[get_ports \{reset_n\}\] " "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -max 2.000 \[get_ports \{reset_n\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788164 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 114 Argument -clock is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(114): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 115 Argument <targets> is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(115): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -min 1.000 \[get_ports \{reset_n\}\] " "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -min 1.000 \[get_ports \{reset_n\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788164 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 115 Argument -clock is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(115): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788164 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 118 avs_address\[*\] port " "Ignored filter at avs_hram_converter.sdc(118): avs_address\[*\] could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 118 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788165 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 118 Argument <targets> is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(118): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -max 2.000 \[get_ports \{avs_address\[*\]\}\] " "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -max 2.000 \[get_ports \{avs_address\[*\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788165 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788165 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 118 Argument -clock is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(118): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788165 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 119 Argument <targets> is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(119): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -min 1.000 \[get_ports \{avs_address\[*\]\}\] " "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -min 1.000 \[get_ports \{avs_address\[*\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788165 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788165 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 119 Argument -clock is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(119): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788165 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 120 avs_writedata\[*\] port " "Ignored filter at avs_hram_converter.sdc(120): avs_writedata\[*\] could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 120 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788165 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 120 Argument <targets> is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(120): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -max 2.000 \[get_ports \{avs_writedata\[*\]\}\] " "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -max 2.000 \[get_ports \{avs_writedata\[*\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788165 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788165 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 120 Argument -clock is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(120): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 121 Argument <targets> is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(121): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -min 1.000 \[get_ports \{avs_writedata\[*\]\}\] " "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -min 1.000 \[get_ports \{avs_writedata\[*\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788166 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 121 Argument -clock is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(121): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788166 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 122 avs_read port " "Ignored filter at avs_hram_converter.sdc(122): avs_read could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 122 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 122 Argument <targets> is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(122): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -max 2.000 \[get_ports \{avs_read\}\] " "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -max 2.000 \[get_ports \{avs_read\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788166 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 122 Argument -clock is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(122): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 123 Argument <targets> is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(123): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -min 1.000 \[get_ports \{avs_read\}\] " "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -min 1.000 \[get_ports \{avs_read\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788166 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 123 Argument -clock is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(123): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788166 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 124 avs_write port " "Ignored filter at avs_hram_converter.sdc(124): avs_write could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 124 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 124 Argument <targets> is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(124): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -max 2.000 \[get_ports \{avs_write\}\] " "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -max 2.000 \[get_ports \{avs_write\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788167 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 124 Argument -clock is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(124): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 125 Argument <targets> is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(125): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -min 1.000 \[get_ports \{avs_write\}\] " "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -min 1.000 \[get_ports \{avs_write\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788167 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 125 Argument -clock is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(125): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788167 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 126 avs_burstcount\[*\] port " "Ignored filter at avs_hram_converter.sdc(126): avs_burstcount\[*\] could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 126 Argument <targets> is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(126): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -max 2.000 \[get_ports \{avs_burstcount\[*\]\}\] " "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -max 2.000 \[get_ports \{avs_burstcount\[*\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788167 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 126 Argument -clock is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(126): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788168 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 127 Argument <targets> is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(127): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -min 1.000 \[get_ports \{avs_burstcount\[*\]\}\] " "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -min 1.000 \[get_ports \{avs_burstcount\[*\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788168 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788168 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 127 Argument -clock is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(127): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788168 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 130 avs_readdata\[*\] port " "Ignored filter at avs_hram_converter.sdc(130): avs_readdata\[*\] could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 130 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788168 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 130 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(130): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{avs_readdata\[*\]\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{avs_readdata\[*\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788168 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788168 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 130 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(130): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788168 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 131 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(131): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{avs_readdata\[*\]\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{avs_readdata\[*\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788168 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788168 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 131 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(131): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788169 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 132 avs_waitrequest port " "Ignored filter at avs_hram_converter.sdc(132): avs_waitrequest could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 132 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 132 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(132): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{avs_waitrequest\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{avs_waitrequest\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788169 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 132 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(132): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 133 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(133): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{avs_waitrequest\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{avs_waitrequest\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788169 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 133 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(133): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788169 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 134 avs_readdatavalid port " "Ignored filter at avs_hram_converter.sdc(134): avs_readdatavalid could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 134 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 134 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(134): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{avs_readdatavalid\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{avs_readdatavalid\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788170 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 134 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(134): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 135 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(135): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{avs_readdatavalid\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{avs_readdatavalid\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788170 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 135 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(135): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788170 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 138 hram_RESET_n port " "Ignored filter at avs_hram_converter.sdc(138): hram_RESET_n could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 138 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 138 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(138): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{hram_RESET_n\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{hram_RESET_n\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788170 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 138 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(138): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 139 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(139): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{hram_RESET_n\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{hram_RESET_n\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788171 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 139 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(139): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788171 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 140 hram_CS_n port " "Ignored filter at avs_hram_converter.sdc(140): hram_CS_n could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 140 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 140 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(140): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{hram_CS_n\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{hram_CS_n\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788171 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 140 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(140): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 141 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(141): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{hram_CS_n\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{hram_CS_n\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788171 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 141 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(141): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788171 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 142 hram_RWDS port " "Ignored filter at avs_hram_converter.sdc(142): hram_RWDS could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 142 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 142 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(142): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{hram_RWDS\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{hram_RWDS\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788172 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 142 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(142): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 143 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(143): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{hram_RWDS\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{hram_RWDS\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788172 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 143 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(143): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788172 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 144 hram_DQ\[*\] port " "Ignored filter at avs_hram_converter.sdc(144): hram_DQ\[*\] could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 144 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 144 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(144): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{hram_DQ\[*\]\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{hram_DQ\[*\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 144 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788172 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 144 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(144): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 145 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(145): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{hram_DQ\[*\]\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{hram_DQ\[*\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788173 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 145 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(145): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788173 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 146 hCK_enable port " "Ignored filter at avs_hram_converter.sdc(146): hCK_enable could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 146 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 146 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(146): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{hCK_enable\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{hCK_enable\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788173 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 146 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(146): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 147 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(147): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{hCK_enable\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{hCK_enable\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 147 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788173 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 147 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(147): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 150 shifted_clock clock " "Ignored filter at avs_hram_converter.sdc(150): shifted_clock could not be matched with a clock" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 150 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 150 clk90 port " "Ignored filter at avs_hram_converter.sdc(150): clk90 could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 150 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1704971788174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 150 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(150): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{shifted_clock\}\] -max 1.000 \[get_ports \{clk90\}\] " "set_output_delay -add_delay -clock \[get_clocks \{shifted_clock\}\] -max 1.000 \[get_ports \{clk90\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971788174 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 150 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(150): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1704971788174 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out " "Node: avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|reg:burstlen\|dout\[10\] avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out " "Register avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|reg:burstlen\|dout\[10\] is being clocked by avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704971788188 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1704971788188 "|top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:rwdsgen|dummy_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1704971788245 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PDS\|avs_hram_converter\|avs_hram_mainconv\|EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PDS\|avs_hram_converter\|avs_hram_mainconv\|EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1704971788249 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PDS\|avs_hram_converter\|avs_hram_mainconv\|EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PDS\|avs_hram_converter\|avs_hram_mainconv\|EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1704971788249 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1704971788249 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1704971788309 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1704971788309 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1704971788309 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1704971788309 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    clk_50MHz " "  20.000    clk_50MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1704971788309 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000      mainClk " " 100.000      mainClk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1704971788309 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1704971788309 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Promoted node avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl:clkctrl\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0:altclkctrl_0\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub:avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub_component\|clkctrl1 Global Clock CLKCTRL_G13 " "Automatically promoted avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl:clkctrl\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0:altclkctrl_0\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub:avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G13" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704971789088 ""}  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704971789088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704971789088 ""}  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_x8_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704971789088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "mainClk~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Promoted node mainClk~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704971789088 ""}  } { { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 13629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704971789088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704971789088 ""}  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704971789088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Promoted node reset~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704971789088 ""}  } { { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 13628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704971789088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704971789088 ""}  } { { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 12885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704971789088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out  " "Automatically promoted node avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704971789088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out~0 " "Destination node avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out~0" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/t_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/t_flipflop.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 8201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704971789088 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1704971789088 ""}  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/t_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/t_flipflop.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 5276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704971789088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704971789088 ""}  } { { "pzdyqx.vhd" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/pzdyqx.vhd" 829 0 0 } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 12994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704971789088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704971789088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 13133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704971789088 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1704971789088 ""}  } { { "pzdyqx.vhd" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 12972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704971789088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704971789089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 6314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704971789089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704971789089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 5453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704971789089 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1704971789089 ""}  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704971789089 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_test_advanced_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_test_advanced_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704971789089 ""}  } { { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 6309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704971789089 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1704971790066 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1704971790086 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1704971790088 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704971790107 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704971790126 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1704971790145 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1704971790527 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 Block RAM " "Packed 2 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1704971790537 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1704971790537 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1704971790537 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "48 " "Created 48 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1704971790537 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1704971790537 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 0 " "PLL \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 driven by pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1\" is driven by pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" 136 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 551 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" 232 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" 50 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 367 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 211 0 0 } } { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v" 47 -1 0 } } { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/pll/pll.vhd" 136 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 106 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1704971790666 ""}  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" 136 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 551 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" 232 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" 50 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 367 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 211 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1704971790666 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" 136 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 551 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" 232 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" 50 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 367 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 211 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1704971790667 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 clk\[0\] hBusCk~output " "PLL \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"hBusCk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" 136 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 551 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" 232 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" 50 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 367 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 211 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 21 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1704971790667 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 clk\[0\] hBusnCk~output " "PLL \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"hBusnCk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" 136 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 551 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" 232 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" 50 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 367 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 211 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 22 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1704971790667 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 driven by mainClk~inputclkctrl which is OUTCLK output port of Clock control block type node mainClk~inputclkctrl " "Input port INCLK\[0\] of node \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" is driven by mainClk~inputclkctrl which is OUTCLK output port of Clock control block type node mainClk~inputclkctrl" {  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/pll/pll.vhd" 136 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 106 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 16 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1704971790669 ""}  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/pll/pll.vhd" 136 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 106 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1704971790669 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 0 " "PLL \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 driven by pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1\" is driven by pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_x8_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/pll_x8.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/pll_x8.vhd" 136 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 599 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" 232 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" 50 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 367 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 211 0 0 } } { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v" 47 -1 0 } } { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/pll/pll.vhd" 136 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 106 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1704971790686 ""}  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_x8_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/pll_x8.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/pll_x8.vhd" 136 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 599 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" 232 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" 50 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 367 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 211 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1704971790686 ""}
{ "Warning" "WFSAC_FSAC_CK_CKN_PLACED_ON_PLL_PIN" "hBusnCk " "CK/CKn pin hBusnCk has been placed on a PLL CLKOUT pin. The pin should be placed on Differential IO (DIFFIO) pins only." {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusnCk } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusnCk" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176687 "CK/CKn pin %1!s! has been placed on a PLL CLKOUT pin. The pin should be placed on Differential IO (DIFFIO) pins only." 0 0 "Fitter" 0 -1 1704971790981 ""}
{ "Warning" "WFSAC_FSAC_CK_CKN_PLACED_ON_PLL_PIN" "hBusCk " "CK/CKn pin hBusCk has been placed on a PLL CLKOUT pin. The pin should be placed on Differential IO (DIFFIO) pins only." {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusCk } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusCk" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176687 "CK/CKn pin %1!s! has been placed on a PLL CLKOUT pin. The pin should be placed on Differential IO (DIFFIO) pins only." 0 0 "Fitter" 0 -1 1704971790981 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704971790995 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1704971791007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1704971792638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704971794353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1704971794424 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1704971801359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704971801359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1704971802816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1704971806988 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1704971806988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1704971807770 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1704971807770 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1704971807770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704971807772 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.95 " "Total time spent on timing analysis during the Fitter is 3.95 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1704971808051 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704971808137 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704971808815 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704971808819 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704971809692 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704971811814 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1704971812491 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuI2cScl 3.3-V LVTTL 6 " "Pin mcuI2cScl uses I/O standard 3.3-V LVTTL at 6" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuI2cScl } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuI2cScl" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1704971812514 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "52 Cyclone 10 LP " "52 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "slowClk 3.3-V LVTTL 23 " "Pin slowClk uses I/O standard 3.3-V LVTTL at 23" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { slowClk } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "slowClk" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuSpiCk 3.3-V LVTTL 25 " "Pin mcuSpiCk uses I/O standard 3.3-V LVTTL at 25" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiCk } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiCk" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuSpiCs 3.3-V LVTTL 11 " "Pin mcuSpiCs uses I/O standard 3.3-V LVTTL at 11" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiCs } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiCs" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuUartTx 3.3-V LVTTL 10 " "Pin mcuUartTx uses I/O standard 3.3-V LVTTL at 10" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuUartTx } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuUartTx" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[0\] 3.3-V LVTTL 58 " "Pin hBusD\[0\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[0] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[0\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[1\] 3.3-V LVTTL 59 " "Pin hBusD\[1\] uses I/O standard 3.3-V LVTTL at 59" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[1] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[1\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[2\] 3.3-V LVTTL 49 " "Pin hBusD\[2\] uses I/O standard 3.3-V LVTTL at 49" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[2] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[2\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[3\] 3.3-V LVTTL 50 " "Pin hBusD\[3\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[3] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[3\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[4\] 3.3-V LVTTL 46 " "Pin hBusD\[4\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[4] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[4\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[5\] 3.3-V LVTTL 60 " "Pin hBusD\[5\] uses I/O standard 3.3-V LVTTL at 60" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[5] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[5\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[6\] 3.3-V LVTTL 65 " "Pin hBusD\[6\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[6] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[6\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[7\] 3.3-V LVTTL 66 " "Pin hBusD\[7\] uses I/O standard 3.3-V LVTTL at 66" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[7] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[7\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusRwds 3.3-V LVTTL 51 " "Pin hBusRwds uses I/O standard 3.3-V LVTTL at 51" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusRwds } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusRwds" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuSpiIo\[0\] 3.3-V LVTTL 33 " "Pin mcuSpiIo\[0\] uses I/O standard 3.3-V LVTTL at 33" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[0] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[0\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuSpiIo\[1\] 3.3-V LVTTL 32 " "Pin mcuSpiIo\[1\] uses I/O standard 3.3-V LVTTL at 32" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[1] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[1\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuSpiIo\[2\] 3.3-V LVTTL 31 " "Pin mcuSpiIo\[2\] uses I/O standard 3.3-V LVTTL at 31" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[2] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[2\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuSpiIo\[3\] 3.3-V LVTTL 28 " "Pin mcuSpiIo\[3\] uses I/O standard 3.3-V LVTTL at 28" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[3] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[3\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuI2cSda 3.3-V LVTTL 7 " "Pin mcuI2cSda uses I/O standard 3.3-V LVTTL at 7" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuI2cSda } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuI2cSda" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[0\] 3.3-V LVTTL 76 " "Pin lsasBus\[0\] uses I/O standard 3.3-V LVTTL at 76" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[0] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[0\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[1\] 3.3-V LVTTL 77 " "Pin lsasBus\[1\] uses I/O standard 3.3-V LVTTL at 77" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[1] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[1\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[2\] 3.3-V LVTTL 80 " "Pin lsasBus\[2\] uses I/O standard 3.3-V LVTTL at 80" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[2] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[2\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[3\] 3.3-V LVTTL 83 " "Pin lsasBus\[3\] uses I/O standard 3.3-V LVTTL at 83" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[3] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[3\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[4\] 3.3-V LVTTL 85 " "Pin lsasBus\[4\] uses I/O standard 3.3-V LVTTL at 85" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[4] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[4\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[5\] 3.3-V LVTTL 86 " "Pin lsasBus\[5\] uses I/O standard 3.3-V LVTTL at 86" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[5] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[5\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[6\] 3.3-V LVTTL 87 " "Pin lsasBus\[6\] uses I/O standard 3.3-V LVTTL at 87" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[6] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[6\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[7\] 3.3-V LVTTL 98 " "Pin lsasBus\[7\] uses I/O standard 3.3-V LVTTL at 98" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[7] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[7\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[8\] 3.3-V LVTTL 99 " "Pin lsasBus\[8\] uses I/O standard 3.3-V LVTTL at 99" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[8] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[8\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[9\] 3.3-V LVTTL 100 " "Pin lsasBus\[9\] uses I/O standard 3.3-V LVTTL at 100" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[9] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[9\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[10\] 3.3-V LVTTL 101 " "Pin lsasBus\[10\] uses I/O standard 3.3-V LVTTL at 101" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[10] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[10\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[11\] 3.3-V LVTTL 103 " "Pin lsasBus\[11\] uses I/O standard 3.3-V LVTTL at 103" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[11] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[11\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[12\] 3.3-V LVTTL 105 " "Pin lsasBus\[12\] uses I/O standard 3.3-V LVTTL at 105" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[12] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[12\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[13\] 3.3-V LVTTL 106 " "Pin lsasBus\[13\] uses I/O standard 3.3-V LVTTL at 106" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[13] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[13\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[14\] 3.3-V LVTTL 111 " "Pin lsasBus\[14\] uses I/O standard 3.3-V LVTTL at 111" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[14] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[14\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[15\] 3.3-V LVTTL 112 " "Pin lsasBus\[15\] uses I/O standard 3.3-V LVTTL at 112" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[15] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[15\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[16\] 3.3-V LVTTL 113 " "Pin lsasBus\[16\] uses I/O standard 3.3-V LVTTL at 113" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[16] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[16\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[17\] 3.3-V LVTTL 114 " "Pin lsasBus\[17\] uses I/O standard 3.3-V LVTTL at 114" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[17] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[17\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[18\] 3.3-V LVTTL 115 " "Pin lsasBus\[18\] uses I/O standard 3.3-V LVTTL at 115" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[18] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[18\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[19\] 3.3-V LVTTL 119 " "Pin lsasBus\[19\] uses I/O standard 3.3-V LVTTL at 119" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[19] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[19\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[20\] 3.3-V LVTTL 120 " "Pin lsasBus\[20\] uses I/O standard 3.3-V LVTTL at 120" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[20] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[20\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[21\] 3.3-V LVTTL 121 " "Pin lsasBus\[21\] uses I/O standard 3.3-V LVTTL at 121" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[21] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[21\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[22\] 3.3-V LVTTL 125 " "Pin lsasBus\[22\] uses I/O standard 3.3-V LVTTL at 125" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[22] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[22\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[23\] 3.3-V LVTTL 132 " "Pin lsasBus\[23\] uses I/O standard 3.3-V LVTTL at 132" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[23] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[23\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[24\] 3.3-V LVTTL 133 " "Pin lsasBus\[24\] uses I/O standard 3.3-V LVTTL at 133" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[24] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[24\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[25\] 3.3-V LVTTL 135 " "Pin lsasBus\[25\] uses I/O standard 3.3-V LVTTL at 135" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[25] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[25\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[26\] 3.3-V LVTTL 136 " "Pin lsasBus\[26\] uses I/O standard 3.3-V LVTTL at 136" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[26] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[26\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[27\] 3.3-V LVTTL 137 " "Pin lsasBus\[27\] uses I/O standard 3.3-V LVTTL at 137" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[27] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[27\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[28\] 3.3-V LVTTL 141 " "Pin lsasBus\[28\] uses I/O standard 3.3-V LVTTL at 141" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[28] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[28\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[29\] 3.3-V LVTTL 142 " "Pin lsasBus\[29\] uses I/O standard 3.3-V LVTTL at 142" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[29] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[29\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[30\] 3.3-V LVTTL 143 " "Pin lsasBus\[30\] uses I/O standard 3.3-V LVTTL at 143" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[30] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[30\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[31\] 3.3-V LVTTL 144 " "Pin lsasBus\[31\] uses I/O standard 3.3-V LVTTL at 144" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[31] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[31\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVTTL 24 " "Pin reset uses I/O standard 3.3-V LVTTL at 24" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { reset } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mainClk 3.3-V LVTTL 22 " "Pin mainClk uses I/O standard 3.3-V LVTTL at 22" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mainClk } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mainClk" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812514 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1704971812514 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuI2cScl 3.3-V LVTTL 6 " "Pin mcuI2cScl uses I/O standard 3.3-V LVTTL at 6" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuI2cScl } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuI2cScl" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704971812516 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1704971812516 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "37 " "Following 37 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mcuSpiIo\[0\] a permanently disabled " "Pin mcuSpiIo\[0\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[0] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[0\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mcuSpiIo\[1\] a permanently disabled " "Pin mcuSpiIo\[1\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[1] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[1\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mcuSpiIo\[2\] a permanently disabled " "Pin mcuSpiIo\[2\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[2] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[2\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mcuSpiIo\[3\] a permanently disabled " "Pin mcuSpiIo\[3\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[3] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[3\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mcuI2cSda a permanently disabled " "Pin mcuI2cSda has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuI2cSda } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuI2cSda" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[0\] a permanently disabled " "Pin lsasBus\[0\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[0] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[0\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[1\] a permanently disabled " "Pin lsasBus\[1\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[1] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[1\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[2\] a permanently disabled " "Pin lsasBus\[2\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[2] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[2\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[3\] a permanently disabled " "Pin lsasBus\[3\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[3] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[3\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[4\] a permanently disabled " "Pin lsasBus\[4\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[4] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[4\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[5\] a permanently disabled " "Pin lsasBus\[5\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[5] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[5\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[6\] a permanently disabled " "Pin lsasBus\[6\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[6] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[6\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[7\] a permanently disabled " "Pin lsasBus\[7\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[7] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[7\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[8\] a permanently disabled " "Pin lsasBus\[8\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[8] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[8\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[9\] a permanently disabled " "Pin lsasBus\[9\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[9] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[9\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[10\] a permanently disabled " "Pin lsasBus\[10\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[10] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[10\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[11\] a permanently disabled " "Pin lsasBus\[11\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[11] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[11\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[12\] a permanently disabled " "Pin lsasBus\[12\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[12] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[12\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[13\] a permanently disabled " "Pin lsasBus\[13\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[13] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[13\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[14\] a permanently disabled " "Pin lsasBus\[14\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[14] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[14\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[15\] a permanently disabled " "Pin lsasBus\[15\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[15] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[15\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[16\] a permanently disabled " "Pin lsasBus\[16\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[16] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[16\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[17\] a permanently disabled " "Pin lsasBus\[17\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[17] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[17\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[18\] a permanently disabled " "Pin lsasBus\[18\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[18] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[18\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[19\] a permanently disabled " "Pin lsasBus\[19\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[19] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[19\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[20\] a permanently disabled " "Pin lsasBus\[20\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[20] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[20\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[21\] a permanently disabled " "Pin lsasBus\[21\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[21] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[21\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[22\] a permanently disabled " "Pin lsasBus\[22\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[22] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[22\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[23\] a permanently disabled " "Pin lsasBus\[23\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[23] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[23\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[24\] a permanently disabled " "Pin lsasBus\[24\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[24] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[24\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[25\] a permanently disabled " "Pin lsasBus\[25\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[25] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[25\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[26\] a permanently disabled " "Pin lsasBus\[26\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[26] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[26\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[27\] a permanently disabled " "Pin lsasBus\[27\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[27] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[27\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[28\] a permanently disabled " "Pin lsasBus\[28\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[28] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[28\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[29\] a permanently disabled " "Pin lsasBus\[29\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[29] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[29\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[30\] a permanently disabled " "Pin lsasBus\[30\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[30] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[30\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[31\] a permanently disabled " "Pin lsasBus\[31\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[31] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[31\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1704971812516 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1704971812516 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/output_files/hyperram_system.fit.smsg " "Generated suppressed messages file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/output_files/hyperram_system.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1704971812938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 154 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 154 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "740 " "Peak virtual memory: 740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704971814176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 11 12:16:54 2024 " "Processing ended: Thu Jan 11 12:16:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704971814176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704971814176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704971814176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1704971814176 ""}
