# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../mse_mandelbrot.srcs/sources_1/new/generic_counter.vhd" \
"../../../../mse_mandelbrot.srcs/sources_1/new/generic_register.vhd" \
"../../../../mse_mandelbrot.srcs/sources_1/new/MandelbrotCalculatorAck.vhd" \
"../../../../mse_mandelbrot.srcs/sim_1/new/tb_mandelbrot_calculator_ack.vhd" \

# Do not sort compile order
nosort
