TimeQuest Timing Analyzer report for khu_sensor
Fri Jan  3 15:08:20 2020
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[2]'
 13. Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[3]'
 14. Slow 1200mV 85C Model Setup: 'MPR121_SCL'
 15. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[3]'
 17. Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 19. Slow 1200mV 85C Model Hold: 'MPR121_SCL'
 20. Slow 1200mV 85C Model Recovery: 'MPR121_SCL'
 21. Slow 1200mV 85C Model Removal: 'MPR121_SCL'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[2]'
 30. Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[3]'
 31. Slow 1200mV 0C Model Setup: 'MPR121_SCL'
 32. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 33. Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[3]'
 34. Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[2]'
 35. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 36. Slow 1200mV 0C Model Hold: 'MPR121_SCL'
 37. Slow 1200mV 0C Model Recovery: 'MPR121_SCL'
 38. Slow 1200mV 0C Model Removal: 'MPR121_SCL'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[2]'
 46. Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[3]'
 47. Fast 1200mV 0C Model Setup: 'MPR121_SCL'
 48. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 49. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 50. Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[2]'
 51. Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[3]'
 52. Fast 1200mV 0C Model Hold: 'MPR121_SCL'
 53. Fast 1200mV 0C Model Recovery: 'MPR121_SCL'
 54. Fast 1200mV 0C Model Removal: 'MPR121_SCL'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; khu_sensor                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; CLOCK_50                                       ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { CLOCK_50 }                                       ;
; MPR121_SCL                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { MPR121_SCL }                                     ;
; r_clk_counter[24]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { r_clk_counter[24] }                              ;
; u1|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; u1|altpll_component|auto_generated|pll1|inclk[0] ; { u1|altpll_component|auto_generated|pll1|clk[2] } ;
; u1|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 5           ;       ;        ;           ;            ; false    ; CLOCK_50 ; u1|altpll_component|auto_generated|pll1|inclk[0] ; { u1|altpll_component|auto_generated|pll1|clk[3] } ;
; uart_regs:Uregs|enable                         ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { uart_regs:Uregs|enable }                         ;
+------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                            ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note                                                          ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; 71.41 MHz  ; 71.41 MHz       ; u1|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 99.65 MHz  ; 99.65 MHz       ; CLOCK_50                                       ;                                                               ;
; 302.02 MHz ; 302.02 MHz      ; u1|altpll_component|auto_generated|pll1|clk[3] ;                                                               ;
; 993.05 MHz ; 237.53 MHz      ; MPR121_SCL                                     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[2] ; -2.085 ; -139.084      ;
; u1|altpll_component|auto_generated|pll1|clk[3] ; -0.849 ; -0.849        ;
; MPR121_SCL                                     ; -0.412 ; -3.296        ;
; CLOCK_50                                       ; -0.205 ; -0.559        ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.302 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.385 ; 0.000         ;
; CLOCK_50                                       ; 0.403 ; 0.000         ;
; MPR121_SCL                                     ; 0.484 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; MPR121_SCL ; -0.638 ; -5.104           ;
+------------+--------+------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+------------+-------+------------------+
; Clock      ; Slack ; End Point TNS    ;
+------------+-------+------------------+
; MPR121_SCL ; 1.024 ; 0.000            ;
+------------+-------+------------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; MPR121_SCL                                     ; -3.210 ; -13.490       ;
; r_clk_counter[24]                              ; -1.285 ; -2.570        ;
; uart_regs:Uregs|enable                         ; -1.285 ; -2.570        ;
; u1|altpll_component|auto_generated|pll1|clk[3] ; 1.711  ; 0.000         ;
; CLOCK_50                                       ; 9.680  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[2] ; 19.691 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                    ;
+--------+------------------------+-------------------------------------------------------------+------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                     ; Launch Clock           ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------------------------------------------------+------------------------+------------------------------------------------+--------------+------------+------------+
; -2.085 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[1]      ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.268     ; 2.487      ;
; -2.084 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[1] ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.269     ; 2.485      ;
; -2.069 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|counter[2]     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.253     ; 2.486      ;
; -2.069 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|counter[0]     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.253     ; 2.486      ;
; -2.069 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|counter[3]     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.253     ; 2.486      ;
; -2.069 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|counter[4]     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.253     ; 2.486      ;
; -2.027 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[5]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.260     ; 2.437      ;
; -2.027 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[4]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.260     ; 2.437      ;
; -1.979 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|parity_xor     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.268     ; 2.381      ;
; -1.979 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[6]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.268     ; 2.381      ;
; -1.970 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[2] ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.269     ; 2.371      ;
; -1.936 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[0] ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.268     ; 2.338      ;
; -1.936 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[0]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.268     ; 2.338      ;
; -1.936 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[1]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.268     ; 2.338      ;
; -1.936 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[2]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.268     ; 2.338      ;
; -1.936 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[3]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.268     ; 2.338      ;
; -1.936 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[4]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.268     ; 2.338      ;
; -1.936 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[5]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.268     ; 2.338      ;
; -1.853 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[3]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.261     ; 2.262      ;
; -1.853 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[2]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.261     ; 2.262      ;
; -1.853 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[1]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.261     ; 2.262      ;
; -1.853 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[0]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.261     ; 2.262      ;
; -1.838 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|bit_out        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.267     ; 2.241      ;
; -1.815 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[9]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.261     ; 2.224      ;
; -1.815 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[10]       ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.261     ; 2.224      ;
; -1.815 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[8]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.261     ; 2.224      ;
; -1.815 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[7]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.261     ; 2.224      ;
; -1.815 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[6]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.261     ; 2.224      ;
; -1.815 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[5]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.261     ; 2.224      ;
; -1.815 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[4]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.261     ; 2.224      ;
; -1.815 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[3]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.261     ; 2.224      ;
; -1.815 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[1]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.261     ; 2.224      ;
; -1.799 ; uart_regs:Uregs|enable ; uart_regs:Uregs|block_cnt[6]                                ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.258     ; 2.211      ;
; -1.799 ; uart_regs:Uregs|enable ; uart_regs:Uregs|block_cnt[1]                                ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.258     ; 2.211      ;
; -1.799 ; uart_regs:Uregs|enable ; uart_regs:Uregs|block_cnt[0]                                ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.258     ; 2.211      ;
; -1.799 ; uart_regs:Uregs|enable ; uart_regs:Uregs|block_cnt[3]                                ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.258     ; 2.211      ;
; -1.799 ; uart_regs:Uregs|enable ; uart_regs:Uregs|block_cnt[2]                                ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.258     ; 2.211      ;
; -1.799 ; uart_regs:Uregs|enable ; uart_regs:Uregs|block_cnt[4]                                ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.258     ; 2.211      ;
; -1.799 ; uart_regs:Uregs|enable ; uart_regs:Uregs|block_cnt[5]                                ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.258     ; 2.211      ;
; -1.799 ; uart_regs:Uregs|enable ; uart_regs:Uregs|block_cnt[7]                                ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.258     ; 2.211      ;
; -1.691 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[2]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.261     ; 2.100      ;
; -1.687 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|stx_o_tmp      ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.267     ; 2.090      ;
; -1.687 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|tstate[2]      ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.267     ; 2.090      ;
; -1.687 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|tstate[1]      ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.267     ; 2.090      ;
; -1.687 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|tstate[0]      ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.267     ; 2.090      ;
; -1.677 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rframing_error       ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.261     ; 2.086      ;
; -1.615 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[0]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.145      ; 2.430      ;
; -1.615 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[1]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.145      ; 2.430      ;
; -1.615 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[3]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.145      ; 2.430      ;
; -1.615 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[2]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.145      ; 2.430      ;
; -1.599 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|tf_pop         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.266     ; 2.003      ;
; -1.577 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[1]      ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.268     ; 2.479      ;
; -1.574 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[2]      ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.261     ; 1.983      ;
; -1.561 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[1] ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.269     ; 2.462      ;
; -1.551 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|counter[1]     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.127      ; 2.348      ;
; -1.547 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|counter[2]     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.253     ; 2.464      ;
; -1.547 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|counter[0]     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.253     ; 2.464      ;
; -1.547 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|counter[3]     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.253     ; 2.464      ;
; -1.547 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|counter[4]     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.253     ; 2.464      ;
; -1.514 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[7]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.260     ; 1.924      ;
; -1.512 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[8]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.117      ; 2.299      ;
; -1.512 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[0]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.117      ; 2.299      ;
; -1.512 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[1]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.117      ; 2.299      ;
; -1.512 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[2]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.117      ; 2.299      ;
; -1.512 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[3]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.117      ; 2.299      ;
; -1.512 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[4]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.117      ; 2.299      ;
; -1.512 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[5]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.117      ; 2.299      ;
; -1.512 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[6]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.117      ; 2.299      ;
; -1.512 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[7]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.117      ; 2.299      ;
; -1.512 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[9]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.117      ; 2.299      ;
; -1.469 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[5]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.260     ; 2.379      ;
; -1.469 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[4]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.260     ; 2.379      ;
; -1.419 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|parity_xor     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.268     ; 2.321      ;
; -1.419 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[6]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.268     ; 2.321      ;
; -1.411 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rparity_xor          ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.259     ; 1.822      ;
; -1.399 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_b[1]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.124      ; 2.193      ;
; -1.399 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_b[4]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.124      ; 2.193      ;
; -1.399 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_b[0]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.124      ; 2.193      ;
; -1.399 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_b[2]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.124      ; 2.193      ;
; -1.399 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_b[3]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.124      ; 2.193      ;
; -1.399 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_b[7]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.124      ; 2.193      ;
; -1.399 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_b[5]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.124      ; 2.193      ;
; -1.399 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_b[6]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.124      ; 2.193      ;
; -1.389 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[0] ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.268     ; 2.291      ;
; -1.389 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[0]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.268     ; 2.291      ;
; -1.389 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[1]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.268     ; 2.291      ;
; -1.389 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[2]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.268     ; 2.291      ;
; -1.389 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[3]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.268     ; 2.291      ;
; -1.389 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[4]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.268     ; 2.291      ;
; -1.389 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[5]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.268     ; 2.291      ;
; -1.367 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[2] ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.269     ; 2.268      ;
; -1.366 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rstate[0]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.181      ; 2.217      ;
; -1.350 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rparity              ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.260     ; 1.760      ;
; -1.346 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[0]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.261     ; 1.755      ;
; -1.343 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rstate[1]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.259     ; 1.754      ;
; -1.343 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rstate[2]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.259     ; 1.754      ;
; -1.343 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rstate[3]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.259     ; 1.754      ;
; -1.319 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[0]      ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.261     ; 1.728      ;
; -1.308 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|bit_out        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.267     ; 2.211      ;
; -1.292 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[9]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.261     ; 2.201      ;
+--------+------------------------+-------------------------------------------------------------+------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[3]'                                                                                                             ;
+--------+-------------------+-------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.849 ; r_clk_counter[24] ; r_clk_counter[24] ; r_clk_counter[24]                              ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.220     ; 1.299      ;
; -0.297 ; r_clk_counter[24] ; r_clk_counter[24] ; r_clk_counter[24]                              ; u1|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.220     ; 1.247      ;
; 0.689  ; r_clk_counter[1]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 3.225      ;
; 0.851  ; r_clk_counter[0]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 3.063      ;
; 0.885  ; r_clk_counter[2]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 3.029      ;
; 0.987  ; r_clk_counter[3]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.927      ;
; 1.013  ; r_clk_counter[4]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.901      ;
; 1.114  ; r_clk_counter[5]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.800      ;
; 1.145  ; r_clk_counter[6]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.769      ;
; 1.199  ; r_clk_counter[1]  ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.715      ;
; 1.216  ; r_clk_counter[1]  ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 3.111      ;
; 1.217  ; r_clk_counter[1]  ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.697      ;
; 1.234  ; r_clk_counter[1]  ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 3.093      ;
; 1.246  ; r_clk_counter[7]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.668      ;
; 1.262  ; r_clk_counter[2]  ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.652      ;
; 1.279  ; r_clk_counter[2]  ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 3.048      ;
; 1.280  ; r_clk_counter[8]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.634      ;
; 1.331  ; r_clk_counter[1]  ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.583      ;
; 1.348  ; r_clk_counter[1]  ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.979      ;
; 1.349  ; r_clk_counter[1]  ; r_clk_counter[14] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.565      ;
; 1.350  ; r_clk_counter[0]  ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.564      ;
; 1.366  ; r_clk_counter[1]  ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.961      ;
; 1.367  ; r_clk_counter[0]  ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.960      ;
; 1.378  ; r_clk_counter[9]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.536      ;
; 1.379  ; r_clk_counter[0]  ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.535      ;
; 1.390  ; r_clk_counter[4]  ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.524      ;
; 1.394  ; r_clk_counter[2]  ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.520      ;
; 1.396  ; r_clk_counter[0]  ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.931      ;
; 1.407  ; r_clk_counter[4]  ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.920      ;
; 1.411  ; r_clk_counter[2]  ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.916      ;
; 1.413  ; r_clk_counter[10] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.501      ;
; 1.413  ; r_clk_counter[2]  ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.501      ;
; 1.430  ; r_clk_counter[2]  ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.897      ;
; 1.463  ; r_clk_counter[1]  ; r_clk_counter[13] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.451      ;
; 1.476  ; r_clk_counter[3]  ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.438      ;
; 1.480  ; r_clk_counter[1]  ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.847      ;
; 1.482  ; r_clk_counter[0]  ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.432      ;
; 1.484  ; r_clk_counter[1]  ; r_clk_counter[12] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 2.433      ;
; 1.493  ; r_clk_counter[3]  ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.834      ;
; 1.498  ; r_clk_counter[1]  ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.829      ;
; 1.499  ; r_clk_counter[0]  ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.828      ;
; 1.511  ; r_clk_counter[11] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.403      ;
; 1.511  ; r_clk_counter[0]  ; r_clk_counter[14] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.403      ;
; 1.513  ; r_clk_counter[18] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.511     ; 1.974      ;
; 1.515  ; r_clk_counter[3]  ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.399      ;
; 1.522  ; r_clk_counter[6]  ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.392      ;
; 1.522  ; r_clk_counter[4]  ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.392      ;
; 1.526  ; r_clk_counter[2]  ; r_clk_counter[13] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.388      ;
; 1.528  ; r_clk_counter[0]  ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.799      ;
; 1.532  ; r_clk_counter[3]  ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.795      ;
; 1.539  ; r_clk_counter[6]  ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.788      ;
; 1.539  ; r_clk_counter[4]  ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.788      ;
; 1.541  ; r_clk_counter[4]  ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.373      ;
; 1.543  ; r_clk_counter[2]  ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.784      ;
; 1.545  ; r_clk_counter[2]  ; r_clk_counter[14] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.369      ;
; 1.546  ; r_clk_counter[12] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.368      ;
; 1.558  ; r_clk_counter[4]  ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.769      ;
; 1.562  ; r_clk_counter[2]  ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.765      ;
; 1.598  ; r_clk_counter[1]  ; r_clk_counter[11] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 2.319      ;
; 1.608  ; r_clk_counter[3]  ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.306      ;
; 1.612  ; r_clk_counter[5]  ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.302      ;
; 1.614  ; r_clk_counter[19] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.511     ; 1.873      ;
; 1.614  ; r_clk_counter[0]  ; r_clk_counter[13] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.300      ;
; 1.616  ; r_clk_counter[1]  ; r_clk_counter[10] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 2.301      ;
; 1.625  ; r_clk_counter[3]  ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.702      ;
; 1.629  ; r_clk_counter[5]  ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.698      ;
; 1.631  ; r_clk_counter[0]  ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.696      ;
; 1.641  ; r_clk_counter[20] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.511     ; 1.846      ;
; 1.642  ; r_clk_counter[5]  ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.272      ;
; 1.646  ; r_clk_counter[13] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 2.271      ;
; 1.646  ; r_clk_counter[0]  ; r_clk_counter[12] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 2.271      ;
; 1.647  ; r_clk_counter[3]  ; r_clk_counter[14] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.267      ;
; 1.654  ; r_clk_counter[6]  ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.260      ;
; 1.654  ; r_clk_counter[4]  ; r_clk_counter[13] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.260      ;
; 1.657  ; r_clk_counter[8]  ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.257      ;
; 1.659  ; r_clk_counter[5]  ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.668      ;
; 1.660  ; r_clk_counter[0]  ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.667      ;
; 1.661  ; r_clk_counter[2]  ; r_clk_counter[11] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 2.256      ;
; 1.664  ; r_clk_counter[3]  ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.663      ;
; 1.671  ; r_clk_counter[6]  ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.656      ;
; 1.671  ; r_clk_counter[4]  ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.656      ;
; 1.673  ; r_clk_counter[6]  ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.241      ;
; 1.673  ; r_clk_counter[4]  ; r_clk_counter[14] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.241      ;
; 1.674  ; r_clk_counter[8]  ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.653      ;
; 1.677  ; r_clk_counter[14] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 2.240      ;
; 1.680  ; r_clk_counter[2]  ; r_clk_counter[12] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 2.237      ;
; 1.690  ; r_clk_counter[6]  ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.637      ;
; 1.690  ; r_clk_counter[4]  ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.637      ;
; 1.694  ; r_clk_counter[2]  ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.633      ;
; 1.730  ; r_clk_counter[1]  ; r_clk_counter[9]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 2.187      ;
; 1.740  ; r_clk_counter[3]  ; r_clk_counter[13] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.174      ;
; 1.742  ; r_clk_counter[21] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.511     ; 1.745      ;
; 1.744  ; r_clk_counter[7]  ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.170      ;
; 1.744  ; r_clk_counter[5]  ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 2.170      ;
; 1.748  ; r_clk_counter[1]  ; r_clk_counter[8]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 2.169      ;
; 1.749  ; r_clk_counter[0]  ; r_clk_counter[11] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 2.168      ;
; 1.757  ; r_clk_counter[3]  ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.570      ;
; 1.761  ; r_clk_counter[7]  ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.566      ;
; 1.761  ; r_clk_counter[5]  ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.329      ; 2.566      ;
; 1.773  ; r_clk_counter[22] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.511     ; 1.714      ;
+--------+-------------------+-------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'MPR121_SCL'                                                                                                                                      ;
+--------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.412 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[7] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.172     ; 1.228      ;
; -0.412 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[6] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.172     ; 1.228      ;
; -0.412 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[5] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.172     ; 1.228      ;
; -0.412 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[4] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.172     ; 1.228      ;
; -0.412 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[3] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.172     ; 1.228      ;
; -0.412 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[2] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.172     ; 1.228      ;
; -0.412 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[1] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.172     ; 1.228      ;
; -0.412 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[0] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.172     ; 1.228      ;
; -0.007 ; MPR121_controller:u_mpr121|r_i2c_data_shift[5] ; MPR121_controller:u_mpr121|r_i2c_data_shift[6] ; MPR121_SCL   ; MPR121_SCL  ; 1.000        ; -0.047     ; 0.978      ;
; 0.155  ; MPR121_controller:u_mpr121|r_i2c_data_shift[1] ; MPR121_controller:u_mpr121|r_i2c_data_shift[2] ; MPR121_SCL   ; MPR121_SCL  ; 1.000        ; -0.047     ; 0.816      ;
; 0.156  ; MPR121_controller:u_mpr121|r_i2c_data_shift[2] ; MPR121_controller:u_mpr121|r_i2c_data_shift[3] ; MPR121_SCL   ; MPR121_SCL  ; 1.000        ; -0.047     ; 0.815      ;
; 0.157  ; MPR121_controller:u_mpr121|r_i2c_data_shift[0] ; MPR121_controller:u_mpr121|r_i2c_data_shift[1] ; MPR121_SCL   ; MPR121_SCL  ; 1.000        ; -0.047     ; 0.814      ;
; 0.158  ; MPR121_controller:u_mpr121|r_i2c_data_shift[4] ; MPR121_controller:u_mpr121|r_i2c_data_shift[5] ; MPR121_SCL   ; MPR121_SCL  ; 1.000        ; -0.047     ; 0.813      ;
; 0.158  ; MPR121_controller:u_mpr121|r_i2c_data_shift[3] ; MPR121_controller:u_mpr121|r_i2c_data_shift[4] ; MPR121_SCL   ; MPR121_SCL  ; 1.000        ; -0.047     ; 0.813      ;
; 0.159  ; MPR121_controller:u_mpr121|r_i2c_data_shift[6] ; MPR121_controller:u_mpr121|r_i2c_data_shift[7] ; MPR121_SCL   ; MPR121_SCL  ; 1.000        ; -0.047     ; 0.812      ;
+--------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                        ;
+--------+----------------------------------------------------+----------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                                  ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; -0.205 ; MPR121_controller:u_mpr121|r_i2c_data_shift[0]     ; MPR121_controller:u_mpr121|r_i2c_data_o[0]               ; MPR121_SCL                                     ; CLOCK_50    ; 1.000        ; -0.058     ; 1.135      ;
; -0.070 ; MPR121_controller:u_mpr121|r_i2c_data_shift[6]     ; MPR121_controller:u_mpr121|r_i2c_data_o[6]               ; MPR121_SCL                                     ; CLOCK_50    ; 1.000        ; -0.058     ; 1.000      ;
; -0.068 ; MPR121_controller:u_mpr121|r_i2c_data_shift[5]     ; MPR121_controller:u_mpr121|r_i2c_data_o[5]               ; MPR121_SCL                                     ; CLOCK_50    ; 1.000        ; -0.058     ; 0.998      ;
; -0.047 ; MPR121_controller:u_mpr121|r_i2c_data_shift[1]     ; MPR121_controller:u_mpr121|r_i2c_data_o[1]               ; MPR121_SCL                                     ; CLOCK_50    ; 1.000        ; -0.058     ; 0.977      ;
; -0.046 ; MPR121_controller:u_mpr121|r_i2c_data_shift[7]     ; MPR121_controller:u_mpr121|r_i2c_data_o[7]               ; MPR121_SCL                                     ; CLOCK_50    ; 1.000        ; -0.058     ; 0.976      ;
; -0.042 ; MPR121_controller:u_mpr121|r_i2c_data_shift[2]     ; MPR121_controller:u_mpr121|r_i2c_data_o[2]               ; MPR121_SCL                                     ; CLOCK_50    ; 1.000        ; -0.058     ; 0.972      ;
; -0.041 ; MPR121_controller:u_mpr121|r_i2c_data_shift[3]     ; MPR121_controller:u_mpr121|r_i2c_data_o[3]               ; MPR121_SCL                                     ; CLOCK_50    ; 1.000        ; -0.058     ; 0.971      ;
; -0.040 ; MPR121_controller:u_mpr121|r_i2c_data_shift[4]     ; MPR121_controller:u_mpr121|r_i2c_data_o[4]               ; MPR121_SCL                                     ; CLOCK_50    ; 1.000        ; -0.058     ; 0.970      ;
; 9.965  ; ADS1292_controller:U_ads1292|r_state.ST_RREG_WAIT1 ; ADS1292_controller:U_ads1292|r_spi_tx_data[0]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.078     ; 9.955      ;
; 10.043 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_WAIT1 ; ADS1292_controller:U_ads1292|r_spi_tx_data[4]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.078     ; 9.877      ;
; 10.089 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_WAIT1 ; ADS1292_controller:U_ads1292|r_spi_tx_data[1]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.078     ; 9.831      ;
; 10.106 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_WAIT1 ; ADS1292_controller:U_ads1292|r_spi_tx_data[3]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.078     ; 9.814      ;
; 10.460 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_INIT  ; ADS1292_controller:U_ads1292|r_spi_tx_data[0]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.076     ; 9.462      ;
; 10.538 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_INIT  ; ADS1292_controller:U_ads1292|r_spi_tx_data[4]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.076     ; 9.384      ;
; 10.584 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_INIT  ; ADS1292_controller:U_ads1292|r_spi_tx_data[1]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.076     ; 9.338      ;
; 10.611 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_INIT  ; ADS1292_controller:U_ads1292|r_spi_tx_data[3]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.076     ; 9.311      ;
; 10.651 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT2 ; ADS1292_controller:U_ads1292|r_spi_tx_data[0]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.076     ; 9.271      ;
; 10.729 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT2 ; ADS1292_controller:U_ads1292|r_spi_tx_data[4]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.076     ; 9.193      ;
; 10.775 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT2 ; ADS1292_controller:U_ads1292|r_spi_tx_data[1]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.076     ; 9.147      ;
; 10.777 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_WAIT1 ; ADS1292_controller:U_ads1292|r_spi_tx_data[2]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.078     ; 9.143      ;
; 10.802 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT2 ; ADS1292_controller:U_ads1292|r_spi_tx_data[3]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.076     ; 9.120      ;
; 11.134 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_INIT  ; ADS1292_controller:U_ads1292|r_spi_tx_data[0]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.058     ; 8.806      ;
; 11.212 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_INIT  ; ADS1292_controller:U_ads1292|r_spi_tx_data[4]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.058     ; 8.728      ;
; 11.258 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_INIT  ; ADS1292_controller:U_ads1292|r_spi_tx_data[1]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.058     ; 8.682      ;
; 11.272 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_INIT  ; ADS1292_controller:U_ads1292|r_spi_tx_data[2]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.076     ; 8.650      ;
; 11.285 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_INIT  ; ADS1292_controller:U_ads1292|r_spi_tx_data[3]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.058     ; 8.655      ;
; 11.463 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT2 ; ADS1292_controller:U_ads1292|r_spi_tx_data[2]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.076     ; 8.459      ;
; 11.469 ; ADS1292_controller:U_ads1292|r_number_read[3]      ; ADS1292_controller:U_ads1292|r_spi_tx_data[3]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.060     ; 8.469      ;
; 11.546 ; ADS1292_controller:U_ads1292|r_number_read[1]      ; ADS1292_controller:U_ads1292|r_spi_tx_data[1]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.060     ; 8.392      ;
; 11.811 ; MPR121_controller:u_mpr121|r_wait_timeout[3]       ; MPR121_controller:u_mpr121|r_state.ST_IDLE               ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.093     ; 8.094      ;
; 11.870 ; MPR121_controller:u_mpr121|r_wait_timeout[3]       ; MPR121_controller:u_mpr121|r_mpr121_busy                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.093     ; 8.035      ;
; 11.946 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_INIT  ; ADS1292_controller:U_ads1292|r_spi_tx_data[2]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.058     ; 7.994      ;
; 11.989 ; MPR121_controller:u_mpr121|r_wait_timeout[15]      ; MPR121_controller:u_mpr121|r_state.ST_IDLE               ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.093     ; 7.916      ;
; 12.023 ; MPR121_controller:u_mpr121|r_wait_timeout[30]      ; MPR121_controller:u_mpr121|r_state.ST_IDLE               ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.087     ; 7.888      ;
; 12.048 ; MPR121_controller:u_mpr121|r_wait_timeout[15]      ; MPR121_controller:u_mpr121|r_mpr121_busy                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.093     ; 7.857      ;
; 12.068 ; MPR121_controller:u_mpr121|r_wait_timeout[2]       ; MPR121_controller:u_mpr121|r_state.ST_IDLE               ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.093     ; 7.837      ;
; 12.082 ; MPR121_controller:u_mpr121|r_wait_timeout[30]      ; MPR121_controller:u_mpr121|r_mpr121_busy                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.087     ; 7.829      ;
; 12.111 ; MPR121_controller:u_mpr121|r_i2c_read              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[8]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.074     ; 7.813      ;
; 12.111 ; MPR121_controller:u_mpr121|r_i2c_read              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[9]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.074     ; 7.813      ;
; 12.111 ; MPR121_controller:u_mpr121|r_i2c_read              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[13] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.074     ; 7.813      ;
; 12.111 ; MPR121_controller:u_mpr121|r_i2c_read              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[14] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.074     ; 7.813      ;
; 12.112 ; MPR121_controller:u_mpr121|r_i2c_read              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[12] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.074     ; 7.812      ;
; 12.112 ; MPR121_controller:u_mpr121|r_i2c_read              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[15] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.074     ; 7.812      ;
; 12.127 ; MPR121_controller:u_mpr121|r_wait_timeout[2]       ; MPR121_controller:u_mpr121|r_mpr121_busy                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.093     ; 7.778      ;
; 12.196 ; MPR121_controller:u_mpr121|r_i2c_writemulti        ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[8]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.074     ; 7.728      ;
; 12.196 ; MPR121_controller:u_mpr121|r_i2c_writemulti        ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[9]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.074     ; 7.728      ;
; 12.196 ; MPR121_controller:u_mpr121|r_i2c_writemulti        ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[13] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.074     ; 7.728      ;
; 12.196 ; MPR121_controller:u_mpr121|r_i2c_writemulti        ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[14] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.074     ; 7.728      ;
; 12.197 ; MPR121_controller:u_mpr121|r_i2c_writemulti        ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[12] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.074     ; 7.727      ;
; 12.197 ; MPR121_controller:u_mpr121|r_i2c_writemulti        ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[15] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.074     ; 7.727      ;
; 12.199 ; MPR121_controller:u_mpr121|r_wait_timeout[28]      ; MPR121_controller:u_mpr121|r_state.ST_IDLE               ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.087     ; 7.712      ;
; 12.205 ; controller:U_controller|r_ads_din1[0]              ; ADS1292_controller:U_ads1292|r_spi_tx_data[0]            ; u1|altpll_component|auto_generated|pll1|clk[2] ; CLOCK_50    ; 20.000       ; 2.685      ; 10.398     ;
; 12.209 ; MPR121_controller:u_mpr121|r_i2c_write             ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[8]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.086     ; 7.703      ;
; 12.209 ; MPR121_controller:u_mpr121|r_i2c_write             ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[9]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.086     ; 7.703      ;
; 12.209 ; MPR121_controller:u_mpr121|r_i2c_write             ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[13] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.086     ; 7.703      ;
; 12.209 ; MPR121_controller:u_mpr121|r_i2c_write             ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[14] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.086     ; 7.703      ;
; 12.210 ; MPR121_controller:u_mpr121|r_i2c_write             ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[12] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.086     ; 7.702      ;
; 12.210 ; MPR121_controller:u_mpr121|r_i2c_write             ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[15] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.086     ; 7.702      ;
; 12.229 ; MPR121_controller:u_mpr121|r_wait_timeout[22]      ; MPR121_controller:u_mpr121|r_state.ST_IDLE               ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.087     ; 7.682      ;
; 12.258 ; MPR121_controller:u_mpr121|r_wait_timeout[28]      ; MPR121_controller:u_mpr121|r_mpr121_busy                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.087     ; 7.653      ;
; 12.265 ; MPR121_controller:u_mpr121|r_wait_timeout[0]       ; MPR121_controller:u_mpr121|r_state.ST_IDLE               ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.093     ; 7.640      ;
; 12.275 ; controller:U_controller|r_ads_din1[4]              ; ADS1292_controller:U_ads1292|r_spi_tx_data[4]            ; u1|altpll_component|auto_generated|pll1|clk[2] ; CLOCK_50    ; 20.000       ; 2.685      ; 10.328     ;
; 12.288 ; MPR121_controller:u_mpr121|r_wait_timeout[22]      ; MPR121_controller:u_mpr121|r_mpr121_busy                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.087     ; 7.623      ;
; 12.321 ; MPR121_controller:u_mpr121|r_i2c_read              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[3]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.078     ; 7.599      ;
; 12.321 ; MPR121_controller:u_mpr121|r_i2c_read              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[4]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.078     ; 7.599      ;
; 12.321 ; MPR121_controller:u_mpr121|r_i2c_read              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[5]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.078     ; 7.599      ;
; 12.321 ; MPR121_controller:u_mpr121|r_i2c_read              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[6]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.078     ; 7.599      ;
; 12.335 ; MPR121_controller:u_mpr121|r_wait_timeout[0]       ; MPR121_controller:u_mpr121|r_mpr121_busy                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.093     ; 7.570      ;
; 12.393 ; MPR121_controller:u_mpr121|r_wait_timeout[7]       ; MPR121_controller:u_mpr121|r_state.ST_IDLE               ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.093     ; 7.512      ;
; 12.405 ; MPR121_controller:u_mpr121|r_wait_timeout[29]      ; MPR121_controller:u_mpr121|r_state.ST_IDLE               ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.087     ; 7.506      ;
; 12.406 ; MPR121_controller:u_mpr121|r_i2c_writemulti        ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[3]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.078     ; 7.514      ;
; 12.406 ; MPR121_controller:u_mpr121|r_i2c_writemulti        ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[4]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.078     ; 7.514      ;
; 12.406 ; MPR121_controller:u_mpr121|r_i2c_writemulti        ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[5]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.078     ; 7.514      ;
; 12.406 ; MPR121_controller:u_mpr121|r_i2c_writemulti        ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[6]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.078     ; 7.514      ;
; 12.407 ; ADS1292_controller:U_ads1292|r_ads_command[0]      ; ADS1292_controller:U_ads1292|r_spi_tx_data[0]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.081     ; 7.510      ;
; 12.411 ; MPR121_controller:u_mpr121|r_wait_timeout[1]       ; MPR121_controller:u_mpr121|r_state.ST_IDLE               ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.093     ; 7.494      ;
; 12.419 ; MPR121_controller:u_mpr121|r_i2c_write             ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[3]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.090     ; 7.489      ;
; 12.419 ; MPR121_controller:u_mpr121|r_i2c_write             ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[4]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.090     ; 7.489      ;
; 12.419 ; MPR121_controller:u_mpr121|r_i2c_write             ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[5]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.090     ; 7.489      ;
; 12.419 ; MPR121_controller:u_mpr121|r_i2c_write             ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[6]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.090     ; 7.489      ;
; 12.434 ; MPR121_controller:u_mpr121|r_wait_timeout[5]       ; MPR121_controller:u_mpr121|r_state.ST_IDLE               ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.093     ; 7.471      ;
; 12.445 ; MPR121_controller:u_mpr121|r_wait_timeout[21]      ; MPR121_controller:u_mpr121|r_state.ST_IDLE               ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.087     ; 7.466      ;
; 12.452 ; MPR121_controller:u_mpr121|r_wait_timeout[7]       ; MPR121_controller:u_mpr121|r_mpr121_busy                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.093     ; 7.453      ;
; 12.459 ; MPR121_controller:u_mpr121|r_i2c_read              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[1]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.076     ; 7.463      ;
; 12.464 ; MPR121_controller:u_mpr121|r_wait_timeout[29]      ; MPR121_controller:u_mpr121|r_mpr121_busy                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.087     ; 7.447      ;
; 12.466 ; MPR121_controller:u_mpr121|r_i2c_read              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[2]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.076     ; 7.456      ;
; 12.466 ; MPR121_controller:u_mpr121|r_i2c_read              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[7]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.076     ; 7.456      ;
; 12.480 ; MPR121_controller:u_mpr121|r_wait_timeout[31]      ; MPR121_controller:u_mpr121|r_state.ST_IDLE               ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.087     ; 7.431      ;
; 12.487 ; ADS1292_controller:U_ads1292|r_ads_command[3]      ; ADS1292_controller:U_ads1292|r_spi_tx_data[3]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.081     ; 7.430      ;
; 12.488 ; ADS1292_controller:U_ads1292|r_ads_command[4]      ; ADS1292_controller:U_ads1292|r_spi_tx_data[4]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.081     ; 7.429      ;
; 12.496 ; MPR121_controller:u_mpr121|r_wait_timeout[1]       ; MPR121_controller:u_mpr121|r_mpr121_busy                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.093     ; 7.409      ;
; 12.497 ; MPR121_controller:u_mpr121|r_i2c_stop              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[8]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.092     ; 7.409      ;
; 12.497 ; MPR121_controller:u_mpr121|r_i2c_stop              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[9]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.092     ; 7.409      ;
; 12.497 ; MPR121_controller:u_mpr121|r_i2c_stop              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[13] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.092     ; 7.409      ;
; 12.497 ; MPR121_controller:u_mpr121|r_i2c_stop              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[14] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.092     ; 7.409      ;
; 12.498 ; MPR121_controller:u_mpr121|r_i2c_stop              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[12] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.092     ; 7.408      ;
; 12.498 ; MPR121_controller:u_mpr121|r_i2c_stop              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[15] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.092     ; 7.408      ;
; 12.500 ; MPR121_controller:u_mpr121|r_wait_timeout[17]      ; MPR121_controller:u_mpr121|r_state.ST_IDLE               ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.087     ; 7.411      ;
; 12.504 ; MPR121_controller:u_mpr121|r_wait_timeout[21]      ; MPR121_controller:u_mpr121|r_mpr121_busy                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.087     ; 7.407      ;
; 12.512 ; ADS1292_controller:U_ads1292|r_ads_command[1]      ; ADS1292_controller:U_ads1292|r_spi_tx_data[1]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.081     ; 7.405      ;
+--------+----------------------------------------------------+----------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[3]'                                                                                                             ;
+-------+-------------------+-------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.302 ; r_clk_counter[24] ; r_clk_counter[24] ; r_clk_counter[24]                              ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.267      ; 1.087      ;
; 0.407 ; r_clk_counter[0]  ; r_clk_counter[0]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.674      ;
; 0.536 ; r_clk_counter[17] ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.233      ;
; 0.541 ; r_clk_counter[17] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.238      ;
; 0.617 ; r_clk_counter[18] ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.901      ;
; 0.619 ; r_clk_counter[19] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.903      ;
; 0.620 ; r_clk_counter[22] ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.904      ;
; 0.620 ; r_clk_counter[20] ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.904      ;
; 0.623 ; r_clk_counter[23] ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.907      ;
; 0.623 ; r_clk_counter[21] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.907      ;
; 0.632 ; r_clk_counter[12] ; r_clk_counter[12] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.899      ;
; 0.633 ; r_clk_counter[16] ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.900      ;
; 0.633 ; r_clk_counter[10] ; r_clk_counter[10] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.900      ;
; 0.633 ; r_clk_counter[8]  ; r_clk_counter[8]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.900      ;
; 0.633 ; r_clk_counter[2]  ; r_clk_counter[2]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.900      ;
; 0.635 ; r_clk_counter[14] ; r_clk_counter[14] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.902      ;
; 0.635 ; r_clk_counter[6]  ; r_clk_counter[6]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.902      ;
; 0.635 ; r_clk_counter[3]  ; r_clk_counter[3]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.902      ;
; 0.636 ; r_clk_counter[4]  ; r_clk_counter[4]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.903      ;
; 0.637 ; r_clk_counter[13] ; r_clk_counter[13] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.904      ;
; 0.638 ; r_clk_counter[15] ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.905      ;
; 0.638 ; r_clk_counter[11] ; r_clk_counter[11] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.905      ;
; 0.638 ; r_clk_counter[9]  ; r_clk_counter[9]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.905      ;
; 0.638 ; r_clk_counter[7]  ; r_clk_counter[7]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.905      ;
; 0.639 ; r_clk_counter[17] ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.906      ;
; 0.639 ; r_clk_counter[5]  ; r_clk_counter[5]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.906      ;
; 0.642 ; r_clk_counter[16] ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.339      ;
; 0.647 ; r_clk_counter[16] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.344      ;
; 0.651 ; r_clk_counter[0]  ; r_clk_counter[1]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.918      ;
; 0.661 ; r_clk_counter[15] ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.358      ;
; 0.662 ; r_clk_counter[17] ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.359      ;
; 0.666 ; r_clk_counter[15] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.363      ;
; 0.667 ; r_clk_counter[17] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.364      ;
; 0.768 ; r_clk_counter[16] ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.465      ;
; 0.769 ; r_clk_counter[14] ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.466      ;
; 0.773 ; r_clk_counter[16] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.470      ;
; 0.774 ; r_clk_counter[14] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.471      ;
; 0.786 ; r_clk_counter[13] ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.483      ;
; 0.787 ; r_clk_counter[15] ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.484      ;
; 0.788 ; r_clk_counter[17] ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.485      ;
; 0.791 ; r_clk_counter[13] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.488      ;
; 0.792 ; r_clk_counter[15] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.489      ;
; 0.793 ; r_clk_counter[17] ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.490      ;
; 0.811 ; r_clk_counter[1]  ; r_clk_counter[1]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.078      ;
; 0.857 ; r_clk_counter[24] ; r_clk_counter[24] ; r_clk_counter[24]                              ; u1|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.267      ; 1.142      ;
; 0.894 ; r_clk_counter[16] ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.591      ;
; 0.895 ; r_clk_counter[14] ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.592      ;
; 0.896 ; r_clk_counter[12] ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.508      ; 1.590      ;
; 0.899 ; r_clk_counter[16] ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.596      ;
; 0.900 ; r_clk_counter[14] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.597      ;
; 0.901 ; r_clk_counter[12] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.508      ; 1.595      ;
; 0.912 ; r_clk_counter[13] ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.609      ;
; 0.913 ; r_clk_counter[15] ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.610      ;
; 0.916 ; r_clk_counter[11] ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.508      ; 1.610      ;
; 0.917 ; r_clk_counter[13] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.614      ;
; 0.918 ; r_clk_counter[15] ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.615      ;
; 0.921 ; r_clk_counter[11] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.508      ; 1.615      ;
; 0.935 ; r_clk_counter[18] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 1.219      ;
; 0.937 ; r_clk_counter[20] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 1.221      ;
; 0.937 ; r_clk_counter[22] ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 1.221      ;
; 0.946 ; r_clk_counter[19] ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 1.230      ;
; 0.950 ; r_clk_counter[21] ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 1.234      ;
; 0.951 ; r_clk_counter[2]  ; r_clk_counter[3]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.218      ;
; 0.951 ; r_clk_counter[10] ; r_clk_counter[11] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.218      ;
; 0.951 ; r_clk_counter[8]  ; r_clk_counter[9]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.218      ;
; 0.951 ; r_clk_counter[16] ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.218      ;
; 0.951 ; r_clk_counter[19] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 1.235      ;
; 0.952 ; r_clk_counter[14] ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.219      ;
; 0.952 ; r_clk_counter[6]  ; r_clk_counter[7]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.219      ;
; 0.953 ; r_clk_counter[12] ; r_clk_counter[13] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.217      ;
; 0.953 ; r_clk_counter[4]  ; r_clk_counter[5]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.220      ;
; 0.955 ; r_clk_counter[21] ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 1.239      ;
; 0.962 ; r_clk_counter[3]  ; r_clk_counter[4]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.229      ;
; 0.964 ; r_clk_counter[0]  ; r_clk_counter[2]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.231      ;
; 0.964 ; r_clk_counter[13] ; r_clk_counter[14] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.231      ;
; 0.965 ; r_clk_counter[11] ; r_clk_counter[12] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.232      ;
; 0.965 ; r_clk_counter[15] ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.232      ;
; 0.965 ; r_clk_counter[9]  ; r_clk_counter[10] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.232      ;
; 0.965 ; r_clk_counter[7]  ; r_clk_counter[8]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.232      ;
; 0.966 ; r_clk_counter[5]  ; r_clk_counter[6]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.233      ;
; 0.967 ; r_clk_counter[3]  ; r_clk_counter[5]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.234      ;
; 0.969 ; r_clk_counter[0]  ; r_clk_counter[3]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.236      ;
; 0.969 ; r_clk_counter[13] ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.236      ;
; 0.970 ; r_clk_counter[9]  ; r_clk_counter[11] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.237      ;
; 0.970 ; r_clk_counter[7]  ; r_clk_counter[9]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.237      ;
; 0.970 ; r_clk_counter[15] ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.237      ;
; 0.971 ; r_clk_counter[5]  ; r_clk_counter[7]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.238      ;
; 0.973 ; r_clk_counter[11] ; r_clk_counter[13] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.237      ;
; 1.021 ; r_clk_counter[14] ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.718      ;
; 1.022 ; r_clk_counter[12] ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.508      ; 1.716      ;
; 1.023 ; r_clk_counter[10] ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.508      ; 1.717      ;
; 1.026 ; r_clk_counter[14] ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.723      ;
; 1.027 ; r_clk_counter[12] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.508      ; 1.721      ;
; 1.028 ; r_clk_counter[10] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.508      ; 1.722      ;
; 1.038 ; r_clk_counter[13] ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.735      ;
; 1.042 ; r_clk_counter[11] ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.508      ; 1.736      ;
; 1.042 ; r_clk_counter[9]  ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.508      ; 1.736      ;
; 1.043 ; r_clk_counter[13] ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.740      ;
; 1.047 ; r_clk_counter[11] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.508      ; 1.741      ;
; 1.047 ; r_clk_counter[9]  ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.508      ; 1.741      ;
+-------+-------------------+-------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                                                                                                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.385 ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3] ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.440      ; 1.047      ;
; 0.387 ; uart_regs:Uregs|uart_transmitter:transmitter|counter[1]                   ; uart_regs:Uregs|uart_transmitter:transmitter|counter[1]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[1]                      ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[1]                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 0.669      ;
; 0.392 ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[0]                      ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[0]                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 0.674      ;
; 0.400 ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2] ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.440      ; 1.062      ;
; 0.403 ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[2]                    ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[2]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[0]                    ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[0]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_regs:Uregs|uart_receiver:receiver|rframing_error                     ; uart_regs:Uregs|uart_receiver:receiver|rframing_error                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[2]                      ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[2]                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[0]                      ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[0]                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_regs:Uregs|rf_pop                                                    ; uart_regs:Uregs|rf_pop                                                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_regs:Uregs|lsr0r                                                     ; uart_regs:Uregs|lsr0r                                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]          ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]          ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]          ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|uart_transmitter:transmitter|bit_out                      ; uart_regs:Uregs|uart_transmitter:transmitter|bit_out                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|uart_transmitter:transmitter|stx_o_tmp                    ; uart_regs:Uregs|uart_transmitter:transmitter|stx_o_tmp                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|uart_receiver:receiver|rparity_xor                        ; uart_regs:Uregs|uart_receiver:receiver|rparity_xor                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|uart_receiver:receiver|rparity_error                      ; uart_regs:Uregs|uart_receiver:receiver|rparity_error                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|uart_transmitter:transmitter|tf_pop                       ; uart_regs:Uregs|uart_transmitter:transmitter|tf_pop                                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[2]               ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[2]                                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[1]               ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[1]                                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|uart_transmitter:transmitter|tstate[1]                    ; uart_regs:Uregs|uart_transmitter:transmitter|tstate[1]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|uart_transmitter:transmitter|tstate[0]                    ; uart_regs:Uregs|uart_transmitter:transmitter|tstate[0]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|uart_receiver:receiver|rshift[7]                          ; uart_regs:Uregs|uart_receiver:receiver|rshift[7]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|uart_receiver:receiver|rshift[6]                          ; uart_regs:Uregs|uart_receiver:receiver|rshift[6]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[1]                    ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[1]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|uart_receiver:receiver|rparity                            ; uart_regs:Uregs|uart_receiver:receiver|rparity                                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|uart_receiver:receiver|rstate[1]                          ; uart_regs:Uregs|uart_receiver:receiver|rstate[1]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|uart_receiver:receiver|rstate[2]                          ; uart_regs:Uregs|uart_receiver:receiver|rstate[2]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|uart_receiver:receiver|rf_push                            ; uart_regs:Uregs|uart_receiver:receiver|rf_push                                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|pre_state2.ST_ADS_RDATAC_INIT                     ; controller:U_controller|pre_state2.ST_ADS_RDATAC_INIT                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|pre_state2.ST_ADS_WREG_INIT                       ; controller:U_controller|pre_state2.ST_ADS_WREG_INIT                                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|pre_state2.ST_WRITE_MPR_INIT                      ; controller:U_controller|pre_state2.ST_WRITE_MPR_INIT                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|pre_state2.ST_ADS_RREG_INIT                       ; controller:U_controller|pre_state2.ST_ADS_RREG_INIT                                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|pre_state2.ST_IDLE                                ; controller:U_controller|pre_state2.ST_IDLE                                                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|pre_state1.ST_GET_FIRST_PARA                      ; controller:U_controller|pre_state1.ST_GET_FIRST_PARA                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|pre_state1.ST_GET_SECOND_PARA                     ; controller:U_controller|pre_state1.ST_GET_SECOND_PARA                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|pre_state1.ST_IDLE                                ; controller:U_controller|pre_state1.ST_IDLE                                                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|pre_state2.ST_ADS_SYSCMD_INIT                     ; controller:U_controller|pre_state2.ST_ADS_SYSCMD_INIT                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|uart_re_o                                         ; controller:U_controller|uart_re_o                                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|r_second_para[0]                                  ; controller:U_controller|r_second_para[0]                                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|r_second_para[1]                                  ; controller:U_controller|r_second_para[1]                                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|r_second_para[3]                                  ; controller:U_controller|r_second_para[3]                                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|r_second_para[2]                                  ; controller:U_controller|r_second_para[2]                                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|lsr4r                                                     ; uart_regs:Uregs|lsr4r                                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|lsr3r                                                     ; uart_regs:Uregs|lsr3r                                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|lsr2r                                                     ; uart_regs:Uregs|lsr2r                                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|lsr7r                                                     ; uart_regs:Uregs|lsr7r                                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|lsr5r                                                     ; uart_regs:Uregs|lsr5r                                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|lsr6r                                                     ; uart_regs:Uregs|lsr6r                                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|state.ST_ADS_RREG_INIT                            ; controller:U_controller|state.ST_ADS_RREG_INIT                                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|state.ST_ADS_WREG_INIT                            ; controller:U_controller|state.ST_ADS_WREG_INIT                                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|state.ST_ADS_RDATAC_INIT                          ; controller:U_controller|state.ST_ADS_RDATAC_INIT                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2] ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3] ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1] ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]    ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]    ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|state.ST_MPR_SENDPC_WAIT                          ; controller:U_controller|state.ST_MPR_SENDPC_WAIT                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|state.ST_SEND_TEST_CHAR_WAIT                      ; controller:U_controller|state.ST_SEND_TEST_CHAR_WAIT                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|uart_wdata_o[7]                                   ; controller:U_controller|uart_wdata_o[7]                                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|uart_wdata_o[3]                                   ; controller:U_controller|uart_wdata_o[3]                                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|uart_wdata_o[0]                                   ; controller:U_controller|uart_wdata_o[0]                                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|uart_wdata_o[4]                                   ; controller:U_controller|uart_wdata_o[4]                                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|uart_wdata_o[1]                                   ; controller:U_controller|uart_wdata_o[1]                                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|uart_wdata_o[5]                                   ; controller:U_controller|uart_wdata_o[5]                                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|r_ads_cmd_sys                                     ; controller:U_controller|r_ads_cmd_sys                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|r_ads_cmd_data_read                               ; controller:U_controller|r_ads_cmd_data_read                                                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|r_ads_cmd_reg                                     ; controller:U_controller|r_ads_cmd_reg                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|r_ads_sendpc_limit[3]                             ; controller:U_controller|r_ads_sendpc_limit[3]                                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|r_ads_sendpc_limit[0]                             ; controller:U_controller|r_ads_sendpc_limit[0]                                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|state.ST_ADS_SYSCMD_WAIT                          ; controller:U_controller|state.ST_ADS_SYSCMD_WAIT                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|r_mpr_wen                                         ; controller:U_controller|r_mpr_wen                                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|r_mpr_ren                                         ; controller:U_controller|r_mpr_ren                                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_regs:Uregs|msr[1]                                                    ; uart_regs:Uregs|msr[1]                                                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|state.ST_READ_MPR_WAIT                            ; controller:U_controller|state.ST_READ_MPR_WAIT                                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; controller:U_controller|state.ST_WRITE_MPR_WAIT                           ; controller:U_controller|state.ST_WRITE_MPR_WAIT                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; controller:U_controller|r_second_para[5]                                  ; controller:U_controller|r_second_para[5]                                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; controller:U_controller|uart_addr_o[1]                                    ; controller:U_controller|uart_addr_o[1]                                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; controller:U_controller|uart_addr_o[0]                                    ; controller:U_controller|uart_addr_o[0]                                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; controller:U_controller|r_second_para[7]                                  ; controller:U_controller|r_second_para[7]                                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; controller:U_controller|r_second_para[4]                                  ; controller:U_controller|r_second_para[4]                                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; controller:U_controller|r_second_para[6]                                  ; controller:U_controller|r_second_para[6]                                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; controller:U_controller|state.ST_MPR_SENDPC_WAIT_3                        ; controller:U_controller|state.ST_MPR_SENDPC_WAIT_3                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; controller:U_controller|state.ST_ADS_SENDPC_WAIT_2                        ; controller:U_controller|state.ST_ADS_SENDPC_WAIT_2                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; controller:U_controller|state.ST_ADS_SENDPC_WAIT                          ; controller:U_controller|state.ST_ADS_SENDPC_WAIT                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; controller:U_controller|state.ST_MPR_SENDPC_WAIT_2                        ; controller:U_controller|state.ST_MPR_SENDPC_WAIT_2                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.408 ; uart_regs:Uregs|uart_transmitter:transmitter|counter[0]                   ; uart_regs:Uregs|uart_transmitter:transmitter|counter[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]          ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; controller:U_controller|r_MPR_irq                                         ; controller:U_controller|r_MPR_irq                                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; uart_regs:Uregs|uart_receiver:receiver|rstate[3]                          ; uart_regs:Uregs|uart_receiver:receiver|rstate[3]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; uart_regs:Uregs|msi_reset                                                 ; uart_regs:Uregs|msi_reset                                                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]    ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.674      ;
; 0.421 ; uart_regs:Uregs|lsr2_d                                                    ; uart_regs:Uregs|lsr2r                                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.686      ;
; 0.430 ; controller:U_controller|r_ads_dout[55]                                    ; controller:U_controller|r_ads_dout[63]                                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.694      ;
; 0.431 ; controller:U_controller|r_ads_dout[37]                                    ; controller:U_controller|r_ads_dout[45]                                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[0]                      ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[1]                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 0.713      ;
; 0.432 ; controller:U_controller|r_ads_dout[27]                                    ; controller:U_controller|r_ads_dout[35]                                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; controller:U_controller|r_ads_dout[28]                                    ; controller:U_controller|r_ads_dout[36]                                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.697      ;
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; MPR121_controller:u_mpr121|r_state.ST_I2C_WRITE_WAIT_FINISH               ; MPR121_controller:u_mpr121|r_state.ST_I2C_WRITE_WAIT_FINISH               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; MPR121_controller:u_mpr121|r_i2c_rst                                      ; MPR121_controller:u_mpr121|r_i2c_rst                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; MPR121_controller:u_mpr121|r_state.ST_I2C_READ_WAIT_DATA                  ; MPR121_controller:u_mpr121|r_state.ST_I2C_READ_WAIT_DATA                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; MPR121_controller:u_mpr121|r_i2c_stop                                     ; MPR121_controller:u_mpr121|r_i2c_stop                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; MPR121_controller:u_mpr121|r_state.ST_I2C_READ_2                          ; MPR121_controller:u_mpr121|r_state.ST_I2C_READ_2                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[10]                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[11]                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[11]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|addr_reg[0]                    ; MPR121_controller:u_mpr121|i2c_master:Ui2c|addr_reg[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|last_reg                       ; MPR121_controller:u_mpr121|i2c_master:Ui2c|last_reg                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout_valid                   ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout_valid                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ADS1292_controller:U_ads1292|r_counter[23]                                ; ADS1292_controller:U_ads1292|r_counter[23]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ADS1292_controller:U_ads1292|r_counter[24]                                ; ADS1292_controller:U_ads1292|r_counter[24]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ADS1292_controller:U_ads1292|r_counter[26]                                ; ADS1292_controller:U_ads1292|r_counter[26]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ADS1292_controller:U_ads1292|r_counter[25]                                ; ADS1292_controller:U_ads1292|r_counter[25]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ADS1292_controller:U_ads1292|r_counter[27]                                ; ADS1292_controller:U_ads1292|r_counter[27]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ADS1292_controller:U_ads1292|r_counter[28]                                ; ADS1292_controller:U_ads1292|r_counter[28]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ADS1292_controller:U_ads1292|r_counter[31]                                ; ADS1292_controller:U_ads1292|r_counter[31]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ADS1292_controller:U_ads1292|r_counter[29]                                ; ADS1292_controller:U_ads1292|r_counter[29]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ADS1292_controller:U_ads1292|r_counter[30]                                ; ADS1292_controller:U_ads1292|r_counter[30]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ADS1292_controller:U_ads1292|r_state.ST_DATAREAD_INIT                     ; ADS1292_controller:U_ads1292|r_state.ST_DATAREAD_INIT                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ADS1292_controller:U_ads1292|r_state.ST_SYSCMD_WARMUP                     ; ADS1292_controller:U_ads1292|r_state.ST_SYSCMD_WARMUP                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[7]                      ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|r_i2c_cmd_valid                                ; MPR121_controller:u_mpr121|r_i2c_cmd_valid                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|r_i2c_data_in_last                             ; MPR121_controller:u_mpr121|r_i2c_data_in_last                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|r_i2c_data_in_valid                            ; MPR121_controller:u_mpr121|r_i2c_data_in_valid                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|r_i2c_write                                    ; MPR121_controller:u_mpr121|r_i2c_write                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|r_i2c_data_out_ready                           ; MPR121_controller:u_mpr121|r_i2c_data_out_ready                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|r_i2c_writemulti                               ; MPR121_controller:u_mpr121|r_i2c_writemulti                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|r_i2c_start                                    ; MPR121_controller:u_mpr121|r_i2c_start                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|r_i2c_read                                     ; MPR121_controller:u_mpr121|r_i2c_read                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|r_state.ST_I2C_READ_1                          ; MPR121_controller:u_mpr121|r_state.ST_I2C_READ_1                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[2]                      ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[2]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[5]                      ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[1]                      ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[4]                      ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[0]                      ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[3]                      ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[6]                      ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|data_out_valid_reg             ; MPR121_controller:u_mpr121|i2c_master:Ui2c|data_out_valid_reg             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[0]                   ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[1]                   ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[2]                   ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[7]                   ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[8]                   ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[9]                   ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[12]                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[13]                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[13]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[14]                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[15]                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg.STATE_IDLE           ; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg.STATE_IDLE           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg.STATE_WRITE_2        ; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg.STATE_WRITE_2        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg.STATE_ADDRESS_1      ; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg.STATE_ADDRESS_1      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg.STATE_START_WAIT     ; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg.STATE_START_WAIT     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bit_count_reg[1]               ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bit_count_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bit_count_reg[3]               ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bit_count_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bit_count_reg[2]               ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bit_count_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[16]                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[16]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|phy_rx_data_reg                ; MPR121_controller:u_mpr121|i2c_master:Ui2c|phy_rx_data_reg                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|phy_state_reg.PHY_STATE_ACTIVE ; MPR121_controller:u_mpr121|i2c_master:Ui2c|phy_state_reg.PHY_STATE_ACTIVE ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bus_active_reg                 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bus_active_reg                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2             ; MPR121_controller:u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA                 ; MPR121_controller:u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; MPR121_controller:u_mpr121|r_state.ST_I2C_WRITE_GET_DATA                  ; MPR121_controller:u_mpr121|r_state.ST_I2C_WRITE_GET_DATA                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; ADS1292_controller:U_ads1292|r_spi_tx_data[7]                             ; ADS1292_controller:U_ads1292|r_spi_tx_data[7]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; ADS1292_controller:U_ads1292|r_state.ST_IDLE                              ; ADS1292_controller:U_ads1292|r_state.ST_IDLE                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; ADS1292_controller:U_ads1292|r_sys_mode.SYS_MODE_RDATAC                   ; ADS1292_controller:U_ads1292|r_sys_mode.SYS_MODE_RDATAC                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT3                        ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT3                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_SEND_DATA                    ; ADS1292_controller:U_ads1292|r_state.ST_WREG_SEND_DATA                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_SEND_DUMMY                   ; ADS1292_controller:U_ads1292|r_state.ST_RREG_SEND_DUMMY                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_GETDATA                      ; ADS1292_controller:U_ads1292|r_state.ST_RREG_GETDATA                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; ADS1292_controller:U_ads1292|r_state.ST_SYSCMD_WAIT                       ; ADS1292_controller:U_ads1292|r_state.ST_SYSCMD_WAIT                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_SEND1                        ; ADS1292_controller:U_ads1292|r_state.ST_RREG_SEND1                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_SEND2                        ; ADS1292_controller:U_ads1292|r_state.ST_RREG_SEND2                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_WAIT2                        ; ADS1292_controller:U_ads1292|r_state.ST_RREG_WAIT2                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT2                        ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT2                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_SEND2                        ; ADS1292_controller:U_ads1292|r_state.ST_WREG_SEND2                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT1                        ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT1                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_SEND1                        ; ADS1292_controller:U_ads1292|r_state.ST_WREG_SEND1                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; ADS1292_controller:U_ads1292|r_state.ST_RDATAC_GETDATA                    ; ADS1292_controller:U_ads1292|r_state.ST_RDATAC_GETDATA                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; ADS1292_controller:U_ads1292|spi_master:Uspi|r_sclk                       ; ADS1292_controller:U_ads1292|spi_master:Uspi|r_sclk                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.669      ;
; 0.409 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bit_count_reg[0]               ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bit_count_reg[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_scl_reg                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_scl_reg                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.674      ;
; 0.430 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[0]                      ; ADS1292_controller:U_ads1292|r_spi_rx_data[0]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[5]                      ; ADS1292_controller:U_ads1292|r_spi_rx_data[5]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[6]                      ; ADS1292_controller:U_ads1292|r_spi_rx_data[6]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[1]                      ; ADS1292_controller:U_ads1292|r_spi_rx_data[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; MPR121_controller:u_mpr121|r_i2c_reg_addr[7]                              ; MPR121_controller:u_mpr121|r_i2c_data_i[7]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; ADS1292_controller:U_ads1292|r_sys_mode.SYS_MODE_RDATAC                   ; ADS1292_controller:U_ads1292|r_mode_read_data_continue                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.696      ;
; 0.434 ; MPR121_controller:u_mpr121|r_i2c_reg_addr[3]                              ; MPR121_controller:u_mpr121|r_i2c_data_i[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.698      ;
; 0.434 ; MPR121_controller:u_mpr121|r_i2c_reg_addr[6]                              ; MPR121_controller:u_mpr121|r_i2c_data_i[6]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.698      ;
; 0.435 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|phy_state_reg.PHY_STATE_IDLE   ; MPR121_controller:u_mpr121|i2c_master:Ui2c|scl_o_reg                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.615      ; 2.236      ;
; 0.437 ; ADS1292_controller:U_ads1292|r_spi_rx_data[50]                            ; ADS1292_controller:U_ads1292|r_spi_rx_data[58]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.701      ;
; 0.437 ; ADS1292_controller:U_ads1292|r_spi_rx_data[60]                            ; ADS1292_controller:U_ads1292|r_spi_rx_data[68]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; ADS1292_controller:U_ads1292|r_spi_rx_data[17]                            ; ADS1292_controller:U_ads1292|r_spi_rx_data[25]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.701      ;
; 0.437 ; ADS1292_controller:U_ads1292|r_spi_rx_data[61]                            ; ADS1292_controller:U_ads1292|r_spi_rx_data[69]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|data_reg[6]                    ; MPR121_controller:u_mpr121|i2c_master:Ui2c|data_reg[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.701      ;
; 0.438 ; ADS1292_controller:U_ads1292|r_spi_rx_data[47]                            ; ADS1292_controller:U_ads1292|r_spi_rx_data[55]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.702      ;
; 0.438 ; ADS1292_controller:U_ads1292|r_spi_rx_data[7]                             ; ADS1292_controller:U_ads1292|r_spi_rx_data[15]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.702      ;
; 0.438 ; ADS1292_controller:U_ads1292|r_spi_rx_data[14]                            ; ADS1292_controller:U_ads1292|r_spi_rx_data[22]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.702      ;
; 0.438 ; ADS1292_controller:U_ads1292|r_spi_rx_data[44]                            ; ADS1292_controller:U_ads1292|r_spi_rx_data[52]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.703      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'MPR121_SCL'                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.484 ; MPR121_controller:u_mpr121|r_i2c_data_shift[6] ; MPR121_controller:u_mpr121|r_i2c_data_shift[7] ; MPR121_SCL   ; MPR121_SCL  ; 0.000        ; 0.047      ; 0.717      ;
; 0.485 ; MPR121_controller:u_mpr121|r_i2c_data_shift[3] ; MPR121_controller:u_mpr121|r_i2c_data_shift[4] ; MPR121_SCL   ; MPR121_SCL  ; 0.000        ; 0.047      ; 0.718      ;
; 0.486 ; MPR121_controller:u_mpr121|r_i2c_data_shift[4] ; MPR121_controller:u_mpr121|r_i2c_data_shift[5] ; MPR121_SCL   ; MPR121_SCL  ; 0.000        ; 0.047      ; 0.719      ;
; 0.486 ; MPR121_controller:u_mpr121|r_i2c_data_shift[0] ; MPR121_controller:u_mpr121|r_i2c_data_shift[1] ; MPR121_SCL   ; MPR121_SCL  ; 0.000        ; 0.047      ; 0.719      ;
; 0.487 ; MPR121_controller:u_mpr121|r_i2c_data_shift[2] ; MPR121_controller:u_mpr121|r_i2c_data_shift[3] ; MPR121_SCL   ; MPR121_SCL  ; 0.000        ; 0.047      ; 0.720      ;
; 0.487 ; MPR121_controller:u_mpr121|r_i2c_data_shift[1] ; MPR121_controller:u_mpr121|r_i2c_data_shift[2] ; MPR121_SCL   ; MPR121_SCL  ; 0.000        ; 0.047      ; 0.720      ;
; 0.610 ; MPR121_controller:u_mpr121|r_i2c_data_shift[5] ; MPR121_controller:u_mpr121|r_i2c_data_shift[6] ; MPR121_SCL   ; MPR121_SCL  ; 0.000        ; 0.047      ; 0.843      ;
; 0.987 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[7] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.059      ; 1.262      ;
; 0.987 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[6] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.059      ; 1.262      ;
; 0.987 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[5] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.059      ; 1.262      ;
; 0.987 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[4] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.059      ; 1.262      ;
; 0.987 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[3] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.059      ; 1.262      ;
; 0.987 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[2] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.059      ; 1.262      ;
; 0.987 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[1] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.059      ; 1.262      ;
; 0.987 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[0] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.059      ; 1.262      ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'MPR121_SCL'                                                                                                                                 ;
+--------+----------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.638 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[7] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.172     ; 1.454      ;
; -0.638 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[6] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.172     ; 1.454      ;
; -0.638 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[5] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.172     ; 1.454      ;
; -0.638 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[4] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.172     ; 1.454      ;
; -0.638 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[3] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.172     ; 1.454      ;
; -0.638 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[2] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.172     ; 1.454      ;
; -0.638 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[1] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.172     ; 1.454      ;
; -0.638 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[0] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.172     ; 1.454      ;
+--------+----------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'MPR121_SCL'                                                                                                                                 ;
+-------+----------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.024 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[7] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.059      ; 1.299      ;
; 1.024 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[6] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.059      ; 1.299      ;
; 1.024 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[5] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.059      ; 1.299      ;
; 1.024 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[4] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.059      ; 1.299      ;
; 1.024 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[3] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.059      ; 1.299      ;
; 1.024 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[2] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.059      ; 1.299      ;
; 1.024 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[1] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.059      ; 1.299      ;
; 1.024 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[0] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.059      ; 1.299      ;
+-------+----------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 54.107 ns




+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                              ;
+-------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                     ; Note                                                          ;
+-------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; 77.72 MHz   ; 77.72 MHz       ; u1|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 108.08 MHz  ; 108.08 MHz      ; CLOCK_50                                       ;                                                               ;
; 336.7 MHz   ; 336.7 MHz       ; u1|altpll_component|auto_generated|pll1|clk[3] ;                                                               ;
; 1103.75 MHz ; 237.53 MHz      ; MPR121_SCL                                     ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[2] ; -1.748 ; -113.945      ;
; u1|altpll_component|auto_generated|pll1|clk[3] ; -0.604 ; -0.604        ;
; MPR121_SCL                                     ; -0.196 ; -1.568        ;
; CLOCK_50                                       ; -0.174 ; -0.400        ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.182 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.340 ; 0.000         ;
; CLOCK_50                                       ; 0.347 ; 0.000         ;
; MPR121_SCL                                     ; 0.445 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+------------+--------+-----------------+
; Clock      ; Slack  ; End Point TNS   ;
+------------+--------+-----------------+
; MPR121_SCL ; -0.377 ; -3.016          ;
+------------+--------+-----------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+------------+-------+-----------------+
; Clock      ; Slack ; End Point TNS   ;
+------------+-------+-----------------+
; MPR121_SCL ; 0.837 ; 0.000           ;
+------------+-------+-----------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; MPR121_SCL                                     ; -3.210 ; -13.490       ;
; r_clk_counter[24]                              ; -1.285 ; -2.570        ;
; uart_regs:Uregs|enable                         ; -1.285 ; -2.570        ;
; u1|altpll_component|auto_generated|pll1|clk[3] ; 1.695  ; 0.000         ;
; CLOCK_50                                       ; 9.686  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[2] ; 19.684 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                     ;
+--------+------------------------+-------------------------------------------------------------+------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                     ; Launch Clock           ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------------------------------------------------+------------------------+------------------------------------------------+--------------+------------+------------+
; -1.748 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[1]      ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.144     ; 2.256      ;
; -1.743 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[1] ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.146     ; 2.249      ;
; -1.729 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|counter[2]     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.128     ; 2.253      ;
; -1.729 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|counter[0]     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.128     ; 2.253      ;
; -1.729 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|counter[3]     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.128     ; 2.253      ;
; -1.729 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|counter[4]     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.128     ; 2.253      ;
; -1.693 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[5]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.136     ; 2.209      ;
; -1.693 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[4]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.136     ; 2.209      ;
; -1.653 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|parity_xor     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.145     ; 2.160      ;
; -1.653 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[6]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.145     ; 2.160      ;
; -1.617 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[2] ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.146     ; 2.123      ;
; -1.615 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[0] ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.145     ; 2.122      ;
; -1.615 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[0]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.145     ; 2.122      ;
; -1.615 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[1]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.145     ; 2.122      ;
; -1.615 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[2]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.145     ; 2.122      ;
; -1.615 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[3]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.145     ; 2.122      ;
; -1.615 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[4]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.145     ; 2.122      ;
; -1.615 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[5]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.145     ; 2.122      ;
; -1.544 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[3]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.137     ; 2.059      ;
; -1.544 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[2]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.137     ; 2.059      ;
; -1.544 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[1]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.137     ; 2.059      ;
; -1.544 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[0]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.137     ; 2.059      ;
; -1.504 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|bit_out        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.144     ; 2.012      ;
; -1.503 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[9]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.137     ; 2.018      ;
; -1.503 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[10]       ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.137     ; 2.018      ;
; -1.503 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[8]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.137     ; 2.018      ;
; -1.503 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[7]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.137     ; 2.018      ;
; -1.503 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[6]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.137     ; 2.018      ;
; -1.503 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[5]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.137     ; 2.018      ;
; -1.503 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[4]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.137     ; 2.018      ;
; -1.503 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[3]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.137     ; 2.018      ;
; -1.503 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[1]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.137     ; 2.018      ;
; -1.486 ; uart_regs:Uregs|enable ; uart_regs:Uregs|block_cnt[6]                                ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.134     ; 2.004      ;
; -1.486 ; uart_regs:Uregs|enable ; uart_regs:Uregs|block_cnt[1]                                ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.134     ; 2.004      ;
; -1.486 ; uart_regs:Uregs|enable ; uart_regs:Uregs|block_cnt[0]                                ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.134     ; 2.004      ;
; -1.486 ; uart_regs:Uregs|enable ; uart_regs:Uregs|block_cnt[3]                                ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.134     ; 2.004      ;
; -1.486 ; uart_regs:Uregs|enable ; uart_regs:Uregs|block_cnt[2]                                ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.134     ; 2.004      ;
; -1.486 ; uart_regs:Uregs|enable ; uart_regs:Uregs|block_cnt[4]                                ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.134     ; 2.004      ;
; -1.486 ; uart_regs:Uregs|enable ; uart_regs:Uregs|block_cnt[5]                                ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.134     ; 2.004      ;
; -1.486 ; uart_regs:Uregs|enable ; uart_regs:Uregs|block_cnt[7]                                ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.134     ; 2.004      ;
; -1.382 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|stx_o_tmp      ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.144     ; 1.890      ;
; -1.382 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|tstate[2]      ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.144     ; 1.890      ;
; -1.382 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|tstate[1]      ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.144     ; 1.890      ;
; -1.382 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|tstate[0]      ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.144     ; 1.890      ;
; -1.374 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[2]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.137     ; 1.889      ;
; -1.367 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rframing_error       ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.137     ; 1.882      ;
; -1.317 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[0]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.232      ; 2.201      ;
; -1.317 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[1]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.232      ; 2.201      ;
; -1.317 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[3]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.232      ; 2.201      ;
; -1.317 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[2]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.232      ; 2.201      ;
; -1.314 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|tf_pop         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.143     ; 1.823      ;
; -1.291 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[1]      ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.144     ; 2.299      ;
; -1.282 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[1] ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.146     ; 2.288      ;
; -1.274 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[2]      ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.137     ; 1.789      ;
; -1.263 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|counter[2]     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.128     ; 2.287      ;
; -1.263 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|counter[0]     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.128     ; 2.287      ;
; -1.263 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|counter[3]     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.128     ; 2.287      ;
; -1.263 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|counter[4]     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.128     ; 2.287      ;
; -1.241 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|counter[1]     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.216      ; 2.109      ;
; -1.224 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[8]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.208      ; 2.084      ;
; -1.224 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[0]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.208      ; 2.084      ;
; -1.224 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[1]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.208      ; 2.084      ;
; -1.224 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[2]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.208      ; 2.084      ;
; -1.224 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[3]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.208      ; 2.084      ;
; -1.224 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[4]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.208      ; 2.084      ;
; -1.224 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[5]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.208      ; 2.084      ;
; -1.224 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[6]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.208      ; 2.084      ;
; -1.224 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[7]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.208      ; 2.084      ;
; -1.224 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[9]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.208      ; 2.084      ;
; -1.216 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[7]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.136     ; 1.732      ;
; -1.186 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[5]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.136     ; 2.202      ;
; -1.186 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[4]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.136     ; 2.202      ;
; -1.142 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|parity_xor     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.145     ; 2.149      ;
; -1.142 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[6]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.145     ; 2.149      ;
; -1.122 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rparity_xor          ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.135     ; 1.639      ;
; -1.122 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_b[1]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.215      ; 1.989      ;
; -1.122 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_b[4]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.215      ; 1.989      ;
; -1.122 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_b[0]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.215      ; 1.989      ;
; -1.122 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_b[2]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.215      ; 1.989      ;
; -1.122 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_b[3]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.215      ; 1.989      ;
; -1.122 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_b[7]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.215      ; 1.989      ;
; -1.122 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_b[5]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.215      ; 1.989      ;
; -1.122 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_b[6]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.215      ; 1.989      ;
; -1.112 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[0] ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.145     ; 2.119      ;
; -1.112 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[0]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.145     ; 2.119      ;
; -1.112 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[1]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.145     ; 2.119      ;
; -1.112 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[2]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.145     ; 2.119      ;
; -1.112 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[3]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.145     ; 2.119      ;
; -1.112 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[4]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.145     ; 2.119      ;
; -1.112 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[5]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.145     ; 2.119      ;
; -1.100 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[2] ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.146     ; 2.106      ;
; -1.085 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rstate[0]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.269      ; 2.006      ;
; -1.075 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rstate[1]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.135     ; 1.592      ;
; -1.075 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rstate[2]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.135     ; 1.592      ;
; -1.075 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rstate[3]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.135     ; 1.592      ;
; -1.069 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[0]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.137     ; 1.584      ;
; -1.065 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rparity              ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.136     ; 1.581      ;
; -1.048 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|bit_out        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.144     ; 2.056      ;
; -1.042 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[0]      ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.137     ; 1.557      ;
; -1.021 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[9]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.137     ; 2.036      ;
+--------+------------------------+-------------------------------------------------------------+------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[3]'                                                                                                              ;
+--------+-------------------+-------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.604 ; r_clk_counter[24] ; r_clk_counter[24] ; r_clk_counter[24]                              ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.095     ; 1.161      ;
; -0.089 ; r_clk_counter[24] ; r_clk_counter[24] ; r_clk_counter[24]                              ; u1|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.095     ; 1.146      ;
; 1.030  ; r_clk_counter[1]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.893      ;
; 1.191  ; r_clk_counter[0]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.732      ;
; 1.243  ; r_clk_counter[2]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.680      ;
; 1.310  ; r_clk_counter[3]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.613      ;
; 1.354  ; r_clk_counter[4]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.569      ;
; 1.422  ; r_clk_counter[5]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.501      ;
; 1.470  ; r_clk_counter[6]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.453      ;
; 1.494  ; r_clk_counter[1]  ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.429      ;
; 1.507  ; r_clk_counter[1]  ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.416      ;
; 1.527  ; r_clk_counter[1]  ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.777      ;
; 1.538  ; r_clk_counter[7]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.385      ;
; 1.540  ; r_clk_counter[1]  ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.764      ;
; 1.562  ; r_clk_counter[2]  ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.361      ;
; 1.590  ; r_clk_counter[8]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.333      ;
; 1.595  ; r_clk_counter[2]  ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.709      ;
; 1.610  ; r_clk_counter[1]  ; r_clk_counter[14] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.313      ;
; 1.623  ; r_clk_counter[1]  ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.300      ;
; 1.638  ; r_clk_counter[0]  ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.285      ;
; 1.643  ; r_clk_counter[1]  ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.661      ;
; 1.654  ; r_clk_counter[9]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.269      ;
; 1.655  ; r_clk_counter[0]  ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.268      ;
; 1.656  ; r_clk_counter[1]  ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.648      ;
; 1.671  ; r_clk_counter[0]  ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.633      ;
; 1.673  ; r_clk_counter[4]  ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.250      ;
; 1.678  ; r_clk_counter[2]  ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.245      ;
; 1.688  ; r_clk_counter[0]  ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.616      ;
; 1.706  ; r_clk_counter[4]  ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.598      ;
; 1.707  ; r_clk_counter[10] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.216      ;
; 1.707  ; r_clk_counter[2]  ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.216      ;
; 1.711  ; r_clk_counter[2]  ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.593      ;
; 1.730  ; r_clk_counter[1]  ; r_clk_counter[12] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 2.197      ;
; 1.739  ; r_clk_counter[1]  ; r_clk_counter[13] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.184      ;
; 1.740  ; r_clk_counter[2]  ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.564      ;
; 1.748  ; r_clk_counter[3]  ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.175      ;
; 1.754  ; r_clk_counter[0]  ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.169      ;
; 1.759  ; r_clk_counter[1]  ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.545      ;
; 1.771  ; r_clk_counter[11] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.152      ;
; 1.771  ; r_clk_counter[0]  ; r_clk_counter[14] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.152      ;
; 1.772  ; r_clk_counter[1]  ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.532      ;
; 1.774  ; r_clk_counter[3]  ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.149      ;
; 1.777  ; r_clk_counter[18] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.469     ; 1.753      ;
; 1.781  ; r_clk_counter[3]  ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.523      ;
; 1.787  ; r_clk_counter[0]  ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.517      ;
; 1.789  ; r_clk_counter[6]  ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.134      ;
; 1.789  ; r_clk_counter[4]  ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.134      ;
; 1.794  ; r_clk_counter[2]  ; r_clk_counter[13] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.129      ;
; 1.804  ; r_clk_counter[0]  ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.500      ;
; 1.807  ; r_clk_counter[3]  ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.497      ;
; 1.818  ; r_clk_counter[4]  ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.105      ;
; 1.822  ; r_clk_counter[6]  ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.482      ;
; 1.822  ; r_clk_counter[4]  ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.482      ;
; 1.823  ; r_clk_counter[2]  ; r_clk_counter[14] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.100      ;
; 1.824  ; r_clk_counter[12] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.099      ;
; 1.827  ; r_clk_counter[2]  ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.477      ;
; 1.844  ; r_clk_counter[19] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.469     ; 1.686      ;
; 1.846  ; r_clk_counter[1]  ; r_clk_counter[10] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 2.081      ;
; 1.851  ; r_clk_counter[4]  ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.453      ;
; 1.856  ; r_clk_counter[2]  ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.448      ;
; 1.859  ; r_clk_counter[1]  ; r_clk_counter[11] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 2.068      ;
; 1.864  ; r_clk_counter[3]  ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.059      ;
; 1.868  ; r_clk_counter[5]  ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.055      ;
; 1.870  ; r_clk_counter[0]  ; r_clk_counter[13] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.053      ;
; 1.886  ; r_clk_counter[5]  ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.037      ;
; 1.888  ; r_clk_counter[20] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.469     ; 1.642      ;
; 1.890  ; r_clk_counter[13] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.073     ; 2.036      ;
; 1.890  ; r_clk_counter[3]  ; r_clk_counter[14] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.033      ;
; 1.891  ; r_clk_counter[0]  ; r_clk_counter[12] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 2.036      ;
; 1.897  ; r_clk_counter[3]  ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.407      ;
; 1.901  ; r_clk_counter[5]  ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.403      ;
; 1.903  ; r_clk_counter[0]  ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.401      ;
; 1.905  ; r_clk_counter[6]  ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.018      ;
; 1.905  ; r_clk_counter[4]  ; r_clk_counter[13] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.018      ;
; 1.909  ; r_clk_counter[8]  ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 2.014      ;
; 1.914  ; r_clk_counter[2]  ; r_clk_counter[11] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 2.013      ;
; 1.919  ; r_clk_counter[5]  ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.385      ;
; 1.920  ; r_clk_counter[0]  ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.384      ;
; 1.923  ; r_clk_counter[3]  ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.381      ;
; 1.934  ; r_clk_counter[6]  ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 1.989      ;
; 1.934  ; r_clk_counter[4]  ; r_clk_counter[14] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 1.989      ;
; 1.938  ; r_clk_counter[6]  ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.366      ;
; 1.938  ; r_clk_counter[4]  ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.366      ;
; 1.939  ; r_clk_counter[14] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.073     ; 1.987      ;
; 1.942  ; r_clk_counter[8]  ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.362      ;
; 1.943  ; r_clk_counter[2]  ; r_clk_counter[12] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.984      ;
; 1.956  ; r_clk_counter[21] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.469     ; 1.574      ;
; 1.962  ; r_clk_counter[1]  ; r_clk_counter[8]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.965      ;
; 1.967  ; r_clk_counter[6]  ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.337      ;
; 1.967  ; r_clk_counter[4]  ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.337      ;
; 1.972  ; r_clk_counter[2]  ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.305      ; 2.332      ;
; 1.975  ; r_clk_counter[1]  ; r_clk_counter[9]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.952      ;
; 1.980  ; r_clk_counter[3]  ; r_clk_counter[13] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 1.943      ;
; 1.984  ; r_clk_counter[5]  ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 1.939      ;
; 1.985  ; r_clk_counter[7]  ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 1.938      ;
; 1.990  ; r_clk_counter[0]  ; r_clk_counter[11] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.937      ;
; 2.002  ; r_clk_counter[7]  ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 1.921      ;
; 2.002  ; r_clk_counter[5]  ; r_clk_counter[14] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 1.921      ;
; 2.004  ; r_clk_counter[22] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.469     ; 1.526      ;
; 2.005  ; r_clk_counter[15] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.073     ; 1.921      ;
+--------+-------------------+-------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'MPR121_SCL'                                                                                                                                       ;
+--------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.196 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[7] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.061     ; 1.124      ;
; -0.196 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[6] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.061     ; 1.124      ;
; -0.196 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[5] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.061     ; 1.124      ;
; -0.196 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[4] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.061     ; 1.124      ;
; -0.196 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[3] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.061     ; 1.124      ;
; -0.196 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[2] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.061     ; 1.124      ;
; -0.196 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[1] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.061     ; 1.124      ;
; -0.196 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[0] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.061     ; 1.124      ;
; 0.094  ; MPR121_controller:u_mpr121|r_i2c_data_shift[5] ; MPR121_controller:u_mpr121|r_i2c_data_shift[6] ; MPR121_SCL   ; MPR121_SCL  ; 1.000        ; -0.043     ; 0.882      ;
; 0.242  ; MPR121_controller:u_mpr121|r_i2c_data_shift[1] ; MPR121_controller:u_mpr121|r_i2c_data_shift[2] ; MPR121_SCL   ; MPR121_SCL  ; 1.000        ; -0.043     ; 0.734      ;
; 0.243  ; MPR121_controller:u_mpr121|r_i2c_data_shift[2] ; MPR121_controller:u_mpr121|r_i2c_data_shift[3] ; MPR121_SCL   ; MPR121_SCL  ; 1.000        ; -0.043     ; 0.733      ;
; 0.243  ; MPR121_controller:u_mpr121|r_i2c_data_shift[0] ; MPR121_controller:u_mpr121|r_i2c_data_shift[1] ; MPR121_SCL   ; MPR121_SCL  ; 1.000        ; -0.043     ; 0.733      ;
; 0.244  ; MPR121_controller:u_mpr121|r_i2c_data_shift[4] ; MPR121_controller:u_mpr121|r_i2c_data_shift[5] ; MPR121_SCL   ; MPR121_SCL  ; 1.000        ; -0.043     ; 0.732      ;
; 0.244  ; MPR121_controller:u_mpr121|r_i2c_data_shift[3] ; MPR121_controller:u_mpr121|r_i2c_data_shift[4] ; MPR121_SCL   ; MPR121_SCL  ; 1.000        ; -0.043     ; 0.732      ;
; 0.245  ; MPR121_controller:u_mpr121|r_i2c_data_shift[6] ; MPR121_controller:u_mpr121|r_i2c_data_shift[7] ; MPR121_SCL   ; MPR121_SCL  ; 1.000        ; -0.043     ; 0.731      ;
+--------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                         ;
+--------+----------------------------------------------------+----------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                                  ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; -0.174 ; MPR121_controller:u_mpr121|r_i2c_data_shift[0]     ; MPR121_controller:u_mpr121|r_i2c_data_o[0]               ; MPR121_SCL                                     ; CLOCK_50    ; 1.000        ; -0.145     ; 1.018      ;
; -0.050 ; MPR121_controller:u_mpr121|r_i2c_data_shift[6]     ; MPR121_controller:u_mpr121|r_i2c_data_o[6]               ; MPR121_SCL                                     ; CLOCK_50    ; 1.000        ; -0.145     ; 0.894      ;
; -0.050 ; MPR121_controller:u_mpr121|r_i2c_data_shift[5]     ; MPR121_controller:u_mpr121|r_i2c_data_o[5]               ; MPR121_SCL                                     ; CLOCK_50    ; 1.000        ; -0.145     ; 0.894      ;
; -0.029 ; MPR121_controller:u_mpr121|r_i2c_data_shift[1]     ; MPR121_controller:u_mpr121|r_i2c_data_o[1]               ; MPR121_SCL                                     ; CLOCK_50    ; 1.000        ; -0.145     ; 0.873      ;
; -0.027 ; MPR121_controller:u_mpr121|r_i2c_data_shift[7]     ; MPR121_controller:u_mpr121|r_i2c_data_o[7]               ; MPR121_SCL                                     ; CLOCK_50    ; 1.000        ; -0.145     ; 0.871      ;
; -0.024 ; MPR121_controller:u_mpr121|r_i2c_data_shift[3]     ; MPR121_controller:u_mpr121|r_i2c_data_o[3]               ; MPR121_SCL                                     ; CLOCK_50    ; 1.000        ; -0.145     ; 0.868      ;
; -0.024 ; MPR121_controller:u_mpr121|r_i2c_data_shift[2]     ; MPR121_controller:u_mpr121|r_i2c_data_o[2]               ; MPR121_SCL                                     ; CLOCK_50    ; 1.000        ; -0.145     ; 0.868      ;
; -0.022 ; MPR121_controller:u_mpr121|r_i2c_data_shift[4]     ; MPR121_controller:u_mpr121|r_i2c_data_o[4]               ; MPR121_SCL                                     ; CLOCK_50    ; 1.000        ; -0.145     ; 0.866      ;
; 10.748 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_WAIT1 ; ADS1292_controller:U_ads1292|r_spi_tx_data[0]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.071     ; 9.180      ;
; 10.769 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_WAIT1 ; ADS1292_controller:U_ads1292|r_spi_tx_data[1]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.071     ; 9.159      ;
; 10.798 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_WAIT1 ; ADS1292_controller:U_ads1292|r_spi_tx_data[3]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.071     ; 9.130      ;
; 10.866 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_WAIT1 ; ADS1292_controller:U_ads1292|r_spi_tx_data[4]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.071     ; 9.062      ;
; 11.259 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_INIT  ; ADS1292_controller:U_ads1292|r_spi_tx_data[0]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.068     ; 8.672      ;
; 11.280 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_INIT  ; ADS1292_controller:U_ads1292|r_spi_tx_data[1]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.068     ; 8.651      ;
; 11.309 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_INIT  ; ADS1292_controller:U_ads1292|r_spi_tx_data[3]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.068     ; 8.622      ;
; 11.377 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_INIT  ; ADS1292_controller:U_ads1292|r_spi_tx_data[4]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.068     ; 8.554      ;
; 11.434 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT2 ; ADS1292_controller:U_ads1292|r_spi_tx_data[0]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.069     ; 8.496      ;
; 11.439 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_WAIT1 ; ADS1292_controller:U_ads1292|r_spi_tx_data[2]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.071     ; 8.489      ;
; 11.455 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT2 ; ADS1292_controller:U_ads1292|r_spi_tx_data[1]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.069     ; 8.475      ;
; 11.484 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT2 ; ADS1292_controller:U_ads1292|r_spi_tx_data[3]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.069     ; 8.446      ;
; 11.552 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT2 ; ADS1292_controller:U_ads1292|r_spi_tx_data[4]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.069     ; 8.378      ;
; 11.873 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_INIT  ; ADS1292_controller:U_ads1292|r_spi_tx_data[0]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.049     ; 8.077      ;
; 11.894 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_INIT  ; ADS1292_controller:U_ads1292|r_spi_tx_data[1]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.049     ; 8.056      ;
; 11.923 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_INIT  ; ADS1292_controller:U_ads1292|r_spi_tx_data[3]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.049     ; 8.027      ;
; 11.950 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_INIT  ; ADS1292_controller:U_ads1292|r_spi_tx_data[2]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.068     ; 7.981      ;
; 11.991 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_INIT  ; ADS1292_controller:U_ads1292|r_spi_tx_data[4]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.049     ; 7.959      ;
; 12.090 ; ADS1292_controller:U_ads1292|r_number_read[3]      ; ADS1292_controller:U_ads1292|r_spi_tx_data[3]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.051     ; 7.858      ;
; 12.098 ; ADS1292_controller:U_ads1292|r_number_read[1]      ; ADS1292_controller:U_ads1292|r_spi_tx_data[1]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.051     ; 7.850      ;
; 12.125 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT2 ; ADS1292_controller:U_ads1292|r_spi_tx_data[2]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.069     ; 7.805      ;
; 12.480 ; MPR121_controller:u_mpr121|r_wait_timeout[3]       ; MPR121_controller:u_mpr121|r_state.ST_IDLE               ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.084     ; 7.435      ;
; 12.528 ; MPR121_controller:u_mpr121|r_wait_timeout[3]       ; MPR121_controller:u_mpr121|r_mpr121_busy                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.084     ; 7.387      ;
; 12.564 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_INIT  ; ADS1292_controller:U_ads1292|r_spi_tx_data[2]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.049     ; 7.386      ;
; 12.659 ; controller:U_controller|r_ads_din1[4]              ; ADS1292_controller:U_ads1292|r_spi_tx_data[4]            ; u1|altpll_component|auto_generated|pll1|clk[2] ; CLOCK_50    ; 20.000       ; 2.341      ; 9.601      ;
; 12.719 ; MPR121_controller:u_mpr121|r_wait_timeout[2]       ; MPR121_controller:u_mpr121|r_state.ST_IDLE               ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.084     ; 7.196      ;
; 12.724 ; MPR121_controller:u_mpr121|r_wait_timeout[15]      ; MPR121_controller:u_mpr121|r_state.ST_IDLE               ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.084     ; 7.191      ;
; 12.736 ; MPR121_controller:u_mpr121|r_wait_timeout[30]      ; MPR121_controller:u_mpr121|r_state.ST_IDLE               ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.079     ; 7.184      ;
; 12.767 ; MPR121_controller:u_mpr121|r_wait_timeout[2]       ; MPR121_controller:u_mpr121|r_mpr121_busy                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.084     ; 7.148      ;
; 12.785 ; MPR121_controller:u_mpr121|r_wait_timeout[15]      ; MPR121_controller:u_mpr121|r_mpr121_busy                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.084     ; 7.130      ;
; 12.805 ; controller:U_controller|r_ads_din1[0]              ; ADS1292_controller:U_ads1292|r_spi_tx_data[0]            ; u1|altpll_component|auto_generated|pll1|clk[2] ; CLOCK_50    ; 20.000       ; 2.341      ; 9.455      ;
; 12.808 ; MPR121_controller:u_mpr121|r_i2c_read              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[9]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.067     ; 7.124      ;
; 12.808 ; MPR121_controller:u_mpr121|r_i2c_read              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[13] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.067     ; 7.124      ;
; 12.808 ; MPR121_controller:u_mpr121|r_i2c_read              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[14] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.067     ; 7.124      ;
; 12.809 ; MPR121_controller:u_mpr121|r_i2c_read              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[8]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.067     ; 7.123      ;
; 12.809 ; MPR121_controller:u_mpr121|r_i2c_read              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[12] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.067     ; 7.123      ;
; 12.809 ; MPR121_controller:u_mpr121|r_i2c_read              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[15] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.067     ; 7.123      ;
; 12.815 ; MPR121_controller:u_mpr121|r_wait_timeout[30]      ; MPR121_controller:u_mpr121|r_mpr121_busy                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.079     ; 7.105      ;
; 12.878 ; MPR121_controller:u_mpr121|r_i2c_writemulti        ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[9]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.067     ; 7.054      ;
; 12.878 ; MPR121_controller:u_mpr121|r_i2c_writemulti        ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[13] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.067     ; 7.054      ;
; 12.878 ; MPR121_controller:u_mpr121|r_i2c_writemulti        ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[14] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.067     ; 7.054      ;
; 12.879 ; MPR121_controller:u_mpr121|r_i2c_writemulti        ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[8]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.067     ; 7.053      ;
; 12.879 ; MPR121_controller:u_mpr121|r_i2c_writemulti        ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[12] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.067     ; 7.053      ;
; 12.879 ; MPR121_controller:u_mpr121|r_i2c_writemulti        ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[15] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.067     ; 7.053      ;
; 12.885 ; MPR121_controller:u_mpr121|r_wait_timeout[28]      ; MPR121_controller:u_mpr121|r_state.ST_IDLE               ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.079     ; 7.035      ;
; 12.887 ; MPR121_controller:u_mpr121|r_i2c_write             ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[9]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.079     ; 7.033      ;
; 12.887 ; MPR121_controller:u_mpr121|r_i2c_write             ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[13] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.079     ; 7.033      ;
; 12.887 ; MPR121_controller:u_mpr121|r_i2c_write             ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[14] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.079     ; 7.033      ;
; 12.888 ; MPR121_controller:u_mpr121|r_i2c_write             ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[8]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.079     ; 7.032      ;
; 12.888 ; MPR121_controller:u_mpr121|r_i2c_write             ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[12] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.079     ; 7.032      ;
; 12.888 ; MPR121_controller:u_mpr121|r_i2c_write             ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[15] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.079     ; 7.032      ;
; 12.913 ; MPR121_controller:u_mpr121|r_wait_timeout[0]       ; MPR121_controller:u_mpr121|r_state.ST_IDLE               ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.084     ; 7.002      ;
; 12.953 ; MPR121_controller:u_mpr121|r_wait_timeout[22]      ; MPR121_controller:u_mpr121|r_state.ST_IDLE               ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.079     ; 6.967      ;
; 12.961 ; MPR121_controller:u_mpr121|r_wait_timeout[0]       ; MPR121_controller:u_mpr121|r_mpr121_busy                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.084     ; 6.954      ;
; 12.969 ; MPR121_controller:u_mpr121|r_i2c_read              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[3]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.070     ; 6.960      ;
; 12.969 ; MPR121_controller:u_mpr121|r_i2c_read              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[4]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.070     ; 6.960      ;
; 12.969 ; MPR121_controller:u_mpr121|r_i2c_read              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[5]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.070     ; 6.960      ;
; 12.969 ; MPR121_controller:u_mpr121|r_i2c_read              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[6]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.070     ; 6.960      ;
; 12.970 ; ADS1292_controller:U_ads1292|r_ads_command[0]      ; ADS1292_controller:U_ads1292|r_spi_tx_data[0]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.072     ; 6.957      ;
; 12.982 ; MPR121_controller:u_mpr121|r_wait_timeout[28]      ; MPR121_controller:u_mpr121|r_mpr121_busy                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.079     ; 6.938      ;
; 13.007 ; MPR121_controller:u_mpr121|r_wait_timeout[22]      ; MPR121_controller:u_mpr121|r_mpr121_busy                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.079     ; 6.913      ;
; 13.015 ; ADS1292_controller:U_ads1292|r_ads_command[1]      ; ADS1292_controller:U_ads1292|r_spi_tx_data[1]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.072     ; 6.912      ;
; 13.029 ; MPR121_controller:u_mpr121|r_wait_timeout[7]       ; MPR121_controller:u_mpr121|r_state.ST_IDLE               ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.084     ; 6.886      ;
; 13.039 ; MPR121_controller:u_mpr121|r_wait_timeout[29]      ; MPR121_controller:u_mpr121|r_state.ST_IDLE               ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.079     ; 6.881      ;
; 13.039 ; MPR121_controller:u_mpr121|r_i2c_writemulti        ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[3]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.070     ; 6.890      ;
; 13.039 ; MPR121_controller:u_mpr121|r_i2c_writemulti        ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[4]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.070     ; 6.890      ;
; 13.039 ; MPR121_controller:u_mpr121|r_i2c_writemulti        ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[5]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.070     ; 6.890      ;
; 13.039 ; MPR121_controller:u_mpr121|r_i2c_writemulti        ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[6]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.070     ; 6.890      ;
; 13.042 ; ADS1292_controller:U_ads1292|r_ads_command[3]      ; ADS1292_controller:U_ads1292|r_spi_tx_data[3]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.072     ; 6.885      ;
; 13.048 ; MPR121_controller:u_mpr121|r_i2c_write             ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[3]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.082     ; 6.869      ;
; 13.048 ; MPR121_controller:u_mpr121|r_i2c_write             ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[4]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.082     ; 6.869      ;
; 13.048 ; MPR121_controller:u_mpr121|r_i2c_write             ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[5]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.082     ; 6.869      ;
; 13.048 ; MPR121_controller:u_mpr121|r_i2c_write             ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[6]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.082     ; 6.869      ;
; 13.064 ; MPR121_controller:u_mpr121|r_wait_timeout[1]       ; MPR121_controller:u_mpr121|r_state.ST_IDLE               ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.084     ; 6.851      ;
; 13.077 ; MPR121_controller:u_mpr121|r_wait_timeout[7]       ; MPR121_controller:u_mpr121|r_mpr121_busy                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.084     ; 6.838      ;
; 13.091 ; ADS1292_controller:U_ads1292|r_ads_command[4]      ; ADS1292_controller:U_ads1292|r_spi_tx_data[4]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.072     ; 6.836      ;
; 13.096 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT3 ; ADS1292_controller:U_ads1292|r_number_read[6]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.087     ; 6.816      ;
; 13.112 ; MPR121_controller:u_mpr121|r_wait_timeout[1]       ; MPR121_controller:u_mpr121|r_mpr121_busy                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.084     ; 6.803      ;
; 13.121 ; MPR121_controller:u_mpr121|r_i2c_read              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[1]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.068     ; 6.810      ;
; 13.122 ; MPR121_controller:u_mpr121|r_wait_timeout[5]       ; MPR121_controller:u_mpr121|r_state.ST_IDLE               ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.084     ; 6.793      ;
; 13.127 ; MPR121_controller:u_mpr121|r_i2c_read              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[2]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.068     ; 6.804      ;
; 13.127 ; MPR121_controller:u_mpr121|r_i2c_read              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[7]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.068     ; 6.804      ;
; 13.128 ; MPR121_controller:u_mpr121|r_wait_timeout[21]      ; MPR121_controller:u_mpr121|r_state.ST_IDLE               ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.079     ; 6.792      ;
; 13.138 ; MPR121_controller:u_mpr121|r_i2c_stop              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[9]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.085     ; 6.776      ;
; 13.138 ; MPR121_controller:u_mpr121|r_i2c_stop              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[13] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.085     ; 6.776      ;
; 13.138 ; MPR121_controller:u_mpr121|r_i2c_stop              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[14] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.085     ; 6.776      ;
; 13.139 ; MPR121_controller:u_mpr121|r_i2c_stop              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[8]  ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.085     ; 6.775      ;
; 13.139 ; MPR121_controller:u_mpr121|r_i2c_stop              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[12] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.085     ; 6.775      ;
; 13.139 ; MPR121_controller:u_mpr121|r_i2c_stop              ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[15] ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.085     ; 6.775      ;
; 13.141 ; MPR121_controller:u_mpr121|r_wait_timeout[29]      ; MPR121_controller:u_mpr121|r_mpr121_busy                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.079     ; 6.779      ;
; 13.160 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT3 ; ADS1292_controller:U_ads1292|r_number_read[5]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.087     ; 6.752      ;
; 13.164 ; MPR121_controller:u_mpr121|r_wait_timeout[31]      ; MPR121_controller:u_mpr121|r_state.ST_IDLE               ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.079     ; 6.756      ;
+--------+----------------------------------------------------+----------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[3]'                                                                                                              ;
+-------+-------------------+-------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.182 ; r_clk_counter[24] ; r_clk_counter[24] ; r_clk_counter[24]                              ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.337      ; 1.003      ;
; 0.365 ; r_clk_counter[0]  ; r_clk_counter[0]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.608      ;
; 0.476 ; r_clk_counter[17] ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.116      ;
; 0.487 ; r_clk_counter[17] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.127      ;
; 0.564 ; r_clk_counter[18] ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.823      ;
; 0.565 ; r_clk_counter[19] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.824      ;
; 0.567 ; r_clk_counter[16] ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.207      ;
; 0.568 ; r_clk_counter[22] ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.827      ;
; 0.568 ; r_clk_counter[20] ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.827      ;
; 0.570 ; r_clk_counter[23] ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.829      ;
; 0.570 ; r_clk_counter[21] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.829      ;
; 0.578 ; r_clk_counter[16] ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.822      ;
; 0.578 ; r_clk_counter[12] ; r_clk_counter[12] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.821      ;
; 0.578 ; r_clk_counter[16] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.218      ;
; 0.579 ; r_clk_counter[10] ; r_clk_counter[10] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.822      ;
; 0.579 ; r_clk_counter[8]  ; r_clk_counter[8]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.822      ;
; 0.579 ; r_clk_counter[2]  ; r_clk_counter[2]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.822      ;
; 0.580 ; r_clk_counter[3]  ; r_clk_counter[3]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.823      ;
; 0.581 ; r_clk_counter[14] ; r_clk_counter[14] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.825      ;
; 0.582 ; r_clk_counter[13] ; r_clk_counter[13] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.826      ;
; 0.583 ; r_clk_counter[15] ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.827      ;
; 0.583 ; r_clk_counter[6]  ; r_clk_counter[6]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.826      ;
; 0.583 ; r_clk_counter[4]  ; r_clk_counter[4]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.826      ;
; 0.584 ; r_clk_counter[17] ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.828      ;
; 0.584 ; r_clk_counter[11] ; r_clk_counter[11] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.827      ;
; 0.584 ; r_clk_counter[9]  ; r_clk_counter[9]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.827      ;
; 0.585 ; r_clk_counter[7]  ; r_clk_counter[7]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; r_clk_counter[5]  ; r_clk_counter[5]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; r_clk_counter[15] ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.225      ;
; 0.586 ; r_clk_counter[17] ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.226      ;
; 0.596 ; r_clk_counter[15] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.236      ;
; 0.597 ; r_clk_counter[17] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.237      ;
; 0.598 ; r_clk_counter[0]  ; r_clk_counter[1]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.841      ;
; 0.677 ; r_clk_counter[16] ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.317      ;
; 0.681 ; r_clk_counter[14] ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.321      ;
; 0.688 ; r_clk_counter[16] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.328      ;
; 0.692 ; r_clk_counter[14] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.332      ;
; 0.694 ; r_clk_counter[13] ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.334      ;
; 0.695 ; r_clk_counter[15] ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.335      ;
; 0.696 ; r_clk_counter[17] ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.336      ;
; 0.698 ; r_clk_counter[24] ; r_clk_counter[24] ; r_clk_counter[24]                              ; u1|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.337      ; 1.019      ;
; 0.705 ; r_clk_counter[13] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.345      ;
; 0.706 ; r_clk_counter[15] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.346      ;
; 0.707 ; r_clk_counter[17] ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.347      ;
; 0.754 ; r_clk_counter[1]  ; r_clk_counter[1]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.997      ;
; 0.787 ; r_clk_counter[16] ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.427      ;
; 0.790 ; r_clk_counter[12] ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.465      ; 1.426      ;
; 0.791 ; r_clk_counter[14] ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.431      ;
; 0.798 ; r_clk_counter[16] ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.438      ;
; 0.801 ; r_clk_counter[12] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.465      ; 1.437      ;
; 0.802 ; r_clk_counter[14] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.442      ;
; 0.804 ; r_clk_counter[13] ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.444      ;
; 0.805 ; r_clk_counter[15] ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.445      ;
; 0.809 ; r_clk_counter[11] ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.465      ; 1.445      ;
; 0.815 ; r_clk_counter[13] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.455      ;
; 0.816 ; r_clk_counter[15] ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.456      ;
; 0.820 ; r_clk_counter[11] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.465      ; 1.456      ;
; 0.850 ; r_clk_counter[18] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 1.109      ;
; 0.853 ; r_clk_counter[19] ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 1.112      ;
; 0.855 ; r_clk_counter[20] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 1.114      ;
; 0.855 ; r_clk_counter[22] ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 1.114      ;
; 0.858 ; r_clk_counter[21] ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 1.117      ;
; 0.864 ; r_clk_counter[16] ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.108      ;
; 0.864 ; r_clk_counter[19] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 1.123      ;
; 0.865 ; r_clk_counter[2]  ; r_clk_counter[3]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.108      ;
; 0.865 ; r_clk_counter[10] ; r_clk_counter[11] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.108      ;
; 0.865 ; r_clk_counter[8]  ; r_clk_counter[9]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.108      ;
; 0.867 ; r_clk_counter[12] ; r_clk_counter[13] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.107      ;
; 0.868 ; r_clk_counter[14] ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.112      ;
; 0.868 ; r_clk_counter[3]  ; r_clk_counter[4]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.111      ;
; 0.869 ; r_clk_counter[21] ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 1.128      ;
; 0.870 ; r_clk_counter[6]  ; r_clk_counter[7]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.113      ;
; 0.870 ; r_clk_counter[4]  ; r_clk_counter[5]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.113      ;
; 0.870 ; r_clk_counter[13] ; r_clk_counter[14] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.114      ;
; 0.871 ; r_clk_counter[15] ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.115      ;
; 0.871 ; r_clk_counter[0]  ; r_clk_counter[2]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.114      ;
; 0.872 ; r_clk_counter[11] ; r_clk_counter[12] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.115      ;
; 0.872 ; r_clk_counter[9]  ; r_clk_counter[10] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.115      ;
; 0.873 ; r_clk_counter[7]  ; r_clk_counter[8]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.116      ;
; 0.873 ; r_clk_counter[5]  ; r_clk_counter[6]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.116      ;
; 0.879 ; r_clk_counter[3]  ; r_clk_counter[5]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.122      ;
; 0.881 ; r_clk_counter[13] ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.125      ;
; 0.882 ; r_clk_counter[15] ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.126      ;
; 0.882 ; r_clk_counter[0]  ; r_clk_counter[3]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.125      ;
; 0.883 ; r_clk_counter[9]  ; r_clk_counter[11] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.126      ;
; 0.884 ; r_clk_counter[7]  ; r_clk_counter[9]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.127      ;
; 0.884 ; r_clk_counter[5]  ; r_clk_counter[7]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.127      ;
; 0.886 ; r_clk_counter[11] ; r_clk_counter[13] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.126      ;
; 0.900 ; r_clk_counter[12] ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.465      ; 1.536      ;
; 0.901 ; r_clk_counter[14] ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.541      ;
; 0.901 ; r_clk_counter[10] ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.465      ; 1.537      ;
; 0.911 ; r_clk_counter[12] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.465      ; 1.547      ;
; 0.912 ; r_clk_counter[14] ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.552      ;
; 0.912 ; r_clk_counter[10] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.465      ; 1.548      ;
; 0.914 ; r_clk_counter[13] ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.554      ;
; 0.919 ; r_clk_counter[11] ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.465      ; 1.555      ;
; 0.919 ; r_clk_counter[9]  ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.465      ; 1.555      ;
; 0.925 ; r_clk_counter[13] ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.565      ;
; 0.930 ; r_clk_counter[11] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.465      ; 1.566      ;
; 0.930 ; r_clk_counter[9]  ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.465      ; 1.566      ;
+-------+-------------------+-------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                                                                                                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.340 ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[1]                      ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[1]                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.597      ;
; 0.341 ; uart_regs:Uregs|uart_transmitter:transmitter|counter[1]                   ; uart_regs:Uregs|uart_transmitter:transmitter|counter[1]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 0.597      ;
; 0.351 ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[0]                      ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[0]                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.608      ;
; 0.353 ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3] ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.393      ; 0.947      ;
; 0.353 ; uart_regs:Uregs|enable                                                    ; uart_regs:Uregs|uart_receiver:receiver|rparity_error                                                                                                              ; uart_regs:Uregs|enable                         ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.292      ; 1.129      ;
; 0.355 ; uart_regs:Uregs|uart_transmitter:transmitter|tf_pop                       ; uart_regs:Uregs|uart_transmitter:transmitter|tf_pop                                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[2]                    ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[2]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:Uregs|uart_receiver:receiver|rshift[7]                          ; uart_regs:Uregs|uart_receiver:receiver|rshift[7]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:Uregs|uart_receiver:receiver|rshift[6]                          ; uart_regs:Uregs|uart_receiver:receiver|rshift[6]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[0]                    ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[0]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[1]                    ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[1]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:Uregs|uart_receiver:receiver|rparity                            ; uart_regs:Uregs|uart_receiver:receiver|rparity                                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:Uregs|uart_receiver:receiver|rframing_error                     ; uart_regs:Uregs|uart_receiver:receiver|rframing_error                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[2]                      ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[2]                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[0]                      ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[0]                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controller:U_controller|pre_state2.ST_ADS_RDATAC_INIT                     ; controller:U_controller|pre_state2.ST_ADS_RDATAC_INIT                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controller:U_controller|pre_state2.ST_ADS_SYSCMD_INIT                     ; controller:U_controller|pre_state2.ST_ADS_SYSCMD_INIT                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controller:U_controller|uart_re_o                                         ; controller:U_controller|uart_re_o                                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controller:U_controller|r_second_para[0]                                  ; controller:U_controller|r_second_para[0]                                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controller:U_controller|r_second_para[1]                                  ; controller:U_controller|r_second_para[1]                                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controller:U_controller|r_second_para[3]                                  ; controller:U_controller|r_second_para[3]                                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controller:U_controller|r_second_para[2]                                  ; controller:U_controller|r_second_para[2]                                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:Uregs|lsr4r                                                     ; uart_regs:Uregs|lsr4r                                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:Uregs|lsr3r                                                     ; uart_regs:Uregs|lsr3r                                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:Uregs|lsr2r                                                     ; uart_regs:Uregs|lsr2r                                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:Uregs|lsr7r                                                     ; uart_regs:Uregs|lsr7r                                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:Uregs|rf_pop                                                    ; uart_regs:Uregs|rf_pop                                                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:Uregs|lsr0r                                                     ; uart_regs:Uregs|lsr0r                                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]          ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]          ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]          ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controller:U_controller|r_ads_cmd_sys                                     ; controller:U_controller|r_ads_cmd_sys                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controller:U_controller|r_ads_cmd_data_read                               ; controller:U_controller|r_ads_cmd_data_read                                                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controller:U_controller|r_ads_cmd_reg                                     ; controller:U_controller|r_ads_cmd_reg                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_regs:Uregs|msr[1]                                                    ; uart_regs:Uregs|msr[1]                                                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; uart_regs:Uregs|uart_transmitter:transmitter|bit_out                      ; uart_regs:Uregs|uart_transmitter:transmitter|bit_out                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:Uregs|uart_transmitter:transmitter|stx_o_tmp                    ; uart_regs:Uregs|uart_transmitter:transmitter|stx_o_tmp                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:Uregs|uart_receiver:receiver|rparity_xor                        ; uart_regs:Uregs|uart_receiver:receiver|rparity_xor                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:Uregs|uart_receiver:receiver|rparity_error                      ; uart_regs:Uregs|uart_receiver:receiver|rparity_error                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[2]               ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[2]                                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[1]               ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[1]                                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:Uregs|uart_transmitter:transmitter|tstate[1]                    ; uart_regs:Uregs|uart_transmitter:transmitter|tstate[1]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:Uregs|uart_transmitter:transmitter|tstate[0]                    ; uart_regs:Uregs|uart_transmitter:transmitter|tstate[0]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:Uregs|uart_receiver:receiver|rstate[1]                          ; uart_regs:Uregs|uart_receiver:receiver|rstate[1]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:Uregs|uart_receiver:receiver|rstate[2]                          ; uart_regs:Uregs|uart_receiver:receiver|rstate[2]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:Uregs|uart_receiver:receiver|rf_push                            ; uart_regs:Uregs|uart_receiver:receiver|rf_push                                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; controller:U_controller|pre_state2.ST_ADS_WREG_INIT                       ; controller:U_controller|pre_state2.ST_ADS_WREG_INIT                                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; controller:U_controller|pre_state2.ST_WRITE_MPR_INIT                      ; controller:U_controller|pre_state2.ST_WRITE_MPR_INIT                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; controller:U_controller|pre_state2.ST_ADS_RREG_INIT                       ; controller:U_controller|pre_state2.ST_ADS_RREG_INIT                                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; controller:U_controller|pre_state2.ST_IDLE                                ; controller:U_controller|pre_state2.ST_IDLE                                                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; controller:U_controller|pre_state1.ST_GET_FIRST_PARA                      ; controller:U_controller|pre_state1.ST_GET_FIRST_PARA                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; controller:U_controller|pre_state1.ST_GET_SECOND_PARA                     ; controller:U_controller|pre_state1.ST_GET_SECOND_PARA                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; controller:U_controller|pre_state1.ST_IDLE                                ; controller:U_controller|pre_state1.ST_IDLE                                                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:Uregs|lsr5r                                                     ; uart_regs:Uregs|lsr5r                                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:Uregs|lsr6r                                                     ; uart_regs:Uregs|lsr6r                                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; controller:U_controller|state.ST_ADS_RREG_INIT                            ; controller:U_controller|state.ST_ADS_RREG_INIT                                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; controller:U_controller|state.ST_ADS_WREG_INIT                            ; controller:U_controller|state.ST_ADS_WREG_INIT                                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; controller:U_controller|state.ST_ADS_RDATAC_INIT                          ; controller:U_controller|state.ST_ADS_RDATAC_INIT                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2] ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3] ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1] ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]    ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]    ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; controller:U_controller|state.ST_MPR_SENDPC_WAIT                          ; controller:U_controller|state.ST_MPR_SENDPC_WAIT                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; controller:U_controller|state.ST_SEND_TEST_CHAR_WAIT                      ; controller:U_controller|state.ST_SEND_TEST_CHAR_WAIT                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; controller:U_controller|uart_wdata_o[0]                                   ; controller:U_controller|uart_wdata_o[0]                                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; controller:U_controller|uart_wdata_o[4]                                   ; controller:U_controller|uart_wdata_o[4]                                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; controller:U_controller|uart_wdata_o[1]                                   ; controller:U_controller|uart_wdata_o[1]                                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; controller:U_controller|uart_wdata_o[5]                                   ; controller:U_controller|uart_wdata_o[5]                                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; controller:U_controller|r_ads_sendpc_limit[3]                             ; controller:U_controller|r_ads_sendpc_limit[3]                                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; controller:U_controller|r_ads_sendpc_limit[0]                             ; controller:U_controller|r_ads_sendpc_limit[0]                                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; controller:U_controller|state.ST_ADS_SYSCMD_WAIT                          ; controller:U_controller|state.ST_ADS_SYSCMD_WAIT                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; controller:U_controller|r_mpr_wen                                         ; controller:U_controller|r_mpr_wen                                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; controller:U_controller|r_mpr_ren                                         ; controller:U_controller|r_mpr_ren                                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; controller:U_controller|state.ST_READ_MPR_WAIT                            ; controller:U_controller|state.ST_READ_MPR_WAIT                                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; controller:U_controller|state.ST_WRITE_MPR_WAIT                           ; controller:U_controller|state.ST_WRITE_MPR_WAIT                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; controller:U_controller|r_second_para[5]                                  ; controller:U_controller|r_second_para[5]                                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; controller:U_controller|uart_addr_o[1]                                    ; controller:U_controller|uart_addr_o[1]                                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; controller:U_controller|uart_addr_o[0]                                    ; controller:U_controller|uart_addr_o[0]                                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; controller:U_controller|r_second_para[7]                                  ; controller:U_controller|r_second_para[7]                                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; controller:U_controller|r_second_para[4]                                  ; controller:U_controller|r_second_para[4]                                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; controller:U_controller|r_second_para[6]                                  ; controller:U_controller|r_second_para[6]                                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; controller:U_controller|state.ST_MPR_SENDPC_WAIT_3                        ; controller:U_controller|state.ST_MPR_SENDPC_WAIT_3                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; controller:U_controller|state.ST_ADS_SENDPC_WAIT_2                        ; controller:U_controller|state.ST_ADS_SENDPC_WAIT_2                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; controller:U_controller|state.ST_ADS_SENDPC_WAIT                          ; controller:U_controller|state.ST_ADS_SENDPC_WAIT                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; controller:U_controller|state.ST_MPR_SENDPC_WAIT_2                        ; controller:U_controller|state.ST_MPR_SENDPC_WAIT_2                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; controller:U_controller|uart_wdata_o[7]                                   ; controller:U_controller|uart_wdata_o[7]                                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; controller:U_controller|uart_wdata_o[3]                                   ; controller:U_controller|uart_wdata_o[3]                                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.366 ; uart_regs:Uregs|uart_transmitter:transmitter|counter[0]                   ; uart_regs:Uregs|uart_transmitter:transmitter|counter[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; uart_regs:Uregs|msi_reset                                                 ; uart_regs:Uregs|msi_reset                                                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]          ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2] ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.393      ; 0.960      ;
; 0.366 ; controller:U_controller|r_MPR_irq                                         ; controller:U_controller|r_MPR_irq                                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; uart_regs:Uregs|uart_receiver:receiver|rstate[3]                          ; uart_regs:Uregs|uart_receiver:receiver|rstate[3]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]    ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.608      ;
; 0.381 ; uart_regs:Uregs|lsr2_d                                                    ; uart_regs:Uregs|lsr2r                                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.623      ;
; 0.388 ; uart_regs:Uregs|enable                                                    ; uart_regs:Uregs|uart_receiver:receiver|rf_push                                                                                                                    ; uart_regs:Uregs|enable                         ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.292      ; 1.164      ;
; 0.390 ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[0]                      ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[1]                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.647      ;
; 0.394 ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]        ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.636      ;
; 0.397 ; controller:U_controller|r_ads_dout[55]                                    ; controller:U_controller|r_ads_dout[63]                                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.638      ;
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.347 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|phy_state_reg.PHY_STATE_IDLE   ; MPR121_controller:u_mpr121|i2c_master:Ui2c|scl_o_reg                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.479      ; 1.997      ;
; 0.354 ; MPR121_controller:u_mpr121|r_state.ST_I2C_WRITE_WAIT_FINISH               ; MPR121_controller:u_mpr121|r_state.ST_I2C_WRITE_WAIT_FINISH               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MPR121_controller:u_mpr121|r_i2c_rst                                      ; MPR121_controller:u_mpr121|r_i2c_rst                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MPR121_controller:u_mpr121|r_i2c_stop                                     ; MPR121_controller:u_mpr121|r_i2c_stop                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; ADS1292_controller:U_ads1292|r_spi_tx_data[7]                             ; ADS1292_controller:U_ads1292|r_spi_tx_data[7]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_SEND_DUMMY                   ; ADS1292_controller:U_ads1292|r_state.ST_RREG_SEND_DUMMY                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_GETDATA                      ; ADS1292_controller:U_ads1292|r_state.ST_RREG_GETDATA                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ADS1292_controller:U_ads1292|r_state.ST_RDATAC_GETDATA                    ; ADS1292_controller:U_ads1292|r_state.ST_RDATAC_GETDATA                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|r_state.ST_I2C_READ_WAIT_DATA                  ; MPR121_controller:u_mpr121|r_state.ST_I2C_READ_WAIT_DATA                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|r_i2c_data_in_last                             ; MPR121_controller:u_mpr121|r_i2c_data_in_last                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|r_i2c_writemulti                               ; MPR121_controller:u_mpr121|r_i2c_writemulti                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|r_i2c_start                                    ; MPR121_controller:u_mpr121|r_i2c_start                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|r_i2c_read                                     ; MPR121_controller:u_mpr121|r_i2c_read                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|r_state.ST_I2C_READ_2                          ; MPR121_controller:u_mpr121|r_state.ST_I2C_READ_2                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|data_out_valid_reg             ; MPR121_controller:u_mpr121|i2c_master:Ui2c|data_out_valid_reg             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[0]                   ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[1]                   ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[2]                   ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[7]                   ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[8]                   ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[9]                   ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[10]                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[11]                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[11]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[12]                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[13]                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[13]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[14]                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[15]                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg.STATE_WRITE_2        ; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg.STATE_WRITE_2        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg.STATE_ADDRESS_1      ; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg.STATE_ADDRESS_1      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg.STATE_START_WAIT     ; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg.STATE_START_WAIT     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|addr_reg[0]                    ; MPR121_controller:u_mpr121|i2c_master:Ui2c|addr_reg[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|last_reg                       ; MPR121_controller:u_mpr121|i2c_master:Ui2c|last_reg                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[16]                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[16]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|phy_rx_data_reg                ; MPR121_controller:u_mpr121|i2c_master:Ui2c|phy_rx_data_reg                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|phy_state_reg.PHY_STATE_ACTIVE ; MPR121_controller:u_mpr121|i2c_master:Ui2c|phy_state_reg.PHY_STATE_ACTIVE ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bus_active_reg                 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bus_active_reg                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; MPR121_controller:u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2             ; MPR121_controller:u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout_valid                   ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout_valid                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|r_counter[23]                                ; ADS1292_controller:U_ads1292|r_counter[23]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|r_counter[24]                                ; ADS1292_controller:U_ads1292|r_counter[24]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|r_counter[26]                                ; ADS1292_controller:U_ads1292|r_counter[26]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|r_counter[25]                                ; ADS1292_controller:U_ads1292|r_counter[25]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|r_counter[27]                                ; ADS1292_controller:U_ads1292|r_counter[27]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|r_counter[28]                                ; ADS1292_controller:U_ads1292|r_counter[28]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|r_counter[31]                                ; ADS1292_controller:U_ads1292|r_counter[31]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|r_counter[29]                                ; ADS1292_controller:U_ads1292|r_counter[29]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|r_counter[30]                                ; ADS1292_controller:U_ads1292|r_counter[30]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|r_state.ST_DATAREAD_INIT                     ; ADS1292_controller:U_ads1292|r_state.ST_DATAREAD_INIT                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT3                        ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT3                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_SEND_DATA                    ; ADS1292_controller:U_ads1292|r_state.ST_WREG_SEND_DATA                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|r_state.ST_SYSCMD_WAIT                       ; ADS1292_controller:U_ads1292|r_state.ST_SYSCMD_WAIT                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_SEND1                        ; ADS1292_controller:U_ads1292|r_state.ST_RREG_SEND1                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_SEND2                        ; ADS1292_controller:U_ads1292|r_state.ST_RREG_SEND2                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_WAIT2                        ; ADS1292_controller:U_ads1292|r_state.ST_RREG_WAIT2                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT2                        ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT2                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_SEND2                        ; ADS1292_controller:U_ads1292|r_state.ST_WREG_SEND2                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT1                        ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT1                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_SEND1                        ; ADS1292_controller:U_ads1292|r_state.ST_WREG_SEND1                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|r_state.ST_SYSCMD_WARMUP                     ; ADS1292_controller:U_ads1292|r_state.ST_SYSCMD_WARMUP                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[7]                      ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; MPR121_controller:u_mpr121|r_i2c_cmd_valid                                ; MPR121_controller:u_mpr121|r_i2c_cmd_valid                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; MPR121_controller:u_mpr121|r_i2c_data_in_valid                            ; MPR121_controller:u_mpr121|r_i2c_data_in_valid                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; MPR121_controller:u_mpr121|r_i2c_write                                    ; MPR121_controller:u_mpr121|r_i2c_write                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; MPR121_controller:u_mpr121|r_i2c_data_out_ready                           ; MPR121_controller:u_mpr121|r_i2c_data_out_ready                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; MPR121_controller:u_mpr121|r_state.ST_I2C_READ_1                          ; MPR121_controller:u_mpr121|r_state.ST_I2C_READ_1                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[2]                      ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[2]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[5]                      ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[1]                      ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[4]                      ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[0]                      ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[3]                      ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[6]                      ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg.STATE_IDLE           ; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg.STATE_IDLE           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bit_count_reg[1]               ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bit_count_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bit_count_reg[3]               ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bit_count_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bit_count_reg[2]               ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bit_count_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; MPR121_controller:u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA                 ; MPR121_controller:u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; MPR121_controller:u_mpr121|r_state.ST_I2C_WRITE_GET_DATA                  ; MPR121_controller:u_mpr121|r_state.ST_I2C_WRITE_GET_DATA                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; ADS1292_controller:U_ads1292|spi_master:Uspi|r_sclk                       ; ADS1292_controller:U_ads1292|spi_master:Uspi|r_sclk                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; ADS1292_controller:U_ads1292|r_state.ST_IDLE                              ; ADS1292_controller:U_ads1292|r_state.ST_IDLE                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; ADS1292_controller:U_ads1292|r_sys_mode.SYS_MODE_RDATAC                   ; ADS1292_controller:U_ads1292|r_sys_mode.SYS_MODE_RDATAC                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.597      ;
; 0.366 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_scl_reg                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_scl_reg                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bit_count_reg[0]               ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bit_count_reg[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.608      ;
; 0.397 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[0]                      ; ADS1292_controller:U_ads1292|r_spi_rx_data[0]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.638      ;
; 0.398 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[1]                      ; ADS1292_controller:U_ads1292|r_spi_rx_data[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[5]                      ; ADS1292_controller:U_ads1292|r_spi_rx_data[5]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[6]                      ; ADS1292_controller:U_ads1292|r_spi_rx_data[6]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.640      ;
; 0.400 ; MPR121_controller:u_mpr121|r_i2c_reg_addr[7]                              ; MPR121_controller:u_mpr121|r_i2c_data_i[7]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.640      ;
; 0.400 ; ADS1292_controller:U_ads1292|r_sys_mode.SYS_MODE_RDATAC                   ; ADS1292_controller:U_ads1292|r_mode_read_data_continue                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.640      ;
; 0.401 ; MPR121_controller:u_mpr121|r_i2c_reg_addr[3]                              ; MPR121_controller:u_mpr121|r_i2c_data_i[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.641      ;
; 0.402 ; MPR121_controller:u_mpr121|r_i2c_reg_addr[6]                              ; MPR121_controller:u_mpr121|r_i2c_data_i[6]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.642      ;
; 0.403 ; ADS1292_controller:U_ads1292|r_spi_rx_data[47]                            ; ADS1292_controller:U_ads1292|r_spi_rx_data[55]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.644      ;
; 0.403 ; ADS1292_controller:U_ads1292|r_spi_rx_data[60]                            ; ADS1292_controller:U_ads1292|r_spi_rx_data[68]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; ADS1292_controller:U_ads1292|r_spi_rx_data[17]                            ; ADS1292_controller:U_ads1292|r_spi_rx_data[25]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.644      ;
; 0.403 ; ADS1292_controller:U_ads1292|r_spi_rx_data[61]                            ; ADS1292_controller:U_ads1292|r_spi_rx_data[69]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|data_reg[6]                    ; MPR121_controller:u_mpr121|i2c_master:Ui2c|data_reg[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.644      ;
; 0.404 ; ADS1292_controller:U_ads1292|r_spi_rx_data[31]                            ; ADS1292_controller:U_ads1292|r_spi_rx_data[39]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.645      ;
; 0.404 ; ADS1292_controller:U_ads1292|r_spi_rx_data[50]                            ; ADS1292_controller:U_ads1292|r_spi_rx_data[58]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.644      ;
; 0.404 ; ADS1292_controller:U_ads1292|r_spi_rx_data[44]                            ; ADS1292_controller:U_ads1292|r_spi_rx_data[52]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; ADS1292_controller:U_ads1292|r_spi_rx_data[36]                            ; ADS1292_controller:U_ads1292|r_spi_rx_data[44]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.646      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'MPR121_SCL'                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; MPR121_controller:u_mpr121|r_i2c_data_shift[6] ; MPR121_controller:u_mpr121|r_i2c_data_shift[7] ; MPR121_SCL   ; MPR121_SCL  ; 0.000        ; 0.043      ; 0.659      ;
; 0.446 ; MPR121_controller:u_mpr121|r_i2c_data_shift[4] ; MPR121_controller:u_mpr121|r_i2c_data_shift[5] ; MPR121_SCL   ; MPR121_SCL  ; 0.000        ; 0.043      ; 0.660      ;
; 0.446 ; MPR121_controller:u_mpr121|r_i2c_data_shift[3] ; MPR121_controller:u_mpr121|r_i2c_data_shift[4] ; MPR121_SCL   ; MPR121_SCL  ; 0.000        ; 0.043      ; 0.660      ;
; 0.447 ; MPR121_controller:u_mpr121|r_i2c_data_shift[2] ; MPR121_controller:u_mpr121|r_i2c_data_shift[3] ; MPR121_SCL   ; MPR121_SCL  ; 0.000        ; 0.043      ; 0.661      ;
; 0.447 ; MPR121_controller:u_mpr121|r_i2c_data_shift[0] ; MPR121_controller:u_mpr121|r_i2c_data_shift[1] ; MPR121_SCL   ; MPR121_SCL  ; 0.000        ; 0.043      ; 0.661      ;
; 0.448 ; MPR121_controller:u_mpr121|r_i2c_data_shift[1] ; MPR121_controller:u_mpr121|r_i2c_data_shift[2] ; MPR121_SCL   ; MPR121_SCL  ; 0.000        ; 0.043      ; 0.662      ;
; 0.558 ; MPR121_controller:u_mpr121|r_i2c_data_shift[5] ; MPR121_controller:u_mpr121|r_i2c_data_shift[6] ; MPR121_SCL   ; MPR121_SCL  ; 0.000        ; 0.043      ; 0.772      ;
; 0.810 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[7] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.146      ; 1.157      ;
; 0.810 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[6] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.146      ; 1.157      ;
; 0.810 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[5] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.146      ; 1.157      ;
; 0.810 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[4] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.146      ; 1.157      ;
; 0.810 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[3] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.146      ; 1.157      ;
; 0.810 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[2] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.146      ; 1.157      ;
; 0.810 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[1] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.146      ; 1.157      ;
; 0.810 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[0] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.146      ; 1.157      ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'MPR121_SCL'                                                                                                                                  ;
+--------+----------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.377 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[7] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.061     ; 1.305      ;
; -0.377 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[6] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.061     ; 1.305      ;
; -0.377 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[5] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.061     ; 1.305      ;
; -0.377 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[4] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.061     ; 1.305      ;
; -0.377 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[3] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.061     ; 1.305      ;
; -0.377 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[2] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.061     ; 1.305      ;
; -0.377 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[1] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.061     ; 1.305      ;
; -0.377 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[0] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.061     ; 1.305      ;
+--------+----------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'MPR121_SCL'                                                                                                                                  ;
+-------+----------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.837 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[7] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.146      ; 1.184      ;
; 0.837 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[6] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.146      ; 1.184      ;
; 0.837 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[5] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.146      ; 1.184      ;
; 0.837 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[4] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.146      ; 1.184      ;
; 0.837 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[3] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.146      ; 1.184      ;
; 0.837 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[2] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.146      ; 1.184      ;
; 0.837 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[1] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.146      ; 1.184      ;
; 0.837 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[0] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; 0.146      ; 1.184      ;
+-------+----------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 54.700 ns




+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[2] ; -0.996 ; -65.052       ;
; u1|altpll_component|auto_generated|pll1|clk[3] ; -0.337 ; -0.337        ;
; MPR121_SCL                                     ; 0.232  ; 0.000         ;
; CLOCK_50                                       ; 0.482  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK_50                                       ; 0.023 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.148 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.186 ; 0.000         ;
; MPR121_SCL                                     ; 0.216 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+------------+-------+------------------+
; Clock      ; Slack ; End Point TNS    ;
+------------+-------+------------------+
; MPR121_SCL ; 0.089 ; 0.000            ;
+------------+-------+------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+------------+-------+-----------------+
; Clock      ; Slack ; End Point TNS   ;
+------------+-------+-----------------+
; MPR121_SCL ; 0.549 ; 0.000           ;
+------------+-------+-----------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; MPR121_SCL                                     ; -3.000 ; -15.403       ;
; r_clk_counter[24]                              ; -1.000 ; -2.000        ;
; uart_regs:Uregs|enable                         ; -1.000 ; -2.000        ;
; u1|altpll_component|auto_generated|pll1|clk[3] ; 1.781  ; 0.000         ;
; CLOCK_50                                       ; 9.265  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[2] ; 19.753 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                     ;
+--------+------------------------+-------------------------------------------------------------+------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                     ; Launch Clock           ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------------------------------------------------+------------------------+------------------------------------------------+--------------+------------+------------+
; -0.996 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[1] ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.295     ; 1.233      ;
; -0.990 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[1]      ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.291     ; 1.231      ;
; -0.976 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|counter[2]     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.280     ; 1.228      ;
; -0.976 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|counter[0]     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.280     ; 1.228      ;
; -0.976 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|counter[3]     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.280     ; 1.228      ;
; -0.976 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|counter[4]     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.280     ; 1.228      ;
; -0.950 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[2] ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.295     ; 1.187      ;
; -0.940 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|parity_xor     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.295     ; 1.177      ;
; -0.940 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[6]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.295     ; 1.177      ;
; -0.930 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[5]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.287     ; 1.175      ;
; -0.930 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[4]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.287     ; 1.175      ;
; -0.917 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[0] ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.295     ; 1.154      ;
; -0.917 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[0]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.295     ; 1.154      ;
; -0.917 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[1]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.295     ; 1.154      ;
; -0.917 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[2]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.295     ; 1.154      ;
; -0.917 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[3]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.295     ; 1.154      ;
; -0.917 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[4]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.295     ; 1.154      ;
; -0.917 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[5]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.295     ; 1.154      ;
; -0.886 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|bit_out        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.294     ; 1.124      ;
; -0.838 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[3]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.288     ; 1.082      ;
; -0.838 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[2]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.288     ; 1.082      ;
; -0.838 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[1]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.288     ; 1.082      ;
; -0.838 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[0]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.288     ; 1.082      ;
; -0.835 ; uart_regs:Uregs|enable ; uart_regs:Uregs|block_cnt[6]                                ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.287     ; 1.080      ;
; -0.835 ; uart_regs:Uregs|enable ; uart_regs:Uregs|block_cnt[1]                                ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.287     ; 1.080      ;
; -0.835 ; uart_regs:Uregs|enable ; uart_regs:Uregs|block_cnt[0]                                ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.287     ; 1.080      ;
; -0.835 ; uart_regs:Uregs|enable ; uart_regs:Uregs|block_cnt[3]                                ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.287     ; 1.080      ;
; -0.835 ; uart_regs:Uregs|enable ; uart_regs:Uregs|block_cnt[2]                                ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.287     ; 1.080      ;
; -0.835 ; uart_regs:Uregs|enable ; uart_regs:Uregs|block_cnt[4]                                ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.287     ; 1.080      ;
; -0.835 ; uart_regs:Uregs|enable ; uart_regs:Uregs|block_cnt[5]                                ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.287     ; 1.080      ;
; -0.835 ; uart_regs:Uregs|enable ; uart_regs:Uregs|block_cnt[7]                                ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.287     ; 1.080      ;
; -0.833 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[9]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.288     ; 1.077      ;
; -0.833 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[10]       ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.288     ; 1.077      ;
; -0.833 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[8]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.288     ; 1.077      ;
; -0.833 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[7]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.288     ; 1.077      ;
; -0.833 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[6]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.288     ; 1.077      ;
; -0.833 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[5]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.288     ; 1.077      ;
; -0.833 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[4]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.288     ; 1.077      ;
; -0.833 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[3]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.288     ; 1.077      ;
; -0.833 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[1]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.288     ; 1.077      ;
; -0.813 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[2]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.288     ; 1.057      ;
; -0.809 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|stx_o_tmp      ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.294     ; 1.047      ;
; -0.809 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|tstate[2]      ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.294     ; 1.047      ;
; -0.809 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|tstate[1]      ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.294     ; 1.047      ;
; -0.809 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|tstate[0]      ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.294     ; 1.047      ;
; -0.803 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rframing_error       ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.288     ; 1.047      ;
; -0.779 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[0]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.094     ; 1.217      ;
; -0.779 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[1]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.094     ; 1.217      ;
; -0.779 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[3]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.094     ; 1.217      ;
; -0.779 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[2]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.094     ; 1.217      ;
; -0.740 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|tf_pop         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.294     ; 0.978      ;
; -0.738 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|counter[1]     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.101     ; 1.169      ;
; -0.702 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[8]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.109     ; 1.125      ;
; -0.702 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[0]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.109     ; 1.125      ;
; -0.702 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[1]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.109     ; 1.125      ;
; -0.702 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[2]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.109     ; 1.125      ;
; -0.702 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[3]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.109     ; 1.125      ;
; -0.702 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[4]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.109     ; 1.125      ;
; -0.702 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[5]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.109     ; 1.125      ;
; -0.702 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[6]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.109     ; 1.125      ;
; -0.702 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[7]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.109     ; 1.125      ;
; -0.702 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_t[9]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.109     ; 1.125      ;
; -0.701 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[2]      ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.288     ; 0.945      ;
; -0.684 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[7]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.287     ; 0.929      ;
; -0.673 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rstate[0]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.078     ; 1.127      ;
; -0.667 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_b[1]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.105     ; 1.094      ;
; -0.667 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_b[4]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.105     ; 1.094      ;
; -0.667 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_b[0]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.105     ; 1.094      ;
; -0.667 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_b[2]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.105     ; 1.094      ;
; -0.667 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_b[3]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.105     ; 1.094      ;
; -0.667 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_b[7]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.105     ; 1.094      ;
; -0.667 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_b[5]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.105     ; 1.094      ;
; -0.667 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|counter_b[6]         ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.105     ; 1.094      ;
; -0.656 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rparity_xor          ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.287     ; 0.901      ;
; -0.642 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[0]        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.288     ; 0.886      ;
; -0.621 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rstate[1]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.287     ; 0.866      ;
; -0.621 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rstate[2]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.287     ; 0.866      ;
; -0.621 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rstate[3]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.287     ; 0.866      ;
; -0.610 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rparity              ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.287     ; 0.855      ;
; -0.597 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[0]      ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.288     ; 0.841      ;
; -0.579 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[6]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.287     ; 0.824      ;
; -0.428 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rf_push              ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.288     ; 0.672      ;
; -0.406 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[1]      ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.291     ; 1.147      ;
; -0.403 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rparity_error        ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.288     ; 0.647      ;
; -0.398 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[1] ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.295     ; 1.135      ;
; -0.385 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|counter[2]     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.280     ; 1.137      ;
; -0.385 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|counter[0]     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.280     ; 1.137      ;
; -0.385 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|counter[3]     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.280     ; 1.137      ;
; -0.385 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|counter[4]     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.280     ; 1.137      ;
; -0.342 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[5]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.287     ; 1.087      ;
; -0.342 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_receiver:receiver|rshift[4]            ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.287     ; 1.087      ;
; -0.337 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|parity_xor     ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.295     ; 1.074      ;
; -0.337 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[6]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.295     ; 1.074      ;
; -0.327 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[0] ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.295     ; 1.064      ;
; -0.327 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[0]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.295     ; 1.064      ;
; -0.327 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[1]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.295     ; 1.064      ;
; -0.327 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[2]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.295     ; 1.064      ;
; -0.327 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[3]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.295     ; 1.064      ;
; -0.327 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[4]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.295     ; 1.064      ;
; -0.327 ; uart_regs:Uregs|enable ; uart_regs:Uregs|uart_transmitter:transmitter|shift_out[5]   ; uart_regs:Uregs|enable ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.295     ; 1.064      ;
+--------+------------------------+-------------------------------------------------------------+------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[3]'                                                                                                              ;
+--------+-------------------+-------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.337 ; r_clk_counter[24] ; r_clk_counter[24] ; r_clk_counter[24]                              ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.240     ; 0.629      ;
; 0.220  ; r_clk_counter[24] ; r_clk_counter[24] ; r_clk_counter[24]                              ; u1|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.240     ; 0.572      ;
; 2.381  ; r_clk_counter[1]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.562      ;
; 2.440  ; r_clk_counter[2]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.503      ;
; 2.449  ; r_clk_counter[0]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.494      ;
; 2.503  ; r_clk_counter[4]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.440      ;
; 2.518  ; r_clk_counter[3]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.425      ;
; 2.572  ; r_clk_counter[6]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.371      ;
; 2.586  ; r_clk_counter[5]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.357      ;
; 2.605  ; r_clk_counter[1]  ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.533      ;
; 2.614  ; r_clk_counter[1]  ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.329      ;
; 2.639  ; r_clk_counter[2]  ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.499      ;
; 2.644  ; r_clk_counter[1]  ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.494      ;
; 2.644  ; r_clk_counter[8]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.299      ;
; 2.648  ; r_clk_counter[2]  ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.295      ;
; 2.653  ; r_clk_counter[1]  ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.290      ;
; 2.653  ; r_clk_counter[7]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.290      ;
; 2.673  ; r_clk_counter[1]  ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.465      ;
; 2.682  ; r_clk_counter[1]  ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.261      ;
; 2.682  ; r_clk_counter[0]  ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.456      ;
; 2.691  ; r_clk_counter[0]  ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.252      ;
; 2.702  ; r_clk_counter[4]  ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.436      ;
; 2.703  ; r_clk_counter[2]  ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.435      ;
; 2.707  ; r_clk_counter[2]  ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.431      ;
; 2.711  ; r_clk_counter[10] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.232      ;
; 2.711  ; r_clk_counter[4]  ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.232      ;
; 2.712  ; r_clk_counter[1]  ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.426      ;
; 2.712  ; r_clk_counter[0]  ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.426      ;
; 2.712  ; r_clk_counter[2]  ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.231      ;
; 2.716  ; r_clk_counter[2]  ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.227      ;
; 2.721  ; r_clk_counter[1]  ; r_clk_counter[14] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.222      ;
; 2.721  ; r_clk_counter[9]  ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.222      ;
; 2.721  ; r_clk_counter[0]  ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.222      ;
; 2.741  ; r_clk_counter[1]  ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.397      ;
; 2.750  ; r_clk_counter[1]  ; r_clk_counter[13] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.193      ;
; 2.750  ; r_clk_counter[0]  ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.388      ;
; 2.752  ; r_clk_counter[3]  ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.386      ;
; 2.759  ; r_clk_counter[0]  ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.184      ;
; 2.761  ; r_clk_counter[3]  ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.182      ;
; 2.766  ; r_clk_counter[4]  ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.372      ;
; 2.770  ; r_clk_counter[4]  ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.368      ;
; 2.771  ; r_clk_counter[6]  ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.367      ;
; 2.771  ; r_clk_counter[2]  ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.367      ;
; 2.775  ; r_clk_counter[4]  ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.168      ;
; 2.775  ; r_clk_counter[2]  ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.363      ;
; 2.779  ; r_clk_counter[4]  ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.164      ;
; 2.780  ; r_clk_counter[1]  ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.358      ;
; 2.780  ; r_clk_counter[12] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.163      ;
; 2.780  ; r_clk_counter[6]  ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.163      ;
; 2.780  ; r_clk_counter[0]  ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.358      ;
; 2.780  ; r_clk_counter[2]  ; r_clk_counter[14] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.163      ;
; 2.781  ; r_clk_counter[3]  ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.357      ;
; 2.782  ; r_clk_counter[18] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.245     ; 0.960      ;
; 2.784  ; r_clk_counter[2]  ; r_clk_counter[13] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.159      ;
; 2.789  ; r_clk_counter[0]  ; r_clk_counter[14] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.154      ;
; 2.790  ; r_clk_counter[11] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.153      ;
; 2.790  ; r_clk_counter[3]  ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.153      ;
; 2.791  ; r_clk_counter[1]  ; r_clk_counter[12] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.042     ; 1.154      ;
; 2.818  ; r_clk_counter[0]  ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.320      ;
; 2.819  ; r_clk_counter[5]  ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.319      ;
; 2.820  ; r_clk_counter[1]  ; r_clk_counter[11] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.042     ; 1.125      ;
; 2.820  ; r_clk_counter[3]  ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.318      ;
; 2.827  ; r_clk_counter[0]  ; r_clk_counter[13] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.116      ;
; 2.828  ; r_clk_counter[5]  ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.115      ;
; 2.829  ; r_clk_counter[3]  ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.114      ;
; 2.834  ; r_clk_counter[4]  ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.304      ;
; 2.835  ; r_clk_counter[6]  ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.303      ;
; 2.838  ; r_clk_counter[4]  ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.300      ;
; 2.839  ; r_clk_counter[6]  ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.299      ;
; 2.839  ; r_clk_counter[2]  ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.299      ;
; 2.843  ; r_clk_counter[8]  ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.295      ;
; 2.843  ; r_clk_counter[4]  ; r_clk_counter[14] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.100      ;
; 2.844  ; r_clk_counter[6]  ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.099      ;
; 2.845  ; r_clk_counter[20] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.245     ; 0.897      ;
; 2.846  ; r_clk_counter[14] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.042     ; 1.099      ;
; 2.847  ; r_clk_counter[4]  ; r_clk_counter[13] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.096      ;
; 2.848  ; r_clk_counter[6]  ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.095      ;
; 2.848  ; r_clk_counter[0]  ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.290      ;
; 2.849  ; r_clk_counter[5]  ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.289      ;
; 2.849  ; r_clk_counter[3]  ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.289      ;
; 2.850  ; r_clk_counter[2]  ; r_clk_counter[12] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.042     ; 1.095      ;
; 2.852  ; r_clk_counter[8]  ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.091      ;
; 2.854  ; r_clk_counter[2]  ; r_clk_counter[11] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.042     ; 1.091      ;
; 2.858  ; r_clk_counter[5]  ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.085      ;
; 2.858  ; r_clk_counter[3]  ; r_clk_counter[14] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.085      ;
; 2.859  ; r_clk_counter[1]  ; r_clk_counter[10] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.042     ; 1.086      ;
; 2.859  ; r_clk_counter[0]  ; r_clk_counter[12] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.042     ; 1.086      ;
; 2.860  ; r_clk_counter[19] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.245     ; 0.882      ;
; 2.860  ; r_clk_counter[13] ; r_clk_counter[24] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.042     ; 1.085      ;
; 2.887  ; r_clk_counter[7]  ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.251      ;
; 2.887  ; r_clk_counter[5]  ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.251      ;
; 2.888  ; r_clk_counter[1]  ; r_clk_counter[9]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.042     ; 1.057      ;
; 2.888  ; r_clk_counter[3]  ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.250      ;
; 2.896  ; r_clk_counter[7]  ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.047      ;
; 2.896  ; r_clk_counter[5]  ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.047      ;
; 2.897  ; r_clk_counter[3]  ; r_clk_counter[13] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.046      ;
; 2.897  ; r_clk_counter[0]  ; r_clk_counter[11] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.042     ; 1.048      ;
; 2.902  ; r_clk_counter[4]  ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.236      ;
; 2.903  ; r_clk_counter[6]  ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.235      ;
; 2.907  ; r_clk_counter[8]  ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; 0.151      ; 1.231      ;
+--------+-------------------+-------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'MPR121_SCL'                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.232 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[7] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.168     ; 0.577      ;
; 0.232 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[6] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.168     ; 0.577      ;
; 0.232 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[5] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.168     ; 0.577      ;
; 0.232 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[4] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.168     ; 0.577      ;
; 0.232 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[3] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.168     ; 0.577      ;
; 0.232 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[2] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.168     ; 0.577      ;
; 0.232 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[1] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.168     ; 0.577      ;
; 0.232 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[0] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.168     ; 0.577      ;
; 0.522 ; MPR121_controller:u_mpr121|r_i2c_data_shift[5] ; MPR121_controller:u_mpr121|r_i2c_data_shift[6] ; MPR121_SCL   ; MPR121_SCL  ; 1.000        ; -0.025     ; 0.460      ;
; 0.594 ; MPR121_controller:u_mpr121|r_i2c_data_shift[2] ; MPR121_controller:u_mpr121|r_i2c_data_shift[3] ; MPR121_SCL   ; MPR121_SCL  ; 1.000        ; -0.025     ; 0.388      ;
; 0.594 ; MPR121_controller:u_mpr121|r_i2c_data_shift[1] ; MPR121_controller:u_mpr121|r_i2c_data_shift[2] ; MPR121_SCL   ; MPR121_SCL  ; 1.000        ; -0.025     ; 0.388      ;
; 0.595 ; MPR121_controller:u_mpr121|r_i2c_data_shift[0] ; MPR121_controller:u_mpr121|r_i2c_data_shift[1] ; MPR121_SCL   ; MPR121_SCL  ; 1.000        ; -0.025     ; 0.387      ;
; 0.596 ; MPR121_controller:u_mpr121|r_i2c_data_shift[4] ; MPR121_controller:u_mpr121|r_i2c_data_shift[5] ; MPR121_SCL   ; MPR121_SCL  ; 1.000        ; -0.025     ; 0.386      ;
; 0.596 ; MPR121_controller:u_mpr121|r_i2c_data_shift[3] ; MPR121_controller:u_mpr121|r_i2c_data_shift[4] ; MPR121_SCL   ; MPR121_SCL  ; 1.000        ; -0.025     ; 0.386      ;
; 0.598 ; MPR121_controller:u_mpr121|r_i2c_data_shift[6] ; MPR121_controller:u_mpr121|r_i2c_data_shift[7] ; MPR121_SCL   ; MPR121_SCL  ; 1.000        ; -0.025     ; 0.384      ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                               ;
+--------+--------------------------------------------------------+------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                    ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; 0.482  ; MPR121_controller:u_mpr121|r_i2c_data_shift[0]         ; MPR121_controller:u_mpr121|r_i2c_data_o[0]                 ; MPR121_SCL                                     ; CLOCK_50    ; 1.000        ; 0.049      ; 0.544      ;
; 0.541  ; MPR121_controller:u_mpr121|r_i2c_data_shift[6]         ; MPR121_controller:u_mpr121|r_i2c_data_o[6]                 ; MPR121_SCL                                     ; CLOCK_50    ; 1.000        ; 0.049      ; 0.485      ;
; 0.543  ; MPR121_controller:u_mpr121|r_i2c_data_shift[5]         ; MPR121_controller:u_mpr121|r_i2c_data_o[5]                 ; MPR121_SCL                                     ; CLOCK_50    ; 1.000        ; 0.049      ; 0.483      ;
; 0.551  ; MPR121_controller:u_mpr121|r_i2c_data_shift[1]         ; MPR121_controller:u_mpr121|r_i2c_data_o[1]                 ; MPR121_SCL                                     ; CLOCK_50    ; 1.000        ; 0.049      ; 0.475      ;
; 0.554  ; MPR121_controller:u_mpr121|r_i2c_data_shift[7]         ; MPR121_controller:u_mpr121|r_i2c_data_o[7]                 ; MPR121_SCL                                     ; CLOCK_50    ; 1.000        ; 0.049      ; 0.472      ;
; 0.556  ; MPR121_controller:u_mpr121|r_i2c_data_shift[3]         ; MPR121_controller:u_mpr121|r_i2c_data_o[3]                 ; MPR121_SCL                                     ; CLOCK_50    ; 1.000        ; 0.049      ; 0.470      ;
; 0.556  ; MPR121_controller:u_mpr121|r_i2c_data_shift[2]         ; MPR121_controller:u_mpr121|r_i2c_data_o[2]                 ; MPR121_SCL                                     ; CLOCK_50    ; 1.000        ; 0.049      ; 0.470      ;
; 0.557  ; MPR121_controller:u_mpr121|r_i2c_data_shift[4]         ; MPR121_controller:u_mpr121|r_i2c_data_o[4]                 ; MPR121_SCL                                     ; CLOCK_50    ; 1.000        ; 0.049      ; 0.469      ;
; 14.633 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_WAIT1     ; ADS1292_controller:U_ads1292|r_spi_tx_data[0]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.045     ; 5.309      ;
; 14.650 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_WAIT1     ; ADS1292_controller:U_ads1292|r_spi_tx_data[3]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.045     ; 5.292      ;
; 14.681 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_WAIT1     ; ADS1292_controller:U_ads1292|r_spi_tx_data[4]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.045     ; 5.261      ;
; 14.729 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_WAIT1     ; ADS1292_controller:U_ads1292|r_spi_tx_data[1]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.045     ; 5.213      ;
; 14.836 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_INIT      ; ADS1292_controller:U_ads1292|r_spi_tx_data[0]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.041     ; 5.110      ;
; 14.881 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_INIT      ; ADS1292_controller:U_ads1292|r_spi_tx_data[4]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.041     ; 5.065      ;
; 14.915 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_INIT      ; ADS1292_controller:U_ads1292|r_spi_tx_data[3]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.041     ; 5.031      ;
; 14.942 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT2     ; ADS1292_controller:U_ads1292|r_spi_tx_data[0]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.043     ; 5.002      ;
; 14.985 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT2     ; ADS1292_controller:U_ads1292|r_spi_tx_data[4]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.043     ; 4.959      ;
; 14.994 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_INIT      ; ADS1292_controller:U_ads1292|r_spi_tx_data[1]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.041     ; 4.952      ;
; 15.021 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT2     ; ADS1292_controller:U_ads1292|r_spi_tx_data[3]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.043     ; 4.923      ;
; 15.100 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT2     ; ADS1292_controller:U_ads1292|r_spi_tx_data[1]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.043     ; 4.844      ;
; 15.154 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_WAIT1     ; ADS1292_controller:U_ads1292|r_spi_tx_data[2]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.045     ; 4.788      ;
; 15.206 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_INIT      ; ADS1292_controller:U_ads1292|r_spi_tx_data[0]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.023     ; 4.758      ;
; 15.251 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_INIT      ; ADS1292_controller:U_ads1292|r_spi_tx_data[4]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.023     ; 4.713      ;
; 15.285 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_INIT      ; ADS1292_controller:U_ads1292|r_spi_tx_data[3]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.023     ; 4.679      ;
; 15.354 ; ADS1292_controller:U_ads1292|r_number_read[3]          ; ADS1292_controller:U_ads1292|r_spi_tx_data[3]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.026     ; 4.607      ;
; 15.355 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_INIT      ; ADS1292_controller:U_ads1292|r_spi_tx_data[2]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.041     ; 4.591      ;
; 15.364 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_INIT      ; ADS1292_controller:U_ads1292|r_spi_tx_data[1]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.023     ; 4.600      ;
; 15.451 ; ADS1292_controller:U_ads1292|r_number_read[1]          ; ADS1292_controller:U_ads1292|r_spi_tx_data[1]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.026     ; 4.510      ;
; 15.461 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT2     ; ADS1292_controller:U_ads1292|r_spi_tx_data[2]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.043     ; 4.483      ;
; 15.705 ; controller:U_controller|r_ads_din1[0]                  ; ADS1292_controller:U_ads1292|r_spi_tx_data[0]              ; u1|altpll_component|auto_generated|pll1|clk[2] ; CLOCK_50    ; 20.000       ; 1.489      ; 5.691      ;
; 15.716 ; controller:U_controller|r_ads_din1[4]                  ; ADS1292_controller:U_ads1292|r_spi_tx_data[4]              ; u1|altpll_component|auto_generated|pll1|clk[2] ; CLOCK_50    ; 20.000       ; 1.489      ; 5.680      ;
; 15.725 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_INIT      ; ADS1292_controller:U_ads1292|r_spi_tx_data[2]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.023     ; 4.239      ;
; 15.841 ; ADS1292_controller:U_ads1292|r_ads_command[0]          ; ADS1292_controller:U_ads1292|r_spi_tx_data[0]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.041     ; 4.105      ;
; 15.879 ; ADS1292_controller:U_ads1292|r_ads_command[3]          ; ADS1292_controller:U_ads1292|r_spi_tx_data[3]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.041     ; 4.067      ;
; 15.891 ; ADS1292_controller:U_ads1292|r_ads_command[4]          ; ADS1292_controller:U_ads1292|r_spi_tx_data[4]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.041     ; 4.055      ;
; 15.928 ; MPR121_controller:u_mpr121|r_wait_timeout[3]           ; MPR121_controller:u_mpr121|r_state.ST_IDLE                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.048     ; 4.011      ;
; 15.944 ; MPR121_controller:u_mpr121|r_wait_timeout[15]          ; MPR121_controller:u_mpr121|r_state.ST_IDLE                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.048     ; 3.995      ;
; 15.958 ; MPR121_controller:u_mpr121|r_wait_timeout[15]          ; MPR121_controller:u_mpr121|r_mpr121_busy                   ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.048     ; 3.981      ;
; 15.960 ; ADS1292_controller:U_ads1292|r_ads_command[1]          ; ADS1292_controller:U_ads1292|r_spi_tx_data[1]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.041     ; 3.986      ;
; 15.963 ; MPR121_controller:u_mpr121|r_wait_timeout[3]           ; MPR121_controller:u_mpr121|r_mpr121_busy                   ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.048     ; 3.976      ;
; 15.972 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT3     ; ADS1292_controller:U_ads1292|r_number_read[6]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.056     ; 3.959      ;
; 15.976 ; MPR121_controller:u_mpr121|r_wait_timeout[30]          ; MPR121_controller:u_mpr121|r_state.ST_IDLE                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.047     ; 3.964      ;
; 15.990 ; MPR121_controller:u_mpr121|r_wait_timeout[30]          ; MPR121_controller:u_mpr121|r_mpr121_busy                   ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.047     ; 3.950      ;
; 16.022 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT3     ; ADS1292_controller:U_ads1292|r_number_read[5]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.056     ; 3.909      ;
; 16.058 ; MPR121_controller:u_mpr121|r_wait_timeout[28]          ; MPR121_controller:u_mpr121|r_state.ST_IDLE                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.047     ; 3.882      ;
; 16.059 ; ADS1292_controller:U_ads1292|r_number_read[2]          ; ADS1292_controller:U_ads1292|r_spi_tx_data[2]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.026     ; 3.902      ;
; 16.070 ; MPR121_controller:u_mpr121|r_wait_timeout[2]           ; MPR121_controller:u_mpr121|r_state.ST_IDLE                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.048     ; 3.869      ;
; 16.071 ; MPR121_controller:u_mpr121|r_wait_timeout[22]          ; MPR121_controller:u_mpr121|r_state.ST_IDLE                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.047     ; 3.869      ;
; 16.072 ; MPR121_controller:u_mpr121|r_wait_timeout[28]          ; MPR121_controller:u_mpr121|r_mpr121_busy                   ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.047     ; 3.868      ;
; 16.085 ; MPR121_controller:u_mpr121|r_wait_timeout[22]          ; MPR121_controller:u_mpr121|r_mpr121_busy                   ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.047     ; 3.855      ;
; 16.105 ; MPR121_controller:u_mpr121|r_wait_timeout[2]           ; MPR121_controller:u_mpr121|r_mpr121_busy                   ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.048     ; 3.834      ;
; 16.128 ; MPR121_controller:u_mpr121|r_i2c_read                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[9]    ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.032     ; 3.827      ;
; 16.128 ; MPR121_controller:u_mpr121|r_i2c_read                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[13]   ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.032     ; 3.827      ;
; 16.128 ; MPR121_controller:u_mpr121|r_i2c_read                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[14]   ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.032     ; 3.827      ;
; 16.129 ; MPR121_controller:u_mpr121|r_i2c_read                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[8]    ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.032     ; 3.826      ;
; 16.129 ; MPR121_controller:u_mpr121|r_i2c_read                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[12]   ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.032     ; 3.826      ;
; 16.129 ; MPR121_controller:u_mpr121|r_i2c_read                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[15]   ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.032     ; 3.826      ;
; 16.132 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_WAIT1     ; ADS1292_controller:U_ads1292|r_spi_tx_data[7]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.047     ; 3.808      ;
; 16.148 ; MPR121_controller:u_mpr121|r_wait_timeout[29]          ; MPR121_controller:u_mpr121|r_state.ST_IDLE                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.047     ; 3.792      ;
; 16.162 ; MPR121_controller:u_mpr121|r_wait_timeout[29]          ; MPR121_controller:u_mpr121|r_mpr121_busy                   ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.047     ; 3.778      ;
; 16.165 ; MPR121_controller:u_mpr121|r_i2c_writemulti            ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[9]    ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.032     ; 3.790      ;
; 16.165 ; MPR121_controller:u_mpr121|r_i2c_writemulti            ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[13]   ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.032     ; 3.790      ;
; 16.165 ; MPR121_controller:u_mpr121|r_i2c_writemulti            ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[14]   ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.032     ; 3.790      ;
; 16.166 ; MPR121_controller:u_mpr121|r_wait_timeout[21]          ; MPR121_controller:u_mpr121|r_state.ST_IDLE                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.047     ; 3.774      ;
; 16.166 ; MPR121_controller:u_mpr121|r_i2c_writemulti            ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[8]    ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.032     ; 3.789      ;
; 16.166 ; MPR121_controller:u_mpr121|r_i2c_writemulti            ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[12]   ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.032     ; 3.789      ;
; 16.166 ; MPR121_controller:u_mpr121|r_i2c_writemulti            ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[15]   ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.032     ; 3.789      ;
; 16.170 ; MPR121_controller:u_mpr121|r_wait_timeout[0]           ; MPR121_controller:u_mpr121|r_state.ST_IDLE                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.048     ; 3.769      ;
; 16.175 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT2     ; ADS1292_controller:U_ads1292|r_spi_tx_data[7]              ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.045     ; 3.767      ;
; 16.178 ; MPR121_controller:u_mpr121|r_i2c_write                 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[9]    ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.044     ; 3.765      ;
; 16.178 ; MPR121_controller:u_mpr121|r_i2c_write                 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[13]   ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.044     ; 3.765      ;
; 16.178 ; MPR121_controller:u_mpr121|r_i2c_write                 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[14]   ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.044     ; 3.765      ;
; 16.179 ; MPR121_controller:u_mpr121|r_i2c_write                 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[8]    ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.044     ; 3.764      ;
; 16.179 ; MPR121_controller:u_mpr121|r_i2c_write                 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[12]   ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.044     ; 3.764      ;
; 16.179 ; MPR121_controller:u_mpr121|r_i2c_write                 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[15]   ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.044     ; 3.764      ;
; 16.180 ; MPR121_controller:u_mpr121|r_wait_timeout[21]          ; MPR121_controller:u_mpr121|r_mpr121_busy                   ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.047     ; 3.760      ;
; 16.184 ; MPR121_controller:u_mpr121|r_wait_timeout[31]          ; MPR121_controller:u_mpr121|r_state.ST_IDLE                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.047     ; 3.756      ;
; 16.196 ; MPR121_controller:u_mpr121|r_wait_timeout[17]          ; MPR121_controller:u_mpr121|r_state.ST_IDLE                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.047     ; 3.744      ;
; 16.198 ; MPR121_controller:u_mpr121|r_wait_timeout[31]          ; MPR121_controller:u_mpr121|r_mpr121_busy                   ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.047     ; 3.742      ;
; 16.205 ; MPR121_controller:u_mpr121|r_wait_timeout[0]           ; MPR121_controller:u_mpr121|r_mpr121_busy                   ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.048     ; 3.734      ;
; 16.210 ; MPR121_controller:u_mpr121|r_wait_timeout[17]          ; MPR121_controller:u_mpr121|r_mpr121_busy                   ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.047     ; 3.730      ;
; 16.217 ; MPR121_controller:u_mpr121|r_wait_timeout[27]          ; MPR121_controller:u_mpr121|r_state.ST_IDLE                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.047     ; 3.723      ;
; 16.230 ; MPR121_controller:u_mpr121|r_i2c_read                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[3]    ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.035     ; 3.722      ;
; 16.230 ; MPR121_controller:u_mpr121|r_i2c_read                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[4]    ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.035     ; 3.722      ;
; 16.230 ; MPR121_controller:u_mpr121|r_i2c_read                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[5]    ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.035     ; 3.722      ;
; 16.230 ; MPR121_controller:u_mpr121|r_i2c_read                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[6]    ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.035     ; 3.722      ;
; 16.231 ; MPR121_controller:u_mpr121|r_wait_timeout[27]          ; MPR121_controller:u_mpr121|r_mpr121_busy                   ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.047     ; 3.709      ;
; 16.233 ; MPR121_controller:u_mpr121|r_wait_timeout[5]           ; MPR121_controller:u_mpr121|r_state.ST_IDLE                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.048     ; 3.706      ;
; 16.236 ; MPR121_controller:u_mpr121|r_wait_timeout[15]          ; MPR121_controller:u_mpr121|r_state.ST_I2C_READ_WAIT_FINISH ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.017     ; 3.734      ;
; 16.238 ; MPR121_controller:u_mpr121|r_wait_timeout[1]           ; MPR121_controller:u_mpr121|r_state.ST_IDLE                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.048     ; 3.701      ;
; 16.247 ; MPR121_controller:u_mpr121|r_wait_timeout[7]           ; MPR121_controller:u_mpr121|r_state.ST_IDLE                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.048     ; 3.692      ;
; 16.268 ; MPR121_controller:u_mpr121|r_wait_timeout[5]           ; MPR121_controller:u_mpr121|r_mpr121_busy                   ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.048     ; 3.671      ;
; 16.268 ; MPR121_controller:u_mpr121|r_wait_timeout[30]          ; MPR121_controller:u_mpr121|r_state.ST_I2C_READ_WAIT_FINISH ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.016     ; 3.703      ;
; 16.269 ; MPR121_controller:u_mpr121|r_wait_timeout[19]          ; MPR121_controller:u_mpr121|r_state.ST_IDLE                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.047     ; 3.671      ;
; 16.271 ; MPR121_controller:u_mpr121|r_wait_timeout[18]          ; MPR121_controller:u_mpr121|r_state.ST_IDLE                 ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.047     ; 3.669      ;
; 16.273 ; MPR121_controller:u_mpr121|r_wait_timeout[1]           ; MPR121_controller:u_mpr121|r_mpr121_busy                   ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.048     ; 3.666      ;
; 16.278 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|addr_reg[0] ; MPR121_controller:u_mpr121|i2c_master:Ui2c|sda_o_reg       ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.040     ; 3.669      ;
; 16.279 ; MPR121_controller:u_mpr121|r_i2c_writemulti            ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[3]    ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.035     ; 3.673      ;
; 16.279 ; MPR121_controller:u_mpr121|r_i2c_writemulti            ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[4]    ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.035     ; 3.673      ;
; 16.279 ; MPR121_controller:u_mpr121|r_i2c_writemulti            ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[5]    ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.035     ; 3.673      ;
+--------+--------------------------------------------------------+------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.023 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|phy_state_reg.PHY_STATE_IDLE   ; MPR121_controller:u_mpr121|i2c_master:Ui2c|scl_o_reg                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.921      ; 1.028      ;
; 0.113 ; MPR121_controller:u_mpr121|r_i2c_data_shift[7]                            ; MPR121_controller:u_mpr121|r_i2c_data_o[7]                                ; MPR121_SCL   ; CLOCK_50    ; 0.000        ; 0.169      ; 0.396      ;
; 0.114 ; MPR121_controller:u_mpr121|r_i2c_data_shift[4]                            ; MPR121_controller:u_mpr121|r_i2c_data_o[4]                                ; MPR121_SCL   ; CLOCK_50    ; 0.000        ; 0.169      ; 0.397      ;
; 0.114 ; MPR121_controller:u_mpr121|r_i2c_data_shift[2]                            ; MPR121_controller:u_mpr121|r_i2c_data_o[2]                                ; MPR121_SCL   ; CLOCK_50    ; 0.000        ; 0.169      ; 0.397      ;
; 0.115 ; MPR121_controller:u_mpr121|r_i2c_data_shift[3]                            ; MPR121_controller:u_mpr121|r_i2c_data_o[3]                                ; MPR121_SCL   ; CLOCK_50    ; 0.000        ; 0.169      ; 0.398      ;
; 0.119 ; MPR121_controller:u_mpr121|r_i2c_data_shift[1]                            ; MPR121_controller:u_mpr121|r_i2c_data_o[1]                                ; MPR121_SCL   ; CLOCK_50    ; 0.000        ; 0.169      ; 0.402      ;
; 0.125 ; MPR121_controller:u_mpr121|r_i2c_data_shift[5]                            ; MPR121_controller:u_mpr121|r_i2c_data_o[5]                                ; MPR121_SCL   ; CLOCK_50    ; 0.000        ; 0.169      ; 0.408      ;
; 0.126 ; MPR121_controller:u_mpr121|r_i2c_data_shift[6]                            ; MPR121_controller:u_mpr121|r_i2c_data_o[6]                                ; MPR121_SCL   ; CLOCK_50    ; 0.000        ; 0.169      ; 0.409      ;
; 0.175 ; MPR121_controller:u_mpr121|r_i2c_data_shift[0]                            ; MPR121_controller:u_mpr121|r_i2c_data_o[0]                                ; MPR121_SCL   ; CLOCK_50    ; 0.000        ; 0.169      ; 0.458      ;
; 0.182 ; MPR121_controller:u_mpr121|r_state.ST_I2C_READ_WAIT_DATA                  ; MPR121_controller:u_mpr121|r_state.ST_I2C_READ_WAIT_DATA                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|r_i2c_cmd_valid                                ; MPR121_controller:u_mpr121|r_i2c_cmd_valid                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|r_state.ST_I2C_WRITE_WAIT_FINISH               ; MPR121_controller:u_mpr121|r_state.ST_I2C_WRITE_WAIT_FINISH               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|r_i2c_rst                                      ; MPR121_controller:u_mpr121|r_i2c_rst                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|r_i2c_stop                                     ; MPR121_controller:u_mpr121|r_i2c_stop                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|r_i2c_data_in_last                             ; MPR121_controller:u_mpr121|r_i2c_data_in_last                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|r_i2c_data_in_valid                            ; MPR121_controller:u_mpr121|r_i2c_data_in_valid                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|r_i2c_write                                    ; MPR121_controller:u_mpr121|r_i2c_write                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|r_i2c_data_out_ready                           ; MPR121_controller:u_mpr121|r_i2c_data_out_ready                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|r_i2c_writemulti                               ; MPR121_controller:u_mpr121|r_i2c_writemulti                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|r_i2c_start                                    ; MPR121_controller:u_mpr121|r_i2c_start                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|r_i2c_read                                     ; MPR121_controller:u_mpr121|r_i2c_read                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|r_state.ST_I2C_READ_2                          ; MPR121_controller:u_mpr121|r_state.ST_I2C_READ_2                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|r_state.ST_I2C_READ_1                          ; MPR121_controller:u_mpr121|r_state.ST_I2C_READ_1                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|data_out_valid_reg             ; MPR121_controller:u_mpr121|i2c_master:Ui2c|data_out_valid_reg             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[0]                   ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[1]                   ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[2]                   ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[7]                   ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[8]                   ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[9]                   ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[10]                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[11]                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[11]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[12]                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[13]                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[13]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[14]                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[15]                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg.STATE_WRITE_2        ; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg.STATE_WRITE_2        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg.STATE_ADDRESS_1      ; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg.STATE_ADDRESS_1      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg.STATE_START_WAIT     ; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg.STATE_START_WAIT     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bit_count_reg[1]               ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bit_count_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bit_count_reg[3]               ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bit_count_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bit_count_reg[2]               ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bit_count_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|addr_reg[0]                    ; MPR121_controller:u_mpr121|i2c_master:Ui2c|addr_reg[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|last_reg                       ; MPR121_controller:u_mpr121|i2c_master:Ui2c|last_reg                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[16]                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[16]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|phy_rx_data_reg                ; MPR121_controller:u_mpr121|i2c_master:Ui2c|phy_rx_data_reg                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|phy_state_reg.PHY_STATE_ACTIVE ; MPR121_controller:u_mpr121|i2c_master:Ui2c|phy_state_reg.PHY_STATE_ACTIVE ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bus_active_reg                 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bus_active_reg                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2             ; MPR121_controller:u_mpr121|r_state.ST_I2C_WRITE_PREPAIR_DATA2             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA                 ; MPR121_controller:u_mpr121|r_state.ST_I2C_WRITE_SEND_DATA                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; MPR121_controller:u_mpr121|r_state.ST_I2C_WRITE_GET_DATA                  ; MPR121_controller:u_mpr121|r_state.ST_I2C_WRITE_GET_DATA                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|spi_master:Uspi|r_sclk                       ; ADS1292_controller:U_ads1292|spi_master:Uspi|r_sclk                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|r_spi_tx_data[7]                             ; ADS1292_controller:U_ads1292|r_spi_tx_data[7]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout_valid                   ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout_valid                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|r_counter[23]                                ; ADS1292_controller:U_ads1292|r_counter[23]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|r_counter[24]                                ; ADS1292_controller:U_ads1292|r_counter[24]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|r_counter[26]                                ; ADS1292_controller:U_ads1292|r_counter[26]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|r_counter[25]                                ; ADS1292_controller:U_ads1292|r_counter[25]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|r_counter[27]                                ; ADS1292_controller:U_ads1292|r_counter[27]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|r_counter[28]                                ; ADS1292_controller:U_ads1292|r_counter[28]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|r_counter[31]                                ; ADS1292_controller:U_ads1292|r_counter[31]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|r_counter[29]                                ; ADS1292_controller:U_ads1292|r_counter[29]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|r_counter[30]                                ; ADS1292_controller:U_ads1292|r_counter[30]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|r_state.ST_DATAREAD_INIT                     ; ADS1292_controller:U_ads1292|r_state.ST_DATAREAD_INIT                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT3                        ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT3                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_SEND_DATA                    ; ADS1292_controller:U_ads1292|r_state.ST_WREG_SEND_DATA                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_SEND_DUMMY                   ; ADS1292_controller:U_ads1292|r_state.ST_RREG_SEND_DUMMY                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_GETDATA                      ; ADS1292_controller:U_ads1292|r_state.ST_RREG_GETDATA                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|r_state.ST_SYSCMD_WAIT                       ; ADS1292_controller:U_ads1292|r_state.ST_SYSCMD_WAIT                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_SEND1                        ; ADS1292_controller:U_ads1292|r_state.ST_RREG_SEND1                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_SEND2                        ; ADS1292_controller:U_ads1292|r_state.ST_RREG_SEND2                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|r_state.ST_RREG_WAIT2                        ; ADS1292_controller:U_ads1292|r_state.ST_RREG_WAIT2                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT2                        ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT2                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_SEND2                        ; ADS1292_controller:U_ads1292|r_state.ST_WREG_SEND2                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT1                        ; ADS1292_controller:U_ads1292|r_state.ST_WREG_WAIT1                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|r_state.ST_WREG_SEND1                        ; ADS1292_controller:U_ads1292|r_state.ST_WREG_SEND1                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|r_state.ST_RDATAC_GETDATA                    ; ADS1292_controller:U_ads1292|r_state.ST_RDATAC_GETDATA                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|r_state.ST_SYSCMD_WARMUP                     ; ADS1292_controller:U_ads1292|r_state.ST_SYSCMD_WARMUP                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[7]                      ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[2]                      ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[2]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[5]                      ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[1]                      ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[4]                      ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[0]                      ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[3]                      ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[6]                      ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg.STATE_IDLE           ; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg.STATE_IDLE           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; ADS1292_controller:U_ads1292|r_state.ST_IDLE                              ; ADS1292_controller:U_ads1292|r_state.ST_IDLE                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ADS1292_controller:U_ads1292|r_sys_mode.SYS_MODE_RDATAC                   ; ADS1292_controller:U_ads1292|r_sys_mode.SYS_MODE_RDATAC                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.190 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[0]                      ; ADS1292_controller:U_ads1292|r_spi_rx_data[0]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.313      ;
; 0.190 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bit_count_reg[0]               ; MPR121_controller:u_mpr121|i2c_master:Ui2c|bit_count_reg[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_scl_reg                  ; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_scl_reg                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; MPR121_controller:u_mpr121|r_i2c_reg_addr[7]                              ; MPR121_controller:u_mpr121|r_i2c_data_i[7]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[6]                      ; ADS1292_controller:U_ads1292|r_spi_rx_data[6]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[1]                      ; ADS1292_controller:U_ads1292|r_spi_rx_data[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; ADS1292_controller:U_ads1292|spi_master:Uspi|dout[5]                      ; ADS1292_controller:U_ads1292|r_spi_rx_data[5]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; ADS1292_controller:U_ads1292|r_sys_mode.SYS_MODE_RDATAC                   ; ADS1292_controller:U_ads1292|r_mode_read_data_continue                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; ADS1292_controller:U_ads1292|r_spi_rx_data[47]                            ; ADS1292_controller:U_ads1292|r_spi_rx_data[55]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; ADS1292_controller:U_ads1292|r_spi_rx_data[31]                            ; ADS1292_controller:U_ads1292|r_spi_rx_data[39]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; MPR121_controller:u_mpr121|r_i2c_reg_addr[3]                              ; MPR121_controller:u_mpr121|r_i2c_data_i[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.316      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                                                                                                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.148 ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3] ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.479      ;
; 0.159 ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2] ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.490      ;
; 0.175 ; uart_regs:Uregs|uart_transmitter:transmitter|counter[1]                   ; uart_regs:Uregs|uart_transmitter:transmitter|counter[1]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[1]                      ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[1]                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.182 ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[0]                      ; uart_regs:Uregs|uart_receiver:receiver|rcounter16[0]                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; uart_regs:Uregs|lsr0r                                                     ; uart_regs:Uregs|lsr0r                                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]          ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]          ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]          ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; uart_regs:Uregs|uart_receiver:receiver|rparity_xor                        ; uart_regs:Uregs|uart_receiver:receiver|rparity_xor                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:Uregs|uart_receiver:receiver|rparity_error                      ; uart_regs:Uregs|uart_receiver:receiver|rparity_error                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:Uregs|uart_transmitter:transmitter|tf_pop                       ; uart_regs:Uregs|uart_transmitter:transmitter|tf_pop                                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[2]               ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[2]                                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[1]               ; uart_regs:Uregs|uart_transmitter:transmitter|bit_counter[1]                                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[2]                    ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[2]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[0]                    ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[0]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[1]                    ; uart_regs:Uregs|uart_receiver:receiver|rbit_counter[1]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:Uregs|uart_receiver:receiver|rframing_error                     ; uart_regs:Uregs|uart_receiver:receiver|rframing_error                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:Uregs|uart_receiver:receiver|rstate[1]                          ; uart_regs:Uregs|uart_receiver:receiver|rstate[1]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:Uregs|uart_receiver:receiver|rstate[2]                          ; uart_regs:Uregs|uart_receiver:receiver|rstate[2]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[2]                      ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[2]                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[0]                      ; uart_regs:Uregs|uart_receiver:receiver|rf_data_in[0]                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:Uregs|uart_receiver:receiver|rf_push                            ; uart_regs:Uregs|uart_receiver:receiver|rf_push                                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controller:U_controller|pre_state2.ST_ADS_RDATAC_INIT                     ; controller:U_controller|pre_state2.ST_ADS_RDATAC_INIT                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controller:U_controller|pre_state2.ST_ADS_WREG_INIT                       ; controller:U_controller|pre_state2.ST_ADS_WREG_INIT                                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controller:U_controller|pre_state2.ST_WRITE_MPR_INIT                      ; controller:U_controller|pre_state2.ST_WRITE_MPR_INIT                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controller:U_controller|pre_state2.ST_ADS_RREG_INIT                       ; controller:U_controller|pre_state2.ST_ADS_RREG_INIT                                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controller:U_controller|pre_state2.ST_IDLE                                ; controller:U_controller|pre_state2.ST_IDLE                                                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controller:U_controller|pre_state1.ST_GET_FIRST_PARA                      ; controller:U_controller|pre_state1.ST_GET_FIRST_PARA                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controller:U_controller|pre_state1.ST_GET_SECOND_PARA                     ; controller:U_controller|pre_state1.ST_GET_SECOND_PARA                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controller:U_controller|pre_state1.ST_IDLE                                ; controller:U_controller|pre_state1.ST_IDLE                                                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controller:U_controller|pre_state2.ST_ADS_SYSCMD_INIT                     ; controller:U_controller|pre_state2.ST_ADS_SYSCMD_INIT                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controller:U_controller|uart_re_o                                         ; controller:U_controller|uart_re_o                                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controller:U_controller|r_second_para[0]                                  ; controller:U_controller|r_second_para[0]                                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controller:U_controller|r_second_para[1]                                  ; controller:U_controller|r_second_para[1]                                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controller:U_controller|r_second_para[3]                                  ; controller:U_controller|r_second_para[3]                                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controller:U_controller|r_second_para[2]                                  ; controller:U_controller|r_second_para[2]                                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:Uregs|lsr4r                                                     ; uart_regs:Uregs|lsr4r                                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:Uregs|lsr3r                                                     ; uart_regs:Uregs|lsr3r                                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:Uregs|lsr2r                                                     ; uart_regs:Uregs|lsr2r                                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:Uregs|lsr7r                                                     ; uart_regs:Uregs|lsr7r                                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:Uregs|rf_pop                                                    ; uart_regs:Uregs|rf_pop                                                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:Uregs|lsr5r                                                     ; uart_regs:Uregs|lsr5r                                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2] ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3] ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1] ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controller:U_controller|state.ST_MPR_SENDPC_WAIT                          ; controller:U_controller|state.ST_MPR_SENDPC_WAIT                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controller:U_controller|state.ST_SEND_TEST_CHAR_WAIT                      ; controller:U_controller|state.ST_SEND_TEST_CHAR_WAIT                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controller:U_controller|uart_wdata_o[0]                                   ; controller:U_controller|uart_wdata_o[0]                                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controller:U_controller|uart_wdata_o[4]                                   ; controller:U_controller|uart_wdata_o[4]                                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controller:U_controller|uart_wdata_o[1]                                   ; controller:U_controller|uart_wdata_o[1]                                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_regs:Uregs|msr[1]                                                    ; uart_regs:Uregs|msr[1]                                                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; uart_regs:Uregs|uart_transmitter:transmitter|bit_out                      ; uart_regs:Uregs|uart_transmitter:transmitter|bit_out                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_regs:Uregs|uart_transmitter:transmitter|stx_o_tmp                    ; uart_regs:Uregs|uart_transmitter:transmitter|stx_o_tmp                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_regs:Uregs|uart_transmitter:transmitter|tstate[1]                    ; uart_regs:Uregs|uart_transmitter:transmitter|tstate[1]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_regs:Uregs|uart_transmitter:transmitter|tstate[0]                    ; uart_regs:Uregs|uart_transmitter:transmitter|tstate[0]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_regs:Uregs|uart_receiver:receiver|rshift[7]                          ; uart_regs:Uregs|uart_receiver:receiver|rshift[7]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_regs:Uregs|uart_receiver:receiver|rshift[6]                          ; uart_regs:Uregs|uart_receiver:receiver|rshift[6]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_regs:Uregs|uart_receiver:receiver|rparity                            ; uart_regs:Uregs|uart_receiver:receiver|rparity                                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; controller:U_controller|r_second_para[5]                                  ; controller:U_controller|r_second_para[5]                                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; controller:U_controller|uart_addr_o[1]                                    ; controller:U_controller|uart_addr_o[1]                                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; controller:U_controller|uart_addr_o[0]                                    ; controller:U_controller|uart_addr_o[0]                                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; controller:U_controller|r_second_para[7]                                  ; controller:U_controller|r_second_para[7]                                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; controller:U_controller|r_second_para[4]                                  ; controller:U_controller|r_second_para[4]                                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; controller:U_controller|r_second_para[6]                                  ; controller:U_controller|r_second_para[6]                                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_regs:Uregs|lsr6r                                                     ; uart_regs:Uregs|lsr6r                                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; controller:U_controller|state.ST_ADS_RREG_INIT                            ; controller:U_controller|state.ST_ADS_RREG_INIT                                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; controller:U_controller|state.ST_ADS_WREG_INIT                            ; controller:U_controller|state.ST_ADS_WREG_INIT                                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; controller:U_controller|state.ST_ADS_RDATAC_INIT                          ; controller:U_controller|state.ST_ADS_RDATAC_INIT                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]    ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]    ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; controller:U_controller|state.ST_MPR_SENDPC_WAIT_3                        ; controller:U_controller|state.ST_MPR_SENDPC_WAIT_3                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; controller:U_controller|state.ST_ADS_SENDPC_WAIT_2                        ; controller:U_controller|state.ST_ADS_SENDPC_WAIT_2                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; controller:U_controller|state.ST_ADS_SENDPC_WAIT                          ; controller:U_controller|state.ST_ADS_SENDPC_WAIT                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; controller:U_controller|state.ST_MPR_SENDPC_WAIT_2                        ; controller:U_controller|state.ST_MPR_SENDPC_WAIT_2                                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; controller:U_controller|uart_wdata_o[5]                                   ; controller:U_controller|uart_wdata_o[5]                                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; controller:U_controller|r_ads_cmd_sys                                     ; controller:U_controller|r_ads_cmd_sys                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; controller:U_controller|r_ads_cmd_data_read                               ; controller:U_controller|r_ads_cmd_data_read                                                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; controller:U_controller|r_ads_cmd_reg                                     ; controller:U_controller|r_ads_cmd_reg                                                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; controller:U_controller|r_ads_sendpc_limit[3]                             ; controller:U_controller|r_ads_sendpc_limit[3]                                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; controller:U_controller|r_ads_sendpc_limit[0]                             ; controller:U_controller|r_ads_sendpc_limit[0]                                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; controller:U_controller|state.ST_ADS_SYSCMD_WAIT                          ; controller:U_controller|state.ST_ADS_SYSCMD_WAIT                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; controller:U_controller|r_mpr_wen                                         ; controller:U_controller|r_mpr_wen                                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; controller:U_controller|r_mpr_ren                                         ; controller:U_controller|r_mpr_ren                                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; controller:U_controller|state.ST_READ_MPR_WAIT                            ; controller:U_controller|state.ST_READ_MPR_WAIT                                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; controller:U_controller|state.ST_WRITE_MPR_WAIT                           ; controller:U_controller|state.ST_WRITE_MPR_WAIT                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; controller:U_controller|uart_wdata_o[7]                                   ; controller:U_controller|uart_wdata_o[7]                                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; controller:U_controller|uart_wdata_o[3]                                   ; controller:U_controller|uart_wdata_o[3]                                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.189 ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]          ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; controller:U_controller|r_ads_dout[55]                                    ; controller:U_controller|r_ads_dout[63]                                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.313      ;
; 0.190 ; uart_regs:Uregs|uart_transmitter:transmitter|counter[0]                   ; uart_regs:Uregs|uart_transmitter:transmitter|counter[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; uart_regs:Uregs|uart_receiver:receiver|rstate[3]                          ; uart_regs:Uregs|uart_receiver:receiver|rstate[3]                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; uart_regs:Uregs|msi_reset                                                 ; uart_regs:Uregs|msi_reset                                                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; controller:U_controller|r_MPR_irq                                         ; controller:U_controller|r_MPR_irq                                                                                                                                 ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]    ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; controller:U_controller|r_ads_dout[27]                                    ; controller:U_controller|r_ads_dout[35]                                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; controller:U_controller|r_ads_dout[37]                                    ; controller:U_controller|r_ads_dout[45]                                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; controller:U_controller|r_ads_dout[50]                                    ; controller:U_controller|r_ads_dout[58]                                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; controller:U_controller|r_ads_dout[18]                                    ; controller:U_controller|r_ads_dout[26]                                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; controller:U_controller|r_ads_dout[58]                                    ; controller:U_controller|r_ads_dout[66]                                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.315      ;
+-------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[3]'                                                                                                              ;
+-------+-------------------+-------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.186 ; r_clk_counter[24] ; r_clk_counter[24] ; r_clk_counter[24]                              ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.019      ; 0.494      ;
; 0.188 ; r_clk_counter[0]  ; r_clk_counter[0]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.314      ;
; 0.245 ; r_clk_counter[17] ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.574      ;
; 0.248 ; r_clk_counter[17] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.577      ;
; 0.280 ; r_clk_counter[18] ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.414      ;
; 0.281 ; r_clk_counter[22] ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.415      ;
; 0.281 ; r_clk_counter[20] ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.415      ;
; 0.281 ; r_clk_counter[19] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.415      ;
; 0.282 ; r_clk_counter[23] ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.416      ;
; 0.282 ; r_clk_counter[21] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.416      ;
; 0.286 ; r_clk_counter[12] ; r_clk_counter[12] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.412      ;
; 0.287 ; r_clk_counter[10] ; r_clk_counter[10] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.413      ;
; 0.287 ; r_clk_counter[8]  ; r_clk_counter[8]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.413      ;
; 0.287 ; r_clk_counter[2]  ; r_clk_counter[2]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.413      ;
; 0.288 ; r_clk_counter[16] ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; r_clk_counter[14] ; r_clk_counter[14] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; r_clk_counter[4]  ; r_clk_counter[4]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; r_clk_counter[3]  ; r_clk_counter[3]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.414      ;
; 0.289 ; r_clk_counter[13] ; r_clk_counter[13] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; r_clk_counter[11] ; r_clk_counter[11] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; r_clk_counter[6]  ; r_clk_counter[6]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; r_clk_counter[5]  ; r_clk_counter[5]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.415      ;
; 0.290 ; r_clk_counter[17] ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; r_clk_counter[15] ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; r_clk_counter[9]  ; r_clk_counter[9]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; r_clk_counter[7]  ; r_clk_counter[7]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.416      ;
; 0.294 ; r_clk_counter[0]  ; r_clk_counter[1]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.420      ;
; 0.297 ; r_clk_counter[16] ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.626      ;
; 0.300 ; r_clk_counter[16] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.629      ;
; 0.311 ; r_clk_counter[17] ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.640      ;
; 0.311 ; r_clk_counter[15] ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.640      ;
; 0.314 ; r_clk_counter[17] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.643      ;
; 0.314 ; r_clk_counter[15] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.643      ;
; 0.360 ; r_clk_counter[1]  ; r_clk_counter[1]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.486      ;
; 0.363 ; r_clk_counter[16] ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.692      ;
; 0.363 ; r_clk_counter[14] ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.692      ;
; 0.366 ; r_clk_counter[16] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.695      ;
; 0.366 ; r_clk_counter[14] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.695      ;
; 0.376 ; r_clk_counter[13] ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.705      ;
; 0.377 ; r_clk_counter[17] ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.706      ;
; 0.377 ; r_clk_counter[15] ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.706      ;
; 0.379 ; r_clk_counter[13] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.708      ;
; 0.380 ; r_clk_counter[17] ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.709      ;
; 0.380 ; r_clk_counter[15] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.709      ;
; 0.429 ; r_clk_counter[18] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.563      ;
; 0.429 ; r_clk_counter[12] ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.243      ; 0.756      ;
; 0.429 ; r_clk_counter[16] ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.758      ;
; 0.429 ; r_clk_counter[14] ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.758      ;
; 0.430 ; r_clk_counter[20] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.564      ;
; 0.430 ; r_clk_counter[22] ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.564      ;
; 0.432 ; r_clk_counter[12] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.243      ; 0.759      ;
; 0.432 ; r_clk_counter[16] ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.761      ;
; 0.432 ; r_clk_counter[14] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.761      ;
; 0.436 ; r_clk_counter[2]  ; r_clk_counter[3]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.562      ;
; 0.436 ; r_clk_counter[10] ; r_clk_counter[11] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.562      ;
; 0.436 ; r_clk_counter[8]  ; r_clk_counter[9]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.562      ;
; 0.437 ; r_clk_counter[12] ; r_clk_counter[13] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.561      ;
; 0.437 ; r_clk_counter[4]  ; r_clk_counter[5]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.563      ;
; 0.437 ; r_clk_counter[16] ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.563      ;
; 0.437 ; r_clk_counter[14] ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.563      ;
; 0.438 ; r_clk_counter[6]  ; r_clk_counter[7]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.564      ;
; 0.439 ; r_clk_counter[19] ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.573      ;
; 0.440 ; r_clk_counter[21] ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.574      ;
; 0.442 ; r_clk_counter[19] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.576      ;
; 0.442 ; r_clk_counter[13] ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.771      ;
; 0.443 ; r_clk_counter[21] ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.577      ;
; 0.443 ; r_clk_counter[15] ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.772      ;
; 0.444 ; r_clk_counter[11] ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.243      ; 0.771      ;
; 0.445 ; r_clk_counter[13] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.774      ;
; 0.446 ; r_clk_counter[3]  ; r_clk_counter[4]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.572      ;
; 0.446 ; r_clk_counter[15] ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.775      ;
; 0.447 ; r_clk_counter[11] ; r_clk_counter[12] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; r_clk_counter[0]  ; r_clk_counter[2]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; r_clk_counter[13] ; r_clk_counter[14] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; r_clk_counter[5]  ; r_clk_counter[6]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; r_clk_counter[11] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.243      ; 0.774      ;
; 0.448 ; r_clk_counter[9]  ; r_clk_counter[10] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; r_clk_counter[7]  ; r_clk_counter[8]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; r_clk_counter[15] ; r_clk_counter[16] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; r_clk_counter[3]  ; r_clk_counter[5]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; r_clk_counter[0]  ; r_clk_counter[3]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; r_clk_counter[13] ; r_clk_counter[15] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; r_clk_counter[5]  ; r_clk_counter[7]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; r_clk_counter[9]  ; r_clk_counter[11] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; r_clk_counter[7]  ; r_clk_counter[9]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; r_clk_counter[15] ; r_clk_counter[17] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; r_clk_counter[11] ; r_clk_counter[13] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.576      ;
; 0.492 ; r_clk_counter[18] ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.626      ;
; 0.493 ; r_clk_counter[20] ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.627      ;
; 0.495 ; r_clk_counter[18] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.629      ;
; 0.495 ; r_clk_counter[12] ; r_clk_counter[20] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.243      ; 0.822      ;
; 0.495 ; r_clk_counter[14] ; r_clk_counter[22] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.824      ;
; 0.496 ; r_clk_counter[20] ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.630      ;
; 0.496 ; r_clk_counter[10] ; r_clk_counter[18] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.243      ; 0.823      ;
; 0.498 ; r_clk_counter[12] ; r_clk_counter[21] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.243      ; 0.825      ;
; 0.498 ; r_clk_counter[14] ; r_clk_counter[23] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.827      ;
; 0.499 ; r_clk_counter[2]  ; r_clk_counter[4]  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.625      ;
; 0.499 ; r_clk_counter[10] ; r_clk_counter[12] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.625      ;
; 0.499 ; r_clk_counter[10] ; r_clk_counter[19] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.243      ; 0.826      ;
; 0.499 ; r_clk_counter[8]  ; r_clk_counter[10] ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.625      ;
+-------+-------------------+-------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'MPR121_SCL'                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.216 ; MPR121_controller:u_mpr121|r_i2c_data_shift[6] ; MPR121_controller:u_mpr121|r_i2c_data_shift[7] ; MPR121_SCL   ; MPR121_SCL  ; 0.000        ; 0.025      ; 0.325      ;
; 0.217 ; MPR121_controller:u_mpr121|r_i2c_data_shift[4] ; MPR121_controller:u_mpr121|r_i2c_data_shift[5] ; MPR121_SCL   ; MPR121_SCL  ; 0.000        ; 0.025      ; 0.326      ;
; 0.217 ; MPR121_controller:u_mpr121|r_i2c_data_shift[3] ; MPR121_controller:u_mpr121|r_i2c_data_shift[4] ; MPR121_SCL   ; MPR121_SCL  ; 0.000        ; 0.025      ; 0.326      ;
; 0.218 ; MPR121_controller:u_mpr121|r_i2c_data_shift[2] ; MPR121_controller:u_mpr121|r_i2c_data_shift[3] ; MPR121_SCL   ; MPR121_SCL  ; 0.000        ; 0.025      ; 0.327      ;
; 0.218 ; MPR121_controller:u_mpr121|r_i2c_data_shift[0] ; MPR121_controller:u_mpr121|r_i2c_data_shift[1] ; MPR121_SCL   ; MPR121_SCL  ; 0.000        ; 0.025      ; 0.327      ;
; 0.219 ; MPR121_controller:u_mpr121|r_i2c_data_shift[1] ; MPR121_controller:u_mpr121|r_i2c_data_shift[2] ; MPR121_SCL   ; MPR121_SCL  ; 0.000        ; 0.025      ; 0.328      ;
; 0.277 ; MPR121_controller:u_mpr121|r_i2c_data_shift[5] ; MPR121_controller:u_mpr121|r_i2c_data_shift[6] ; MPR121_SCL   ; MPR121_SCL  ; 0.000        ; 0.025      ; 0.386      ;
; 0.521 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[7] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; -0.047     ; 0.588      ;
; 0.521 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[6] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; -0.047     ; 0.588      ;
; 0.521 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[5] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; -0.047     ; 0.588      ;
; 0.521 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[4] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; -0.047     ; 0.588      ;
; 0.521 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[3] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; -0.047     ; 0.588      ;
; 0.521 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[2] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; -0.047     ; 0.588      ;
; 0.521 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[1] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; -0.047     ; 0.588      ;
; 0.521 ; MPR121_controller:u_mpr121|r_get_i2c_read_done ; MPR121_controller:u_mpr121|r_i2c_data_shift[0] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; -0.047     ; 0.588      ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'MPR121_SCL'                                                                                                                                 ;
+-------+----------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.089 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[7] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.168     ; 0.720      ;
; 0.089 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[6] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.168     ; 0.720      ;
; 0.089 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[5] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.168     ; 0.720      ;
; 0.089 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[4] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.168     ; 0.720      ;
; 0.089 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[3] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.168     ; 0.720      ;
; 0.089 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[2] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.168     ; 0.720      ;
; 0.089 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[1] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.168     ; 0.720      ;
; 0.089 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[0] ; CLOCK_50     ; MPR121_SCL  ; 1.000        ; -0.168     ; 0.720      ;
+-------+----------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'MPR121_SCL'                                                                                                                                  ;
+-------+----------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.549 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[7] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; -0.047     ; 0.616      ;
; 0.549 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[6] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; -0.047     ; 0.616      ;
; 0.549 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[5] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; -0.047     ; 0.616      ;
; 0.549 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[4] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; -0.047     ; 0.616      ;
; 0.549 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[3] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; -0.047     ; 0.616      ;
; 0.549 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[2] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; -0.047     ; 0.616      ;
; 0.549 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[1] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; -0.047     ; 0.616      ;
; 0.549 ; MPR121_controller:u_mpr121|r_get_i2c_data_en ; MPR121_controller:u_mpr121|r_i2c_data_shift[0] ; CLOCK_50     ; MPR121_SCL  ; 0.000        ; -0.047     ; 0.616      ;
+-------+----------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 57.079 ns




+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+-------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                           ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; -2.085   ; 0.023 ; -0.638   ; 0.549   ; -3.210              ;
;  CLOCK_50                                       ; -0.205   ; 0.023 ; N/A      ; N/A     ; 9.265               ;
;  MPR121_SCL                                     ; -0.412   ; 0.216 ; -0.638   ; 0.549   ; -3.210              ;
;  r_clk_counter[24]                              ; N/A      ; N/A   ; N/A      ; N/A     ; -1.285              ;
;  u1|altpll_component|auto_generated|pll1|clk[2] ; -2.085   ; 0.148 ; N/A      ; N/A     ; 19.684              ;
;  u1|altpll_component|auto_generated|pll1|clk[3] ; -0.849   ; 0.182 ; N/A      ; N/A     ; 1.695               ;
;  uart_regs:Uregs|enable                         ; N/A      ; N/A   ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                 ; -143.788 ; 0.0   ; -5.104   ; 0.0     ; -19.403             ;
;  CLOCK_50                                       ; -0.559   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  MPR121_SCL                                     ; -3.296   ; 0.000 ; -5.104   ; 0.000   ; -15.403             ;
;  r_clk_counter[24]                              ; N/A      ; N/A   ; N/A      ; N/A     ; -2.570              ;
;  u1|altpll_component|auto_generated|pll1|clk[2] ; -139.084 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u1|altpll_component|auto_generated|pll1|clk[3] ; -0.849   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  uart_regs:Uregs|enable                         ; N/A      ; N/A   ; N/A      ; N/A     ; -2.570              ;
+-------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPR121_ADDR   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADS_CSN       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADS_START     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADS_MOSI      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADS_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADS_RESET     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPR121_SDA    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPR121_SCL    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MPR121_SDA              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MPR121_SCL              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS_MISO                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MPR121_IRQ              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADS_DRDY                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; MPR121_ADDR   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ADS_CSN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ADS_START     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ADS_MOSI      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ADS_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ADS_RESET     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; MPR121_SDA    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; MPR121_SCL    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; MPR121_ADDR   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ADS_CSN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ADS_START     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ADS_MOSI      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ADS_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ADS_RESET     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; MPR121_SDA    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; MPR121_SCL    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MPR121_ADDR   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADS_CSN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADS_START     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADS_MOSI      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADS_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADS_RESET     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MPR121_SDA    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MPR121_SCL    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                       ; CLOCK_50                                       ; 21976    ; 0        ; 0        ; 0        ;
; MPR121_SCL                                     ; CLOCK_50                                       ; 8        ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[2] ; CLOCK_50                                       ; 64       ; 0        ; 0        ; 0        ;
; CLOCK_50                                       ; MPR121_SCL                                     ; 8        ; 0        ; 0        ; 0        ;
; MPR121_SCL                                     ; MPR121_SCL                                     ; 7        ; 0        ; 0        ; 0        ;
; CLOCK_50                                       ; u1|altpll_component|auto_generated|pll1|clk[2] ; 141      ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 48851    ; 0        ; 0        ; 0        ;
; uart_regs:Uregs|enable                         ; u1|altpll_component|auto_generated|pll1|clk[2] ; 86       ; 86       ; 0        ; 0        ;
; r_clk_counter[24]                              ; u1|altpll_component|auto_generated|pll1|clk[3] ; 1        ; 1        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 324      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                       ; CLOCK_50                                       ; 21976    ; 0        ; 0        ; 0        ;
; MPR121_SCL                                     ; CLOCK_50                                       ; 8        ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[2] ; CLOCK_50                                       ; 64       ; 0        ; 0        ; 0        ;
; CLOCK_50                                       ; MPR121_SCL                                     ; 8        ; 0        ; 0        ; 0        ;
; MPR121_SCL                                     ; MPR121_SCL                                     ; 7        ; 0        ; 0        ; 0        ;
; CLOCK_50                                       ; u1|altpll_component|auto_generated|pll1|clk[2] ; 141      ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 48851    ; 0        ; 0        ; 0        ;
; uart_regs:Uregs|enable                         ; u1|altpll_component|auto_generated|pll1|clk[2] ; 86       ; 86       ; 0        ; 0        ;
; r_clk_counter[24]                              ; u1|altpll_component|auto_generated|pll1|clk[3] ; 1        ; 1        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 324      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Recovery Transfers                                                  ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; CLOCK_50   ; MPR121_SCL ; 8        ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Removal Transfers                                                   ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; CLOCK_50   ; MPR121_SCL ; 8        ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 39    ; 39   ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 69    ; 69   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; Target                                         ; Clock                                          ; Type      ; Status      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; CLOCK_50                                       ; CLOCK_50                                       ; Base      ; Constrained ;
; MPR121_SCL                                     ; MPR121_SCL                                     ; Base      ; Constrained ;
; r_clk_counter[24]                              ; r_clk_counter[24]                              ; Base      ; Constrained ;
; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
; uart_regs:Uregs|enable                         ; uart_regs:Uregs|enable                         ; Base      ; Constrained ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ADS_DRDY   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADS_MISO   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPR121_IRQ ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPR121_SDA ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                           ;
+-------------+------------------------------------------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                                                                ;
+-------------+------------------------------------------------------------------------------------------------------------------------+
; ADS_CSN     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; ADS_MOSI    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; ADS_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; ADS_START   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDG[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDG[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDG[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDG[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; MPR121_SCL  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; MPR121_SDA  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+-------------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ADS_DRDY   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADS_MISO   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPR121_IRQ ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPR121_SDA ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                           ;
+-------------+------------------------------------------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                                                                ;
+-------------+------------------------------------------------------------------------------------------------------------------------+
; ADS_CSN     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; ADS_MOSI    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; ADS_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; ADS_START   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; GPIO[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDG[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDG[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDG[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDG[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; MPR121_SCL  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; MPR121_SDA  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+-------------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Fri Jan  3 15:08:17 2020
Info: Command: quartus_sta khu_sensor -c khu_sensor
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'khu_sensor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[2]} {u1|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 5 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[3]} {u1|altpll_component|auto_generated|pll1|clk[3]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name r_clk_counter[24] r_clk_counter[24]
    Info (332105): create_clock -period 1.000 -name uart_regs:Uregs|enable uart_regs:Uregs|enable
    Info (332105): create_clock -period 1.000 -name MPR121_SCL MPR121_SCL
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.085
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.085            -139.084 u1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.849              -0.849 u1|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -0.412              -3.296 MPR121_SCL 
    Info (332119):    -0.205              -0.559 CLOCK_50 
Info (332146): Worst-case hold slack is 0.302
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.302               0.000 u1|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.385               0.000 u1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.403               0.000 CLOCK_50 
    Info (332119):     0.484               0.000 MPR121_SCL 
Info (332146): Worst-case recovery slack is -0.638
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.638              -5.104 MPR121_SCL 
Info (332146): Worst-case removal slack is 1.024
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.024               0.000 MPR121_SCL 
Info (332146): Worst-case minimum pulse width slack is -3.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.210             -13.490 MPR121_SCL 
    Info (332119):    -1.285              -2.570 r_clk_counter[24] 
    Info (332119):    -1.285              -2.570 uart_regs:Uregs|enable 
    Info (332119):     1.711               0.000 u1|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.680               0.000 CLOCK_50 
    Info (332119):    19.691               0.000 u1|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 54.107 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.748
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.748            -113.945 u1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.604              -0.604 u1|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -0.196              -1.568 MPR121_SCL 
    Info (332119):    -0.174              -0.400 CLOCK_50 
Info (332146): Worst-case hold slack is 0.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.182               0.000 u1|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.340               0.000 u1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.347               0.000 CLOCK_50 
    Info (332119):     0.445               0.000 MPR121_SCL 
Info (332146): Worst-case recovery slack is -0.377
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.377              -3.016 MPR121_SCL 
Info (332146): Worst-case removal slack is 0.837
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.837               0.000 MPR121_SCL 
Info (332146): Worst-case minimum pulse width slack is -3.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.210             -13.490 MPR121_SCL 
    Info (332119):    -1.285              -2.570 r_clk_counter[24] 
    Info (332119):    -1.285              -2.570 uart_regs:Uregs|enable 
    Info (332119):     1.695               0.000 u1|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.686               0.000 CLOCK_50 
    Info (332119):    19.684               0.000 u1|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 54.700 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.996
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.996             -65.052 u1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.337              -0.337 u1|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.232               0.000 MPR121_SCL 
    Info (332119):     0.482               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.023
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.023               0.000 CLOCK_50 
    Info (332119):     0.148               0.000 u1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.186               0.000 u1|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.216               0.000 MPR121_SCL 
Info (332146): Worst-case recovery slack is 0.089
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.089               0.000 MPR121_SCL 
Info (332146): Worst-case removal slack is 0.549
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.549               0.000 MPR121_SCL 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.403 MPR121_SCL 
    Info (332119):    -1.000              -2.000 r_clk_counter[24] 
    Info (332119):    -1.000              -2.000 uart_regs:Uregs|enable 
    Info (332119):     1.781               0.000 u1|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.265               0.000 CLOCK_50 
    Info (332119):    19.753               0.000 u1|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 57.079 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 1125 megabytes
    Info: Processing ended: Fri Jan  3 15:08:20 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


