digraph egress {
subgraph cluster {
graph [
label="", labeljust=r, style=bold];
0[label=__START__, margin="", shape=rectangle, style=solid];
1[label=__EXIT__, margin="", shape=rectangle, style=solid];
2[label="meta.egress_metadata.bypass == 0;", margin="", shape=rectangle, style=solid];
3[label="eg_intr_md.deflection_flag == 0;", margin="", shape=rectangle, style=solid];
4[label="eg_intr_md.egress_rid != 0;", margin="", shape=rectangle, style=solid];
5[label=rid, margin="", shape=ellipse, style=solid];
6[label="__bfp4c_compiler_generated_meta.clone_src == 0;", margin="", shape=rectangle, style=solid];
7[label=mirror, margin="", shape=ellipse, style=solid];
8[label="eg_intr_md.egress_rid != 0;", margin="", shape=rectangle, style=solid];
9[label=mcast_egress_ifindex, margin="", shape=ellipse, style=solid];
10[label="eg_intr_md.egress_rid != 0;", margin="", shape=rectangle, style=solid];
11[label=replica_type, margin="", shape=ellipse, style=solid];
12[label=egress_port_mapping, margin="", shape=ellipse, style=solid];
13[label="__bfp4c_compiler_generated_meta.clone_src == 0;", margin="", shape=rectangle, style=solid];
14[label=vlan_decap, margin="", shape=ellipse, style=solid];
15[label="meta.egress_metadata.routed == 0 || meta.l3_metadata.nexthop_index != 0;", margin="", shape=rectangle, style=solid];
16[label=rewrite, margin="", shape=ellipse, style=solid];
17[label="meta.egress_metadata.port_type == 0;", margin="", shape=rectangle, style=solid];
18[label=egress_bd_map, margin="", shape=ellipse, style=solid];
19[label="meta.egress_metadata.routed == 1;", margin="", shape=rectangle, style=solid];
20[label=l3_rewrite, margin="", shape=ellipse, style=solid];
21[label=smac_rewrite, margin="", shape=ellipse, style=solid];
22[label=egress_bd_stats, margin="", shape=ellipse, style=solid];
23[label=mtu, margin="", shape=ellipse, style=solid];
24[label="meta.egress_metadata.port_type == 0;", margin="", shape=rectangle, style=solid];
25[label=egress_vlan_xlate, margin="", shape=ellipse, style=solid];
26[label="meta.egress_metadata.bypass == 0;", margin="", shape=rectangle, style=solid];
27[label=egress_system_acl, margin="", shape=ellipse, style=solid];
0 -> 2[label=""];
2 -> 3[label=TRUE];
2 -> 26[label=FALSE];
3 -> 4[label=TRUE];
3 -> 26[label=FALSE];
4 -> 5[label=TRUE];
4 -> 6[label=FALSE];
5 -> 6[label=""];
6 -> 7[label=FALSE];
6 -> 8[label=TRUE];
7 -> 8[label=""];
8 -> 9[label=TRUE];
8 -> 10[label=FALSE];
9 -> 10[label=""];
10 -> 11[label=TRUE];
10 -> 12[label=FALSE];
11 -> 12[label=""];
12 -> 13[label="egress_port_type_normal;"];
12 -> 17[label=default];
13 -> 14[label=TRUE];
13 -> 15[label=FALSE];
14 -> 15[label=""];
15 -> 16[label=TRUE];
15 -> 17[label=FALSE];
16 -> 17[label=""];
17 -> 18[label=TRUE];
17 -> 23[label=FALSE];
18 -> 19[label=""];
19 -> 20[label=TRUE];
19 -> 22[label=FALSE];
20 -> 21[label=""];
21 -> 22[label=""];
22 -> 23[label=""];
23 -> 24[label=""];
24 -> 25[label=TRUE];
24 -> 26[label=FALSE];
25 -> 26[label=""];
26 -> 27[label=TRUE];
26 -> 1[label=FALSE];
27 -> 1[label=""];
}
}
