/* Copyright (c) Huawei Technologies Co., Ltd. 2020-2021. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 */

#ifndef _TI983_SER_CONFIG_H_
#define _TI983_SER_CONFIG_H_

#include "./../common/i2c_common.h"
#include "./ti_deser_config.h"

/* i2c0 edp1 983 addr 0x18 */
#define DS90UB983_I2C_7BIT_ADDR 0x18
#define DS90UB983_I2C_8BIT_ADDR 0x30

#define TI983_DES_ID 0x08
#define TI983_GENERAL_STS 0x0c

static i2c_cmd_entry_t ser_983_init_desalias[] = {
	/* *********************************************
	** Set up Variables
	** ********************************************/
	{ DS90UB983_I2C_7BIT_ADDR, 0x70, DS90UH988_I2C_8BIT_ADDR, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Passenger panel
	{ DS90UB983_I2C_7BIT_ADDR, 0x78, DS90UH988_I2C_8BIT_ADDR_SMART_ALIAS, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB983_I2C_7BIT_ADDR, 0x88, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK },

	{ DS90UB983_I2C_7BIT_ADDR, 0x71, DS90UH988_I2C_8BIT_ADDR, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Smart panel
	{ DS90UB983_I2C_7BIT_ADDR, 0x79, DS90UH988_I2C_8BIT_ADDR_METER_ALIAS + 1, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB983_I2C_7BIT_ADDR, 0x89, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK },

	{ DS90UB983_I2C_7BIT_ADDR, 0x72, 0x84, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // MCU
	{ DS90UB983_I2C_7BIT_ADDR, 0x7a, 0x84, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB983_I2C_7BIT_ADDR, 0x8a, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB983_I2C_7BIT_ADDR, 0x73, 0x90, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // TP
	{ DS90UB983_I2C_7BIT_ADDR, 0x7b, 0x94, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB983_I2C_7BIT_ADDR, 0x8b, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB983_I2C_7BIT_ADDR, 0x74, 0xa8, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // NFC
	{ DS90UB983_I2C_7BIT_ADDR, 0x7c, 0xa8, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB983_I2C_7BIT_ADDR, 0x8c, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB983_I2C_7BIT_ADDR, 0x75, 0x88, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // light sensor
	{ DS90UB983_I2C_7BIT_ADDR, 0x7d, 0x88, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB983_I2C_7BIT_ADDR, 0x8d, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB983_I2C_7BIT_ADDR, 0x76, 0xd8, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // LM
	{ DS90UB983_I2C_7BIT_ADDR, 0x7e, 0xd8, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB983_I2C_7BIT_ADDR, 0x8e, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK },

	{ DS90UB983_I2C_7BIT_ADDR, 0x1b, 0x98, NO_DELAY, REG_OP_W, REG_DEF_MSK },
};

static i2c_cmd_entry_t ser_983_init_fpdlink_mode[] = {
	/* *********************************************
	** Program SER to FPD-Link IV mode
	** ********************************************/
	{DS90UB983_I2C_7BIT_ADDR, 0x5b, 0x23, NO_DELAY, REG_OP_W, REG_DEF_MSK},  // Disable FPD3 FIFO pass through
	{DS90UB983_I2C_7BIT_ADDR, 0x05, 0x3c, NO_DELAY, REG_OP_W, REG_DEF_MSK},  // Force FPD4_TX independent mode
};

static i2c_cmd_entry_t ser_fpdIv_pll_setting[] = {
	/* *********************************************
	** Set up FPD IV PLL Settings - This section can be commented out to improve bringup time
	** if 983/981 MODE_SEL0 and MODE_SEL2 are strapped to the correct FPD IV speed
	** ********************************************/
	{DS90UB983_I2C_7BIT_ADDR, 0x40, 0x8, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x1b, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x8, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x5b, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x8, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x2, 0xd1, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x2d, 0x1, NO_DELAY, REG_OP_W, REG_DEF_MSK},

	{DS90UB983_I2C_7BIT_ADDR, 0x40, 0x8, NO_DELAY, REG_OP_W, REG_DEF_MSK},	 // Select PLL page
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x5, NO_DELAY, REG_OP_W, REG_DEF_MSK},	 // Select Ncount Reg
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x7d, NO_DELAY, REG_OP_W, REG_DEF_MSK},  // Set Ncount
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x13, NO_DELAY, REG_OP_W, REG_DEF_MSK},  // Select post div reg
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x90, NO_DELAY, REG_OP_W, REG_DEF_MSK},  // Set post div for 6.75 Gbps
	{DS90UB983_I2C_7BIT_ADDR, 0x2d, 0x1, NO_DELAY, REG_OP_W, REG_DEF_MSK},	 // Select write reg to port 0
	{DS90UB983_I2C_7BIT_ADDR, 0x6a, 0xa, NO_DELAY, REG_OP_W, REG_DEF_MSK},	 // set BC sampling rate
	{DS90UB983_I2C_7BIT_ADDR, 0x6e, 0x80, NO_DELAY, REG_OP_W, REG_DEF_MSK},  // set BC fractional sampling
	{DS90UB983_I2C_7BIT_ADDR, 0x40, 0x4, NO_DELAY, REG_OP_W, REG_DEF_MSK},	 // Select FPD page and set BC settings for
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x6, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0xd, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x34, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0xe, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x53, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x40, 0x8, NO_DELAY, REG_OP_W, REG_DEF_MSK},	 // Select PLL page
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x45, NO_DELAY, REG_OP_W, REG_DEF_MSK},  // Select Ncount Reg
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x7d, NO_DELAY, REG_OP_W, REG_DEF_MSK},  // Set Ncount
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x53, NO_DELAY, REG_OP_W, REG_DEF_MSK},  // Select post div reg
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x90, NO_DELAY, REG_OP_W, REG_DEF_MSK},  // Set post div for 6.75 Gbps
	{DS90UB983_I2C_7BIT_ADDR, 0x2d, 0x12, NO_DELAY, REG_OP_W, REG_DEF_MSK},  // Select write reg to port 1
	{DS90UB983_I2C_7BIT_ADDR, 0x6a, 0xa, NO_DELAY, REG_OP_W, REG_DEF_MSK},	 // set BC sampling rate
	{DS90UB983_I2C_7BIT_ADDR, 0x6e, 0x80, NO_DELAY, REG_OP_W, REG_DEF_MSK},  // set BC fractional sampling
	{DS90UB983_I2C_7BIT_ADDR, 0x40, 0x4, NO_DELAY, REG_OP_W, REG_DEF_MSK},	 // Select FPD page and set BC settings for
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x26, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x2d, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x34, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x2e, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x53, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x2, 0xd1, NO_DELAY, REG_OP_W, REG_DEF_MSK},

};

static i2c_cmd_entry_t ser_983_init_fpdIv_pll_fractional[] = {
	/* *********************************************
	** Zero out PLL fractional - This section can be commented out to improve bringup time
	** if 983/981 MODE_SEL0 and MODE_SEL2 are strapped to the correct FPD IV speed
	** ********************************************/
	{DS90UB983_I2C_7BIT_ADDR, 0x40, 0x8, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x4, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x1, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x1e, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x1f, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x20, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x40, 0x8, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x44, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x1, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x5e, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x5f, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x60, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
};

static i2c_cmd_entry_t ser_983_init_fpdIv_enable_pll[] = {
	/* *********************************************
	** Configure and Enable PLLs - This section can be commented out to improve bringup time
	** if 983/981 MODE_SEL0 and MODE_SEL2 are strapped to the correct FPD IV speed
	** ********************************************/
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x0e, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select VCO reg
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0xc7, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Set VCO
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x4e, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select VCO reg
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0xc7, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Set VCO
	{DS90UB983_I2C_7BIT_ADDR, 0x01, 0x30, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // soft reset PLL
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x1b, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Enable PLL0
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x5b, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Enable PLL1
	{DS90UB983_I2C_7BIT_ADDR, 0x01, 0x01, 0x28, REG_OP_W, REG_DEF_MSK},

};

static i2c_cmd_entry_t ser_983_init_dp_config[] = {
	/* *********************************************
	 ** Set DP Config
	 ** ********************************************/
	{DS90UB983_I2C_7BIT_ADDR, 0x48, 0x1, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Enable APB Interface

	{DS90UB983_I2C_7BIT_ADDR, 0x49, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Force HPD low to configure 983 DP
	{DS90UB983_I2C_7BIT_ADDR, 0x4a, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},

	{DS90UB983_I2C_7BIT_ADDR, 0x4b, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4c, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4d, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4e, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},

	{DS90UB983_I2C_7BIT_ADDR, 0x49, 0x74, NO_DELAY, REG_OP_W, REG_DEF_MSK},  // Set max advertised link rate = 2.7Gbps
	{DS90UB983_I2C_7BIT_ADDR, 0x4a, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4b, 0xa, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4c, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4d, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4e, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},

	{DS90UB983_I2C_7BIT_ADDR, 0x49, 0x70, NO_DELAY, REG_OP_W, REG_DEF_MSK},  // Set max advertised lane count = 2
	{DS90UB983_I2C_7BIT_ADDR, 0x4a, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4b, 0x2, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4c, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4d, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4e, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},

	{DS90UB983_I2C_7BIT_ADDR, 0x49, 0x14, NO_DELAY, REG_OP_W, REG_DEF_MSK},  // Request min VOD swing of 0x02
	{DS90UB983_I2C_7BIT_ADDR, 0x4a, 0x2, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4b, 0x2, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4c, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4d, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4e, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},

	{DS90UB983_I2C_7BIT_ADDR, 0x49, 0x18, NO_DELAY, REG_OP_W, REG_DEF_MSK},  // Set SST/MST mode and DP/eDP Mode
	{DS90UB983_I2C_7BIT_ADDR, 0x4a, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4b, 0x14, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4c, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4d, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4e, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},

	{DS90UB983_I2C_7BIT_ADDR, 0x49, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4a, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4b, 0x1, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4c, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4d, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4e, 0x0, 0xc8, REG_OP_W, REG_DEF_MSK},
};

static i2c_cmd_entry_t ser_983_init_vp_config[] = {
	/* *********************************************
	** Program VP Configs
	** ********************************************/
	{DS90UB983_I2C_7BIT_ADDR, 0x40, 0x32, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x01, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Set VP_SRC_SELECT to Stream 0 for SST
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0xa8, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Mode
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x02, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x80, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // VID H Active
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x07, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // VID H Active
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x10, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x80, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Horizontal Active
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x07, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Horizontal Active
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x28, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Horizontal Back Porch
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Horizontal Back Porch
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x14, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Horizontal Sync
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Horizontal Sync
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0xd0, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Horizontal Total
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x07, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Horizontal Total
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x38, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Vertical Active
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Vertical Active
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x1e, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Vertical Back Porch
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Vertical Back Porch
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x02, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Vertical Sync
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Vertical Sync
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Vertical Front Porch
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Vertical Front Porch
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x27, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // HSYNC Polarity = +, VSYNC Polarity = +
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x23, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // M/N Register
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x69, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // M value
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x19, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // M value
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x0f, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // N value

	{ DS90UB983_I2C_7BIT_ADDR, 0x40, 0x32, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB983_I2C_7BIT_ADDR, 0x41, 0x41, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Set VP_SRC_SELECT to Stream 0 for SST
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0xa8, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Mode
	{ DS90UB983_I2C_7BIT_ADDR, 0x41, 0x42, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x78, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // VID H Active
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x05, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // VID H Active
	{ DS90UB983_I2C_7BIT_ADDR, 0x41, 0x48, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Start X
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Start X
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Start Y
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Start Y
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x77, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Stop X
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x05, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Stop X
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0xaf, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Stop Y
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Stop Y
	{ DS90UB983_I2C_7BIT_ADDR, 0x41, 0x50, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x78, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Active
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x05, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Active
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x20, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Back Porch
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Back Porch
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x14, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Sync
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Sync
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0xc0, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Total
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x05, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Total
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0xb0, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Active
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Active
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x5c, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Back Porch
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Back Porch
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x02, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Sync
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Sync
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x0c, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Front Porch
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Front Porch
	{ DS90UB983_I2C_7BIT_ADDR, 0x41, 0x67, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // HSYNC Polarity = +, VSYNC Polarity = +
	{ DS90UB983_I2C_7BIT_ADDR, 0x41, 0x40, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Enable Cropping
	{ DS90UB983_I2C_7BIT_ADDR, 0x41, 0x63, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // M/N Register
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0xff, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // M value
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x15, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // M value
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x0f, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // N value

	{ DS90UB983_I2C_7BIT_ADDR, 0x40, 0x32, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB983_I2C_7BIT_ADDR, 0x41, 0x81, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Set VP_SRC_SELECT to Stream 0 for SST
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0xa8, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Mode
	{ DS90UB983_I2C_7BIT_ADDR, 0x41, 0x82, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x78, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // VID H Active
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x05, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // VID H Active
	{ DS90UB983_I2C_7BIT_ADDR, 0x41, 0x88, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x78, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Start X
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x05, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Start X
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Start Y
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Start Y
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0xef, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Stop X
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x0a, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Stop X
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0xaf, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Stop Y
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Stop Y
	{ DS90UB983_I2C_7BIT_ADDR, 0x41, 0x90, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x78, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Active
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x05, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Active
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x20, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Back Porch
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Back Porch
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x14, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Sync
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Sync
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0xc0, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Total
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x05, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Total
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0xb0, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Active
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Active
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x5c, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Back Porch
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Back Porch
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x02, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Sync
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Sync
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x0c, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Front Porch
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Front Porch
	{ DS90UB983_I2C_7BIT_ADDR, 0x41, 0xa7, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // HSYNC Polarity = +, VSYNC Polarity = +
	{ DS90UB983_I2C_7BIT_ADDR, 0x41, 0x80, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Enable Cropping
	{ DS90UB983_I2C_7BIT_ADDR, 0x41, 0xa3, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // M/N Register
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0xff, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // M value
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x15, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // M value
	{ DS90UB983_I2C_7BIT_ADDR, 0x42, 0x0f, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // N value
};

static i2c_cmd_entry_t ser_983_video_input_reset[] = {

	{DS90UB983_I2C_7BIT_ADDR, 0x49, 0x54, NO_DELAY, REG_OP_W, REG_DEF_MSK},  // Video Input Reset if VP is not
	{DS90UB983_I2C_7BIT_ADDR, 0x4a, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4b, 0x1, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4c, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4d, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x4e, 0x0, NO_DELAY, REG_OP_W, REG_DEF_MSK},
};

static i2c_cmd_entry_t ser_983_enable_patgen[] = {

	/* *********************************************
	 ** Enable PATGEN
	 ** ********************************************/
	{DS90UB983_I2C_7BIT_ADDR, 0x40, 0x30, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x29, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x08, NO_DELAY, REG_OP_W, REG_DEF_MSK},  // Set PATGEN Color Depth to 24bpp for VP0
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x28, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x95, NO_DELAY, REG_OP_W, REG_DEF_MSK},

	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x69, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x08, NO_DELAY, REG_OP_W, REG_DEF_MSK},  // Set PATGEN Color Depth to 24bpp for VP1
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x68, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x95, NO_DELAY, REG_OP_W, REG_DEF_MSK},
};

static i2c_cmd_entry_t ser_983_config_ser_tx_layer[] = {

	/* *********************************************
	 ** Configure Serializer TX Link Layer
	 ** ********************************************/
	{DS90UB983_I2C_7BIT_ADDR, 0x40, 0x2e, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Link layer Reg page
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x01, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select LINK0_STREAM_EN
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x06, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Enable Link Layer 0 Streams
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x07, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select LINK0_SLOT_REQ1
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x1c, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Set number of time slots
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x08, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select LINK0_SLOT_REQ2
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x1c, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Set number of time slots
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x02, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select LINK0_MAP_REG0
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x10, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Assign link layer stream 0/1 map
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x03, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select LINK0_MAP_REG1
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x32, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Assign link layer stream 2/3 map

	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x11, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select LINK1_STREAM_EN
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x01, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Enable Link Layer 1 Streams
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x16, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select LINK1_SLOT_REQ0
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x41, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Set number of time slots
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x12, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select LINK1_MAP_REG0
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Assign link layer stream 0 map

	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x20, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Set Link layer vp bpp
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x55, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Set Link layer vp bpp according to VP
	{DS90UB983_I2C_7BIT_ADDR, 0x41, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Link layer enable
	{DS90UB983_I2C_7BIT_ADDR, 0x42, 0x0f, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Link layer enable

};

#endif
