# 7. Lab assignment
## 1. Preparation tasks :
#### Timing diagram figure for displaying value 3.142 :


```
#### Screenshot
![screenshot](/obrazky/cv6_screen.png)

#### Listing of VHDL
```vhdl


```
## 3. Eight-digit driver : 
![obrazok](/obrazky/cv6_nakreslene.jpg)
