
---------- Begin Simulation Statistics ----------
final_tick                               185962385000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    816                       # Simulator instruction rate (inst/s)
host_mem_usage                               36756980                       # Number of bytes of host memory used
host_op_rate                                      838                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                163855.04                       # Real time elapsed on the host
host_tick_rate                                 481807                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   133751256                       # Number of instructions simulated
sim_ops                                     137264760                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.078946                       # Number of seconds simulated
sim_ticks                                 78946435625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.433274                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  342434                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               460055                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               7040                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             26283                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            405347                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              66532                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           81053                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            14521                       # Number of indirect misses.
system.cpu.branchPred.lookups                  740667                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  126225                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7850                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4147450                       # Number of instructions committed
system.cpu.committedOps                       4684473                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.168756                       # CPI: cycles per instruction
system.cpu.discardedOps                         80601                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2185795                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1110612                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           519840                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        11523933                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.239880                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7041                       # number of quiesce instructions executed
system.cpu.numCycles                         17289706                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      7041                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2613174     55.78%     55.78% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14744      0.31%     56.10% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::MemRead                1247654     26.63%     82.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite                808901     17.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4684473                       # Class of committed instruction
system.cpu.quiesceCycles                    109024591                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5765773                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           34                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7394                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14914                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             3316416                       # Transaction distribution
system.membus.trans_dist::ReadResp            3321543                       # Transaction distribution
system.membus.trans_dist::WriteReq            1943331                       # Transaction distribution
system.membus.trans_dist::WriteResp           1943331                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4701                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2670                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2394                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2394                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            249                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4894                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          581                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          581                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        28326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        21705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       110836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       161026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10380316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total     10380316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10541923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        56652                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       763456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       155861                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       979809                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    332168820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    332168820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               333164565                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5271387                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000011                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003288                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5271330    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      57      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5271387                       # Request fanout histogram
system.membus.reqLayer6.occupancy         14135775915                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy           141197875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              661687                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            27508125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy          118405014                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        20561948558                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1248750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2490397                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       622599                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3112997                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       622599                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2490397                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3112997                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3112997                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3112997                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6225994                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      3831808                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      3831808                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      6744189                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      6744188                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        38660                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        70922                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total       110836                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        81920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     20737751                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     20819671                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3278                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3278                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     21151993                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        42526                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio       111451                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       155861                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1310720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    331803948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    333114668                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        52364                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        52364                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    336813801                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        36141916750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.8                       # Network utilization (%)
system.acctest.local_bus.numRequests         23306908                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          729                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  28969108009                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  18241916000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4980795                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1867798                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2490397                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9338990                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2490397                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1867798                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      4358195                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4980795                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      4358195                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4358195                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13697186                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        52364                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       199820                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1639                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149095                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1867798                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      4358195                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        6225994                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1867798                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       663285                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2531083                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1867798                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      6225994                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       663285                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       8757077                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      3309334                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      3309318                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1880832                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1880832                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10327930                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1650                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total     10380316                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    330493324                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        52364                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    332168820                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      6443976                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      6443976    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      6443976                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  15345717040                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  18427389000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1310720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38238944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        40960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9057976                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    455311044                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12451987                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     16602650                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    484365680                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     12451987                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     12466123                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     24918110                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    467763031                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     24918110                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     16602650                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    509283791                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    222232588                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma    119144448                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    341770252                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    126681088                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    212659500                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    339340588                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     55558147                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      3723264                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     59293699                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     31670272                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      6645612                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     38315884                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      2490397                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2814979375                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1509180840                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2490397                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4329141009                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1604646074                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2693718827                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4298364902                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      2490397                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4419625449                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4202899667                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2490397                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8627505911                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15936                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3840                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19776                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15936                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15936                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          249                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           60                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          309                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       201858                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        48641                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         250499                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       201858                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       201858                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       201858                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        48641                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        250499                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    211348876                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        52364                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         462592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          212258164                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       300864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma    119144448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       120674112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      3302329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          821                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3316546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4701                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1861632                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1885533                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      4994931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2677117394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       663285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5859568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2688635178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3810989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12451987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1509180840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2490397                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       622599                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1528556813                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3810989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     17446918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4186298234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2490397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       622599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       663285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5859568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4217191991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   5163752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7226.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000231317000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2781                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2782                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5954413                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2009697                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3316562                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1885533                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3316562                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1885533                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    219                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            207299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            207293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            207261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            207283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            207271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            207270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            207221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            207207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            207235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            207245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           207338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           207310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           207260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           207235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           207294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           207305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            117824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            117839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            117845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            117859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            117832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            117844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            117853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            117850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            117866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            117847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           117898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           117873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           117827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           117834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           117826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           117818                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 107737497600                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16581635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            194791081350                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32486.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.98                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58736.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4097                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3094080                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1755035                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3316556                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1885533                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   13515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2922976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  116717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  116461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  115513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 137613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 316832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 301600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 140897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  47816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  43797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  39107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  41448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  45345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  40965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  37793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  30606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  26589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  25834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  25891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  30136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  29046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  26726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  23728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  19553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  17337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  16822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  16596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  16458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  16439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  16373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  16374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  16399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  16616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  17603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  18329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  20575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  19940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  18542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  17393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  17305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  17313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  17170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  17105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  17121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  17175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   6337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10081                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       352746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.789083                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   870.808443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.558647                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8586      2.43%      2.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7480      2.12%      4.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4904      1.39%      5.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5735      1.63%      7.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6596      1.87%      9.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5041      1.43%     10.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4638      1.31%     12.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6167      1.75%     13.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       303599     86.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       352746                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1192.070812                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    957.066808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           953     34.26%     34.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.11%     34.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.07%     34.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.04%     34.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.04%     34.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.11%     34.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.14%     34.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          456     16.39%     51.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.04%     51.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.07%     51.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.07%     51.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     51.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.07%     51.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     51.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.07%     51.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175         1313     47.20%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           15      0.54%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.07%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           17      0.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2782                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2781                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     678.000719                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    254.439715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    478.011684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            911     32.76%     32.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            16      0.58%     33.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            10      0.36%     33.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.07%     33.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            6      0.22%     33.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.11%     34.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            8      0.29%     34.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.04%     34.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.04%     34.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.11%     34.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.04%     34.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.04%     34.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.04%     34.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            3      0.11%     34.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     34.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.04%     34.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     34.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            2      0.07%     34.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.04%     34.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           88      3.16%     38.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1719     61.81%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1664-1695            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2781                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              212244928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               120674240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               212259188                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            120674112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2688.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1528.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2688.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1528.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   78946432750                       # Total gap between requests
system.mem_ctrls.avgGap                      15175.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    211334988                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        52364                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       462464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       302400                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma    119144448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        47744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 4994931.017191189341                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2676941477.178945064545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 663285.170323989470                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5857946.547412601300                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3830445.258306745440                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12451987.125416213647                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1509180839.600445032120                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2490397.425083242822                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 604764.478877636488                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      3302337                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          829                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7228                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4701                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1861632                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    570108630                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 193811912495                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    119612505                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    289447720                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  26666040640                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  14169038000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1507380060175                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4960796655                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    412263535                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     92430.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58689.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    144285.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40045.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5672418.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    922463.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    809708.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1614842.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    536801.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         174056655.599984                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         121485377.999995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        6031580643.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       2620416707.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     755761003.200159                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1606199196.262368                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     370178571.300062                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       11679678155.362883                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        147.944338                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18657393300                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4270560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  56019066825                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions               14082                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          7041                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9678097.589121                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2525686.197991                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         7041    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       123750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     23514000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            7041                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    117818899875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  68143485125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1531182                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1531182                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1531182                       # number of overall hits
system.cpu.icache.overall_hits::total         1531182                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          249                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            249                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          249                       # number of overall misses
system.cpu.icache.overall_misses::total           249                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10821250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10821250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10821250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10821250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1531431                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1531431                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1531431                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1531431                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000163                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000163                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000163                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000163                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43458.835341                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43458.835341                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43458.835341                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43458.835341                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          249                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          249                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          249                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          249                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10422500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10422500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10422500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10422500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000163                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000163                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000163                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000163                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41857.429719                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41857.429719                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41857.429719                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41857.429719                       # average overall mshr miss latency
system.cpu.icache.replacements                     83                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1531182                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1531182                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          249                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           249                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10821250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10821250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1531431                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1531431                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000163                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000163                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43458.835341                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43458.835341                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10422500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10422500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41857.429719                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41857.429719                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           448.029344                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8352353                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                83                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          100630.759036                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   448.029344                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.875057                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.875057                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          451                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3063111                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3063111                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1989744                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1989744                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1989744                       # number of overall hits
system.cpu.dcache.overall_hits::total         1989744                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9518                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9518                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9518                       # number of overall misses
system.cpu.dcache.overall_misses::total          9518                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    690649375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    690649375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    690649375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    690649375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1999262                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1999262                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1999262                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1999262                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004761                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004761                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004761                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004761                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72562.447468                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72562.447468                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72562.447468                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72562.447468                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4701                       # number of writebacks
system.cpu.dcache.writebacks::total              4701                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2230                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2230                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2230                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2230                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7288                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7288                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7288                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7288                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        69581                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        69581                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    529246125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    529246125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    529246125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    529246125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    153763375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    153763375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003645                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003645                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003645                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003645                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72618.842618                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72618.842618                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72618.842618                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72618.842618                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2209.847157                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2209.847157                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7288                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1248181                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1248181                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4909                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4909                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    371733125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    371733125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1253090                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1253090                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003918                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003918                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75724.816663                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75724.816663                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4894                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4894                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         7082                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         7082                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    363291625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    363291625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    153763375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    153763375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003906                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003906                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74232.044340                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74232.044340                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21711.857526                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21711.857526                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       741563                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         741563                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4609                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4609                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    318916250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    318916250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       746172                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       746172                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006177                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006177                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69194.239531                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69194.239531                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2215                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2215                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2394                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2394                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        62499                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        62499                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    165954500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    165954500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003208                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003208                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69321.010860                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69321.010860                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              247292                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7288                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.931394                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          372                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8004336                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8004336                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 185962385000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               185964786250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    816                       # Simulator instruction rate (inst/s)
host_mem_usage                               36756980                       # Number of bytes of host memory used
host_op_rate                                      838                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                163855.14                       # Real time elapsed on the host
host_tick_rate                                 481821                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   133753214                       # Number of instructions simulated
sim_ops                                     137267179                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.078949                       # Number of seconds simulated
sim_ticks                                 78948836875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.426978                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  342539                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               460235                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               7040                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             26302                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            405394                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              66532                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           81053                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            14521                       # Number of indirect misses.
system.cpu.branchPred.lookups                  740960                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  126319                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7850                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4149408                       # Number of instructions committed
system.cpu.committedOps                       4686892                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.167715                       # CPI: cycles per instruction
system.cpu.discardedOps                         80650                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2186984                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1111112                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           520031                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        11525436                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.239940                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7041                       # number of quiesce instructions executed
system.cpu.numCycles                         17293548                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      7041                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2614570     55.78%     55.78% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14744      0.31%     56.10% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.10% # Class of committed instruction
system.cpu.op_class_0::MemRead                1248215     26.63%     82.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite                809362     17.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4686892                       # Class of committed instruction
system.cpu.quiesceCycles                    109024591                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5768112                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           34                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7402                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14930                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             3316655                       # Transaction distribution
system.membus.trans_dist::ReadResp            3321798                       # Transaction distribution
system.membus.trans_dist::WriteReq            1943331                       # Transaction distribution
system.membus.trans_dist::WriteResp           1943331                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4704                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2675                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2394                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2394                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            251                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4900                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          587                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          587                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        28326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        21723                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       110836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       161044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10380802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total     10380802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10542433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        56652                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       764032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       155861                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       980385                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    332184628                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    332184628                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               333181077                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5271634                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000011                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003288                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5271577    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      57      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5271634                       # Request fanout histogram
system.membus.reqLayer6.occupancy         14136076790                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy           141197875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              666437                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            27508125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy          118437804                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        20563244378                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1258750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2490322                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       622580                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3112902                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       622580                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2490322                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3112902                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3112902                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3112902                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6225804                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      3831808                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      3831808                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      6744686                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      6744684                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        38660                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        70922                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total       110836                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        81920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     20738054                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     20819974                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3968                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3968                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     21152986                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        42526                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio       111451                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       155861                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1310720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    331808780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    333119500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        63436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        63436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    336829705                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        36143521750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.8                       # Network utilization (%)
system.acctest.local_bus.numRequests         23307901                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          729                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  28970603509                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  18242412000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4980643                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1867741                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2490322                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9338706                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2490322                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1867741                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      4358063                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4980643                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      4358063                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4358063                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13696769                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        63436                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       210892                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1985                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149441                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1867741                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      4358063                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        6225804                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1867741                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       803508                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2671249                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1867741                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      6225804                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       803508                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       8897053                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      3309573                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      3309565                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1880832                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1880832                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10328070                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1996                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total     10380802                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    330498060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        63436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    332184628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      6444215                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      6444215    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      6444215                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  15345989040                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  18428624000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1310720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38238944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        40960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9057976                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    455297195                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12451608                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     16602145                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    484350948                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     12451608                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     12465744                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     24917353                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    467748804                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     24917353                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     16602145                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    509268301                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    222232588                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma    119144448                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    341770252                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    126681088                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    212664332                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    339345420                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     55558147                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      3723264                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     59293699                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     31670272                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      6645763                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     38316035                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      2490322                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2814893756                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1509134937                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2490322                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4329009337                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1604597268                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2693698101                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4298295370                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      2490322                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4419491025                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4202833039                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2490322                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8627304707                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16064                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3840                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19904                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16064                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16064                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          251                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           60                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          311                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       203474                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        48639                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         252113                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       203474                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       203474                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       203474                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        48639                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        252113                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    211353612                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        63628                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         462976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          212274548                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       301056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma    119144448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       120674304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      3302403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3316802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4704                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1861632                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1885536                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      4994779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2677095957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       805940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5864254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2688760929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3813305                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12451608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1509134937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2490322                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       622580                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1528512753                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3813305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     17446387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4186230894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2490322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       622580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       805940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5864254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4217273682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4704.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   5163818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000231317000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2782                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2782                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5954815                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2009698                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3316807                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1885536                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3316807                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1885536                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    219                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            207299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            207293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            207261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            207283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            207271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            207296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            207280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            207255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            207267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            207277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           207370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           207339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           207260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           207235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           207296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           207306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            117824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            117839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            117845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            117859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            117833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            117844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            117853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            117850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            117866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            117847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           117898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           117873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           117827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           117834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           117826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           117818                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 107753362530                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16582940000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            194813797530                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32489.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58739.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4097                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3094319                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1755036                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3316801                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1885536                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   13515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2923054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  116731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  116465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  115517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 137613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 316832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 301600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 140897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  47817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  43798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  39108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  41448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  45345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  40965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  37793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  30606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  26589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  25834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  25891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  30136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  29046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  26726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  23728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  19553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  17337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  16822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  16596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  16458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  16439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  16373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  16374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  16399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  16616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  17603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  18329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  20575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  19940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  18542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  17393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  17305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  17313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  17170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  17105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  17121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  17175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   6337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10081                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       352769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.773087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   870.767391                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.586548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8593      2.44%      2.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7480      2.12%      4.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4904      1.39%      5.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5735      1.63%      7.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6597      1.87%      9.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5042      1.43%     10.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4638      1.31%     12.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6167      1.75%     13.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       303613     86.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       352769                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1192.070812                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    957.066808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           953     34.26%     34.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.11%     34.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.07%     34.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.04%     34.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.04%     34.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.11%     34.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.14%     34.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          456     16.39%     51.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.04%     51.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.07%     51.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.07%     51.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     51.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.07%     51.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     51.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.07%     51.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175         1313     47.20%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           15      0.54%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.07%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           17      0.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2782                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     677.762761                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    254.186821                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    478.090510                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            912     32.78%     32.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            16      0.58%     33.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            10      0.36%     33.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.07%     33.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            6      0.22%     34.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.11%     34.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            8      0.29%     34.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.04%     34.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.04%     34.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.11%     34.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.04%     34.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.04%     34.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.04%     34.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            3      0.11%     34.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     34.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.04%     34.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     34.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            2      0.07%     34.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.04%     35.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           88      3.16%     38.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1719     61.79%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1664-1695            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2782                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              212261632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               120674304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               212274868                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            120674304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2688.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1528.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2688.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1528.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   78948851750                       # Total gap between requests
system.mem_ctrls.avgGap                      15175.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    211339724                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        63948                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       462848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       302400                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma    119144448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        47808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 4994779.095027674921                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2676920045.505103588104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 809992.933793934411                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5862632.285930051468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3830328.754289200064                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12451608.394895685837                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1509134937.461357116699                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2490321.678979136981                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 605556.736392387771                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      3302403                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1002                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7234                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4704                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1861632                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    570108630                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 193819932345                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    133612625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    290143930                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  26666040640                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  14169038000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1507380060175                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4960796655                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    413220555                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     92430.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58690.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    133345.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40108.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5668801.16                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    922463.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    809708.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1614842.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    538047.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         174067510.949984                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         121493643.599995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6032051700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2620423656                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     755798166.900159                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1606263088.424868                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     370179282.300062                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       11680277048.175383                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        147.947424                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18657393300                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4270770000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  56021258075                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions               14082                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          7041                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9678097.589121                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2525686.197991                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         7041    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       123750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     23514000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            7041                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    117821301125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  68143485125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1531811                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1531811                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1531811                       # number of overall hits
system.cpu.icache.overall_hits::total         1531811                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          251                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            251                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          251                       # number of overall misses
system.cpu.icache.overall_misses::total           251                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10907500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10907500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10907500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10907500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1532062                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1532062                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1532062                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1532062                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000164                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000164                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000164                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000164                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43456.175299                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43456.175299                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43456.175299                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43456.175299                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          251                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          251                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          251                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          251                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10505250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10505250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10505250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10505250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000164                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000164                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000164                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000164                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41853.585657                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41853.585657                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41853.585657                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41853.585657                       # average overall mshr miss latency
system.cpu.icache.replacements                     85                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1531811                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1531811                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          251                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           251                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10907500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10907500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1532062                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1532062                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000164                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000164                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43456.175299                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43456.175299                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          251                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          251                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10505250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10505250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000164                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000164                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41853.585657                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41853.585657                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           448.029465                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35324627                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               537                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          65781.428305                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   448.029465                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.875058                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.875058                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3064375                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3064375                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1990777                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1990777                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1990777                       # number of overall hits
system.cpu.dcache.overall_hits::total         1990777                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9524                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9524                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9524                       # number of overall misses
system.cpu.dcache.overall_misses::total          9524                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    691546250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    691546250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    691546250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    691546250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2000301                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2000301                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2000301                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2000301                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004761                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004761                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004761                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004761                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72610.904032                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72610.904032                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72610.904032                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72610.904032                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4704                       # number of writebacks
system.cpu.dcache.writebacks::total              4704                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2230                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2230                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2230                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2230                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7294                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7294                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7294                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7294                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        69581                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        69581                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    530134375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    530134375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    530134375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    530134375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    153763375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    153763375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003646                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003646                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003646                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003646                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72680.884974                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72680.884974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72680.884974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72680.884974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2209.847157                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2209.847157                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7294                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1248753                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1248753                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4915                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4915                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    372630000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    372630000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1253668                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1253668                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003920                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003920                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75814.852492                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75814.852492                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4900                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4900                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         7082                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         7082                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    364179875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    364179875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    153763375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    153763375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003909                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003909                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74322.423469                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74322.423469                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21711.857526                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21711.857526                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       742024                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         742024                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4609                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4609                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    318916250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    318916250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       746633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       746633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006173                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006173                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69194.239531                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69194.239531                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2215                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2215                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2394                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2394                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        62499                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        62499                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    165954500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    165954500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003206                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003206                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69321.010860                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69321.010860                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2001813                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7806                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            256.445427                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          366                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8008498                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8008498                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 185964786250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
