|cursor
CLOCK_50 => CLOCK_50.IN3
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => SW[0].IN1
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
SW[10] => SW[10].IN1
SW[11] => SW[11].IN1
SW[12] => SW[12].IN1
SW[13] => SW[13].IN1
SW[14] => SW[14].IN1
SW[15] => SW[15].IN1
SW[16] => resetN.IN4
SW[17] => go.IN2
VGA_CLK <= vga_adapter:VGA.VGA_CLK
VGA_HS <= vga_adapter:VGA.VGA_HS
VGA_VS <= vga_adapter:VGA.VGA_VS
VGA_BLANK_N <= vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N <= vga_adapter:VGA.VGA_SYNC
VGA_R[0] <= vga_adapter:VGA.VGA_R
VGA_R[1] <= vga_adapter:VGA.VGA_R
VGA_R[2] <= vga_adapter:VGA.VGA_R
VGA_R[3] <= vga_adapter:VGA.VGA_R
VGA_R[4] <= vga_adapter:VGA.VGA_R
VGA_R[5] <= vga_adapter:VGA.VGA_R
VGA_R[6] <= vga_adapter:VGA.VGA_R
VGA_R[7] <= vga_adapter:VGA.VGA_R
VGA_R[8] <= vga_adapter:VGA.VGA_R
VGA_R[9] <= vga_adapter:VGA.VGA_R
VGA_G[0] <= vga_adapter:VGA.VGA_G
VGA_G[1] <= vga_adapter:VGA.VGA_G
VGA_G[2] <= vga_adapter:VGA.VGA_G
VGA_G[3] <= vga_adapter:VGA.VGA_G
VGA_G[4] <= vga_adapter:VGA.VGA_G
VGA_G[5] <= vga_adapter:VGA.VGA_G
VGA_G[6] <= vga_adapter:VGA.VGA_G
VGA_G[7] <= vga_adapter:VGA.VGA_G
VGA_G[8] <= vga_adapter:VGA.VGA_G
VGA_G[9] <= vga_adapter:VGA.VGA_G
VGA_B[0] <= vga_adapter:VGA.VGA_B
VGA_B[1] <= vga_adapter:VGA.VGA_B
VGA_B[2] <= vga_adapter:VGA.VGA_B
VGA_B[3] <= vga_adapter:VGA.VGA_B
VGA_B[4] <= vga_adapter:VGA.VGA_B
VGA_B[5] <= vga_adapter:VGA.VGA_B
VGA_B[6] <= vga_adapter:VGA.VGA_B
VGA_B[7] <= vga_adapter:VGA.VGA_B
VGA_B[8] <= vga_adapter:VGA.VGA_B
VGA_B[9] <= vga_adapter:VGA.VGA_B
HEX7[0] <= HexDecoder:hexX1.OUT
HEX7[1] <= HexDecoder:hexX1.OUT
HEX7[2] <= HexDecoder:hexX1.OUT
HEX7[3] <= HexDecoder:hexX1.OUT
HEX7[4] <= HexDecoder:hexX1.OUT
HEX7[5] <= HexDecoder:hexX1.OUT
HEX7[6] <= HexDecoder:hexX1.OUT
HEX6[0] <= HexDecoder:hexX2.OUT
HEX6[1] <= HexDecoder:hexX2.OUT
HEX6[2] <= HexDecoder:hexX2.OUT
HEX6[3] <= HexDecoder:hexX2.OUT
HEX6[4] <= HexDecoder:hexX2.OUT
HEX6[5] <= HexDecoder:hexX2.OUT
HEX6[6] <= HexDecoder:hexX2.OUT
HEX5[0] <= HexDecoder:hexY1.OUT
HEX5[1] <= HexDecoder:hexY1.OUT
HEX5[2] <= HexDecoder:hexY1.OUT
HEX5[3] <= HexDecoder:hexY1.OUT
HEX5[4] <= HexDecoder:hexY1.OUT
HEX5[5] <= HexDecoder:hexY1.OUT
HEX5[6] <= HexDecoder:hexY1.OUT
HEX4[0] <= HexDecoder:hexY2.OUT
HEX4[1] <= HexDecoder:hexY2.OUT
HEX4[2] <= HexDecoder:hexY2.OUT
HEX4[3] <= HexDecoder:hexY2.OUT
HEX4[4] <= HexDecoder:hexY2.OUT
HEX4[5] <= HexDecoder:hexY2.OUT
HEX4[6] <= HexDecoder:hexY2.OUT
HEX3[0] <= HexDecoder:hexColour.OUT
HEX3[1] <= HexDecoder:hexColour.OUT
HEX3[2] <= HexDecoder:hexColour.OUT
HEX3[3] <= HexDecoder:hexColour.OUT
HEX3[4] <= HexDecoder:hexColour.OUT
HEX3[5] <= HexDecoder:hexColour.OUT
HEX3[6] <= HexDecoder:hexColour.OUT
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= control:FSM.next_state
LEDR[9] <= control:FSM.next_state
LEDR[10] <= control:FSM.next_state
LEDR[11] <= control:FSM.next_state
LEDR[12] <= control:FSM.next_state
LEDR[13] <= control:FSM.current_state
LEDR[14] <= control:FSM.current_state
LEDR[15] <= control:FSM.current_state
LEDR[16] <= control:FSM.current_state
LEDR[17] <= control:FSM.current_state


|cursor|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_R[8] <= vga_controller:controller.VGA_R
VGA_R[9] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_G[8] <= vga_controller:controller.VGA_G
VGA_G[9] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_B[8] <= vga_controller:controller.VGA_B
VGA_B[9] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|cursor|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|cursor|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_s0g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_s0g1:auto_generated.data_a[0]
data_a[1] => altsyncram_s0g1:auto_generated.data_a[1]
data_a[2] => altsyncram_s0g1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_s0g1:auto_generated.address_a[0]
address_a[1] => altsyncram_s0g1:auto_generated.address_a[1]
address_a[2] => altsyncram_s0g1:auto_generated.address_a[2]
address_a[3] => altsyncram_s0g1:auto_generated.address_a[3]
address_a[4] => altsyncram_s0g1:auto_generated.address_a[4]
address_a[5] => altsyncram_s0g1:auto_generated.address_a[5]
address_a[6] => altsyncram_s0g1:auto_generated.address_a[6]
address_a[7] => altsyncram_s0g1:auto_generated.address_a[7]
address_a[8] => altsyncram_s0g1:auto_generated.address_a[8]
address_a[9] => altsyncram_s0g1:auto_generated.address_a[9]
address_a[10] => altsyncram_s0g1:auto_generated.address_a[10]
address_a[11] => altsyncram_s0g1:auto_generated.address_a[11]
address_a[12] => altsyncram_s0g1:auto_generated.address_a[12]
address_a[13] => altsyncram_s0g1:auto_generated.address_a[13]
address_a[14] => altsyncram_s0g1:auto_generated.address_a[14]
address_a[15] => altsyncram_s0g1:auto_generated.address_a[15]
address_a[16] => altsyncram_s0g1:auto_generated.address_a[16]
address_b[0] => altsyncram_s0g1:auto_generated.address_b[0]
address_b[1] => altsyncram_s0g1:auto_generated.address_b[1]
address_b[2] => altsyncram_s0g1:auto_generated.address_b[2]
address_b[3] => altsyncram_s0g1:auto_generated.address_b[3]
address_b[4] => altsyncram_s0g1:auto_generated.address_b[4]
address_b[5] => altsyncram_s0g1:auto_generated.address_b[5]
address_b[6] => altsyncram_s0g1:auto_generated.address_b[6]
address_b[7] => altsyncram_s0g1:auto_generated.address_b[7]
address_b[8] => altsyncram_s0g1:auto_generated.address_b[8]
address_b[9] => altsyncram_s0g1:auto_generated.address_b[9]
address_b[10] => altsyncram_s0g1:auto_generated.address_b[10]
address_b[11] => altsyncram_s0g1:auto_generated.address_b[11]
address_b[12] => altsyncram_s0g1:auto_generated.address_b[12]
address_b[13] => altsyncram_s0g1:auto_generated.address_b[13]
address_b[14] => altsyncram_s0g1:auto_generated.address_b[14]
address_b[15] => altsyncram_s0g1:auto_generated.address_b[15]
address_b[16] => altsyncram_s0g1:auto_generated.address_b[16]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s0g1:auto_generated.clock0
clock1 => altsyncram_s0g1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_s0g1:auto_generated.q_b[0]
q_b[1] <= altsyncram_s0g1:auto_generated.q_b[1]
q_b[2] <= altsyncram_s0g1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cursor|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[13] => decode_5ua:decode2.data[0]
address_a[13] => decode_5ua:wren_decode_a.data[0]
address_a[14] => decode_5ua:decode2.data[1]
address_a[14] => decode_5ua:wren_decode_a.data[1]
address_a[15] => decode_5ua:decode2.data[2]
address_a[15] => decode_5ua:wren_decode_a.data[2]
address_a[16] => decode_5ua:decode2.data[3]
address_a[16] => decode_5ua:wren_decode_a.data[3]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_u9a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_u9a:rden_decode_b.data[1]
address_b[15] => address_reg_b[2].DATAIN
address_b[15] => decode_u9a:rden_decode_b.data[2]
address_b[16] => address_reg_b[3].DATAIN
address_b[16] => decode_u9a:rden_decode_b.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[3].CLK
clock1 => out_address_reg_b[2].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[1] => ram_block1a22.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a28.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[2] => ram_block1a23.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a29.PORTADATAIN
q_b[0] <= mux_gob:mux3.result[0]
q_b[1] <= mux_gob:mux3.result[1]
q_b[2] <= mux_gob:mux3.result[2]
wren_a => decode_5ua:decode2.enable
wren_a => decode_5ua:wren_decode_a.enable


|cursor|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|decode_5ua:decode2
data[0] => w_anode326w[1].IN0
data[0] => w_anode343w[1].IN1
data[0] => w_anode353w[1].IN0
data[0] => w_anode363w[1].IN1
data[0] => w_anode373w[1].IN0
data[0] => w_anode383w[1].IN1
data[0] => w_anode393w[1].IN0
data[0] => w_anode403w[1].IN1
data[0] => w_anode422w[1].IN0
data[0] => w_anode433w[1].IN1
data[0] => w_anode443w[1].IN0
data[0] => w_anode453w[1].IN1
data[0] => w_anode463w[1].IN0
data[0] => w_anode473w[1].IN1
data[0] => w_anode483w[1].IN0
data[0] => w_anode493w[1].IN1
data[1] => w_anode326w[2].IN0
data[1] => w_anode343w[2].IN0
data[1] => w_anode353w[2].IN1
data[1] => w_anode363w[2].IN1
data[1] => w_anode373w[2].IN0
data[1] => w_anode383w[2].IN0
data[1] => w_anode393w[2].IN1
data[1] => w_anode403w[2].IN1
data[1] => w_anode422w[2].IN0
data[1] => w_anode433w[2].IN0
data[1] => w_anode443w[2].IN1
data[1] => w_anode453w[2].IN1
data[1] => w_anode463w[2].IN0
data[1] => w_anode473w[2].IN0
data[1] => w_anode483w[2].IN1
data[1] => w_anode493w[2].IN1
data[2] => w_anode326w[3].IN0
data[2] => w_anode343w[3].IN0
data[2] => w_anode353w[3].IN0
data[2] => w_anode363w[3].IN0
data[2] => w_anode373w[3].IN1
data[2] => w_anode383w[3].IN1
data[2] => w_anode393w[3].IN1
data[2] => w_anode403w[3].IN1
data[2] => w_anode422w[3].IN0
data[2] => w_anode433w[3].IN0
data[2] => w_anode443w[3].IN0
data[2] => w_anode453w[3].IN0
data[2] => w_anode463w[3].IN1
data[2] => w_anode473w[3].IN1
data[2] => w_anode483w[3].IN1
data[2] => w_anode493w[3].IN1
data[3] => w_anode317w[1].IN0
data[3] => w_anode415w[1].IN1
enable => w_anode317w[1].IN0
enable => w_anode415w[1].IN0
eq[0] <= w_anode326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode403w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode422w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode433w[3].DB_MAX_OUTPUT_PORT_TYPE


|cursor|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|decode_u9a:rden_decode_b
data[0] => w_anode508w[1].IN0
data[0] => w_anode525w[1].IN1
data[0] => w_anode535w[1].IN0
data[0] => w_anode545w[1].IN1
data[0] => w_anode555w[1].IN0
data[0] => w_anode565w[1].IN1
data[0] => w_anode575w[1].IN0
data[0] => w_anode585w[1].IN1
data[0] => w_anode595w[1].IN0
data[0] => w_anode606w[1].IN1
data[0] => w_anode616w[1].IN0
data[0] => w_anode626w[1].IN1
data[0] => w_anode636w[1].IN0
data[0] => w_anode646w[1].IN1
data[0] => w_anode656w[1].IN0
data[0] => w_anode666w[1].IN1
data[1] => w_anode508w[2].IN0
data[1] => w_anode525w[2].IN0
data[1] => w_anode535w[2].IN1
data[1] => w_anode545w[2].IN1
data[1] => w_anode555w[2].IN0
data[1] => w_anode565w[2].IN0
data[1] => w_anode575w[2].IN1
data[1] => w_anode585w[2].IN1
data[1] => w_anode595w[2].IN0
data[1] => w_anode606w[2].IN0
data[1] => w_anode616w[2].IN1
data[1] => w_anode626w[2].IN1
data[1] => w_anode636w[2].IN0
data[1] => w_anode646w[2].IN0
data[1] => w_anode656w[2].IN1
data[1] => w_anode666w[2].IN1
data[2] => w_anode508w[3].IN0
data[2] => w_anode525w[3].IN0
data[2] => w_anode535w[3].IN0
data[2] => w_anode545w[3].IN0
data[2] => w_anode555w[3].IN1
data[2] => w_anode565w[3].IN1
data[2] => w_anode575w[3].IN1
data[2] => w_anode585w[3].IN1
data[2] => w_anode595w[3].IN0
data[2] => w_anode606w[3].IN0
data[2] => w_anode616w[3].IN0
data[2] => w_anode626w[3].IN0
data[2] => w_anode636w[3].IN1
data[2] => w_anode646w[3].IN1
data[2] => w_anode656w[3].IN1
data[2] => w_anode666w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode595w[1].IN0
data[3] => w_anode606w[1].IN0
data[3] => w_anode616w[1].IN0
data[3] => w_anode626w[1].IN0
data[3] => w_anode636w[1].IN0
data[3] => w_anode646w[1].IN0
data[3] => w_anode656w[1].IN0
data[3] => w_anode666w[1].IN0
eq[0] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode525w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode535w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode545w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode555w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode565w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode575w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode585w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode595w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode606w[3].DB_MAX_OUTPUT_PORT_TYPE


|cursor|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|decode_5ua:wren_decode_a
data[0] => w_anode326w[1].IN0
data[0] => w_anode343w[1].IN1
data[0] => w_anode353w[1].IN0
data[0] => w_anode363w[1].IN1
data[0] => w_anode373w[1].IN0
data[0] => w_anode383w[1].IN1
data[0] => w_anode393w[1].IN0
data[0] => w_anode403w[1].IN1
data[0] => w_anode422w[1].IN0
data[0] => w_anode433w[1].IN1
data[0] => w_anode443w[1].IN0
data[0] => w_anode453w[1].IN1
data[0] => w_anode463w[1].IN0
data[0] => w_anode473w[1].IN1
data[0] => w_anode483w[1].IN0
data[0] => w_anode493w[1].IN1
data[1] => w_anode326w[2].IN0
data[1] => w_anode343w[2].IN0
data[1] => w_anode353w[2].IN1
data[1] => w_anode363w[2].IN1
data[1] => w_anode373w[2].IN0
data[1] => w_anode383w[2].IN0
data[1] => w_anode393w[2].IN1
data[1] => w_anode403w[2].IN1
data[1] => w_anode422w[2].IN0
data[1] => w_anode433w[2].IN0
data[1] => w_anode443w[2].IN1
data[1] => w_anode453w[2].IN1
data[1] => w_anode463w[2].IN0
data[1] => w_anode473w[2].IN0
data[1] => w_anode483w[2].IN1
data[1] => w_anode493w[2].IN1
data[2] => w_anode326w[3].IN0
data[2] => w_anode343w[3].IN0
data[2] => w_anode353w[3].IN0
data[2] => w_anode363w[3].IN0
data[2] => w_anode373w[3].IN1
data[2] => w_anode383w[3].IN1
data[2] => w_anode393w[3].IN1
data[2] => w_anode403w[3].IN1
data[2] => w_anode422w[3].IN0
data[2] => w_anode433w[3].IN0
data[2] => w_anode443w[3].IN0
data[2] => w_anode453w[3].IN0
data[2] => w_anode463w[3].IN1
data[2] => w_anode473w[3].IN1
data[2] => w_anode483w[3].IN1
data[2] => w_anode493w[3].IN1
data[3] => w_anode317w[1].IN0
data[3] => w_anode415w[1].IN1
enable => w_anode317w[1].IN0
enable => w_anode415w[1].IN0
eq[0] <= w_anode326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode403w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode422w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode433w[3].DB_MAX_OUTPUT_PORT_TYPE


|cursor|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|mux_gob:mux3
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => w_mux_outputs712w[2].IN0
data[25] => w_mux_outputs812w[2].IN0
data[26] => w_mux_outputs912w[2].IN0
data[27] => w_mux_outputs712w[2].IN0
data[28] => w_mux_outputs812w[2].IN0
data[29] => w_mux_outputs912w[2].IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= muxlut_result1w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= muxlut_result2w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs712w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs812w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs912w[2].IN1
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0


|cursor|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|cursor|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => pll.CLK1
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|cursor|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[9].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[5].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_G[0].DATAIN
pixel_colour[1] => VGA_G[9].DATAIN
pixel_colour[1] => VGA_G[8].DATAIN
pixel_colour[1] => VGA_G[7].DATAIN
pixel_colour[1] => VGA_G[6].DATAIN
pixel_colour[1] => VGA_G[5].DATAIN
pixel_colour[1] => VGA_G[4].DATAIN
pixel_colour[1] => VGA_G[3].DATAIN
pixel_colour[1] => VGA_G[2].DATAIN
pixel_colour[1] => VGA_G[1].DATAIN
pixel_colour[2] => VGA_R[0].DATAIN
pixel_colour[2] => VGA_R[9].DATAIN
pixel_colour[2] => VGA_R[8].DATAIN
pixel_colour[2] => VGA_R[7].DATAIN
pixel_colour[2] => VGA_R[6].DATAIN
pixel_colour[2] => VGA_R[5].DATAIN
pixel_colour[2] => VGA_R[4].DATAIN
pixel_colour[2] => VGA_R[3].DATAIN
pixel_colour[2] => VGA_R[2].DATAIN
pixel_colour[2] => VGA_R[1].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
memory_address[15] <= vga_address_translator:controller_translator.mem_address
memory_address[16] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|cursor|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|cursor|drawCard:DC
resetN => resetN.IN3
clock => clock.IN3
xIn[0] => xIn[0].IN2
xIn[1] => xIn[1].IN2
xIn[2] => xIn[2].IN1
xIn[3] => xIn[3].IN1
xIn[4] => xIn[4].IN1
xIn[5] => xIn[5].IN1
xIn[6] => xIn[6].IN1
xIn[7] => xIn[7].IN1
yIn[0] => yIn[0].IN2
yIn[1] => yIn[1].IN1
yIn[2] => yIn[2].IN1
yIn[3] => yIn[3].IN1
yIn[4] => yIn[4].IN1
yIn[5] => yIn[5].IN1
yIn[6] => yIn[6].IN1
loadNumSuit => numReg.OUTPUTSELECT
loadNumSuit => numReg.OUTPUTSELECT
loadNumSuit => numReg.OUTPUTSELECT
loadNumSuit => numReg.OUTPUTSELECT
loadNumSuit => suitReg.OUTPUTSELECT
loadNumSuit => suitReg.OUTPUTSELECT
drawBlank => drawBlank.IN1
drawNum => drawNum.IN1
drawSuit => drawSuit.IN1
cardNum[0] => numReg.DATAB
cardNum[1] => numReg.DATAB
cardNum[2] => numReg.DATAB
cardNum[3] => numReg.DATAB
cardSuit[0] => suitReg.DATAB
cardSuit[1] => suitReg.DATAB
xOut[0] <= xOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[1] <= xOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[2] <= xOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[3] <= xOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[4] <= xOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[5] <= xOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[6] <= xOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[7] <= xOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[0] <= yOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[1] <= yOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[2] <= yOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[3] <= yOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[4] <= yOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[5] <= yOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[6] <= yOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cOut[0] <= cOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cOut[1] <= cOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cOut[2] <= cOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blankDone <= drawBlankCard:blank.done
numDone <= drawNumSuit:num.done
suitDone <= drawNumSuit:suit.done


|cursor|drawCard:DC|drawBlankCard:blank
resetN => current_state.OUTPUTSELECT
resetN => current_state.OUTPUTSELECT
resetN => current_state.OUTPUTSELECT
clock => done~reg0.CLK
clock => cOut[0]~reg0.CLK
clock => cOut[1]~reg0.CLK
clock => cOut[2]~reg0.CLK
clock => yOut[0]~reg0.CLK
clock => yOut[1]~reg0.CLK
clock => yOut[2]~reg0.CLK
clock => yOut[3]~reg0.CLK
clock => yOut[4]~reg0.CLK
clock => yOut[5]~reg0.CLK
clock => yOut[6]~reg0.CLK
clock => xOut[0]~reg0.CLK
clock => xOut[1]~reg0.CLK
clock => xOut[2]~reg0.CLK
clock => xOut[3]~reg0.CLK
clock => xOut[4]~reg0.CLK
clock => xOut[5]~reg0.CLK
clock => xOut[6]~reg0.CLK
clock => xOut[7]~reg0.CLK
clock => yOffset[0].CLK
clock => yOffset[1].CLK
clock => yOffset[2].CLK
clock => yOffset[3].CLK
clock => yOffset[4].CLK
clock => yOffset[5].CLK
clock => yOffset[6].CLK
clock => xOffset[0].CLK
clock => xOffset[1].CLK
clock => xOffset[2].CLK
clock => xOffset[3].CLK
clock => xOffset[4].CLK
clock => xOffset[5].CLK
clock => xOffset[6].CLK
clock => xOffset[7].CLK
clock => yReg[0].CLK
clock => yReg[1].CLK
clock => yReg[2].CLK
clock => yReg[3].CLK
clock => yReg[4].CLK
clock => yReg[5].CLK
clock => yReg[6].CLK
clock => xReg[0].CLK
clock => xReg[1].CLK
clock => xReg[2].CLK
clock => xReg[3].CLK
clock => xReg[4].CLK
clock => xReg[5].CLK
clock => xReg[6].CLK
clock => xReg[7].CLK
clock => current_state~1.DATAIN
start => xReg.OUTPUTSELECT
start => xReg.OUTPUTSELECT
start => xReg.OUTPUTSELECT
start => xReg.OUTPUTSELECT
start => xReg.OUTPUTSELECT
start => xReg.OUTPUTSELECT
start => xReg.OUTPUTSELECT
start => xReg.OUTPUTSELECT
start => yReg.OUTPUTSELECT
start => yReg.OUTPUTSELECT
start => yReg.OUTPUTSELECT
start => yReg.OUTPUTSELECT
start => yReg.OUTPUTSELECT
start => yReg.OUTPUTSELECT
start => yReg.OUTPUTSELECT
start => Selector1.IN2
start => Selector0.IN2
x[0] => xReg.DATAB
x[1] => xReg.DATAB
x[2] => xReg.DATAB
x[3] => xReg.DATAB
x[4] => xReg.DATAB
x[5] => xReg.DATAB
x[6] => xReg.DATAB
x[7] => xReg.DATAB
y[0] => yReg.DATAB
y[1] => yReg.DATAB
y[2] => yReg.DATAB
y[3] => yReg.DATAB
y[4] => yReg.DATAB
y[5] => yReg.DATAB
y[6] => yReg.DATAB
xOut[0] <= xOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[1] <= xOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[2] <= xOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[3] <= xOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[4] <= xOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[5] <= xOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[6] <= xOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[7] <= xOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[0] <= yOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[1] <= yOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[2] <= yOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[3] <= yOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[4] <= yOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[5] <= yOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[6] <= yOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cOut[0] <= cOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cOut[1] <= cOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cOut[2] <= cOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cursor|drawCard:DC|drawNumSuit:num
resetN => current_state.OUTPUTSELECT
resetN => current_state.OUTPUTSELECT
resetN => current_state.OUTPUTSELECT
clock => yOffset[0].CLK
clock => yOffset[1].CLK
clock => yOffset[2].CLK
clock => yOffset[3].CLK
clock => yOffset[4].CLK
clock => yOffset[5].CLK
clock => yOffset[6].CLK
clock => xOffset[0].CLK
clock => xOffset[1].CLK
clock => xOffset[2].CLK
clock => xOffset[3].CLK
clock => xOffset[4].CLK
clock => xOffset[5].CLK
clock => xOffset[6].CLK
clock => xOffset[7].CLK
clock => cOut[0]~reg0.CLK
clock => cOut[1]~reg0.CLK
clock => cOut[2]~reg0.CLK
clock => yOut[0]~reg0.CLK
clock => yOut[1]~reg0.CLK
clock => yOut[2]~reg0.CLK
clock => yOut[3]~reg0.CLK
clock => yOut[4]~reg0.CLK
clock => yOut[5]~reg0.CLK
clock => yOut[6]~reg0.CLK
clock => xOut[0]~reg0.CLK
clock => xOut[1]~reg0.CLK
clock => xOut[2]~reg0.CLK
clock => xOut[3]~reg0.CLK
clock => xOut[4]~reg0.CLK
clock => xOut[5]~reg0.CLK
clock => xOut[6]~reg0.CLK
clock => xOut[7]~reg0.CLK
clock => yReg[0].CLK
clock => yReg[1].CLK
clock => yReg[2].CLK
clock => yReg[3].CLK
clock => yReg[4].CLK
clock => yReg[5].CLK
clock => yReg[6].CLK
clock => xReg[0].CLK
clock => xReg[1].CLK
clock => xReg[2].CLK
clock => xReg[3].CLK
clock => xReg[4].CLK
clock => xReg[5].CLK
clock => xReg[6].CLK
clock => xReg[7].CLK
clock => dataReg[0].CLK
clock => dataReg[1].CLK
clock => dataReg[2].CLK
clock => dataReg[3].CLK
clock => dataReg[4].CLK
clock => dataReg[5].CLK
clock => dataReg[6].CLK
clock => dataReg[7].CLK
clock => dataReg[8].CLK
clock => dataReg[9].CLK
clock => dataReg[10].CLK
clock => dataReg[11].CLK
clock => dataReg[12].CLK
clock => dataReg[13].CLK
clock => dataReg[14].CLK
clock => dataReg[15].CLK
clock => dataReg[16].CLK
clock => dataReg[17].CLK
clock => dataReg[18].CLK
clock => dataReg[19].CLK
clock => dataReg[20].CLK
clock => dataReg[21].CLK
clock => dataReg[22].CLK
clock => dataReg[23].CLK
clock => dataReg[24].CLK
clock => dataReg[25].CLK
clock => dataReg[26].CLK
clock => dataReg[27].CLK
clock => dataReg[28].CLK
clock => dataReg[29].CLK
clock => dataReg[30].CLK
clock => dataReg[31].CLK
clock => dataReg[32].CLK
clock => dataReg[33].CLK
clock => dataReg[34].CLK
clock => dataReg[35].CLK
clock => dataReg[36].CLK
clock => dataReg[37].CLK
clock => dataReg[38].CLK
clock => dataReg[39].CLK
clock => dataReg[40].CLK
clock => dataReg[41].CLK
clock => dataReg[42].CLK
clock => dataReg[43].CLK
clock => dataReg[44].CLK
clock => dataReg[45].CLK
clock => dataReg[46].CLK
clock => dataReg[47].CLK
clock => dataReg[48].CLK
clock => dataReg[49].CLK
clock => dataReg[50].CLK
clock => dataReg[51].CLK
clock => dataReg[52].CLK
clock => dataReg[53].CLK
clock => dataReg[54].CLK
clock => dataReg[55].CLK
clock => dataReg[56].CLK
clock => dataReg[57].CLK
clock => dataReg[58].CLK
clock => dataReg[59].CLK
clock => dataReg[60].CLK
clock => dataReg[61].CLK
clock => dataReg[62].CLK
clock => dataReg[63].CLK
clock => dataReg[64].CLK
clock => dataReg[65].CLK
clock => dataReg[66].CLK
clock => dataReg[67].CLK
clock => dataReg[68].CLK
clock => dataReg[69].CLK
clock => dataReg[70].CLK
clock => dataReg[71].CLK
clock => dataReg[72].CLK
clock => dataReg[73].CLK
clock => dataReg[74].CLK
clock => dataReg[75].CLK
clock => dataReg[76].CLK
clock => dataReg[77].CLK
clock => dataReg[78].CLK
clock => dataReg[79].CLK
clock => dataReg[80].CLK
clock => dataReg[81].CLK
clock => dataReg[82].CLK
clock => dataReg[83].CLK
clock => dataReg[84].CLK
clock => dataReg[85].CLK
clock => dataReg[86].CLK
clock => dataReg[87].CLK
clock => dataReg[88].CLK
clock => dataReg[89].CLK
clock => dataReg[90].CLK
clock => dataReg[91].CLK
clock => dataReg[92].CLK
clock => dataReg[93].CLK
clock => dataReg[94].CLK
clock => dataReg[95].CLK
clock => dataReg[96].CLK
clock => dataReg[97].CLK
clock => dataReg[98].CLK
clock => dataReg[99].CLK
clock => dataReg[100].CLK
clock => dataReg[101].CLK
clock => dataReg[102].CLK
clock => dataReg[103].CLK
clock => dataReg[104].CLK
clock => dataReg[105].CLK
clock => dataReg[106].CLK
clock => dataReg[107].CLK
clock => dataReg[108].CLK
clock => dataReg[109].CLK
clock => dataReg[110].CLK
clock => dataReg[111].CLK
clock => dataReg[112].CLK
clock => dataReg[113].CLK
clock => dataReg[114].CLK
clock => dataReg[115].CLK
clock => dataReg[116].CLK
clock => dataReg[117].CLK
clock => dataReg[118].CLK
clock => dataReg[119].CLK
clock => dataReg[120].CLK
clock => dataReg[121].CLK
clock => dataReg[122].CLK
clock => dataReg[123].CLK
clock => dataReg[124].CLK
clock => dataReg[125].CLK
clock => dataReg[126].CLK
clock => dataReg[127].CLK
clock => dataReg[128].CLK
clock => dataReg[129].CLK
clock => dataReg[130].CLK
clock => dataReg[131].CLK
clock => dataReg[132].CLK
clock => dataReg[133].CLK
clock => dataReg[134].CLK
clock => dataReg[135].CLK
clock => dataReg[136].CLK
clock => dataReg[137].CLK
clock => dataReg[138].CLK
clock => dataReg[139].CLK
clock => dataReg[140].CLK
clock => dataReg[141].CLK
clock => dataReg[142].CLK
clock => dataReg[143].CLK
clock => dataReg[144].CLK
clock => dataReg[145].CLK
clock => dataReg[146].CLK
clock => dataReg[147].CLK
clock => dataReg[148].CLK
clock => dataReg[149].CLK
clock => dataReg[150].CLK
clock => dataReg[151].CLK
clock => dataReg[152].CLK
clock => dataReg[153].CLK
clock => dataReg[154].CLK
clock => dataReg[155].CLK
clock => dataReg[156].CLK
clock => dataReg[157].CLK
clock => dataReg[158].CLK
clock => dataReg[159].CLK
clock => dataReg[160].CLK
clock => dataReg[161].CLK
clock => dataReg[162].CLK
clock => dataReg[163].CLK
clock => dataReg[164].CLK
clock => dataReg[165].CLK
clock => dataReg[166].CLK
clock => dataReg[167].CLK
clock => dataReg[168].CLK
clock => dataReg[169].CLK
clock => dataReg[170].CLK
clock => dataReg[171].CLK
clock => dataReg[172].CLK
clock => dataReg[173].CLK
clock => dataReg[174].CLK
clock => dataReg[175].CLK
clock => dataReg[176].CLK
clock => dataReg[177].CLK
clock => dataReg[178].CLK
clock => dataReg[179].CLK
clock => dataReg[180].CLK
clock => dataReg[181].CLK
clock => dataReg[182].CLK
clock => dataReg[183].CLK
clock => dataReg[184].CLK
clock => dataReg[185].CLK
clock => dataReg[186].CLK
clock => dataReg[187].CLK
clock => dataReg[188].CLK
clock => dataReg[189].CLK
clock => dataReg[190].CLK
clock => dataReg[191].CLK
clock => dataReg[192].CLK
clock => dataReg[193].CLK
clock => dataReg[194].CLK
clock => dataReg[195].CLK
clock => dataReg[196].CLK
clock => dataReg[197].CLK
clock => dataReg[198].CLK
clock => dataReg[199].CLK
clock => dataReg[200].CLK
clock => dataReg[201].CLK
clock => dataReg[202].CLK
clock => dataReg[203].CLK
clock => dataReg[204].CLK
clock => dataReg[205].CLK
clock => dataReg[206].CLK
clock => dataReg[207].CLK
clock => dataReg[208].CLK
clock => dataReg[209].CLK
clock => dataReg[210].CLK
clock => dataReg[211].CLK
clock => dataReg[212].CLK
clock => dataReg[213].CLK
clock => dataReg[214].CLK
clock => dataReg[215].CLK
clock => dataReg[216].CLK
clock => dataReg[217].CLK
clock => dataReg[218].CLK
clock => dataReg[219].CLK
clock => dataReg[220].CLK
clock => dataReg[221].CLK
clock => dataReg[222].CLK
clock => dataReg[223].CLK
clock => dataReg[224].CLK
clock => dataReg[225].CLK
clock => dataReg[226].CLK
clock => dataReg[227].CLK
clock => dataReg[228].CLK
clock => dataReg[229].CLK
clock => dataReg[230].CLK
clock => dataReg[231].CLK
clock => dataReg[232].CLK
clock => dataReg[233].CLK
clock => dataReg[234].CLK
clock => dataReg[235].CLK
clock => dataReg[236].CLK
clock => dataReg[237].CLK
clock => dataReg[238].CLK
clock => dataReg[239].CLK
clock => dataReg[240].CLK
clock => dataReg[241].CLK
clock => dataReg[242].CLK
clock => dataReg[243].CLK
clock => dataReg[244].CLK
clock => dataReg[245].CLK
clock => dataReg[246].CLK
clock => dataReg[247].CLK
clock => dataReg[248].CLK
clock => dataReg[249].CLK
clock => dataReg[250].CLK
clock => dataReg[251].CLK
clock => dataReg[252].CLK
clock => dataReg[253].CLK
clock => dataReg[254].CLK
clock => dataReg[255].CLK
clock => dataReg[256].CLK
clock => dataReg[257].CLK
clock => dataReg[258].CLK
clock => dataReg[259].CLK
clock => dataReg[260].CLK
clock => dataReg[261].CLK
clock => dataReg[262].CLK
clock => dataReg[263].CLK
clock => dataReg[264].CLK
clock => dataReg[265].CLK
clock => dataReg[266].CLK
clock => dataReg[267].CLK
clock => dataReg[268].CLK
clock => dataReg[269].CLK
clock => dataReg[270].CLK
clock => dataReg[271].CLK
clock => dataReg[272].CLK
clock => dataReg[273].CLK
clock => dataReg[274].CLK
clock => dataReg[275].CLK
clock => dataReg[276].CLK
clock => dataReg[277].CLK
clock => dataReg[278].CLK
clock => dataReg[279].CLK
clock => dataReg[280].CLK
clock => dataReg[281].CLK
clock => dataReg[282].CLK
clock => dataReg[283].CLK
clock => dataReg[284].CLK
clock => dataReg[285].CLK
clock => dataReg[286].CLK
clock => dataReg[287].CLK
clock => dataReg[288].CLK
clock => dataReg[289].CLK
clock => dataReg[290].CLK
clock => dataReg[291].CLK
clock => dataReg[292].CLK
clock => dataReg[293].CLK
clock => dataReg[294].CLK
clock => dataReg[295].CLK
clock => dataReg[296].CLK
clock => dataReg[297].CLK
clock => dataReg[298].CLK
clock => dataReg[299].CLK
clock => dataReg[300].CLK
clock => dataReg[301].CLK
clock => dataReg[302].CLK
clock => dataReg[303].CLK
clock => dataReg[304].CLK
clock => dataReg[305].CLK
clock => dataReg[306].CLK
clock => dataReg[307].CLK
clock => dataReg[308].CLK
clock => dataReg[309].CLK
clock => dataReg[310].CLK
clock => dataReg[311].CLK
clock => dataReg[312].CLK
clock => dataReg[313].CLK
clock => dataReg[314].CLK
clock => dataReg[315].CLK
clock => dataReg[316].CLK
clock => dataReg[317].CLK
clock => dataReg[318].CLK
clock => dataReg[319].CLK
clock => dataReg[320].CLK
clock => dataReg[321].CLK
clock => dataReg[322].CLK
clock => dataReg[323].CLK
clock => dataReg[324].CLK
clock => dataReg[325].CLK
clock => dataReg[326].CLK
clock => dataReg[327].CLK
clock => dataReg[328].CLK
clock => dataReg[329].CLK
clock => dataReg[330].CLK
clock => dataReg[331].CLK
clock => dataReg[332].CLK
clock => dataReg[333].CLK
clock => dataReg[334].CLK
clock => dataReg[335].CLK
clock => dataReg[336].CLK
clock => dataReg[337].CLK
clock => dataReg[338].CLK
clock => dataReg[339].CLK
clock => dataReg[340].CLK
clock => dataReg[341].CLK
clock => dataReg[342].CLK
clock => dataReg[343].CLK
clock => dataReg[344].CLK
clock => dataReg[345].CLK
clock => dataReg[346].CLK
clock => dataReg[347].CLK
clock => dataReg[348].CLK
clock => dataReg[349].CLK
clock => dataReg[350].CLK
clock => dataReg[351].CLK
clock => dataReg[352].CLK
clock => dataReg[353].CLK
clock => dataReg[354].CLK
clock => dataReg[355].CLK
clock => dataReg[356].CLK
clock => dataReg[357].CLK
clock => dataReg[358].CLK
clock => dataReg[359].CLK
clock => dataReg[360].CLK
clock => dataReg[361].CLK
clock => dataReg[362].CLK
clock => dataReg[363].CLK
clock => dataReg[364].CLK
clock => dataReg[365].CLK
clock => dataReg[366].CLK
clock => dataReg[367].CLK
clock => dataReg[368].CLK
clock => dataReg[369].CLK
clock => dataReg[370].CLK
clock => dataReg[371].CLK
clock => dataReg[372].CLK
clock => dataReg[373].CLK
clock => dataReg[374].CLK
clock => dataReg[375].CLK
clock => dataReg[376].CLK
clock => dataReg[377].CLK
clock => dataReg[378].CLK
clock => dataReg[379].CLK
clock => dataReg[380].CLK
clock => dataReg[381].CLK
clock => dataReg[382].CLK
clock => dataReg[383].CLK
clock => dataReg[384].CLK
clock => dataReg[385].CLK
clock => dataReg[386].CLK
clock => dataReg[387].CLK
clock => dataReg[388].CLK
clock => dataReg[389].CLK
clock => dataReg[390].CLK
clock => dataReg[391].CLK
clock => dataReg[392].CLK
clock => dataReg[393].CLK
clock => dataReg[394].CLK
clock => dataReg[395].CLK
clock => dataReg[396].CLK
clock => dataReg[397].CLK
clock => dataReg[398].CLK
clock => dataReg[399].CLK
clock => dataReg[400].CLK
clock => dataReg[401].CLK
clock => dataReg[402].CLK
clock => dataReg[403].CLK
clock => dataReg[404].CLK
clock => dataReg[405].CLK
clock => dataReg[406].CLK
clock => dataReg[407].CLK
clock => dataReg[408].CLK
clock => dataReg[409].CLK
clock => dataReg[410].CLK
clock => dataReg[411].CLK
clock => dataReg[412].CLK
clock => dataReg[413].CLK
clock => dataReg[414].CLK
clock => dataReg[415].CLK
clock => dataReg[416].CLK
clock => dataReg[417].CLK
clock => dataReg[418].CLK
clock => dataReg[419].CLK
clock => dataReg[420].CLK
clock => dataReg[421].CLK
clock => dataReg[422].CLK
clock => dataReg[423].CLK
clock => dataReg[424].CLK
clock => dataReg[425].CLK
clock => dataReg[426].CLK
clock => dataReg[427].CLK
clock => dataReg[428].CLK
clock => dataReg[429].CLK
clock => dataReg[430].CLK
clock => dataReg[431].CLK
clock => dataReg[432].CLK
clock => dataReg[433].CLK
clock => dataReg[434].CLK
clock => dataReg[435].CLK
clock => dataReg[436].CLK
clock => dataReg[437].CLK
clock => dataReg[438].CLK
clock => dataReg[439].CLK
clock => dataReg[440].CLK
clock => dataReg[441].CLK
clock => dataReg[442].CLK
clock => dataReg[443].CLK
clock => dataReg[444].CLK
clock => dataReg[445].CLK
clock => dataReg[446].CLK
clock => dataReg[447].CLK
clock => dataReg[448].CLK
clock => dataReg[449].CLK
clock => dataReg[450].CLK
clock => dataReg[451].CLK
clock => dataReg[452].CLK
clock => dataReg[453].CLK
clock => dataReg[454].CLK
clock => dataReg[455].CLK
clock => dataReg[456].CLK
clock => dataReg[457].CLK
clock => dataReg[458].CLK
clock => dataReg[459].CLK
clock => dataReg[460].CLK
clock => dataReg[461].CLK
clock => dataReg[462].CLK
clock => dataReg[463].CLK
clock => dataReg[464].CLK
clock => dataReg[465].CLK
clock => dataReg[466].CLK
clock => dataReg[467].CLK
clock => dataReg[468].CLK
clock => dataReg[469].CLK
clock => dataReg[470].CLK
clock => dataReg[471].CLK
clock => dataReg[472].CLK
clock => dataReg[473].CLK
clock => dataReg[474].CLK
clock => dataReg[475].CLK
clock => dataReg[476].CLK
clock => dataReg[477].CLK
clock => dataReg[478].CLK
clock => dataReg[479].CLK
clock => dataReg[480].CLK
clock => dataReg[481].CLK
clock => dataReg[482].CLK
clock => dataReg[483].CLK
clock => dataReg[484].CLK
clock => dataReg[485].CLK
clock => dataReg[486].CLK
clock => dataReg[487].CLK
clock => dataReg[488].CLK
clock => dataReg[489].CLK
clock => dataReg[490].CLK
clock => dataReg[491].CLK
clock => dataReg[492].CLK
clock => dataReg[493].CLK
clock => dataReg[494].CLK
clock => dataReg[495].CLK
clock => dataReg[496].CLK
clock => dataReg[497].CLK
clock => dataReg[498].CLK
clock => dataReg[499].CLK
clock => dataReg[500].CLK
clock => dataReg[501].CLK
clock => dataReg[502].CLK
clock => dataReg[503].CLK
clock => dataReg[504].CLK
clock => dataReg[505].CLK
clock => dataReg[506].CLK
clock => dataReg[507].CLK
clock => dataReg[508].CLK
clock => dataReg[509].CLK
clock => dataReg[510].CLK
clock => dataReg[511].CLK
clock => dataReg[512].CLK
clock => dataReg[513].CLK
clock => dataReg[514].CLK
clock => dataReg[515].CLK
clock => dataReg[516].CLK
clock => dataReg[517].CLK
clock => dataReg[518].CLK
clock => dataReg[519].CLK
clock => dataReg[520].CLK
clock => dataReg[521].CLK
clock => dataReg[522].CLK
clock => dataReg[523].CLK
clock => dataReg[524].CLK
clock => dataReg[525].CLK
clock => dataReg[526].CLK
clock => dataReg[527].CLK
clock => dataReg[528].CLK
clock => dataReg[529].CLK
clock => dataReg[530].CLK
clock => dataReg[531].CLK
clock => dataReg[532].CLK
clock => dataReg[533].CLK
clock => dataReg[534].CLK
clock => dataReg[535].CLK
clock => dataReg[536].CLK
clock => dataReg[537].CLK
clock => dataReg[538].CLK
clock => dataReg[539].CLK
clock => dataReg[540].CLK
clock => dataReg[541].CLK
clock => dataReg[542].CLK
clock => dataReg[543].CLK
clock => dataReg[544].CLK
clock => dataReg[545].CLK
clock => dataReg[546].CLK
clock => dataReg[547].CLK
clock => dataReg[548].CLK
clock => dataReg[549].CLK
clock => dataReg[550].CLK
clock => dataReg[551].CLK
clock => dataReg[552].CLK
clock => dataReg[553].CLK
clock => dataReg[554].CLK
clock => dataReg[555].CLK
clock => dataReg[556].CLK
clock => dataReg[557].CLK
clock => dataReg[558].CLK
clock => dataReg[559].CLK
clock => dataReg[560].CLK
clock => dataReg[561].CLK
clock => dataReg[562].CLK
clock => dataReg[563].CLK
clock => dataReg[564].CLK
clock => dataReg[565].CLK
clock => dataReg[566].CLK
clock => dataReg[567].CLK
clock => dataReg[568].CLK
clock => dataReg[569].CLK
clock => dataReg[570].CLK
clock => dataReg[571].CLK
clock => dataReg[572].CLK
clock => dataReg[573].CLK
clock => dataReg[574].CLK
clock => dataReg[575].CLK
clock => dataReg[576].CLK
clock => dataReg[577].CLK
clock => dataReg[578].CLK
clock => dataReg[579].CLK
clock => dataReg[580].CLK
clock => dataReg[581].CLK
clock => dataReg[582].CLK
clock => dataReg[583].CLK
clock => dataReg[584].CLK
clock => dataReg[585].CLK
clock => dataReg[586].CLK
clock => dataReg[587].CLK
clock => dataReg[588].CLK
clock => dataReg[589].CLK
clock => dataReg[590].CLK
clock => dataReg[591].CLK
clock => dataReg[592].CLK
clock => dataReg[593].CLK
clock => dataReg[594].CLK
clock => dataReg[595].CLK
clock => dataReg[596].CLK
clock => dataReg[597].CLK
clock => dataReg[598].CLK
clock => dataReg[599].CLK
clock => dataReg[600].CLK
clock => dataReg[601].CLK
clock => dataReg[602].CLK
clock => dataReg[603].CLK
clock => dataReg[604].CLK
clock => dataReg[605].CLK
clock => dataReg[606].CLK
clock => dataReg[607].CLK
clock => dataReg[608].CLK
clock => dataReg[609].CLK
clock => dataReg[610].CLK
clock => dataReg[611].CLK
clock => dataReg[612].CLK
clock => dataReg[613].CLK
clock => dataReg[614].CLK
clock => dataReg[615].CLK
clock => dataReg[616].CLK
clock => dataReg[617].CLK
clock => dataReg[618].CLK
clock => dataReg[619].CLK
clock => dataReg[620].CLK
clock => dataReg[621].CLK
clock => dataReg[622].CLK
clock => dataReg[623].CLK
clock => dataReg[624].CLK
clock => dataReg[625].CLK
clock => dataReg[626].CLK
clock => dataReg[627].CLK
clock => dataReg[628].CLK
clock => dataReg[629].CLK
clock => dataReg[630].CLK
clock => dataReg[631].CLK
clock => dataReg[632].CLK
clock => dataReg[633].CLK
clock => dataReg[634].CLK
clock => dataReg[635].CLK
clock => dataReg[636].CLK
clock => dataReg[637].CLK
clock => dataReg[638].CLK
clock => dataReg[639].CLK
clock => dataReg[640].CLK
clock => dataReg[641].CLK
clock => dataReg[642].CLK
clock => dataReg[643].CLK
clock => dataReg[644].CLK
clock => dataReg[645].CLK
clock => dataReg[646].CLK
clock => dataReg[647].CLK
clock => dataReg[648].CLK
clock => dataReg[649].CLK
clock => dataReg[650].CLK
clock => dataReg[651].CLK
clock => dataReg[652].CLK
clock => dataReg[653].CLK
clock => dataReg[654].CLK
clock => dataReg[655].CLK
clock => dataReg[656].CLK
clock => dataReg[657].CLK
clock => dataReg[658].CLK
clock => dataReg[659].CLK
clock => dataReg[660].CLK
clock => dataReg[661].CLK
clock => dataReg[662].CLK
clock => dataReg[663].CLK
clock => dataReg[664].CLK
clock => dataReg[665].CLK
clock => dataReg[666].CLK
clock => dataReg[667].CLK
clock => dataReg[668].CLK
clock => dataReg[669].CLK
clock => dataReg[670].CLK
clock => dataReg[671].CLK
clock => dataReg[672].CLK
clock => dataReg[673].CLK
clock => dataReg[674].CLK
clock => dataReg[675].CLK
clock => dataReg[676].CLK
clock => dataReg[677].CLK
clock => dataReg[678].CLK
clock => dataReg[679].CLK
clock => dataReg[680].CLK
clock => dataReg[681].CLK
clock => dataReg[682].CLK
clock => dataReg[683].CLK
clock => dataReg[684].CLK
clock => dataReg[685].CLK
clock => dataReg[686].CLK
clock => dataReg[687].CLK
clock => dataReg[688].CLK
clock => dataReg[689].CLK
clock => dataReg[690].CLK
clock => dataReg[691].CLK
clock => dataReg[692].CLK
clock => dataReg[693].CLK
clock => dataReg[694].CLK
clock => dataReg[695].CLK
clock => dataReg[696].CLK
clock => dataReg[697].CLK
clock => dataReg[698].CLK
clock => dataReg[699].CLK
clock => dataReg[700].CLK
clock => dataReg[701].CLK
clock => dataReg[702].CLK
clock => dataReg[703].CLK
clock => dataReg[704].CLK
clock => dataReg[705].CLK
clock => dataReg[706].CLK
clock => dataReg[707].CLK
clock => dataReg[708].CLK
clock => dataReg[709].CLK
clock => dataReg[710].CLK
clock => dataReg[711].CLK
clock => dataReg[712].CLK
clock => dataReg[713].CLK
clock => dataReg[714].CLK
clock => dataReg[715].CLK
clock => dataReg[716].CLK
clock => dataReg[717].CLK
clock => dataReg[718].CLK
clock => dataReg[719].CLK
clock => dataReg[720].CLK
clock => dataReg[721].CLK
clock => dataReg[722].CLK
clock => dataReg[723].CLK
clock => dataReg[724].CLK
clock => dataReg[725].CLK
clock => dataReg[726].CLK
clock => dataReg[727].CLK
clock => dataReg[728].CLK
clock => dataReg[729].CLK
clock => dataReg[730].CLK
clock => dataReg[731].CLK
clock => dataReg[732].CLK
clock => dataReg[733].CLK
clock => dataReg[734].CLK
clock => dataReg[735].CLK
clock => dataReg[736].CLK
clock => dataReg[737].CLK
clock => dataReg[738].CLK
clock => dataReg[739].CLK
clock => dataReg[740].CLK
clock => dataReg[741].CLK
clock => dataReg[742].CLK
clock => dataReg[743].CLK
clock => dataReg[744].CLK
clock => dataReg[745].CLK
clock => dataReg[746].CLK
clock => dataReg[747].CLK
clock => dataReg[748].CLK
clock => dataReg[749].CLK
clock => dataReg[750].CLK
clock => dataReg[751].CLK
clock => dataReg[752].CLK
clock => dataReg[753].CLK
clock => dataReg[754].CLK
clock => dataReg[755].CLK
clock => dataReg[756].CLK
clock => dataReg[757].CLK
clock => dataReg[758].CLK
clock => dataReg[759].CLK
clock => dataReg[760].CLK
clock => dataReg[761].CLK
clock => dataReg[762].CLK
clock => dataReg[763].CLK
clock => dataReg[764].CLK
clock => dataReg[765].CLK
clock => dataReg[766].CLK
clock => dataReg[767].CLK
clock => done~reg0.CLK
clock => current_state~1.DATAIN
start => next_state.LOAD.DATAB
start => Selector0.IN1
x[0] => Selector777.IN1
x[1] => Selector776.IN1
x[2] => Selector775.IN1
x[3] => Selector774.IN1
x[4] => Selector773.IN1
x[5] => Selector772.IN1
x[6] => Selector771.IN1
x[7] => Selector770.IN1
y[0] => Selector784.IN1
y[1] => Selector783.IN1
y[2] => Selector782.IN1
y[3] => Selector781.IN1
y[4] => Selector780.IN1
y[5] => Selector779.IN1
y[6] => Selector778.IN1
data[0] => Selector769.IN2
data[1] => Selector768.IN2
data[2] => Selector767.IN2
data[3] => Selector766.IN2
data[4] => Selector765.IN2
data[5] => Selector764.IN2
data[6] => Selector763.IN2
data[7] => Selector762.IN2
data[8] => Selector761.IN2
data[9] => Selector760.IN2
data[10] => Selector759.IN2
data[11] => Selector758.IN2
data[12] => Selector757.IN2
data[13] => Selector756.IN2
data[14] => Selector755.IN2
data[15] => Selector754.IN2
data[16] => Selector753.IN2
data[17] => Selector752.IN2
data[18] => Selector751.IN2
data[19] => Selector750.IN2
data[20] => Selector749.IN2
data[21] => Selector748.IN2
data[22] => Selector747.IN2
data[23] => Selector746.IN2
data[24] => Selector745.IN2
data[25] => Selector744.IN2
data[26] => Selector743.IN2
data[27] => Selector742.IN2
data[28] => Selector741.IN2
data[29] => Selector740.IN2
data[30] => Selector739.IN2
data[31] => Selector738.IN2
data[32] => Selector737.IN2
data[33] => Selector736.IN2
data[34] => Selector735.IN2
data[35] => Selector734.IN2
data[36] => Selector733.IN2
data[37] => Selector732.IN2
data[38] => Selector731.IN2
data[39] => Selector730.IN2
data[40] => Selector729.IN2
data[41] => Selector728.IN2
data[42] => Selector727.IN2
data[43] => Selector726.IN2
data[44] => Selector725.IN2
data[45] => Selector724.IN2
data[46] => Selector723.IN2
data[47] => Selector722.IN2
data[48] => Selector721.IN2
data[49] => Selector720.IN2
data[50] => Selector719.IN2
data[51] => Selector718.IN2
data[52] => Selector717.IN2
data[53] => Selector716.IN2
data[54] => Selector715.IN2
data[55] => Selector714.IN2
data[56] => Selector713.IN2
data[57] => Selector712.IN2
data[58] => Selector711.IN2
data[59] => Selector710.IN2
data[60] => Selector709.IN2
data[61] => Selector708.IN2
data[62] => Selector707.IN2
data[63] => Selector706.IN2
data[64] => Selector705.IN2
data[65] => Selector704.IN2
data[66] => Selector703.IN2
data[67] => Selector702.IN2
data[68] => Selector701.IN2
data[69] => Selector700.IN2
data[70] => Selector699.IN2
data[71] => Selector698.IN2
data[72] => Selector697.IN2
data[73] => Selector696.IN2
data[74] => Selector695.IN2
data[75] => Selector694.IN2
data[76] => Selector693.IN2
data[77] => Selector692.IN2
data[78] => Selector691.IN2
data[79] => Selector690.IN2
data[80] => Selector689.IN2
data[81] => Selector688.IN2
data[82] => Selector687.IN2
data[83] => Selector686.IN2
data[84] => Selector685.IN2
data[85] => Selector684.IN2
data[86] => Selector683.IN2
data[87] => Selector682.IN2
data[88] => Selector681.IN2
data[89] => Selector680.IN2
data[90] => Selector679.IN2
data[91] => Selector678.IN2
data[92] => Selector677.IN2
data[93] => Selector676.IN2
data[94] => Selector675.IN2
data[95] => Selector674.IN2
data[96] => Selector673.IN2
data[97] => Selector672.IN2
data[98] => Selector671.IN2
data[99] => Selector670.IN2
data[100] => Selector669.IN2
data[101] => Selector668.IN2
data[102] => Selector667.IN2
data[103] => Selector666.IN2
data[104] => Selector665.IN2
data[105] => Selector664.IN2
data[106] => Selector663.IN2
data[107] => Selector662.IN2
data[108] => Selector661.IN2
data[109] => Selector660.IN2
data[110] => Selector659.IN2
data[111] => Selector658.IN2
data[112] => Selector657.IN2
data[113] => Selector656.IN2
data[114] => Selector655.IN2
data[115] => Selector654.IN2
data[116] => Selector653.IN2
data[117] => Selector652.IN2
data[118] => Selector651.IN2
data[119] => Selector650.IN2
data[120] => Selector649.IN2
data[121] => Selector648.IN2
data[122] => Selector647.IN2
data[123] => Selector646.IN2
data[124] => Selector645.IN2
data[125] => Selector644.IN2
data[126] => Selector643.IN2
data[127] => Selector642.IN2
data[128] => Selector641.IN2
data[129] => Selector640.IN2
data[130] => Selector639.IN2
data[131] => Selector638.IN2
data[132] => Selector637.IN2
data[133] => Selector636.IN2
data[134] => Selector635.IN2
data[135] => Selector634.IN2
data[136] => Selector633.IN2
data[137] => Selector632.IN2
data[138] => Selector631.IN2
data[139] => Selector630.IN2
data[140] => Selector629.IN2
data[141] => Selector628.IN2
data[142] => Selector627.IN2
data[143] => Selector626.IN2
data[144] => Selector625.IN2
data[145] => Selector624.IN2
data[146] => Selector623.IN2
data[147] => Selector622.IN2
data[148] => Selector621.IN2
data[149] => Selector620.IN2
data[150] => Selector619.IN2
data[151] => Selector618.IN2
data[152] => Selector617.IN2
data[153] => Selector616.IN2
data[154] => Selector615.IN2
data[155] => Selector614.IN2
data[156] => Selector613.IN2
data[157] => Selector612.IN2
data[158] => Selector611.IN2
data[159] => Selector610.IN2
data[160] => Selector609.IN2
data[161] => Selector608.IN2
data[162] => Selector607.IN2
data[163] => Selector606.IN2
data[164] => Selector605.IN2
data[165] => Selector604.IN2
data[166] => Selector603.IN2
data[167] => Selector602.IN2
data[168] => Selector601.IN2
data[169] => Selector600.IN2
data[170] => Selector599.IN2
data[171] => Selector598.IN2
data[172] => Selector597.IN2
data[173] => Selector596.IN2
data[174] => Selector595.IN2
data[175] => Selector594.IN2
data[176] => Selector593.IN2
data[177] => Selector592.IN2
data[178] => Selector591.IN2
data[179] => Selector590.IN2
data[180] => Selector589.IN2
data[181] => Selector588.IN2
data[182] => Selector587.IN2
data[183] => Selector586.IN2
data[184] => Selector585.IN2
data[185] => Selector584.IN2
data[186] => Selector583.IN2
data[187] => Selector582.IN2
data[188] => Selector581.IN2
data[189] => Selector580.IN2
data[190] => Selector579.IN2
data[191] => Selector578.IN2
data[192] => Selector577.IN2
data[193] => Selector576.IN2
data[194] => Selector575.IN2
data[195] => Selector574.IN2
data[196] => Selector573.IN2
data[197] => Selector572.IN2
data[198] => Selector571.IN2
data[199] => Selector570.IN2
data[200] => Selector569.IN2
data[201] => Selector568.IN2
data[202] => Selector567.IN2
data[203] => Selector566.IN2
data[204] => Selector565.IN2
data[205] => Selector564.IN2
data[206] => Selector563.IN2
data[207] => Selector562.IN2
data[208] => Selector561.IN2
data[209] => Selector560.IN2
data[210] => Selector559.IN2
data[211] => Selector558.IN2
data[212] => Selector557.IN2
data[213] => Selector556.IN2
data[214] => Selector555.IN2
data[215] => Selector554.IN2
data[216] => Selector553.IN2
data[217] => Selector552.IN2
data[218] => Selector551.IN2
data[219] => Selector550.IN2
data[220] => Selector549.IN2
data[221] => Selector548.IN2
data[222] => Selector547.IN2
data[223] => Selector546.IN2
data[224] => Selector545.IN2
data[225] => Selector544.IN2
data[226] => Selector543.IN2
data[227] => Selector542.IN2
data[228] => Selector541.IN2
data[229] => Selector540.IN2
data[230] => Selector539.IN2
data[231] => Selector538.IN2
data[232] => Selector537.IN2
data[233] => Selector536.IN2
data[234] => Selector535.IN2
data[235] => Selector534.IN2
data[236] => Selector533.IN2
data[237] => Selector532.IN2
data[238] => Selector531.IN2
data[239] => Selector530.IN2
data[240] => Selector529.IN2
data[241] => Selector528.IN2
data[242] => Selector527.IN2
data[243] => Selector526.IN2
data[244] => Selector525.IN2
data[245] => Selector524.IN2
data[246] => Selector523.IN2
data[247] => Selector522.IN2
data[248] => Selector521.IN2
data[249] => Selector520.IN2
data[250] => Selector519.IN2
data[251] => Selector518.IN2
data[252] => Selector517.IN2
data[253] => Selector516.IN2
data[254] => Selector515.IN2
data[255] => Selector514.IN2
data[256] => Selector513.IN2
data[257] => Selector512.IN2
data[258] => Selector511.IN2
data[259] => Selector510.IN2
data[260] => Selector509.IN2
data[261] => Selector508.IN2
data[262] => Selector507.IN2
data[263] => Selector506.IN2
data[264] => Selector505.IN2
data[265] => Selector504.IN2
data[266] => Selector503.IN2
data[267] => Selector502.IN2
data[268] => Selector501.IN2
data[269] => Selector500.IN2
data[270] => Selector499.IN2
data[271] => Selector498.IN2
data[272] => Selector497.IN2
data[273] => Selector496.IN2
data[274] => Selector495.IN2
data[275] => Selector494.IN2
data[276] => Selector493.IN2
data[277] => Selector492.IN2
data[278] => Selector491.IN2
data[279] => Selector490.IN2
data[280] => Selector489.IN2
data[281] => Selector488.IN2
data[282] => Selector487.IN2
data[283] => Selector486.IN2
data[284] => Selector485.IN2
data[285] => Selector484.IN2
data[286] => Selector483.IN2
data[287] => Selector482.IN2
data[288] => Selector481.IN2
data[289] => Selector480.IN2
data[290] => Selector479.IN2
data[291] => Selector478.IN2
data[292] => Selector477.IN2
data[293] => Selector476.IN2
data[294] => Selector475.IN2
data[295] => Selector474.IN2
data[296] => Selector473.IN2
data[297] => Selector472.IN2
data[298] => Selector471.IN2
data[299] => Selector470.IN2
data[300] => Selector469.IN2
data[301] => Selector468.IN2
data[302] => Selector467.IN2
data[303] => Selector466.IN2
data[304] => Selector465.IN2
data[305] => Selector464.IN2
data[306] => Selector463.IN2
data[307] => Selector462.IN2
data[308] => Selector461.IN2
data[309] => Selector460.IN2
data[310] => Selector459.IN2
data[311] => Selector458.IN2
data[312] => Selector457.IN2
data[313] => Selector456.IN2
data[314] => Selector455.IN2
data[315] => Selector454.IN2
data[316] => Selector453.IN2
data[317] => Selector452.IN2
data[318] => Selector451.IN2
data[319] => Selector450.IN2
data[320] => Selector449.IN2
data[321] => Selector448.IN2
data[322] => Selector447.IN2
data[323] => Selector446.IN2
data[324] => Selector445.IN2
data[325] => Selector444.IN2
data[326] => Selector443.IN2
data[327] => Selector442.IN2
data[328] => Selector441.IN2
data[329] => Selector440.IN2
data[330] => Selector439.IN2
data[331] => Selector438.IN2
data[332] => Selector437.IN2
data[333] => Selector436.IN2
data[334] => Selector435.IN2
data[335] => Selector434.IN2
data[336] => Selector433.IN2
data[337] => Selector432.IN2
data[338] => Selector431.IN2
data[339] => Selector430.IN2
data[340] => Selector429.IN2
data[341] => Selector428.IN2
data[342] => Selector427.IN2
data[343] => Selector426.IN2
data[344] => Selector425.IN2
data[345] => Selector424.IN2
data[346] => Selector423.IN2
data[347] => Selector422.IN2
data[348] => Selector421.IN2
data[349] => Selector420.IN2
data[350] => Selector419.IN2
data[351] => Selector418.IN2
data[352] => Selector417.IN2
data[353] => Selector416.IN2
data[354] => Selector415.IN2
data[355] => Selector414.IN2
data[356] => Selector413.IN2
data[357] => Selector412.IN2
data[358] => Selector411.IN2
data[359] => Selector410.IN2
data[360] => Selector409.IN2
data[361] => Selector408.IN2
data[362] => Selector407.IN2
data[363] => Selector406.IN2
data[364] => Selector405.IN2
data[365] => Selector404.IN2
data[366] => Selector403.IN2
data[367] => Selector402.IN2
data[368] => Selector401.IN2
data[369] => Selector400.IN2
data[370] => Selector399.IN2
data[371] => Selector398.IN2
data[372] => Selector397.IN2
data[373] => Selector396.IN2
data[374] => Selector395.IN2
data[375] => Selector394.IN2
data[376] => Selector393.IN2
data[377] => Selector392.IN2
data[378] => Selector391.IN2
data[379] => Selector390.IN2
data[380] => Selector389.IN2
data[381] => Selector388.IN2
data[382] => Selector387.IN2
data[383] => Selector386.IN2
data[384] => Selector385.IN2
data[385] => Selector384.IN2
data[386] => Selector383.IN2
data[387] => Selector382.IN2
data[388] => Selector381.IN2
data[389] => Selector380.IN2
data[390] => Selector379.IN2
data[391] => Selector378.IN2
data[392] => Selector377.IN2
data[393] => Selector376.IN2
data[394] => Selector375.IN2
data[395] => Selector374.IN2
data[396] => Selector373.IN2
data[397] => Selector372.IN2
data[398] => Selector371.IN2
data[399] => Selector370.IN2
data[400] => Selector369.IN2
data[401] => Selector368.IN2
data[402] => Selector367.IN2
data[403] => Selector366.IN2
data[404] => Selector365.IN2
data[405] => Selector364.IN2
data[406] => Selector363.IN2
data[407] => Selector362.IN2
data[408] => Selector361.IN2
data[409] => Selector360.IN2
data[410] => Selector359.IN2
data[411] => Selector358.IN2
data[412] => Selector357.IN2
data[413] => Selector356.IN2
data[414] => Selector355.IN2
data[415] => Selector354.IN2
data[416] => Selector353.IN2
data[417] => Selector352.IN2
data[418] => Selector351.IN2
data[419] => Selector350.IN2
data[420] => Selector349.IN2
data[421] => Selector348.IN2
data[422] => Selector347.IN2
data[423] => Selector346.IN2
data[424] => Selector345.IN2
data[425] => Selector344.IN2
data[426] => Selector343.IN2
data[427] => Selector342.IN2
data[428] => Selector341.IN2
data[429] => Selector340.IN2
data[430] => Selector339.IN2
data[431] => Selector338.IN2
data[432] => Selector337.IN2
data[433] => Selector336.IN2
data[434] => Selector335.IN2
data[435] => Selector334.IN2
data[436] => Selector333.IN2
data[437] => Selector332.IN2
data[438] => Selector331.IN2
data[439] => Selector330.IN2
data[440] => Selector329.IN2
data[441] => Selector328.IN2
data[442] => Selector327.IN2
data[443] => Selector326.IN2
data[444] => Selector325.IN2
data[445] => Selector324.IN2
data[446] => Selector323.IN2
data[447] => Selector322.IN2
data[448] => Selector321.IN2
data[449] => Selector320.IN2
data[450] => Selector319.IN2
data[451] => Selector318.IN2
data[452] => Selector317.IN2
data[453] => Selector316.IN2
data[454] => Selector315.IN2
data[455] => Selector314.IN2
data[456] => Selector313.IN2
data[457] => Selector312.IN2
data[458] => Selector311.IN2
data[459] => Selector310.IN2
data[460] => Selector309.IN2
data[461] => Selector308.IN2
data[462] => Selector307.IN2
data[463] => Selector306.IN2
data[464] => Selector305.IN2
data[465] => Selector304.IN2
data[466] => Selector303.IN2
data[467] => Selector302.IN2
data[468] => Selector301.IN2
data[469] => Selector300.IN2
data[470] => Selector299.IN2
data[471] => Selector298.IN2
data[472] => Selector297.IN2
data[473] => Selector296.IN2
data[474] => Selector295.IN2
data[475] => Selector294.IN2
data[476] => Selector293.IN2
data[477] => Selector292.IN2
data[478] => Selector291.IN2
data[479] => Selector290.IN2
data[480] => Selector289.IN2
data[481] => Selector288.IN2
data[482] => Selector287.IN2
data[483] => Selector286.IN2
data[484] => Selector285.IN2
data[485] => Selector284.IN2
data[486] => Selector283.IN2
data[487] => Selector282.IN2
data[488] => Selector281.IN2
data[489] => Selector280.IN2
data[490] => Selector279.IN2
data[491] => Selector278.IN2
data[492] => Selector277.IN2
data[493] => Selector276.IN2
data[494] => Selector275.IN2
data[495] => Selector274.IN2
data[496] => Selector273.IN2
data[497] => Selector272.IN2
data[498] => Selector271.IN2
data[499] => Selector270.IN2
data[500] => Selector269.IN2
data[501] => Selector268.IN2
data[502] => Selector267.IN2
data[503] => Selector266.IN2
data[504] => Selector265.IN2
data[505] => Selector264.IN2
data[506] => Selector263.IN2
data[507] => Selector262.IN2
data[508] => Selector261.IN2
data[509] => Selector260.IN2
data[510] => Selector259.IN2
data[511] => Selector258.IN2
data[512] => Selector257.IN2
data[513] => Selector256.IN2
data[514] => Selector255.IN2
data[515] => Selector254.IN2
data[516] => Selector253.IN2
data[517] => Selector252.IN2
data[518] => Selector251.IN2
data[519] => Selector250.IN2
data[520] => Selector249.IN2
data[521] => Selector248.IN2
data[522] => Selector247.IN2
data[523] => Selector246.IN2
data[524] => Selector245.IN2
data[525] => Selector244.IN2
data[526] => Selector243.IN2
data[527] => Selector242.IN2
data[528] => Selector241.IN2
data[529] => Selector240.IN2
data[530] => Selector239.IN2
data[531] => Selector238.IN2
data[532] => Selector237.IN2
data[533] => Selector236.IN2
data[534] => Selector235.IN2
data[535] => Selector234.IN2
data[536] => Selector233.IN2
data[537] => Selector232.IN2
data[538] => Selector231.IN2
data[539] => Selector230.IN2
data[540] => Selector229.IN2
data[541] => Selector228.IN2
data[542] => Selector227.IN2
data[543] => Selector226.IN2
data[544] => Selector225.IN2
data[545] => Selector224.IN2
data[546] => Selector223.IN2
data[547] => Selector222.IN2
data[548] => Selector221.IN2
data[549] => Selector220.IN2
data[550] => Selector219.IN2
data[551] => Selector218.IN2
data[552] => Selector217.IN2
data[553] => Selector216.IN2
data[554] => Selector215.IN2
data[555] => Selector214.IN2
data[556] => Selector213.IN2
data[557] => Selector212.IN2
data[558] => Selector211.IN2
data[559] => Selector210.IN2
data[560] => Selector209.IN2
data[561] => Selector208.IN2
data[562] => Selector207.IN2
data[563] => Selector206.IN2
data[564] => Selector205.IN2
data[565] => Selector204.IN2
data[566] => Selector203.IN2
data[567] => Selector202.IN2
data[568] => Selector201.IN2
data[569] => Selector200.IN2
data[570] => Selector199.IN2
data[571] => Selector198.IN2
data[572] => Selector197.IN2
data[573] => Selector196.IN2
data[574] => Selector195.IN2
data[575] => Selector194.IN2
data[576] => Selector193.IN2
data[577] => Selector192.IN2
data[578] => Selector191.IN2
data[579] => Selector190.IN2
data[580] => Selector189.IN2
data[581] => Selector188.IN2
data[582] => Selector187.IN2
data[583] => Selector186.IN2
data[584] => Selector185.IN2
data[585] => Selector184.IN2
data[586] => Selector183.IN2
data[587] => Selector182.IN2
data[588] => Selector181.IN2
data[589] => Selector180.IN2
data[590] => Selector179.IN2
data[591] => Selector178.IN2
data[592] => Selector177.IN2
data[593] => Selector176.IN2
data[594] => Selector175.IN2
data[595] => Selector174.IN2
data[596] => Selector173.IN2
data[597] => Selector172.IN2
data[598] => Selector171.IN2
data[599] => Selector170.IN2
data[600] => Selector169.IN2
data[601] => Selector168.IN2
data[602] => Selector167.IN2
data[603] => Selector166.IN2
data[604] => Selector165.IN2
data[605] => Selector164.IN2
data[606] => Selector163.IN2
data[607] => Selector162.IN2
data[608] => Selector161.IN2
data[609] => Selector160.IN2
data[610] => Selector159.IN2
data[611] => Selector158.IN2
data[612] => Selector157.IN2
data[613] => Selector156.IN2
data[614] => Selector155.IN2
data[615] => Selector154.IN2
data[616] => Selector153.IN2
data[617] => Selector152.IN2
data[618] => Selector151.IN2
data[619] => Selector150.IN2
data[620] => Selector149.IN2
data[621] => Selector148.IN2
data[622] => Selector147.IN2
data[623] => Selector146.IN2
data[624] => Selector145.IN2
data[625] => Selector144.IN2
data[626] => Selector143.IN2
data[627] => Selector142.IN2
data[628] => Selector141.IN2
data[629] => Selector140.IN2
data[630] => Selector139.IN2
data[631] => Selector138.IN2
data[632] => Selector137.IN2
data[633] => Selector136.IN2
data[634] => Selector135.IN2
data[635] => Selector134.IN2
data[636] => Selector133.IN2
data[637] => Selector132.IN2
data[638] => Selector131.IN2
data[639] => Selector130.IN2
data[640] => Selector129.IN2
data[641] => Selector128.IN2
data[642] => Selector127.IN2
data[643] => Selector126.IN2
data[644] => Selector125.IN2
data[645] => Selector124.IN2
data[646] => Selector123.IN2
data[647] => Selector122.IN2
data[648] => Selector121.IN2
data[649] => Selector120.IN2
data[650] => Selector119.IN2
data[651] => Selector118.IN2
data[652] => Selector117.IN2
data[653] => Selector116.IN2
data[654] => Selector115.IN2
data[655] => Selector114.IN2
data[656] => Selector113.IN2
data[657] => Selector112.IN2
data[658] => Selector111.IN2
data[659] => Selector110.IN2
data[660] => Selector109.IN2
data[661] => Selector108.IN2
data[662] => Selector107.IN2
data[663] => Selector106.IN2
data[664] => Selector105.IN2
data[665] => Selector104.IN2
data[666] => Selector103.IN2
data[667] => Selector102.IN2
data[668] => Selector101.IN2
data[669] => Selector100.IN2
data[670] => Selector99.IN2
data[671] => Selector98.IN2
data[672] => Selector97.IN2
data[673] => Selector96.IN2
data[674] => Selector95.IN2
data[675] => Selector94.IN2
data[676] => Selector93.IN2
data[677] => Selector92.IN2
data[678] => Selector91.IN2
data[679] => Selector90.IN2
data[680] => Selector89.IN2
data[681] => Selector88.IN2
data[682] => Selector87.IN2
data[683] => Selector86.IN2
data[684] => Selector85.IN2
data[685] => Selector84.IN2
data[686] => Selector83.IN2
data[687] => Selector82.IN2
data[688] => Selector81.IN2
data[689] => Selector80.IN2
data[690] => Selector79.IN2
data[691] => Selector78.IN2
data[692] => Selector77.IN2
data[693] => Selector76.IN2
data[694] => Selector75.IN2
data[695] => Selector74.IN2
data[696] => Selector73.IN2
data[697] => Selector72.IN2
data[698] => Selector71.IN2
data[699] => Selector70.IN2
data[700] => Selector69.IN2
data[701] => Selector68.IN2
data[702] => Selector67.IN2
data[703] => Selector66.IN2
data[704] => Selector65.IN2
data[705] => Selector64.IN2
data[706] => Selector63.IN2
data[707] => Selector62.IN2
data[708] => Selector61.IN2
data[709] => Selector60.IN2
data[710] => Selector59.IN2
data[711] => Selector58.IN2
data[712] => Selector57.IN2
data[713] => Selector56.IN2
data[714] => Selector55.IN2
data[715] => Selector54.IN2
data[716] => Selector53.IN2
data[717] => Selector52.IN2
data[718] => Selector51.IN2
data[719] => Selector50.IN2
data[720] => Selector49.IN2
data[721] => Selector48.IN2
data[722] => Selector47.IN2
data[723] => Selector46.IN2
data[724] => Selector45.IN2
data[725] => Selector44.IN2
data[726] => Selector43.IN2
data[727] => Selector42.IN2
data[728] => Selector41.IN2
data[729] => Selector40.IN2
data[730] => Selector39.IN2
data[731] => Selector38.IN2
data[732] => Selector37.IN2
data[733] => Selector36.IN2
data[734] => Selector35.IN2
data[735] => Selector34.IN2
data[736] => Selector33.IN2
data[737] => Selector32.IN2
data[738] => Selector31.IN2
data[739] => Selector30.IN2
data[740] => Selector29.IN2
data[741] => Selector28.IN2
data[742] => Selector27.IN2
data[743] => Selector26.IN2
data[744] => Selector25.IN2
data[745] => Selector24.IN2
data[746] => Selector23.IN2
data[747] => Selector22.IN2
data[748] => Selector21.IN2
data[749] => Selector20.IN2
data[750] => Selector19.IN2
data[751] => Selector18.IN2
data[752] => Selector17.IN2
data[753] => Selector16.IN2
data[754] => Selector15.IN2
data[755] => Selector14.IN2
data[756] => Selector13.IN2
data[757] => Selector12.IN2
data[758] => Selector11.IN2
data[759] => Selector10.IN2
data[760] => Selector9.IN2
data[761] => Selector8.IN2
data[762] => Selector7.IN2
data[763] => Selector6.IN2
data[764] => Selector5.IN2
data[765] => Selector4.IN2
data[766] => Selector3.IN2
data[767] => Selector2.IN2
xOut[0] <= xOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[1] <= xOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[2] <= xOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[3] <= xOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[4] <= xOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[5] <= xOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[6] <= xOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[7] <= xOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[0] <= yOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[1] <= yOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[2] <= yOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[3] <= yOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[4] <= yOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[5] <= yOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[6] <= yOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cOut[0] <= cOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cOut[1] <= cOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cOut[2] <= cOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cursor|drawCard:DC|drawNumSuit:suit
resetN => current_state.OUTPUTSELECT
resetN => current_state.OUTPUTSELECT
resetN => current_state.OUTPUTSELECT
clock => yOffset[0].CLK
clock => yOffset[1].CLK
clock => yOffset[2].CLK
clock => yOffset[3].CLK
clock => yOffset[4].CLK
clock => yOffset[5].CLK
clock => yOffset[6].CLK
clock => xOffset[0].CLK
clock => xOffset[1].CLK
clock => xOffset[2].CLK
clock => xOffset[3].CLK
clock => xOffset[4].CLK
clock => xOffset[5].CLK
clock => xOffset[6].CLK
clock => xOffset[7].CLK
clock => cOut[0]~reg0.CLK
clock => cOut[1]~reg0.CLK
clock => cOut[2]~reg0.CLK
clock => yOut[0]~reg0.CLK
clock => yOut[1]~reg0.CLK
clock => yOut[2]~reg0.CLK
clock => yOut[3]~reg0.CLK
clock => yOut[4]~reg0.CLK
clock => yOut[5]~reg0.CLK
clock => yOut[6]~reg0.CLK
clock => xOut[0]~reg0.CLK
clock => xOut[1]~reg0.CLK
clock => xOut[2]~reg0.CLK
clock => xOut[3]~reg0.CLK
clock => xOut[4]~reg0.CLK
clock => xOut[5]~reg0.CLK
clock => xOut[6]~reg0.CLK
clock => xOut[7]~reg0.CLK
clock => yReg[0].CLK
clock => yReg[1].CLK
clock => yReg[2].CLK
clock => yReg[3].CLK
clock => yReg[4].CLK
clock => yReg[5].CLK
clock => yReg[6].CLK
clock => xReg[0].CLK
clock => xReg[1].CLK
clock => xReg[2].CLK
clock => xReg[3].CLK
clock => xReg[4].CLK
clock => xReg[5].CLK
clock => xReg[6].CLK
clock => xReg[7].CLK
clock => dataReg[0].CLK
clock => dataReg[1].CLK
clock => dataReg[2].CLK
clock => dataReg[3].CLK
clock => dataReg[4].CLK
clock => dataReg[5].CLK
clock => dataReg[6].CLK
clock => dataReg[7].CLK
clock => dataReg[8].CLK
clock => dataReg[9].CLK
clock => dataReg[10].CLK
clock => dataReg[11].CLK
clock => dataReg[12].CLK
clock => dataReg[13].CLK
clock => dataReg[14].CLK
clock => dataReg[15].CLK
clock => dataReg[16].CLK
clock => dataReg[17].CLK
clock => dataReg[18].CLK
clock => dataReg[19].CLK
clock => dataReg[20].CLK
clock => dataReg[21].CLK
clock => dataReg[22].CLK
clock => dataReg[23].CLK
clock => dataReg[24].CLK
clock => dataReg[25].CLK
clock => dataReg[26].CLK
clock => dataReg[27].CLK
clock => dataReg[28].CLK
clock => dataReg[29].CLK
clock => dataReg[30].CLK
clock => dataReg[31].CLK
clock => dataReg[32].CLK
clock => dataReg[33].CLK
clock => dataReg[34].CLK
clock => dataReg[35].CLK
clock => dataReg[36].CLK
clock => dataReg[37].CLK
clock => dataReg[38].CLK
clock => dataReg[39].CLK
clock => dataReg[40].CLK
clock => dataReg[41].CLK
clock => dataReg[42].CLK
clock => dataReg[43].CLK
clock => dataReg[44].CLK
clock => dataReg[45].CLK
clock => dataReg[46].CLK
clock => dataReg[47].CLK
clock => dataReg[48].CLK
clock => dataReg[49].CLK
clock => dataReg[50].CLK
clock => dataReg[51].CLK
clock => dataReg[52].CLK
clock => dataReg[53].CLK
clock => dataReg[54].CLK
clock => dataReg[55].CLK
clock => dataReg[56].CLK
clock => dataReg[57].CLK
clock => dataReg[58].CLK
clock => dataReg[59].CLK
clock => dataReg[60].CLK
clock => dataReg[61].CLK
clock => dataReg[62].CLK
clock => dataReg[63].CLK
clock => dataReg[64].CLK
clock => dataReg[65].CLK
clock => dataReg[66].CLK
clock => dataReg[67].CLK
clock => dataReg[68].CLK
clock => dataReg[69].CLK
clock => dataReg[70].CLK
clock => dataReg[71].CLK
clock => dataReg[72].CLK
clock => dataReg[73].CLK
clock => dataReg[74].CLK
clock => dataReg[75].CLK
clock => dataReg[76].CLK
clock => dataReg[77].CLK
clock => dataReg[78].CLK
clock => dataReg[79].CLK
clock => dataReg[80].CLK
clock => dataReg[81].CLK
clock => dataReg[82].CLK
clock => dataReg[83].CLK
clock => dataReg[84].CLK
clock => dataReg[85].CLK
clock => dataReg[86].CLK
clock => dataReg[87].CLK
clock => dataReg[88].CLK
clock => dataReg[89].CLK
clock => dataReg[90].CLK
clock => dataReg[91].CLK
clock => dataReg[92].CLK
clock => dataReg[93].CLK
clock => dataReg[94].CLK
clock => dataReg[95].CLK
clock => dataReg[96].CLK
clock => dataReg[97].CLK
clock => dataReg[98].CLK
clock => dataReg[99].CLK
clock => dataReg[100].CLK
clock => dataReg[101].CLK
clock => dataReg[102].CLK
clock => dataReg[103].CLK
clock => dataReg[104].CLK
clock => dataReg[105].CLK
clock => dataReg[106].CLK
clock => dataReg[107].CLK
clock => dataReg[108].CLK
clock => dataReg[109].CLK
clock => dataReg[110].CLK
clock => dataReg[111].CLK
clock => dataReg[112].CLK
clock => dataReg[113].CLK
clock => dataReg[114].CLK
clock => dataReg[115].CLK
clock => dataReg[116].CLK
clock => dataReg[117].CLK
clock => dataReg[118].CLK
clock => dataReg[119].CLK
clock => dataReg[120].CLK
clock => dataReg[121].CLK
clock => dataReg[122].CLK
clock => dataReg[123].CLK
clock => dataReg[124].CLK
clock => dataReg[125].CLK
clock => dataReg[126].CLK
clock => dataReg[127].CLK
clock => dataReg[128].CLK
clock => dataReg[129].CLK
clock => dataReg[130].CLK
clock => dataReg[131].CLK
clock => dataReg[132].CLK
clock => dataReg[133].CLK
clock => dataReg[134].CLK
clock => dataReg[135].CLK
clock => dataReg[136].CLK
clock => dataReg[137].CLK
clock => dataReg[138].CLK
clock => dataReg[139].CLK
clock => dataReg[140].CLK
clock => dataReg[141].CLK
clock => dataReg[142].CLK
clock => dataReg[143].CLK
clock => dataReg[144].CLK
clock => dataReg[145].CLK
clock => dataReg[146].CLK
clock => dataReg[147].CLK
clock => dataReg[148].CLK
clock => dataReg[149].CLK
clock => dataReg[150].CLK
clock => dataReg[151].CLK
clock => dataReg[152].CLK
clock => dataReg[153].CLK
clock => dataReg[154].CLK
clock => dataReg[155].CLK
clock => dataReg[156].CLK
clock => dataReg[157].CLK
clock => dataReg[158].CLK
clock => dataReg[159].CLK
clock => dataReg[160].CLK
clock => dataReg[161].CLK
clock => dataReg[162].CLK
clock => dataReg[163].CLK
clock => dataReg[164].CLK
clock => dataReg[165].CLK
clock => dataReg[166].CLK
clock => dataReg[167].CLK
clock => dataReg[168].CLK
clock => dataReg[169].CLK
clock => dataReg[170].CLK
clock => dataReg[171].CLK
clock => dataReg[172].CLK
clock => dataReg[173].CLK
clock => dataReg[174].CLK
clock => dataReg[175].CLK
clock => dataReg[176].CLK
clock => dataReg[177].CLK
clock => dataReg[178].CLK
clock => dataReg[179].CLK
clock => dataReg[180].CLK
clock => dataReg[181].CLK
clock => dataReg[182].CLK
clock => dataReg[183].CLK
clock => dataReg[184].CLK
clock => dataReg[185].CLK
clock => dataReg[186].CLK
clock => dataReg[187].CLK
clock => dataReg[188].CLK
clock => dataReg[189].CLK
clock => dataReg[190].CLK
clock => dataReg[191].CLK
clock => dataReg[192].CLK
clock => dataReg[193].CLK
clock => dataReg[194].CLK
clock => dataReg[195].CLK
clock => dataReg[196].CLK
clock => dataReg[197].CLK
clock => dataReg[198].CLK
clock => dataReg[199].CLK
clock => dataReg[200].CLK
clock => dataReg[201].CLK
clock => dataReg[202].CLK
clock => dataReg[203].CLK
clock => dataReg[204].CLK
clock => dataReg[205].CLK
clock => dataReg[206].CLK
clock => dataReg[207].CLK
clock => dataReg[208].CLK
clock => dataReg[209].CLK
clock => dataReg[210].CLK
clock => dataReg[211].CLK
clock => dataReg[212].CLK
clock => dataReg[213].CLK
clock => dataReg[214].CLK
clock => dataReg[215].CLK
clock => dataReg[216].CLK
clock => dataReg[217].CLK
clock => dataReg[218].CLK
clock => dataReg[219].CLK
clock => dataReg[220].CLK
clock => dataReg[221].CLK
clock => dataReg[222].CLK
clock => dataReg[223].CLK
clock => dataReg[224].CLK
clock => dataReg[225].CLK
clock => dataReg[226].CLK
clock => dataReg[227].CLK
clock => dataReg[228].CLK
clock => dataReg[229].CLK
clock => dataReg[230].CLK
clock => dataReg[231].CLK
clock => dataReg[232].CLK
clock => dataReg[233].CLK
clock => dataReg[234].CLK
clock => dataReg[235].CLK
clock => dataReg[236].CLK
clock => dataReg[237].CLK
clock => dataReg[238].CLK
clock => dataReg[239].CLK
clock => dataReg[240].CLK
clock => dataReg[241].CLK
clock => dataReg[242].CLK
clock => dataReg[243].CLK
clock => dataReg[244].CLK
clock => dataReg[245].CLK
clock => dataReg[246].CLK
clock => dataReg[247].CLK
clock => dataReg[248].CLK
clock => dataReg[249].CLK
clock => dataReg[250].CLK
clock => dataReg[251].CLK
clock => dataReg[252].CLK
clock => dataReg[253].CLK
clock => dataReg[254].CLK
clock => dataReg[255].CLK
clock => dataReg[256].CLK
clock => dataReg[257].CLK
clock => dataReg[258].CLK
clock => dataReg[259].CLK
clock => dataReg[260].CLK
clock => dataReg[261].CLK
clock => dataReg[262].CLK
clock => dataReg[263].CLK
clock => dataReg[264].CLK
clock => dataReg[265].CLK
clock => dataReg[266].CLK
clock => dataReg[267].CLK
clock => dataReg[268].CLK
clock => dataReg[269].CLK
clock => dataReg[270].CLK
clock => dataReg[271].CLK
clock => dataReg[272].CLK
clock => dataReg[273].CLK
clock => dataReg[274].CLK
clock => dataReg[275].CLK
clock => dataReg[276].CLK
clock => dataReg[277].CLK
clock => dataReg[278].CLK
clock => dataReg[279].CLK
clock => dataReg[280].CLK
clock => dataReg[281].CLK
clock => dataReg[282].CLK
clock => dataReg[283].CLK
clock => dataReg[284].CLK
clock => dataReg[285].CLK
clock => dataReg[286].CLK
clock => dataReg[287].CLK
clock => dataReg[288].CLK
clock => dataReg[289].CLK
clock => dataReg[290].CLK
clock => dataReg[291].CLK
clock => dataReg[292].CLK
clock => dataReg[293].CLK
clock => dataReg[294].CLK
clock => dataReg[295].CLK
clock => dataReg[296].CLK
clock => dataReg[297].CLK
clock => dataReg[298].CLK
clock => dataReg[299].CLK
clock => dataReg[300].CLK
clock => dataReg[301].CLK
clock => dataReg[302].CLK
clock => dataReg[303].CLK
clock => dataReg[304].CLK
clock => dataReg[305].CLK
clock => dataReg[306].CLK
clock => dataReg[307].CLK
clock => dataReg[308].CLK
clock => dataReg[309].CLK
clock => dataReg[310].CLK
clock => dataReg[311].CLK
clock => dataReg[312].CLK
clock => dataReg[313].CLK
clock => dataReg[314].CLK
clock => dataReg[315].CLK
clock => dataReg[316].CLK
clock => dataReg[317].CLK
clock => dataReg[318].CLK
clock => dataReg[319].CLK
clock => dataReg[320].CLK
clock => dataReg[321].CLK
clock => dataReg[322].CLK
clock => dataReg[323].CLK
clock => dataReg[324].CLK
clock => dataReg[325].CLK
clock => dataReg[326].CLK
clock => dataReg[327].CLK
clock => dataReg[328].CLK
clock => dataReg[329].CLK
clock => dataReg[330].CLK
clock => dataReg[331].CLK
clock => dataReg[332].CLK
clock => dataReg[333].CLK
clock => dataReg[334].CLK
clock => dataReg[335].CLK
clock => dataReg[336].CLK
clock => dataReg[337].CLK
clock => dataReg[338].CLK
clock => dataReg[339].CLK
clock => dataReg[340].CLK
clock => dataReg[341].CLK
clock => dataReg[342].CLK
clock => dataReg[343].CLK
clock => dataReg[344].CLK
clock => dataReg[345].CLK
clock => dataReg[346].CLK
clock => dataReg[347].CLK
clock => dataReg[348].CLK
clock => dataReg[349].CLK
clock => dataReg[350].CLK
clock => dataReg[351].CLK
clock => dataReg[352].CLK
clock => dataReg[353].CLK
clock => dataReg[354].CLK
clock => dataReg[355].CLK
clock => dataReg[356].CLK
clock => dataReg[357].CLK
clock => dataReg[358].CLK
clock => dataReg[359].CLK
clock => dataReg[360].CLK
clock => dataReg[361].CLK
clock => dataReg[362].CLK
clock => dataReg[363].CLK
clock => dataReg[364].CLK
clock => dataReg[365].CLK
clock => dataReg[366].CLK
clock => dataReg[367].CLK
clock => dataReg[368].CLK
clock => dataReg[369].CLK
clock => dataReg[370].CLK
clock => dataReg[371].CLK
clock => dataReg[372].CLK
clock => dataReg[373].CLK
clock => dataReg[374].CLK
clock => dataReg[375].CLK
clock => dataReg[376].CLK
clock => dataReg[377].CLK
clock => dataReg[378].CLK
clock => dataReg[379].CLK
clock => dataReg[380].CLK
clock => dataReg[381].CLK
clock => dataReg[382].CLK
clock => dataReg[383].CLK
clock => dataReg[384].CLK
clock => dataReg[385].CLK
clock => dataReg[386].CLK
clock => dataReg[387].CLK
clock => dataReg[388].CLK
clock => dataReg[389].CLK
clock => dataReg[390].CLK
clock => dataReg[391].CLK
clock => dataReg[392].CLK
clock => dataReg[393].CLK
clock => dataReg[394].CLK
clock => dataReg[395].CLK
clock => dataReg[396].CLK
clock => dataReg[397].CLK
clock => dataReg[398].CLK
clock => dataReg[399].CLK
clock => dataReg[400].CLK
clock => dataReg[401].CLK
clock => dataReg[402].CLK
clock => dataReg[403].CLK
clock => dataReg[404].CLK
clock => dataReg[405].CLK
clock => dataReg[406].CLK
clock => dataReg[407].CLK
clock => dataReg[408].CLK
clock => dataReg[409].CLK
clock => dataReg[410].CLK
clock => dataReg[411].CLK
clock => dataReg[412].CLK
clock => dataReg[413].CLK
clock => dataReg[414].CLK
clock => dataReg[415].CLK
clock => dataReg[416].CLK
clock => dataReg[417].CLK
clock => dataReg[418].CLK
clock => dataReg[419].CLK
clock => dataReg[420].CLK
clock => dataReg[421].CLK
clock => dataReg[422].CLK
clock => dataReg[423].CLK
clock => dataReg[424].CLK
clock => dataReg[425].CLK
clock => dataReg[426].CLK
clock => dataReg[427].CLK
clock => dataReg[428].CLK
clock => dataReg[429].CLK
clock => dataReg[430].CLK
clock => dataReg[431].CLK
clock => dataReg[432].CLK
clock => dataReg[433].CLK
clock => dataReg[434].CLK
clock => dataReg[435].CLK
clock => dataReg[436].CLK
clock => dataReg[437].CLK
clock => dataReg[438].CLK
clock => dataReg[439].CLK
clock => dataReg[440].CLK
clock => dataReg[441].CLK
clock => dataReg[442].CLK
clock => dataReg[443].CLK
clock => dataReg[444].CLK
clock => dataReg[445].CLK
clock => dataReg[446].CLK
clock => dataReg[447].CLK
clock => dataReg[448].CLK
clock => dataReg[449].CLK
clock => dataReg[450].CLK
clock => dataReg[451].CLK
clock => dataReg[452].CLK
clock => dataReg[453].CLK
clock => dataReg[454].CLK
clock => dataReg[455].CLK
clock => dataReg[456].CLK
clock => dataReg[457].CLK
clock => dataReg[458].CLK
clock => dataReg[459].CLK
clock => dataReg[460].CLK
clock => dataReg[461].CLK
clock => dataReg[462].CLK
clock => dataReg[463].CLK
clock => dataReg[464].CLK
clock => dataReg[465].CLK
clock => dataReg[466].CLK
clock => dataReg[467].CLK
clock => dataReg[468].CLK
clock => dataReg[469].CLK
clock => dataReg[470].CLK
clock => dataReg[471].CLK
clock => dataReg[472].CLK
clock => dataReg[473].CLK
clock => dataReg[474].CLK
clock => dataReg[475].CLK
clock => dataReg[476].CLK
clock => dataReg[477].CLK
clock => dataReg[478].CLK
clock => dataReg[479].CLK
clock => dataReg[480].CLK
clock => dataReg[481].CLK
clock => dataReg[482].CLK
clock => dataReg[483].CLK
clock => dataReg[484].CLK
clock => dataReg[485].CLK
clock => dataReg[486].CLK
clock => dataReg[487].CLK
clock => dataReg[488].CLK
clock => dataReg[489].CLK
clock => dataReg[490].CLK
clock => dataReg[491].CLK
clock => dataReg[492].CLK
clock => dataReg[493].CLK
clock => dataReg[494].CLK
clock => dataReg[495].CLK
clock => dataReg[496].CLK
clock => dataReg[497].CLK
clock => dataReg[498].CLK
clock => dataReg[499].CLK
clock => dataReg[500].CLK
clock => dataReg[501].CLK
clock => dataReg[502].CLK
clock => dataReg[503].CLK
clock => dataReg[504].CLK
clock => dataReg[505].CLK
clock => dataReg[506].CLK
clock => dataReg[507].CLK
clock => dataReg[508].CLK
clock => dataReg[509].CLK
clock => dataReg[510].CLK
clock => dataReg[511].CLK
clock => dataReg[512].CLK
clock => dataReg[513].CLK
clock => dataReg[514].CLK
clock => dataReg[515].CLK
clock => dataReg[516].CLK
clock => dataReg[517].CLK
clock => dataReg[518].CLK
clock => dataReg[519].CLK
clock => dataReg[520].CLK
clock => dataReg[521].CLK
clock => dataReg[522].CLK
clock => dataReg[523].CLK
clock => dataReg[524].CLK
clock => dataReg[525].CLK
clock => dataReg[526].CLK
clock => dataReg[527].CLK
clock => dataReg[528].CLK
clock => dataReg[529].CLK
clock => dataReg[530].CLK
clock => dataReg[531].CLK
clock => dataReg[532].CLK
clock => dataReg[533].CLK
clock => dataReg[534].CLK
clock => dataReg[535].CLK
clock => dataReg[536].CLK
clock => dataReg[537].CLK
clock => dataReg[538].CLK
clock => dataReg[539].CLK
clock => dataReg[540].CLK
clock => dataReg[541].CLK
clock => dataReg[542].CLK
clock => dataReg[543].CLK
clock => dataReg[544].CLK
clock => dataReg[545].CLK
clock => dataReg[546].CLK
clock => dataReg[547].CLK
clock => dataReg[548].CLK
clock => dataReg[549].CLK
clock => dataReg[550].CLK
clock => dataReg[551].CLK
clock => dataReg[552].CLK
clock => dataReg[553].CLK
clock => dataReg[554].CLK
clock => dataReg[555].CLK
clock => dataReg[556].CLK
clock => dataReg[557].CLK
clock => dataReg[558].CLK
clock => dataReg[559].CLK
clock => dataReg[560].CLK
clock => dataReg[561].CLK
clock => dataReg[562].CLK
clock => dataReg[563].CLK
clock => dataReg[564].CLK
clock => dataReg[565].CLK
clock => dataReg[566].CLK
clock => dataReg[567].CLK
clock => dataReg[568].CLK
clock => dataReg[569].CLK
clock => dataReg[570].CLK
clock => dataReg[571].CLK
clock => dataReg[572].CLK
clock => dataReg[573].CLK
clock => dataReg[574].CLK
clock => dataReg[575].CLK
clock => dataReg[576].CLK
clock => dataReg[577].CLK
clock => dataReg[578].CLK
clock => dataReg[579].CLK
clock => dataReg[580].CLK
clock => dataReg[581].CLK
clock => dataReg[582].CLK
clock => dataReg[583].CLK
clock => dataReg[584].CLK
clock => dataReg[585].CLK
clock => dataReg[586].CLK
clock => dataReg[587].CLK
clock => dataReg[588].CLK
clock => dataReg[589].CLK
clock => dataReg[590].CLK
clock => dataReg[591].CLK
clock => dataReg[592].CLK
clock => dataReg[593].CLK
clock => dataReg[594].CLK
clock => dataReg[595].CLK
clock => dataReg[596].CLK
clock => dataReg[597].CLK
clock => dataReg[598].CLK
clock => dataReg[599].CLK
clock => dataReg[600].CLK
clock => dataReg[601].CLK
clock => dataReg[602].CLK
clock => dataReg[603].CLK
clock => dataReg[604].CLK
clock => dataReg[605].CLK
clock => dataReg[606].CLK
clock => dataReg[607].CLK
clock => dataReg[608].CLK
clock => dataReg[609].CLK
clock => dataReg[610].CLK
clock => dataReg[611].CLK
clock => dataReg[612].CLK
clock => dataReg[613].CLK
clock => dataReg[614].CLK
clock => dataReg[615].CLK
clock => dataReg[616].CLK
clock => dataReg[617].CLK
clock => dataReg[618].CLK
clock => dataReg[619].CLK
clock => dataReg[620].CLK
clock => dataReg[621].CLK
clock => dataReg[622].CLK
clock => dataReg[623].CLK
clock => dataReg[624].CLK
clock => dataReg[625].CLK
clock => dataReg[626].CLK
clock => dataReg[627].CLK
clock => dataReg[628].CLK
clock => dataReg[629].CLK
clock => dataReg[630].CLK
clock => dataReg[631].CLK
clock => dataReg[632].CLK
clock => dataReg[633].CLK
clock => dataReg[634].CLK
clock => dataReg[635].CLK
clock => dataReg[636].CLK
clock => dataReg[637].CLK
clock => dataReg[638].CLK
clock => dataReg[639].CLK
clock => dataReg[640].CLK
clock => dataReg[641].CLK
clock => dataReg[642].CLK
clock => dataReg[643].CLK
clock => dataReg[644].CLK
clock => dataReg[645].CLK
clock => dataReg[646].CLK
clock => dataReg[647].CLK
clock => dataReg[648].CLK
clock => dataReg[649].CLK
clock => dataReg[650].CLK
clock => dataReg[651].CLK
clock => dataReg[652].CLK
clock => dataReg[653].CLK
clock => dataReg[654].CLK
clock => dataReg[655].CLK
clock => dataReg[656].CLK
clock => dataReg[657].CLK
clock => dataReg[658].CLK
clock => dataReg[659].CLK
clock => dataReg[660].CLK
clock => dataReg[661].CLK
clock => dataReg[662].CLK
clock => dataReg[663].CLK
clock => dataReg[664].CLK
clock => dataReg[665].CLK
clock => dataReg[666].CLK
clock => dataReg[667].CLK
clock => dataReg[668].CLK
clock => dataReg[669].CLK
clock => dataReg[670].CLK
clock => dataReg[671].CLK
clock => dataReg[672].CLK
clock => dataReg[673].CLK
clock => dataReg[674].CLK
clock => dataReg[675].CLK
clock => dataReg[676].CLK
clock => dataReg[677].CLK
clock => dataReg[678].CLK
clock => dataReg[679].CLK
clock => dataReg[680].CLK
clock => dataReg[681].CLK
clock => dataReg[682].CLK
clock => dataReg[683].CLK
clock => dataReg[684].CLK
clock => dataReg[685].CLK
clock => dataReg[686].CLK
clock => dataReg[687].CLK
clock => dataReg[688].CLK
clock => dataReg[689].CLK
clock => dataReg[690].CLK
clock => dataReg[691].CLK
clock => dataReg[692].CLK
clock => dataReg[693].CLK
clock => dataReg[694].CLK
clock => dataReg[695].CLK
clock => dataReg[696].CLK
clock => dataReg[697].CLK
clock => dataReg[698].CLK
clock => dataReg[699].CLK
clock => dataReg[700].CLK
clock => dataReg[701].CLK
clock => dataReg[702].CLK
clock => dataReg[703].CLK
clock => dataReg[704].CLK
clock => dataReg[705].CLK
clock => dataReg[706].CLK
clock => dataReg[707].CLK
clock => dataReg[708].CLK
clock => dataReg[709].CLK
clock => dataReg[710].CLK
clock => dataReg[711].CLK
clock => dataReg[712].CLK
clock => dataReg[713].CLK
clock => dataReg[714].CLK
clock => dataReg[715].CLK
clock => dataReg[716].CLK
clock => dataReg[717].CLK
clock => dataReg[718].CLK
clock => dataReg[719].CLK
clock => dataReg[720].CLK
clock => dataReg[721].CLK
clock => dataReg[722].CLK
clock => dataReg[723].CLK
clock => dataReg[724].CLK
clock => dataReg[725].CLK
clock => dataReg[726].CLK
clock => dataReg[727].CLK
clock => dataReg[728].CLK
clock => dataReg[729].CLK
clock => dataReg[730].CLK
clock => dataReg[731].CLK
clock => dataReg[732].CLK
clock => dataReg[733].CLK
clock => dataReg[734].CLK
clock => dataReg[735].CLK
clock => dataReg[736].CLK
clock => dataReg[737].CLK
clock => dataReg[738].CLK
clock => dataReg[739].CLK
clock => dataReg[740].CLK
clock => dataReg[741].CLK
clock => dataReg[742].CLK
clock => dataReg[743].CLK
clock => dataReg[744].CLK
clock => dataReg[745].CLK
clock => dataReg[746].CLK
clock => dataReg[747].CLK
clock => dataReg[748].CLK
clock => dataReg[749].CLK
clock => dataReg[750].CLK
clock => dataReg[751].CLK
clock => dataReg[752].CLK
clock => dataReg[753].CLK
clock => dataReg[754].CLK
clock => dataReg[755].CLK
clock => dataReg[756].CLK
clock => dataReg[757].CLK
clock => dataReg[758].CLK
clock => dataReg[759].CLK
clock => dataReg[760].CLK
clock => dataReg[761].CLK
clock => dataReg[762].CLK
clock => dataReg[763].CLK
clock => dataReg[764].CLK
clock => dataReg[765].CLK
clock => dataReg[766].CLK
clock => dataReg[767].CLK
clock => done~reg0.CLK
clock => current_state~1.DATAIN
start => next_state.LOAD.DATAB
start => Selector0.IN1
x[0] => Selector777.IN1
x[1] => Selector776.IN1
x[2] => Selector775.IN1
x[3] => Selector774.IN1
x[4] => Selector773.IN1
x[5] => Selector772.IN1
x[6] => Selector771.IN1
x[7] => Selector770.IN1
y[0] => Selector784.IN1
y[1] => Selector783.IN1
y[2] => Selector782.IN1
y[3] => Selector781.IN1
y[4] => Selector780.IN1
y[5] => Selector779.IN1
y[6] => Selector778.IN1
data[0] => Selector769.IN2
data[1] => Selector768.IN2
data[2] => Selector767.IN2
data[3] => Selector766.IN2
data[4] => Selector765.IN2
data[5] => Selector764.IN2
data[6] => Selector763.IN2
data[7] => Selector762.IN2
data[8] => Selector761.IN2
data[9] => Selector760.IN2
data[10] => Selector759.IN2
data[11] => Selector758.IN2
data[12] => Selector757.IN2
data[13] => Selector756.IN2
data[14] => Selector755.IN2
data[15] => Selector754.IN2
data[16] => Selector753.IN2
data[17] => Selector752.IN2
data[18] => Selector751.IN2
data[19] => Selector750.IN2
data[20] => Selector749.IN2
data[21] => Selector748.IN2
data[22] => Selector747.IN2
data[23] => Selector746.IN2
data[24] => Selector745.IN2
data[25] => Selector744.IN2
data[26] => Selector743.IN2
data[27] => Selector742.IN2
data[28] => Selector741.IN2
data[29] => Selector740.IN2
data[30] => Selector739.IN2
data[31] => Selector738.IN2
data[32] => Selector737.IN2
data[33] => Selector736.IN2
data[34] => Selector735.IN2
data[35] => Selector734.IN2
data[36] => Selector733.IN2
data[37] => Selector732.IN2
data[38] => Selector731.IN2
data[39] => Selector730.IN2
data[40] => Selector729.IN2
data[41] => Selector728.IN2
data[42] => Selector727.IN2
data[43] => Selector726.IN2
data[44] => Selector725.IN2
data[45] => Selector724.IN2
data[46] => Selector723.IN2
data[47] => Selector722.IN2
data[48] => Selector721.IN2
data[49] => Selector720.IN2
data[50] => Selector719.IN2
data[51] => Selector718.IN2
data[52] => Selector717.IN2
data[53] => Selector716.IN2
data[54] => Selector715.IN2
data[55] => Selector714.IN2
data[56] => Selector713.IN2
data[57] => Selector712.IN2
data[58] => Selector711.IN2
data[59] => Selector710.IN2
data[60] => Selector709.IN2
data[61] => Selector708.IN2
data[62] => Selector707.IN2
data[63] => Selector706.IN2
data[64] => Selector705.IN2
data[65] => Selector704.IN2
data[66] => Selector703.IN2
data[67] => Selector702.IN2
data[68] => Selector701.IN2
data[69] => Selector700.IN2
data[70] => Selector699.IN2
data[71] => Selector698.IN2
data[72] => Selector697.IN2
data[73] => Selector696.IN2
data[74] => Selector695.IN2
data[75] => Selector694.IN2
data[76] => Selector693.IN2
data[77] => Selector692.IN2
data[78] => Selector691.IN2
data[79] => Selector690.IN2
data[80] => Selector689.IN2
data[81] => Selector688.IN2
data[82] => Selector687.IN2
data[83] => Selector686.IN2
data[84] => Selector685.IN2
data[85] => Selector684.IN2
data[86] => Selector683.IN2
data[87] => Selector682.IN2
data[88] => Selector681.IN2
data[89] => Selector680.IN2
data[90] => Selector679.IN2
data[91] => Selector678.IN2
data[92] => Selector677.IN2
data[93] => Selector676.IN2
data[94] => Selector675.IN2
data[95] => Selector674.IN2
data[96] => Selector673.IN2
data[97] => Selector672.IN2
data[98] => Selector671.IN2
data[99] => Selector670.IN2
data[100] => Selector669.IN2
data[101] => Selector668.IN2
data[102] => Selector667.IN2
data[103] => Selector666.IN2
data[104] => Selector665.IN2
data[105] => Selector664.IN2
data[106] => Selector663.IN2
data[107] => Selector662.IN2
data[108] => Selector661.IN2
data[109] => Selector660.IN2
data[110] => Selector659.IN2
data[111] => Selector658.IN2
data[112] => Selector657.IN2
data[113] => Selector656.IN2
data[114] => Selector655.IN2
data[115] => Selector654.IN2
data[116] => Selector653.IN2
data[117] => Selector652.IN2
data[118] => Selector651.IN2
data[119] => Selector650.IN2
data[120] => Selector649.IN2
data[121] => Selector648.IN2
data[122] => Selector647.IN2
data[123] => Selector646.IN2
data[124] => Selector645.IN2
data[125] => Selector644.IN2
data[126] => Selector643.IN2
data[127] => Selector642.IN2
data[128] => Selector641.IN2
data[129] => Selector640.IN2
data[130] => Selector639.IN2
data[131] => Selector638.IN2
data[132] => Selector637.IN2
data[133] => Selector636.IN2
data[134] => Selector635.IN2
data[135] => Selector634.IN2
data[136] => Selector633.IN2
data[137] => Selector632.IN2
data[138] => Selector631.IN2
data[139] => Selector630.IN2
data[140] => Selector629.IN2
data[141] => Selector628.IN2
data[142] => Selector627.IN2
data[143] => Selector626.IN2
data[144] => Selector625.IN2
data[145] => Selector624.IN2
data[146] => Selector623.IN2
data[147] => Selector622.IN2
data[148] => Selector621.IN2
data[149] => Selector620.IN2
data[150] => Selector619.IN2
data[151] => Selector618.IN2
data[152] => Selector617.IN2
data[153] => Selector616.IN2
data[154] => Selector615.IN2
data[155] => Selector614.IN2
data[156] => Selector613.IN2
data[157] => Selector612.IN2
data[158] => Selector611.IN2
data[159] => Selector610.IN2
data[160] => Selector609.IN2
data[161] => Selector608.IN2
data[162] => Selector607.IN2
data[163] => Selector606.IN2
data[164] => Selector605.IN2
data[165] => Selector604.IN2
data[166] => Selector603.IN2
data[167] => Selector602.IN2
data[168] => Selector601.IN2
data[169] => Selector600.IN2
data[170] => Selector599.IN2
data[171] => Selector598.IN2
data[172] => Selector597.IN2
data[173] => Selector596.IN2
data[174] => Selector595.IN2
data[175] => Selector594.IN2
data[176] => Selector593.IN2
data[177] => Selector592.IN2
data[178] => Selector591.IN2
data[179] => Selector590.IN2
data[180] => Selector589.IN2
data[181] => Selector588.IN2
data[182] => Selector587.IN2
data[183] => Selector586.IN2
data[184] => Selector585.IN2
data[185] => Selector584.IN2
data[186] => Selector583.IN2
data[187] => Selector582.IN2
data[188] => Selector581.IN2
data[189] => Selector580.IN2
data[190] => Selector579.IN2
data[191] => Selector578.IN2
data[192] => Selector577.IN2
data[193] => Selector576.IN2
data[194] => Selector575.IN2
data[195] => Selector574.IN2
data[196] => Selector573.IN2
data[197] => Selector572.IN2
data[198] => Selector571.IN2
data[199] => Selector570.IN2
data[200] => Selector569.IN2
data[201] => Selector568.IN2
data[202] => Selector567.IN2
data[203] => Selector566.IN2
data[204] => Selector565.IN2
data[205] => Selector564.IN2
data[206] => Selector563.IN2
data[207] => Selector562.IN2
data[208] => Selector561.IN2
data[209] => Selector560.IN2
data[210] => Selector559.IN2
data[211] => Selector558.IN2
data[212] => Selector557.IN2
data[213] => Selector556.IN2
data[214] => Selector555.IN2
data[215] => Selector554.IN2
data[216] => Selector553.IN2
data[217] => Selector552.IN2
data[218] => Selector551.IN2
data[219] => Selector550.IN2
data[220] => Selector549.IN2
data[221] => Selector548.IN2
data[222] => Selector547.IN2
data[223] => Selector546.IN2
data[224] => Selector545.IN2
data[225] => Selector544.IN2
data[226] => Selector543.IN2
data[227] => Selector542.IN2
data[228] => Selector541.IN2
data[229] => Selector540.IN2
data[230] => Selector539.IN2
data[231] => Selector538.IN2
data[232] => Selector537.IN2
data[233] => Selector536.IN2
data[234] => Selector535.IN2
data[235] => Selector534.IN2
data[236] => Selector533.IN2
data[237] => Selector532.IN2
data[238] => Selector531.IN2
data[239] => Selector530.IN2
data[240] => Selector529.IN2
data[241] => Selector528.IN2
data[242] => Selector527.IN2
data[243] => Selector526.IN2
data[244] => Selector525.IN2
data[245] => Selector524.IN2
data[246] => Selector523.IN2
data[247] => Selector522.IN2
data[248] => Selector521.IN2
data[249] => Selector520.IN2
data[250] => Selector519.IN2
data[251] => Selector518.IN2
data[252] => Selector517.IN2
data[253] => Selector516.IN2
data[254] => Selector515.IN2
data[255] => Selector514.IN2
data[256] => Selector513.IN2
data[257] => Selector512.IN2
data[258] => Selector511.IN2
data[259] => Selector510.IN2
data[260] => Selector509.IN2
data[261] => Selector508.IN2
data[262] => Selector507.IN2
data[263] => Selector506.IN2
data[264] => Selector505.IN2
data[265] => Selector504.IN2
data[266] => Selector503.IN2
data[267] => Selector502.IN2
data[268] => Selector501.IN2
data[269] => Selector500.IN2
data[270] => Selector499.IN2
data[271] => Selector498.IN2
data[272] => Selector497.IN2
data[273] => Selector496.IN2
data[274] => Selector495.IN2
data[275] => Selector494.IN2
data[276] => Selector493.IN2
data[277] => Selector492.IN2
data[278] => Selector491.IN2
data[279] => Selector490.IN2
data[280] => Selector489.IN2
data[281] => Selector488.IN2
data[282] => Selector487.IN2
data[283] => Selector486.IN2
data[284] => Selector485.IN2
data[285] => Selector484.IN2
data[286] => Selector483.IN2
data[287] => Selector482.IN2
data[288] => Selector481.IN2
data[289] => Selector480.IN2
data[290] => Selector479.IN2
data[291] => Selector478.IN2
data[292] => Selector477.IN2
data[293] => Selector476.IN2
data[294] => Selector475.IN2
data[295] => Selector474.IN2
data[296] => Selector473.IN2
data[297] => Selector472.IN2
data[298] => Selector471.IN2
data[299] => Selector470.IN2
data[300] => Selector469.IN2
data[301] => Selector468.IN2
data[302] => Selector467.IN2
data[303] => Selector466.IN2
data[304] => Selector465.IN2
data[305] => Selector464.IN2
data[306] => Selector463.IN2
data[307] => Selector462.IN2
data[308] => Selector461.IN2
data[309] => Selector460.IN2
data[310] => Selector459.IN2
data[311] => Selector458.IN2
data[312] => Selector457.IN2
data[313] => Selector456.IN2
data[314] => Selector455.IN2
data[315] => Selector454.IN2
data[316] => Selector453.IN2
data[317] => Selector452.IN2
data[318] => Selector451.IN2
data[319] => Selector450.IN2
data[320] => Selector449.IN2
data[321] => Selector448.IN2
data[322] => Selector447.IN2
data[323] => Selector446.IN2
data[324] => Selector445.IN2
data[325] => Selector444.IN2
data[326] => Selector443.IN2
data[327] => Selector442.IN2
data[328] => Selector441.IN2
data[329] => Selector440.IN2
data[330] => Selector439.IN2
data[331] => Selector438.IN2
data[332] => Selector437.IN2
data[333] => Selector436.IN2
data[334] => Selector435.IN2
data[335] => Selector434.IN2
data[336] => Selector433.IN2
data[337] => Selector432.IN2
data[338] => Selector431.IN2
data[339] => Selector430.IN2
data[340] => Selector429.IN2
data[341] => Selector428.IN2
data[342] => Selector427.IN2
data[343] => Selector426.IN2
data[344] => Selector425.IN2
data[345] => Selector424.IN2
data[346] => Selector423.IN2
data[347] => Selector422.IN2
data[348] => Selector421.IN2
data[349] => Selector420.IN2
data[350] => Selector419.IN2
data[351] => Selector418.IN2
data[352] => Selector417.IN2
data[353] => Selector416.IN2
data[354] => Selector415.IN2
data[355] => Selector414.IN2
data[356] => Selector413.IN2
data[357] => Selector412.IN2
data[358] => Selector411.IN2
data[359] => Selector410.IN2
data[360] => Selector409.IN2
data[361] => Selector408.IN2
data[362] => Selector407.IN2
data[363] => Selector406.IN2
data[364] => Selector405.IN2
data[365] => Selector404.IN2
data[366] => Selector403.IN2
data[367] => Selector402.IN2
data[368] => Selector401.IN2
data[369] => Selector400.IN2
data[370] => Selector399.IN2
data[371] => Selector398.IN2
data[372] => Selector397.IN2
data[373] => Selector396.IN2
data[374] => Selector395.IN2
data[375] => Selector394.IN2
data[376] => Selector393.IN2
data[377] => Selector392.IN2
data[378] => Selector391.IN2
data[379] => Selector390.IN2
data[380] => Selector389.IN2
data[381] => Selector388.IN2
data[382] => Selector387.IN2
data[383] => Selector386.IN2
data[384] => Selector385.IN2
data[385] => Selector384.IN2
data[386] => Selector383.IN2
data[387] => Selector382.IN2
data[388] => Selector381.IN2
data[389] => Selector380.IN2
data[390] => Selector379.IN2
data[391] => Selector378.IN2
data[392] => Selector377.IN2
data[393] => Selector376.IN2
data[394] => Selector375.IN2
data[395] => Selector374.IN2
data[396] => Selector373.IN2
data[397] => Selector372.IN2
data[398] => Selector371.IN2
data[399] => Selector370.IN2
data[400] => Selector369.IN2
data[401] => Selector368.IN2
data[402] => Selector367.IN2
data[403] => Selector366.IN2
data[404] => Selector365.IN2
data[405] => Selector364.IN2
data[406] => Selector363.IN2
data[407] => Selector362.IN2
data[408] => Selector361.IN2
data[409] => Selector360.IN2
data[410] => Selector359.IN2
data[411] => Selector358.IN2
data[412] => Selector357.IN2
data[413] => Selector356.IN2
data[414] => Selector355.IN2
data[415] => Selector354.IN2
data[416] => Selector353.IN2
data[417] => Selector352.IN2
data[418] => Selector351.IN2
data[419] => Selector350.IN2
data[420] => Selector349.IN2
data[421] => Selector348.IN2
data[422] => Selector347.IN2
data[423] => Selector346.IN2
data[424] => Selector345.IN2
data[425] => Selector344.IN2
data[426] => Selector343.IN2
data[427] => Selector342.IN2
data[428] => Selector341.IN2
data[429] => Selector340.IN2
data[430] => Selector339.IN2
data[431] => Selector338.IN2
data[432] => Selector337.IN2
data[433] => Selector336.IN2
data[434] => Selector335.IN2
data[435] => Selector334.IN2
data[436] => Selector333.IN2
data[437] => Selector332.IN2
data[438] => Selector331.IN2
data[439] => Selector330.IN2
data[440] => Selector329.IN2
data[441] => Selector328.IN2
data[442] => Selector327.IN2
data[443] => Selector326.IN2
data[444] => Selector325.IN2
data[445] => Selector324.IN2
data[446] => Selector323.IN2
data[447] => Selector322.IN2
data[448] => Selector321.IN2
data[449] => Selector320.IN2
data[450] => Selector319.IN2
data[451] => Selector318.IN2
data[452] => Selector317.IN2
data[453] => Selector316.IN2
data[454] => Selector315.IN2
data[455] => Selector314.IN2
data[456] => Selector313.IN2
data[457] => Selector312.IN2
data[458] => Selector311.IN2
data[459] => Selector310.IN2
data[460] => Selector309.IN2
data[461] => Selector308.IN2
data[462] => Selector307.IN2
data[463] => Selector306.IN2
data[464] => Selector305.IN2
data[465] => Selector304.IN2
data[466] => Selector303.IN2
data[467] => Selector302.IN2
data[468] => Selector301.IN2
data[469] => Selector300.IN2
data[470] => Selector299.IN2
data[471] => Selector298.IN2
data[472] => Selector297.IN2
data[473] => Selector296.IN2
data[474] => Selector295.IN2
data[475] => Selector294.IN2
data[476] => Selector293.IN2
data[477] => Selector292.IN2
data[478] => Selector291.IN2
data[479] => Selector290.IN2
data[480] => Selector289.IN2
data[481] => Selector288.IN2
data[482] => Selector287.IN2
data[483] => Selector286.IN2
data[484] => Selector285.IN2
data[485] => Selector284.IN2
data[486] => Selector283.IN2
data[487] => Selector282.IN2
data[488] => Selector281.IN2
data[489] => Selector280.IN2
data[490] => Selector279.IN2
data[491] => Selector278.IN2
data[492] => Selector277.IN2
data[493] => Selector276.IN2
data[494] => Selector275.IN2
data[495] => Selector274.IN2
data[496] => Selector273.IN2
data[497] => Selector272.IN2
data[498] => Selector271.IN2
data[499] => Selector270.IN2
data[500] => Selector269.IN2
data[501] => Selector268.IN2
data[502] => Selector267.IN2
data[503] => Selector266.IN2
data[504] => Selector265.IN2
data[505] => Selector264.IN2
data[506] => Selector263.IN2
data[507] => Selector262.IN2
data[508] => Selector261.IN2
data[509] => Selector260.IN2
data[510] => Selector259.IN2
data[511] => Selector258.IN2
data[512] => Selector257.IN2
data[513] => Selector256.IN2
data[514] => Selector255.IN2
data[515] => Selector254.IN2
data[516] => Selector253.IN2
data[517] => Selector252.IN2
data[518] => Selector251.IN2
data[519] => Selector250.IN2
data[520] => Selector249.IN2
data[521] => Selector248.IN2
data[522] => Selector247.IN2
data[523] => Selector246.IN2
data[524] => Selector245.IN2
data[525] => Selector244.IN2
data[526] => Selector243.IN2
data[527] => Selector242.IN2
data[528] => Selector241.IN2
data[529] => Selector240.IN2
data[530] => Selector239.IN2
data[531] => Selector238.IN2
data[532] => Selector237.IN2
data[533] => Selector236.IN2
data[534] => Selector235.IN2
data[535] => Selector234.IN2
data[536] => Selector233.IN2
data[537] => Selector232.IN2
data[538] => Selector231.IN2
data[539] => Selector230.IN2
data[540] => Selector229.IN2
data[541] => Selector228.IN2
data[542] => Selector227.IN2
data[543] => Selector226.IN2
data[544] => Selector225.IN2
data[545] => Selector224.IN2
data[546] => Selector223.IN2
data[547] => Selector222.IN2
data[548] => Selector221.IN2
data[549] => Selector220.IN2
data[550] => Selector219.IN2
data[551] => Selector218.IN2
data[552] => Selector217.IN2
data[553] => Selector216.IN2
data[554] => Selector215.IN2
data[555] => Selector214.IN2
data[556] => Selector213.IN2
data[557] => Selector212.IN2
data[558] => Selector211.IN2
data[559] => Selector210.IN2
data[560] => Selector209.IN2
data[561] => Selector208.IN2
data[562] => Selector207.IN2
data[563] => Selector206.IN2
data[564] => Selector205.IN2
data[565] => Selector204.IN2
data[566] => Selector203.IN2
data[567] => Selector202.IN2
data[568] => Selector201.IN2
data[569] => Selector200.IN2
data[570] => Selector199.IN2
data[571] => Selector198.IN2
data[572] => Selector197.IN2
data[573] => Selector196.IN2
data[574] => Selector195.IN2
data[575] => Selector194.IN2
data[576] => Selector193.IN2
data[577] => Selector192.IN2
data[578] => Selector191.IN2
data[579] => Selector190.IN2
data[580] => Selector189.IN2
data[581] => Selector188.IN2
data[582] => Selector187.IN2
data[583] => Selector186.IN2
data[584] => Selector185.IN2
data[585] => Selector184.IN2
data[586] => Selector183.IN2
data[587] => Selector182.IN2
data[588] => Selector181.IN2
data[589] => Selector180.IN2
data[590] => Selector179.IN2
data[591] => Selector178.IN2
data[592] => Selector177.IN2
data[593] => Selector176.IN2
data[594] => Selector175.IN2
data[595] => Selector174.IN2
data[596] => Selector173.IN2
data[597] => Selector172.IN2
data[598] => Selector171.IN2
data[599] => Selector170.IN2
data[600] => Selector169.IN2
data[601] => Selector168.IN2
data[602] => Selector167.IN2
data[603] => Selector166.IN2
data[604] => Selector165.IN2
data[605] => Selector164.IN2
data[606] => Selector163.IN2
data[607] => Selector162.IN2
data[608] => Selector161.IN2
data[609] => Selector160.IN2
data[610] => Selector159.IN2
data[611] => Selector158.IN2
data[612] => Selector157.IN2
data[613] => Selector156.IN2
data[614] => Selector155.IN2
data[615] => Selector154.IN2
data[616] => Selector153.IN2
data[617] => Selector152.IN2
data[618] => Selector151.IN2
data[619] => Selector150.IN2
data[620] => Selector149.IN2
data[621] => Selector148.IN2
data[622] => Selector147.IN2
data[623] => Selector146.IN2
data[624] => Selector145.IN2
data[625] => Selector144.IN2
data[626] => Selector143.IN2
data[627] => Selector142.IN2
data[628] => Selector141.IN2
data[629] => Selector140.IN2
data[630] => Selector139.IN2
data[631] => Selector138.IN2
data[632] => Selector137.IN2
data[633] => Selector136.IN2
data[634] => Selector135.IN2
data[635] => Selector134.IN2
data[636] => Selector133.IN2
data[637] => Selector132.IN2
data[638] => Selector131.IN2
data[639] => Selector130.IN2
data[640] => Selector129.IN2
data[641] => Selector128.IN2
data[642] => Selector127.IN2
data[643] => Selector126.IN2
data[644] => Selector125.IN2
data[645] => Selector124.IN2
data[646] => Selector123.IN2
data[647] => Selector122.IN2
data[648] => Selector121.IN2
data[649] => Selector120.IN2
data[650] => Selector119.IN2
data[651] => Selector118.IN2
data[652] => Selector117.IN2
data[653] => Selector116.IN2
data[654] => Selector115.IN2
data[655] => Selector114.IN2
data[656] => Selector113.IN2
data[657] => Selector112.IN2
data[658] => Selector111.IN2
data[659] => Selector110.IN2
data[660] => Selector109.IN2
data[661] => Selector108.IN2
data[662] => Selector107.IN2
data[663] => Selector106.IN2
data[664] => Selector105.IN2
data[665] => Selector104.IN2
data[666] => Selector103.IN2
data[667] => Selector102.IN2
data[668] => Selector101.IN2
data[669] => Selector100.IN2
data[670] => Selector99.IN2
data[671] => Selector98.IN2
data[672] => Selector97.IN2
data[673] => Selector96.IN2
data[674] => Selector95.IN2
data[675] => Selector94.IN2
data[676] => Selector93.IN2
data[677] => Selector92.IN2
data[678] => Selector91.IN2
data[679] => Selector90.IN2
data[680] => Selector89.IN2
data[681] => Selector88.IN2
data[682] => Selector87.IN2
data[683] => Selector86.IN2
data[684] => Selector85.IN2
data[685] => Selector84.IN2
data[686] => Selector83.IN2
data[687] => Selector82.IN2
data[688] => Selector81.IN2
data[689] => Selector80.IN2
data[690] => Selector79.IN2
data[691] => Selector78.IN2
data[692] => Selector77.IN2
data[693] => Selector76.IN2
data[694] => Selector75.IN2
data[695] => Selector74.IN2
data[696] => Selector73.IN2
data[697] => Selector72.IN2
data[698] => Selector71.IN2
data[699] => Selector70.IN2
data[700] => Selector69.IN2
data[701] => Selector68.IN2
data[702] => Selector67.IN2
data[703] => Selector66.IN2
data[704] => Selector65.IN2
data[705] => Selector64.IN2
data[706] => Selector63.IN2
data[707] => Selector62.IN2
data[708] => Selector61.IN2
data[709] => Selector60.IN2
data[710] => Selector59.IN2
data[711] => Selector58.IN2
data[712] => Selector57.IN2
data[713] => Selector56.IN2
data[714] => Selector55.IN2
data[715] => Selector54.IN2
data[716] => Selector53.IN2
data[717] => Selector52.IN2
data[718] => Selector51.IN2
data[719] => Selector50.IN2
data[720] => Selector49.IN2
data[721] => Selector48.IN2
data[722] => Selector47.IN2
data[723] => Selector46.IN2
data[724] => Selector45.IN2
data[725] => Selector44.IN2
data[726] => Selector43.IN2
data[727] => Selector42.IN2
data[728] => Selector41.IN2
data[729] => Selector40.IN2
data[730] => Selector39.IN2
data[731] => Selector38.IN2
data[732] => Selector37.IN2
data[733] => Selector36.IN2
data[734] => Selector35.IN2
data[735] => Selector34.IN2
data[736] => Selector33.IN2
data[737] => Selector32.IN2
data[738] => Selector31.IN2
data[739] => Selector30.IN2
data[740] => Selector29.IN2
data[741] => Selector28.IN2
data[742] => Selector27.IN2
data[743] => Selector26.IN2
data[744] => Selector25.IN2
data[745] => Selector24.IN2
data[746] => Selector23.IN2
data[747] => Selector22.IN2
data[748] => Selector21.IN2
data[749] => Selector20.IN2
data[750] => Selector19.IN2
data[751] => Selector18.IN2
data[752] => Selector17.IN2
data[753] => Selector16.IN2
data[754] => Selector15.IN2
data[755] => Selector14.IN2
data[756] => Selector13.IN2
data[757] => Selector12.IN2
data[758] => Selector11.IN2
data[759] => Selector10.IN2
data[760] => Selector9.IN2
data[761] => Selector8.IN2
data[762] => Selector7.IN2
data[763] => Selector6.IN2
data[764] => Selector5.IN2
data[765] => Selector4.IN2
data[766] => Selector3.IN2
data[767] => Selector2.IN2
xOut[0] <= xOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[1] <= xOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[2] <= xOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[3] <= xOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[4] <= xOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[5] <= xOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[6] <= xOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xOut[7] <= xOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[0] <= yOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[1] <= yOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[2] <= yOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[3] <= yOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[4] <= yOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[5] <= yOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yOut[6] <= yOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cOut[0] <= cOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cOut[1] <= cOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cOut[2] <= cOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cursor|control:FSM
resetN => current_state.OUTPUTSELECT
resetN => current_state.OUTPUTSELECT
resetN => current_state.OUTPUTSELECT
resetN => current_state.OUTPUTSELECT
clock => current_state[0]~reg0.CLK
clock => current_state[1]~reg0.CLK
clock => current_state[2]~reg0.CLK
clock => current_state[3]~reg0.CLK
clock => current_state[4]~reg0.CLK
clock => plot~reg0.CLK
clock => drawSuit~reg0.CLK
clock => drawNum~reg0.CLK
clock => drawBlank~reg0.CLK
clock => loadNumSuit~reg0.CLK
go => Mux0.IN30
go => Mux0.IN31
go => Mux3.IN28
blankDone => Mux1.IN31
blankDone => Mux2.IN29
blankDone => Mux3.IN29
numDone => Mux2.IN31
numDone => Mux3.IN30
suitDone => Mux1.IN30
suitDone => Mux2.IN30
suitDone => Mux3.IN31
drawBlank <= drawBlank~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawNum <= drawNum~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawSuit <= drawSuit~reg0.DB_MAX_OUTPUT_PORT_TYPE
loadNumSuit <= loadNumSuit~reg0.DB_MAX_OUTPUT_PORT_TYPE
plot <= plot~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_state[0] <= current_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_state[1] <= current_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_state[2] <= current_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_state[3] <= current_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_state[4] <= current_state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_state[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
next_state[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
next_state[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
next_state[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
next_state[4] <= <GND>


|cursor|HexDecoder:hexX1
IN[0] => Decoder0.IN3
IN[1] => Decoder0.IN2
IN[2] => Decoder0.IN1
IN[3] => Decoder0.IN0
OUT[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|cursor|HexDecoder:hexX2
IN[0] => Decoder0.IN3
IN[1] => Decoder0.IN2
IN[2] => Decoder0.IN1
IN[3] => Decoder0.IN0
OUT[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|cursor|HexDecoder:hexY1
IN[0] => Decoder0.IN3
IN[1] => Decoder0.IN2
IN[2] => Decoder0.IN1
IN[3] => Decoder0.IN0
OUT[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|cursor|HexDecoder:hexY2
IN[0] => Decoder0.IN3
IN[1] => Decoder0.IN2
IN[2] => Decoder0.IN1
IN[3] => Decoder0.IN0
OUT[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|cursor|HexDecoder:hexColour
IN[0] => Decoder0.IN3
IN[1] => Decoder0.IN2
IN[2] => Decoder0.IN1
IN[3] => Decoder0.IN0
OUT[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|cursor|randomSeedGenerator:generator
clock => clock.IN1
enable_count => enable_count.IN1
seed[0] <= counter16Bit:timer.q
seed[1] <= counter16Bit:timer.q
seed[2] <= counter16Bit:timer.q
seed[3] <= counter16Bit:timer.q
seed[4] <= counter16Bit:timer.q
seed[5] <= counter16Bit:timer.q
seed[6] <= counter16Bit:timer.q
seed[7] <= counter16Bit:timer.q
seed[8] <= counter16Bit:timer.q
seed[9] <= counter16Bit:timer.q
seed[10] <= counter16Bit:timer.q
seed[11] <= counter16Bit:timer.q
seed[12] <= counter16Bit:timer.q
seed[13] <= counter16Bit:timer.q
seed[14] <= counter16Bit:timer.q
seed[15] <= counter16Bit:timer.q


|cursor|randomSeedGenerator:generator|counter16Bit:timer
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
clock => q[10]~reg0.CLK
clock => q[11]~reg0.CLK
clock => q[12]~reg0.CLK
clock => q[13]~reg0.CLK
clock => q[14]~reg0.CLK
clock => q[15]~reg0.CLK
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cursor|RNG:RNGmod
clock => last_cycle.CLK
clock => rand_int[0]~reg0.CLK
clock => rand_int[1]~reg0.CLK
clock => rand_int[2]~reg0.CLK
clock => rand_int[3]~reg0.CLK
clock => rand_int[4]~reg0.CLK
clock => rand_int[5]~reg0.CLK
clock => rand_int[6]~reg0.CLK
clock => rand_int[7]~reg0.CLK
clock => rand_int[8]~reg0.CLK
clock => rand_int[9]~reg0.CLK
clock => rand_int[10]~reg0.CLK
clock => rand_int[11]~reg0.CLK
clock => rand_int[12]~reg0.CLK
clock => rand_int[13]~reg0.CLK
clock => rand_int[14]~reg0.CLK
clock => rand_int[15]~reg0.CLK
clock => seed[0]~reg0.CLK
clock => seed[1]~reg0.CLK
clock => seed[2]~reg0.CLK
clock => seed[3]~reg0.CLK
clock => seed[4]~reg0.CLK
clock => seed[5]~reg0.CLK
clock => seed[6]~reg0.CLK
clock => seed[7]~reg0.CLK
clock => seed[8]~reg0.CLK
clock => seed[9]~reg0.CLK
clock => seed[10]~reg0.CLK
clock => seed[11]~reg0.CLK
clock => seed[12]~reg0.CLK
clock => seed[13]~reg0.CLK
clock => seed[14]~reg0.CLK
clock => seed[15]~reg0.CLK
LoadSeed[0] => seed.DATAB
LoadSeed[1] => seed.DATAB
LoadSeed[2] => seed.DATAB
LoadSeed[3] => seed.DATAB
LoadSeed[4] => seed.DATAB
LoadSeed[5] => seed.DATAB
LoadSeed[6] => seed.DATAB
LoadSeed[7] => seed.DATAB
LoadSeed[8] => seed.DATAB
LoadSeed[9] => seed.DATAB
LoadSeed[10] => seed.DATAB
LoadSeed[11] => seed.DATAB
LoadSeed[12] => seed.DATAB
LoadSeed[13] => seed.DATAB
LoadSeed[14] => seed.DATAB
LoadSeed[15] => seed.DATAB
Load_n => seed.OUTPUTSELECT
Load_n => seed.OUTPUTSELECT
Load_n => seed.OUTPUTSELECT
Load_n => seed.OUTPUTSELECT
Load_n => seed.OUTPUTSELECT
Load_n => seed.OUTPUTSELECT
Load_n => seed.OUTPUTSELECT
Load_n => seed.OUTPUTSELECT
Load_n => seed.OUTPUTSELECT
Load_n => seed.OUTPUTSELECT
Load_n => seed.OUTPUTSELECT
Load_n => seed.OUTPUTSELECT
Load_n => seed.OUTPUTSELECT
Load_n => seed.OUTPUTSELECT
Load_n => seed.OUTPUTSELECT
Load_n => seed.OUTPUTSELECT
min_n[0] => LessThan0.IN16
min_n[0] => Add1.IN32
min_n[0] => rand_int.DATAB
min_n[0] => Add0.IN16
min_n[1] => LessThan0.IN15
min_n[1] => Add1.IN31
min_n[1] => rand_int.DATAB
min_n[1] => Add0.IN15
min_n[2] => LessThan0.IN14
min_n[2] => Add1.IN30
min_n[2] => rand_int.DATAB
min_n[2] => Add0.IN14
min_n[3] => LessThan0.IN13
min_n[3] => Add1.IN29
min_n[3] => rand_int.DATAB
min_n[3] => Add0.IN13
min_n[4] => LessThan0.IN12
min_n[4] => Add1.IN28
min_n[4] => rand_int.DATAB
min_n[4] => Add0.IN12
min_n[5] => LessThan0.IN11
min_n[5] => Add1.IN27
min_n[5] => rand_int.DATAB
min_n[5] => Add0.IN11
min_n[6] => LessThan0.IN10
min_n[6] => Add1.IN26
min_n[6] => rand_int.DATAB
min_n[6] => Add0.IN10
min_n[7] => LessThan0.IN9
min_n[7] => Add1.IN25
min_n[7] => rand_int.DATAB
min_n[7] => Add0.IN9
min_n[8] => LessThan0.IN8
min_n[8] => Add1.IN24
min_n[8] => rand_int.DATAB
min_n[8] => Add0.IN8
min_n[9] => LessThan0.IN7
min_n[9] => Add1.IN23
min_n[9] => rand_int.DATAB
min_n[9] => Add0.IN7
min_n[10] => LessThan0.IN6
min_n[10] => Add1.IN22
min_n[10] => rand_int.DATAB
min_n[10] => Add0.IN6
min_n[11] => LessThan0.IN5
min_n[11] => Add1.IN21
min_n[11] => rand_int.DATAB
min_n[11] => Add0.IN5
min_n[12] => LessThan0.IN4
min_n[12] => Add1.IN20
min_n[12] => rand_int.DATAB
min_n[12] => Add0.IN4
min_n[13] => LessThan0.IN3
min_n[13] => Add1.IN19
min_n[13] => rand_int.DATAB
min_n[13] => Add0.IN3
min_n[14] => LessThan0.IN2
min_n[14] => Add1.IN18
min_n[14] => rand_int.DATAB
min_n[14] => Add0.IN2
min_n[15] => LessThan0.IN1
min_n[15] => Add1.IN17
min_n[15] => rand_int.DATAB
min_n[15] => Add0.IN1
max_n[0] => LessThan0.IN32
max_n[0] => Add0.IN32
max_n[1] => LessThan0.IN31
max_n[1] => Add0.IN31
max_n[2] => LessThan0.IN30
max_n[2] => Add0.IN30
max_n[3] => LessThan0.IN29
max_n[3] => Add0.IN29
max_n[4] => LessThan0.IN28
max_n[4] => Add0.IN28
max_n[5] => LessThan0.IN27
max_n[5] => Add0.IN27
max_n[6] => LessThan0.IN26
max_n[6] => Add0.IN26
max_n[7] => LessThan0.IN25
max_n[7] => Add0.IN25
max_n[8] => LessThan0.IN24
max_n[8] => Add0.IN24
max_n[9] => LessThan0.IN23
max_n[9] => Add0.IN23
max_n[10] => LessThan0.IN22
max_n[10] => Add0.IN22
max_n[11] => LessThan0.IN21
max_n[11] => Add0.IN21
max_n[12] => LessThan0.IN20
max_n[12] => Add0.IN20
max_n[13] => LessThan0.IN19
max_n[13] => Add0.IN19
max_n[14] => LessThan0.IN18
max_n[14] => Add0.IN18
max_n[15] => LessThan0.IN17
max_n[15] => Add0.IN17
next_int => always0.IN1
next_int => last_cycle.DATAIN
rand_int[0] <= rand_int[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rand_int[1] <= rand_int[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rand_int[2] <= rand_int[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rand_int[3] <= rand_int[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rand_int[4] <= rand_int[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rand_int[5] <= rand_int[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rand_int[6] <= rand_int[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rand_int[7] <= rand_int[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rand_int[8] <= rand_int[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rand_int[9] <= rand_int[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rand_int[10] <= rand_int[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rand_int[11] <= rand_int[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rand_int[12] <= rand_int[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rand_int[13] <= rand_int[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rand_int[14] <= rand_int[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rand_int[15] <= rand_int[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seed[0] <= seed[0].DB_MAX_OUTPUT_PORT_TYPE
seed[1] <= seed[1].DB_MAX_OUTPUT_PORT_TYPE
seed[2] <= seed[2].DB_MAX_OUTPUT_PORT_TYPE
seed[3] <= seed[3].DB_MAX_OUTPUT_PORT_TYPE
seed[4] <= seed[4].DB_MAX_OUTPUT_PORT_TYPE
seed[5] <= seed[5].DB_MAX_OUTPUT_PORT_TYPE
seed[6] <= seed[6].DB_MAX_OUTPUT_PORT_TYPE
seed[7] <= seed[7].DB_MAX_OUTPUT_PORT_TYPE
seed[8] <= seed[8].DB_MAX_OUTPUT_PORT_TYPE
seed[9] <= seed[9].DB_MAX_OUTPUT_PORT_TYPE
seed[10] <= seed[10].DB_MAX_OUTPUT_PORT_TYPE
seed[11] <= seed[11].DB_MAX_OUTPUT_PORT_TYPE
seed[12] <= seed[12].DB_MAX_OUTPUT_PORT_TYPE
seed[13] <= seed[13].DB_MAX_OUTPUT_PORT_TYPE
seed[14] <= seed[14].DB_MAX_OUTPUT_PORT_TYPE
seed[15] <= seed[15].DB_MAX_OUTPUT_PORT_TYPE


|cursor|RNG:RNGmod|xorShift:seed_updater
LoadVal[0] => Q.IN0
LoadVal[0] => Q.IN0
LoadVal[1] => Q.IN0
LoadVal[1] => Q.IN1
LoadVal[2] => Q.IN0
LoadVal[2] => Q.IN1
LoadVal[3] => Q.IN0
LoadVal[3] => Q.IN1
LoadVal[4] => Q.IN0
LoadVal[4] => Q.IN1
LoadVal[5] => Q.IN0
LoadVal[5] => Q.IN1
LoadVal[6] => Q.IN0
LoadVal[6] => Q.IN1
LoadVal[7] => Q.IN0
LoadVal[7] => Q.IN1
LoadVal[8] => Q.IN0
LoadVal[8] => Q.IN1
LoadVal[9] => Q.IN0
LoadVal[9] => Q.IN1
LoadVal[10] => Q.IN0
LoadVal[10] => Q.IN1
LoadVal[11] => Q.IN0
LoadVal[11] => Q.IN1
LoadVal[12] => Q.IN0
LoadVal[12] => Q.IN1
LoadVal[13] => Q.IN0
LoadVal[13] => Q.IN1
LoadVal[14] => Q.IN0
LoadVal[14] => Q.IN1
LoadVal[15] => Q.IN1
LoadVal[15] => Q.IN1
Q[0] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q.DB_MAX_OUTPUT_PORT_TYPE


