INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_setMem_top glbl -prj setMem.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s setMem 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_8/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_8/solution1/sim/verilog/AESL_axi_master_MASTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_MASTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_8/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_8/solution1/sim/verilog/AESL_axi_slave_CRTL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CRTL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_8/solution1/sim/verilog/setMem.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_setMem_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_8/solution1/sim/verilog/setMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_8/solution1/sim/verilog/setMem_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_8/solution1/sim/verilog/setMem_CRTL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem_CRTL_BUS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_8/solution1/sim/verilog/setMem_MASTER_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem_MASTER_m_axi
INFO: [VRFC 10-311] analyzing module setMem_MASTER_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module setMem_MASTER_m_axi_fifo
INFO: [VRFC 10-311] analyzing module setMem_MASTER_m_axi_buffer
INFO: [VRFC 10-311] analyzing module setMem_MASTER_m_axi_decoder
INFO: [VRFC 10-311] analyzing module setMem_MASTER_m_axi_throttl
INFO: [VRFC 10-311] analyzing module setMem_MASTER_m_axi_read
INFO: [VRFC 10-311] analyzing module setMem_MASTER_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [F:/Machine-Learning/vivado_labs/Lab_8/solution1/sim/verilog/setMem_MASTER_m_axi.v:2236]
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.setMem_AXILiteS_s_axi
Compiling module xil_defaultlib.setMem_CRTL_BUS_s_axi
Compiling module xil_defaultlib.setMem_MASTER_m_axi_throttl_defa...
Compiling module xil_defaultlib.setMem_MASTER_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.setMem_MASTER_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.setMem_MASTER_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.setMem_MASTER_m_axi_fifo(DEPTH=5...
Compiling module xil_defaultlib.setMem_MASTER_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.setMem_MASTER_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.setMem_MASTER_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.setMem_MASTER_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.setMem_MASTER_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.setMem_MASTER_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.setMem_MASTER_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.setMem
Compiling module xil_defaultlib.AESL_axi_master_MASTER
Compiling module xil_defaultlib.AESL_axi_slave_CRTL_BUS
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_setMem_top
Compiling module work.glbl
Built simulation snapshot setMem
