

================================================================
== Vitis HLS Report for 'slide_window'
================================================================
* Date:           Mon Nov 18 23:56:46 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_conv_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.50 ns|  4.801 ns|     2.03 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  30.000 ns|  30.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    138|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|    189|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    103|    -|
|Register         |        -|    -|     201|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     201|    430|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_3ns_10ns_12_1_1_U78  |mul_3ns_10ns_12_1_1  |        0|   0|  0|  63|    0|
    |mul_3ns_10ns_12_1_1_U79  |mul_3ns_10ns_12_1_1  |        0|   0|  0|  63|    0|
    |mul_3ns_10ns_12_1_1_U80  |mul_3ns_10ns_12_1_1  |        0|   0|  0|  63|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   0|  0| 189|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln262_1_fu_250_p2  |         +|   0|  0|  14|           9|           2|
    |add_ln262_fu_211_p2    |         +|   0|  0|  14|           9|           1|
    |add_ln984_1_fu_191_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln984_2_fu_201_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln984_3_fu_220_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln984_4_fu_230_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln984_5_fu_240_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln984_6_fu_259_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln984_7_fu_264_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln984_8_fu_269_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln984_fu_181_p2    |         +|   0|  0|  12|          12|          12|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 138|         127|         113|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |line_buff_0_address0     |  20|          4|   12|         48|
    |line_buff_1_address0     |  20|          4|   12|         48|
    |line_buff_2_address0     |  20|          4|   12|         48|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 103|         21|   39|        153|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln262_reg_375              |   9|   0|    9|          0|
    |add_ln984_6_reg_400            |  12|   0|   12|          0|
    |add_ln984_7_reg_405            |  12|   0|   12|          0|
    |add_ln984_8_reg_410            |  12|   0|   12|          0|
    |ap_CS_fsm                      |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_port_reg_conv_count         |   9|   0|    9|          0|
    |conv_count_read_reg_355        |   9|   0|    9|          0|
    |kernel_window_val_V_1_reg_425  |  16|   0|   16|          0|
    |kernel_window_val_V_3_reg_415  |  16|   0|   16|          0|
    |kernel_window_val_V_4_reg_445  |  16|   0|   16|          0|
    |kernel_window_val_V_6_reg_420  |  16|   0|   16|          0|
    |kernel_window_val_V_7_reg_450  |  16|   0|   16|          0|
    |kernel_window_val_V_reg_380    |  16|   0|   16|          0|
    |mul_ln984_1_reg_341            |  12|   0|   12|          0|
    |mul_ln984_2_reg_348            |  12|   0|   12|          0|
    |mul_ln984_reg_334              |  12|   0|   12|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 201|   0|  201|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|        slide_window|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|        slide_window|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|        slide_window|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|        slide_window|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|        slide_window|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|        slide_window|  return value|
|ap_ce                 |   in|    1|  ap_ctrl_hs|        slide_window|  return value|
|ap_return_0           |  out|   16|  ap_ctrl_hs|        slide_window|  return value|
|ap_return_1           |  out|   16|  ap_ctrl_hs|        slide_window|  return value|
|ap_return_2           |  out|   16|  ap_ctrl_hs|        slide_window|  return value|
|ap_return_3           |  out|   16|  ap_ctrl_hs|        slide_window|  return value|
|ap_return_4           |  out|   16|  ap_ctrl_hs|        slide_window|  return value|
|ap_return_5           |  out|   16|  ap_ctrl_hs|        slide_window|  return value|
|ap_return_6           |  out|   16|  ap_ctrl_hs|        slide_window|  return value|
|ap_return_7           |  out|   16|  ap_ctrl_hs|        slide_window|  return value|
|ap_return_8           |  out|   16|  ap_ctrl_hs|        slide_window|  return value|
|conv_count            |   in|    9|     ap_none|          conv_count|        scalar|
|line_buff_0_address0  |  out|   12|   ap_memory|         line_buff_0|         array|
|line_buff_0_ce0       |  out|    1|   ap_memory|         line_buff_0|         array|
|line_buff_0_q0        |   in|   16|   ap_memory|         line_buff_0|         array|
|line_buff_0_offset    |   in|    3|     ap_none|  line_buff_0_offset|        scalar|
|line_buff_1_address0  |  out|   12|   ap_memory|         line_buff_1|         array|
|line_buff_1_ce0       |  out|    1|   ap_memory|         line_buff_1|         array|
|line_buff_1_q0        |   in|   16|   ap_memory|         line_buff_1|         array|
|line_buff_1_offset    |   in|    3|     ap_none|  line_buff_1_offset|        scalar|
|line_buff_2_address0  |  out|   12|   ap_memory|         line_buff_2|         array|
|line_buff_2_ce0       |  out|    1|   ap_memory|         line_buff_2|         array|
|line_buff_2_q0        |   in|   16|   ap_memory|         line_buff_2|         array|
|line_buff_2_offset    |   in|    3|     ap_none|  line_buff_2_offset|        scalar|
+----------------------+-----+-----+------------+--------------------+--------------+

