/*
 * SPDX-FileCopyrightText: Copyright (c) <2025> NVIDIA CORPORATION & AFFILIATES.
 * All rights reserved. SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */
#pragma once

#include "gtensor_handler.cuh"
#include "transfer.cuh"
#include "ce_transfer.h"
#include <atomic>
#include <condition_variable>
#include <cuda_runtime.h>
#include <functional>
#include <future>
#include <memory>
#include <mutex>
#include <queue>
#include <string>
#include <thread>
#include <torch/extension.h>
#include <vector>

namespace flexkv {

#ifdef FLEXKV_ENABLE_NVCOMP
struct NvcompTPState;
#endif

class TPTransferThreadGroup {
public:
  TPTransferThreadGroup(int num_gpus,
                        const std::vector<int64_t> &gpu_block_ptrs_flat,
                        int num_tensors_per_gpu, int64_t cpu_blocks_ptr,
                        int num_layers,
                        const std::vector<int64_t> &gpu_kv_strides_in_bytes,
                        const std::vector<int64_t> &gpu_block_strides_in_bytes,
                        const std::vector<int64_t> &gpu_layer_strides_in_bytes,
                        const std::vector<int64_t> &gpu_chunk_sizes_in_bytes,
                        const std::vector<int64_t> &gpu_device_ids,
                        bool enable_nvcomp = false,
                        int nvcomp_batch_size = 0,
                        int nvcomp_data_type = 0,
                        CETransferConfig ce_config = CETransferConfig{});

  ~TPTransferThreadGroup();

  void tp_group_transfer(const torch::Tensor &gpu_block_id_tensor,
                         const torch::Tensor &cpu_block_id_tensor,
                         const int64_t cpu_kv_stride_in_bytes,
                         const int64_t cpu_layer_stride_in_bytes,
                         const int64_t cpu_block_stride_in_bytes,
                         const int64_t cpu_tp_stride_in_bytes,
                         const int transfer_num_cta,
                         const bool is_host_to_device,
                         const bool use_ce_transfer, const int layer_id,
                         const int layer_granularity, const bool is_mla,
                         const std::string &mla_d2h_mode = "sharded");

#ifdef FLEXKV_ENABLE_NVCOMP

  void init_nvcomp(int nvcomp_batch_size, int nvcomp_data_type);
  void destroy_nvcomp_state();
  void ensure_nvcomp_initialized();

  size_t tp_group_transfer_ans(const torch::Tensor &gpu_block_id_tensor,
                               const torch::Tensor &cpu_block_id_tensor,
                               const int64_t cpu_kv_stride_in_bytes,
                               const int64_t cpu_layer_stride_in_bytes,
                               const int64_t cpu_block_stride_in_bytes,
                               const int64_t cpu_tp_stride_in_bytes,
                               const int transfer_num_cta,
                               const bool is_host_to_device,
                               const bool use_ce_transfer, const int layer_id,
                               const int layer_granularity, const bool is_mla,
                               const int64_t cpu_size_table_tp_ptr,
                               const int64_t cpu_size_table_tp_rank_stride,
                               const int64_t cpu_size_table_block_stride,
                               const int64_t cpu_size_table_layer_stride);
#endif

private:
  using Task = std::function<void()>;
  std::future<void> enqueue_for_gpu(int gpu_idx, Task task);

  int num_gpus_;
  std::vector<int> gpu_device_ids_;
  void **gpu_blocks_;
  void *cpu_blocks_;
  int num_tensors_per_gpu_;
  int64_t *gpu_kv_strides_in_bytes_;
  int64_t *gpu_block_strides_in_bytes_;
  int64_t *gpu_layer_strides_in_bytes_;
  int64_t *gpu_chunk_sizes_in_bytes_;

  // Simplified: just one vector of handlers, runtime backend type selection
  BackendType backend_type_;
  std::vector<GTensorHandler> gpu_tensor_handlers_;

  // CE transfer configuration (from GLOBAL_CONFIG_FROM_ENV)
  CETransferConfig ce_config_;

  std::vector<std::thread> threads_;
  std::vector<cudaStream_t> streams_;

  std::vector<std::queue<Task>> queues_;
  std::vector<std::mutex> mtxs_;
  std::vector<std::condition_variable> cvs_;
  std::atomic<bool> stop_pool_;

#ifdef FLEXKV_ENABLE_NVCOMP
  std::unique_ptr<NvcompTPState> nvcomp_state_;
#endif
};

} // namespace flexkv
