# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile {D:/study/digital/el temsah/New folder/VERILOG/asynchronous fifo/FIFO_TOP_TB.v} 
