// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "top_level")
  (DATE "11/02/2025 17:58:16")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE OV7670_XCLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1695:1695:1695) (1668:1668:1668))
        (IOPATH i o (2521:2521:2521) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE OV7670_SIOC\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (666:666:666) (664:664:664))
        (IOPATH i o (2561:2561:2561) (2464:2464:2464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_HS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3149:3149:3149) (3056:3056:3056))
        (IOPATH i o (2471:2471:2471) (2374:2374:2374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_VS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3804:3804:3804) (3559:3559:3559))
        (IOPATH i o (2521:2521:2521) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5857:5857:5857) (5642:5642:5642))
        (IOPATH i o (2481:2481:2481) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3844:3844:3844) (3756:3756:3756))
        (IOPATH i o (2491:2491:2491) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3313:3313:3313) (3297:3297:3297))
        (IOPATH i o (2511:2511:2511) (2414:2414:2414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6440:6440:6440) (5986:5986:5986))
        (IOPATH i o (2481:2481:2481) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5917:5917:5917) (5707:5707:5707))
        (IOPATH i o (2481:2481:2481) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3523:3523:3523) (3435:3435:3435))
        (IOPATH i o (2491:2491:2491) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2937:2937:2937) (2908:2908:2908))
        (IOPATH i o (2491:2491:2491) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6539:6539:6539) (6114:6114:6114))
        (IOPATH i o (2481:2481:2481) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (7852:7852:7852) (7466:7466:7466))
        (IOPATH i o (2491:2491:2491) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3371:3371:3371) (3296:3296:3296))
        (IOPATH i o (2481:2481:2481) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (7530:7530:7530) (7313:7313:7313))
        (IOPATH i o (2501:2501:2501) (2404:2404:2404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4573:4573:4573) (4524:4524:4524))
        (IOPATH i o (2471:2471:2471) (2374:2374:2374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (7833:7833:7833) (7446:7446:7446))
        (IOPATH i o (2521:2521:2521) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3362:3362:3362) (3279:3279:3279))
        (IOPATH i o (2531:2531:2531) (2434:2434:2434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (7205:7205:7205) (6978:6978:6978))
        (IOPATH i o (2481:2481:2481) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4568:4568:4568) (4519:4519:4519))
        (IOPATH i o (2521:2521:2521) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6172:6172:6172) (5809:5809:5809))
        (IOPATH i o (2531:2531:2531) (2434:2434:2434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5469:5469:5469) (5125:5125:5125))
        (IOPATH i o (2541:2541:2541) (2444:2444:2444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3891:3891:3891) (3808:3808:3808))
        (IOPATH i o (2511:2511:2511) (2414:2414:2414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3233:3233:3233) (3152:3152:3152))
        (IOPATH i o (2531:2531:2531) (2434:2434:2434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6155:6155:6155) (5791:5791:5791))
        (IOPATH i o (2531:2531:2531) (2434:2434:2434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5124:5124:5124) (4762:4762:4762))
        (IOPATH i o (2511:2511:2511) (2414:2414:2414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3891:3891:3891) (3808:3808:3808))
        (IOPATH i o (2491:2491:2491) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3485:3485:3485) (3395:3395:3395))
        (IOPATH i o (2511:2511:2511) (2414:2414:2414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_BLANK_N\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4432:4432:4432) (4299:4299:4299))
        (IOPATH i o (2481:2481:2481) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1691:1691:1691) (1663:1663:1663))
        (IOPATH i o (2521:2521:2521) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2849:2849:2849) (2871:2871:2871))
        (IOPATH i o (2489:2489:2489) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3282:3282:3282) (3208:3208:3208))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2834:2834:2834) (2767:2767:2767))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2544:2544:2544) (2406:2406:2406))
        (IOPATH i o (3713:3713:3713) (3750:3750:3750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2858:2858:2858) (2825:2825:2825))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1567:1567:1567) (1514:1514:1514))
        (IOPATH i o (2452:2452:2452) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3302:3302:3302) (3054:3054:3054))
        (IOPATH i o (2452:2452:2452) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3686:3686:3686) (3559:3559:3559))
        (IOPATH i o (3629:3629:3629) (3674:3674:3674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2071:2071:2071) (2117:2117:2117))
        (IOPATH i o (2431:2431:2431) (2442:2442:2442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1176:1176:1176) (1095:1095:1095))
        (IOPATH i o (2442:2442:2442) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1078:1078:1078) (967:967:967))
        (IOPATH i o (2548:2548:2548) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1101:1101:1101) (981:981:981))
        (IOPATH i o (2538:2538:2538) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (889:889:889) (814:814:814))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1133:1133:1133) (1046:1046:1046))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1185:1185:1185) (1097:1097:1097))
        (IOPATH i o (3629:3629:3629) (3674:3674:3674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (708:708:708) (813:813:813))
        (IOPATH i o (3684:3684:3684) (3639:3639:3639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1145:1145:1145) (1061:1061:1061))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1311:1311:1311) (1190:1190:1190))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1083:1083:1083) (978:978:978))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1045:1045:1045) (940:940:940))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1090:1090:1090) (972:972:972))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1050:1050:1050) (947:947:947))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (795:795:795) (874:874:874))
        (IOPATH i o (2544:2544:2544) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1304:1304:1304) (1157:1157:1157))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1705:1705:1705) (1576:1576:1576))
        (IOPATH i o (2442:2442:2442) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1776:1776:1776) (1679:1679:1679))
        (IOPATH i o (4330:4330:4330) (3890:3890:3890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1479:1479:1479) (1388:1388:1388))
        (IOPATH i o (2471:2471:2471) (2374:2374:2374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1046:1046:1046) (1023:1023:1023))
        (IOPATH i o (2521:2521:2521) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1269:1269:1269) (1217:1217:1217))
        (IOPATH i o (2521:2521:2521) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1182:1182:1182) (1241:1241:1241))
        (IOPATH i o (2394:2394:2394) (2491:2491:2491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE OV7670_SIOD\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1190:1190:1190) (1140:1140:1140))
        (PORT oe (600:600:600) (561:561:561))
        (IOPATH i o (2571:2571:2571) (2474:2474:2474))
        (IOPATH oe o (2569:2569:2569) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLOCK_50\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (676:676:676) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE U0\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1964:1964:1964) (1964:1964:1964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE U0\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1977:1977:1977) (1950:1950:1950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[0\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datad (854:854:854) (897:897:897))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (449:449:449) (471:471:471))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (356:356:356))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (451:451:451))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (422:422:422) (417:417:417))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (356:356:356))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (454:454:454))
        (PORT datab (453:453:453) (453:453:453))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (452:452:452))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (421:421:421) (416:416:416))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (451:451:451))
        (PORT datab (454:454:454) (453:453:453))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[6\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (452:452:452))
        (PORT datab (453:453:453) (453:453:453))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (539:539:539))
        (PORT datab (500:500:500) (516:516:516))
        (PORT datac (437:437:437) (477:477:477))
        (PORT datad (453:453:453) (476:476:476))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[0\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datad (695:695:695) (665:665:665))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (348:348:348))
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1345:1345:1345) (1287:1287:1287))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[2\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1345:1345:1345) (1287:1287:1287))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[3\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (343:343:343))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1345:1345:1345) (1287:1287:1287))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[4\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1345:1345:1345) (1287:1287:1287))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[5\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (343:343:343))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1345:1345:1345) (1287:1287:1287))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[6\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1345:1345:1345) (1287:1287:1287))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[7\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (350:350:350))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1345:1345:1345) (1287:1287:1287))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[8\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1345:1345:1345) (1287:1287:1287))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[9\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (346:346:346))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1345:1345:1345) (1287:1287:1287))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[10\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (339:339:339))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1345:1345:1345) (1287:1287:1287))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[11\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1345:1345:1345) (1287:1287:1287))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[12\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (340:340:340))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (902:902:902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[13\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (341:341:341))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (902:902:902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[14\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (342:342:342))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (902:902:902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[15\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (347:347:347))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (902:902:902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[16\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (902:902:902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[17\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (902:902:902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[18\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (902:902:902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[19\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (345:345:345))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (902:902:902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[20\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (902:902:902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[21\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (345:345:345))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (902:902:902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[22\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (344:344:344))
        (PORT datad (240:240:240) (307:307:307))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (350:350:350))
        (PORT datab (268:268:268) (340:340:340))
        (PORT datac (237:237:237) (311:311:311))
        (PORT datad (240:240:240) (307:307:307))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (343:343:343))
        (PORT datad (240:240:240) (306:306:306))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (240:240:240) (306:306:306))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (270:270:270) (343:343:343))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (645:645:645))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datac (450:450:450) (473:473:473))
        (PORT datad (242:242:242) (308:308:308))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[22\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (PORT datab (271:271:271) (345:345:345))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (242:242:242) (309:309:309))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[22\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (353:353:353))
        (PORT datab (271:271:271) (345:345:345))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[22\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (273:273:273) (346:346:346))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (902:902:902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[22\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (663:663:663))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_done\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (370:370:370) (358:358:358))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_done)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|taken)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1917:1917:1917))
        (PORT asdata (573:573:573) (606:606:606))
        (PORT sclr (831:831:831) (953:953:953))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (976:976:976))
        (PORT datab (292:292:292) (365:365:365))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4648:4648:4648) (4543:4543:4543))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (393:393:393))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4648:4648:4648) (4543:4543:4543))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (374:374:374))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4648:4648:4648) (4543:4543:4543))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (410:410:410))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4648:4648:4648) (4543:4543:4543))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (370:370:370))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4648:4648:4648) (4543:4543:4543))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (516:516:516))
        (PORT datab (323:323:323) (414:414:414))
        (PORT datac (261:261:261) (337:337:337))
        (PORT datad (289:289:289) (358:358:358))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (362:362:362))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4648:4648:4648) (4543:4543:4543))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (409:409:409))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4648:4648:4648) (4543:4543:4543))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (402:402:402))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4648:4648:4648) (4543:4543:4543))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr16\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (325:325:325) (411:411:411))
        (PORT datac (293:293:293) (382:382:382))
        (PORT datad (263:263:263) (329:329:329))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1111111111111111)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (261:261:261) (336:336:336))
        (PORT datad (995:995:995) (974:974:974))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (264:264:264))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (187:187:187) (216:216:216))
        (PORT datad (293:293:293) (372:372:372))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (453:453:453))
        (PORT datab (453:453:453) (453:453:453))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (371:371:371))
        (PORT datab (505:505:505) (522:522:522))
        (PORT datac (639:639:639) (630:630:630))
        (PORT datad (435:435:435) (460:460:460))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (286:286:286))
        (PORT datab (240:240:240) (275:275:275))
        (PORT datac (215:215:215) (246:246:246))
        (PORT datad (292:292:292) (372:372:372))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (362:362:362))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (454:454:454))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (421:421:421) (416:416:416))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Equal4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (537:537:537))
        (PORT datab (695:695:695) (690:690:690))
        (PORT datac (671:671:671) (652:652:652))
        (PORT datad (454:454:454) (477:477:477))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (290:290:290))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (217:217:217) (248:248:248))
        (PORT datad (291:291:291) (371:371:371))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (414:414:414))
        (PORT datab (431:431:431) (404:404:404))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (372:372:372))
        (PORT datab (501:501:501) (517:517:517))
        (PORT datac (671:671:671) (652:652:652))
        (PORT datad (432:432:432) (457:457:457))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (263:263:263))
        (PORT datab (226:226:226) (256:256:256))
        (PORT datac (260:260:260) (335:335:335))
        (PORT datad (995:995:995) (974:974:974))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (413:413:413))
        (PORT datab (234:234:234) (267:267:267))
        (PORT datac (207:207:207) (248:248:248))
        (PORT datad (212:212:212) (241:241:241))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1410:1410:1410) (1361:1361:1361))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (246:246:246) (327:327:327))
        (PORT datad (853:853:853) (896:896:896))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1410:1410:1410) (1361:1361:1361))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (247:247:247) (325:325:325))
        (PORT datad (852:852:852) (895:895:895))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1410:1410:1410) (1361:1361:1361))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~31)
    (DELAY
      (ABSOLUTE
        (PORT datac (246:246:246) (323:323:323))
        (PORT datad (851:851:851) (894:894:894))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1410:1410:1410) (1361:1361:1361))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datad (851:851:851) (894:894:894))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1410:1410:1410) (1361:1361:1361))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~25)
    (DELAY
      (ABSOLUTE
        (PORT datac (233:233:233) (305:305:305))
        (PORT datad (853:853:853) (895:895:895))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1410:1410:1410) (1361:1361:1361))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (635:635:635) (631:631:631))
        (PORT datad (1119:1119:1119) (1121:1121:1121))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1646:1646:1646) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datad (1119:1119:1119) (1121:1121:1121))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1646:1646:1646) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (336:336:336))
        (PORT datad (1118:1118:1118) (1120:1120:1120))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1646:1646:1646) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (346:346:346))
        (PORT datad (1121:1121:1121) (1123:1123:1123))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1646:1646:1646) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (339:339:339))
        (PORT datad (1118:1118:1118) (1120:1120:1120))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1646:1646:1646) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (275:275:275) (348:348:348))
        (PORT datad (1121:1121:1121) (1122:1122:1122))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1646:1646:1646) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (345:345:345))
        (PORT datad (1121:1121:1121) (1122:1122:1122))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1646:1646:1646) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (344:344:344))
        (PORT datad (1119:1119:1119) (1120:1120:1120))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1646:1646:1646) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (337:337:337))
        (PORT datad (1120:1120:1120) (1121:1121:1121))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1646:1646:1646) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (336:336:336))
        (PORT datad (1119:1119:1119) (1121:1121:1121))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1646:1646:1646) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (336:336:336))
        (PORT datad (1119:1119:1119) (1121:1121:1121))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1646:1646:1646) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (338:338:338))
        (PORT datad (1121:1121:1121) (1123:1123:1123))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1646:1646:1646) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (335:335:335))
        (PORT datad (1120:1120:1120) (1122:1122:1122))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1646:1646:1646) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (338:338:338))
        (PORT datad (1119:1119:1119) (1120:1120:1120))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1646:1646:1646) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (353:353:353))
        (PORT datad (1120:1120:1120) (1122:1122:1122))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1646:1646:1646) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~30)
    (DELAY
      (ABSOLUTE
        (PORT datac (1003:1003:1003) (1006:1006:1006))
        (PORT datad (710:710:710) (693:693:693))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1375:1375:1375) (1325:1325:1325))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (1004:1004:1004) (1007:1007:1007))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1375:1375:1375) (1325:1325:1325))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (342:342:342))
        (PORT datac (1004:1004:1004) (1007:1007:1007))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1375:1375:1375) (1325:1325:1325))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (344:344:344))
        (PORT datac (1002:1002:1002) (1005:1005:1005))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1375:1375:1375) (1325:1325:1325))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (338:338:338))
        (PORT datac (1004:1004:1004) (1007:1007:1007))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1375:1375:1375) (1325:1325:1325))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datac (1004:1004:1004) (1007:1007:1007))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1375:1375:1375) (1325:1325:1325))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (942:942:942))
        (PORT datad (430:430:430) (448:448:448))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1410:1410:1410) (1361:1361:1361))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (233:233:233) (305:305:305))
        (PORT datad (852:852:852) (895:895:895))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1410:1410:1410) (1361:1361:1361))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (273:273:273) (347:347:347))
        (PORT datad (852:852:852) (894:894:894))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1410:1410:1410) (1361:1361:1361))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (384:384:384))
        (PORT datad (854:854:854) (897:897:897))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1410:1410:1410) (1361:1361:1361))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Equal4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (207:207:207) (247:247:247))
        (PORT datad (213:213:213) (243:243:243))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[31\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (791:791:791))
        (PORT datab (233:233:233) (266:266:266))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~48)
    (DELAY
      (ABSOLUTE
        (PORT datac (289:289:289) (378:378:378))
        (PORT datad (290:290:290) (370:370:370))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (735:735:735))
        (PORT datab (515:515:515) (536:536:536))
        (PORT datac (495:495:495) (534:534:534))
        (PORT datad (408:408:408) (392:392:392))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (269:269:269))
        (PORT datab (476:476:476) (517:517:517))
        (PORT datac (713:713:713) (718:718:718))
        (PORT datad (488:488:488) (526:526:526))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1011001000001110)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (266:266:266))
        (PORT datab (477:477:477) (518:518:518))
        (PORT datac (711:711:711) (717:717:717))
        (PORT datad (490:490:490) (528:528:528))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1011000100001100)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (276:276:276))
        (PORT datab (318:318:318) (408:408:408))
        (PORT datac (260:260:260) (335:335:335))
        (PORT datad (288:288:288) (357:357:357))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (620:620:620))
        (PORT datab (1098:1098:1098) (1095:1095:1095))
        (PORT datac (1049:1049:1049) (1060:1060:1060))
        (PORT datad (1068:1068:1068) (1071:1071:1071))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1011000010000100)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (518:518:518))
        (PORT datab (322:322:322) (413:413:413))
        (PORT datac (292:292:292) (381:381:381))
        (PORT datad (293:293:293) (373:373:373))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~58)
    (DELAY
      (ABSOLUTE
        (PORT datac (684:684:684) (687:687:687))
        (PORT datad (702:702:702) (699:699:699))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (641:641:641))
        (PORT datab (784:784:784) (822:822:822))
        (PORT datac (248:248:248) (298:298:298))
        (PORT datad (742:742:742) (760:760:760))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1000110101001111)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (816:816:816))
        (PORT datab (1244:1244:1244) (1216:1216:1216))
        (PORT datac (622:622:622) (616:616:616))
        (PORT datad (1205:1205:1205) (1173:1173:1173))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (623:623:623) (614:614:614))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (1014:1014:1014) (1006:1006:1006))
        (PORT datac (1030:1030:1030) (1033:1033:1033))
        (PORT datad (801:801:801) (824:824:824))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (864:864:864))
        (PORT datab (241:241:241) (276:276:276))
        (PORT datad (1155:1155:1155) (1058:1058:1058))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1010001000000010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (743:743:743) (745:745:745))
        (PORT datac (690:690:690) (700:700:700))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1064:1064:1064))
        (PORT datab (936:936:936) (866:866:866))
        (PORT datac (937:937:937) (870:870:870))
        (PORT datad (1017:1017:1017) (1020:1020:1020))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1000111000000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (474:474:474) (515:515:515))
        (PORT datac (493:493:493) (532:532:532))
        (PORT datad (487:487:487) (525:525:525))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (613:613:613))
        (PORT datab (324:324:324) (414:414:414))
        (PORT datac (294:294:294) (383:383:383))
        (PORT datad (295:295:295) (375:375:375))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (912:912:912))
        (PORT datab (736:736:736) (703:703:703))
        (PORT datac (1310:1310:1310) (1293:1293:1293))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1000110000000010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (483:483:483) (494:494:494))
        (PORT datac (446:446:446) (466:466:466))
        (PORT datad (467:467:467) (495:495:495))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (314:314:314))
        (PORT datab (744:744:744) (745:745:745))
        (PORT datac (692:692:692) (703:703:703))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (711:711:711))
        (PORT datab (536:536:536) (566:566:566))
        (PORT datac (496:496:496) (535:535:535))
        (PORT datad (198:198:198) (220:220:220))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1000111100000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (501:501:501))
        (PORT datab (496:496:496) (507:507:507))
        (PORT datac (952:952:952) (934:934:934))
        (PORT datad (929:929:929) (909:909:909))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (441:441:441))
        (PORT datab (746:746:746) (748:748:748))
        (PORT datac (494:494:494) (532:532:532))
        (PORT datad (467:467:467) (495:495:495))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1118:1118:1118))
        (PORT datab (1088:1088:1088) (1095:1095:1095))
        (PORT datac (1061:1061:1061) (1060:1060:1060))
        (PORT datad (909:909:909) (855:855:855))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1011001110000010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (622:622:622))
        (PORT datab (1100:1100:1100) (1097:1097:1097))
        (PORT datac (1052:1052:1052) (1063:1063:1063))
        (PORT datad (1069:1069:1069) (1073:1073:1073))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1011100000001010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (688:688:688))
        (PORT datac (629:629:629) (621:621:621))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (518:518:518))
        (PORT datab (323:323:323) (413:413:413))
        (PORT datac (293:293:293) (382:382:382))
        (PORT datad (294:294:294) (374:374:374))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (865:865:865))
        (PORT datac (707:707:707) (688:688:688))
        (PORT datad (211:211:211) (241:241:241))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1001011000000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (308:308:308))
        (PORT datab (251:251:251) (281:281:281))
        (PORT datac (496:496:496) (534:534:534))
        (PORT datad (408:408:408) (389:389:389))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1001000000000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (863:863:863))
        (PORT datac (703:703:703) (684:684:684))
        (PORT datad (209:209:209) (239:239:239))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1001000100000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1120:1120:1120))
        (PORT datab (1091:1091:1091) (1098:1098:1098))
        (PORT datac (1063:1063:1063) (1063:1063:1063))
        (PORT datad (909:909:909) (856:856:856))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1001101000000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (365:365:365))
        (PORT datab (777:777:777) (776:776:776))
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (422:422:422) (446:446:446))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (272:272:272))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (349:349:349) (334:334:334))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (679:679:679))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (915:915:915))
        (PORT datab (1348:1348:1348) (1327:1327:1327))
        (PORT datac (957:957:957) (904:904:904))
        (PORT datad (948:948:948) (888:888:888))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0101001000010111)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (571:571:571))
        (PORT datac (233:233:233) (275:275:275))
        (PORT datad (439:439:439) (464:464:464))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1070:1070:1070))
        (PORT datab (936:936:936) (881:881:881))
        (PORT datac (984:984:984) (978:978:978))
        (PORT datad (1022:1022:1022) (1026:1026:1026))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0110101101001010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~74)
    (DELAY
      (ABSOLUTE
        (PORT datac (685:685:685) (688:688:688))
        (PORT datad (704:704:704) (702:702:702))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (783:783:783))
        (PORT datab (789:789:789) (828:828:828))
        (PORT datac (619:619:619) (591:591:591))
        (PORT datad (262:262:262) (300:300:300))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0101010001000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1068:1068:1068))
        (PORT datab (935:935:935) (864:864:864))
        (PORT datac (935:935:935) (867:867:867))
        (PORT datad (1021:1021:1021) (1024:1024:1024))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0101000100001100)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (952:952:952))
        (PORT datab (292:292:292) (366:366:366))
        (PORT datac (438:438:438) (468:468:468))
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1063:1063:1063))
        (PORT datab (933:933:933) (878:878:878))
        (PORT datac (983:983:983) (978:978:978))
        (PORT datad (1016:1016:1016) (1019:1019:1019))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0111010000010000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1115:1115:1115))
        (PORT datac (1046:1046:1046) (1056:1056:1056))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (417:417:417))
        (PORT datab (1061:1061:1061) (1061:1061:1061))
        (PORT datac (793:793:793) (826:826:826))
        (PORT datad (1157:1157:1157) (1060:1060:1060))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0100000000010000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (416:416:416))
        (PORT datab (1063:1063:1063) (1063:1063:1063))
        (PORT datac (792:792:792) (825:825:825))
        (PORT datad (1157:1157:1157) (1059:1059:1059))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0101000000110100)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (789:789:789))
        (PORT datab (784:784:784) (821:821:821))
        (PORT datac (614:614:614) (585:585:585))
        (PORT datad (259:259:259) (297:297:297))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0101100000011110)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (506:506:506))
        (PORT datab (436:436:436) (471:471:471))
        (PORT datac (639:639:639) (633:633:633))
        (PORT datad (720:720:720) (729:729:729))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (921:921:921))
        (PORT datab (1351:1351:1351) (1330:1330:1330))
        (PORT datac (960:960:960) (908:908:908))
        (PORT datad (944:944:944) (883:883:883))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0100111101000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (919:919:919))
        (PORT datab (1350:1350:1350) (1329:1329:1329))
        (PORT datac (959:959:959) (907:907:907))
        (PORT datad (945:945:945) (885:885:885))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0101001100101001)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (617:617:617))
        (PORT datab (1095:1095:1095) (1091:1091:1091))
        (PORT datac (1046:1046:1046) (1056:1056:1056))
        (PORT datad (1066:1066:1066) (1069:1069:1069))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0100110101000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (651:651:651))
        (PORT datab (789:789:789) (827:827:827))
        (PORT datac (242:242:242) (291:291:291))
        (PORT datad (735:735:735) (752:752:752))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0100111000100000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (370:370:370))
        (PORT datab (299:299:299) (377:377:377))
        (PORT datac (758:758:758) (777:777:777))
        (PORT datad (967:967:967) (939:939:939))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (863:863:863))
        (PORT datab (239:239:239) (274:274:274))
        (PORT datad (1153:1153:1153) (1055:1055:1055))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0111000100000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (647:647:647))
        (PORT datab (787:787:787) (825:825:825))
        (PORT datac (244:244:244) (293:293:293))
        (PORT datad (738:738:738) (755:755:755))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0110100100000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (705:705:705))
        (PORT datab (795:795:795) (803:803:803))
        (PORT datac (768:768:768) (783:783:783))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (390:390:390))
        (PORT datab (240:240:240) (266:266:266))
        (PORT datac (842:842:842) (775:775:775))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (634:634:634) (601:601:601))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (330:330:330))
        (PORT datab (787:787:787) (825:825:825))
        (PORT datac (617:617:617) (588:588:588))
        (PORT datad (738:738:738) (755:755:755))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011001100001011)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1115:1115:1115))
        (PORT datab (1083:1083:1083) (1089:1089:1089))
        (PORT datac (1056:1056:1056) (1055:1055:1055))
        (PORT datad (908:908:908) (854:854:854))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011001010100100)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (685:685:685))
        (PORT datab (974:974:974) (959:959:959))
        (PORT datac (430:430:430) (466:466:466))
        (PORT datad (656:656:656) (655:655:655))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (771:771:771))
        (PORT datad (356:356:356) (329:329:329))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (608:608:608))
        (PORT datab (1060:1060:1060) (1059:1059:1059))
        (PORT datac (978:978:978) (972:972:972))
        (PORT datad (796:796:796) (818:818:818))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011011100011101)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (781:781:781))
        (PORT datab (631:631:631) (626:626:626))
        (PORT datac (624:624:624) (618:618:618))
        (PORT datad (613:613:613) (609:609:609))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (312:312:312))
        (PORT datab (451:451:451) (425:425:425))
        (PORT datac (497:497:497) (535:535:535))
        (PORT datad (380:380:380) (362:362:362))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0010001010010001)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1114:1114:1114))
        (PORT datab (1082:1082:1082) (1088:1088:1088))
        (PORT datac (1055:1055:1055) (1054:1054:1054))
        (PORT datad (907:907:907) (853:853:853))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011010100001011)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (712:712:712))
        (PORT datab (538:538:538) (568:568:568))
        (PORT datac (496:496:496) (535:535:535))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0010000100000010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (949:949:949))
        (PORT datab (676:676:676) (675:675:675))
        (PORT datac (652:652:652) (649:649:649))
        (PORT datad (948:948:948) (920:920:920))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (413:413:413))
        (PORT datab (745:745:745) (746:746:746))
        (PORT datac (693:693:693) (703:703:703))
        (PORT datad (412:412:412) (393:393:393))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011100001110001)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1071:1071:1071))
        (PORT datab (1339:1339:1339) (1297:1297:1297))
        (PORT datac (909:909:909) (838:838:838))
        (PORT datad (1023:1023:1023) (1027:1027:1027))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011110001111000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (333:333:333))
        (PORT datab (784:784:784) (822:822:822))
        (PORT datac (614:614:614) (586:586:586))
        (PORT datad (741:741:741) (759:759:759))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0010100100000111)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (803:803:803))
        (PORT datab (747:747:747) (761:761:761))
        (PORT datac (962:962:962) (945:945:945))
        (PORT datad (779:779:779) (797:797:797))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (335:335:335))
        (PORT datab (784:784:784) (821:821:821))
        (PORT datac (613:613:613) (584:584:584))
        (PORT datad (742:742:742) (761:761:761))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011100100101010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (1033:1033:1033))
        (PORT datab (1094:1094:1094) (1089:1089:1089))
        (PORT datac (214:214:214) (246:246:246))
        (PORT datad (757:757:757) (772:772:772))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011101000000100)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1261:1261:1261))
        (PORT datab (790:790:790) (801:801:801))
        (PORT datac (741:741:741) (758:758:758))
        (PORT datad (922:922:922) (905:905:905))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1117:1117:1117))
        (PORT datab (1087:1087:1087) (1094:1094:1094))
        (PORT datac (1060:1060:1060) (1059:1059:1059))
        (PORT datad (909:909:909) (855:855:855))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011110111000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (729:729:729))
        (PORT datab (1060:1060:1060) (1060:1060:1060))
        (PORT datac (793:793:793) (826:826:826))
        (PORT datad (396:396:396) (376:376:376))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011111000000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (PORT datac (250:250:250) (321:321:321))
        (PORT datad (429:429:429) (451:451:451))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (389:389:389))
        (PORT datac (591:591:591) (538:538:538))
        (PORT datad (619:619:619) (568:568:568))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (860:860:860))
        (PORT datab (710:710:710) (670:670:670))
        (PORT datac (565:565:565) (514:514:514))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (207:207:207))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (441:441:441))
        (PORT datab (516:516:516) (536:536:536))
        (PORT datac (217:217:217) (249:249:249))
        (PORT datad (231:231:231) (251:251:251))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0000010000000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1065:1065:1065))
        (PORT datab (934:934:934) (879:879:879))
        (PORT datac (984:984:984) (978:978:978))
        (PORT datad (1018:1018:1018) (1021:1021:1021))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0000111101001011)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1068:1068:1068))
        (PORT datab (935:935:935) (880:880:880))
        (PORT datac (984:984:984) (978:978:978))
        (PORT datad (1020:1020:1020) (1024:1024:1024))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0000111001100001)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (362:362:362))
        (PORT datab (283:283:283) (352:352:352))
        (PORT datac (670:670:670) (689:689:689))
        (PORT datad (261:261:261) (326:326:326))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (897:897:897))
        (PORT datab (248:248:248) (277:277:277))
        (PORT datac (1061:1061:1061) (1061:1061:1061))
        (PORT datad (757:757:757) (771:771:771))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0000110000000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (811:811:811))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datac (731:731:731) (743:743:743))
        (PORT datad (984:984:984) (964:964:964))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (828:828:828))
        (PORT datab (382:382:382) (373:373:373))
        (PORT datac (250:250:250) (332:332:332))
        (PORT datad (964:964:964) (935:935:935))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (646:646:646))
        (PORT datab (787:787:787) (824:824:824))
        (PORT datac (738:738:738) (750:750:750))
        (PORT datad (260:260:260) (298:298:298))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0000001100001010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (965:965:965))
        (PORT datab (1010:1010:1010) (972:972:972))
        (PORT datac (756:756:756) (770:770:770))
        (PORT datad (729:729:729) (739:739:739))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (501:501:501))
        (PORT datab (798:798:798) (807:807:807))
        (PORT datac (401:401:401) (440:440:440))
        (PORT datad (1269:1269:1269) (1229:1229:1229))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (811:811:811))
        (PORT datab (435:435:435) (414:414:414))
        (PORT datac (587:587:587) (536:536:536))
        (PORT datad (682:682:682) (644:644:644))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (644:644:644))
        (PORT datab (789:789:789) (796:796:796))
        (PORT datac (745:745:745) (784:784:784))
        (PORT datad (260:260:260) (298:298:298))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001111000110111)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr4\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (759:759:759) (761:761:761))
        (PORT datad (980:980:980) (962:962:962))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (615:615:615))
        (PORT datab (1069:1069:1069) (1069:1069:1069))
        (PORT datac (982:982:982) (976:976:976))
        (PORT datad (803:803:803) (826:826:826))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001100100000011)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (637:637:637))
        (PORT datab (793:793:793) (800:800:800))
        (PORT datac (743:743:743) (781:781:781))
        (PORT datad (258:258:258) (296:296:296))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001101001111011)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (785:785:785))
        (PORT datab (788:788:788) (826:826:826))
        (PORT datac (617:617:617) (589:589:589))
        (PORT datad (261:261:261) (299:299:299))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001100001100001)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (748:748:748))
        (PORT datab (790:790:790) (795:795:795))
        (PORT datac (741:741:741) (751:751:751))
        (PORT datad (714:714:714) (730:730:730))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (376:376:376))
        (PORT datab (226:226:226) (255:255:255))
        (PORT datac (392:392:392) (373:373:373))
        (PORT datad (387:387:387) (375:375:375))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (790:790:790))
        (PORT datab (783:783:783) (820:820:820))
        (PORT datac (613:613:613) (584:584:584))
        (PORT datad (259:259:259) (296:296:296))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001011100010001)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (767:767:767))
        (PORT datab (730:730:730) (751:751:751))
        (PORT datac (761:761:761) (771:771:771))
        (PORT datad (707:707:707) (717:717:717))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (910:910:910))
        (PORT datab (1346:1346:1346) (1325:1325:1325))
        (PORT datac (954:954:954) (900:900:900))
        (PORT datad (951:951:951) (892:892:892))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001010001001000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (664:664:664))
        (PORT datab (669:669:669) (667:667:667))
        (PORT datac (646:646:646) (641:641:641))
        (PORT datad (257:257:257) (319:319:319))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (649:649:649))
        (PORT datab (788:788:788) (826:826:826))
        (PORT datac (736:736:736) (748:748:748))
        (PORT datad (261:261:261) (299:299:299))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001011000000010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (364:364:364))
        (PORT datab (935:935:935) (921:921:921))
        (PORT datac (438:438:438) (469:469:469))
        (PORT datad (261:261:261) (325:325:325))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (683:683:683))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (440:440:440) (470:470:470))
        (PORT datad (559:559:559) (512:512:512))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (807:807:807))
        (PORT datab (432:432:432) (411:411:411))
        (PORT datad (892:892:892) (822:822:822))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (272:272:272))
        (PORT datab (771:771:771) (775:775:775))
        (PORT datac (651:651:651) (640:640:640))
        (PORT datad (743:743:743) (757:757:757))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (921:921:921))
        (PORT datab (735:735:735) (702:702:702))
        (PORT datac (1314:1314:1314) (1298:1298:1298))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001001000000100)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (641:641:641))
        (PORT datab (969:969:969) (943:943:943))
        (PORT datac (755:755:755) (769:769:769))
        (PORT datad (728:728:728) (739:739:739))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr6\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (300:300:300) (378:378:378))
        (PORT datac (610:610:610) (562:562:562))
        (PORT datad (597:597:597) (543:543:543))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (832:832:832))
        (PORT datab (917:917:917) (862:862:862))
        (PORT datac (256:256:256) (338:338:338))
        (PORT datad (969:969:969) (941:941:941))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (723:723:723))
        (PORT datab (1066:1066:1066) (1067:1067:1067))
        (PORT datac (981:981:981) (975:975:975))
        (PORT datad (801:801:801) (824:824:824))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001001010000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr6\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (364:364:364))
        (PORT datab (934:934:934) (920:920:920))
        (PORT datac (408:408:408) (434:434:434))
        (PORT datad (259:259:259) (324:324:324))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr6\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (636:636:636) (615:615:615))
        (PORT datad (714:714:714) (725:725:725))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (344:344:344) (325:325:325))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (922:922:922))
        (PORT datab (735:735:735) (702:702:702))
        (PORT datac (1315:1315:1315) (1299:1299:1299))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001000101000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr7\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (PORT datab (1039:1039:1039) (1004:1004:1004))
        (PORT datac (252:252:252) (334:334:334))
        (PORT datad (942:942:942) (919:919:919))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr7\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (747:747:747))
        (PORT datab (1201:1201:1201) (1131:1131:1131))
        (PORT datac (728:728:728) (738:738:738))
        (PORT datad (776:776:776) (794:794:794))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (363:363:363))
        (PORT datab (766:766:766) (765:765:765))
        (PORT datac (638:638:638) (639:639:639))
        (PORT datad (709:709:709) (719:719:719))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr7\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1266:1266:1266))
        (PORT datab (774:774:774) (782:782:782))
        (PORT datac (750:750:750) (764:764:764))
        (PORT datad (725:725:725) (735:735:735))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr7\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1178:1178:1178) (1080:1080:1080))
        (PORT datad (368:368:368) (354:354:354))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (610:610:610))
        (PORT datab (1062:1062:1062) (1062:1062:1062))
        (PORT datac (979:979:979) (972:972:972))
        (PORT datad (798:798:798) (820:820:820))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001000100000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (462:462:462))
        (PORT datab (974:974:974) (945:945:945))
        (PORT datac (763:763:763) (779:779:779))
        (PORT datad (609:609:609) (605:605:605))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (978:978:978))
        (PORT datab (1018:1018:1018) (987:987:987))
        (PORT datac (667:667:667) (654:654:654))
        (PORT datad (951:951:951) (931:931:931))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (957:957:957))
        (PORT datab (966:966:966) (915:915:915))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (589:589:589) (535:535:535))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (388:388:388))
        (PORT datab (671:671:671) (615:615:615))
        (PORT datad (665:665:665) (631:631:631))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (820:820:820))
        (PORT datab (651:651:651) (654:654:654))
        (PORT datac (624:624:624) (618:618:618))
        (PORT datad (657:657:657) (656:656:656))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (505:505:505))
        (PORT datab (766:766:766) (768:768:768))
        (PORT datac (407:407:407) (433:433:433))
        (PORT datad (361:361:361) (345:345:345))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (402:402:402))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (976:976:976))
        (PORT datab (740:740:740) (762:762:762))
        (PORT datac (721:721:721) (739:739:739))
        (PORT datad (742:742:742) (756:756:756))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr9\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (768:768:768))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr9\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (911:911:911) (895:895:895))
        (PORT datad (951:951:951) (933:933:933))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (365:365:365))
        (PORT datab (290:290:290) (364:364:364))
        (PORT datac (442:442:442) (472:472:472))
        (PORT datad (261:261:261) (326:326:326))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (416:416:416))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (641:641:641) (591:591:591))
        (PORT datad (633:633:633) (603:603:603))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr10\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (778:778:778) (787:787:787))
        (PORT datac (665:665:665) (651:651:651))
        (PORT datad (1176:1176:1176) (1110:1110:1110))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr10\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (734:734:734) (753:753:753))
        (PORT datac (639:639:639) (633:633:633))
        (PORT datad (658:658:658) (657:657:657))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (416:416:416))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (698:698:698) (719:719:719))
        (PORT datad (648:648:648) (614:614:614))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (273:273:273))
        (PORT datab (750:750:750) (765:765:765))
        (PORT datac (962:962:962) (945:945:945))
        (PORT datad (1004:1004:1004) (958:958:958))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (346:346:346) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (681:681:681))
        (PORT datab (757:757:757) (759:759:759))
        (PORT datac (746:746:746) (757:757:757))
        (PORT datad (713:713:713) (725:725:725))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (658:658:658))
        (PORT datab (1179:1179:1179) (1080:1080:1080))
        (PORT datac (1154:1154:1154) (1051:1051:1051))
        (PORT datad (367:367:367) (352:352:352))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (931:931:931))
        (PORT datab (735:735:735) (751:751:751))
        (PORT datad (357:357:357) (331:331:331))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (641:641:641))
        (PORT datab (968:968:968) (943:943:943))
        (PORT datac (615:615:615) (623:623:623))
        (PORT datad (946:946:946) (926:926:926))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (721:721:721) (680:680:680))
        (PORT datac (737:737:737) (747:747:747))
        (PORT datad (651:651:651) (618:618:618))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1019:1019:1019) (987:987:987))
        (PORT datad (729:729:729) (742:742:742))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (501:501:501))
        (PORT datab (1511:1511:1511) (1433:1433:1433))
        (PORT datac (952:952:952) (934:934:934))
        (PORT datad (703:703:703) (716:716:716))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (406:406:406))
        (PORT datab (240:240:240) (266:266:266))
        (PORT datac (653:653:653) (643:643:643))
        (PORT datad (648:648:648) (620:620:620))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr15\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (376:376:376))
        (PORT datac (611:611:611) (563:563:563))
        (PORT datad (938:938:938) (862:862:862))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr15\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (970:970:970))
        (PORT datab (824:824:824) (834:834:834))
        (PORT datac (699:699:699) (714:714:714))
        (PORT datad (713:713:713) (729:729:729))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (758:758:758))
        (PORT datab (757:757:757) (773:773:773))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1184:1184:1184) (1142:1142:1142))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1767:1767:1767) (1649:1649:1649))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1180:1180:1180))
        (PORT datac (234:234:234) (306:306:306))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1767:1767:1767) (1649:1649:1649))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (606:606:606) (674:674:674))
        (PORT sload (1829:1829:1829) (1837:1837:1837))
        (PORT ena (1767:1767:1767) (1649:1649:1649))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (606:606:606) (675:675:675))
        (PORT sload (1829:1829:1829) (1837:1837:1837))
        (PORT ena (1767:1767:1767) (1649:1649:1649))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (793:793:793) (810:810:810))
        (PORT sload (1816:1816:1816) (1824:1824:1824))
        (PORT ena (1821:1821:1821) (1707:1707:1707))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (603:603:603) (671:671:671))
        (PORT sload (1816:1816:1816) (1824:1824:1824))
        (PORT ena (1821:1821:1821) (1707:1707:1707))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (604:604:604) (673:673:673))
        (PORT sload (1816:1816:1816) (1824:1824:1824))
        (PORT ena (1821:1821:1821) (1707:1707:1707))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (605:605:605) (674:674:674))
        (PORT sload (1816:1816:1816) (1824:1824:1824))
        (PORT ena (1821:1821:1821) (1707:1707:1707))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (602:602:602) (670:670:670))
        (PORT sload (1816:1816:1816) (1824:1824:1824))
        (PORT ena (1821:1821:1821) (1707:1707:1707))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (989:989:989) (974:974:974))
        (PORT sload (1859:1859:1859) (1863:1863:1863))
        (PORT ena (1584:1584:1584) (1502:1502:1502))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (235:235:235) (307:307:307))
        (PORT datad (1215:1215:1215) (1168:1168:1168))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1584:1584:1584) (1502:1502:1502))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (604:604:604) (672:672:672))
        (PORT sload (1859:1859:1859) (1863:1863:1863))
        (PORT ena (1584:1584:1584) (1502:1502:1502))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (774:774:774) (794:794:794))
        (PORT sload (1859:1859:1859) (1863:1863:1863))
        (PORT ena (1584:1584:1584) (1502:1502:1502))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (603:603:603) (672:672:672))
        (PORT sload (1859:1859:1859) (1863:1863:1863))
        (PORT ena (1584:1584:1584) (1502:1502:1502))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (772:772:772) (793:793:793))
        (PORT sload (1859:1859:1859) (1863:1863:1863))
        (PORT ena (1584:1584:1584) (1502:1502:1502))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (772:772:772) (794:794:794))
        (PORT sload (1859:1859:1859) (1863:1863:1863))
        (PORT ena (1584:1584:1584) (1502:1502:1502))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (605:605:605) (673:673:673))
        (PORT sload (1859:1859:1859) (1863:1863:1863))
        (PORT ena (1584:1584:1584) (1502:1502:1502))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (604:604:604) (673:673:673))
        (PORT sload (1859:1859:1859) (1863:1863:1863))
        (PORT ena (1584:1584:1584) (1502:1502:1502))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (602:602:602) (671:671:671))
        (PORT sload (1859:1859:1859) (1863:1863:1863))
        (PORT ena (1584:1584:1584) (1502:1502:1502))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (893:893:893))
        (PORT datad (708:708:708) (714:714:714))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1335:1335:1335) (1274:1274:1274))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (893:893:893))
        (PORT datac (233:233:233) (305:305:305))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1335:1335:1335) (1274:1274:1274))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (335:335:335))
        (PORT datac (817:817:817) (851:851:851))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1335:1335:1335) (1274:1274:1274))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (893:893:893))
        (PORT datac (232:232:232) (303:303:303))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1335:1335:1335) (1274:1274:1274))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (893:893:893))
        (PORT datad (399:399:399) (425:425:425))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1335:1335:1335) (1274:1274:1274))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (893:893:893))
        (PORT datac (233:233:233) (304:304:304))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1335:1335:1335) (1274:1274:1274))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (893:893:893))
        (PORT datab (266:266:266) (336:336:336))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1335:1335:1335) (1274:1274:1274))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datac (818:818:818) (852:852:852))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1335:1335:1335) (1274:1274:1274))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (893:893:893))
        (PORT datac (236:236:236) (307:307:307))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1335:1335:1335) (1274:1274:1274))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (893:893:893))
        (PORT datac (234:234:234) (306:306:306))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1335:1335:1335) (1274:1274:1274))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (893:893:893))
        (PORT datac (232:232:232) (303:303:303))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1335:1335:1335) (1274:1274:1274))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (343:343:343))
        (PORT datac (817:817:817) (851:851:851))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1335:1335:1335) (1274:1274:1274))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (358:358:358))
        (PORT datab (269:269:269) (342:342:342))
        (PORT datac (238:238:238) (314:314:314))
        (PORT datad (240:240:240) (307:307:307))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (379:379:379))
        (PORT datab (269:269:269) (342:342:342))
        (PORT datad (607:607:607) (557:557:557))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Selector0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (367:367:367))
        (PORT datab (294:294:294) (369:369:369))
        (PORT datac (247:247:247) (324:324:324))
        (PORT datad (849:849:849) (891:891:891))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (367:367:367))
        (PORT datab (295:295:295) (369:369:369))
        (PORT datac (247:247:247) (325:325:325))
        (PORT datad (848:848:848) (891:891:891))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Selector0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (380:380:380))
        (PORT datab (227:227:227) (257:257:257))
        (PORT datac (245:245:245) (321:321:321))
        (PORT datad (197:197:197) (219:219:219))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Selector0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (PORT datab (223:223:223) (253:253:253))
        (PORT datac (244:244:244) (321:321:321))
        (PORT datad (193:193:193) (215:215:215))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Selector0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (513:513:513))
        (PORT datab (717:717:717) (677:677:677))
        (PORT datac (474:474:474) (502:502:502))
        (PORT datad (667:667:667) (631:631:631))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|sioc\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (698:698:698) (666:666:666))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|sioc)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1554:1554:1554) (1550:1550:1550))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (452:452:452) (487:487:487))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (278:278:278) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (503:503:503))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (365:365:365))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|pixel_count\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (509:509:509))
        (PORT datab (457:457:457) (438:438:438))
        (PORT datac (188:188:188) (216:216:216))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (356:356:356))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|pixel_count\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (457:457:457) (437:437:437))
        (PORT datac (436:436:436) (474:474:474))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (364:364:364))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (339:339:339))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (340:340:340))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (350:350:350))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|VGA_BLANK_N\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (350:350:350))
        (PORT datab (270:270:270) (343:343:343))
        (PORT datac (238:238:238) (312:312:312))
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (348:348:348))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (352:352:352))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (345:345:345))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|VGA_BLANK_N\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (351:351:351))
        (PORT datab (269:269:269) (342:342:342))
        (PORT datac (237:237:237) (312:312:312))
        (PORT datad (241:241:241) (308:308:308))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (343:343:343))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (345:345:345))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|VGA_BLANK_N\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (341:341:341))
        (PORT datac (418:418:418) (442:442:442))
        (PORT datad (239:239:239) (305:305:305))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|VGA_BLANK_N\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (185:185:185) (212:212:212))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (PORT datab (279:279:279) (357:357:357))
        (PORT datac (245:245:245) (323:323:323))
        (PORT datad (248:248:248) (317:317:317))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (641:641:641))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (257:257:257) (332:332:332))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (513:513:513))
        (PORT datac (468:468:468) (494:494:494))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (666:666:666))
        (PORT datab (741:741:741) (719:719:719))
        (PORT datac (372:372:372) (369:369:369))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|pixel_count\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (509:509:509))
        (PORT datab (457:457:457) (437:437:437))
        (PORT datac (188:188:188) (217:217:217))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (511:511:511))
        (PORT datab (505:505:505) (523:523:523))
        (PORT datac (451:451:451) (499:499:499))
        (PORT datad (467:467:467) (495:495:495))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (264:264:264))
        (PORT datac (372:372:372) (369:369:369))
        (PORT datad (696:696:696) (682:682:682))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (511:511:511))
        (PORT datac (467:467:467) (493:493:493))
        (PORT datad (697:697:697) (684:684:684))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (273:273:273))
        (PORT datab (403:403:403) (398:398:398))
        (PORT datac (455:455:455) (503:503:503))
        (PORT datad (471:471:471) (500:500:500))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (262:262:262))
        (PORT datab (302:302:302) (380:380:380))
        (PORT datac (469:469:469) (498:498:498))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Selector1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (259:259:259) (294:294:294))
        (PORT datac (452:452:452) (500:500:500))
        (PORT datad (264:264:264) (331:331:331))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (533:533:533))
        (PORT datab (261:261:261) (296:296:296))
        (PORT datac (453:453:453) (500:500:500))
        (PORT datad (275:275:275) (347:347:347))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Selector0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (266:266:266))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datad (280:280:280) (352:352:352))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal7\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (359:359:359))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[10\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (899:899:899))
        (PORT datac (454:454:454) (502:502:502))
        (PORT datad (232:232:232) (262:262:262))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (472:472:472))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (996:996:996))
        (PORT datab (1024:1024:1024) (988:988:988))
        (PORT datad (586:586:586) (531:531:531))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (504:504:504))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (501:501:501))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1003:1003:1003))
        (PORT datab (1018:1018:1018) (981:981:981))
        (PORT datad (625:625:625) (581:581:581))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (490:490:490))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (996:996:996))
        (PORT datab (1023:1023:1023) (988:988:988))
        (PORT datad (586:586:586) (531:531:531))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (451:451:451) (482:482:482))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (994:994:994))
        (PORT datab (1025:1025:1025) (990:990:990))
        (PORT datad (356:356:356) (336:336:336))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (504:504:504))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (993:993:993))
        (PORT datab (1026:1026:1026) (991:991:991))
        (PORT datad (382:382:382) (359:359:359))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[6\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (920:920:920))
        (PORT datab (939:939:939) (895:895:895))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (484:484:484) (496:496:496))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[7\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (995:995:995))
        (PORT datab (1025:1025:1025) (989:989:989))
        (PORT datad (382:382:382) (359:359:359))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (482:482:482))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[8\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (998:998:998))
        (PORT datab (1022:1022:1022) (986:986:986))
        (PORT datad (382:382:382) (359:359:359))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (667:667:667) (661:661:661))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[9\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1001:1001:1001))
        (PORT datab (1019:1019:1019) (982:982:982))
        (PORT datad (618:618:618) (570:570:570))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (385:385:385))
        (PORT datab (295:295:295) (370:370:370))
        (PORT datac (262:262:262) (339:339:339))
        (PORT datad (262:262:262) (328:328:328))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (365:365:365))
        (PORT datab (296:296:296) (370:370:370))
        (PORT datac (264:264:264) (343:343:343))
        (PORT datad (468:468:468) (495:495:495))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (375:375:375))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (920:920:920))
        (PORT datab (939:939:939) (895:895:895))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (330:330:330))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (922:922:922))
        (PORT datab (938:938:938) (894:894:894))
        (PORT datad (354:354:354) (336:336:336))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (368:368:368))
        (PORT datab (451:451:451) (482:482:482))
        (PORT datac (429:429:429) (455:455:455))
        (PORT datad (257:257:257) (322:322:322))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (397:397:397))
        (PORT datab (454:454:454) (427:427:427))
        (PORT datac (576:576:576) (527:527:527))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[9\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (895:895:895))
        (PORT datac (451:451:451) (499:499:499))
        (PORT datad (230:230:230) (259:259:259))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (999:999:999))
        (PORT datab (1021:1021:1021) (985:985:985))
        (PORT datad (622:622:622) (577:577:577))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|vsync\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (384:384:384))
        (PORT datac (259:259:259) (335:335:335))
        (PORT datad (265:265:265) (335:335:335))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|vsync\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (543:543:543))
        (PORT datab (298:298:298) (375:375:375))
        (PORT datac (267:267:267) (344:344:344))
        (PORT datad (266:266:266) (335:335:335))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|vsync\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (386:386:386))
        (PORT datab (608:608:608) (556:556:556))
        (PORT datac (388:388:388) (367:367:367))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (381:381:381))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (386:386:386))
        (PORT datab (301:301:301) (379:379:379))
        (PORT datac (275:275:275) (356:356:356))
        (PORT datad (272:272:272) (342:342:342))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (366:366:366))
        (PORT datac (266:266:266) (345:345:345))
        (PORT datad (262:262:262) (328:328:328))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (386:386:386))
        (PORT datab (313:313:313) (387:387:387))
        (PORT datac (190:190:190) (218:218:218))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (537:537:537))
        (PORT datab (296:296:296) (372:372:372))
        (PORT datac (263:263:263) (340:340:340))
        (PORT datad (267:267:267) (336:336:336))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (383:383:383))
        (PORT datab (290:290:290) (362:362:362))
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (253:253:253) (316:316:316))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|VGA_BLANK_N\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (300:300:300) (375:375:375))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (209:209:209) (227:227:227))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (742:742:742) (720:720:720))
        (PORT datac (451:451:451) (498:498:498))
        (PORT datad (466:466:466) (495:495:495))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (478:478:478))
        (PORT datab (278:278:278) (355:355:355))
        (PORT datac (244:244:244) (321:321:321))
        (PORT datad (247:247:247) (316:316:316))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|VGA_BLANK_N\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (262:262:262))
        (PORT datab (224:224:224) (253:253:253))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (357:357:357) (341:341:341))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|VGA_BLANK_N\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (739:739:739) (700:700:700))
        (PORT datac (731:731:731) (739:739:739))
        (PORT datad (717:717:717) (725:725:725))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|VGA_BLANK_N\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (722:722:722) (684:684:684))
        (PORT datac (885:885:885) (826:826:826))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|VGA_BLANK_N\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (527:527:527))
        (PORT datab (385:385:385) (373:373:373))
        (PORT datac (872:872:872) (804:804:804))
        (PORT datad (408:408:408) (389:389:389))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (396:396:396))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1139:1139:1139) (1142:1142:1142))
        (PORT ena (2894:2894:2894) (2702:2702:2702))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (405:405:405))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1139:1139:1139) (1142:1142:1142))
        (PORT ena (2894:2894:2894) (2702:2702:2702))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (395:395:395))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1139:1139:1139) (1142:1142:1142))
        (PORT ena (2894:2894:2894) (2702:2702:2702))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (385:385:385))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1139:1139:1139) (1142:1142:1142))
        (PORT ena (2894:2894:2894) (2702:2702:2702))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (499:499:499))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1139:1139:1139) (1142:1142:1142))
        (PORT ena (2894:2894:2894) (2702:2702:2702))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (299:299:299) (375:375:375))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1139:1139:1139) (1142:1142:1142))
        (PORT ena (2894:2894:2894) (2702:2702:2702))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (375:375:375))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1139:1139:1139) (1142:1142:1142))
        (PORT ena (2894:2894:2894) (2702:2702:2702))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (407:407:407))
        (PORT datab (315:315:315) (399:399:399))
        (PORT datac (273:273:273) (353:353:353))
        (PORT datad (266:266:266) (336:336:336))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (412:412:412))
        (PORT datab (737:737:737) (725:725:725))
        (PORT datac (465:465:465) (490:490:490))
        (PORT datad (429:429:429) (460:460:460))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1139:1139:1139) (1142:1142:1142))
        (PORT ena (2894:2894:2894) (2702:2702:2702))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1139:1139:1139) (1142:1142:1142))
        (PORT ena (2894:2894:2894) (2702:2702:2702))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (362:362:362))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1139:1139:1139) (1142:1142:1142))
        (PORT ena (2894:2894:2894) (2702:2702:2702))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (593:593:593))
        (PORT datab (695:695:695) (701:701:701))
        (PORT datac (700:700:700) (692:692:692))
        (PORT datad (694:694:694) (695:695:695))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[8\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2366:2366:2366) (2193:2193:2193))
        (PORT datad (365:365:365) (352:352:352))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|y_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (735:735:735) (799:799:799))
        (PORT ena (1300:1300:1300) (1221:1221:1221))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (375:375:375))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|y_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (735:735:735) (799:799:799))
        (PORT ena (1300:1300:1300) (1221:1221:1221))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (385:385:385))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|y_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (735:735:735) (799:799:799))
        (PORT ena (1300:1300:1300) (1221:1221:1221))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (379:379:379))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|y_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (735:735:735) (799:799:799))
        (PORT ena (1300:1300:1300) (1221:1221:1221))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (385:385:385))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|y_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (735:735:735) (799:799:799))
        (PORT ena (1300:1300:1300) (1221:1221:1221))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (386:386:386))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|y_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (735:735:735) (799:799:799))
        (PORT ena (1300:1300:1300) (1221:1221:1221))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|y_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (735:735:735) (799:799:799))
        (PORT ena (1300:1300:1300) (1221:1221:1221))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (366:366:366))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|y_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (735:735:735) (799:799:799))
        (PORT ena (1300:1300:1300) (1221:1221:1221))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (382:382:382))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|y_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (735:735:735) (799:799:799))
        (PORT ena (1300:1300:1300) (1221:1221:1221))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (808:808:808))
        (PORT datab (726:726:726) (714:714:714))
        (PORT datac (664:664:664) (662:662:662))
        (PORT datad (715:715:715) (733:733:733))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (795:795:795))
        (PORT datab (425:425:425) (395:395:395))
        (PORT datac (698:698:698) (690:690:690))
        (PORT datad (754:754:754) (767:767:767))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE overlay_inst\|roi_border\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1060:1060:1060))
        (PORT datab (784:784:784) (813:813:813))
        (PORT datad (962:962:962) (941:941:941))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE overlay_inst\|roi_border\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (775:775:775))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (691:691:691) (710:710:710))
        (PORT datad (1021:1021:1021) (1021:1021:1021))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (393:393:393))
        (PORT datab (314:314:314) (397:397:397))
        (PORT datac (426:426:426) (461:461:461))
        (PORT datad (286:286:286) (365:365:365))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (695:695:695))
        (PORT datab (646:646:646) (589:589:589))
        (PORT datac (738:738:738) (731:731:731))
        (PORT datad (669:669:669) (658:658:658))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (704:704:704))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (745:745:745) (739:739:739))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (392:392:392))
        (PORT datac (277:277:277) (362:362:362))
        (PORT datad (284:284:284) (362:362:362))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE overlay_inst\|roi_border\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (497:497:497))
        (PORT datab (298:298:298) (374:374:374))
        (PORT datac (271:271:271) (351:351:351))
        (PORT datad (277:277:277) (353:353:353))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE overlay_inst\|roi_border\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (401:401:401))
        (PORT datab (298:298:298) (373:373:373))
        (PORT datac (276:276:276) (361:361:361))
        (PORT datad (269:269:269) (339:339:339))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE overlay_inst\|roi_border\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (270:270:270))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (271:271:271) (351:351:351))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (372:372:372))
        (PORT datac (271:271:271) (351:351:351))
        (PORT datad (267:267:267) (338:338:338))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (384:384:384))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (272:272:272) (353:353:353))
        (PORT datad (269:269:269) (339:339:339))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (671:671:671))
        (PORT datab (912:912:912) (848:848:848))
        (PORT datad (659:659:659) (624:624:624))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (705:705:705))
        (PORT datab (428:428:428) (402:402:402))
        (PORT datac (1129:1129:1129) (1164:1164:1164))
        (PORT datad (1037:1037:1037) (1037:1037:1037))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_PCLK\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (604:604:604) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_HREF\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (846:846:846))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|href_last)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1920:1920:1920))
        (PORT asdata (3256:3256:3256) (3423:3423:3423))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_VSYNC\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (654:654:654) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|y_downscaler\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2920:2920:2920) (3090:3090:3090))
        (PORT datab (265:265:265) (335:335:335))
        (PORT datad (3134:3134:3134) (3316:3316:3316))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|pixel_phase\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (2879:2879:2879) (3049:3049:3049))
        (PORT datad (3139:3139:3139) (3322:3322:3322))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|y_downscaler)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|pixel_phase\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (3138:3138:3138) (3320:3320:3320))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|pixel_phase)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|pixel_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2921:2921:2921) (3091:3091:3091))
        (PORT datac (259:259:259) (333:333:333))
        (PORT datad (3132:3132:3132) (3315:3315:3315))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|pixel_ready)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|x_downscaler\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2918:2918:2918) (3088:3088:3088))
        (PORT datab (448:448:448) (480:480:480))
        (PORT datad (3136:3136:3136) (3319:3319:3319))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|x_downscaler)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|we\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (352:352:352))
        (PORT datac (239:239:239) (312:312:312))
        (PORT datad (239:239:239) (304:304:304))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[6\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (PORT datab (272:272:272) (344:344:344))
        (PORT datac (237:237:237) (310:310:310))
        (PORT datad (3130:3130:3130) (3312:3312:3312))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2588:2588:2588))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1579:1579:1579) (1587:1587:1587))
        (PORT ena (1648:1648:1648) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2588:2588:2588))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1579:1579:1579) (1587:1587:1587))
        (PORT ena (1648:1648:1648) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2588:2588:2588))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1579:1579:1579) (1587:1587:1587))
        (PORT ena (1648:1648:1648) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2588:2588:2588))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1579:1579:1579) (1587:1587:1587))
        (PORT ena (1648:1648:1648) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2588:2588:2588))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1579:1579:1579) (1587:1587:1587))
        (PORT ena (1648:1648:1648) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2588:2588:2588))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1579:1579:1579) (1587:1587:1587))
        (PORT ena (1648:1648:1648) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2588:2588:2588))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1579:1579:1579) (1587:1587:1587))
        (PORT ena (1648:1648:1648) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2588:2588:2588))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1579:1579:1579) (1587:1587:1587))
        (PORT ena (1648:1648:1648) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2583:2583:2583))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1561:1561:1561) (1567:1567:1567))
        (PORT ena (1920:1920:1920) (1824:1824:1824))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[9\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2583:2583:2583))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1561:1561:1561) (1567:1567:1567))
        (PORT ena (1920:1920:1920) (1824:1824:1824))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2583:2583:2583))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1561:1561:1561) (1567:1567:1567))
        (PORT ena (1920:1920:1920) (1824:1824:1824))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2583:2583:2583))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1561:1561:1561) (1567:1567:1567))
        (PORT ena (1920:1920:1920) (1824:1824:1824))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[12\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2583:2583:2583))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1561:1561:1561) (1567:1567:1567))
        (PORT ena (1920:1920:1920) (1824:1824:1824))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (379:379:379))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2583:2583:2583))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1561:1561:1561) (1567:1567:1567))
        (PORT ena (1920:1920:1920) (1824:1824:1824))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (413:413:413))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2583:2583:2583))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1561:1561:1561) (1567:1567:1567))
        (PORT ena (1920:1920:1920) (1824:1824:1824))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[15\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (397:397:397))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2583:2583:2583))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1561:1561:1561) (1567:1567:1567))
        (PORT ena (1920:1920:1920) (1824:1824:1824))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode885w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1821:1821:1821) (1872:1872:1872))
        (PORT datad (1749:1749:1749) (1775:1775:1775))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[16\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (301:301:301) (379:379:379))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2583:2583:2583))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1561:1561:1561) (1567:1567:1567))
        (PORT ena (1920:1920:1920) (1824:1824:1824))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode885w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datab (1828:1828:1828) (1853:1853:1853))
        (PORT datac (1792:1792:1792) (1836:1836:1836))
        (PORT datad (1710:1710:1710) (1714:1714:1714))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (781:781:781))
        (PORT datab (992:992:992) (976:976:976))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1061:1061:1061))
        (PORT datab (786:786:786) (815:815:815))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (830:830:830))
        (PORT datab (991:991:991) (976:976:976))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (771:771:771))
        (PORT datab (786:786:786) (815:815:815))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (805:805:805))
        (PORT datab (777:777:777) (800:800:800))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (772:772:772))
        (PORT datab (775:775:775) (786:786:786))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (807:807:807))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (777:777:777) (787:787:787))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[6\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (942:942:942))
        (PORT datab (743:743:743) (736:736:736))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[7\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (792:792:792))
        (PORT datab (697:697:697) (703:703:703))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[8\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (729:729:729))
        (PORT datab (625:625:625) (561:561:561))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[9\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (402:402:402))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[10\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (387:387:387) (378:378:378))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[11\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (429:429:429) (402:402:402))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[12\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (401:401:401))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[13\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (385:385:385) (372:372:372))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[14\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (398:398:398))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[15\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (555:555:555))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2970:2970:2970) (2782:2782:2782))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2970:2970:2970) (2782:2782:2782))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2970:2970:2970) (2782:2782:2782))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode977w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (862:862:862))
        (PORT datac (766:766:766) (800:800:800))
        (PORT datad (784:784:784) (805:805:805))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_DATA\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (614:614:614) (786:786:786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|red\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1279:1279:1279) (1160:1160:1160))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|red\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2917:2917:2917) (3088:3088:3088))
        (PORT datac (259:259:259) (333:333:333))
        (PORT datad (3137:3137:3137) (3320:3320:3320))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|red\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2648:2648:2648))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1018:1018:1018) (971:971:971))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (736:736:736) (747:747:747))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2846:2846:2846) (2653:2653:2653))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (719:719:719) (721:721:721))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2846:2846:2846) (2653:2653:2653))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1917:1917:1917))
        (PORT asdata (844:844:844) (867:867:867))
        (PORT ena (2675:2675:2675) (2505:2505:2505))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (431:431:431) (462:462:462))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2675:2675:2675) (2505:2505:2505))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (689:689:689) (686:686:686))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2675:2675:2675) (2505:2505:2505))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT asdata (1032:1032:1032) (1023:1023:1023))
        (PORT ena (2970:2970:2970) (2782:2782:2782))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2970:2970:2970) (2782:2782:2782))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2970:2970:2970) (2782:2782:2782))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2970:2970:2970) (2782:2782:2782))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2970:2970:2970) (2782:2782:2782))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2970:2970:2970) (2782:2782:2782))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2970:2970:2970) (2782:2782:2782))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2970:2970:2970) (2782:2782:2782))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3185:3185:3185) (3249:3249:3249))
        (PORT clk (3174:3174:3174) (3196:3196:3196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5094:5094:5094) (5152:5152:5152))
        (PORT d[1] (4377:4377:4377) (4380:4380:4380))
        (PORT d[2] (4306:4306:4306) (4226:4226:4226))
        (PORT d[3] (3369:3369:3369) (3478:3478:3478))
        (PORT d[4] (3692:3692:3692) (3645:3645:3645))
        (PORT d[5] (4575:4575:4575) (4521:4521:4521))
        (PORT d[6] (3046:3046:3046) (3038:3038:3038))
        (PORT d[7] (2793:2793:2793) (2783:2783:2783))
        (PORT d[8] (4402:4402:4402) (4420:4420:4420))
        (PORT d[9] (4917:4917:4917) (4628:4628:4628))
        (PORT d[10] (5115:5115:5115) (4962:4962:4962))
        (PORT d[11] (2891:2891:2891) (2937:2937:2937))
        (PORT d[12] (4704:4704:4704) (4562:4562:4562))
        (PORT clk (3171:3171:3171) (3192:3192:3192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2800:2800:2800) (2729:2729:2729))
        (PORT clk (3171:3171:3171) (3192:3192:3192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3174:3174:3174) (3196:3196:3196))
        (PORT d[0] (3343:3343:3343) (3283:3283:3283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3175:3175:3175) (3197:3197:3197))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3175:3175:3175) (3197:3197:3197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3175:3175:3175) (3197:3197:3197))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3175:3175:3175) (3197:3197:3197))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3029:3029:3029) (2983:2983:2983))
        (PORT d[1] (3671:3671:3671) (3749:3749:3749))
        (PORT d[2] (2228:2228:2228) (2133:2133:2133))
        (PORT d[3] (2555:2555:2555) (2569:2569:2569))
        (PORT d[4] (5326:5326:5326) (5384:5384:5384))
        (PORT d[5] (1078:1078:1078) (1068:1068:1068))
        (PORT d[6] (1361:1361:1361) (1317:1317:1317))
        (PORT d[7] (1125:1125:1125) (1124:1124:1124))
        (PORT d[8] (1934:1934:1934) (1884:1884:1884))
        (PORT d[9] (1643:1643:1643) (1608:1608:1608))
        (PORT d[10] (1643:1643:1643) (1593:1593:1593))
        (PORT d[11] (5895:5895:5895) (5829:5829:5829))
        (PORT d[12] (1611:1611:1611) (1565:1565:1565))
        (PORT clk (2227:2227:2227) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2218:2218:2218))
        (PORT d[0] (2025:2025:2025) (1880:1880:1880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2213:2213:2213))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1927:1927:1927))
        (PORT asdata (1142:1142:1142) (1174:1174:1174))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|out_address_reg_b\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|out_address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT asdata (1372:1372:1372) (1349:1349:1349))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|out_address_reg_b\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|out_address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode895w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (291:291:291))
        (PORT datab (1830:1830:1830) (1857:1857:1857))
        (PORT datac (1795:1795:1795) (1841:1841:1841))
        (PORT datad (1707:1707:1707) (1710:1710:1710))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode988w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (861:861:861))
        (PORT datac (766:766:766) (800:800:800))
        (PORT datad (784:784:784) (805:805:805))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2788:2788:2788) (2829:2829:2829))
        (PORT clk (2786:2786:2786) (2800:2800:2800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3810:3810:3810) (3708:3708:3708))
        (PORT d[1] (3226:3226:3226) (3179:3179:3179))
        (PORT d[2] (3989:3989:3989) (3882:3882:3882))
        (PORT d[3] (1783:1783:1783) (1790:1790:1790))
        (PORT d[4] (3579:3579:3579) (3482:3482:3482))
        (PORT d[5] (4496:4496:4496) (4436:4436:4436))
        (PORT d[6] (3666:3666:3666) (3651:3651:3651))
        (PORT d[7] (2753:2753:2753) (2742:2742:2742))
        (PORT d[8] (2701:2701:2701) (2677:2677:2677))
        (PORT d[9] (5433:5433:5433) (5315:5315:5315))
        (PORT d[10] (4926:4926:4926) (4796:4796:4796))
        (PORT d[11] (3004:3004:3004) (2968:2968:2968))
        (PORT d[12] (3488:3488:3488) (3293:3293:3293))
        (PORT clk (2783:2783:2783) (2796:2796:2796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2380:2380:2380) (2296:2296:2296))
        (PORT clk (2783:2783:2783) (2796:2796:2796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2800:2800:2800))
        (PORT d[0] (2923:2923:2923) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2801:2801:2801))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2801:2801:2801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2801:2801:2801))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2801:2801:2801))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3762:3762:3762) (3617:3617:3617))
        (PORT d[1] (2557:2557:2557) (2598:2598:2598))
        (PORT d[2] (2239:2239:2239) (2151:2151:2151))
        (PORT d[3] (3597:3597:3597) (3522:3522:3522))
        (PORT d[4] (4478:4478:4478) (4364:4364:4364))
        (PORT d[5] (2568:2568:2568) (2519:2519:2519))
        (PORT d[6] (4446:4446:4446) (4440:4440:4440))
        (PORT d[7] (2052:2052:2052) (2020:2020:2020))
        (PORT d[8] (2539:2539:2539) (2457:2457:2457))
        (PORT d[9] (5460:5460:5460) (5352:5352:5352))
        (PORT d[10] (3953:3953:3953) (3844:3844:3844))
        (PORT d[11] (3214:3214:3214) (3106:3106:3106))
        (PORT d[12] (2315:2315:2315) (2254:2254:2254))
        (PORT clk (2227:2227:2227) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2218:2218:2218))
        (PORT d[0] (2273:2273:2273) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2213:2213:2213))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1243:1243:1243) (1151:1151:1151))
        (PORT datab (970:970:970) (976:976:976))
        (PORT datac (1070:1070:1070) (1066:1066:1066))
        (PORT datad (1552:1552:1552) (1447:1447:1447))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1816:1816:1816) (1866:1866:1866))
        (PORT datad (1744:1744:1744) (1770:1770:1770))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1735:1735:1735) (1750:1750:1750))
        (PORT datab (1833:1833:1833) (1859:1859:1859))
        (PORT datac (1799:1799:1799) (1845:1845:1845))
        (PORT datad (207:207:207) (233:233:233))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode999w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (854:854:854))
        (PORT datac (771:771:771) (806:806:806))
        (PORT datad (791:791:791) (812:812:812))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3270:3270:3270) (3361:3361:3361))
        (PORT clk (3558:3558:3558) (3619:3619:3619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3316:3316:3316) (3406:3406:3406))
        (PORT d[1] (3361:3361:3361) (3372:3372:3372))
        (PORT d[2] (4306:4306:4306) (4269:4269:4269))
        (PORT d[3] (4074:4074:4074) (4193:4193:4193))
        (PORT d[4] (4554:4554:4554) (4584:4584:4584))
        (PORT d[5] (5471:5471:5471) (5417:5417:5417))
        (PORT d[6] (3334:3334:3334) (3297:3297:3297))
        (PORT d[7] (2760:2760:2760) (2772:2772:2772))
        (PORT d[8] (3049:3049:3049) (3073:3073:3073))
        (PORT d[9] (5107:5107:5107) (5030:5030:5030))
        (PORT d[10] (5155:5155:5155) (5074:5074:5074))
        (PORT d[11] (2571:2571:2571) (2642:2642:2642))
        (PORT d[12] (3106:3106:3106) (3155:3155:3155))
        (PORT clk (3555:3555:3555) (3615:3615:3615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2828:2828:2828) (2792:2792:2792))
        (PORT clk (3555:3555:3555) (3615:3615:3615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3558:3558:3558) (3619:3619:3619))
        (PORT d[0] (3371:3371:3371) (3346:3346:3346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3559:3559:3559) (3620:3620:3620))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3559:3559:3559) (3620:3620:3620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3559:3559:3559) (3620:3620:3620))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3559:3559:3559) (3620:3620:3620))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3364:3364:3364) (3268:3268:3268))
        (PORT d[1] (3312:3312:3312) (3415:3415:3415))
        (PORT d[2] (3810:3810:3810) (3740:3740:3740))
        (PORT d[3] (3941:3941:3941) (3825:3825:3825))
        (PORT d[4] (4219:4219:4219) (4246:4246:4246))
        (PORT d[5] (3293:3293:3293) (3286:3286:3286))
        (PORT d[6] (2657:2657:2657) (2643:2643:2643))
        (PORT d[7] (2821:2821:2821) (2870:2870:2870))
        (PORT d[8] (3273:3273:3273) (3248:3248:3248))
        (PORT d[9] (3652:3652:3652) (3486:3486:3486))
        (PORT d[10] (4501:4501:4501) (4463:4463:4463))
        (PORT d[11] (3863:3863:3863) (3818:3818:3818))
        (PORT d[12] (3888:3888:3888) (3945:3945:3945))
        (PORT clk (2201:2201:2201) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2194:2194:2194))
        (PORT d[0] (3417:3417:3417) (3170:3170:3170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2189:2189:2189))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1746:1746:1746) (1763:1763:1763))
        (PORT datab (1826:1826:1826) (1850:1850:1850))
        (PORT datac (1788:1788:1788) (1831:1831:1831))
        (PORT datad (211:211:211) (238:238:238))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1010w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (858:858:858))
        (PORT datac (769:769:769) (804:804:804))
        (PORT datad (788:788:788) (809:809:809))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (2952:2952:2952))
        (PORT clk (2942:2942:2942) (2912:2912:2912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2838:2838:2838) (2881:2881:2881))
        (PORT d[1] (3680:3680:3680) (3667:3667:3667))
        (PORT d[2] (4676:4676:4676) (4620:4620:4620))
        (PORT d[3] (3854:3854:3854) (3644:3644:3644))
        (PORT d[4] (4461:4461:4461) (4470:4470:4470))
        (PORT d[5] (4446:4446:4446) (4363:4363:4363))
        (PORT d[6] (3550:3550:3550) (3466:3466:3466))
        (PORT d[7] (2420:2420:2420) (2436:2436:2436))
        (PORT d[8] (3255:3255:3255) (3227:3227:3227))
        (PORT d[9] (5754:5754:5754) (5626:5626:5626))
        (PORT d[10] (5064:5064:5064) (4926:4926:4926))
        (PORT d[11] (2472:2472:2472) (2504:2504:2504))
        (PORT d[12] (5272:5272:5272) (5091:5091:5091))
        (PORT clk (2939:2939:2939) (2908:2908:2908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (2471:2471:2471))
        (PORT clk (2939:2939:2939) (2908:2908:2908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2942:2942:2942) (2912:2912:2912))
        (PORT d[0] (2846:2846:2846) (2775:2775:2775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (2913:2913:2913))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (2913:2913:2913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (2913:2913:2913))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2943:2943:2943) (2913:2913:2913))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3080:3080:3080) (3027:3027:3027))
        (PORT d[1] (4022:4022:4022) (3974:3974:3974))
        (PORT d[2] (5914:5914:5914) (5754:5754:5754))
        (PORT d[3] (6482:6482:6482) (6282:6282:6282))
        (PORT d[4] (3637:3637:3637) (3700:3700:3700))
        (PORT d[5] (3054:3054:3054) (3064:3064:3064))
        (PORT d[6] (4403:4403:4403) (4272:4272:4272))
        (PORT d[7] (3187:3187:3187) (3152:3152:3152))
        (PORT d[8] (4090:4090:4090) (4086:4086:4086))
        (PORT d[9] (5019:5019:5019) (4857:4857:4857))
        (PORT d[10] (4775:4775:4775) (4719:4719:4719))
        (PORT d[11] (3413:3413:3413) (3319:3319:3319))
        (PORT d[12] (2722:2722:2722) (2729:2729:2729))
        (PORT clk (2222:2222:2222) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2215:2215:2215))
        (PORT d[0] (2395:2395:2395) (2314:2314:2314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2210:2210:2210))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (902:902:902))
        (PORT datab (1019:1019:1019) (1027:1027:1027))
        (PORT datac (2533:2533:2533) (2428:2428:2428))
        (PORT datad (3584:3584:3584) (3287:3287:3287))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (375:375:375))
        (PORT datac (1011:1011:1011) (979:979:979))
        (PORT datad (270:270:270) (340:340:340))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode875w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (415:415:415))
        (PORT datac (281:281:281) (365:365:365))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode966w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (860:860:860))
        (PORT datac (767:767:767) (801:801:801))
        (PORT datad (785:785:785) (806:806:806))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2882:2882:2882) (2952:2952:2952))
        (PORT clk (3028:3028:3028) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2808:2808:2808) (2840:2840:2840))
        (PORT d[1] (3345:3345:3345) (3343:3343:3343))
        (PORT d[2] (5719:5719:5719) (5658:5658:5658))
        (PORT d[3] (4172:4172:4172) (3944:3944:3944))
        (PORT d[4] (5181:5181:5181) (5192:5192:5192))
        (PORT d[5] (4103:4103:4103) (4032:4032:4032))
        (PORT d[6] (3217:3217:3217) (3138:3138:3138))
        (PORT d[7] (2422:2422:2422) (2430:2430:2430))
        (PORT d[8] (3204:3204:3204) (3164:3164:3164))
        (PORT d[9] (5435:5435:5435) (5321:5321:5321))
        (PORT d[10] (4780:4780:4780) (4663:4663:4663))
        (PORT d[11] (2143:2143:2143) (2178:2178:2178))
        (PORT d[12] (4993:4993:4993) (4821:4821:4821))
        (PORT clk (3025:3025:3025) (3007:3007:3007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2288:2288:2288))
        (PORT clk (3025:3025:3025) (3007:3007:3007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3028:3028:3028) (3011:3011:3011))
        (PORT d[0] (2871:2871:2871) (2819:2819:2819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3029:3029:3029) (3012:3012:3012))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3029:3029:3029) (3012:3012:3012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3029:3029:3029) (3012:3012:3012))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3029:3029:3029) (3012:3012:3012))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3727:3727:3727) (3697:3697:3697))
        (PORT d[1] (3664:3664:3664) (3621:3621:3621))
        (PORT d[2] (5198:5198:5198) (5054:5054:5054))
        (PORT d[3] (6823:6823:6823) (6615:6615:6615))
        (PORT d[4] (3599:3599:3599) (3652:3652:3652))
        (PORT d[5] (3380:3380:3380) (3374:3374:3374))
        (PORT d[6] (4085:4085:4085) (3967:3967:3967))
        (PORT d[7] (2888:2888:2888) (2858:2858:2858))
        (PORT d[8] (3753:3753:3753) (3764:3764:3764))
        (PORT d[9] (4676:4676:4676) (4521:4521:4521))
        (PORT d[10] (4465:4465:4465) (4425:4425:4425))
        (PORT d[11] (3711:3711:3711) (3600:3600:3600))
        (PORT d[12] (3027:3027:3027) (3024:3024:3024))
        (PORT clk (2219:2219:2219) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2209:2209:2209))
        (PORT d[0] (4372:4372:4372) (4239:4239:4239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode855w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (416:416:416))
        (PORT datac (282:282:282) (366:366:366))
        (PORT datad (194:194:194) (215:215:215))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode944w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (859:859:859))
        (PORT datac (768:768:768) (802:802:802))
        (PORT datad (786:786:786) (807:807:807))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2837:2837:2837) (2879:2879:2879))
        (PORT clk (2556:2556:2556) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2410:2410:2410))
        (PORT d[1] (2879:2879:2879) (2849:2849:2849))
        (PORT d[2] (5961:5961:5961) (5869:5869:5869))
        (PORT d[3] (4579:4579:4579) (4357:4357:4357))
        (PORT d[4] (5137:5137:5137) (5115:5115:5115))
        (PORT d[5] (4075:4075:4075) (3962:3962:3962))
        (PORT d[6] (2730:2730:2730) (2618:2618:2618))
        (PORT d[7] (2015:2015:2015) (2005:2005:2005))
        (PORT d[8] (3189:3189:3189) (3124:3124:3124))
        (PORT d[9] (3919:3919:3919) (3779:3779:3779))
        (PORT d[10] (4419:4419:4419) (4289:4289:4289))
        (PORT d[11] (3066:3066:3066) (3068:3068:3068))
        (PORT d[12] (3271:3271:3271) (3243:3243:3243))
        (PORT clk (2553:2553:2553) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2322:2322:2322) (2230:2230:2230))
        (PORT clk (2553:2553:2553) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2503:2503:2503))
        (PORT d[0] (2543:2543:2543) (2483:2483:2483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3422:3422:3422) (3395:3395:3395))
        (PORT d[1] (5375:5375:5375) (5295:5295:5295))
        (PORT d[2] (3477:3477:3477) (3461:3461:3461))
        (PORT d[3] (5464:5464:5464) (5284:5284:5284))
        (PORT d[4] (5665:5665:5665) (5562:5562:5562))
        (PORT d[5] (4407:4407:4407) (4383:4383:4383))
        (PORT d[6] (5689:5689:5689) (5507:5507:5507))
        (PORT d[7] (3238:3238:3238) (3184:3184:3184))
        (PORT d[8] (5381:5381:5381) (5335:5335:5335))
        (PORT d[9] (6006:6006:6006) (5818:5818:5818))
        (PORT d[10] (6176:6176:6176) (6102:6102:6102))
        (PORT d[11] (4043:4043:4043) (3929:3929:3929))
        (PORT d[12] (2627:2627:2627) (2589:2589:2589))
        (PORT clk (2207:2207:2207) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2198:2198:2198))
        (PORT d[0] (2537:2537:2537) (2338:2338:2338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2193:2193:2193))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1832:1832:1832) (1858:1858:1858))
        (PORT datac (1798:1798:1798) (1844:1844:1844))
        (PORT datad (1703:1703:1703) (1706:1706:1706))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode865w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1800:1800:1800) (1817:1817:1817))
        (PORT datac (1817:1817:1817) (1867:1867:1867))
        (PORT datad (194:194:194) (215:215:215))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode955w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (853:853:853))
        (PORT datac (773:773:773) (809:809:809))
        (PORT datad (793:793:793) (814:814:814))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2507:2507:2507) (2565:2565:2565))
        (PORT clk (2792:2792:2792) (2817:2817:2817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3172:3172:3172) (3192:3192:3192))
        (PORT d[1] (3703:3703:3703) (3691:3691:3691))
        (PORT d[2] (5340:5340:5340) (5266:5266:5266))
        (PORT d[3] (4215:4215:4215) (3988:3988:3988))
        (PORT d[4] (4486:4486:4486) (4496:4496:4496))
        (PORT d[5] (3694:3694:3694) (3598:3598:3598))
        (PORT d[6] (4219:4219:4219) (4111:4111:4111))
        (PORT d[7] (2657:2657:2657) (2618:2618:2618))
        (PORT d[8] (2906:2906:2906) (2891:2891:2891))
        (PORT d[9] (5061:5061:5061) (4939:4939:4939))
        (PORT d[10] (4427:4427:4427) (4295:4295:4295))
        (PORT d[11] (2701:2701:2701) (2707:2707:2707))
        (PORT d[12] (2639:2639:2639) (2639:2639:2639))
        (PORT clk (2789:2789:2789) (2813:2813:2813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2348:2348:2348) (2276:2276:2276))
        (PORT clk (2789:2789:2789) (2813:2813:2813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2817:2817:2817))
        (PORT d[0] (2891:2891:2891) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2818:2818:2818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3452:3452:3452) (3420:3420:3420))
        (PORT d[1] (4656:4656:4656) (4591:4591:4591))
        (PORT d[2] (4152:4152:4152) (4119:4119:4119))
        (PORT d[3] (6091:6091:6091) (5894:5894:5894))
        (PORT d[4] (4337:4337:4337) (4397:4397:4397))
        (PORT d[5] (3697:3697:3697) (3694:3694:3694))
        (PORT d[6] (5118:5118:5118) (4980:4980:4980))
        (PORT d[7] (2601:2601:2601) (2570:2570:2570))
        (PORT d[8] (2987:2987:2987) (2963:2963:2963))
        (PORT d[9] (5373:5373:5373) (5204:5204:5204))
        (PORT d[10] (5477:5477:5477) (5414:5414:5414))
        (PORT d[11] (3679:3679:3679) (3558:3558:3558))
        (PORT d[12] (2658:2658:2658) (2632:2632:2632))
        (PORT clk (2229:2229:2229) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2222:2222:2222))
        (PORT d[0] (1908:1908:1908) (1854:1854:1854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2217:2217:2217))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode838w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1803:1803:1803) (1821:1821:1821))
        (PORT datac (1820:1820:1820) (1871:1871:1871))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode926w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (PORT datab (283:283:283) (352:352:352))
        (PORT datad (253:253:253) (316:316:316))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2594:2594:2594))
        (PORT clk (2676:2676:2676) (2666:2666:2666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2100:2100:2100))
        (PORT d[1] (2849:2849:2849) (2777:2777:2777))
        (PORT d[2] (2265:2265:2265) (2181:2181:2181))
        (PORT d[3] (3059:3059:3059) (3058:3058:3058))
        (PORT d[4] (1976:1976:1976) (1911:1911:1911))
        (PORT d[5] (3163:3163:3163) (3097:3097:3097))
        (PORT d[6] (2034:2034:2034) (2022:2022:2022))
        (PORT d[7] (3293:3293:3293) (3363:3363:3363))
        (PORT d[8] (2444:2444:2444) (2336:2336:2336))
        (PORT d[9] (3808:3808:3808) (3688:3688:3688))
        (PORT d[10] (1829:1829:1829) (1737:1737:1737))
        (PORT d[11] (2643:2643:2643) (2612:2612:2612))
        (PORT d[12] (1942:1942:1942) (1874:1874:1874))
        (PORT clk (2673:2673:2673) (2662:2662:2662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2025:2025:2025))
        (PORT clk (2673:2673:2673) (2662:2662:2662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2666:2666:2666))
        (PORT d[0] (2713:2713:2713) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2677:2677:2677) (2667:2667:2667))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2677:2677:2677) (2667:2667:2667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2677:2677:2677) (2667:2667:2667))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2677:2677:2677) (2667:2667:2667))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (2758:2758:2758))
        (PORT d[1] (2080:2080:2080) (2067:2067:2067))
        (PORT d[2] (2031:2031:2031) (2004:2004:2004))
        (PORT d[3] (3096:3096:3096) (2975:2975:2975))
        (PORT d[4] (3068:3068:3068) (3053:3053:3053))
        (PORT d[5] (2947:2947:2947) (2923:2923:2923))
        (PORT d[6] (3846:3846:3846) (3875:3875:3875))
        (PORT d[7] (5194:5194:5194) (5142:5142:5142))
        (PORT d[8] (4059:4059:4059) (4080:4080:4080))
        (PORT d[9] (5984:5984:5984) (5852:5852:5852))
        (PORT d[10] (3527:3527:3527) (3397:3397:3397))
        (PORT d[11] (3365:3365:3365) (3205:3205:3205))
        (PORT d[12] (3970:3970:3970) (4036:4036:4036))
        (PORT clk (2225:2225:2225) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2218:2218:2218))
        (PORT d[0] (2690:2690:2690) (2624:2624:2624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2213:2213:2213))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (548:548:548))
        (PORT datab (1004:1004:1004) (1005:1005:1005))
        (PORT datac (2909:2909:2909) (2719:2719:2719))
        (PORT datad (2515:2515:2515) (2370:2370:2370))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (548:548:548))
        (PORT datab (3133:3133:3133) (2940:2940:2940))
        (PORT datac (2296:2296:2296) (2060:2060:2060))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1747:1747:1747) (1764:1764:1764))
        (PORT datab (1826:1826:1826) (1850:1850:1850))
        (PORT datac (1788:1788:1788) (1830:1830:1830))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2468:2468:2468) (2530:2530:2530))
        (PORT clk (2689:2689:2689) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3180:3180:3180) (3201:3201:3201))
        (PORT d[1] (3711:3711:3711) (3708:3708:3708))
        (PORT d[2] (5325:5325:5325) (5250:5250:5250))
        (PORT d[3] (4204:4204:4204) (3978:3978:3978))
        (PORT d[4] (4495:4495:4495) (4495:4495:4495))
        (PORT d[5] (3752:3752:3752) (3662:3662:3662))
        (PORT d[6] (4212:4212:4212) (4104:4104:4104))
        (PORT d[7] (2793:2793:2793) (2800:2800:2800))
        (PORT d[8] (3601:3601:3601) (3558:3558:3558))
        (PORT d[9] (5093:5093:5093) (4970:4970:4970))
        (PORT d[10] (4451:4451:4451) (4343:4343:4343))
        (PORT d[11] (2389:2389:2389) (2406:2406:2406))
        (PORT d[12] (2921:2921:2921) (2895:2895:2895))
        (PORT clk (2686:2686:2686) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2007:2007:2007))
        (PORT clk (2686:2686:2686) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2665:2665:2665))
        (PORT d[0] (2613:2613:2613) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2666:2666:2666))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2666:2666:2666))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2666:2666:2666))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3703:3703:3703) (3634:3634:3634))
        (PORT d[1] (4681:4681:4681) (4616:4616:4616))
        (PORT d[2] (4153:4153:4153) (4120:4120:4120))
        (PORT d[3] (6100:6100:6100) (5903:5903:5903))
        (PORT d[4] (4321:4321:4321) (4379:4379:4379))
        (PORT d[5] (3696:3696:3696) (3694:3694:3694))
        (PORT d[6] (5053:5053:5053) (4903:4903:4903))
        (PORT d[7] (2577:2577:2577) (2539:2539:2539))
        (PORT d[8] (3003:3003:3003) (2977:2977:2977))
        (PORT d[9] (5340:5340:5340) (5171:5171:5171))
        (PORT d[10] (5470:5470:5470) (5407:5407:5407))
        (PORT d[11] (4792:4792:4792) (4696:4696:4696))
        (PORT d[12] (2692:2692:2692) (2695:2695:2695))
        (PORT clk (2232:2232:2232) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2223:2223:2223))
        (PORT d[0] (3020:3020:3020) (2913:2913:2913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2218:2218:2218))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1739:1739:1739) (1756:1756:1756))
        (PORT datab (1830:1830:1830) (1855:1855:1855))
        (PORT datac (1795:1795:1795) (1839:1839:1839))
        (PORT datad (209:209:209) (235:235:235))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3293:3293:3293) (3384:3384:3384))
        (PORT clk (3586:3586:3586) (3645:3645:3645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3317:3317:3317) (3407:3407:3407))
        (PORT d[1] (3683:3683:3683) (3673:3673:3673))
        (PORT d[2] (4624:4624:4624) (4564:4564:4564))
        (PORT d[3] (3779:3779:3779) (3921:3921:3921))
        (PORT d[4] (3958:3958:3958) (3934:3934:3934))
        (PORT d[5] (5127:5127:5127) (5086:5086:5086))
        (PORT d[6] (3326:3326:3326) (3299:3299:3299))
        (PORT d[7] (2760:2760:2760) (2773:2773:2773))
        (PORT d[8] (3057:3057:3057) (3081:3081:3081))
        (PORT d[9] (5128:5128:5128) (5048:5048:5048))
        (PORT d[10] (5158:5158:5158) (5081:5081:5081))
        (PORT d[11] (3185:3185:3185) (3223:3223:3223))
        (PORT d[12] (4241:4241:4241) (4050:4050:4050))
        (PORT clk (3583:3583:3583) (3641:3641:3641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2556:2556:2556) (2453:2453:2453))
        (PORT clk (3583:3583:3583) (3641:3641:3641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3586:3586:3586) (3645:3645:3645))
        (PORT d[0] (3099:3099:3099) (3007:3007:3007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3587:3587:3587) (3646:3646:3646))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3587:3587:3587) (3646:3646:3646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3587:3587:3587) (3646:3646:3646))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3587:3587:3587) (3646:3646:3646))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3314:3314:3314) (3220:3220:3220))
        (PORT d[1] (3324:3324:3324) (3427:3427:3427))
        (PORT d[2] (3533:3533:3533) (3481:3481:3481))
        (PORT d[3] (3962:3962:3962) (3857:3857:3857))
        (PORT d[4] (3990:3990:3990) (4046:4046:4046))
        (PORT d[5] (3309:3309:3309) (3308:3308:3308))
        (PORT d[6] (2937:2937:2937) (2904:2904:2904))
        (PORT d[7] (2813:2813:2813) (2861:2861:2861))
        (PORT d[8] (3007:3007:3007) (3000:3000:3000))
        (PORT d[9] (3631:3631:3631) (3439:3439:3439))
        (PORT d[10] (4157:4157:4157) (4118:4118:4118))
        (PORT d[11] (3875:3875:3875) (3828:3828:3828))
        (PORT d[12] (4082:4082:4082) (4117:4117:4117))
        (PORT clk (2195:2195:2195) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2190:2190:2190))
        (PORT d[0] (3119:3119:3119) (2889:2889:2889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2185:2185:2185))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode885w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (287:287:287))
        (PORT datab (1825:1825:1825) (1849:1849:1849))
        (PORT datac (1787:1787:1787) (1829:1829:1829))
        (PORT datad (1716:1716:1716) (1721:1721:1721))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2594:2594:2594))
        (PORT clk (2708:2708:2708) (2696:2696:2696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1873:1873:1873) (1798:1798:1798))
        (PORT d[1] (2558:2558:2558) (2505:2505:2505))
        (PORT d[2] (2258:2258:2258) (2172:2172:2172))
        (PORT d[3] (3085:3085:3085) (3084:3084:3084))
        (PORT d[4] (1908:1908:1908) (1837:1837:1837))
        (PORT d[5] (3139:3139:3139) (3072:3072:3072))
        (PORT d[6] (2037:2037:2037) (2023:2023:2023))
        (PORT d[7] (3326:3326:3326) (3395:3395:3395))
        (PORT d[8] (2760:2760:2760) (2646:2646:2646))
        (PORT d[9] (3824:3824:3824) (3704:3704:3704))
        (PORT d[10] (1584:1584:1584) (1530:1530:1530))
        (PORT d[11] (2226:2226:2226) (2136:2136:2136))
        (PORT d[12] (2191:2191:2191) (2116:2116:2116))
        (PORT clk (2705:2705:2705) (2692:2692:2692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1985:1985:1985) (1893:1893:1893))
        (PORT clk (2705:2705:2705) (2692:2692:2692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2696:2696:2696))
        (PORT d[0] (2528:2528:2528) (2447:2447:2447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2697:2697:2697))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2697:2697:2697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2697:2697:2697))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2697:2697:2697))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3130:3130:3130) (3006:3006:3006))
        (PORT d[1] (2064:2064:2064) (2053:2053:2053))
        (PORT d[2] (1459:1459:1459) (1458:1458:1458))
        (PORT d[3] (3147:3147:3147) (3025:3025:3025))
        (PORT d[4] (3081:3081:3081) (3067:3067:3067))
        (PORT d[5] (2653:2653:2653) (2649:2649:2649))
        (PORT d[6] (3814:3814:3814) (3844:3844:3844))
        (PORT d[7] (5542:5542:5542) (5483:5483:5483))
        (PORT d[8] (3800:3800:3800) (3830:3830:3830))
        (PORT d[9] (6267:6267:6267) (6103:6103:6103))
        (PORT d[10] (3545:3545:3545) (3419:3419:3419))
        (PORT d[11] (3359:3359:3359) (3198:3198:3198))
        (PORT d[12] (3985:3985:3985) (4053:4053:4053))
        (PORT clk (2224:2224:2224) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2214:2214:2214))
        (PORT d[0] (2977:2977:2977) (2825:2825:2825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2209:2209:2209))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode895w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (291:291:291))
        (PORT datab (1831:1831:1831) (1858:1858:1858))
        (PORT datac (1797:1797:1797) (1843:1843:1843))
        (PORT datad (1704:1704:1704) (1707:1707:1707))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2587:2587:2587))
        (PORT clk (2898:2898:2898) (2847:2847:2847))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3169:3169:3169) (3203:3203:3203))
        (PORT d[1] (3347:3347:3347) (3353:3353:3353))
        (PORT d[2] (4960:4960:4960) (4897:4897:4897))
        (PORT d[3] (3926:3926:3926) (3724:3724:3724))
        (PORT d[4] (4451:4451:4451) (4461:4461:4461))
        (PORT d[5] (3727:3727:3727) (3639:3639:3639))
        (PORT d[6] (4166:4166:4166) (4058:4058:4058))
        (PORT d[7] (2754:2754:2754) (2761:2761:2761))
        (PORT d[8] (3576:3576:3576) (3534:3534:3534))
        (PORT d[9] (5110:5110:5110) (4985:4985:4985))
        (PORT d[10] (4774:4774:4774) (4649:4649:4649))
        (PORT d[11] (2144:2144:2144) (2191:2191:2191))
        (PORT d[12] (5601:5601:5601) (5398:5398:5398))
        (PORT clk (2895:2895:2895) (2843:2843:2843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2259:2259:2259))
        (PORT clk (2895:2895:2895) (2843:2843:2843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2898:2898:2898) (2847:2847:2847))
        (PORT d[0] (2878:2878:2878) (2813:2813:2813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (2848:2848:2848))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (2848:2848:2848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (2848:2848:2848))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (2848:2848:2848))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3388:3388:3388) (3332:3332:3332))
        (PORT d[1] (4658:4658:4658) (4581:4581:4581))
        (PORT d[2] (4448:4448:4448) (4396:4396:4396))
        (PORT d[3] (6126:6126:6126) (5930:5930:5930))
        (PORT d[4] (3981:3981:3981) (4050:4050:4050))
        (PORT d[5] (3396:3396:3396) (3408:3408:3408))
        (PORT d[6] (4736:4736:4736) (4596:4596:4596))
        (PORT d[7] (2565:2565:2565) (2526:2526:2526))
        (PORT d[8] (2660:2660:2660) (2647:2647:2647))
        (PORT d[9] (5363:5363:5363) (5194:5194:5194))
        (PORT d[10] (5511:5511:5511) (5447:5447:5447))
        (PORT d[11] (3058:3058:3058) (2953:2953:2953))
        (PORT d[12] (2989:2989:2989) (2937:2937:2937))
        (PORT clk (2234:2234:2234) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2225:2225:2225))
        (PORT d[0] (5453:5453:5453) (5002:5002:5002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2220:2220:2220))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (548:548:548))
        (PORT datab (1000:1000:1000) (1001:1001:1001))
        (PORT datac (2475:2475:2475) (2324:2324:2324))
        (PORT datad (2487:2487:2487) (2383:2383:2383))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2838:2838:2838) (2656:2656:2656))
        (PORT datab (1017:1017:1017) (1025:1025:1025))
        (PORT datac (1964:1964:1964) (1948:1948:1948))
        (PORT datad (382:382:382) (363:363:363))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[16\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datad (605:605:605) (533:533:533))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2970:2970:2970) (2782:2782:2782))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (786:786:786) (817:817:817))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|out_address_reg_b\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (431:431:431) (451:451:451))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|out_address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (378:378:378))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (950:950:950) (940:940:940))
        (PORT datad (1749:1749:1749) (1657:1657:1657))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (376:376:376))
        (PORT datac (1013:1013:1013) (981:981:981))
        (PORT datad (269:269:269) (339:339:339))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode855w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (414:414:414))
        (PORT datac (281:281:281) (365:365:365))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2124:2124:2124) (2160:2160:2160))
        (PORT clk (2229:2229:2229) (2113:2113:2113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2001:2001:2001) (1987:1987:1987))
        (PORT d[1] (3138:3138:3138) (3080:3080:3080))
        (PORT d[2] (4351:4351:4351) (4312:4312:4312))
        (PORT d[3] (3325:3325:3325) (3085:3085:3085))
        (PORT d[4] (2344:2344:2344) (2196:2196:2196))
        (PORT d[5] (3235:3235:3235) (3059:3059:3059))
        (PORT d[6] (2188:2188:2188) (2130:2130:2130))
        (PORT d[7] (2968:2968:2968) (2924:2924:2924))
        (PORT d[8] (2233:2233:2233) (2189:2189:2189))
        (PORT d[9] (4673:4673:4673) (4549:4549:4549))
        (PORT d[10] (2184:2184:2184) (2101:2101:2101))
        (PORT d[11] (2086:2086:2086) (2075:2075:2075))
        (PORT d[12] (2208:2208:2208) (2150:2150:2150))
        (PORT clk (2226:2226:2226) (2109:2109:2109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2222:2222:2222) (2112:2112:2112))
        (PORT clk (2226:2226:2226) (2109:2109:2109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2113:2113:2113))
        (PORT d[0] (2488:2488:2488) (2408:2408:2408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2114:2114:2114))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2114:2114:2114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2114:2114:2114))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2114:2114:2114))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4340:4340:4340) (4297:4297:4297))
        (PORT d[1] (2104:2104:2104) (2119:2119:2119))
        (PORT d[2] (2628:2628:2628) (2619:2619:2619))
        (PORT d[3] (3772:3772:3772) (3635:3635:3635))
        (PORT d[4] (3977:3977:3977) (3929:3929:3929))
        (PORT d[5] (3225:3225:3225) (3198:3198:3198))
        (PORT d[6] (3448:3448:3448) (3479:3479:3479))
        (PORT d[7] (3101:3101:3101) (3007:3007:3007))
        (PORT d[8] (3981:3981:3981) (3964:3964:3964))
        (PORT d[9] (5661:5661:5661) (5528:5528:5528))
        (PORT d[10] (4197:4197:4197) (3949:3949:3949))
        (PORT d[11] (3823:3823:3823) (3767:3767:3767))
        (PORT d[12] (3220:3220:3220) (3149:3149:3149))
        (PORT clk (2227:2227:2227) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2220:2220:2220))
        (PORT d[0] (3888:3888:3888) (3649:3649:3649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2215:2215:2215))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode875w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (415:415:415))
        (PORT datac (281:281:281) (366:366:366))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2094:2094:2094) (2130:2130:2130))
        (PORT clk (2342:2342:2342) (2327:2327:2327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2323:2323:2323) (2303:2303:2303))
        (PORT d[1] (2169:2169:2169) (2064:2064:2064))
        (PORT d[2] (5185:5185:5185) (5090:5090:5090))
        (PORT d[3] (3723:3723:3723) (3485:3485:3485))
        (PORT d[4] (1498:1498:1498) (1405:1405:1405))
        (PORT d[5] (2593:2593:2593) (2444:2444:2444))
        (PORT d[6] (2547:2547:2547) (2469:2469:2469))
        (PORT d[7] (2598:2598:2598) (2554:2554:2554))
        (PORT d[8] (2159:2159:2159) (2096:2096:2096))
        (PORT d[9] (4386:4386:4386) (4251:4251:4251))
        (PORT d[10] (2873:2873:2873) (2782:2782:2782))
        (PORT d[11] (2130:2130:2130) (2159:2159:2159))
        (PORT d[12] (2195:2195:2195) (2142:2142:2142))
        (PORT clk (2339:2339:2339) (2323:2323:2323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2623:2623:2623) (2517:2517:2517))
        (PORT clk (2339:2339:2339) (2323:2323:2323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2327:2327:2327))
        (PORT d[0] (3166:3166:3166) (3071:3071:3071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2328:2328:2328))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2328:2328:2328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2328:2328:2328))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2328:2328:2328))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3791:3791:3791) (3775:3775:3775))
        (PORT d[1] (2979:2979:2979) (2945:2945:2945))
        (PORT d[2] (2448:2448:2448) (2454:2454:2454))
        (PORT d[3] (4359:4359:4359) (4194:4194:4194))
        (PORT d[4] (4651:4651:4651) (4579:4579:4579))
        (PORT d[5] (3541:3541:3541) (3500:3500:3500))
        (PORT d[6] (3804:3804:3804) (3828:3828:3828))
        (PORT d[7] (3414:3414:3414) (3335:3335:3335))
        (PORT d[8] (4432:4432:4432) (4421:4421:4421))
        (PORT d[9] (6051:6051:6051) (5908:5908:5908))
        (PORT d[10] (3882:3882:3882) (3732:3732:3732))
        (PORT d[11] (4404:4404:4404) (4297:4297:4297))
        (PORT d[12] (3851:3851:3851) (3757:3757:3757))
        (PORT clk (2207:2207:2207) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2198:2198:2198))
        (PORT d[0] (4756:4756:4756) (4640:4640:4640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2193:2193:2193))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1827:1827:1827) (1851:1851:1851))
        (PORT datac (1789:1789:1789) (1832:1832:1832))
        (PORT datad (1713:1713:1713) (1718:1718:1718))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode838w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1803:1803:1803) (1821:1821:1821))
        (PORT datac (1821:1821:1821) (1872:1872:1872))
        (PORT datad (194:194:194) (216:216:216))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2148:2148:2148) (2176:2176:2176))
        (PORT clk (2523:2523:2523) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2420:2420:2420))
        (PORT d[1] (2932:2932:2932) (2902:2902:2902))
        (PORT d[2] (4733:4733:4733) (4701:4701:4701))
        (PORT d[3] (5287:5287:5287) (5048:5048:5048))
        (PORT d[4] (2177:2177:2177) (2066:2066:2066))
        (PORT d[5] (2679:2679:2679) (2543:2543:2543))
        (PORT d[6] (3378:3378:3378) (3246:3246:3246))
        (PORT d[7] (2017:2017:2017) (2002:2002:2002))
        (PORT d[8] (2533:2533:2533) (2500:2500:2500))
        (PORT d[9] (4019:4019:4019) (3898:3898:3898))
        (PORT d[10] (3548:3548:3548) (3436:3436:3436))
        (PORT d[11] (3728:3728:3728) (3704:3704:3704))
        (PORT d[12] (5602:5602:5602) (5422:5422:5422))
        (PORT clk (2520:2520:2520) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2058:2058:2058))
        (PORT clk (2520:2520:2520) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2456:2456:2456))
        (PORT d[0] (2468:2468:2468) (2376:2376:2376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2457:2457:2457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5349:5349:5349) (5270:5270:5270))
        (PORT d[1] (3648:3648:3648) (3593:3593:3593))
        (PORT d[2] (2804:2804:2804) (2812:2812:2812))
        (PORT d[3] (4754:4754:4754) (4590:4590:4590))
        (PORT d[4] (4991:4991:4991) (4913:4913:4913))
        (PORT d[5] (4214:4214:4214) (4156:4156:4156))
        (PORT d[6] (3065:3065:3065) (3072:3072:3072))
        (PORT d[7] (4088:4088:4088) (3981:3981:3981))
        (PORT d[8] (4724:4724:4724) (4697:4697:4697))
        (PORT d[9] (6665:6665:6665) (6496:6496:6496))
        (PORT d[10] (4567:4567:4567) (4397:4397:4397))
        (PORT d[11] (3461:3461:3461) (3389:3389:3389))
        (PORT d[12] (4219:4219:4219) (4105:4105:4105))
        (PORT clk (2159:2159:2159) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2149:2149:2149))
        (PORT d[0] (2026:2026:2026) (1881:1881:1881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2144:2144:2144))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode865w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1801:1801:1801) (1819:1819:1819))
        (PORT datac (1818:1818:1818) (1869:1869:1869))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3228:3228:3228) (3289:3289:3289))
        (PORT clk (3121:3121:3121) (3140:3140:3140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4668:4668:4668) (4727:4727:4727))
        (PORT d[1] (2558:2558:2558) (2524:2524:2524))
        (PORT d[2] (3237:3237:3237) (3106:3106:3106))
        (PORT d[3] (4063:4063:4063) (4151:4151:4151))
        (PORT d[4] (4780:4780:4780) (4754:4754:4754))
        (PORT d[5] (3521:3521:3521) (3483:3483:3483))
        (PORT d[6] (2572:2572:2572) (2523:2523:2523))
        (PORT d[7] (3108:3108:3108) (3107:3107:3107))
        (PORT d[8] (2633:2633:2633) (2638:2638:2638))
        (PORT d[9] (3934:3934:3934) (3740:3740:3740))
        (PORT d[10] (4022:4022:4022) (3833:3833:3833))
        (PORT d[11] (2832:2832:2832) (2873:2873:2873))
        (PORT d[12] (3304:3304:3304) (3136:3136:3136))
        (PORT clk (3118:3118:3118) (3136:3136:3136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1630:1630:1630) (1511:1511:1511))
        (PORT clk (3118:3118:3118) (3136:3136:3136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3121:3121:3121) (3140:3140:3140))
        (PORT d[0] (2173:2173:2173) (2065:2065:2065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3122:3122:3122) (3141:3141:3141))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3122:3122:3122) (3141:3141:3141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3122:3122:3122) (3141:3141:3141))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3122:3122:3122) (3141:3141:3141))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2954:2954:2954) (2864:2864:2864))
        (PORT d[1] (4001:4001:4001) (4084:4084:4084))
        (PORT d[2] (1726:1726:1726) (1689:1689:1689))
        (PORT d[3] (2257:2257:2257) (2187:2187:2187))
        (PORT d[4] (1613:1613:1613) (1569:1569:1569))
        (PORT d[5] (5304:5304:5304) (5245:5245:5245))
        (PORT d[6] (3248:3248:3248) (3188:3188:3188))
        (PORT d[7] (5097:5097:5097) (5075:5075:5075))
        (PORT d[8] (3016:3016:3016) (2988:2988:2988))
        (PORT d[9] (4642:4642:4642) (4459:4459:4459))
        (PORT d[10] (2940:2940:2940) (2824:2824:2824))
        (PORT d[11] (2797:2797:2797) (2692:2692:2692))
        (PORT d[12] (3483:3483:3483) (3518:3518:3518))
        (PORT clk (2213:2213:2213) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2205:2205:2205))
        (PORT d[0] (2513:2513:2513) (2412:2412:2412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2200:2200:2200))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (548:548:548))
        (PORT datab (1002:1002:1002) (1003:1003:1003))
        (PORT datac (2821:2821:2821) (2622:2622:2622))
        (PORT datad (1194:1194:1194) (1103:1103:1103))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (547:547:547))
        (PORT datab (3813:3813:3813) (3578:3578:3578))
        (PORT datac (2503:2503:2503) (2418:2418:2418))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (953:953:953) (943:943:943))
        (PORT datad (383:383:383) (361:361:361))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1216:1216:1216))
        (PORT datab (299:299:299) (364:364:364))
        (PORT datac (1127:1127:1127) (1144:1144:1144))
        (PORT datad (1160:1160:1160) (1091:1091:1091))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_DATA\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|red\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1577:1577:1577) (1487:1487:1487))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|red\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2648:2648:2648))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1018:1018:1018) (971:971:971))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3036:3036:3036) (3017:3017:3017))
        (PORT clk (3199:3199:3199) (3231:3231:3231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4390:4390:4390) (4473:4473:4473))
        (PORT d[1] (4071:4071:4071) (4091:4091:4091))
        (PORT d[2] (4207:4207:4207) (4119:4119:4119))
        (PORT d[3] (3044:3044:3044) (3157:3157:3157))
        (PORT d[4] (3679:3679:3679) (3643:3643:3643))
        (PORT d[5] (5277:5277:5277) (5245:5245:5245))
        (PORT d[6] (3060:3060:3060) (3054:3054:3054))
        (PORT d[7] (3147:3147:3147) (3159:3159:3159))
        (PORT d[8] (4025:4025:4025) (4050:4050:4050))
        (PORT d[9] (4385:4385:4385) (4141:4141:4141))
        (PORT d[10] (5436:5436:5436) (5267:5267:5267))
        (PORT d[11] (2689:2689:2689) (2713:2713:2713))
        (PORT d[12] (4103:4103:4103) (3987:3987:3987))
        (PORT clk (3196:3196:3196) (3227:3227:3227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2437:2437:2437) (2390:2390:2390))
        (PORT clk (3196:3196:3196) (3227:3227:3227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3199:3199:3199) (3231:3231:3231))
        (PORT d[0] (2981:2981:2981) (2944:2944:2944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3200:3200:3200) (3232:3232:3232))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3200:3200:3200) (3232:3232:3232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3200:3200:3200) (3232:3232:3232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3200:3200:3200) (3232:3232:3232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2687:2687:2687) (2650:2650:2650))
        (PORT d[1] (2965:2965:2965) (3067:3067:3067))
        (PORT d[2] (2297:2297:2297) (2214:2214:2214))
        (PORT d[3] (2194:2194:2194) (2221:2221:2221))
        (PORT d[4] (4711:4711:4711) (4795:4795:4795))
        (PORT d[5] (3162:3162:3162) (3095:3095:3095))
        (PORT d[6] (3464:3464:3464) (3500:3500:3500))
        (PORT d[7] (4803:4803:4803) (4840:4840:4840))
        (PORT d[8] (4134:4134:4134) (4162:4162:4162))
        (PORT d[9] (4361:4361:4361) (4175:4175:4175))
        (PORT d[10] (5218:5218:5218) (5181:5181:5181))
        (PORT d[11] (1917:1917:1917) (1854:1854:1854))
        (PORT d[12] (3155:3155:3155) (3199:3199:3199))
        (PORT clk (2242:2242:2242) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2235:2235:2235))
        (PORT d[0] (2042:2042:2042) (1877:1877:1877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2230:2230:2230))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3398:3398:3398) (3364:3364:3364))
        (PORT clk (3420:3420:3420) (3434:3434:3434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4027:4027:4027) (4107:4107:4107))
        (PORT d[1] (3652:3652:3652) (3665:3665:3665))
        (PORT d[2] (3946:3946:3946) (3877:3877:3877))
        (PORT d[3] (3343:3343:3343) (3434:3434:3434))
        (PORT d[4] (4121:4121:4121) (4114:4114:4114))
        (PORT d[5] (4941:4941:4941) (4923:4923:4923))
        (PORT d[6] (3989:3989:3989) (3950:3950:3950))
        (PORT d[7] (2837:2837:2837) (2859:2859:2859))
        (PORT d[8] (3672:3672:3672) (3700:3700:3700))
        (PORT d[9] (4334:4334:4334) (4088:4088:4088))
        (PORT d[10] (5718:5718:5718) (5532:5532:5532))
        (PORT d[11] (3478:3478:3478) (3504:3504:3504))
        (PORT d[12] (4383:4383:4383) (4245:4245:4245))
        (PORT clk (3417:3417:3417) (3430:3430:3430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2703:2703:2703) (2620:2620:2620))
        (PORT clk (3417:3417:3417) (3430:3430:3430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3420:3420:3420) (3434:3434:3434))
        (PORT d[0] (3238:3238:3238) (3177:3177:3177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3421:3421:3421) (3435:3435:3435))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3421:3421:3421) (3435:3435:3435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3421:3421:3421) (3435:3435:3435))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3421:3421:3421) (3435:3435:3435))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2684:2684:2684) (2646:2646:2646))
        (PORT d[1] (3571:3571:3571) (3644:3644:3644))
        (PORT d[2] (4647:4647:4647) (4528:4528:4528))
        (PORT d[3] (1819:1819:1819) (1844:1844:1844))
        (PORT d[4] (4356:4356:4356) (4451:4451:4451))
        (PORT d[5] (2826:2826:2826) (2767:2767:2767))
        (PORT d[6] (3471:3471:3471) (3502:3502:3502))
        (PORT d[7] (4159:4159:4159) (4227:4227:4227))
        (PORT d[8] (3769:3769:3769) (3804:3804:3804))
        (PORT d[9] (4061:4061:4061) (3888:3888:3888))
        (PORT d[10] (4848:4848:4848) (4822:4822:4822))
        (PORT d[11] (5277:5277:5277) (5231:5231:5231))
        (PORT d[12] (3179:3179:3179) (3211:3211:3211))
        (PORT clk (2250:2250:2250) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2241:2241:2241))
        (PORT d[0] (1738:1738:1738) (1606:1606:1606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2236:2236:2236))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3831:3831:3831) (3845:3845:3845))
        (PORT clk (3173:3173:3173) (3212:3212:3212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3907:3907:3907) (3852:3852:3852))
        (PORT d[1] (3399:3399:3399) (3386:3386:3386))
        (PORT d[2] (4340:4340:4340) (4296:4296:4296))
        (PORT d[3] (3140:3140:3140) (3165:3165:3165))
        (PORT d[4] (3413:3413:3413) (3393:3393:3393))
        (PORT d[5] (4312:4312:4312) (4308:4308:4308))
        (PORT d[6] (4544:4544:4544) (4572:4572:4572))
        (PORT d[7] (3156:3156:3156) (3171:3171:3171))
        (PORT d[8] (2779:2779:2779) (2785:2785:2785))
        (PORT d[9] (5315:5315:5315) (5280:5280:5280))
        (PORT d[10] (5523:5523:5523) (5397:5397:5397))
        (PORT d[11] (3360:3360:3360) (3324:3324:3324))
        (PORT d[12] (4601:4601:4601) (4259:4259:4259))
        (PORT clk (3170:3170:3170) (3208:3208:3208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2386:2386:2386))
        (PORT clk (3170:3170:3170) (3208:3208:3208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3173:3173:3173) (3212:3212:3212))
        (PORT d[0] (2979:2979:2979) (2940:2940:2940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3174:3174:3174) (3213:3213:3213))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3174:3174:3174) (3213:3213:3213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3174:3174:3174) (3213:3213:3213))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3174:3174:3174) (3213:3213:3213))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4289:4289:4289) (4321:4321:4321))
        (PORT d[1] (2813:2813:2813) (2871:2871:2871))
        (PORT d[2] (4975:4975:4975) (4798:4798:4798))
        (PORT d[3] (3938:3938:3938) (3882:3882:3882))
        (PORT d[4] (5133:5133:5133) (5015:5015:5015))
        (PORT d[5] (3789:3789:3789) (3704:3704:3704))
        (PORT d[6] (4511:4511:4511) (4543:4543:4543))
        (PORT d[7] (4178:4178:4178) (4143:4143:4143))
        (PORT d[8] (4038:4038:4038) (3893:3893:3893))
        (PORT d[9] (6100:6100:6100) (5982:5982:5982))
        (PORT d[10] (3366:3366:3366) (3263:3263:3263))
        (PORT d[11] (3851:3851:3851) (3749:3749:3749))
        (PORT d[12] (4665:4665:4665) (4508:4508:4508))
        (PORT clk (2200:2200:2200) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (PORT d[0] (3713:3713:3713) (3528:3528:3528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3502:3502:3502) (3530:3530:3530))
        (PORT clk (3282:3282:3282) (3345:3345:3345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4465:4465:4465) (4371:4371:4371))
        (PORT d[1] (4048:4048:4048) (4023:4023:4023))
        (PORT d[2] (3615:3615:3615) (3512:3512:3512))
        (PORT d[3] (2648:2648:2648) (2742:2742:2742))
        (PORT d[4] (4064:4064:4064) (4019:4019:4019))
        (PORT d[5] (3958:3958:3958) (3946:3946:3946))
        (PORT d[6] (3429:3429:3429) (3417:3417:3417))
        (PORT d[7] (2817:2817:2817) (2833:2833:2833))
        (PORT d[8] (3414:3414:3414) (3420:3420:3420))
        (PORT d[9] (4478:4478:4478) (4398:4398:4398))
        (PORT d[10] (4564:4564:4564) (4477:4477:4477))
        (PORT d[11] (3617:3617:3617) (3679:3679:3679))
        (PORT d[12] (5309:5309:5309) (5135:5135:5135))
        (PORT clk (3279:3279:3279) (3341:3341:3341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1745:1745:1745) (1700:1700:1700))
        (PORT clk (3279:3279:3279) (3341:3341:3341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3282:3282:3282) (3345:3345:3345))
        (PORT d[0] (2289:2289:2289) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3283:3283:3283) (3346:3346:3346))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3283:3283:3283) (3346:3346:3346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3283:3283:3283) (3346:3346:3346))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3283:3283:3283) (3346:3346:3346))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3980:3980:3980) (3889:3889:3889))
        (PORT d[1] (2602:2602:2602) (2666:2666:2666))
        (PORT d[2] (3316:3316:3316) (3246:3246:3246))
        (PORT d[3] (2216:2216:2216) (2260:2260:2260))
        (PORT d[4] (6141:6141:6141) (5979:5979:5979))
        (PORT d[5] (3217:3217:3217) (3153:3153:3153))
        (PORT d[6] (4834:4834:4834) (4865:4865:4865))
        (PORT d[7] (2669:2669:2669) (2549:2549:2549))
        (PORT d[8] (4265:4265:4265) (4068:4068:4068))
        (PORT d[9] (6624:6624:6624) (6435:6435:6435))
        (PORT d[10] (2120:2120:2120) (2022:2022:2022))
        (PORT d[11] (4856:4856:4856) (4721:4721:4721))
        (PORT d[12] (3378:3378:3378) (3240:3240:3240))
        (PORT clk (2164:2164:2164) (2152:2152:2152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2152:2152:2152))
        (PORT d[0] (1572:1572:1572) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2119:2119:2119) (2034:2034:2034))
        (PORT datab (1680:1680:1680) (1538:1538:1538))
        (PORT datac (296:296:296) (390:390:390))
        (PORT datad (1032:1032:1032) (1026:1026:1026))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1361:1361:1361))
        (PORT datab (1927:1927:1927) (1800:1800:1800))
        (PORT datac (297:297:297) (391:391:391))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3053:3053:3053) (3062:3062:3062))
        (PORT clk (3548:3548:3548) (3615:3615:3615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4158:4158:4158) (4078:4078:4078))
        (PORT d[1] (3337:3337:3337) (3323:3323:3323))
        (PORT d[2] (3949:3949:3949) (3875:3875:3875))
        (PORT d[3] (3018:3018:3018) (3119:3119:3119))
        (PORT d[4] (4192:4192:4192) (4205:4205:4205))
        (PORT d[5] (4280:4280:4280) (4260:4260:4260))
        (PORT d[6] (3123:3123:3123) (3125:3125:3125))
        (PORT d[7] (3762:3762:3762) (3755:3755:3755))
        (PORT d[8] (3655:3655:3655) (3659:3659:3659))
        (PORT d[9] (5547:5547:5547) (5461:5461:5461))
        (PORT d[10] (5308:5308:5308) (5226:5226:5226))
        (PORT d[11] (3301:3301:3301) (3373:3373:3373))
        (PORT d[12] (4982:4982:4982) (4818:4818:4818))
        (PORT clk (3545:3545:3545) (3611:3611:3611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2556:2556:2556) (2455:2455:2455))
        (PORT clk (3545:3545:3545) (3611:3611:3611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3548:3548:3548) (3615:3615:3615))
        (PORT d[0] (3099:3099:3099) (3009:3009:3009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3549:3549:3549) (3616:3616:3616))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3549:3549:3549) (3616:3616:3616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3549:3549:3549) (3616:3616:3616))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3549:3549:3549) (3616:3616:3616))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3344:3344:3344) (3278:3278:3278))
        (PORT d[1] (3711:3711:3711) (3816:3816:3816))
        (PORT d[2] (2679:2679:2679) (2633:2633:2633))
        (PORT d[3] (2516:2516:2516) (2533:2533:2533))
        (PORT d[4] (4503:4503:4503) (4636:4636:4636))
        (PORT d[5] (2156:2156:2156) (2088:2088:2088))
        (PORT d[6] (4211:4211:4211) (4267:4267:4267))
        (PORT d[7] (4569:4569:4569) (4385:4385:4385))
        (PORT d[8] (4598:4598:4598) (4646:4646:4646))
        (PORT d[9] (5972:5972:5972) (5808:5808:5808))
        (PORT d[10] (2128:2128:2128) (2036:2036:2036))
        (PORT d[11] (5579:5579:5579) (5525:5525:5525))
        (PORT d[12] (3585:3585:3585) (3637:3637:3637))
        (PORT clk (2207:2207:2207) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (PORT d[0] (2829:2829:2829) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2774:2774:2774) (2774:2774:2774))
        (PORT clk (3223:3223:3223) (3256:3256:3256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4401:4401:4401) (4472:4472:4472))
        (PORT d[1] (4061:4061:4061) (4081:4081:4081))
        (PORT d[2] (3925:3925:3925) (3851:3851:3851))
        (PORT d[3] (3700:3700:3700) (3786:3786:3786))
        (PORT d[4] (4703:4703:4703) (4664:4664:4664))
        (PORT d[5] (4230:4230:4230) (4194:4194:4194))
        (PORT d[6] (3059:3059:3059) (3053:3053:3053))
        (PORT d[7] (3180:3180:3180) (3192:3192:3192))
        (PORT d[8] (4016:4016:4016) (4038:4038:4038))
        (PORT d[9] (4419:4419:4419) (4174:4174:4174))
        (PORT d[10] (5475:5475:5475) (5332:5332:5332))
        (PORT d[11] (2492:2492:2492) (2540:2540:2540))
        (PORT d[12] (4367:4367:4367) (4238:4238:4238))
        (PORT clk (3220:3220:3220) (3252:3252:3252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2512:2512:2512) (2463:2463:2463))
        (PORT clk (3220:3220:3220) (3252:3252:3252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3223:3223:3223) (3256:3256:3256))
        (PORT d[0] (3055:3055:3055) (3017:3017:3017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3224:3224:3224) (3257:3257:3257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3224:3224:3224) (3257:3257:3257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3224:3224:3224) (3257:3257:3257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3224:3224:3224) (3257:3257:3257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2694:2694:2694) (2658:2658:2658))
        (PORT d[1] (3283:3283:3283) (3376:3376:3376))
        (PORT d[2] (1959:1959:1959) (1883:1883:1883))
        (PORT d[3] (2229:2229:2229) (2256:2256:2256))
        (PORT d[4] (4420:4420:4420) (4524:4524:4524))
        (PORT d[5] (3471:3471:3471) (3389:3389:3389))
        (PORT d[6] (3094:3094:3094) (3102:3102:3102))
        (PORT d[7] (4803:4803:4803) (4841:4841:4841))
        (PORT d[8] (4106:4106:4106) (4128:4128:4128))
        (PORT d[9] (4367:4367:4367) (4181:4181:4181))
        (PORT d[10] (5218:5218:5218) (5181:5181:5181))
        (PORT d[11] (5864:5864:5864) (5792:5792:5792))
        (PORT d[12] (1941:1941:1941) (1885:1885:1885))
        (PORT clk (2242:2242:2242) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2231:2231:2231))
        (PORT d[0] (1704:1704:1704) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2226:2226:2226))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1075:1075:1075))
        (PORT datab (1782:1782:1782) (1665:1665:1665))
        (PORT datac (297:297:297) (391:391:391))
        (PORT datad (1440:1440:1440) (1320:1320:1320))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2771:2771:2771) (2768:2768:2768))
        (PORT clk (3091:3091:3091) (3082:3082:3082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5079:5079:5079) (5134:5134:5134))
        (PORT d[1] (3366:3366:3366) (3335:3335:3335))
        (PORT d[2] (4638:4638:4638) (4549:4549:4549))
        (PORT d[3] (3059:3059:3059) (3170:3170:3170))
        (PORT d[4] (4003:4003:4003) (3959:3959:3959))
        (PORT d[5] (4280:4280:4280) (4252:4252:4252))
        (PORT d[6] (3095:3095:3095) (3088:3088:3088))
        (PORT d[7] (2734:2734:2734) (2733:2733:2733))
        (PORT d[8] (4714:4714:4714) (4715:4715:4715))
        (PORT d[9] (5268:5268:5268) (4961:4961:4961))
        (PORT d[10] (4779:4779:4779) (4636:4636:4636))
        (PORT d[11] (3235:3235:3235) (3276:3276:3276))
        (PORT d[12] (2771:2771:2771) (2810:2810:2810))
        (PORT clk (3088:3088:3088) (3078:3078:3078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1763:1763:1763) (1610:1610:1610))
        (PORT clk (3088:3088:3088) (3078:3078:3078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3091:3091:3091) (3082:3082:3082))
        (PORT d[0] (2306:2306:2306) (2164:2164:2164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3092:3092:3092) (3083:3083:3083))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3092:3092:3092) (3083:3083:3083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3092:3092:3092) (3083:3083:3083))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3092:3092:3092) (3083:3083:3083))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3375:3375:3375) (3325:3325:3325))
        (PORT d[1] (3643:3643:3643) (3723:3723:3723))
        (PORT d[2] (1970:1970:1970) (1891:1891:1891))
        (PORT d[3] (2858:2858:2858) (2850:2850:2850))
        (PORT d[4] (5372:5372:5372) (5430:5430:5430))
        (PORT d[5] (1030:1030:1030) (1021:1021:1021))
        (PORT d[6] (1309:1309:1309) (1269:1269:1269))
        (PORT d[7] (1068:1068:1068) (1063:1063:1063))
        (PORT d[8] (2254:2254:2254) (2196:2196:2196))
        (PORT d[9] (1987:1987:1987) (1949:1949:1949))
        (PORT d[10] (1324:1324:1324) (1294:1294:1294))
        (PORT d[11] (4168:4168:4168) (4029:4029:4029))
        (PORT d[12] (1291:1291:1291) (1264:1264:1264))
        (PORT clk (2212:2212:2212) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (PORT d[0] (776:776:776) (672:672:672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2198:2198:2198))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2729:2729:2729) (2728:2728:2728))
        (PORT clk (3137:3137:3137) (3169:3169:3169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4732:4732:4732) (4807:4807:4807))
        (PORT d[1] (3060:3060:3060) (3045:3045:3045))
        (PORT d[2] (3570:3570:3570) (3470:3470:3470))
        (PORT d[3] (4032:4032:4032) (4106:4106:4106))
        (PORT d[4] (3977:3977:3977) (3924:3924:3924))
        (PORT d[5] (3904:3904:3904) (3888:3888:3888))
        (PORT d[6] (3054:3054:3054) (3041:3041:3041))
        (PORT d[7] (3033:3033:3033) (3013:3013:3013))
        (PORT d[8] (4067:4067:4067) (4085:4085:4085))
        (PORT d[9] (4942:4942:4942) (4651:4651:4651))
        (PORT d[10] (5467:5467:5467) (5297:5297:5297))
        (PORT d[11] (2857:2857:2857) (2904:2904:2904))
        (PORT d[12] (4691:4691:4691) (4548:4548:4548))
        (PORT clk (3134:3134:3134) (3165:3165:3165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2266:2266:2266) (2144:2144:2144))
        (PORT clk (3134:3134:3134) (3165:3165:3165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3137:3137:3137) (3169:3169:3169))
        (PORT d[0] (2809:2809:2809) (2698:2698:2698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3138:3138:3138) (3170:3170:3170))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3138:3138:3138) (3170:3170:3170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3138:3138:3138) (3170:3170:3170))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3138:3138:3138) (3170:3170:3170))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3029:3029:3029) (2984:2984:2984))
        (PORT d[1] (3318:3318:3318) (3400:3400:3400))
        (PORT d[2] (2245:2245:2245) (2150:2150:2150))
        (PORT d[3] (2548:2548:2548) (2561:2561:2561))
        (PORT d[4] (5042:5042:5042) (5115:5115:5115))
        (PORT d[5] (3492:3492:3492) (3410:3410:3410))
        (PORT d[6] (3043:3043:3043) (3055:3055:3055))
        (PORT d[7] (1418:1418:1418) (1407:1407:1407))
        (PORT d[8] (1919:1919:1919) (1866:1866:1866))
        (PORT d[9] (1659:1659:1659) (1623:1623:1623))
        (PORT d[10] (5551:5551:5551) (5497:5497:5497))
        (PORT d[11] (4456:4456:4456) (4302:4302:4302))
        (PORT d[12] (1656:1656:1656) (1606:1606:1606))
        (PORT clk (2230:2230:2230) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2222:2222:2222))
        (PORT d[0] (1391:1391:1391) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2217:2217:2217))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1078:1078:1078))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (582:582:582) (537:537:537))
        (PORT datad (917:917:917) (840:840:840))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1047:1047:1047) (1055:1055:1055))
        (PORT datac (658:658:658) (673:673:673))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3124:3124:3124) (3136:3136:3136))
        (PORT clk (2788:2788:2788) (2817:2817:2817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4161:4161:4161) (4048:4048:4048))
        (PORT d[1] (3604:3604:3604) (3553:3553:3553))
        (PORT d[2] (3970:3970:3970) (3875:3875:3875))
        (PORT d[3] (1809:1809:1809) (1819:1819:1819))
        (PORT d[4] (3925:3925:3925) (3818:3818:3818))
        (PORT d[5] (4885:4885:4885) (4839:4839:4839))
        (PORT d[6] (3970:3970:3970) (3939:3939:3939))
        (PORT d[7] (2802:2802:2802) (2790:2790:2790))
        (PORT d[8] (3094:3094:3094) (3060:3060:3060))
        (PORT d[9] (5156:5156:5156) (5056:5056:5056))
        (PORT d[10] (4847:4847:4847) (4718:4718:4718))
        (PORT d[11] (4156:4156:4156) (4164:4164:4164))
        (PORT d[12] (3813:3813:3813) (3613:3613:3613))
        (PORT clk (2785:2785:2785) (2813:2813:2813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (1639:1639:1639))
        (PORT clk (2785:2785:2785) (2813:2813:2813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2817:2817:2817))
        (PORT d[0] (2264:2264:2264) (2191:2191:2191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2789:2789:2789) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2789:2789:2789) (2818:2818:2818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2789:2789:2789) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2789:2789:2789) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4083:4083:4083) (3928:3928:3928))
        (PORT d[1] (2219:2219:2219) (2279:2279:2279))
        (PORT d[2] (2287:2287:2287) (2203:2203:2203))
        (PORT d[3] (3906:3906:3906) (3821:3821:3821))
        (PORT d[4] (4545:4545:4545) (4441:4441:4441))
        (PORT d[5] (3778:3778:3778) (3675:3675:3675))
        (PORT d[6] (4446:4446:4446) (4441:4441:4441))
        (PORT d[7] (1768:1768:1768) (1748:1748:1748))
        (PORT d[8] (2876:2876:2876) (2778:2778:2778))
        (PORT d[9] (2971:2971:2971) (2902:2902:2902))
        (PORT d[10] (4336:4336:4336) (4231:4231:4231))
        (PORT d[11] (3169:3169:3169) (3059:3059:3059))
        (PORT d[12] (2010:2010:2010) (1964:1964:1964))
        (PORT clk (2216:2216:2216) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2209:2209:2209))
        (PORT d[0] (3673:3673:3673) (3541:3541:3541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2204:2204:2204))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3124:3124:3124) (3122:3122:3122))
        (PORT clk (3443:3443:3443) (3446:3446:3446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3688:3688:3688) (3766:3766:3766))
        (PORT d[1] (3715:3715:3715) (3743:3743:3743))
        (PORT d[2] (3645:3645:3645) (3577:3577:3577))
        (PORT d[3] (4112:4112:4112) (4230:4230:4230))
        (PORT d[4] (4106:4106:4106) (4106:4106:4106))
        (PORT d[5] (4956:4956:4956) (4935:4935:4935))
        (PORT d[6] (3706:3706:3706) (3702:3702:3702))
        (PORT d[7] (2837:2837:2837) (2856:2856:2856))
        (PORT d[8] (3361:3361:3361) (3405:3405:3405))
        (PORT d[9] (4685:4685:4685) (4418:4418:4418))
        (PORT d[10] (5117:5117:5117) (4982:4982:4982))
        (PORT d[11] (2726:2726:2726) (2746:2746:2746))
        (PORT d[12] (4098:4098:4098) (3981:3981:3981))
        (PORT clk (3440:3440:3440) (3442:3442:3442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3459:3459:3459) (3415:3415:3415))
        (PORT clk (3440:3440:3440) (3442:3442:3442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3443:3443:3443) (3446:3446:3446))
        (PORT d[0] (4002:4002:4002) (3969:3969:3969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3444:3444:3444) (3447:3447:3447))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3444:3444:3444) (3447:3447:3447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3444:3444:3444) (3447:3447:3447))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3444:3444:3444) (3447:3447:3447))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4423:4423:4423) (4218:4218:4218))
        (PORT d[1] (3583:3583:3583) (3639:3639:3639))
        (PORT d[2] (2630:2630:2630) (2542:2542:2542))
        (PORT d[3] (2591:2591:2591) (2632:2632:2632))
        (PORT d[4] (4367:4367:4367) (4460:4460:4460))
        (PORT d[5] (2818:2818:2818) (2758:2758:2758))
        (PORT d[6] (3452:3452:3452) (3484:3484:3484))
        (PORT d[7] (4158:4158:4158) (4227:4227:4227))
        (PORT d[8] (3484:3484:3484) (3533:3533:3533))
        (PORT d[9] (3750:3750:3750) (3591:3591:3591))
        (PORT d[10] (4564:4564:4564) (4551:4551:4551))
        (PORT d[11] (5236:5236:5236) (5189:5189:5189))
        (PORT d[12] (4967:4967:4967) (5039:5039:5039))
        (PORT clk (2250:2250:2250) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2241:2241:2241))
        (PORT d[0] (2559:2559:2559) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2236:2236:2236))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3152:3152:3152) (3149:3149:3149))
        (PORT clk (2846:2846:2846) (2868:2868:2868))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4434:4434:4434) (4303:4303:4303))
        (PORT d[1] (3923:3923:3923) (3841:3841:3841))
        (PORT d[2] (3634:3634:3634) (3548:3548:3548))
        (PORT d[3] (1829:1829:1829) (1842:1842:1842))
        (PORT d[4] (3640:3640:3640) (3568:3568:3568))
        (PORT d[5] (4577:4577:4577) (4544:4544:4544))
        (PORT d[6] (3765:3765:3765) (3737:3737:3737))
        (PORT d[7] (2443:2443:2443) (2443:2443:2443))
        (PORT d[8] (3043:3043:3043) (3005:3005:3005))
        (PORT d[9] (5135:5135:5135) (5035:5035:5035))
        (PORT d[10] (4555:4555:4555) (4440:4440:4440))
        (PORT d[11] (3898:3898:3898) (3920:3920:3920))
        (PORT d[12] (3810:3810:3810) (3601:3601:3601))
        (PORT clk (2843:2843:2843) (2864:2864:2864))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2088:2088:2088))
        (PORT clk (2843:2843:2843) (2864:2864:2864))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2846:2846:2846) (2868:2868:2868))
        (PORT d[0] (2749:2749:2749) (2642:2642:2642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2847:2847:2847) (2869:2869:2869))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2847:2847:2847) (2869:2869:2869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2847:2847:2847) (2869:2869:2869))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2847:2847:2847) (2869:2869:2869))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4434:4434:4434) (4266:4266:4266))
        (PORT d[1] (2563:2563:2563) (2611:2611:2611))
        (PORT d[2] (1914:1914:1914) (1837:1837:1837))
        (PORT d[3] (4240:4240:4240) (4146:4146:4146))
        (PORT d[4] (4856:4856:4856) (4736:4736:4736))
        (PORT d[5] (2567:2567:2567) (2526:2526:2526))
        (PORT d[6] (1646:1646:1646) (1592:1592:1592))
        (PORT d[7] (1711:1711:1711) (1686:1686:1686))
        (PORT d[8] (3387:3387:3387) (3238:3238:3238))
        (PORT d[9] (2646:2646:2646) (2587:2587:2587))
        (PORT d[10] (1957:1957:1957) (1906:1906:1906))
        (PORT d[11] (3510:3510:3510) (3392:3392:3392))
        (PORT d[12] (1679:1679:1679) (1642:1642:1642))
        (PORT clk (2199:2199:2199) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2191:2191:2191))
        (PORT d[0] (3666:3666:3666) (3533:3533:3533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2186:2186:2186))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3425:3425:3425) (3403:3403:3403))
        (PORT clk (3272:3272:3272) (3325:3325:3325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4018:4018:4018) (4101:4101:4101))
        (PORT d[1] (3727:3727:3727) (3756:3756:3756))
        (PORT d[2] (3597:3597:3597) (3533:3533:3533))
        (PORT d[3] (3356:3356:3356) (3443:3443:3443))
        (PORT d[4] (4110:4110:4110) (4108:4108:4108))
        (PORT d[5] (4967:4967:4967) (4948:4948:4948))
        (PORT d[6] (3379:3379:3379) (3357:3357:3357))
        (PORT d[7] (2851:2851:2851) (2871:2871:2871))
        (PORT d[8] (3380:3380:3380) (3425:3425:3425))
        (PORT d[9] (4626:4626:4626) (4359:4359:4359))
        (PORT d[10] (5705:5705:5705) (5521:5521:5521))
        (PORT d[11] (2402:2402:2402) (2433:2433:2433))
        (PORT d[12] (3120:3120:3120) (3182:3182:3182))
        (PORT clk (3269:3269:3269) (3321:3321:3321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2722:2722:2722) (2645:2645:2645))
        (PORT clk (3269:3269:3269) (3321:3321:3321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3272:3272:3272) (3325:3325:3325))
        (PORT d[0] (2944:2944:2944) (2893:2893:2893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3273:3273:3273) (3326:3326:3326))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3273:3273:3273) (3326:3326:3326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3273:3273:3273) (3326:3326:3326))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3273:3273:3273) (3326:3326:3326))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3012:3012:3012) (2961:2961:2961))
        (PORT d[1] (2616:2616:2616) (2722:2722:2722))
        (PORT d[2] (2619:2619:2619) (2523:2523:2523))
        (PORT d[3] (1864:1864:1864) (1901:1901:1901))
        (PORT d[4] (4389:4389:4389) (4486:4486:4486))
        (PORT d[5] (2827:2827:2827) (2768:2768:2768))
        (PORT d[6] (3493:3493:3493) (3525:3525:3525))
        (PORT d[7] (2018:2018:2018) (1973:1973:1973))
        (PORT d[8] (4144:4144:4144) (4164:4164:4164))
        (PORT d[9] (4043:4043:4043) (3872:3872:3872))
        (PORT d[10] (4895:4895:4895) (4870:4870:4870))
        (PORT d[11] (5556:5556:5556) (5490:5490:5490))
        (PORT d[12] (4721:4721:4721) (4824:4824:4824))
        (PORT clk (2250:2250:2250) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2240:2240:2240))
        (PORT d[0] (2568:2568:2568) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2235:2235:2235))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1071:1071:1071))
        (PORT datab (332:332:332) (424:424:424))
        (PORT datac (1182:1182:1182) (1098:1098:1098))
        (PORT datad (1265:1265:1265) (1220:1220:1220))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1594:1594:1594) (1491:1491:1491))
        (PORT datab (1853:1853:1853) (1730:1730:1730))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1039:1039:1039) (1034:1034:1034))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3418:3418:3418) (3414:3414:3414))
        (PORT clk (2747:2747:2747) (2729:2729:2729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3788:3788:3788) (3686:3686:3686))
        (PORT d[1] (3495:3495:3495) (3429:3429:3429))
        (PORT d[2] (4324:4324:4324) (4222:4222:4222))
        (PORT d[3] (2548:2548:2548) (2603:2603:2603))
        (PORT d[4] (3574:3574:3574) (3484:3484:3484))
        (PORT d[5] (4197:4197:4197) (4152:4152:4152))
        (PORT d[6] (3604:3604:3604) (3590:3590:3590))
        (PORT d[7] (2768:2768:2768) (2770:2770:2770))
        (PORT d[8] (2370:2370:2370) (2352:2352:2352))
        (PORT d[9] (5451:5451:5451) (5333:5333:5333))
        (PORT d[10] (5109:5109:5109) (4996:4996:4996))
        (PORT d[11] (2968:2968:2968) (2917:2917:2917))
        (PORT d[12] (3149:3149:3149) (2961:2961:2961))
        (PORT clk (2744:2744:2744) (2725:2725:2725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2054:2054:2054) (1971:1971:1971))
        (PORT clk (2744:2744:2744) (2725:2725:2725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2747:2747:2747) (2729:2729:2729))
        (PORT d[0] (2563:2563:2563) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2748:2748:2748) (2730:2730:2730))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2748:2748:2748) (2730:2730:2730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2748:2748:2748) (2730:2730:2730))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2748:2748:2748) (2730:2730:2730))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3766:3766:3766) (3618:3618:3618))
        (PORT d[1] (2283:2283:2283) (2349:2349:2349))
        (PORT d[2] (2559:2559:2559) (2460:2460:2460))
        (PORT d[3] (3575:3575:3575) (3497:3497:3497))
        (PORT d[4] (4204:4204:4204) (4107:4107:4107))
        (PORT d[5] (3152:3152:3152) (3077:3077:3077))
        (PORT d[6] (4068:4068:4068) (4070:4070:4070))
        (PORT d[7] (4866:4866:4866) (4809:4809:4809))
        (PORT d[8] (3114:3114:3114) (2969:2969:2969))
        (PORT d[9] (5933:5933:5933) (5779:5779:5779))
        (PORT d[10] (3906:3906:3906) (3798:3798:3798))
        (PORT d[11] (2862:2862:2862) (2760:2760:2760))
        (PORT d[12] (4672:4672:4672) (4657:4657:4657))
        (PORT clk (2237:2237:2237) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2229:2229:2229))
        (PORT d[0] (2365:2365:2365) (2208:2208:2208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2224:2224:2224))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2749:2749:2749) (2734:2734:2734))
        (PORT clk (3118:3118:3118) (3150:3150:3150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5052:5052:5052) (5111:5111:5111))
        (PORT d[1] (3340:3340:3340) (3309:3309:3309))
        (PORT d[2] (3312:3312:3312) (3230:3230:3230))
        (PORT d[3] (3378:3378:3378) (3488:3488:3488))
        (PORT d[4] (3995:3995:3995) (3950:3950:3950))
        (PORT d[5] (4218:4218:4218) (4188:4188:4188))
        (PORT d[6] (3069:3069:3069) (3063:3063:3063))
        (PORT d[7] (2808:2808:2808) (2805:2805:2805))
        (PORT d[8] (3236:3236:3236) (3186:3186:3186))
        (PORT d[9] (5247:5247:5247) (4940:4940:4940))
        (PORT d[10] (5092:5092:5092) (4938:4938:4938))
        (PORT d[11] (3169:3169:3169) (3211:3211:3211))
        (PORT d[12] (2765:2765:2765) (2804:2804:2804))
        (PORT clk (3115:3115:3115) (3146:3146:3146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2296:2296:2296))
        (PORT clk (3115:3115:3115) (3146:3146:3146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3118:3118:3118) (3150:3150:3150))
        (PORT d[0] (2916:2916:2916) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3119:3119:3119) (3151:3151:3151))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3119:3119:3119) (3151:3151:3151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3119:3119:3119) (3151:3151:3151))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3119:3119:3119) (3151:3151:3151))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3341:3341:3341) (3289:3289:3289))
        (PORT d[1] (3667:3667:3667) (3747:3747:3747))
        (PORT d[2] (1961:1961:1961) (1894:1894:1894))
        (PORT d[3] (2868:2868:2868) (2868:2868:2868))
        (PORT d[4] (5371:5371:5371) (5430:5430:5430))
        (PORT d[5] (1070:1070:1070) (1059:1059:1059))
        (PORT d[6] (993:993:993) (983:983:983))
        (PORT d[7] (1333:1333:1333) (1296:1296:1296))
        (PORT d[8] (1969:1969:1969) (1919:1919:1919))
        (PORT d[9] (1029:1029:1029) (1007:1007:1007))
        (PORT d[10] (1290:1290:1290) (1249:1249:1249))
        (PORT d[11] (6233:6233:6233) (6144:6144:6144))
        (PORT d[12] (1966:1966:1966) (1904:1904:1904))
        (PORT clk (2216:2216:2216) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2209:2209:2209))
        (PORT d[0] (1057:1057:1057) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2204:2204:2204))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1576:1576:1576) (1488:1488:1488))
        (PORT datab (335:335:335) (427:427:427))
        (PORT datac (929:929:929) (859:859:859))
        (PORT datad (1038:1038:1038) (1033:1033:1033))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3508:3508:3508) (3546:3546:3546))
        (PORT clk (3251:3251:3251) (3303:3303:3303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3908:3908:3908) (3854:3854:3854))
        (PORT d[1] (3077:3077:3077) (3079:3079:3079))
        (PORT d[2] (4649:4649:4649) (4561:4561:4561))
        (PORT d[3] (3252:3252:3252) (3294:3294:3294))
        (PORT d[4] (3730:3730:3730) (3694:3694:3694))
        (PORT d[5] (4996:4996:4996) (4976:4976:4976))
        (PORT d[6] (4782:4782:4782) (4776:4776:4776))
        (PORT d[7] (2820:2820:2820) (2846:2846:2846))
        (PORT d[8] (3749:3749:3749) (3766:3766:3766))
        (PORT d[9] (5643:5643:5643) (5596:5596:5596))
        (PORT d[10] (5154:5154:5154) (5041:5041:5041))
        (PORT d[11] (3188:3188:3188) (3215:3215:3215))
        (PORT d[12] (5565:5565:5565) (5483:5483:5483))
        (PORT clk (3248:3248:3248) (3299:3299:3299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2558:2558:2558) (2557:2557:2557))
        (PORT clk (3248:3248:3248) (3299:3299:3299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3251:3251:3251) (3303:3303:3303))
        (PORT d[0] (3101:3101:3101) (3111:3111:3111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3252:3252:3252) (3304:3304:3304))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3252:3252:3252) (3304:3304:3304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3252:3252:3252) (3304:3304:3304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3252:3252:3252) (3304:3304:3304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4894:4894:4894) (4905:4905:4905))
        (PORT d[1] (2347:2347:2347) (2439:2439:2439))
        (PORT d[2] (5609:5609:5609) (5400:5400:5400))
        (PORT d[3] (4318:4318:4318) (4256:4256:4256))
        (PORT d[4] (5480:5480:5480) (5353:5353:5353))
        (PORT d[5] (4136:4136:4136) (4044:4044:4044))
        (PORT d[6] (4822:4822:4822) (4846:4846:4846))
        (PORT d[7] (4811:4811:4811) (4750:4750:4750))
        (PORT d[8] (4347:4347:4347) (4199:4199:4199))
        (PORT d[9] (6430:6430:6430) (6301:6301:6301))
        (PORT d[10] (3353:3353:3353) (3251:3251:3251))
        (PORT d[11] (4239:4239:4239) (4138:4138:4138))
        (PORT d[12] (5048:5048:5048) (4881:4881:4881))
        (PORT clk (2180:2180:2180) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2170:2170:2170))
        (PORT d[0] (2010:2010:2010) (1983:1983:1983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2165:2165:2165))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3328:3328:3328) (3315:3315:3315))
        (PORT clk (3474:3474:3474) (3486:3486:3486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4145:4145:4145) (4063:4063:4063))
        (PORT d[1] (3716:3716:3716) (3695:3695:3695))
        (PORT d[2] (4267:4267:4267) (4178:4178:4178))
        (PORT d[3] (2993:2993:2993) (3078:3078:3078))
        (PORT d[4] (4506:4506:4506) (4505:4505:4505))
        (PORT d[5] (4610:4610:4610) (4579:4579:4579))
        (PORT d[6] (3119:3119:3119) (3119:3119:3119))
        (PORT d[7] (4042:4042:4042) (4019:4019:4019))
        (PORT d[8] (3971:3971:3971) (3966:3966:3966))
        (PORT d[9] (4847:4847:4847) (4755:4755:4755))
        (PORT d[10] (4908:4908:4908) (4805:4805:4805))
        (PORT d[11] (3291:3291:3291) (3366:3366:3366))
        (PORT d[12] (4972:4972:4972) (4811:4811:4811))
        (PORT clk (3471:3471:3471) (3482:3482:3482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3111:3111:3111) (3038:3038:3038))
        (PORT clk (3471:3471:3471) (3482:3482:3482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3474:3474:3474) (3486:3486:3486))
        (PORT d[0] (3654:3654:3654) (3592:3592:3592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3475:3475:3475) (3487:3487:3487))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3475:3475:3475) (3487:3487:3487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3475:3475:3475) (3487:3487:3487))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3475:3475:3475) (3487:3487:3487))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3649:3649:3649) (3573:3573:3573))
        (PORT d[1] (2934:2934:2934) (2988:2988:2988))
        (PORT d[2] (2987:2987:2987) (2923:2923:2923))
        (PORT d[3] (2192:2192:2192) (2233:2233:2233))
        (PORT d[4] (4837:4837:4837) (4960:4960:4960))
        (PORT d[5] (4015:4015:4015) (3970:3970:3970))
        (PORT d[6] (4523:4523:4523) (4569:4569:4569))
        (PORT d[7] (3061:3061:3061) (2928:2928:2928))
        (PORT d[8] (4550:4550:4550) (4341:4341:4341))
        (PORT d[9] (6263:6263:6263) (6079:6079:6079))
        (PORT d[10] (2105:2105:2105) (2012:2012:2012))
        (PORT d[11] (5554:5554:5554) (5393:5393:5393))
        (PORT d[12] (3715:3715:3715) (3565:3565:3565))
        (PORT clk (2191:2191:2191) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2181:2181:2181))
        (PORT d[0] (1176:1176:1176) (1110:1110:1110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2176:2176:2176))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (2840:2840:2840) (2747:2747:2747))
        (PORT datac (299:299:299) (394:394:394))
        (PORT datad (1608:1608:1608) (1440:1440:1440))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (1055:1055:1055) (1063:1063:1063))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1209:1209:1209))
        (PORT datab (297:297:297) (361:361:361))
        (PORT datac (1126:1126:1126) (1142:1142:1142))
        (PORT datad (863:863:863) (800:800:800))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_DATA\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (846:846:846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|red\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1598:1598:1598) (1632:1632:1632))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|red\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2648:2648:2648))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1018:1018:1018) (971:971:971))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2143:2143:2143) (2067:2067:2067))
        (PORT clk (2821:2821:2821) (2850:2850:2850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2174:2174:2174) (2085:2085:2085))
        (PORT d[1] (3337:3337:3337) (3290:3290:3290))
        (PORT d[2] (1632:1632:1632) (1559:1559:1559))
        (PORT d[3] (3152:3152:3152) (3031:3031:3031))
        (PORT d[4] (4043:4043:4043) (3997:3997:3997))
        (PORT d[5] (3836:3836:3836) (3779:3779:3779))
        (PORT d[6] (3689:3689:3689) (3626:3626:3626))
        (PORT d[7] (2073:2073:2073) (2077:2077:2077))
        (PORT d[8] (3650:3650:3650) (3618:3618:3618))
        (PORT d[9] (2805:2805:2805) (2707:2707:2707))
        (PORT d[10] (4331:4331:4331) (4156:4156:4156))
        (PORT d[11] (3415:3415:3415) (3374:3374:3374))
        (PORT d[12] (2850:2850:2850) (2739:2739:2739))
        (PORT clk (2818:2818:2818) (2846:2846:2846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (1782:1782:1782))
        (PORT clk (2818:2818:2818) (2846:2846:2846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2850:2850:2850))
        (PORT d[0] (2472:2472:2472) (2336:2336:2336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2851:2851:2851))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2851:2851:2851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2851:2851:2851))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2851:2851:2851))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1608:1608:1608) (1568:1568:1568))
        (PORT d[1] (2750:2750:2750) (2722:2722:2722))
        (PORT d[2] (2421:2421:2421) (2394:2394:2394))
        (PORT d[3] (4058:4058:4058) (3905:3905:3905))
        (PORT d[4] (3498:3498:3498) (3482:3482:3482))
        (PORT d[5] (1920:1920:1920) (1854:1854:1854))
        (PORT d[6] (3670:3670:3670) (3629:3629:3629))
        (PORT d[7] (6203:6203:6203) (6127:6127:6127))
        (PORT d[8] (4480:4480:4480) (4496:4496:4496))
        (PORT d[9] (6677:6677:6677) (6516:6516:6516))
        (PORT d[10] (4194:4194:4194) (4041:4041:4041))
        (PORT d[11] (4374:4374:4374) (4189:4189:4189))
        (PORT d[12] (4635:4635:4635) (4679:4679:4679))
        (PORT clk (2182:2182:2182) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2174:2174:2174))
        (PORT d[0] (3464:3464:3464) (3343:3343:3343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2169:2169:2169))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2283:2283:2283) (2235:2235:2235))
        (PORT clk (3096:3096:3096) (3095:3095:3095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5301:5301:5301) (5323:5323:5323))
        (PORT d[1] (2898:2898:2898) (2838:2838:2838))
        (PORT d[2] (2985:2985:2985) (2880:2880:2880))
        (PORT d[3] (2528:2528:2528) (2440:2440:2440))
        (PORT d[4] (4071:4071:4071) (3967:3967:3967))
        (PORT d[5] (3486:3486:3486) (3439:3439:3439))
        (PORT d[6] (2710:2710:2710) (2673:2673:2673))
        (PORT d[7] (3061:3061:3061) (3065:3065:3065))
        (PORT d[8] (3008:3008:3008) (3006:3006:3006))
        (PORT d[9] (2673:2673:2673) (2546:2546:2546))
        (PORT d[10] (3989:3989:3989) (3824:3824:3824))
        (PORT d[11] (3137:3137:3137) (3157:3157:3157))
        (PORT d[12] (3007:3007:3007) (3026:3026:3026))
        (PORT clk (3093:3093:3093) (3091:3091:3091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (1981:1981:1981))
        (PORT clk (3093:3093:3093) (3091:3091:3091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3096:3096:3096) (3095:3095:3095))
        (PORT d[0] (2593:2593:2593) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3097:3097:3097) (3096:3096:3096))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3097:3097:3097) (3096:3096:3096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3097:3097:3097) (3096:3096:3096))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3097:3097:3097) (3096:3096:3096))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (726:726:726) (729:729:729))
        (PORT d[1] (1564:1564:1564) (1513:1513:1513))
        (PORT d[2] (1378:1378:1378) (1346:1346:1346))
        (PORT d[3] (1932:1932:1932) (1870:1870:1870))
        (PORT d[4] (1324:1324:1324) (1294:1294:1294))
        (PORT d[5] (1559:1559:1559) (1498:1498:1498))
        (PORT d[6] (2998:2998:2998) (2973:2973:2973))
        (PORT d[7] (1593:1593:1593) (1541:1541:1541))
        (PORT d[8] (3361:3361:3361) (3326:3326:3326))
        (PORT d[9] (4965:4965:4965) (4771:4771:4771))
        (PORT d[10] (2616:2616:2616) (2514:2514:2514))
        (PORT d[11] (3377:3377:3377) (3239:3239:3239))
        (PORT d[12] (3537:3537:3537) (3588:3588:3588))
        (PORT clk (2194:2194:2194) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2186:2186:2186))
        (PORT d[0] (763:763:763) (661:661:661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2181:2181:2181))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (863:863:863))
        (PORT datab (1590:1590:1590) (1475:1475:1475))
        (PORT datac (957:957:957) (879:879:879))
        (PORT datad (663:663:663) (682:682:682))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2252:2252:2252))
        (PORT clk (2267:2267:2267) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2414:2414:2414))
        (PORT d[1] (3278:3278:3278) (3241:3241:3241))
        (PORT d[2] (5001:5001:5001) (4948:4948:4948))
        (PORT d[3] (4091:4091:4091) (3836:3836:3836))
        (PORT d[4] (1838:1838:1838) (1736:1736:1736))
        (PORT d[5] (2333:2333:2333) (2203:2203:2203))
        (PORT d[6] (2050:2050:2050) (1934:1934:1934))
        (PORT d[7] (2278:2278:2278) (2246:2246:2246))
        (PORT d[8] (2581:2581:2581) (2548:2548:2548))
        (PORT d[9] (4066:4066:4066) (3947:3947:3947))
        (PORT d[10] (3217:3217:3217) (3113:3113:3113))
        (PORT d[11] (4052:4052:4052) (4013:4013:4013))
        (PORT d[12] (5620:5620:5620) (5440:5440:5440))
        (PORT clk (2264:2264:2264) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1937:1937:1937) (1832:1832:1832))
        (PORT clk (2264:2264:2264) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2228:2228:2228))
        (PORT d[0] (2513:2513:2513) (2426:2426:2426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5352:5352:5352) (5272:5272:5272))
        (PORT d[1] (3337:3337:3337) (3291:3291:3291))
        (PORT d[2] (2793:2793:2793) (2805:2805:2805))
        (PORT d[3] (4747:4747:4747) (4588:4588:4588))
        (PORT d[4] (4992:4992:4992) (4910:4910:4910))
        (PORT d[5] (3886:3886:3886) (3837:3837:3837))
        (PORT d[6] (4487:4487:4487) (4482:4482:4482))
        (PORT d[7] (3767:3767:3767) (3675:3675:3675))
        (PORT d[8] (4765:4765:4765) (4744:4744:4744))
        (PORT d[9] (6359:6359:6359) (6209:6209:6209))
        (PORT d[10] (4210:4210:4210) (4050:4050:4050))
        (PORT d[11] (3766:3766:3766) (3679:3679:3679))
        (PORT d[12] (4167:4167:4167) (4057:4057:4057))
        (PORT clk (2184:2184:2184) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2176:2176:2176))
        (PORT d[0] (4423:4423:4423) (4321:4321:4321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2171:2171:2171))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2633:2633:2633) (2614:2614:2614))
        (PORT clk (2585:2585:2585) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2475:2475:2475))
        (PORT d[1] (4019:4019:4019) (4006:4006:4006))
        (PORT d[2] (5642:5642:5642) (5564:5564:5564))
        (PORT d[3] (4570:4570:4570) (4348:4348:4348))
        (PORT d[4] (5079:5079:5079) (5066:5066:5066))
        (PORT d[5] (3743:3743:3743) (3651:3651:3651))
        (PORT d[6] (3047:3047:3047) (2924:2924:2924))
        (PORT d[7] (2037:2037:2037) (2028:2028:2028))
        (PORT d[8] (2931:2931:2931) (2884:2884:2884))
        (PORT d[9] (3971:3971:3971) (3837:3837:3837))
        (PORT d[10] (4141:4141:4141) (4017:4017:4017))
        (PORT d[11] (2742:2742:2742) (2757:2757:2757))
        (PORT d[12] (3245:3245:3245) (3213:3213:3213))
        (PORT clk (2582:2582:2582) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2009:2009:2009) (1956:1956:1956))
        (PORT clk (2582:2582:2582) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2585:2585:2585) (2543:2543:2543))
        (PORT d[0] (2512:2512:2512) (2447:2447:2447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2586:2586:2586) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2586:2586:2586) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2586:2586:2586) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2586:2586:2586) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3724:3724:3724) (3674:3674:3674))
        (PORT d[1] (5051:5051:5051) (4984:4984:4984))
        (PORT d[2] (3788:3788:3788) (3767:3767:3767))
        (PORT d[3] (5757:5757:5757) (5568:5568:5568))
        (PORT d[4] (4687:4687:4687) (4722:4722:4722))
        (PORT d[5] (4106:4106:4106) (4096:4096:4096))
        (PORT d[6] (5379:5379:5379) (5220:5220:5220))
        (PORT d[7] (2593:2593:2593) (2553:2553:2553))
        (PORT d[8] (3646:3646:3646) (3595:3595:3595))
        (PORT d[9] (6014:6014:6014) (5824:5824:5824))
        (PORT d[10] (6169:6169:6169) (6095:6095:6095))
        (PORT d[11] (3712:3712:3712) (3604:3604:3604))
        (PORT d[12] (2348:2348:2348) (2334:2334:2334))
        (PORT clk (2215:2215:2215) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2207:2207:2207))
        (PORT d[0] (2173:2173:2173) (2089:2089:2089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2202:2202:2202))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (3059:3059:3059) (2897:2897:2897))
        (PORT datac (2794:2794:2794) (2584:2584:2584))
        (PORT datad (667:667:667) (686:686:686))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3520:3520:3520) (3588:3588:3588))
        (PORT clk (3096:3096:3096) (3135:3135:3135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4946:4946:4946) (4990:4990:4990))
        (PORT d[1] (2600:2600:2600) (2564:2564:2564))
        (PORT d[2] (2983:2983:2983) (2883:2883:2883))
        (PORT d[3] (4064:4064:4064) (4152:4152:4152))
        (PORT d[4] (3564:3564:3564) (3507:3507:3507))
        (PORT d[5] (3548:3548:3548) (3507:3507:3507))
        (PORT d[6] (2686:2686:2686) (2647:2647:2647))
        (PORT d[7] (3062:3062:3062) (3065:3065:3065))
        (PORT d[8] (2672:2672:2672) (2677:2677:2677))
        (PORT d[9] (3908:3908:3908) (3716:3716:3716))
        (PORT d[10] (4023:4023:4023) (3834:3834:3834))
        (PORT d[11] (2800:2800:2800) (2843:2843:2843))
        (PORT d[12] (3338:3338:3338) (3170:3170:3170))
        (PORT clk (3093:3093:3093) (3131:3131:3131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1968:1968:1968) (1899:1899:1899))
        (PORT clk (3093:3093:3093) (3131:3131:3131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3096:3096:3096) (3135:3135:3135))
        (PORT d[0] (2511:2511:2511) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3097:3097:3097) (3136:3136:3136))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3097:3097:3097) (3136:3136:3136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3097:3097:3097) (3136:3136:3136))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3097:3097:3097) (3136:3136:3136))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1399:1399:1399) (1363:1363:1363))
        (PORT d[1] (1060:1060:1060) (1050:1050:1050))
        (PORT d[2] (1390:1390:1390) (1371:1371:1371))
        (PORT d[3] (1962:1962:1962) (1910:1910:1910))
        (PORT d[4] (1348:1348:1348) (1315:1315:1315))
        (PORT d[5] (5297:5297:5297) (5239:5239:5239))
        (PORT d[6] (2699:2699:2699) (2687:2687:2687))
        (PORT d[7] (5076:5076:5076) (5057:5057:5057))
        (PORT d[8] (3344:3344:3344) (3308:3308:3308))
        (PORT d[9] (4924:4924:4924) (4726:4726:4726))
        (PORT d[10] (2638:2638:2638) (2538:2538:2538))
        (PORT d[11] (2797:2797:2797) (2693:2693:2693))
        (PORT d[12] (3280:3280:3280) (3343:3343:3343))
        (PORT clk (2210:2210:2210) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2201:2201:2201))
        (PORT d[0] (1919:1919:1919) (1743:1743:1743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2196:2196:2196))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2258:2258:2258))
        (PORT clk (2495:2495:2495) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2076:2076:2076) (2094:2094:2094))
        (PORT d[1] (2942:2942:2942) (2902:2902:2902))
        (PORT d[2] (4972:4972:4972) (4931:4931:4931))
        (PORT d[3] (5255:5255:5255) (5017:5017:5017))
        (PORT d[4] (2203:2203:2203) (2091:2091:2091))
        (PORT d[5] (2647:2647:2647) (2512:2512:2512))
        (PORT d[6] (3392:3392:3392) (3268:3268:3268))
        (PORT d[7] (1998:1998:1998) (1985:1985:1985))
        (PORT d[8] (2255:2255:2255) (2230:2230:2230))
        (PORT d[9] (4033:4033:4033) (3912:3912:3912))
        (PORT d[10] (4501:4501:4501) (4371:4371:4371))
        (PORT d[11] (3728:3728:3728) (3703:3703:3703))
        (PORT d[12] (5299:5299:5299) (5135:5135:5135))
        (PORT clk (2492:2492:2492) (2408:2408:2408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1713:1713:1713) (1623:1623:1623))
        (PORT clk (2492:2492:2492) (2408:2408:2408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2412:2412:2412))
        (PORT d[0] (2256:2256:2256) (2177:2177:2177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2413:2413:2413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5654:5654:5654) (5561:5561:5561))
        (PORT d[1] (3638:3638:3638) (3584:3584:3584))
        (PORT d[2] (3103:3103:3103) (3087:3087:3087))
        (PORT d[3] (5078:5078:5078) (4906:4906:4906))
        (PORT d[4] (5334:5334:5334) (5242:5242:5242))
        (PORT d[5] (4215:4215:4215) (4156:4156:4156))
        (PORT d[6] (4414:4414:4414) (4406:4406:4406))
        (PORT d[7] (4089:4089:4089) (3981:3981:3981))
        (PORT d[8] (4984:4984:4984) (4944:4944:4944))
        (PORT d[9] (6671:6671:6671) (6503:6503:6503))
        (PORT d[10] (4543:4543:4543) (4373:4373:4373))
        (PORT d[11] (4334:4334:4334) (4196:4196:4196))
        (PORT d[12] (2669:2669:2669) (2643:2643:2643))
        (PORT clk (2168:2168:2168) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2157:2157:2157))
        (PORT d[0] (2214:2214:2214) (2133:2133:2133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2152:2152:2152))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2344:2344:2344))
        (PORT clk (2169:2169:2169) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2282:2282:2282))
        (PORT d[1] (3188:3188:3188) (3128:3128:3128))
        (PORT d[2] (4610:4610:4610) (4550:4550:4550))
        (PORT d[3] (3348:3348:3348) (3097:3097:3097))
        (PORT d[4] (2361:2361:2361) (2214:2214:2214))
        (PORT d[5] (3255:3255:3255) (3079:3079:3079))
        (PORT d[6] (1825:1825:1825) (1733:1733:1733))
        (PORT d[7] (3302:3302:3302) (3245:3245:3245))
        (PORT d[8] (2180:2180:2180) (2139:2139:2139))
        (PORT d[9] (4318:4318:4318) (4207:4207:4207))
        (PORT d[10] (2233:2233:2233) (2159:2159:2159))
        (PORT d[11] (1759:1759:1759) (1764:1764:1764))
        (PORT d[12] (2212:2212:2212) (2150:2150:2150))
        (PORT clk (2166:2166:2166) (2054:2054:2054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1980:1980:1980) (1891:1891:1891))
        (PORT clk (2166:2166:2166) (2054:2054:2054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2058:2058:2058))
        (PORT d[0] (2496:2496:2496) (2418:2418:2418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2059:2059:2059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4368:4368:4368) (4322:4322:4322))
        (PORT d[1] (2351:2351:2351) (2343:2343:2343))
        (PORT d[2] (2135:2135:2135) (2159:2159:2159))
        (PORT d[3] (3702:3702:3702) (3555:3555:3555))
        (PORT d[4] (3954:3954:3954) (3903:3903:3903))
        (PORT d[5] (3840:3840:3840) (3780:3780:3780))
        (PORT d[6] (3608:3608:3608) (3585:3585:3585))
        (PORT d[7] (2752:2752:2752) (2677:2677:2677))
        (PORT d[8] (3696:3696:3696) (3694:3694:3694))
        (PORT d[9] (5385:5385:5385) (5245:5245:5245))
        (PORT d[10] (4120:4120:4120) (3875:3875:3875))
        (PORT d[11] (4130:4130:4130) (4047:4047:4047))
        (PORT d[12] (3223:3223:3223) (3148:3148:3148))
        (PORT clk (2232:2232:2232) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2223:2223:2223))
        (PORT d[0] (3860:3860:3860) (3631:3631:3631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2218:2218:2218))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1263:1263:1263) (1209:1209:1209))
        (PORT clk (2659:2659:2659) (2632:2632:2632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2088:2088:2088))
        (PORT d[1] (2582:2582:2582) (2513:2513:2513))
        (PORT d[2] (2505:2505:2505) (2395:2395:2395))
        (PORT d[3] (3062:3062:3062) (3056:3056:3056))
        (PORT d[4] (1957:1957:1957) (1894:1894:1894))
        (PORT d[5] (3134:3134:3134) (3065:3065:3065))
        (PORT d[6] (1895:1895:1895) (1869:1869:1869))
        (PORT d[7] (3245:3245:3245) (3315:3315:3315))
        (PORT d[8] (2293:2293:2293) (2256:2256:2256))
        (PORT d[9] (3843:3843:3843) (3722:3722:3722))
        (PORT d[10] (1852:1852:1852) (1763:1763:1763))
        (PORT d[11] (2227:2227:2227) (2126:2126:2126))
        (PORT d[12] (1863:1863:1863) (1792:1792:1792))
        (PORT clk (2656:2656:2656) (2628:2628:2628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1645:1645:1645))
        (PORT clk (2656:2656:2656) (2628:2628:2628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2632:2632:2632))
        (PORT d[0] (2272:2272:2272) (2199:2199:2199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2660:2660:2660) (2633:2633:2633))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2660:2660:2660) (2633:2633:2633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2660:2660:2660) (2633:2633:2633))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2660:2660:2660) (2633:2633:2633))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2476:2476:2476))
        (PORT d[1] (1774:1774:1774) (1776:1776:1776))
        (PORT d[2] (1753:1753:1753) (1738:1738:1738))
        (PORT d[3] (3097:3097:3097) (2972:2972:2972))
        (PORT d[4] (3063:3063:3063) (3027:3027:3027))
        (PORT d[5] (2941:2941:2941) (2918:2918:2918))
        (PORT d[6] (3790:3790:3790) (3817:3817:3817))
        (PORT d[7] (5170:5170:5170) (5115:5115:5115))
        (PORT d[8] (3687:3687:3687) (3700:3700:3700))
        (PORT d[9] (5961:5961:5961) (5805:5805:5805))
        (PORT d[10] (3547:3547:3547) (3417:3417:3417))
        (PORT d[11] (3310:3310:3310) (3149:3149:3149))
        (PORT d[12] (3648:3648:3648) (3726:3726:3726))
        (PORT clk (2230:2230:2230) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2220:2220:2220))
        (PORT d[0] (2650:2650:2650) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2215:2215:2215))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2981:2981:2981) (2814:2814:2814))
        (PORT datab (1048:1048:1048) (1055:1055:1055))
        (PORT datac (657:657:657) (672:672:672))
        (PORT datad (2585:2585:2585) (2488:2488:2488))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1528:1528:1528) (1398:1398:1398))
        (PORT datab (685:685:685) (697:697:697))
        (PORT datac (2709:2709:2709) (2559:2559:2559))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1076:1076:1076))
        (PORT datab (334:334:334) (426:426:426))
        (PORT datac (608:608:608) (551:551:551))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3133:3133:3133) (3185:3185:3185))
        (PORT clk (3495:3495:3495) (3531:3531:3531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3318:3318:3318) (3412:3412:3412))
        (PORT d[1] (3328:3328:3328) (3333:3333:3333))
        (PORT d[2] (4657:4657:4657) (4592:4592:4592))
        (PORT d[3] (4097:4097:4097) (4222:4222:4222))
        (PORT d[4] (4533:4533:4533) (4555:4555:4555))
        (PORT d[5] (4489:4489:4489) (4465:4465:4465))
        (PORT d[6] (2946:2946:2946) (2920:2920:2920))
        (PORT d[7] (2420:2420:2420) (2447:2447:2447))
        (PORT d[8] (3031:3031:3031) (3055:3055:3055))
        (PORT d[9] (4626:4626:4626) (4432:4432:4432))
        (PORT d[10] (4397:4397:4397) (4203:4203:4203))
        (PORT d[11] (2876:2876:2876) (2941:2941:2941))
        (PORT d[12] (4325:4325:4325) (4145:4145:4145))
        (PORT clk (3492:3492:3492) (3527:3527:3527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3135:3135:3135) (3111:3111:3111))
        (PORT clk (3492:3492:3492) (3527:3527:3527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3495:3495:3495) (3531:3531:3531))
        (PORT d[0] (3678:3678:3678) (3665:3665:3665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3496:3496:3496) (3532:3532:3532))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3496:3496:3496) (3532:3532:3532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3496:3496:3496) (3532:3532:3532))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3496:3496:3496) (3532:3532:3532))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2975:2975:2975) (2887:2887:2887))
        (PORT d[1] (2994:2994:2994) (3117:3117:3117))
        (PORT d[2] (3467:3467:3467) (3399:3399:3399))
        (PORT d[3] (3593:3593:3593) (3492:3492:3492))
        (PORT d[4] (3903:3903:3903) (3955:3955:3955))
        (PORT d[5] (3993:3993:3993) (3980:3980:3980))
        (PORT d[6] (2985:2985:2985) (2966:2966:2966))
        (PORT d[7] (3507:3507:3507) (3545:3545:3545))
        (PORT d[8] (3046:3046:3046) (3046:3046:3046))
        (PORT d[9] (3298:3298:3298) (3138:3138:3138))
        (PORT d[10] (4853:4853:4853) (4808:4808:4808))
        (PORT d[11] (4777:4777:4777) (4687:4687:4687))
        (PORT d[12] (3650:3650:3650) (3742:3742:3742))
        (PORT clk (2215:2215:2215) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (PORT d[0] (3495:3495:3495) (3242:3242:3242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2200:2200:2200))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3439:3439:3439) (3485:3485:3485))
        (PORT clk (2908:2908:2908) (2858:2858:2858))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2818:2818:2818) (2856:2856:2856))
        (PORT d[1] (3690:3690:3690) (3666:3666:3666))
        (PORT d[2] (4654:4654:4654) (4601:4601:4601))
        (PORT d[3] (3849:3849:3849) (3643:3643:3643))
        (PORT d[4] (5445:5445:5445) (5429:5429:5429))
        (PORT d[5] (4440:4440:4440) (4356:4356:4356))
        (PORT d[6] (3549:3549:3549) (3464:3464:3464))
        (PORT d[7] (2401:2401:2401) (2417:2417:2417))
        (PORT d[8] (3280:3280:3280) (3250:3250:3250))
        (PORT d[9] (5786:5786:5786) (5656:5656:5656))
        (PORT d[10] (4768:4768:4768) (4621:4621:4621))
        (PORT d[11] (2767:2767:2767) (2786:2786:2786))
        (PORT d[12] (4971:4971:4971) (4798:4798:4798))
        (PORT clk (2905:2905:2905) (2854:2854:2854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (2786:2786:2786))
        (PORT clk (2905:2905:2905) (2854:2854:2854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2908:2908:2908) (2858:2858:2858))
        (PORT d[0] (3430:3430:3430) (3340:3340:3340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2909:2909:2909) (2859:2859:2859))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2909:2909:2909) (2859:2859:2859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2909:2909:2909) (2859:2859:2859))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2909:2909:2909) (2859:2859:2859))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4102:4102:4102) (4055:4055:4055))
        (PORT d[1] (3996:3996:3996) (3950:3950:3950))
        (PORT d[2] (5549:5549:5549) (5398:5398:5398))
        (PORT d[3] (6799:6799:6799) (6589:6589:6589))
        (PORT d[4] (3662:3662:3662) (3725:3725:3725))
        (PORT d[5] (3328:3328:3328) (3323:3323:3323))
        (PORT d[6] (4441:4441:4441) (4319:4319:4319))
        (PORT d[7] (3208:3208:3208) (3165:3165:3165))
        (PORT d[8] (4068:4068:4068) (4068:4068:4068))
        (PORT d[9] (5001:5001:5001) (4838:4838:4838))
        (PORT d[10] (4775:4775:4775) (4719:4719:4719))
        (PORT d[11] (4501:4501:4501) (4419:4419:4419))
        (PORT d[12] (2791:2791:2791) (2798:2798:2798))
        (PORT clk (2222:2222:2222) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2215:2215:2215))
        (PORT d[0] (5304:5304:5304) (4996:4996:4996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2210:2210:2210))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (708:708:708))
        (PORT datab (1658:1658:1658) (1595:1595:1595))
        (PORT datac (957:957:957) (945:945:945))
        (PORT datad (2389:2389:2389) (2263:2263:2263))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2694:2694:2694) (2683:2683:2683))
        (PORT clk (3245:3245:3245) (3298:3298:3298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4027:4027:4027) (4111:4111:4111))
        (PORT d[1] (3716:3716:3716) (3746:3746:3746))
        (PORT d[2] (3608:3608:3608) (3550:3550:3550))
        (PORT d[3] (3355:3355:3355) (3450:3450:3450))
        (PORT d[4] (3812:3812:3812) (3823:3823:3823))
        (PORT d[5] (5277:5277:5277) (5253:5253:5253))
        (PORT d[6] (3378:3378:3378) (3356:3356:3356))
        (PORT d[7] (2423:2423:2423) (2443:2443:2443))
        (PORT d[8] (3696:3696:3696) (3731:3731:3731))
        (PORT d[9] (4388:4388:4388) (4134:4134:4134))
        (PORT d[10] (5189:5189:5189) (5061:5061:5061))
        (PORT d[11] (2708:2708:2708) (2726:2726:2726))
        (PORT d[12] (4048:4048:4048) (3929:3929:3929))
        (PORT clk (3242:3242:3242) (3294:3294:3294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2346:2346:2346))
        (PORT clk (3242:3242:3242) (3294:3294:3294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3245:3245:3245) (3298:3298:3298))
        (PORT d[0] (2959:2959:2959) (2900:2900:2900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3246:3246:3246) (3299:3299:3299))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3246:3246:3246) (3299:3299:3299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3246:3246:3246) (3299:3299:3299))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3246:3246:3246) (3299:3299:3299))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2689:2689:2689) (2648:2648:2648))
        (PORT d[1] (2989:2989:2989) (3087:3087:3087))
        (PORT d[2] (2297:2297:2297) (2218:2218:2218))
        (PORT d[3] (1854:1854:1854) (1895:1895:1895))
        (PORT d[4] (4390:4390:4390) (4484:4484:4484))
        (PORT d[5] (3140:3140:3140) (3071:3071:3071))
        (PORT d[6] (3442:3442:3442) (3478:3478:3478))
        (PORT d[7] (4486:4486:4486) (4540:4540:4540))
        (PORT d[8] (3792:3792:3792) (3829:3829:3829))
        (PORT d[9] (4050:4050:4050) (3880:3880:3880))
        (PORT d[10] (4902:4902:4902) (4878:4878:4878))
        (PORT d[11] (5252:5252:5252) (5208:5208:5208))
        (PORT d[12] (5580:5580:5580) (5625:5625:5625))
        (PORT clk (2249:2249:2249) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2239:2239:2239))
        (PORT d[0] (2843:2843:2843) (2777:2777:2777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2234:2234:2234))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2780:2780:2780) (2813:2813:2813))
        (PORT clk (3526:3526:3526) (3576:3576:3576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3321:3321:3321) (3418:3418:3418))
        (PORT d[1] (4187:4187:4187) (4127:4127:4127))
        (PORT d[2] (4333:4333:4333) (4257:4257:4257))
        (PORT d[3] (4062:4062:4062) (4166:4166:4166))
        (PORT d[4] (4628:4628:4628) (4581:4581:4581))
        (PORT d[5] (4543:4543:4543) (4525:4525:4525))
        (PORT d[6] (3628:3628:3628) (3588:3588:3588))
        (PORT d[7] (2433:2433:2433) (2444:2444:2444))
        (PORT d[8] (3961:3961:3961) (3968:3968:3968))
        (PORT d[9] (5922:5922:5922) (5879:5879:5879))
        (PORT d[10] (5379:5379:5379) (5202:5202:5202))
        (PORT d[11] (2788:2788:2788) (2844:2844:2844))
        (PORT d[12] (4428:4428:4428) (4296:4296:4296))
        (PORT clk (3523:3523:3523) (3572:3572:3572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2724:2724:2724) (2637:2637:2637))
        (PORT clk (3523:3523:3523) (3572:3572:3572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3526:3526:3526) (3576:3576:3576))
        (PORT d[0] (3267:3267:3267) (3191:3191:3191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3527:3527:3527) (3577:3577:3577))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3527:3527:3527) (3577:3577:3577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3527:3527:3527) (3577:3577:3577))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3527:3527:3527) (3577:3577:3577))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4054:4054:4054) (3861:3861:3861))
        (PORT d[1] (3235:3235:3235) (3300:3300:3300))
        (PORT d[2] (4250:4250:4250) (4142:4142:4142))
        (PORT d[3] (2197:2197:2197) (2251:2251:2251))
        (PORT d[4] (3669:3669:3669) (3749:3749:3749))
        (PORT d[5] (3393:3393:3393) (3420:3420:3420))
        (PORT d[6] (3483:3483:3483) (3512:3512:3512))
        (PORT d[7] (3816:3816:3816) (3892:3892:3892))
        (PORT d[8] (3517:3517:3517) (3540:3540:3540))
        (PORT d[9] (3378:3378:3378) (3229:3229:3229))
        (PORT d[10] (4820:4820:4820) (4790:4790:4790))
        (PORT d[11] (4584:4584:4584) (4558:4558:4558))
        (PORT d[12] (4685:4685:4685) (4783:4783:4783))
        (PORT clk (2234:2234:2234) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2224:2224:2224))
        (PORT d[0] (3449:3449:3449) (3174:3174:3174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2219:2219:2219))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (798:798:798))
        (PORT datab (1050:1050:1050) (1058:1058:1058))
        (PORT datac (1769:1769:1769) (1630:1630:1630))
        (PORT datad (1867:1867:1867) (1795:1795:1795))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3493:3493:3493) (3555:3555:3555))
        (PORT clk (2955:2955:2955) (2931:2931:2931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2458:2458:2458) (2496:2496:2496))
        (PORT d[1] (3354:3354:3354) (3342:3342:3342))
        (PORT d[2] (5077:5077:5077) (5042:5042:5042))
        (PORT d[3] (5398:5398:5398) (5098:5098:5098))
        (PORT d[4] (5141:5141:5141) (5144:5144:5144))
        (PORT d[5] (4089:4089:4089) (4032:4032:4032))
        (PORT d[6] (3177:3177:3177) (3099:3099:3099))
        (PORT d[7] (2403:2403:2403) (2413:2413:2413))
        (PORT d[8] (3217:3217:3217) (3178:3178:3178))
        (PORT d[9] (5466:5466:5466) (5352:5352:5352))
        (PORT d[10] (4465:4465:4465) (4364:4364:4364))
        (PORT d[11] (3212:3212:3212) (3172:3172:3172))
        (PORT d[12] (4961:4961:4961) (4790:4790:4790))
        (PORT clk (2952:2952:2952) (2927:2927:2927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2617:2617:2617) (2527:2527:2527))
        (PORT clk (2952:2952:2952) (2927:2927:2927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2955:2955:2955) (2931:2931:2931))
        (PORT d[0] (2891:2891:2891) (2833:2833:2833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (2932:2932:2932))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (2932:2932:2932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (2932:2932:2932))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (2932:2932:2932))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3765:3765:3765) (3727:3727:3727))
        (PORT d[1] (3639:3639:3639) (3597:3597:3597))
        (PORT d[2] (5197:5197:5197) (5053:5053:5053))
        (PORT d[3] (7141:7141:7141) (6921:6921:6921))
        (PORT d[4] (3594:3594:3594) (3666:3666:3666))
        (PORT d[5] (4057:4057:4057) (4061:4061:4061))
        (PORT d[6] (4109:4109:4109) (3998:3998:3998))
        (PORT d[7] (2846:2846:2846) (2824:2824:2824))
        (PORT d[8] (3737:3737:3737) (3744:3744:3744))
        (PORT d[9] (4662:4662:4662) (4506:4506:4506))
        (PORT d[10] (4465:4465:4465) (4424:4424:4424))
        (PORT d[11] (4168:4168:4168) (4096:4096:4096))
        (PORT d[12] (2762:2762:2762) (2770:2770:2770))
        (PORT clk (2217:2217:2217) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2208:2208:2208))
        (PORT d[0] (4964:4964:4964) (4672:4672:4672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2203:2203:2203))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2581:2581:2581) (2506:2506:2506))
        (PORT clk (3090:3090:3090) (3089:3089:3089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5312:5312:5312) (5322:5322:5322))
        (PORT d[1] (2612:2612:2612) (2579:2579:2579))
        (PORT d[2] (3242:3242:3242) (3115:3115:3115))
        (PORT d[3] (2801:2801:2801) (2699:2699:2699))
        (PORT d[4] (3978:3978:3978) (3922:3922:3922))
        (PORT d[5] (3498:3498:3498) (3452:3452:3452))
        (PORT d[6] (3349:3349:3349) (3286:3286:3286))
        (PORT d[7] (2046:2046:2046) (2053:2053:2053))
        (PORT d[8] (3278:3278:3278) (3261:3261:3261))
        (PORT d[9] (2381:2381:2381) (2266:2266:2266))
        (PORT d[10] (2497:2497:2497) (2400:2400:2400))
        (PORT d[11] (3056:3056:3056) (3040:3040:3040))
        (PORT d[12] (3660:3660:3660) (3481:3481:3481))
        (PORT clk (3087:3087:3087) (3085:3085:3085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1307:1307:1307) (1203:1203:1203))
        (PORT clk (3087:3087:3087) (3085:3085:3085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3090:3090:3090) (3089:3089:3089))
        (PORT d[0] (1850:1850:1850) (1757:1757:1757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3091:3091:3091) (3090:3090:3090))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3091:3091:3091) (3090:3090:3090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3091:3091:3091) (3090:3090:3090))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3091:3091:3091) (3090:3090:3090))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1357:1357:1357) (1317:1317:1317))
        (PORT d[1] (1036:1036:1036) (1040:1040:1040))
        (PORT d[2] (2698:2698:2698) (2654:2654:2654))
        (PORT d[3] (1632:1632:1632) (1588:1588:1588))
        (PORT d[4] (970:970:970) (950:950:950))
        (PORT d[5] (1267:1267:1267) (1220:1220:1220))
        (PORT d[6] (3006:3006:3006) (2982:2982:2982))
        (PORT d[7] (1723:1723:1723) (1617:1617:1617))
        (PORT d[8] (3673:3673:3673) (3623:3623:3623))
        (PORT d[9] (4969:4969:4969) (4773:4773:4773))
        (PORT d[10] (2504:2504:2504) (2394:2394:2394))
        (PORT d[11] (3422:3422:3422) (3279:3279:3279))
        (PORT d[12] (1243:1243:1243) (1202:1202:1202))
        (PORT clk (2188:2188:2188) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2180:2180:2180))
        (PORT d[0] (3335:3335:3335) (3192:3192:3192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2175:2175:2175))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2181:2181:2181) (2200:2200:2200))
        (PORT datab (1019:1019:1019) (953:953:953))
        (PORT datac (957:957:957) (945:945:945))
        (PORT datad (652:652:652) (669:669:669))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1868:1868:1868) (1811:1811:1811))
        (PORT clk (2822:2822:2822) (2851:2851:2851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2102:2102:2102))
        (PORT d[1] (3337:3337:3337) (3289:3289:3289))
        (PORT d[2] (1922:1922:1922) (1845:1845:1845))
        (PORT d[3] (2525:2525:2525) (2440:2440:2440))
        (PORT d[4] (3719:3719:3719) (3688:3688:3688))
        (PORT d[5] (3822:3822:3822) (3765:3765:3765))
        (PORT d[6] (3376:3376:3376) (3326:3326:3326))
        (PORT d[7] (2034:2034:2034) (2039:2039:2039))
        (PORT d[8] (3611:3611:3611) (3580:3580:3580))
        (PORT d[9] (2444:2444:2444) (2344:2344:2344))
        (PORT d[10] (4331:4331:4331) (4155:4155:4155))
        (PORT d[11] (3389:3389:3389) (3350:3350:3350))
        (PORT d[12] (4288:4288:4288) (4084:4084:4084))
        (PORT clk (2819:2819:2819) (2847:2847:2847))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1615:1615:1615) (1507:1507:1507))
        (PORT clk (2819:2819:2819) (2847:2847:2847))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2851:2851:2851))
        (PORT d[0] (2193:2193:2193) (2084:2084:2084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2823:2823:2823) (2852:2852:2852))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2823:2823:2823) (2852:2852:2852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2823:2823:2823) (2852:2852:2852))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2823:2823:2823) (2852:2852:2852))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1612:1612:1612) (1564:1564:1564))
        (PORT d[1] (3089:3089:3089) (3047:3047:3047))
        (PORT d[2] (2428:2428:2428) (2402:2402:2402))
        (PORT d[3] (4065:4065:4065) (3912:3912:3912))
        (PORT d[4] (3480:3480:3480) (3465:3465:3465))
        (PORT d[5] (1920:1920:1920) (1853:1853:1853))
        (PORT d[6] (3694:3694:3694) (3652:3652:3652))
        (PORT d[7] (6210:6210:6210) (6136:6136:6136))
        (PORT d[8] (4767:4767:4767) (4774:4774:4774))
        (PORT d[9] (6990:6990:6990) (6818:6818:6818))
        (PORT d[10] (4232:4232:4232) (4076:4076:4076))
        (PORT d[11] (4382:4382:4382) (4198:4198:4198))
        (PORT d[12] (3230:3230:3230) (3300:3300:3300))
        (PORT clk (2175:2175:2175) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2166:2166:2166))
        (PORT d[0] (2260:2260:2260) (2196:2196:2196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2161:2161:2161))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3075:3075:3075) (3110:3110:3110))
        (PORT clk (3470:3470:3470) (3488:3488:3488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3669:3669:3669) (3756:3756:3756))
        (PORT d[1] (3375:3375:3375) (3387:3387:3387))
        (PORT d[2] (3958:3958:3958) (3832:3832:3832))
        (PORT d[3] (4114:4114:4114) (4222:4222:4222))
        (PORT d[4] (4165:4165:4165) (4183:4183:4183))
        (PORT d[5] (5168:5168:5168) (5105:5105:5105))
        (PORT d[6] (3331:3331:3331) (3290:3290:3290))
        (PORT d[7] (2696:2696:2696) (2688:2688:2688))
        (PORT d[8] (3029:3029:3029) (3057:3057:3057))
        (PORT d[9] (3970:3970:3970) (3793:3793:3793))
        (PORT d[10] (4087:4087:4087) (3914:3914:3914))
        (PORT d[11] (2796:2796:2796) (2836:2836:2836))
        (PORT d[12] (4631:4631:4631) (4437:4437:4437))
        (PORT clk (3467:3467:3467) (3484:3484:3484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2711:2711:2711) (2657:2657:2657))
        (PORT clk (3467:3467:3467) (3484:3484:3484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3470:3470:3470) (3488:3488:3488))
        (PORT d[0] (3254:3254:3254) (3211:3211:3211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3471:3471:3471) (3489:3489:3489))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3471:3471:3471) (3489:3489:3489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3471:3471:3471) (3489:3489:3489))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3471:3471:3471) (3489:3489:3489))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2570:2570:2570))
        (PORT d[1] (3031:3031:3031) (3150:3150:3150))
        (PORT d[2] (2793:2793:2793) (2747:2747:2747))
        (PORT d[3] (3267:3267:3267) (3175:3175:3175))
        (PORT d[4] (4203:4203:4203) (4244:4244:4244))
        (PORT d[5] (4342:4342:4342) (4321:4321:4321))
        (PORT d[6] (3319:3319:3319) (3289:3289:3289))
        (PORT d[7] (3821:3821:3821) (3855:3855:3855))
        (PORT d[8] (3712:3712:3712) (3693:3693:3693))
        (PORT d[9] (3645:3645:3645) (3471:3471:3471))
        (PORT d[10] (5190:5190:5190) (5139:5139:5139))
        (PORT d[11] (3009:3009:3009) (2864:2864:2864))
        (PORT d[12] (3971:3971:3971) (4054:4054:4054))
        (PORT clk (2220:2220:2220) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2213:2213:2213))
        (PORT d[0] (2159:2159:2159) (2109:2109:2109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2208:2208:2208))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1391:1391:1391) (1319:1319:1319))
        (PORT datac (960:960:960) (948:948:948))
        (PORT datad (1925:1925:1925) (1826:1826:1826))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (371:371:371))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (296:296:296) (390:390:390))
        (PORT datad (799:799:799) (719:719:719))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (668:668:668))
        (PORT datab (297:297:297) (362:362:362))
        (PORT datac (1134:1134:1134) (1170:1170:1170))
        (PORT datad (1038:1038:1038) (1038:1038:1038))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_DATA\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|red\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1492:1492:1492) (1523:1523:1523))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|red\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2648:2648:2648))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1018:1018:1018) (971:971:971))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2349:2349:2349))
        (PORT clk (2309:2309:2309) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2366:2366:2366))
        (PORT d[1] (3295:3295:3295) (3258:3258:3258))
        (PORT d[2] (4988:4988:4988) (4936:4936:4936))
        (PORT d[3] (5262:5262:5262) (5023:5023:5023))
        (PORT d[4] (2194:2194:2194) (2081:2081:2081))
        (PORT d[5] (2334:2334:2334) (2202:2202:2202))
        (PORT d[6] (3404:3404:3404) (3271:3271:3271))
        (PORT d[7] (1979:1979:1979) (1965:1965:1965))
        (PORT d[8] (2548:2548:2548) (2516:2516:2516))
        (PORT d[9] (3957:3957:3957) (3829:3829:3829))
        (PORT d[10] (4870:4870:4870) (4730:4730:4730))
        (PORT d[11] (4044:4044:4044) (4005:4005:4005))
        (PORT d[12] (5614:5614:5614) (5434:5434:5434))
        (PORT clk (2306:2306:2306) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1940:1940:1940) (1827:1827:1827))
        (PORT clk (2306:2306:2306) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2269:2269:2269))
        (PORT d[0] (2483:2483:2483) (2381:2381:2381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5348:5348:5348) (5270:5270:5270))
        (PORT d[1] (3332:3332:3332) (3288:3288:3288))
        (PORT d[2] (2825:2825:2825) (2836:2836:2836))
        (PORT d[3] (4781:4781:4781) (4621:4621:4621))
        (PORT d[4] (4990:4990:4990) (4912:4912:4912))
        (PORT d[5] (4209:4209:4209) (4151:4151:4151))
        (PORT d[6] (3103:3103:3103) (3107:3107:3107))
        (PORT d[7] (3774:3774:3774) (3683:3683:3683))
        (PORT d[8] (4742:4742:4742) (4723:4723:4723))
        (PORT d[9] (6652:6652:6652) (6483:6483:6483))
        (PORT d[10] (4535:4535:4535) (4365:4365:4365))
        (PORT d[11] (4783:4783:4783) (4690:4690:4690))
        (PORT d[12] (2946:2946:2946) (2888:2888:2888))
        (PORT clk (2168:2168:2168) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2157:2157:2157))
        (PORT d[0] (2850:2850:2850) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2152:2152:2152))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2810:2810:2810) (2812:2812:2812))
        (PORT clk (3479:3479:3479) (3482:3482:3482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3674:3674:3674) (3763:3763:3763))
        (PORT d[1] (4502:4502:4502) (4426:4426:4426))
        (PORT d[2] (3984:3984:3984) (3915:3915:3915))
        (PORT d[3] (4108:4108:4108) (4226:4226:4226))
        (PORT d[4] (4410:4410:4410) (4391:4391:4391))
        (PORT d[5] (4903:4903:4903) (4883:4883:4883))
        (PORT d[6] (3984:3984:3984) (3946:3946:3946))
        (PORT d[7] (2792:2792:2792) (2812:2812:2812))
        (PORT d[8] (3706:3706:3706) (3736:3736:3736))
        (PORT d[9] (4718:4718:4718) (4465:4465:4465))
        (PORT d[10] (5714:5714:5714) (5522:5522:5522))
        (PORT d[11] (3196:3196:3196) (3237:3237:3237))
        (PORT d[12] (4078:4078:4078) (3961:3961:3961))
        (PORT clk (3476:3476:3476) (3478:3478:3478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3421:3421:3421) (3368:3368:3368))
        (PORT clk (3476:3476:3476) (3478:3478:3478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3479:3479:3479) (3482:3482:3482))
        (PORT d[0] (3964:3964:3964) (3922:3922:3922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3480:3480:3480) (3483:3483:3483))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3480:3480:3480) (3483:3483:3483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3480:3480:3480) (3483:3483:3483))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3480:3480:3480) (3483:3483:3483))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4394:4394:4394) (4189:4189:4189))
        (PORT d[1] (3595:3595:3595) (3663:3663:3663))
        (PORT d[2] (4544:4544:4544) (4404:4404:4404))
        (PORT d[3] (2577:2577:2577) (2614:2614:2614))
        (PORT d[4] (4063:4063:4063) (4161:4161:4161))
        (PORT d[5] (2796:2796:2796) (2735:2735:2735))
        (PORT d[6] (3468:3468:3468) (3500:3500:3500))
        (PORT d[7] (4163:4163:4163) (4226:4226:4226))
        (PORT d[8] (3789:3789:3789) (3800:3800:3800))
        (PORT d[9] (2173:2173:2173) (2084:2084:2084))
        (PORT d[10] (4559:4559:4559) (4546:4546:4546))
        (PORT d[11] (2530:2530:2530) (2443:2443:2443))
        (PORT d[12] (4353:4353:4353) (4469:4469:4469))
        (PORT clk (2237:2237:2237) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2230:2230:2230))
        (PORT d[0] (2511:2511:2511) (2459:2459:2459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2225:2225:2225))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2950:2950:2950) (3006:3006:3006))
        (PORT clk (3541:3541:3541) (3577:3577:3577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3915:3915:3915) (3867:3867:3867))
        (PORT d[1] (3363:3363:3363) (3354:3354:3354))
        (PORT d[2] (3978:3978:3978) (3913:3913:3913))
        (PORT d[3] (2657:2657:2657) (2738:2738:2738))
        (PORT d[4] (3800:3800:3800) (3816:3816:3816))
        (PORT d[5] (4376:4376:4376) (4385:4385:4385))
        (PORT d[6] (4148:4148:4148) (4159:4159:4159))
        (PORT d[7] (2538:2538:2538) (2573:2573:2573))
        (PORT d[8] (3386:3386:3386) (3416:3416:3416))
        (PORT d[9] (5288:5288:5288) (5249:5249:5249))
        (PORT d[10] (4543:4543:4543) (4446:4446:4446))
        (PORT d[11] (3219:3219:3219) (3241:3241:3241))
        (PORT d[12] (5278:5278:5278) (5209:5209:5209))
        (PORT clk (3538:3538:3538) (3573:3573:3573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2939:2939:2939) (2834:2834:2834))
        (PORT clk (3538:3538:3538) (3573:3573:3573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3541:3541:3541) (3577:3577:3577))
        (PORT d[0] (3166:3166:3166) (3094:3094:3094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3542:3542:3542) (3578:3578:3578))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3542:3542:3542) (3578:3578:3578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3542:3542:3542) (3578:3578:3578))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3542:3542:3542) (3578:3578:3578))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5241:5241:5241) (5239:5239:5239))
        (PORT d[1] (2705:2705:2705) (2792:2792:2792))
        (PORT d[2] (6219:6219:6219) (5979:5979:5979))
        (PORT d[3] (4992:4992:4992) (4906:4906:4906))
        (PORT d[4] (5798:5798:5798) (5663:5663:5663))
        (PORT d[5] (4486:4486:4486) (4385:4385:4385))
        (PORT d[6] (5725:5725:5725) (5705:5705:5705))
        (PORT d[7] (5156:5156:5156) (5084:5084:5084))
        (PORT d[8] (4653:4653:4653) (4492:4492:4492))
        (PORT d[9] (6733:6733:6733) (6597:6597:6597))
        (PORT d[10] (3617:3617:3617) (3507:3507:3507))
        (PORT d[11] (4510:4510:4510) (4389:4389:4389))
        (PORT d[12] (5401:5401:5401) (5225:5225:5225))
        (PORT clk (2146:2146:2146) (2135:2135:2135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2135:2135:2135))
        (PORT d[0] (5597:5597:5597) (5405:5405:5405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2130:2130:2130))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3956:3956:3956) (4035:4035:4035))
        (PORT clk (3092:3092:3092) (3102:3102:3102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3390:3390:3390) (3276:3276:3276))
        (PORT d[1] (3848:3848:3848) (3795:3795:3795))
        (PORT d[2] (4062:4062:4062) (4018:4018:4018))
        (PORT d[3] (2477:2477:2477) (2502:2502:2502))
        (PORT d[4] (2715:2715:2715) (2673:2673:2673))
        (PORT d[5] (4410:4410:4410) (4327:4327:4327))
        (PORT d[6] (4046:4046:4046) (4033:4033:4033))
        (PORT d[7] (2869:2869:2869) (2917:2917:2917))
        (PORT d[8] (3020:3020:3020) (3010:3010:3010))
        (PORT d[9] (5162:5162:5162) (5085:5085:5085))
        (PORT d[10] (4940:4940:4940) (4867:4867:4867))
        (PORT d[11] (2796:2796:2796) (2805:2805:2805))
        (PORT d[12] (3881:3881:3881) (3592:3592:3592))
        (PORT clk (3089:3089:3089) (3098:3098:3098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2255:2255:2255))
        (PORT clk (3089:3089:3089) (3098:3098:3098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3092:3092:3092) (3102:3102:3102))
        (PORT d[0] (2849:2849:2849) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3093:3093:3093) (3103:3103:3103))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3093:3093:3093) (3103:3103:3103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3093:3093:3093) (3103:3103:3103))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3093:3093:3093) (3103:3103:3103))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4223:4223:4223) (4234:4234:4234))
        (PORT d[1] (2780:2780:2780) (2779:2779:2779))
        (PORT d[2] (4048:4048:4048) (3862:3862:3862))
        (PORT d[3] (3531:3531:3531) (3448:3448:3448))
        (PORT d[4] (4512:4512:4512) (4421:4421:4421))
        (PORT d[5] (3521:3521:3521) (3461:3461:3461))
        (PORT d[6] (4209:4209:4209) (4258:4258:4258))
        (PORT d[7] (4334:4334:4334) (4223:4223:4223))
        (PORT d[8] (3328:3328:3328) (3174:3174:3174))
        (PORT d[9] (6385:6385:6385) (6265:6265:6265))
        (PORT d[10] (3470:3470:3470) (3412:3412:3412))
        (PORT d[11] (3562:3562:3562) (3484:3484:3484))
        (PORT d[12] (3326:3326:3326) (3171:3171:3171))
        (PORT clk (2226:2226:2226) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (PORT d[0] (4381:4381:4381) (4260:4260:4260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2210:2210:2210))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2310:2310:2310) (2152:2152:2152))
        (PORT datab (799:799:799) (834:834:834))
        (PORT datac (961:961:961) (962:962:962))
        (PORT datad (2711:2711:2711) (2668:2668:2668))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2776:2776:2776) (2576:2576:2576))
        (PORT datab (797:797:797) (832:832:832))
        (PORT datac (1943:1943:1943) (1867:1867:1867))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3277:3277:3277) (3348:3348:3348))
        (PORT clk (3107:3107:3107) (3117:3117:3117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3550:3550:3550) (3479:3479:3479))
        (PORT d[1] (3401:3401:3401) (3395:3395:3395))
        (PORT d[2] (4416:4416:4416) (4394:4394:4394))
        (PORT d[3] (2584:2584:2584) (2639:2639:2639))
        (PORT d[4] (3385:3385:3385) (3348:3348:3348))
        (PORT d[5] (4306:4306:4306) (4294:4294:4294))
        (PORT d[6] (4764:4764:4764) (4760:4760:4760))
        (PORT d[7] (3164:3164:3164) (3217:3217:3217))
        (PORT d[8] (2720:2720:2720) (2729:2729:2729))
        (PORT d[9] (5071:5071:5071) (4951:4951:4951))
        (PORT d[10] (4900:4900:4900) (4811:4811:4811))
        (PORT d[11] (3057:3057:3057) (3038:3038:3038))
        (PORT d[12] (4259:4259:4259) (3927:3927:3927))
        (PORT clk (3104:3104:3104) (3113:3113:3113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2535:2535:2535) (2522:2522:2522))
        (PORT clk (3104:3104:3104) (3113:3113:3113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3117:3117:3117))
        (PORT d[0] (3077:3077:3077) (3075:3075:3075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3108:3108:3108) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3108:3108:3108) (3118:3118:3118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3108:3108:3108) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3108:3108:3108) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3962:3962:3962) (4014:4014:4014))
        (PORT d[1] (2520:2520:2520) (2596:2596:2596))
        (PORT d[2] (4654:4654:4654) (4481:4481:4481))
        (PORT d[3] (3584:3584:3584) (3531:3531:3531))
        (PORT d[4] (4766:4766:4766) (4652:4652:4652))
        (PORT d[5] (3226:3226:3226) (3187:3187:3187))
        (PORT d[6] (4453:4453:4453) (4463:4463:4463))
        (PORT d[7] (4109:4109:4109) (4059:4059:4059))
        (PORT d[8] (4235:4235:4235) (4043:4043:4043))
        (PORT d[9] (5846:5846:5846) (5763:5763:5763))
        (PORT d[10] (3451:3451:3451) (3352:3352:3352))
        (PORT d[11] (3486:3486:3486) (3392:3392:3392))
        (PORT d[12] (4323:4323:4323) (4175:4175:4175))
        (PORT clk (2210:2210:2210) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2199:2199:2199))
        (PORT d[0] (3664:3664:3664) (3480:3480:3480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3548:3548:3548) (3587:3587:3587))
        (PORT clk (3489:3489:3489) (3544:3544:3544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3210:3210:3210) (3279:3279:3279))
        (PORT d[1] (3362:3362:3362) (3372:3372:3372))
        (PORT d[2] (4558:4558:4558) (4402:4402:4402))
        (PORT d[3] (4052:4052:4052) (4176:4176:4176))
        (PORT d[4] (4530:4530:4530) (4559:4559:4559))
        (PORT d[5] (5793:5793:5793) (5723:5723:5723))
        (PORT d[6] (3038:3038:3038) (3018:3018:3018))
        (PORT d[7] (2442:2442:2442) (2470:2470:2470))
        (PORT d[8] (3021:3021:3021) (3047:3047:3047))
        (PORT d[9] (4614:4614:4614) (4418:4418:4418))
        (PORT d[10] (4407:4407:4407) (4246:4246:4246))
        (PORT d[11] (2887:2887:2887) (2950:2950:2950))
        (PORT d[12] (3374:3374:3374) (3408:3408:3408))
        (PORT clk (3486:3486:3486) (3540:3540:3540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2541:2541:2541))
        (PORT clk (3486:3486:3486) (3540:3540:3540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3489:3489:3489) (3544:3544:3544))
        (PORT d[0] (3162:3162:3162) (3071:3071:3071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3490:3490:3490) (3545:3545:3545))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3490:3490:3490) (3545:3545:3545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3490:3490:3490) (3545:3545:3545))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3490:3490:3490) (3545:3545:3545))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3022:3022:3022) (2935:2935:2935))
        (PORT d[1] (3002:3002:3002) (3121:3121:3121))
        (PORT d[2] (3176:3176:3176) (3144:3144:3144))
        (PORT d[3] (3627:3627:3627) (3534:3534:3534))
        (PORT d[4] (3622:3622:3622) (3701:3701:3701))
        (PORT d[5] (3652:3652:3652) (3646:3646:3646))
        (PORT d[6] (2977:2977:2977) (2957:2957:2957))
        (PORT d[7] (3121:3121:3121) (3163:3163:3163))
        (PORT d[8] (3038:3038:3038) (3037:3037:3037))
        (PORT d[9] (3624:3624:3624) (3444:3444:3444))
        (PORT d[10] (4522:4522:4522) (4483:4483:4483))
        (PORT d[11] (4242:4242:4242) (4181:4181:4181))
        (PORT d[12] (3626:3626:3626) (3715:3715:3715))
        (PORT clk (2210:2210:2210) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2204:2204:2204))
        (PORT d[0] (3182:3182:3182) (2956:2956:2956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2199:2199:2199))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2942:2942:2942) (2998:2998:2998))
        (PORT clk (2707:2707:2707) (2688:2688:2688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3458:3458:3458) (3364:3364:3364))
        (PORT d[1] (3258:3258:3258) (3211:3211:3211))
        (PORT d[2] (4661:4661:4661) (4547:4547:4547))
        (PORT d[3] (2500:2500:2500) (2547:2547:2547))
        (PORT d[4] (3261:3261:3261) (3174:3174:3174))
        (PORT d[5] (4141:4141:4141) (4086:4086:4086))
        (PORT d[6] (2348:2348:2348) (2343:2343:2343))
        (PORT d[7] (3520:3520:3520) (3568:3568:3568))
        (PORT d[8] (2297:2297:2297) (2279:2279:2279))
        (PORT d[9] (4802:4802:4802) (4726:4726:4726))
        (PORT d[10] (4885:4885:4885) (4805:4805:4805))
        (PORT d[11] (2638:2638:2638) (2602:2602:2602))
        (PORT d[12] (2852:2852:2852) (2673:2673:2673))
        (PORT clk (2704:2704:2704) (2684:2684:2684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2354:2354:2354) (2268:2268:2268))
        (PORT clk (2704:2704:2704) (2684:2684:2684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2688:2688:2688))
        (PORT d[0] (2897:2897:2897) (2822:2822:2822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2689:2689:2689))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2689:2689:2689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2689:2689:2689))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2689:2689:2689))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3436:3436:3436) (3300:3300:3300))
        (PORT d[1] (2183:2183:2183) (2229:2229:2229))
        (PORT d[2] (2874:2874:2874) (2761:2761:2761))
        (PORT d[3] (3211:3211:3211) (3141:3141:3141))
        (PORT d[4] (3835:3835:3835) (3751:3751:3751))
        (PORT d[5] (2800:2800:2800) (2730:2730:2730))
        (PORT d[6] (3763:3763:3763) (3781:3781:3781))
        (PORT d[7] (4506:4506:4506) (4467:4467:4467))
        (PORT d[8] (2647:2647:2647) (2558:2558:2558))
        (PORT d[9] (5642:5642:5642) (5507:5507:5507))
        (PORT d[10] (3991:3991:3991) (3894:3894:3894))
        (PORT d[11] (3037:3037:3037) (2886:2886:2886))
        (PORT d[12] (4375:4375:4375) (4363:4363:4363))
        (PORT clk (2248:2248:2248) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2238:2238:2238))
        (PORT d[0] (2772:2772:2772) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2233:2233:2233))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2394:2394:2394))
        (PORT clk (2829:2829:2829) (2858:2858:2858))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2174:2174:2174) (2071:2071:2071))
        (PORT d[1] (3329:3329:3329) (3280:3280:3280))
        (PORT d[2] (1931:1931:1931) (1855:1855:1855))
        (PORT d[3] (2524:2524:2524) (2440:2440:2440))
        (PORT d[4] (3718:3718:3718) (3687:3687:3687))
        (PORT d[5] (3511:3511:3511) (3469:3469:3469))
        (PORT d[6] (3375:3375:3375) (3325:3325:3325))
        (PORT d[7] (2020:2020:2020) (2024:2024:2024))
        (PORT d[8] (3630:3630:3630) (3597:3597:3597))
        (PORT d[9] (2443:2443:2443) (2343:2343:2343))
        (PORT d[10] (3730:3730:3730) (3589:3589:3589))
        (PORT d[11] (3382:3382:3382) (3342:3342:3342))
        (PORT d[12] (3969:3969:3969) (3781:3781:3781))
        (PORT clk (2826:2826:2826) (2854:2854:2854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1612:1612:1612) (1478:1478:1478))
        (PORT clk (2826:2826:2826) (2854:2854:2854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2829:2829:2829) (2858:2858:2858))
        (PORT d[0] (2155:2155:2155) (2032:2032:2032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2859:2859:2859))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2859:2859:2859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2859:2859:2859))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2859:2859:2859))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4134:4134:4134) (3966:3966:3966))
        (PORT d[1] (3104:3104:3104) (3064:3064:3064))
        (PORT d[2] (2454:2454:2454) (2428:2428:2428))
        (PORT d[3] (4062:4062:4062) (3909:3909:3909))
        (PORT d[4] (3481:3481:3481) (3468:3468:3468))
        (PORT d[5] (1913:1913:1913) (1846:1846:1846))
        (PORT d[6] (3718:3718:3718) (3676:3676:3676))
        (PORT d[7] (6539:6539:6539) (6456:6456:6456))
        (PORT d[8] (4771:4771:4771) (4773:4773:4773))
        (PORT d[9] (7011:7011:7011) (6839:6839:6839))
        (PORT d[10] (2949:2949:2949) (2826:2826:2826))
        (PORT d[11] (4375:4375:4375) (4191:4191:4191))
        (PORT d[12] (3559:3559:3559) (3603:3603:3603))
        (PORT clk (2165:2165:2165) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2155:2155:2155))
        (PORT d[0] (1973:1973:1973) (1787:1787:1787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2150:2150:2150))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1022:1022:1022))
        (PORT datab (1645:1645:1645) (1561:1561:1561))
        (PORT datac (980:980:980) (967:967:967))
        (PORT datad (1422:1422:1422) (1308:1308:1308))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2436:2436:2436) (2323:2323:2323))
        (PORT datab (1003:1003:1003) (994:994:994))
        (PORT datac (2997:2997:2997) (2801:2801:2801))
        (PORT datad (349:349:349) (333:333:333))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (2994:2994:2994))
        (PORT clk (2720:2720:2720) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3484:3484:3484) (3394:3394:3394))
        (PORT d[1] (2930:2930:2930) (2907:2907:2907))
        (PORT d[2] (4335:4335:4335) (4220:4220:4220))
        (PORT d[3] (2522:2522:2522) (2578:2578:2578))
        (PORT d[4] (3261:3261:3261) (3177:3177:3177))
        (PORT d[5] (4182:4182:4182) (4135:4135:4135))
        (PORT d[6] (4011:4011:4011) (3988:3988:3988))
        (PORT d[7] (3549:3549:3549) (3600:3600:3600))
        (PORT d[8] (2344:2344:2344) (2327:2327:2327))
        (PORT d[9] (5862:5862:5862) (5741:5741:5741))
        (PORT d[10] (5108:5108:5108) (4996:4996:4996))
        (PORT d[11] (3025:3025:3025) (2971:2971:2971))
        (PORT d[12] (3148:3148:3148) (2960:2960:2960))
        (PORT clk (2717:2717:2717) (2697:2697:2697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2047:2047:2047) (1971:1971:1971))
        (PORT clk (2717:2717:2717) (2697:2697:2697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2720:2720:2720) (2701:2701:2701))
        (PORT d[0] (2590:2590:2590) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2702:2702:2702))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2702:2702:2702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2702:2702:2702))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2702:2702:2702))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3433:3433:3433) (3300:3300:3300))
        (PORT d[1] (2688:2688:2688) (2687:2687:2687))
        (PORT d[2] (2563:2563:2563) (2464:2464:2464))
        (PORT d[3] (3238:3238:3238) (3173:3173:3173))
        (PORT d[4] (4220:4220:4220) (4119:4119:4119))
        (PORT d[5] (3152:3152:3152) (3076:3076:3076))
        (PORT d[6] (3737:3737:3737) (3751:3751:3751))
        (PORT d[7] (4561:4561:4561) (4524:4524:4524))
        (PORT d[8] (2286:2286:2286) (2209:2209:2209))
        (PORT d[9] (5397:5397:5397) (5274:5274:5274))
        (PORT d[10] (3714:3714:3714) (3626:3626:3626))
        (PORT d[11] (2222:2222:2222) (2147:2147:2147))
        (PORT d[12] (2362:2362:2362) (2298:2298:2298))
        (PORT clk (2242:2242:2242) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2231:2231:2231))
        (PORT d[0] (2354:2354:2354) (2197:2197:2197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2226:2226:2226))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3267:3267:3267) (3306:3306:3306))
        (PORT clk (3487:3487:3487) (3511:3511:3511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3914:3914:3914) (3861:3861:3861))
        (PORT d[1] (3062:3062:3062) (3063:3063:3063))
        (PORT d[2] (4661:4661:4661) (4572:4572:4572))
        (PORT d[3] (2316:2316:2316) (2379:2379:2379))
        (PORT d[4] (3968:3968:3968) (3899:3899:3899))
        (PORT d[5] (4713:4713:4713) (4712:4712:4712))
        (PORT d[6] (4775:4775:4775) (4768:4768:4768))
        (PORT d[7] (2840:2840:2840) (2864:2864:2864))
        (PORT d[8] (3725:3725:3725) (3738:3738:3738))
        (PORT d[9] (5643:5643:5643) (5596:5596:5596))
        (PORT d[10] (4841:4841:4841) (4741:4741:4741))
        (PORT d[11] (3523:3523:3523) (3536:3536:3536))
        (PORT d[12] (5565:5565:5565) (5483:5483:5483))
        (PORT clk (3484:3484:3484) (3507:3507:3507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2848:2848:2848) (2821:2821:2821))
        (PORT clk (3484:3484:3484) (3507:3507:3507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3487:3487:3487) (3511:3511:3511))
        (PORT d[0] (3116:3116:3116) (3126:3126:3126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3488:3488:3488) (3512:3512:3512))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3488:3488:3488) (3512:3512:3512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3488:3488:3488) (3512:3512:3512))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3488:3488:3488) (3512:3512:3512))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4926:4926:4926) (4936:4936:4936))
        (PORT d[1] (2363:2363:2363) (2459:2459:2459))
        (PORT d[2] (5653:5653:5653) (5443:5443:5443))
        (PORT d[3] (4661:4661:4661) (4588:4588:4588))
        (PORT d[4] (5481:5481:5481) (5354:5354:5354))
        (PORT d[5] (4169:4169:4169) (4077:4077:4077))
        (PORT d[6] (4855:4855:4855) (4878:4878:4878))
        (PORT d[7] (4824:4824:4824) (4764:4764:4764))
        (PORT d[8] (4334:4334:4334) (4185:4185:4185))
        (PORT d[9] (6144:6144:6144) (6050:6050:6050))
        (PORT d[10] (3341:3341:3341) (3238:3238:3238))
        (PORT d[11] (4178:4178:4178) (4068:4068:4068))
        (PORT d[12] (5056:5056:5056) (4890:4890:4890))
        (PORT clk (2173:2173:2173) (2164:2164:2164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2164:2164:2164))
        (PORT d[0] (2016:2016:2016) (1998:1998:1998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2159:2159:2159))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2956:2956:2956) (3014:3014:3014))
        (PORT clk (2754:2754:2754) (2765:2765:2765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3802:3802:3802) (3696:3696:3696))
        (PORT d[1] (3250:3250:3250) (3204:3204:3204))
        (PORT d[2] (4326:4326:4326) (4222:4222:4222))
        (PORT d[3] (2118:2118:2118) (2103:2103:2103))
        (PORT d[4] (3607:3607:3607) (3516:3516:3516))
        (PORT d[5] (4237:4237:4237) (4193:4193:4193))
        (PORT d[6] (4344:4344:4344) (4310:4310:4310))
        (PORT d[7] (3049:3049:3049) (3021:3021:3021))
        (PORT d[8] (2691:2691:2691) (2666:2666:2666))
        (PORT d[9] (5514:5514:5514) (5406:5406:5406))
        (PORT d[10] (4895:4895:4895) (4765:4765:4765))
        (PORT d[11] (2993:2993:2993) (2957:2957:2957))
        (PORT d[12] (3479:3479:3479) (3284:3284:3284))
        (PORT clk (2751:2751:2751) (2761:2761:2761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2604:2604:2604) (2477:2477:2477))
        (PORT clk (2751:2751:2751) (2761:2761:2761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2765:2765:2765))
        (PORT d[0] (3147:3147:3147) (3031:3031:3031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2766:2766:2766))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2766:2766:2766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2766:2766:2766))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2766:2766:2766))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3752:3752:3752) (3608:3608:3608))
        (PORT d[1] (2518:2518:2518) (2566:2566:2566))
        (PORT d[2] (1813:1813:1813) (1844:1844:1844))
        (PORT d[3] (3615:3615:3615) (3545:3545:3545))
        (PORT d[4] (4201:4201:4201) (4104:4104:4104))
        (PORT d[5] (3444:3444:3444) (3357:3357:3357))
        (PORT d[6] (4111:4111:4111) (4114:4114:4114))
        (PORT d[7] (4872:4872:4872) (4816:4816:4816))
        (PORT d[8] (2538:2538:2538) (2456:2456:2456))
        (PORT d[9] (5467:5467:5467) (5358:5358:5358))
        (PORT d[10] (3952:3952:3952) (3843:3843:3843))
        (PORT d[11] (3174:3174:3174) (3066:3066:3066))
        (PORT d[12] (2385:2385:2385) (2319:2319:2319))
        (PORT clk (2230:2230:2230) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2222:2222:2222))
        (PORT d[0] (2026:2026:2026) (1871:1871:1871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2217:2217:2217))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3135:3135:3135) (3150:3150:3150))
        (PORT clk (3038:3038:3038) (3036:3036:3036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3103:3103:3103) (3109:3109:3109))
        (PORT d[1] (3627:3627:3627) (3607:3607:3607))
        (PORT d[2] (5377:5377:5377) (5333:5333:5333))
        (PORT d[3] (4161:4161:4161) (3941:3941:3941))
        (PORT d[4] (4535:4535:4535) (4564:4564:4564))
        (PORT d[5] (4106:4106:4106) (4032:4032:4032))
        (PORT d[6] (3137:3137:3137) (3040:3040:3040))
        (PORT d[7] (2404:2404:2404) (2413:2413:2413))
        (PORT d[8] (3224:3224:3224) (3185:3185:3185))
        (PORT d[9] (5426:5426:5426) (5311:5311:5311))
        (PORT d[10] (5448:5448:5448) (5333:5333:5333))
        (PORT d[11] (3207:3207:3207) (3167:3167:3167))
        (PORT d[12] (4648:4648:4648) (4486:4486:4486))
        (PORT clk (3035:3035:3035) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2321:2321:2321))
        (PORT clk (3035:3035:3035) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3036:3036:3036))
        (PORT d[0] (2907:2907:2907) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3039:3039:3039) (3037:3037:3037))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3039:3039:3039) (3037:3037:3037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3039:3039:3039) (3037:3037:3037))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3039:3039:3039) (3037:3037:3037))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3398:3398:3398) (3377:3377:3377))
        (PORT d[1] (3640:3640:3640) (3585:3585:3585))
        (PORT d[2] (5215:5215:5215) (5071:5071:5071))
        (PORT d[3] (7131:7131:7131) (6911:6911:6911))
        (PORT d[4] (3606:3606:3606) (3675:3675:3675))
        (PORT d[5] (4018:4018:4018) (4023:4023:4023))
        (PORT d[6] (4070:4070:4070) (3943:3943:3943))
        (PORT d[7] (2347:2347:2347) (2368:2368:2368))
        (PORT d[8] (3449:3449:3449) (3464:3464:3464))
        (PORT d[9] (4587:4587:4587) (4426:4426:4426))
        (PORT d[10] (4671:4671:4671) (4591:4591:4591))
        (PORT d[11] (3809:3809:3809) (3746:3746:3746))
        (PORT d[12] (2763:2763:2763) (2771:2771:2771))
        (PORT clk (2213:2213:2213) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2206:2206:2206))
        (PORT d[0] (4340:4340:4340) (3953:3953:3953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2201:2201:2201))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1816:1816:1816) (1668:1668:1668))
        (PORT datab (1007:1007:1007) (1000:1000:1000))
        (PORT datac (3422:3422:3422) (3330:3330:3330))
        (PORT datad (761:761:761) (791:791:791))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1876:1876:1876) (1750:1750:1750))
        (PORT datab (2074:2074:2074) (1963:1963:1963))
        (PORT datac (969:969:969) (972:972:972))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1053:1053:1053))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1028:1028:1028) (1016:1016:1016))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2881:2881:2881) (2913:2913:2913))
        (PORT clk (3577:3577:3577) (3627:3627:3627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3558:3558:3558) (3626:3626:3626))
        (PORT d[1] (3850:3850:3850) (3800:3800:3800))
        (PORT d[2] (4673:4673:4673) (4586:4586:4586))
        (PORT d[3] (3422:3422:3422) (3551:3551:3551))
        (PORT d[4] (4298:4298:4298) (4257:4257:4257))
        (PORT d[5] (4601:4601:4601) (4574:4574:4574))
        (PORT d[6] (3397:3397:3397) (3397:3397:3397))
        (PORT d[7] (2500:2500:2500) (2524:2524:2524))
        (PORT d[8] (3695:3695:3695) (3721:3721:3721))
        (PORT d[9] (5591:5591:5591) (5562:5562:5562))
        (PORT d[10] (5075:5075:5075) (4911:4911:4911))
        (PORT d[11] (2502:2502:2502) (2570:2570:2570))
        (PORT d[12] (4070:4070:4070) (3944:3944:3944))
        (PORT clk (3574:3574:3574) (3623:3623:3623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2667:2667:2667) (2595:2595:2595))
        (PORT clk (3574:3574:3574) (3623:3623:3623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3577:3577:3577) (3627:3627:3627))
        (PORT d[0] (3210:3210:3210) (3149:3149:3149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3578:3578:3578) (3628:3628:3628))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3578:3578:3578) (3628:3628:3628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3578:3578:3578) (3628:3628:3628))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3578:3578:3578) (3628:3628:3628))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3685:3685:3685) (3497:3497:3497))
        (PORT d[1] (2941:2941:2941) (3020:3020:3020))
        (PORT d[2] (3640:3640:3640) (3559:3559:3559))
        (PORT d[3] (2214:2214:2214) (2245:2245:2245))
        (PORT d[4] (3647:3647:3647) (3723:3723:3723))
        (PORT d[5] (3266:3266:3266) (3286:3286:3286))
        (PORT d[6] (3368:3368:3368) (3359:3359:3359))
        (PORT d[7] (3508:3508:3508) (3589:3589:3589))
        (PORT d[8] (3139:3139:3139) (3177:3177:3177))
        (PORT d[9] (3079:3079:3079) (2931:2931:2931))
        (PORT d[10] (4253:4253:4253) (4247:4247:4247))
        (PORT d[11] (4265:4265:4265) (4251:4251:4251))
        (PORT d[12] (3991:3991:3991) (4092:4092:4092))
        (PORT clk (2225:2225:2225) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2219:2219:2219))
        (PORT d[0] (2717:2717:2717) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2214:2214:2214))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2819:2819:2819) (2849:2849:2849))
        (PORT clk (3149:3149:3149) (3185:3185:3185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2798:2798:2798) (2822:2822:2822))
        (PORT d[1] (3316:3316:3316) (3307:3307:3307))
        (PORT d[2] (5045:5045:5045) (5008:5008:5008))
        (PORT d[3] (4486:4486:4486) (4251:4251:4251))
        (PORT d[4] (4833:4833:4833) (4848:4848:4848))
        (PORT d[5] (4137:4137:4137) (4065:4065:4065))
        (PORT d[6] (3148:3148:3148) (3066:3066:3066))
        (PORT d[7] (4081:4081:4081) (3949:3949:3949))
        (PORT d[8] (2953:2953:2953) (2932:2932:2932))
        (PORT d[9] (5076:5076:5076) (4980:4980:4980))
        (PORT d[10] (5134:5134:5134) (5035:5035:5035))
        (PORT d[11] (2723:2723:2723) (2733:2733:2733))
        (PORT d[12] (4927:4927:4927) (4740:4740:4740))
        (PORT clk (3146:3146:3146) (3181:3181:3181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2518:2518:2518))
        (PORT clk (3146:3146:3146) (3181:3181:3181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3149:3149:3149) (3185:3185:3185))
        (PORT d[0] (2863:2863:2863) (2808:2808:2808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3150:3150:3150) (3186:3186:3186))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3150:3150:3150) (3186:3186:3186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3150:3150:3150) (3186:3186:3186))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3150:3150:3150) (3186:3186:3186))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3751:3751:3751) (3705:3705:3705))
        (PORT d[1] (3280:3280:3280) (3244:3244:3244))
        (PORT d[2] (4879:4879:4879) (4748:4748:4748))
        (PORT d[3] (7468:7468:7468) (7235:7235:7235))
        (PORT d[4] (4216:4216:4216) (4242:4242:4242))
        (PORT d[5] (3422:3422:3422) (3451:3451:3451))
        (PORT d[6] (4046:4046:4046) (3927:3927:3927))
        (PORT d[7] (2651:2651:2651) (2654:2654:2654))
        (PORT d[8] (3073:3073:3073) (3094:3094:3094))
        (PORT d[9] (4693:4693:4693) (4541:4541:4541))
        (PORT d[10] (4425:4425:4425) (4369:4369:4369))
        (PORT d[11] (4046:4046:4046) (3951:3951:3951))
        (PORT d[12] (3566:3566:3566) (3630:3630:3630))
        (PORT clk (2203:2203:2203) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2196:2196:2196))
        (PORT d[0] (4076:4076:4076) (3817:3817:3817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2191:2191:2191))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2547:2547:2547))
        (PORT clk (3230:3230:3230) (3276:3276:3276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4038:4038:4038) (4110:4110:4110))
        (PORT d[1] (3724:3724:3724) (3755:3755:3755))
        (PORT d[2] (3872:3872:3872) (3775:3775:3775))
        (PORT d[3] (3705:3705:3705) (3787:3787:3787))
        (PORT d[4] (4370:4370:4370) (4349:4349:4349))
        (PORT d[5] (5284:5284:5284) (5260:5260:5260))
        (PORT d[6] (3404:3404:3404) (3380:3380:3380))
        (PORT d[7] (3150:3150:3150) (3160:3160:3160))
        (PORT d[8] (3743:3743:3743) (3779:3779:3779))
        (PORT d[9] (4065:4065:4065) (3833:3833:3833))
        (PORT d[10] (5482:5482:5482) (5339:5339:5339))
        (PORT d[11] (2417:2417:2417) (2453:2453:2453))
        (PORT d[12] (3121:3121:3121) (3182:3182:3182))
        (PORT clk (3227:3227:3227) (3272:3272:3272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2144:2144:2144))
        (PORT clk (3227:3227:3227) (3272:3272:3272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3230:3230:3230) (3276:3276:3276))
        (PORT d[0] (2693:2693:2693) (2672:2672:2672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3231:3231:3231) (3277:3277:3277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3231:3231:3231) (3277:3277:3277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3231:3231:3231) (3277:3277:3277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3231:3231:3231) (3277:3277:3277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2617:2617:2617) (2579:2579:2579))
        (PORT d[1] (3913:3913:3913) (3968:3968:3968))
        (PORT d[2] (2321:2321:2321) (2243:2243:2243))
        (PORT d[3] (1911:1911:1911) (1953:1953:1953))
        (PORT d[4] (3977:3977:3977) (4064:4064:4064))
        (PORT d[5] (3154:3154:3154) (3086:3086:3086))
        (PORT d[6] (3431:3431:3431) (3465:3465:3465))
        (PORT d[7] (4462:4462:4462) (4512:4512:4512))
        (PORT d[8] (4114:4114:4114) (4141:4141:4141))
        (PORT d[9] (4083:4083:4083) (3913:3913:3913))
        (PORT d[10] (4903:4903:4903) (4879:4879:4879))
        (PORT d[11] (5558:5558:5558) (5502:5502:5502))
        (PORT d[12] (5262:5262:5262) (5315:5315:5315))
        (PORT clk (2248:2248:2248) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2238:2238:2238))
        (PORT d[0] (2034:2034:2034) (1871:1871:1871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2233:2233:2233))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2781:2781:2781) (2789:2789:2789))
        (PORT clk (2878:2878:2878) (2917:2917:2917))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5763:5763:5763) (5811:5811:5811))
        (PORT d[1] (3996:3996:3996) (3945:3945:3945))
        (PORT d[2] (3288:3288:3288) (3194:3194:3194))
        (PORT d[3] (3235:3235:3235) (3296:3296:3296))
        (PORT d[4] (3618:3618:3618) (3544:3544:3544))
        (PORT d[5] (4572:4572:4572) (4541:4541:4541))
        (PORT d[6] (3732:3732:3732) (3704:3704:3704))
        (PORT d[7] (2388:2388:2388) (2387:2387:2387))
        (PORT d[8] (2669:2669:2669) (2659:2659:2659))
        (PORT d[9] (5133:5133:5133) (5025:5025:5025))
        (PORT d[10] (4238:4238:4238) (4126:4126:4126))
        (PORT d[11] (3818:3818:3818) (3840:3840:3840))
        (PORT d[12] (5375:5375:5375) (5201:5201:5201))
        (PORT clk (2875:2875:2875) (2913:2913:2913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2057:2057:2057) (1845:1845:1845))
        (PORT clk (2875:2875:2875) (2913:2913:2913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2878:2878:2878) (2917:2917:2917))
        (PORT d[0] (2600:2600:2600) (2399:2399:2399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2879:2879:2879) (2918:2918:2918))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2879:2879:2879) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2879:2879:2879) (2918:2918:2918))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2879:2879:2879) (2918:2918:2918))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4753:4753:4753) (4564:4564:4564))
        (PORT d[1] (2583:2583:2583) (2634:2634:2634))
        (PORT d[2] (1883:1883:1883) (1811:1811:1811))
        (PORT d[3] (4265:4265:4265) (4173:4173:4173))
        (PORT d[4] (5102:5102:5102) (4956:4956:4956))
        (PORT d[5] (2645:2645:2645) (2603:2603:2603))
        (PORT d[6] (1371:1371:1371) (1345:1345:1345))
        (PORT d[7] (1423:1423:1423) (1406:1406:1406))
        (PORT d[8] (3160:3160:3160) (3052:3052:3052))
        (PORT d[9] (2623:2623:2623) (2562:2562:2562))
        (PORT d[10] (4689:4689:4689) (4566:4566:4566))
        (PORT d[11] (3841:3841:3841) (3714:3714:3714))
        (PORT d[12] (1689:1689:1689) (1650:1650:1650))
        (PORT clk (2183:2183:2183) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2172:2172:2172))
        (PORT d[0] (1653:1653:1653) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2167:2167:2167))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1538:1538:1538) (1440:1440:1440))
        (PORT datab (793:793:793) (828:828:828))
        (PORT datac (966:966:966) (969:969:969))
        (PORT datad (879:879:879) (811:811:811))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2984:2984:2984) (2781:2781:2781))
        (PORT datab (793:793:793) (827:827:827))
        (PORT datac (3835:3835:3835) (3763:3763:3763))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1001:1001:1001) (1020:1020:1020))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1179:1179:1179))
        (PORT datab (294:294:294) (358:358:358))
        (PORT datac (1126:1126:1126) (1159:1159:1159))
        (PORT datad (680:680:680) (654:654:654))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_DATA\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|green\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1578:1578:1578) (1608:1608:1608))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|green\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2640:2640:2640) (2596:2596:2596))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1101:1101:1101) (1058:1058:1058))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2856:2856:2856) (2921:2921:2921))
        (PORT clk (3160:3160:3160) (3187:3187:3187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3858:3858:3858) (3771:3771:3771))
        (PORT d[1] (3018:3018:3018) (2991:2991:2991))
        (PORT d[2] (4236:4236:4236) (4118:4118:4118))
        (PORT d[3] (1879:1879:1879) (1933:1933:1933))
        (PORT d[4] (3334:3334:3334) (3256:3256:3256))
        (PORT d[5] (3961:3961:3961) (3923:3923:3923))
        (PORT d[6] (4038:4038:4038) (4023:4023:4023))
        (PORT d[7] (3339:3339:3339) (3318:3318:3318))
        (PORT d[8] (3373:3373:3373) (3350:3350:3350))
        (PORT d[9] (5412:5412:5412) (5291:5291:5291))
        (PORT d[10] (5259:5259:5259) (5174:5174:5174))
        (PORT d[11] (3143:3143:3143) (3146:3146:3146))
        (PORT d[12] (4558:4558:4558) (4250:4250:4250))
        (PORT clk (3157:3157:3157) (3183:3183:3183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2550:2550:2550) (2532:2532:2532))
        (PORT clk (3157:3157:3157) (3183:3183:3183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3160:3160:3160) (3187:3187:3187))
        (PORT d[0] (3093:3093:3093) (3086:3086:3086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3161:3161:3161) (3188:3188:3188))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3161:3161:3161) (3188:3188:3188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3161:3161:3161) (3188:3188:3188))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3161:3161:3161) (3188:3188:3188))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4564:4564:4564) (4577:4577:4577))
        (PORT d[1] (1945:1945:1945) (2026:2026:2026))
        (PORT d[2] (4690:4690:4690) (4494:4494:4494))
        (PORT d[3] (4142:4142:4142) (4027:4027:4027))
        (PORT d[4] (5460:5460:5460) (5321:5321:5321))
        (PORT d[5] (2552:2552:2552) (2509:2509:2509))
        (PORT d[6] (4916:4916:4916) (4946:4946:4946))
        (PORT d[7] (3339:3339:3339) (3198:3198:3198))
        (PORT d[8] (3622:3622:3622) (3437:3437:3437))
        (PORT d[9] (7148:7148:7148) (7026:7026:7026))
        (PORT d[10] (3802:3802:3802) (3737:3737:3737))
        (PORT d[11] (4207:4207:4207) (4097:4097:4097))
        (PORT d[12] (2757:2757:2757) (2631:2631:2631))
        (PORT clk (2203:2203:2203) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2191:2191:2191))
        (PORT d[0] (1915:1915:1915) (1832:1832:1832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3763:3763:3763) (3793:3793:3793))
        (PORT clk (3364:3364:3364) (3370:3370:3370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4024:4024:4024) (4103:4103:4103))
        (PORT d[1] (3268:3268:3268) (3259:3259:3259))
        (PORT d[2] (4269:4269:4269) (4191:4191:4191))
        (PORT d[3] (3750:3750:3750) (3848:3848:3848))
        (PORT d[4] (3833:3833:3833) (3856:3856:3856))
        (PORT d[5] (3894:3894:3894) (3840:3840:3840))
        (PORT d[6] (3359:3359:3359) (3324:3324:3324))
        (PORT d[7] (3028:3028:3028) (3011:3011:3011))
        (PORT d[8] (3030:3030:3030) (3062:3062:3062))
        (PORT d[9] (3609:3609:3609) (3436:3436:3436))
        (PORT d[10] (3742:3742:3742) (3574:3574:3574))
        (PORT d[11] (2473:2473:2473) (2527:2527:2527))
        (PORT d[12] (3019:3019:3019) (3044:3044:3044))
        (PORT clk (3361:3361:3361) (3366:3366:3366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2292:2292:2292) (2153:2153:2153))
        (PORT clk (3361:3361:3361) (3366:3366:3366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3364:3364:3364) (3370:3370:3370))
        (PORT d[0] (2835:2835:2835) (2707:2707:2707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3365:3365:3365) (3371:3371:3371))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3365:3365:3365) (3371:3371:3371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3365:3365:3365) (3371:3371:3371))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3365:3365:3365) (3371:3371:3371))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2349:2349:2349) (2289:2289:2289))
        (PORT d[1] (3383:3383:3383) (3496:3496:3496))
        (PORT d[2] (2491:2491:2491) (2459:2459:2459))
        (PORT d[3] (2952:2952:2952) (2864:2864:2864))
        (PORT d[4] (2315:2315:2315) (2259:2259:2259))
        (PORT d[5] (4680:4680:4680) (4655:4655:4655))
        (PORT d[6] (4013:4013:4013) (3958:3958:3958))
        (PORT d[7] (4137:4137:4137) (4161:4161:4161))
        (PORT d[8] (4027:4027:4027) (3993:3993:3993))
        (PORT d[9] (3370:3370:3370) (3218:3218:3218))
        (PORT d[10] (5486:5486:5486) (5424:5424:5424))
        (PORT d[11] (2486:2486:2486) (2394:2394:2394))
        (PORT d[12] (4301:4301:4301) (4371:4371:4371))
        (PORT clk (2233:2233:2233) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2224:2224:2224))
        (PORT d[0] (4118:4118:4118) (3851:3851:3851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2219:2219:2219))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2278:2278:2278) (2218:2218:2218))
        (PORT datab (1282:1282:1282) (1248:1248:1248))
        (PORT datac (1557:1557:1557) (1468:1468:1468))
        (PORT datad (695:695:695) (709:709:709))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2153:2153:2153))
        (PORT clk (2630:2630:2630) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3495:3495:3495) (3509:3509:3509))
        (PORT d[1] (3704:3704:3704) (3691:3691:3691))
        (PORT d[2] (5297:5297:5297) (5225:5225:5225))
        (PORT d[3] (4228:4228:4228) (4017:4017:4017))
        (PORT d[4] (4802:4802:4802) (4806:4806:4806))
        (PORT d[5] (3742:3742:3742) (3641:3641:3641))
        (PORT d[6] (4219:4219:4219) (4112:4112:4112))
        (PORT d[7] (3068:3068:3068) (3061:3061:3061))
        (PORT d[8] (2907:2907:2907) (2892:2892:2892))
        (PORT d[9] (4410:4410:4410) (4304:4304:4304))
        (PORT d[10] (4126:4126:4126) (4007:4007:4007))
        (PORT d[11] (2413:2413:2413) (2440:2440:2440))
        (PORT d[12] (2922:2922:2922) (2902:2902:2902))
        (PORT clk (2627:2627:2627) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2421:2421:2421))
        (PORT clk (2627:2627:2627) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2630:2630:2630) (2601:2601:2601))
        (PORT d[0] (2807:2807:2807) (2728:2728:2728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2631:2631:2631) (2602:2602:2602))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2631:2631:2631) (2602:2602:2602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2631:2631:2631) (2602:2602:2602))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2631:2631:2631) (2602:2602:2602))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3710:3710:3710) (3641:3641:3641))
        (PORT d[1] (4672:4672:4672) (4611:4611:4611))
        (PORT d[2] (4120:4120:4120) (4088:4088:4088))
        (PORT d[3] (6101:6101:6101) (5903:5903:5903))
        (PORT d[4] (4355:4355:4355) (4405:4405:4405))
        (PORT d[5] (3781:3781:3781) (3782:3782:3782))
        (PORT d[6] (5051:5051:5051) (4904:4904:4904))
        (PORT d[7] (2885:2885:2885) (2840:2840:2840))
        (PORT d[8] (3027:3027:3027) (3005:3005:3005))
        (PORT d[9] (5677:5677:5677) (5495:5495:5495))
        (PORT d[10] (5818:5818:5818) (5748:5748:5748))
        (PORT d[11] (3779:3779:3779) (3688:3688:3688))
        (PORT d[12] (2710:2710:2710) (2712:2712:2712))
        (PORT clk (2227:2227:2227) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2220:2220:2220))
        (PORT d[0] (3065:3065:3065) (2959:2959:2959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2215:2215:2215))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2535:2535:2535))
        (PORT clk (3039:3039:3039) (3022:3022:3022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2563:2563:2563))
        (PORT d[1] (3319:3319:3319) (3316:3316:3316))
        (PORT d[2] (5351:5351:5351) (5307:5307:5307))
        (PORT d[3] (5090:5090:5090) (4807:4807:4807))
        (PORT d[4] (4886:4886:4886) (4913:4913:4913))
        (PORT d[5] (3811:3811:3811) (3754:3754:3754))
        (PORT d[6] (2900:2900:2900) (2826:2826:2826))
        (PORT d[7] (4135:4135:4135) (4003:4003:4003))
        (PORT d[8] (3225:3225:3225) (3186:3186:3186))
        (PORT d[9] (5385:5385:5385) (5269:5269:5269))
        (PORT d[10] (5186:5186:5186) (5086:5086:5086))
        (PORT d[11] (3194:3194:3194) (3155:3155:3155))
        (PORT d[12] (4645:4645:4645) (4489:4489:4489))
        (PORT clk (3036:3036:3036) (3018:3018:3018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2306:2306:2306))
        (PORT clk (3036:3036:3036) (3018:3018:3018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3039:3039:3039) (3022:3022:3022))
        (PORT d[0] (2889:2889:2889) (2839:2839:2839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3040:3040:3040) (3023:3023:3023))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3040:3040:3040) (3023:3023:3023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3040:3040:3040) (3023:3023:3023))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3040:3040:3040) (3023:3023:3023))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3760:3760:3760) (3725:3725:3725))
        (PORT d[1] (3640:3640:3640) (3597:3597:3597))
        (PORT d[2] (5160:5160:5160) (5004:5004:5004))
        (PORT d[3] (7139:7139:7139) (6920:6920:6920))
        (PORT d[4] (3638:3638:3638) (3708:3708:3708))
        (PORT d[5] (3745:3745:3745) (3762:3762:3762))
        (PORT d[6] (4101:4101:4101) (3989:3989:3989))
        (PORT d[7] (2722:2722:2722) (2718:2718:2718))
        (PORT d[8] (3423:3423:3423) (3439:3439:3439))
        (PORT d[9] (4637:4637:4637) (4483:4483:4483))
        (PORT d[10] (4442:4442:4442) (4399:4399:4399))
        (PORT d[11] (4069:4069:4069) (3980:3980:3980))
        (PORT d[12] (3898:3898:3898) (3953:3953:3953))
        (PORT clk (2212:2212:2212) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2207:2207:2207))
        (PORT d[0] (4651:4651:4651) (4364:4364:4364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2202:2202:2202))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (2390:2390:2390) (2255:2255:2255))
        (PORT datac (1249:1249:1249) (1217:1217:1217))
        (PORT datad (2483:2483:2483) (2369:2369:2369))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1740:1740:1740) (1760:1760:1760))
        (PORT clk (2416:2416:2416) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2345:2345:2345))
        (PORT d[1] (3287:3287:3287) (3240:3240:3240))
        (PORT d[2] (4678:4678:4678) (4653:4653:4653))
        (PORT d[3] (4066:4066:4066) (3811:3811:3811))
        (PORT d[4] (2205:2205:2205) (2090:2090:2090))
        (PORT d[5] (2625:2625:2625) (2487:2487:2487))
        (PORT d[6] (2353:2353:2353) (2206:2206:2206))
        (PORT d[7] (1987:1987:1987) (1969:1969:1969))
        (PORT d[8] (2555:2555:2555) (2524:2524:2524))
        (PORT d[9] (4058:4058:4058) (3939:3939:3939))
        (PORT d[10] (3218:3218:3218) (3114:3114:3114))
        (PORT d[11] (4051:4051:4051) (4012:4012:4012))
        (PORT d[12] (1965:1965:1965) (1960:1960:1960))
        (PORT clk (2413:2413:2413) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2285:2285:2285) (2198:2198:2198))
        (PORT clk (2413:2413:2413) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2425:2425:2425))
        (PORT d[0] (2828:2828:2828) (2752:2752:2752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2426:2426:2426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3794:3794:3794) (3782:3782:3782))
        (PORT d[1] (3338:3338:3338) (3291:3291:3291))
        (PORT d[2] (2825:2825:2825) (2836:2836:2836))
        (PORT d[3] (4805:4805:4805) (4645:4645:4645))
        (PORT d[4] (4957:4957:4957) (4877:4877:4877))
        (PORT d[5] (4193:4193:4193) (4133:4133:4133))
        (PORT d[6] (4115:4115:4115) (4126:4126:4126))
        (PORT d[7] (4069:4069:4069) (3961:3961:3961))
        (PORT d[8] (4749:4749:4749) (4730:4730:4730))
        (PORT d[9] (6349:6349:6349) (6196:6196:6196))
        (PORT d[10] (4187:4187:4187) (4025:4025:4025))
        (PORT d[11] (4781:4781:4781) (4689:4689:4689))
        (PORT d[12] (4213:4213:4213) (4098:4098:4098))
        (PORT clk (2177:2177:2177) (2169:2169:2169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2169:2169:2169))
        (PORT d[0] (4415:4415:4415) (4313:4313:4313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2164:2164:2164))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1617:1617:1617) (1592:1592:1592))
        (PORT clk (2166:2166:2166) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (2606:2606:2606))
        (PORT d[1] (2836:2836:2836) (2792:2792:2792))
        (PORT d[2] (4876:4876:4876) (4798:4798:4798))
        (PORT d[3] (3426:3426:3426) (3191:3191:3191))
        (PORT d[4] (1846:1846:1846) (1737:1737:1737))
        (PORT d[5] (2928:2928:2928) (2767:2767:2767))
        (PORT d[6] (2240:2240:2240) (2182:2182:2182))
        (PORT d[7] (2906:2906:2906) (2841:2841:2841))
        (PORT d[8] (2215:2215:2215) (2172:2172:2172))
        (PORT d[9] (4649:4649:4649) (4527:4527:4527))
        (PORT d[10] (2540:2540:2540) (2451:2451:2451))
        (PORT d[11] (2112:2112:2112) (2101:2101:2101))
        (PORT d[12] (2573:2573:2573) (2504:2504:2504))
        (PORT clk (2163:2163:2163) (2071:2071:2071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1828:1828:1828) (1711:1711:1711))
        (PORT clk (2163:2163:2163) (2071:2071:2071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2075:2075:2075))
        (PORT d[0] (2371:2371:2371) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2076:2076:2076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4697:4697:4697) (4639:4639:4639))
        (PORT d[1] (2707:2707:2707) (2683:2683:2683))
        (PORT d[2] (2104:2104:2104) (2119:2119:2119))
        (PORT d[3] (4059:4059:4059) (3909:3909:3909))
        (PORT d[4] (3127:3127:3127) (3137:3137:3137))
        (PORT d[5] (3241:3241:3241) (3211:3211:3211))
        (PORT d[6] (3470:3470:3470) (3504:3504:3504))
        (PORT d[7] (3072:3072:3072) (2999:2999:2999))
        (PORT d[8] (3989:3989:3989) (3972:3972:3972))
        (PORT d[9] (6539:6539:6539) (6352:6352:6352))
        (PORT d[10] (3558:3558:3558) (3417:3417:3417))
        (PORT d[11] (4430:4430:4430) (4339:4339:4339))
        (PORT d[12] (3556:3556:3556) (3472:3472:3472))
        (PORT clk (2222:2222:2222) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (PORT d[0] (4180:4180:4180) (3941:3941:3941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2209:2209:2209))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2819:2819:2819) (2887:2887:2887))
        (PORT clk (3034:3034:3034) (3014:3014:3014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5649:5649:5649) (5664:5664:5664))
        (PORT d[1] (2577:2577:2577) (2529:2529:2529))
        (PORT d[2] (2297:2297:2297) (2212:2212:2212))
        (PORT d[3] (2220:2220:2220) (2142:2142:2142))
        (PORT d[4] (3424:3424:3424) (3410:3410:3410))
        (PORT d[5] (3488:3488:3488) (3445:3445:3445))
        (PORT d[6] (3063:3063:3063) (3022:3022:3022))
        (PORT d[7] (2037:2037:2037) (2044:2044:2044))
        (PORT d[8] (3284:3284:3284) (3268:3268:3268))
        (PORT d[9] (2114:2114:2114) (2017:2017:2017))
        (PORT d[10] (3754:3754:3754) (3613:3613:3613))
        (PORT d[11] (2772:2772:2772) (2763:2763:2763))
        (PORT d[12] (3970:3970:3970) (3779:3779:3779))
        (PORT clk (3031:3031:3031) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1295:1295:1295))
        (PORT clk (3031:3031:3031) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3034:3034:3034) (3014:3014:3014))
        (PORT d[0] (1929:1929:1929) (1849:1849:1849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3035:3035:3035) (3015:3015:3015))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3035:3035:3035) (3015:3015:3015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3035:3035:3035) (3015:3015:3015))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3035:3035:3035) (3015:3015:3015))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1354:1354:1354) (1318:1318:1318))
        (PORT d[1] (1072:1072:1072) (1067:1067:1067))
        (PORT d[2] (2716:2716:2716) (2670:2670:2670))
        (PORT d[3] (1608:1608:1608) (1562:1562:1562))
        (PORT d[4] (3801:3801:3801) (3771:3771:3771))
        (PORT d[5] (1570:1570:1570) (1514:1514:1514))
        (PORT d[6] (3353:3353:3353) (3324:3324:3324))
        (PORT d[7] (1568:1568:1568) (1506:1506:1506))
        (PORT d[8] (4794:4794:4794) (4797:4797:4797))
        (PORT d[9] (4984:4984:4984) (4790:4790:4790))
        (PORT d[10] (2642:2642:2642) (2542:2542:2542))
        (PORT d[11] (4726:4726:4726) (4525:4525:4525))
        (PORT d[12] (3568:3568:3568) (3612:3612:3612))
        (PORT clk (2175:2175:2175) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2166:2166:2166))
        (PORT d[0] (1367:1367:1367) (1217:1217:1217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2161:2161:2161))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3155:3155:3155) (3199:3199:3199))
        (PORT clk (3118:3118:3118) (3156:3156:3156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4698:4698:4698) (4752:4752:4752))
        (PORT d[1] (2613:2613:2613) (2578:2578:2578))
        (PORT d[2] (3307:3307:3307) (3197:3197:3197))
        (PORT d[3] (3755:3755:3755) (3864:3864:3864))
        (PORT d[4] (4760:4760:4760) (4733:4733:4733))
        (PORT d[5] (3532:3532:3532) (3484:3484:3484))
        (PORT d[6] (2686:2686:2686) (2647:2647:2647))
        (PORT d[7] (2739:2739:2739) (2757:2757:2757))
        (PORT d[8] (2646:2646:2646) (2655:2655:2655))
        (PORT d[9] (3336:3336:3336) (3184:3184:3184))
        (PORT d[10] (3711:3711:3711) (3530:3530:3530))
        (PORT d[11] (2482:2482:2482) (2536:2536:2536))
        (PORT d[12] (3034:3034:3034) (2881:2881:2881))
        (PORT clk (3115:3115:3115) (3152:3152:3152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1636:1636:1636) (1518:1518:1518))
        (PORT clk (3115:3115:3115) (3152:3152:3152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3118:3118:3118) (3156:3156:3156))
        (PORT d[0] (2179:2179:2179) (2072:2072:2072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3119:3119:3119) (3157:3157:3157))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3119:3119:3119) (3157:3157:3157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3119:3119:3119) (3157:3157:3157))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3119:3119:3119) (3157:3157:3157))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2947:2947:2947) (2855:2855:2855))
        (PORT d[1] (1337:1337:1337) (1312:1312:1312))
        (PORT d[2] (1776:1776:1776) (1752:1752:1752))
        (PORT d[3] (2307:2307:2307) (2246:2246:2246))
        (PORT d[4] (1656:1656:1656) (1611:1611:1611))
        (PORT d[5] (4960:4960:4960) (4915:4915:4915))
        (PORT d[6] (2914:2914:2914) (2868:2868:2868))
        (PORT d[7] (4801:4801:4801) (4798:4798:4798))
        (PORT d[8] (2981:2981:2981) (2953:2953:2953))
        (PORT d[9] (4324:4324:4324) (4151:4151:4151))
        (PORT d[10] (1795:1795:1795) (1727:1727:1727))
        (PORT d[11] (2808:2808:2808) (2701:2701:2701))
        (PORT d[12] (3188:3188:3188) (3233:3233:3233))
        (PORT clk (2219:2219:2219) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2212:2212:2212))
        (PORT d[0] (2181:2181:2181) (2092:2092:2092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2207:2207:2207))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1547:1547:1547) (1461:1461:1461))
        (PORT datab (1068:1068:1068) (1004:1004:1004))
        (PORT datac (1246:1246:1246) (1214:1214:1214))
        (PORT datad (696:696:696) (710:710:710))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2794:2794:2794) (2625:2625:2625))
        (PORT datab (726:726:726) (745:745:745))
        (PORT datac (3554:3554:3554) (3344:3344:3344))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3166:3166:3166) (3218:3218:3218))
        (PORT clk (3184:3184:3184) (3227:3227:3227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4317:4317:4317) (4384:4384:4384))
        (PORT d[1] (2572:2572:2572) (2528:2528:2528))
        (PORT d[2] (3308:3308:3308) (3198:3198:3198))
        (PORT d[3] (3748:3748:3748) (3853:3853:3853))
        (PORT d[4] (4471:4471:4471) (4464:4464:4464))
        (PORT d[5] (3538:3538:3538) (3489:3489:3489))
        (PORT d[6] (2726:2726:2726) (2687:2687:2687))
        (PORT d[7] (2421:2421:2421) (2450:2450:2450))
        (PORT d[8] (3318:3318:3318) (3333:3333:3333))
        (PORT d[9] (3335:3335:3335) (3183:3183:3183))
        (PORT d[10] (3678:3678:3678) (3498:3498:3498))
        (PORT d[11] (2509:2509:2509) (2561:2561:2561))
        (PORT d[12] (3285:3285:3285) (3113:3113:3113))
        (PORT clk (3181:3181:3181) (3223:3223:3223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (2687:2687:2687))
        (PORT clk (3181:3181:3181) (3223:3223:3223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3184:3184:3184) (3227:3227:3227))
        (PORT d[0] (3271:3271:3271) (3241:3241:3241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3185:3185:3185) (3228:3228:3228))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3185:3185:3185) (3228:3228:3228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3185:3185:3185) (3228:3228:3228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3185:3185:3185) (3228:3228:3228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1700:1700:1700) (1660:1660:1660))
        (PORT d[1] (1359:1359:1359) (1335:1335:1335))
        (PORT d[2] (1751:1751:1751) (1717:1717:1717))
        (PORT d[3] (2294:2294:2294) (2233:2233:2233))
        (PORT d[4] (1662:1662:1662) (1615:1615:1615))
        (PORT d[5] (4983:4983:4983) (4943:4943:4943))
        (PORT d[6] (2582:2582:2582) (2546:2546:2546))
        (PORT d[7] (4761:4761:4761) (4759:4759:4759))
        (PORT d[8] (2997:2997:2997) (2967:2967:2967))
        (PORT d[9] (4583:4583:4583) (4390:4390:4390))
        (PORT d[10] (2960:2960:2960) (2846:2846:2846))
        (PORT d[11] (2756:2756:2756) (2649:2649:2649))
        (PORT d[12] (3203:3203:3203) (3247:3247:3247))
        (PORT clk (2224:2224:2224) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2214:2214:2214))
        (PORT d[0] (1326:1326:1326) (1196:1196:1196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2209:2209:2209))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2910:2910:2910) (2986:2986:2986))
        (PORT clk (3203:3203:3203) (3253:3253:3253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3846:3846:3846) (3759:3759:3759))
        (PORT d[1] (3012:3012:3012) (2983:2983:2983))
        (PORT d[2] (4279:4279:4279) (4160:4160:4160))
        (PORT d[3] (3213:3213:3213) (3258:3258:3258))
        (PORT d[4] (3368:3368:3368) (3296:3296:3296))
        (PORT d[5] (3889:3889:3889) (3853:3853:3853))
        (PORT d[6] (4438:4438:4438) (4400:4400:4400))
        (PORT d[7] (3328:3328:3328) (3307:3307:3307))
        (PORT d[8] (3704:3704:3704) (3701:3701:3701))
        (PORT d[9] (5436:5436:5436) (5314:5314:5314))
        (PORT d[10] (4895:4895:4895) (4792:4792:4792))
        (PORT d[11] (3143:3143:3143) (3146:3146:3146))
        (PORT d[12] (4559:4559:4559) (4251:4251:4251))
        (PORT clk (3200:3200:3200) (3249:3249:3249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (2572:2572:2572))
        (PORT clk (3200:3200:3200) (3249:3249:3249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3203:3203:3203) (3253:3253:3253))
        (PORT d[0] (3231:3231:3231) (3154:3154:3154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3204:3204:3204) (3254:3254:3254))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3204:3204:3204) (3254:3254:3254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3204:3204:3204) (3254:3254:3254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3204:3204:3204) (3254:3254:3254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4684:4684:4684) (4724:4724:4724))
        (PORT d[1] (2271:2271:2271) (2343:2343:2343))
        (PORT d[2] (4721:4721:4721) (4521:4521:4521))
        (PORT d[3] (4178:4178:4178) (4052:4052:4052))
        (PORT d[4] (5468:5468:5468) (5330:5330:5330))
        (PORT d[5] (2553:2553:2553) (2510:2510:2510))
        (PORT d[6] (4893:4893:4893) (4924:4924:4924))
        (PORT d[7] (3365:3365:3365) (3223:3223:3223))
        (PORT d[8] (3631:3631:3631) (3455:3455:3455))
        (PORT d[9] (7148:7148:7148) (7027:7027:7027))
        (PORT d[10] (3841:3841:3841) (3775:3775:3775))
        (PORT d[11] (4185:4185:4185) (4073:4073:4073))
        (PORT d[12] (3010:3010:3010) (2877:2877:2877))
        (PORT clk (2197:2197:2197) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (PORT d[0] (3131:3131:3131) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2182:2182:2182))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2781:2781:2781) (2821:2821:2821))
        (PORT clk (2715:2715:2715) (2704:2704:2704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1567:1567:1567))
        (PORT d[1] (2851:2851:2851) (2774:2774:2774))
        (PORT d[2] (2269:2269:2269) (2183:2183:2183))
        (PORT d[3] (1732:1732:1732) (1730:1730:1730))
        (PORT d[4] (1628:1628:1628) (1576:1576:1576))
        (PORT d[5] (3185:3185:3185) (3117:3117:3117))
        (PORT d[6] (2012:2012:2012) (2000:2000:2000))
        (PORT d[7] (1556:1556:1556) (1486:1486:1486))
        (PORT d[8] (2775:2775:2775) (2664:2664:2664))
        (PORT d[9] (3498:3498:3498) (3390:3390:3390))
        (PORT d[10] (1584:1584:1584) (1529:1529:1529))
        (PORT d[11] (2228:2228:2228) (2133:2133:2133))
        (PORT d[12] (1561:1561:1561) (1510:1510:1510))
        (PORT clk (2712:2712:2712) (2700:2700:2700))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2137:2137:2137) (1979:1979:1979))
        (PORT clk (2712:2712:2712) (2700:2700:2700))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2704:2704:2704))
        (PORT d[0] (2680:2680:2680) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2705:2705:2705))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2705:2705:2705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2705:2705:2705))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2705:2705:2705))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3167:3167:3167) (3044:3044:3044))
        (PORT d[1] (2115:2115:2115) (2103:2103:2103))
        (PORT d[2] (1722:1722:1722) (1712:1712:1712))
        (PORT d[3] (3414:3414:3414) (3278:3278:3278))
        (PORT d[4] (3113:3113:3113) (3098:3098:3098))
        (PORT d[5] (3290:3290:3290) (3266:3266:3266))
        (PORT d[6] (4140:4140:4140) (4160:4160:4160))
        (PORT d[7] (5519:5519:5519) (5461:5461:5461))
        (PORT d[8] (3802:3802:3802) (3831:3831:3831))
        (PORT d[9] (6268:6268:6268) (6104:6104:6104))
        (PORT d[10] (3534:3534:3534) (3407:3407:3407))
        (PORT d[11] (3650:3650:3650) (3480:3480:3480))
        (PORT d[12] (3986:3986:3986) (4054:4054:4054))
        (PORT clk (2219:2219:2219) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2212:2212:2212))
        (PORT d[0] (2802:2802:2802) (2685:2685:2685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2207:2207:2207))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3781:3781:3781) (3808:3808:3808))
        (PORT clk (3438:3438:3438) (3451:3451:3451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3996:3996:3996) (4079:4079:4079))
        (PORT d[1] (2644:2644:2644) (2608:2608:2608))
        (PORT d[2] (3643:3643:3643) (3521:3521:3521))
        (PORT d[3] (3693:3693:3693) (3805:3805:3805))
        (PORT d[4] (4145:4145:4145) (4149:4149:4149))
        (PORT d[5] (3848:3848:3848) (3795:3795:3795))
        (PORT d[6] (3014:3014:3014) (2964:2964:2964))
        (PORT d[7] (2637:2637:2637) (2630:2630:2630))
        (PORT d[8] (3020:3020:3020) (3044:3044:3044))
        (PORT d[9] (3587:3587:3587) (3412:3412:3412))
        (PORT d[10] (3682:3682:3682) (3505:3505:3505))
        (PORT d[11] (2464:2464:2464) (2517:2517:2517))
        (PORT d[12] (3143:3143:3143) (3191:3191:3191))
        (PORT clk (3435:3435:3435) (3447:3447:3447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1707:1707:1707) (1654:1654:1654))
        (PORT clk (3435:3435:3435) (3447:3447:3447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3438:3438:3438) (3451:3451:3451))
        (PORT d[0] (2276:2276:2276) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3439:3439:3439) (3452:3452:3452))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3439:3439:3439) (3452:3452:3452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3439:3439:3439) (3452:3452:3452))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3439:3439:3439) (3452:3452:3452))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (1975:1975:1975))
        (PORT d[1] (1682:1682:1682) (1642:1642:1642))
        (PORT d[2] (2089:2089:2089) (2062:2062:2062))
        (PORT d[3] (2623:2623:2623) (2554:2554:2554))
        (PORT d[4] (2027:2027:2027) (1980:1980:1980))
        (PORT d[5] (4644:4644:4644) (4611:4611:4611))
        (PORT d[6] (2253:2253:2253) (2230:2230:2230))
        (PORT d[7] (4166:4166:4166) (4190:4190:4190))
        (PORT d[8] (2323:2323:2323) (2314:2314:2314))
        (PORT d[9] (3703:3703:3703) (3543:3543:3543))
        (PORT d[10] (5519:5519:5519) (5457:5457:5457))
        (PORT d[11] (2153:2153:2153) (2063:2063:2063))
        (PORT d[12] (4569:4569:4569) (4623:4623:4623))
        (PORT clk (2232:2232:2232) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2222:2222:2222))
        (PORT d[0] (1845:1845:1845) (1763:1763:1763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2217:2217:2217))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2091:2091:2091) (2105:2105:2105))
        (PORT datab (1820:1820:1820) (1709:1709:1709))
        (PORT datac (959:959:959) (961:961:961))
        (PORT datad (728:728:728) (738:738:738))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (778:778:778))
        (PORT datab (1591:1591:1591) (1477:1477:1477))
        (PORT datac (2742:2742:2742) (2593:2593:2593))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3611:3611:3611) (3691:3691:3691))
        (PORT clk (3655:3655:3655) (3728:3728:3728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4157:4157:4157) (4070:4070:4070))
        (PORT d[1] (3557:3557:3557) (3494:3494:3494))
        (PORT d[2] (3929:3929:3929) (3837:3837:3837))
        (PORT d[3] (3004:3004:3004) (3104:3104:3104))
        (PORT d[4] (3852:3852:3852) (3876:3876:3876))
        (PORT d[5] (4254:4254:4254) (4228:4228:4228))
        (PORT d[6] (3445:3445:3445) (3429:3429:3429))
        (PORT d[7] (3077:3077:3077) (3094:3094:3094))
        (PORT d[8] (3377:3377:3377) (3400:3400:3400))
        (PORT d[9] (4911:4911:4911) (4850:4850:4850))
        (PORT d[10] (4924:4924:4924) (4843:4843:4843))
        (PORT d[11] (2628:2628:2628) (2710:2710:2710))
        (PORT d[12] (4329:4329:4329) (4193:4193:4193))
        (PORT clk (3652:3652:3652) (3724:3724:3724))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2697:2697:2697) (2617:2617:2617))
        (PORT clk (3652:3652:3652) (3724:3724:3724))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3655:3655:3655) (3728:3728:3728))
        (PORT d[0] (3211:3211:3211) (3148:3148:3148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3656:3656:3656) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3656:3656:3656) (3729:3729:3729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3656:3656:3656) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3656:3656:3656) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (2664:2664:2664))
        (PORT d[1] (3033:3033:3033) (3161:3161:3161))
        (PORT d[2] (2693:2693:2693) (2635:2635:2635))
        (PORT d[3] (1929:1929:1929) (1971:1971:1971))
        (PORT d[4] (4436:4436:4436) (4554:4554:4554))
        (PORT d[5] (2724:2724:2724) (2725:2725:2725))
        (PORT d[6] (3821:3821:3821) (3875:3875:3875))
        (PORT d[7] (3713:3713:3713) (3588:3588:3588))
        (PORT d[8] (3938:3938:3938) (4010:4010:4010))
        (PORT d[9] (5354:5354:5354) (5205:5205:5205))
        (PORT d[10] (2749:2749:2749) (2631:2631:2631))
        (PORT d[11] (4953:4953:4953) (4918:4918:4918))
        (PORT d[12] (3224:3224:3224) (3288:3288:3288))
        (PORT clk (2228:2228:2228) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2216:2216:2216))
        (PORT d[0] (2123:2123:2123) (2012:2012:2012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3312:3312:3312) (3413:3413:3413))
        (PORT clk (3565:3565:3565) (3616:3616:3616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4216:4216:4216) (4149:4149:4149))
        (PORT d[1] (4145:4145:4145) (4040:4040:4040))
        (PORT d[2] (3627:3627:3627) (3563:3563:3563))
        (PORT d[3] (2983:2983:2983) (3088:3088:3088))
        (PORT d[4] (4163:4163:4163) (4176:4176:4176))
        (PORT d[5] (4164:4164:4164) (4095:4095:4095))
        (PORT d[6] (3112:3112:3112) (3104:3104:3104))
        (PORT d[7] (3394:3394:3394) (3399:3399:3399))
        (PORT d[8] (3061:3061:3061) (3101:3101:3101))
        (PORT d[9] (5188:5188:5188) (5118:5118:5118))
        (PORT d[10] (4937:4937:4937) (4863:4863:4863))
        (PORT d[11] (2673:2673:2673) (2765:2765:2765))
        (PORT d[12] (3480:3480:3480) (3523:3523:3523))
        (PORT clk (3562:3562:3562) (3612:3612:3612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2821:2821:2821) (2778:2778:2778))
        (PORT clk (3562:3562:3562) (3612:3612:3612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3565:3565:3565) (3616:3616:3616))
        (PORT d[0] (3364:3364:3364) (3332:3332:3332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3566:3566:3566) (3617:3617:3617))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3566:3566:3566) (3617:3617:3617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3566:3566:3566) (3617:3617:3617))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3566:3566:3566) (3617:3617:3617))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3031:3031:3031) (2975:2975:2975))
        (PORT d[1] (3388:3388:3388) (3510:3510:3510))
        (PORT d[2] (2666:2666:2666) (2603:2603:2603))
        (PORT d[3] (2254:2254:2254) (2286:2286:2286))
        (PORT d[4] (4476:4476:4476) (4606:4606:4606))
        (PORT d[5] (3671:3671:3671) (3632:3632:3632))
        (PORT d[6] (3872:3872:3872) (3936:3936:3936))
        (PORT d[7] (4525:4525:4525) (4342:4342:4342))
        (PORT d[8] (4537:4537:4537) (4584:4584:4584))
        (PORT d[9] (5985:5985:5985) (5818:5818:5818))
        (PORT d[10] (2429:2429:2429) (2327:2327:2327))
        (PORT d[11] (5260:5260:5260) (5221:5221:5221))
        (PORT d[12] (3294:3294:3294) (3362:3362:3362))
        (PORT clk (2218:2218:2218) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (PORT d[0] (1592:1592:1592) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2202:2202:2202))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1624:1624:1624) (1566:1566:1566))
        (PORT datab (1751:1751:1751) (1661:1661:1661))
        (PORT datac (965:965:965) (968:968:968))
        (PORT datad (730:730:730) (741:741:741))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2474:2474:2474) (2531:2531:2531))
        (PORT clk (2968:2968:2968) (2936:2936:2936))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2809:2809:2809) (2841:2841:2841))
        (PORT d[1] (3632:3632:3632) (3619:3619:3619))
        (PORT d[2] (5676:5676:5676) (5617:5617:5617))
        (PORT d[3] (5405:5405:5405) (5104:5104:5104))
        (PORT d[4] (5207:5207:5207) (5218:5218:5218))
        (PORT d[5] (4103:4103:4103) (4033:4033:4033))
        (PORT d[6] (3218:3218:3218) (3139:3139:3139))
        (PORT d[7] (2384:2384:2384) (2394:2394:2394))
        (PORT d[8] (2953:2953:2953) (2926:2926:2926))
        (PORT d[9] (5708:5708:5708) (5581:5581:5581))
        (PORT d[10] (5499:5499:5499) (5381:5381:5381))
        (PORT d[11] (2406:2406:2406) (2423:2423:2423))
        (PORT d[12] (5026:5026:5026) (4853:4853:4853))
        (PORT clk (2965:2965:2965) (2932:2932:2932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2908:2908:2908) (2800:2800:2800))
        (PORT clk (2965:2965:2965) (2932:2932:2932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (2936:2936:2936))
        (PORT d[0] (3451:3451:3451) (3354:3354:3354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (2937:2937:2937))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (2937:2937:2937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (2937:2937:2937))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (2937:2937:2937))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4058:4058:4058) (4008:4008:4008))
        (PORT d[1] (3995:3995:3995) (3947:3947:3947))
        (PORT d[2] (5566:5566:5566) (5414:5414:5414))
        (PORT d[3] (6797:6797:6797) (6588:6588:6588))
        (PORT d[4] (3628:3628:3628) (3699:3699:3699))
        (PORT d[5] (4366:4366:4366) (4352:4352:4352))
        (PORT d[6] (4407:4407:4407) (4285:4285:4285))
        (PORT d[7] (3142:3142:3142) (3103:3103:3103))
        (PORT d[8] (3754:3754:3754) (3763:3763:3763))
        (PORT d[9] (4651:4651:4651) (4498:4498:4498))
        (PORT d[10] (4796:4796:4796) (4749:4749:4749))
        (PORT d[11] (4150:4150:4150) (4080:4080:4080))
        (PORT d[12] (2768:2768:2768) (2774:2774:2774))
        (PORT clk (2220:2220:2220) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2210:2210:2210))
        (PORT d[0] (4936:4936:4936) (4632:4632:4632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2205:2205:2205))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3450:3450:3450) (3476:3476:3476))
        (PORT clk (3193:3193:3193) (3236:3236:3236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4338:4338:4338) (4412:4412:4412))
        (PORT d[1] (2611:2611:2611) (2576:2576:2576))
        (PORT d[2] (3308:3308:3308) (3201:3201:3201))
        (PORT d[3] (3718:3718:3718) (3822:3822:3822))
        (PORT d[4] (4475:4475:4475) (4465:4465:4465))
        (PORT d[5] (3561:3561:3561) (3521:3521:3521))
        (PORT d[6] (3679:3679:3679) (3631:3631:3631))
        (PORT d[7] (2956:2956:2956) (2932:2932:2932))
        (PORT d[8] (3035:3035:3035) (3058:3058:3058))
        (PORT d[9] (3321:3321:3321) (3168:3168:3168))
        (PORT d[10] (3656:3656:3656) (3472:3472:3472))
        (PORT d[11] (2198:2198:2198) (2251:2251:2251))
        (PORT d[12] (3363:3363:3363) (3189:3189:3189))
        (PORT clk (3190:3190:3190) (3232:3232:3232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1710:1710:1710) (1644:1644:1644))
        (PORT clk (3190:3190:3190) (3232:3232:3232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3193:3193:3193) (3236:3236:3236))
        (PORT d[0] (2253:2253:2253) (2198:2198:2198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3194:3194:3194) (3237:3237:3237))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3194:3194:3194) (3237:3237:3237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3194:3194:3194) (3237:3237:3237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3194:3194:3194) (3237:3237:3237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (2553:2553:2553))
        (PORT d[1] (3696:3696:3696) (3798:3798:3798))
        (PORT d[2] (2128:2128:2128) (2098:2098:2098))
        (PORT d[3] (2609:2609:2609) (2528:2528:2528))
        (PORT d[4] (2315:2315:2315) (2255:2255:2255))
        (PORT d[5] (5001:5001:5001) (4962:4962:4962))
        (PORT d[6] (2573:2573:2573) (2537:2537:2537))
        (PORT d[7] (4448:4448:4448) (4458:4458:4458))
        (PORT d[8] (2674:2674:2674) (2648:2648:2648))
        (PORT d[9] (3999:3999:3999) (3837:3837:3837))
        (PORT d[10] (3233:3233:3233) (3104:3104:3104))
        (PORT d[11] (2458:2458:2458) (2364:2364:2364))
        (PORT d[12] (2825:2825:2825) (2879:2879:2879))
        (PORT clk (2227:2227:2227) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2220:2220:2220))
        (PORT d[0] (2856:2856:2856) (2783:2783:2783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2215:2215:2215))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (995:995:995) (994:994:994))
        (PORT datac (2204:2204:2204) (2101:2101:2101))
        (PORT datad (1555:1555:1555) (1452:1452:1452))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1041:1041:1041) (1019:1019:1019))
        (PORT datac (1212:1212:1212) (1166:1166:1166))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (592:592:592))
        (PORT datab (608:608:608) (567:567:567))
        (PORT datac (1211:1211:1211) (1165:1165:1165))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (394:394:394))
        (PORT datab (299:299:299) (364:364:364))
        (PORT datac (1139:1139:1139) (1176:1176:1176))
        (PORT datad (1039:1039:1039) (1039:1039:1039))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_DATA\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (604:604:604) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|green\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (831:831:831) (771:771:771))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|green\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2066:2066:2066))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2229:2229:2229) (2020:2020:2020))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3267:3267:3267) (3338:3338:3338))
        (PORT clk (2760:2760:2760) (2772:2772:2772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1985:1985:1985) (1922:1922:1922))
        (PORT d[1] (2886:2886:2886) (2816:2816:2816))
        (PORT d[2] (1886:1886:1886) (1812:1812:1812))
        (PORT d[3] (1454:1454:1454) (1466:1466:1466))
        (PORT d[4] (1253:1253:1253) (1204:1204:1204))
        (PORT d[5] (3130:3130:3130) (3067:3067:3067))
        (PORT d[6] (2348:2348:2348) (2325:2325:2325))
        (PORT d[7] (2378:2378:2378) (2370:2370:2370))
        (PORT d[8] (3115:3115:3115) (2991:2991:2991))
        (PORT d[9] (3153:3153:3153) (3050:3050:3050))
        (PORT d[10] (1598:1598:1598) (1546:1546:1546))
        (PORT d[11] (2835:2835:2835) (2733:2733:2733))
        (PORT d[12] (2519:2519:2519) (2432:2432:2432))
        (PORT clk (2757:2757:2757) (2768:2768:2768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1944:1944:1944) (1815:1815:1815))
        (PORT clk (2757:2757:2757) (2768:2768:2768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2772:2772:2772))
        (PORT d[0] (2487:2487:2487) (2369:2369:2369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2773:2773:2773))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2773:2773:2773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2773:2773:2773))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2773:2773:2773))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1920:1920:1920) (1867:1867:1867))
        (PORT d[1] (2454:2454:2454) (2435:2435:2435))
        (PORT d[2] (1378:1378:1378) (1377:1377:1377))
        (PORT d[3] (3738:3738:3738) (3594:3594:3594))
        (PORT d[4] (3087:3087:3087) (3077:3077:3077))
        (PORT d[5] (3249:3249:3249) (3224:3224:3224))
        (PORT d[6] (4457:4457:4457) (4462:4462:4462))
        (PORT d[7] (5839:5839:5839) (5776:5776:5776))
        (PORT d[8] (4157:4157:4157) (4182:4182:4182))
        (PORT d[9] (6357:6357:6357) (6211:6211:6211))
        (PORT d[10] (3867:3867:3867) (3728:3728:3728))
        (PORT d[11] (4026:4026:4026) (3844:3844:3844))
        (PORT d[12] (4315:4315:4315) (4371:4371:4371))
        (PORT clk (2204:2204:2204) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2196:2196:2196))
        (PORT d[0] (2239:2239:2239) (2195:2195:2195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2191:2191:2191))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3543:3543:3543) (3584:3584:3584))
        (PORT clk (2736:2736:2736) (2740:2740:2740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1952:1952:1952) (1890:1890:1890))
        (PORT d[1] (2865:2865:2865) (2794:2794:2794))
        (PORT d[2] (1945:1945:1945) (1861:1861:1861))
        (PORT d[3] (1726:1726:1726) (1723:1723:1723))
        (PORT d[4] (1647:1647:1647) (1592:1592:1592))
        (PORT d[5] (3186:3186:3186) (3118:3118:3118))
        (PORT d[6] (2372:2372:2372) (2348:2348:2348))
        (PORT d[7] (1538:1538:1538) (1467:1467:1467))
        (PORT d[8] (2816:2816:2816) (2706:2706:2706))
        (PORT d[9] (3123:3123:3123) (3010:3010:3010))
        (PORT d[10] (1597:1597:1597) (1540:1540:1540))
        (PORT d[11] (2554:2554:2554) (2464:2464:2464))
        (PORT d[12] (1848:1848:1848) (1779:1779:1779))
        (PORT clk (2733:2733:2733) (2736:2736:2736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1755:1755:1755) (1674:1674:1674))
        (PORT clk (2733:2733:2733) (2736:2736:2736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2740:2740:2740))
        (PORT d[0] (2298:2298:2298) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2741:2741:2741))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2741:2741:2741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2741:2741:2741))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2741:2741:2741))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3457:3457:3457) (3325:3325:3325))
        (PORT d[1] (2420:2420:2420) (2401:2401:2401))
        (PORT d[2] (1744:1744:1744) (1735:1735:1735))
        (PORT d[3] (3472:3472:3472) (3335:3335:3335))
        (PORT d[4] (3118:3118:3118) (3107:3107:3107))
        (PORT d[5] (2959:2959:2959) (2945:2945:2945))
        (PORT d[6] (4148:4148:4148) (4168:4168:4168))
        (PORT d[7] (5815:5815:5815) (5749:5749:5749))
        (PORT d[8] (4105:4105:4105) (4129:4129:4129))
        (PORT d[9] (6305:6305:6305) (6159:6159:6159))
        (PORT d[10] (3589:3589:3589) (3462:3462:3462))
        (PORT d[11] (3706:3706:3706) (3539:3539:3539))
        (PORT d[12] (4608:4608:4608) (4648:4648:4648))
        (PORT clk (2213:2213:2213) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2205:2205:2205))
        (PORT d[0] (2658:2658:2658) (2462:2462:2462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2200:2200:2200))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3243:3243:3243) (3305:3305:3305))
        (PORT clk (3088:3088:3088) (3088:3088:3088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5293:5293:5293) (5312:5312:5312))
        (PORT d[1] (2613:2613:2613) (2574:2574:2574))
        (PORT d[2] (2650:2650:2650) (2566:2566:2566))
        (PORT d[3] (2550:2550:2550) (2460:2460:2460))
        (PORT d[4] (3743:3743:3743) (3711:3711:3711))
        (PORT d[5] (3492:3492:3492) (3446:3446:3446))
        (PORT d[6] (2677:2677:2677) (2640:2640:2640))
        (PORT d[7] (2345:2345:2345) (2334:2334:2334))
        (PORT d[8] (2968:2968:2968) (2965:2965:2965))
        (PORT d[9] (2651:2651:2651) (2528:2528:2528))
        (PORT d[10] (4060:4060:4060) (3892:3892:3892))
        (PORT d[11] (3064:3064:3064) (3049:3049:3049))
        (PORT d[12] (3639:3639:3639) (3458:3458:3458))
        (PORT clk (3085:3085:3085) (3084:3084:3084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (1988:1988:1988))
        (PORT clk (3085:3085:3085) (3084:3084:3084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3088:3088:3088) (3088:3088:3088))
        (PORT d[0] (2931:2931:2931) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3089:3089:3089) (3089:3089:3089))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3089:3089:3089) (3089:3089:3089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3089:3089:3089) (3089:3089:3089))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3089:3089:3089) (3089:3089:3089))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1287:1287:1287) (1247:1247:1247))
        (PORT d[1] (1307:1307:1307) (1281:1281:1281))
        (PORT d[2] (1425:1425:1425) (1403:1403:1403))
        (PORT d[3] (1953:1953:1953) (1890:1890:1890))
        (PORT d[4] (1336:1336:1336) (1307:1307:1307))
        (PORT d[5] (1606:1606:1606) (1544:1544:1544))
        (PORT d[6] (2997:2997:2997) (2973:2973:2973))
        (PORT d[7] (1574:1574:1574) (1525:1525:1525))
        (PORT d[8] (3335:3335:3335) (3301:3301:3301))
        (PORT d[9] (4666:4666:4666) (4486:4486:4486))
        (PORT d[10] (2598:2598:2598) (2497:2497:2497))
        (PORT d[11] (3086:3086:3086) (2965:2965:2965))
        (PORT d[12] (3525:3525:3525) (3557:3557:3557))
        (PORT clk (2199:2199:2199) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2192:2192:2192))
        (PORT d[0] (1688:1688:1688) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2187:2187:2187))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2171:2171:2171) (2035:2035:2035))
        (PORT datab (1343:1343:1343) (1296:1296:1296))
        (PORT datac (1277:1277:1277) (1244:1244:1244))
        (PORT datad (1174:1174:1174) (1090:1090:1090))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3218:3218:3218) (3279:3279:3279))
        (PORT clk (3460:3460:3460) (3512:3512:3512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3301:3301:3301) (3397:3397:3397))
        (PORT d[1] (3341:3341:3341) (3347:3347:3347))
        (PORT d[2] (4685:4685:4685) (4607:4607:4607))
        (PORT d[3] (4123:4123:4123) (4246:4246:4246))
        (PORT d[4] (3943:3943:3943) (3905:3905:3905))
        (PORT d[5] (4796:4796:4796) (4749:4749:4749))
        (PORT d[6] (3653:3653:3653) (3598:3598:3598))
        (PORT d[7] (2450:2450:2450) (2473:2473:2473))
        (PORT d[8] (3037:3037:3037) (3062:3062:3062))
        (PORT d[9] (4312:4312:4312) (4132:4132:4132))
        (PORT d[10] (5517:5517:5517) (5417:5417:5417))
        (PORT d[11] (2876:2876:2876) (2942:2942:2942))
        (PORT d[12] (4640:4640:4640) (4444:4444:4444))
        (PORT clk (3457:3457:3457) (3508:3508:3508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2188:2188:2188))
        (PORT clk (3457:3457:3457) (3508:3508:3508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3460:3460:3460) (3512:3512:3512))
        (PORT d[0] (2830:2830:2830) (2742:2742:2742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3461:3461:3461) (3513:3513:3513))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3461:3461:3461) (3513:3513:3513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3461:3461:3461) (3513:3513:3513))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3461:3461:3461) (3513:3513:3513))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2642:2642:2642) (2570:2570:2570))
        (PORT d[1] (3339:3339:3339) (3441:3441:3441))
        (PORT d[2] (2810:2810:2810) (2764:2764:2764))
        (PORT d[3] (3298:3298:3298) (3216:3216:3216))
        (PORT d[4] (3917:3917:3917) (3968:3968:3968))
        (PORT d[5] (3994:3994:3994) (3981:3981:3981))
        (PORT d[6] (3330:3330:3330) (3297:3297:3297))
        (PORT d[7] (3483:3483:3483) (3523:3523:3523))
        (PORT d[8] (3374:3374:3374) (3365:3365:3365))
        (PORT d[9] (3035:3035:3035) (2902:2902:2902))
        (PORT d[10] (4854:4854:4854) (4809:4809:4809))
        (PORT d[11] (2819:2819:2819) (2720:2720:2720))
        (PORT d[12] (3651:3651:3651) (3743:3743:3743))
        (PORT clk (2217:2217:2217) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (PORT d[0] (2969:2969:2969) (2758:2758:2758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1699:1699:1699) (1624:1624:1624))
        (PORT datab (1340:1340:1340) (1293:1293:1293))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (2211:2211:2211) (2110:2110:2110))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3074:3074:3074) (3097:3097:3097))
        (PORT clk (2962:2962:2962) (2938:2938:2938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2487:2487:2487) (2529:2529:2529))
        (PORT d[1] (3275:3275:3275) (3263:3263:3263))
        (PORT d[2] (5702:5702:5702) (5643:5643:5643))
        (PORT d[3] (3844:3844:3844) (3639:3639:3639))
        (PORT d[4] (4441:4441:4441) (4452:4452:4452))
        (PORT d[5] (4447:4447:4447) (4363:4363:4363))
        (PORT d[6] (3508:3508:3508) (3423:3423:3423))
        (PORT d[7] (2382:2382:2382) (2384:2384:2384))
        (PORT d[8] (3255:3255:3255) (3221:3221:3221))
        (PORT d[9] (5092:5092:5092) (4965:4965:4965))
        (PORT d[10] (4797:4797:4797) (4681:4681:4681))
        (PORT d[11] (2778:2778:2778) (2797:2797:2797))
        (PORT d[12] (2336:2336:2336) (2349:2349:2349))
        (PORT clk (2959:2959:2959) (2934:2934:2934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2335:2335:2335))
        (PORT clk (2959:2959:2959) (2934:2934:2934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2962:2962:2962) (2938:2938:2938))
        (PORT d[0] (2940:2940:2940) (2892:2892:2892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (2939:2939:2939))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (2939:2939:2939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (2939:2939:2939))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (2939:2939:2939))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3760:3760:3760) (3732:3732:3732))
        (PORT d[1] (3987:3987:3987) (3939:3939:3939))
        (PORT d[2] (5548:5548:5548) (5397:5397:5397))
        (PORT d[3] (6789:6789:6789) (6579:6579:6579))
        (PORT d[4] (3644:3644:3644) (3718:3718:3718))
        (PORT d[5] (4372:4372:4372) (4359:4359:4359))
        (PORT d[6] (4415:4415:4415) (4294:4294:4294))
        (PORT d[7] (2900:2900:2900) (2879:2879:2879))
        (PORT d[8] (3784:3784:3784) (3791:3791:3791))
        (PORT d[9] (4684:4684:4684) (4530:4530:4530))
        (PORT d[10] (4803:4803:4803) (4757:4757:4757))
        (PORT d[11] (4493:4493:4493) (4410:4410:4410))
        (PORT d[12] (2756:2756:2756) (2760:2760:2760))
        (PORT clk (2221:2221:2221) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2214:2214:2214))
        (PORT d[0] (4366:4366:4366) (4232:4232:4232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2209:2209:2209))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2580:2580:2580))
        (PORT clk (3425:3425:3425) (3419:3419:3419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3979:3979:3979) (4050:4050:4050))
        (PORT d[1] (3346:3346:3346) (3356:3356:3356))
        (PORT d[2] (4029:4029:4029) (3977:3977:3977))
        (PORT d[3] (3752:3752:3752) (3872:3872:3872))
        (PORT d[4] (4163:4163:4163) (4178:4178:4178))
        (PORT d[5] (5153:5153:5153) (5105:5105:5105))
        (PORT d[6] (3379:3379:3379) (3343:3343:3343))
        (PORT d[7] (2407:2407:2407) (2428:2428:2428))
        (PORT d[8] (3029:3029:3029) (3061:3061:3061))
        (PORT d[9] (3941:3941:3941) (3760:3760:3760))
        (PORT d[10] (3668:3668:3668) (3477:3477:3477))
        (PORT d[11] (2806:2806:2806) (2842:2842:2842))
        (PORT d[12] (3674:3674:3674) (3528:3528:3528))
        (PORT clk (3422:3422:3422) (3415:3415:3415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1682:1682:1682))
        (PORT clk (3422:3422:3422) (3415:3415:3415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3425:3425:3425) (3419:3419:3419))
        (PORT d[0] (2293:2293:2293) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3426:3426:3426) (3420:3420:3420))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3426:3426:3426) (3420:3420:3420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3426:3426:3426) (3420:3420:3420))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3426:3426:3426) (3420:3420:3420))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2278:2278:2278))
        (PORT d[1] (3382:3382:3382) (3495:3495:3495))
        (PORT d[2] (2498:2498:2498) (2470:2470:2470))
        (PORT d[3] (2974:2974:2974) (2897:2897:2897))
        (PORT d[4] (2622:2622:2622) (2549:2549:2549))
        (PORT d[5] (4302:4302:4302) (4275:4275:4275))
        (PORT d[6] (3657:3657:3657) (3621:3621:3621))
        (PORT d[7] (4114:4114:4114) (4132:4132:4132))
        (PORT d[8] (2649:2649:2649) (2617:2617:2617))
        (PORT d[9] (3344:3344:3344) (3193:3193:3193))
        (PORT d[10] (5179:5179:5179) (5119:5119:5119))
        (PORT d[11] (2494:2494:2494) (2404:2404:2404))
        (PORT d[12] (4276:4276:4276) (4342:4342:4342))
        (PORT clk (2233:2233:2233) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2224:2224:2224))
        (PORT d[0] (2501:2501:2501) (2444:2444:2444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2219:2219:2219))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1275:1275:1275))
        (PORT datab (1339:1339:1339) (1292:1292:1292))
        (PORT datac (2735:2735:2735) (2596:2596:2596))
        (PORT datad (1620:1620:1620) (1532:1532:1532))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2633:2633:2633) (2606:2606:2606))
        (PORT clk (2657:2657:2657) (2624:2624:2624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2104:2104:2104) (2111:2111:2111))
        (PORT d[1] (4007:4007:4007) (3992:3992:3992))
        (PORT d[2] (5643:5643:5643) (5565:5565:5565))
        (PORT d[3] (4603:4603:4603) (4382:4382:4382))
        (PORT d[4] (5094:5094:5094) (5082:5082:5082))
        (PORT d[5] (4005:4005:4005) (3897:3897:3897))
        (PORT d[6] (3034:3034:3034) (2908:2908:2908))
        (PORT d[7] (2054:2054:2054) (2044:2044:2044))
        (PORT d[8] (2957:2957:2957) (2908:2908:2908))
        (PORT d[9] (3961:3961:3961) (3826:3826:3826))
        (PORT d[10] (4108:4108:4108) (3989:3989:3989))
        (PORT d[11] (3060:3060:3060) (3061:3061:3061))
        (PORT d[12] (3271:3271:3271) (3242:3242:3242))
        (PORT clk (2654:2654:2654) (2620:2620:2620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2270:2270:2270) (2173:2173:2173))
        (PORT clk (2654:2654:2654) (2620:2620:2620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2657:2657:2657) (2624:2624:2624))
        (PORT d[0] (2715:2715:2715) (2622:2622:2622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2625:2625:2625))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2625:2625:2625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2625:2625:2625))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2625:2625:2625))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3750:3750:3750) (3700:3700:3700))
        (PORT d[1] (5361:5361:5361) (5280:5280:5280))
        (PORT d[2] (3478:3478:3478) (3462:3462:3462))
        (PORT d[3] (5439:5439:5439) (5260:5260:5260))
        (PORT d[4] (4662:4662:4662) (4697:4697:4697))
        (PORT d[5] (4346:4346:4346) (4324:4324:4324))
        (PORT d[6] (5405:5405:5405) (5244:5244:5244))
        (PORT d[7] (3504:3504:3504) (3430:3430:3430))
        (PORT d[8] (3353:3353:3353) (3321:3321:3321))
        (PORT d[9] (6029:6029:6029) (5840:5840:5840))
        (PORT d[10] (6189:6189:6189) (6107:6107:6107))
        (PORT d[11] (3713:3713:3713) (3605:3605:3605))
        (PORT d[12] (2719:2719:2719) (2724:2724:2724))
        (PORT clk (2212:2212:2212) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2204:2204:2204))
        (PORT d[0] (4368:4368:4368) (4258:4258:4258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2199:2199:2199))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2903:2903:2903) (2861:2861:2861))
        (PORT clk (2634:2634:2634) (2605:2605:2605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2441:2441:2441) (2450:2450:2450))
        (PORT d[1] (4029:4029:4029) (4005:4005:4005))
        (PORT d[2] (5684:5684:5684) (5604:5604:5604))
        (PORT d[3] (4555:4555:4555) (4334:4334:4334))
        (PORT d[4] (4795:4795:4795) (4793:4793:4793))
        (PORT d[5] (3709:3709:3709) (3619:3619:3619))
        (PORT d[6] (3054:3054:3054) (2931:2931:2931))
        (PORT d[7] (2038:2038:2038) (2029:2029:2029))
        (PORT d[8] (2948:2948:2948) (2899:2899:2899))
        (PORT d[9] (5442:5442:5442) (5303:5303:5303))
        (PORT d[10] (4103:4103:4103) (3983:3983:3983))
        (PORT d[11] (2742:2742:2742) (2756:2756:2756))
        (PORT d[12] (2969:2969:2969) (2949:2949:2949))
        (PORT clk (2631:2631:2631) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2096:2096:2096))
        (PORT clk (2631:2631:2631) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2634:2634:2634) (2605:2605:2605))
        (PORT d[0] (2759:2759:2759) (2650:2650:2650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2635:2635) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2635:2635) (2606:2606:2606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2635:2635) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2635:2635) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3717:3717:3717) (3668:3668:3668))
        (PORT d[1] (5025:5025:5025) (4960:4960:4960))
        (PORT d[2] (3821:3821:3821) (3799:3799:3799))
        (PORT d[3] (5747:5747:5747) (5558:5558:5558))
        (PORT d[4] (4670:4670:4670) (4716:4716:4716))
        (PORT d[5] (4285:4285:4285) (4236:4236:4236))
        (PORT d[6] (5389:5389:5389) (5228:5228:5228))
        (PORT d[7] (2907:2907:2907) (2863:2863:2863))
        (PORT d[8] (3904:3904:3904) (3841:3841:3841))
        (PORT d[9] (5698:5698:5698) (5518:5518:5518))
        (PORT d[10] (5844:5844:5844) (5777:5777:5777))
        (PORT d[11] (3431:3431:3431) (3358:3358:3358))
        (PORT d[12] (2349:2349:2349) (2335:2335:2335))
        (PORT clk (2220:2220:2220) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2208:2208:2208))
        (PORT d[0] (3368:3368:3368) (3242:3242:3242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2203:2203:2203))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (2160:2160:2160) (2030:2030:2030))
        (PORT datac (1277:1277:1277) (1243:1243:1243))
        (PORT datad (2117:2117:2117) (1973:1973:1973))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2855:2855:2855) (2903:2903:2903))
        (PORT clk (3471:3471:3471) (3489:3489:3489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3675:3675:3675) (3763:3763:3763))
        (PORT d[1] (3350:3350:3350) (3362:3362:3362))
        (PORT d[2] (4326:4326:4326) (4264:4264:4264))
        (PORT d[3] (4120:4120:4120) (4228:4228:4228))
        (PORT d[4] (4099:4099:4099) (4096:4096:4096))
        (PORT d[5] (4854:4854:4854) (4819:4819:4819))
        (PORT d[6] (3377:3377:3377) (3335:3335:3335))
        (PORT d[7] (2688:2688:2688) (2680:2680:2680))
        (PORT d[8] (2996:2996:2996) (3019:3019:3019))
        (PORT d[9] (4292:4292:4292) (4108:4108:4108))
        (PORT d[10] (4095:4095:4095) (3924:3924:3924))
        (PORT d[11] (3187:3187:3187) (3236:3236:3236))
        (PORT d[12] (4630:4630:4630) (4436:4436:4436))
        (PORT clk (3468:3468:3468) (3485:3485:3485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3146:3146:3146) (3122:3122:3122))
        (PORT clk (3468:3468:3468) (3485:3485:3485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3471:3471:3471) (3489:3489:3489))
        (PORT d[0] (3669:3669:3669) (3650:3650:3650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3472:3472:3472) (3490:3490:3490))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3472:3472:3472) (3490:3490:3490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3472:3472:3472) (3490:3490:3490))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3472:3472:3472) (3490:3490:3490))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2634:2634:2634) (2561:2561:2561))
        (PORT d[1] (3030:3030:3030) (3149:3149:3149))
        (PORT d[2] (2839:2839:2839) (2801:2801:2801))
        (PORT d[3] (3284:3284:3284) (3190:3190:3190))
        (PORT d[4] (4222:4222:4222) (4254:4254:4254))
        (PORT d[5] (4333:4333:4333) (4313:4313:4313))
        (PORT d[6] (3318:3318:3318) (3288:3288:3288))
        (PORT d[7] (3794:3794:3794) (3823:3823:3823))
        (PORT d[8] (3696:3696:3696) (3676:3676:3676))
        (PORT d[9] (2761:2761:2761) (2647:2647:2647))
        (PORT d[10] (5157:5157:5157) (5107:5107:5107))
        (PORT d[11] (2812:2812:2812) (2712:2712:2712))
        (PORT d[12] (3972:3972:3972) (4051:4051:4051))
        (PORT clk (2219:2219:2219) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2212:2212:2212))
        (PORT d[0] (3788:3788:3788) (3535:3535:3535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2207:2207:2207))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2311:2311:2311) (2296:2296:2296))
        (PORT clk (2535:2535:2535) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2443:2443:2443) (2444:2444:2444))
        (PORT d[1] (3215:3215:3215) (3168:3168:3168))
        (PORT d[2] (4997:4997:4997) (4945:4945:4945))
        (PORT d[3] (5241:5241:5241) (5002:5002:5002))
        (PORT d[4] (5444:5444:5444) (5417:5417:5417))
        (PORT d[5] (2953:2953:2953) (2803:2803:2803))
        (PORT d[6] (3384:3384:3384) (3251:3251:3251))
        (PORT d[7] (2341:2341:2341) (2314:2314:2314))
        (PORT d[8] (2616:2616:2616) (2586:2586:2586))
        (PORT d[9] (4040:4040:4040) (3920:3920:3920))
        (PORT d[10] (4532:4532:4532) (4402:4402:4402))
        (PORT d[11] (3687:3687:3687) (3664:3664:3664))
        (PORT d[12] (5326:5326:5326) (5159:5159:5159))
        (PORT clk (2532:2532:2532) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (1810:1810:1810))
        (PORT clk (2532:2532:2532) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2470:2470:2470))
        (PORT d[0] (2471:2471:2471) (2364:2364:2364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2471:2471:2471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5667:5667:5667) (5573:5573:5573))
        (PORT d[1] (3671:3671:3671) (3618:3618:3618))
        (PORT d[2] (3132:3132:3132) (3128:3128:3128))
        (PORT d[3] (5069:5069:5069) (4898:4898:4898))
        (PORT d[4] (5323:5323:5323) (5233:5233:5233))
        (PORT d[5] (4516:4516:4516) (4442:4442:4442))
        (PORT d[6] (2983:2983:2983) (2977:2977:2977))
        (PORT d[7] (4079:4079:4079) (3966:3966:3966))
        (PORT d[8] (5042:5042:5042) (4999:4999:4999))
        (PORT d[9] (6356:6356:6356) (6150:6150:6150))
        (PORT d[10] (4517:4517:4517) (4340:4340:4340))
        (PORT d[11] (4362:4362:4362) (4232:4232:4232))
        (PORT d[12] (2668:2668:2668) (2643:2643:2643))
        (PORT clk (2177:2177:2177) (2169:2169:2169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2169:2169:2169))
        (PORT d[0] (2055:2055:2055) (1897:1897:1897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2164:2164:2164))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3229:3229:3229) (3300:3300:3300))
        (PORT clk (2730:2730:2730) (2750:2750:2750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2188:2188:2188))
        (PORT d[1] (2887:2887:2887) (2817:2817:2817))
        (PORT d[2] (1627:1627:1627) (1559:1559:1559))
        (PORT d[3] (2856:2856:2856) (2757:2757:2757))
        (PORT d[4] (4037:4037:4037) (3991:3991:3991))
        (PORT d[5] (3143:3143:3143) (3079:3079:3079))
        (PORT d[6] (3743:3743:3743) (3680:3680:3680))
        (PORT d[7] (2409:2409:2409) (2400:2400:2400))
        (PORT d[8] (3147:3147:3147) (3023:3023:3023))
        (PORT d[9] (3120:3120:3120) (3017:3017:3017))
        (PORT d[10] (1613:1613:1613) (1561:1561:1561))
        (PORT d[11] (2858:2858:2858) (2763:2763:2763))
        (PORT d[12] (2552:2552:2552) (2464:2464:2464))
        (PORT clk (2727:2727:2727) (2746:2746:2746))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2041:2041:2041))
        (PORT clk (2727:2727:2727) (2746:2746:2746))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2730:2730:2730) (2750:2750:2750))
        (PORT d[0] (2744:2744:2744) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2751:2751:2751))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2751:2751:2751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2751:2751:2751))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2751:2751:2751))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1924:1924:1924) (1863:1863:1863))
        (PORT d[1] (2750:2750:2750) (2721:2721:2721))
        (PORT d[2] (2072:2072:2072) (2053:2053:2053))
        (PORT d[3] (3745:3745:3745) (3601:3601:3601))
        (PORT d[4] (3126:3126:3126) (3115:3115:3115))
        (PORT d[5] (3321:3321:3321) (3295:3295:3295))
        (PORT d[6] (4496:4496:4496) (4500:4500:4500))
        (PORT d[7] (5872:5872:5872) (5809:5809:5809))
        (PORT d[8] (4164:4164:4164) (4195:4195:4195))
        (PORT d[9] (6603:6603:6603) (6442:6442:6442))
        (PORT d[10] (3906:3906:3906) (3767:3767:3767))
        (PORT d[11] (3995:3995:3995) (3817:3817:3817))
        (PORT d[12] (4588:4588:4588) (4632:4632:4632))
        (PORT clk (2199:2199:2199) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2192:2192:2192))
        (PORT d[0] (3164:3164:3164) (3056:3056:3056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2187:2187:2187))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2493:2493:2493) (2364:2364:2364))
        (PORT datab (1306:1306:1306) (1266:1266:1266))
        (PORT datac (1274:1274:1274) (1239:1239:1239))
        (PORT datad (1291:1291:1291) (1254:1254:1254))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3156:3156:3156) (3175:3175:3175))
        (PORT clk (3462:3462:3462) (3480:3480:3480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3651:3651:3651) (3741:3741:3741))
        (PORT d[1] (3342:3342:3342) (3353:3353:3353))
        (PORT d[2] (4278:4278:4278) (4216:4216:4216))
        (PORT d[3] (4023:4023:4023) (4119:4119:4119))
        (PORT d[4] (4086:4086:4086) (4083:4083:4083))
        (PORT d[5] (5161:5161:5161) (5099:5099:5099))
        (PORT d[6] (3023:3023:3023) (2999:2999:2999))
        (PORT d[7] (2696:2696:2696) (2689:2689:2689))
        (PORT d[8] (2979:2979:2979) (3003:3003:3003))
        (PORT d[9] (3994:3994:3994) (3817:3817:3817))
        (PORT d[10] (4042:4042:4042) (3864:3864:3864))
        (PORT d[11] (2504:2504:2504) (2580:2580:2580))
        (PORT d[12] (3061:3061:3061) (3085:3085:3085))
        (PORT clk (3459:3459:3459) (3476:3476:3476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2417:2417:2417))
        (PORT clk (3459:3459:3459) (3476:3476:3476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3480:3480:3480))
        (PORT d[0] (2589:2589:2589) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3463:3463:3463) (3481:3481:3481))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3463:3463:3463) (3481:3481:3481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3463:3463:3463) (3481:3481:3481))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3463:3463:3463) (3481:3481:3481))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2403:2403:2403) (2355:2355:2355))
        (PORT d[1] (3372:3372:3372) (3484:3484:3484))
        (PORT d[2] (2455:2455:2455) (2426:2426:2426))
        (PORT d[3] (2967:2967:2967) (2893:2893:2893))
        (PORT d[4] (2374:2374:2374) (2318:2318:2318))
        (PORT d[5] (4304:4304:4304) (4278:4278:4278))
        (PORT d[6] (3653:3653:3653) (3616:3616:3616))
        (PORT d[7] (3854:3854:3854) (3888:3888:3888))
        (PORT d[8] (3733:3733:3733) (3708:3708:3708))
        (PORT d[9] (3330:3330:3330) (3177:3177:3177))
        (PORT d[10] (5191:5191:5191) (5140:5140:5140))
        (PORT d[11] (2499:2499:2499) (2409:2409:2409))
        (PORT d[12] (4589:4589:4589) (4647:4647:4647))
        (PORT clk (2220:2220:2220) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2213:2213:2213))
        (PORT d[0] (3797:3797:3797) (3544:3544:3544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2208:2208:2208))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2133:2133:2133) (2125:2125:2125))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1913:1913:1913) (1813:1813:1813))
        (PORT datad (1294:1294:1294) (1258:1258:1258))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3083:3083:3083) (3099:3099:3099))
        (PORT clk (3065:3065:3065) (3059:3059:3059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2808:2808:2808) (2820:2820:2820))
        (PORT d[1] (3278:3278:3278) (3270:3270:3270))
        (PORT d[2] (4770:4770:4770) (4752:4752:4752))
        (PORT d[3] (4484:4484:4484) (4248:4248:4248))
        (PORT d[4] (4544:4544:4544) (4575:4575:4575))
        (PORT d[5] (4160:4160:4160) (4088:4088:4088))
        (PORT d[6] (3139:3139:3139) (3056:3056:3056))
        (PORT d[7] (4127:4127:4127) (3995:3995:3995))
        (PORT d[8] (2929:2929:2929) (2909:2909:2909))
        (PORT d[9] (5102:5102:5102) (5003:5003:5003))
        (PORT d[10] (4836:4836:4836) (4734:4734:4734))
        (PORT d[11] (2715:2715:2715) (2725:2725:2725))
        (PORT d[12] (4301:4301:4301) (4153:4153:4153))
        (PORT clk (3062:3062:3062) (3055:3055:3055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2644:2644:2644) (2570:2570:2570))
        (PORT clk (3062:3062:3062) (3055:3055:3055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3065:3065:3065) (3059:3059:3059))
        (PORT d[0] (3215:3215:3215) (3148:3148:3148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3060:3060:3060))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3060:3060:3060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3060:3060:3060))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3060:3060:3060))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3779:3779:3779) (3742:3742:3742))
        (PORT d[1] (3288:3288:3288) (3253:3253:3253))
        (PORT d[2] (4861:4861:4861) (4730:4730:4730))
        (PORT d[3] (7479:7479:7479) (7246:7246:7246))
        (PORT d[4] (4229:4229:4229) (4255:4255:4255))
        (PORT d[5] (3704:3704:3704) (3722:3722:3722))
        (PORT d[6] (3742:3742:3742) (3634:3634:3634))
        (PORT d[7] (2729:2729:2729) (2726:2726:2726))
        (PORT d[8] (3398:3398:3398) (3410:3410:3410))
        (PORT d[9] (4692:4692:4692) (4540:4540:4540))
        (PORT d[10] (4131:4131:4131) (4100:4100:4100))
        (PORT d[11] (4052:4052:4052) (3961:3961:3961))
        (PORT d[12] (3891:3891:3891) (3946:3946:3946))
        (PORT clk (2207:2207:2207) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2200:2200:2200))
        (PORT d[0] (4099:4099:4099) (3852:3852:3852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2195:2195:2195))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2614:2614:2614))
        (PORT clk (3192:3192:3192) (3234:3234:3234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4344:4344:4344) (4418:4418:4418))
        (PORT d[1] (2646:2646:2646) (2610:2610:2610))
        (PORT d[2] (3626:3626:3626) (3498:3498:3498))
        (PORT d[3] (3689:3689:3689) (3799:3799:3799))
        (PORT d[4] (4499:4499:4499) (4489:4489:4489))
        (PORT d[5] (3552:3552:3552) (3511:3511:3511))
        (PORT d[6] (2702:2702:2702) (2664:2664:2664))
        (PORT d[7] (2452:2452:2452) (2481:2481:2481))
        (PORT d[8] (3036:3036:3036) (3059:3059:3059))
        (PORT d[9] (3335:3335:3335) (3183:3183:3183))
        (PORT d[10] (3670:3670:3670) (3489:3489:3489))
        (PORT d[11] (2489:2489:2489) (2539:2539:2539))
        (PORT d[12] (3331:3331:3331) (3158:3158:3158))
        (PORT clk (3189:3189:3189) (3230:3230:3230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1968:1968:1968) (1888:1888:1888))
        (PORT clk (3189:3189:3189) (3230:3230:3230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3192:3192:3192) (3234:3234:3234))
        (PORT d[0] (2542:2542:2542) (2461:2461:2461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3193:3193:3193) (3235:3235:3235))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3193:3193:3193) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3193:3193:3193) (3235:3235:3235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3193:3193:3193) (3235:3235:3235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (2553:2553:2553))
        (PORT d[1] (3692:3692:3692) (3793:3793:3793))
        (PORT d[2] (2078:2078:2078) (2037:2037:2037))
        (PORT d[3] (2592:2592:2592) (2513:2513:2513))
        (PORT d[4] (2008:2008:2008) (1969:1969:1969))
        (PORT d[5] (4990:4990:4990) (4949:4949:4949))
        (PORT d[6] (2581:2581:2581) (2545:2545:2545))
        (PORT d[7] (4493:4493:4493) (4511:4511:4511))
        (PORT d[8] (2624:2624:2624) (2602:2602:2602))
        (PORT d[9] (4293:4293:4293) (4112:4112:4112))
        (PORT d[10] (3490:3490:3490) (3343:3343:3343))
        (PORT d[11] (2377:2377:2377) (2271:2271:2271))
        (PORT d[12] (3192:3192:3192) (3240:3240:3240))
        (PORT clk (2225:2225:2225) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2218:2218:2218))
        (PORT d[0] (1866:1866:1866) (1787:1787:1787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2213:2213:2213))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1277:1277:1277))
        (PORT datab (1341:1341:1341) (1294:1294:1294))
        (PORT datac (2153:2153:2153) (2171:2171:2171))
        (PORT datad (1261:1261:1261) (1203:1203:1203))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2898:2898:2898) (2951:2951:2951))
        (PORT clk (3070:3070:3070) (3084:3084:3084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5252:5252:5252) (5270:5270:5270))
        (PORT d[1] (2618:2618:2618) (2580:2580:2580))
        (PORT d[2] (2982:2982:2982) (2882:2882:2882))
        (PORT d[3] (4063:4063:4063) (4153:4153:4153))
        (PORT d[4] (3999:3999:3999) (3950:3950:3950))
        (PORT d[5] (3503:3503:3503) (3464:3464:3464))
        (PORT d[6] (2669:2669:2669) (2631:2631:2631))
        (PORT d[7] (3055:3055:3055) (3058:3058:3058))
        (PORT d[8] (2979:2979:2979) (2974:2974:2974))
        (PORT d[9] (3941:3941:3941) (3748:3748:3748))
        (PORT d[10] (4034:4034:4034) (3868:3868:3868))
        (PORT d[11] (3350:3350:3350) (3316:3316:3316))
        (PORT d[12] (3346:3346:3346) (3178:3178:3178))
        (PORT clk (3067:3067:3067) (3080:3080:3080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1304:1304:1304) (1207:1207:1207))
        (PORT clk (3067:3067:3067) (3080:3080:3080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3070:3070:3070) (3084:3084:3084))
        (PORT d[0] (1872:1872:1872) (1787:1787:1787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3071:3071:3071) (3085:3085:3085))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3071:3071:3071) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3071:3071:3071) (3085:3085:3085))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3071:3071:3071) (3085:3085:3085))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1325:1325:1325) (1284:1284:1284))
        (PORT d[1] (1035:1035:1035) (1022:1022:1022))
        (PORT d[2] (1425:1425:1425) (1405:1405:1405))
        (PORT d[3] (1974:1974:1974) (1923:1923:1923))
        (PORT d[4] (1606:1606:1606) (1526:1526:1526))
        (PORT d[5] (1581:1581:1581) (1520:1520:1520))
        (PORT d[6] (2950:2950:2950) (2925:2925:2925))
        (PORT d[7] (1581:1581:1581) (1532:1532:1532))
        (PORT d[8] (3327:3327:3327) (3292:3292:3292))
        (PORT d[9] (4665:4665:4665) (4485:4485:4485))
        (PORT d[10] (2605:2605:2605) (2505:2505:2505))
        (PORT d[11] (3124:3124:3124) (3000:3000:3000))
        (PORT d[12] (3542:3542:3542) (3581:3581:3581))
        (PORT clk (2204:2204:2204) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2196:2196:2196))
        (PORT d[0] (2546:2546:2546) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2191:2191:2191))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2898:2898:2898) (2973:2973:2973))
        (PORT clk (3595:3595:3595) (3658:3658:3658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3580:3580:3580) (3652:3652:3652))
        (PORT d[1] (3385:3385:3385) (3397:3397:3397))
        (PORT d[2] (4574:4574:4574) (4418:4418:4418))
        (PORT d[3] (3773:3773:3773) (3902:3902:3902))
        (PORT d[4] (4553:4553:4553) (4583:4583:4583))
        (PORT d[5] (5474:5474:5474) (5410:5410:5410))
        (PORT d[6] (3071:3071:3071) (3052:3052:3052))
        (PORT d[7] (2753:2753:2753) (2765:2765:2765))
        (PORT d[8] (3016:3016:3016) (3041:3041:3041))
        (PORT d[9] (5119:5119:5119) (5038:5038:5038))
        (PORT d[10] (5167:5167:5167) (5087:5087:5087))
        (PORT d[11] (2879:2879:2879) (2933:2933:2933))
        (PORT d[12] (3963:3963:3963) (3794:3794:3794))
        (PORT clk (3592:3592:3592) (3654:3654:3654))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (1953:1953:1953))
        (PORT clk (3592:3592:3592) (3654:3654:3654))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3595:3595:3595) (3658:3658:3658))
        (PORT d[0] (2561:2561:2561) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3596:3596:3596) (3659:3659:3659))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3596:3596:3596) (3659:3659:3659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3596:3596:3596) (3659:3659:3659))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3596:3596:3596) (3659:3659:3659))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3332:3332:3332) (3236:3236:3236))
        (PORT d[1] (3011:3011:3011) (3132:3132:3132))
        (PORT d[2] (3805:3805:3805) (3723:3723:3723))
        (PORT d[3] (3924:3924:3924) (3810:3810:3810))
        (PORT d[4] (4508:4508:4508) (4510:4510:4510))
        (PORT d[5] (3610:3610:3610) (3602:3602:3602))
        (PORT d[6] (2655:2655:2655) (2642:2642:2642))
        (PORT d[7] (3087:3087:3087) (3124:3124:3124))
        (PORT d[8] (2938:2938:2938) (2890:2890:2890))
        (PORT d[9] (3608:3608:3608) (3431:3431:3431))
        (PORT d[10] (4518:4518:4518) (4482:4482:4482))
        (PORT d[11] (3903:3903:3903) (3858:3858:3858))
        (PORT d[12] (4064:4064:4064) (4099:4099:4099))
        (PORT clk (2205:2205:2205) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (PORT d[0] (3079:3079:3079) (2854:2854:2854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2192:2192:2192))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1279:1279:1279))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (709:709:709) (667:667:667))
        (PORT datad (1653:1653:1653) (1615:1615:1615))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (726:726:726) (745:745:745))
        (PORT datac (1252:1252:1252) (1220:1220:1220))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (726:726:726) (745:745:745))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|g\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1216:1216:1216))
        (PORT datab (299:299:299) (363:363:363))
        (PORT datac (1127:1127:1127) (1144:1144:1144))
        (PORT datad (1118:1118:1118) (1013:1013:1013))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_DATA\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|green\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1284:1284:1284) (1160:1160:1160))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|green\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2585:2585:2585) (2504:2504:2504))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1956:1956:1956) (1787:1787:1787))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4952:4952:4952) (4890:4890:4890))
        (PORT clk (3202:3202:3202) (3250:3250:3250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3895:3895:3895) (3841:3841:3841))
        (PORT d[1] (3084:3084:3084) (3087:3087:3087))
        (PORT d[2] (4420:4420:4420) (4391:4391:4391))
        (PORT d[3] (2249:2249:2249) (2311:2311:2311))
        (PORT d[4] (3987:3987:3987) (3916:3916:3916))
        (PORT d[5] (4601:4601:4601) (4582:4582:4582))
        (PORT d[6] (4822:4822:4822) (4815:4815:4815))
        (PORT d[7] (2853:2853:2853) (2878:2878:2878))
        (PORT d[8] (3324:3324:3324) (3275:3275:3275))
        (PORT d[9] (5640:5640:5640) (5596:5596:5596))
        (PORT d[10] (5201:5201:5201) (5089:5089:5089))
        (PORT d[11] (3505:3505:3505) (3520:3520:3520))
        (PORT d[12] (5558:5558:5558) (5474:5474:5474))
        (PORT clk (3199:3199:3199) (3246:3246:3246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2584:2584:2584) (2584:2584:2584))
        (PORT clk (3199:3199:3199) (3246:3246:3246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3202:3202:3202) (3250:3250:3250))
        (PORT d[0] (3128:3128:3128) (3139:3139:3139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3203:3203:3203) (3251:3251:3251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3203:3203:3203) (3251:3251:3251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3203:3203:3203) (3251:3251:3251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3203:3203:3203) (3251:3251:3251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4894:4894:4894) (4904:4904:4904))
        (PORT d[1] (2234:2234:2234) (2313:2313:2313))
        (PORT d[2] (5287:5287:5287) (5094:5094:5094))
        (PORT d[3] (4318:4318:4318) (4257:4257:4257))
        (PORT d[4] (5472:5472:5472) (5345:5345:5345))
        (PORT d[5] (4128:4128:4128) (4035:4035:4035))
        (PORT d[6] (4847:4847:4847) (4869:4869:4869))
        (PORT d[7] (4504:4504:4504) (4457:4457:4457))
        (PORT d[8] (4341:4341:4341) (4193:4193:4193))
        (PORT d[9] (6417:6417:6417) (6288:6288:6288))
        (PORT d[10] (3725:3725:3725) (3605:3605:3605))
        (PORT d[11] (4231:4231:4231) (4129:4129:4129))
        (PORT d[12] (5008:5008:5008) (4841:4841:4841))
        (PORT clk (2185:2185:2185) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2175:2175:2175))
        (PORT d[0] (2001:2001:2001) (1973:1973:1973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2170:2170:2170))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5778:5778:5778) (5748:5748:5748))
        (PORT clk (3587:3587:3587) (3650:3650:3650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3295:3295:3295) (3385:3385:3385))
        (PORT d[1] (3352:3352:3352) (3362:3362:3362))
        (PORT d[2] (4591:4591:4591) (4439:4439:4439))
        (PORT d[3] (3791:3791:3791) (3931:3931:3931))
        (PORT d[4] (4556:4556:4556) (4575:4575:4575))
        (PORT d[5] (5761:5761:5761) (5691:5691:5691))
        (PORT d[6] (3103:3103:3103) (3083:3083:3083))
        (PORT d[7] (2443:2443:2443) (2471:2471:2471))
        (PORT d[8] (3022:3022:3022) (3048:3048:3048))
        (PORT d[9] (4620:4620:4620) (4424:4424:4424))
        (PORT d[10] (4435:4435:4435) (4270:4270:4270))
        (PORT d[11] (2543:2543:2543) (2620:2620:2620))
        (PORT d[12] (4301:4301:4301) (4116:4116:4116))
        (PORT clk (3584:3584:3584) (3646:3646:3646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2598:2598:2598) (2494:2494:2494))
        (PORT clk (3584:3584:3584) (3646:3646:3646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3587:3587:3587) (3650:3650:3650))
        (PORT d[0] (3167:3167:3167) (3068:3068:3068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3588:3588:3588) (3651:3651:3651))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3588:3588:3588) (3651:3651:3651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3588:3588:3588) (3651:3651:3651))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3588:3588:3588) (3651:3651:3651))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2997:2997:2997) (2911:2911:2911))
        (PORT d[1] (3046:3046:3046) (3155:3155:3155))
        (PORT d[2] (3154:3154:3154) (3116:3116:3116))
        (PORT d[3] (3626:3626:3626) (3531:3531:3531))
        (PORT d[4] (3661:3661:3661) (3739:3739:3739))
        (PORT d[5] (3651:3651:3651) (3645:3645:3645))
        (PORT d[6] (2995:2995:2995) (2971:2971:2971))
        (PORT d[7] (3120:3120:3120) (3162:3162:3162))
        (PORT d[8] (3081:3081:3081) (3075:3075:3075))
        (PORT d[9] (3106:3106:3106) (2969:2969:2969))
        (PORT d[10] (4496:4496:4496) (4458:4458:4458))
        (PORT d[11] (4507:4507:4507) (4427:4427:4427))
        (PORT d[12] (3765:3765:3765) (3815:3815:3815))
        (PORT clk (2208:2208:2208) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2202:2202:2202))
        (PORT d[0] (2624:2624:2624) (2434:2434:2434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2197:2197:2197))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4455:4455:4455) (4351:4351:4351))
        (PORT clk (3038:3038:3038) (3034:3034:3034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (2849:2849:2849))
        (PORT d[1] (3297:3297:3297) (3290:3290:3290))
        (PORT d[2] (5002:5002:5002) (4962:4962:4962))
        (PORT d[3] (4485:4485:4485) (4243:4243:4243))
        (PORT d[4] (4588:4588:4588) (4626:4626:4626))
        (PORT d[5] (4145:4145:4145) (4075:4075:4075))
        (PORT d[6] (3225:3225:3225) (3143:3143:3143))
        (PORT d[7] (4055:4055:4055) (3904:3904:3904))
        (PORT d[8] (2962:2962:2962) (2938:2938:2938))
        (PORT d[9] (5077:5077:5077) (4981:4981:4981))
        (PORT d[10] (4815:4815:4815) (4727:4727:4727))
        (PORT d[11] (2724:2724:2724) (2734:2734:2734))
        (PORT d[12] (4317:4317:4317) (4174:4174:4174))
        (PORT clk (3035:3035:3035) (3030:3030:3030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2607:2607:2607) (2526:2526:2526))
        (PORT clk (3035:3035:3035) (3030:3030:3030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3034:3034:3034))
        (PORT d[0] (2882:2882:2882) (2833:2833:2833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3039:3039:3039) (3035:3035:3035))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3039:3039:3039) (3035:3035:3035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3039:3039:3039) (3035:3035:3035))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3039:3039:3039) (3035:3035:3035))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3463:3463:3463) (3439:3439:3439))
        (PORT d[1] (3290:3290:3290) (3252:3252:3252))
        (PORT d[2] (4824:4824:4824) (4681:4681:4681))
        (PORT d[3] (7476:7476:7476) (7243:7243:7243))
        (PORT d[4] (4223:4223:4223) (4250:4250:4250))
        (PORT d[5] (3421:3421:3421) (3450:3450:3450))
        (PORT d[6] (3740:3740:3740) (3626:3626:3626))
        (PORT d[7] (2675:2675:2675) (2670:2670:2670))
        (PORT d[8] (3363:3363:3363) (3368:3368:3368))
        (PORT d[9] (4954:4954:4954) (4785:4785:4785))
        (PORT d[10] (4031:4031:4031) (3971:3971:3971))
        (PORT d[11] (3774:3774:3774) (3708:3708:3708))
        (PORT d[12] (3565:3565:3565) (3629:3629:3629))
        (PORT clk (2197:2197:2197) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2192:2192:2192))
        (PORT d[0] (4360:4360:4360) (4091:4091:4091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2187:2187:2187))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (868:868:868))
        (PORT datab (2539:2539:2539) (2417:2417:2417))
        (PORT datac (3407:3407:3407) (3224:3224:3224))
        (PORT datad (666:666:666) (684:684:684))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4408:4408:4408) (4302:4302:4302))
        (PORT clk (2910:2910:2910) (2861:2861:2861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2838:2838:2838) (2868:2868:2868))
        (PORT d[1] (3625:3625:3625) (3611:3611:3611))
        (PORT d[2] (5001:5001:5001) (4937:4937:4937))
        (PORT d[3] (3881:3881:3881) (3676:3676:3676))
        (PORT d[4] (4152:4152:4152) (4177:4177:4177))
        (PORT d[5] (4069:4069:4069) (3961:3961:3961))
        (PORT d[6] (3825:3825:3825) (3727:3727:3727))
        (PORT d[7] (2465:2465:2465) (2486:2486:2486))
        (PORT d[8] (3581:3581:3581) (3539:3539:3539))
        (PORT d[9] (4743:4743:4743) (4625:4625:4625))
        (PORT d[10] (4743:4743:4743) (4613:4613:4613))
        (PORT d[11] (2473:2473:2473) (2510:2510:2510))
        (PORT d[12] (5314:5314:5314) (5132:5132:5132))
        (PORT clk (2907:2907:2907) (2857:2857:2857))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2427:2427:2427))
        (PORT clk (2907:2907:2907) (2857:2857:2857))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2910:2910:2910) (2861:2861:2861))
        (PORT d[0] (2789:2789:2789) (2718:2718:2718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2911:2911:2911) (2862:2862:2862))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2911:2911:2911) (2862:2862:2862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2911:2911:2911) (2862:2862:2862))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2911:2911:2911) (2862:2862:2862))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3380:3380:3380) (3321:3321:3321))
        (PORT d[1] (4358:4358:4358) (4308:4308:4308))
        (PORT d[2] (5899:5899:5899) (5740:5740:5740))
        (PORT d[3] (6444:6444:6444) (6241:6241:6241))
        (PORT d[4] (3997:3997:3997) (4066:4066:4066))
        (PORT d[5] (3441:3441:3441) (3454:3454:3454))
        (PORT d[6] (4762:4762:4762) (4632:4632:4632))
        (PORT d[7] (2048:2048:2048) (2046:2046:2046))
        (PORT d[8] (4128:4128:4128) (4123:4123:4123))
        (PORT d[9] (5031:5031:5031) (4870:4870:4870))
        (PORT d[10] (5157:5157:5157) (5105:5105:5105))
        (PORT d[11] (3434:3434:3434) (3338:3338:3338))
        (PORT d[12] (2709:2709:2709) (2712:2712:2712))
        (PORT clk (2235:2235:2235) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2226:2226:2226))
        (PORT d[0] (2710:2710:2710) (2615:2615:2615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2221:2221:2221))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2448:2448:2448) (2314:2314:2314))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (795:795:795) (823:823:823))
        (PORT datad (3538:3538:3538) (3238:3238:3238))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5285:5285:5285) (5202:5202:5202))
        (PORT clk (3490:3490:3490) (3511:3511:3511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3914:3914:3914) (3866:3866:3866))
        (PORT d[1] (3057:3057:3057) (3065:3065:3065))
        (PORT d[2] (4358:4358:4358) (4288:4288:4288))
        (PORT d[3] (3219:3219:3219) (3261:3261:3261))
        (PORT d[4] (4169:4169:4169) (4165:4165:4165))
        (PORT d[5] (4680:4680:4680) (4680:4680:4680))
        (PORT d[6] (4496:4496:4496) (4503:4503:4503))
        (PORT d[7] (2801:2801:2801) (2827:2827:2827))
        (PORT d[8] (3459:3459:3459) (3495:3495:3495))
        (PORT d[9] (5271:5271:5271) (5231:5231:5231))
        (PORT d[10] (4840:4840:4840) (4740:4740:4740))
        (PORT d[11] (3847:3847:3847) (3846:3846:3846))
        (PORT d[12] (5249:5249:5249) (4874:4874:4874))
        (PORT clk (3487:3487:3487) (3507:3507:3507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (2551:2551:2551))
        (PORT clk (3487:3487:3487) (3507:3507:3507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3490:3490:3490) (3511:3511:3511))
        (PORT d[0] (3184:3184:3184) (3105:3105:3105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3491:3491:3491) (3512:3512:3512))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3491:3491:3491) (3512:3512:3512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3491:3491:3491) (3512:3512:3512))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3491:3491:3491) (3512:3512:3512))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4927:4927:4927) (4937:4937:4937))
        (PORT d[1] (2346:2346:2346) (2442:2442:2442))
        (PORT d[2] (5612:5612:5612) (5405:5405:5405))
        (PORT d[3] (4942:4942:4942) (4852:4852:4852))
        (PORT d[4] (5799:5799:5799) (5661:5661:5661))
        (PORT d[5] (4448:4448:4448) (4342:4342:4342))
        (PORT d[6] (5131:5131:5131) (5142:5142:5142))
        (PORT d[7] (4830:4830:4830) (4771:4771:4771))
        (PORT d[8] (4697:4697:4697) (4538:4538:4538))
        (PORT d[9] (6442:6442:6442) (6329:6329:6329))
        (PORT d[10] (3285:3285:3285) (3183:3183:3183))
        (PORT d[11] (4237:4237:4237) (4124:4124:4124))
        (PORT d[12] (5064:5064:5064) (4899:4899:4899))
        (PORT clk (2167:2167:2167) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2158:2158:2158))
        (PORT d[0] (5293:5293:5293) (5117:5117:5117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2153:2153:2153))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5397:5397:5397) (5365:5365:5365))
        (PORT clk (3229:3229:3229) (3275:3275:3275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4407:4407:4407) (4490:4490:4490))
        (PORT d[1] (3725:3725:3725) (3756:3756:3756))
        (PORT d[2] (3621:3621:3621) (3556:3556:3556))
        (PORT d[3] (3718:3718:3718) (3802:3802:3802))
        (PORT d[4] (4427:4427:4427) (4405:4405:4405))
        (PORT d[5] (5310:5310:5310) (5285:5285:5285))
        (PORT d[6] (3359:3359:3359) (3338:3338:3338))
        (PORT d[7] (3140:3140:3140) (3151:3151:3151))
        (PORT d[8] (3751:3751:3751) (3788:3788:3788))
        (PORT d[9] (4338:4338:4338) (4093:4093:4093))
        (PORT d[10] (5156:5156:5156) (5019:5019:5019))
        (PORT d[11] (2171:2171:2171) (2225:2225:2225))
        (PORT d[12] (3192:3192:3192) (3249:3249:3249))
        (PORT clk (3226:3226:3226) (3271:3271:3271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2430:2430:2430))
        (PORT clk (3226:3226:3226) (3271:3271:3271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3229:3229:3229) (3275:3275:3275))
        (PORT d[0] (3023:3023:3023) (2984:2984:2984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3230:3230:3230) (3276:3276:3276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3230:3230:3230) (3276:3276:3276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3230:3230:3230) (3276:3276:3276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3230:3230:3230) (3276:3276:3276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (2634:2634:2634))
        (PORT d[1] (2989:2989:2989) (3092:3092:3092))
        (PORT d[2] (2288:2288:2288) (2208:2208:2208))
        (PORT d[3] (2186:2186:2186) (2212:2212:2212))
        (PORT d[4] (4710:4710:4710) (4794:4794:4794))
        (PORT d[5] (3162:3162:3162) (3094:3094:3094))
        (PORT d[6] (1583:1583:1583) (1539:1539:1539))
        (PORT d[7] (4763:4763:4763) (4802:4802:4802))
        (PORT d[8] (4087:4087:4087) (4109:4109:4109))
        (PORT d[9] (4382:4382:4382) (4193:4193:4193))
        (PORT d[10] (5169:5169:5169) (5130:5130:5130))
        (PORT d[11] (5603:5603:5603) (5547:5547:5547))
        (PORT d[12] (2856:2856:2856) (2907:2907:2907))
        (PORT clk (2244:2244:2244) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2237:2237:2237))
        (PORT d[0] (1999:1999:1999) (1825:1825:1825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2232:2232:2232))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4187:4187:4187) (4100:4100:4100))
        (PORT clk (2713:2713:2713) (2694:2694:2694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3508:3508:3508) (3417:3417:3417))
        (PORT d[1] (3236:3236:3236) (3186:3186:3186))
        (PORT d[2] (4665:4665:4665) (4548:4548:4548))
        (PORT d[3] (2551:2551:2551) (2595:2595:2595))
        (PORT d[4] (3260:3260:3260) (3178:3178:3178))
        (PORT d[5] (3850:3850:3850) (3814:3814:3814))
        (PORT d[6] (3978:3978:3978) (3956:3956:3956))
        (PORT d[7] (3549:3549:3549) (3599:3599:3599))
        (PORT d[8] (2336:2336:2336) (2318:2318:2318))
        (PORT d[9] (5844:5844:5844) (5726:5726:5726))
        (PORT d[10] (5133:5133:5133) (5019:5019:5019))
        (PORT d[11] (2992:2992:2992) (2939:2939:2939))
        (PORT d[12] (3139:3139:3139) (2951:2951:2951))
        (PORT clk (2710:2710:2710) (2690:2690:2690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (1970:1970:1970))
        (PORT clk (2710:2710:2710) (2690:2690:2690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2713:2713:2713) (2694:2694:2694))
        (PORT d[0] (2575:2575:2575) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2695:2695:2695))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2695:2695:2695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2695:2695:2695))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2695:2695:2695))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3426:3426:3426) (3285:3285:3285))
        (PORT d[1] (2713:2713:2713) (2712:2712:2712))
        (PORT d[2] (1827:1827:1827) (1857:1857:1857))
        (PORT d[3] (3237:3237:3237) (3172:3172:3172))
        (PORT d[4] (4180:4180:4180) (4075:4075:4075))
        (PORT d[5] (3144:3144:3144) (3068:3068:3068))
        (PORT d[6] (3753:3753:3753) (3757:3757:3757))
        (PORT d[7] (4528:4528:4528) (4491:4491:4491))
        (PORT d[8] (2567:2567:2567) (2478:2478:2478))
        (PORT d[9] (6011:6011:6011) (5871:5871:5871))
        (PORT d[10] (3972:3972:3972) (3876:3876:3876))
        (PORT d[11] (2780:2780:2780) (2676:2676:2676))
        (PORT d[12] (4357:4357:4357) (4342:4342:4342))
        (PORT clk (2242:2242:2242) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2235:2235:2235))
        (PORT d[0] (2514:2514:2514) (2425:2425:2425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2230:2230:2230))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1138:1138:1138) (1137:1137:1137))
        (PORT clk (2320:2320:2320) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (2039:2039:2039))
        (PORT d[1] (2144:2144:2144) (2039:2039:2039))
        (PORT d[2] (5180:5180:5180) (5084:5084:5084))
        (PORT d[3] (4015:4015:4015) (3744:3744:3744))
        (PORT d[4] (1851:1851:1851) (1741:1741:1741))
        (PORT d[5] (2594:2594:2594) (2444:2444:2444))
        (PORT d[6] (2699:2699:2699) (2557:2557:2557))
        (PORT d[7] (2310:2310:2310) (2285:2285:2285))
        (PORT d[8] (1919:1919:1919) (1876:1876:1876))
        (PORT d[9] (5006:5006:5006) (4867:4867:4867))
        (PORT d[10] (3140:3140:3140) (3039:3039:3039))
        (PORT d[11] (2146:2146:2146) (2175:2175:2175))
        (PORT d[12] (2182:2182:2182) (2129:2129:2129))
        (PORT clk (2317:2317:2317) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1911:1911:1911) (1791:1791:1791))
        (PORT clk (2317:2317:2317) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2299:2299:2299))
        (PORT d[0] (2454:2454:2454) (2345:2345:2345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4669:4669:4669) (4614:4614:4614))
        (PORT d[1] (3013:3013:3013) (2977:2977:2977))
        (PORT d[2] (2142:2142:2142) (2169:2169:2169))
        (PORT d[3] (4085:4085:4085) (3941:3941:3941))
        (PORT d[4] (4311:4311:4311) (4251:4251:4251))
        (PORT d[5] (3540:3540:3540) (3499:3499:3499))
        (PORT d[6] (4070:4070:4070) (4075:4075:4075))
        (PORT d[7] (3398:3398:3398) (3318:3318:3318))
        (PORT d[8] (4054:4054:4054) (4045:4045:4045))
        (PORT d[9] (6011:6011:6011) (5867:5867:5867))
        (PORT d[10] (3881:3881:3881) (3731:3731:3731))
        (PORT d[11] (4446:4446:4446) (4367:4367:4367))
        (PORT d[12] (3586:3586:3586) (3504:3504:3504))
        (PORT clk (2212:2212:2212) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2204:2204:2204))
        (PORT d[0] (4499:4499:4499) (4246:4246:4246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2199:2199:2199))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1054:1054:1054))
        (PORT datab (1768:1768:1768) (1643:1643:1643))
        (PORT datac (2282:2282:2282) (2241:2241:2241))
        (PORT datad (1028:1028:1028) (1016:1016:1016))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2359:2359:2359) (2198:2198:2198))
        (PORT datab (1800:1800:1800) (1651:1651:1651))
        (PORT datac (999:999:999) (1018:1018:1018))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4959:4959:4959) (4902:4902:4902))
        (PORT clk (3492:3492:3492) (3546:3546:3546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4217:4217:4217) (4150:4150:4150))
        (PORT d[1] (3007:3007:3007) (3003:3003:3003))
        (PORT d[2] (4275:4275:4275) (4176:4176:4176))
        (PORT d[3] (2956:2956:2956) (3044:3044:3044))
        (PORT d[4] (4220:4220:4220) (4232:4232:4232))
        (PORT d[5] (4258:4258:4258) (4236:4236:4236))
        (PORT d[6] (3072:3072:3072) (3065:3065:3065))
        (PORT d[7] (3740:3740:3740) (3731:3731:3731))
        (PORT d[8] (3327:3327:3327) (3336:3336:3336))
        (PORT d[9] (5494:5494:5494) (5408:5408:5408))
        (PORT d[10] (5278:5278:5278) (5194:5194:5194))
        (PORT d[11] (2649:2649:2649) (2742:2742:2742))
        (PORT d[12] (4670:4670:4670) (4527:4527:4527))
        (PORT clk (3489:3489:3489) (3542:3542:3542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2308:2308:2308) (2184:2184:2184))
        (PORT clk (3489:3489:3489) (3542:3542:3542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3492:3492:3492) (3546:3546:3546))
        (PORT d[0] (2851:2851:2851) (2738:2738:2738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3493:3493:3493) (3547:3547:3547))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3493:3493:3493) (3547:3547:3547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3493:3493:3493) (3547:3547:3547))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3493:3493:3493) (3547:3547:3547))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3322:3322:3322) (3253:3253:3253))
        (PORT d[1] (3691:3691:3691) (3796:3796:3796))
        (PORT d[2] (2696:2696:2696) (2646:2646:2646))
        (PORT d[3] (2508:2508:2508) (2525:2525:2525))
        (PORT d[4] (4468:4468:4468) (4598:4598:4598))
        (PORT d[5] (3344:3344:3344) (3328:3328:3328))
        (PORT d[6] (3873:3873:3873) (3937:3937:3937))
        (PORT d[7] (4538:4538:4538) (4354:4354:4354))
        (PORT d[8] (4310:4310:4310) (4374:4374:4374))
        (PORT d[9] (5965:5965:5965) (5800:5800:5800))
        (PORT d[10] (2454:2454:2454) (2350:2350:2350))
        (PORT d[11] (5293:5293:5293) (5254:5254:5254))
        (PORT d[12] (3520:3520:3520) (3567:3567:3567))
        (PORT clk (2215:2215:2215) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2203:2203:2203))
        (PORT d[0] (1828:1828:1828) (1735:1735:1735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2198:2198:2198))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4226:4226:4226) (4144:4144:4144))
        (PORT clk (3147:3147:3147) (3159:3159:3159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3422:3422:3422) (3307:3307:3307))
        (PORT d[1] (3847:3847:3847) (3797:3797:3797))
        (PORT d[2] (4030:4030:4030) (3986:3986:3986))
        (PORT d[3] (2516:2516:2516) (2541:2541:2541))
        (PORT d[4] (2992:2992:2992) (2930:2930:2930))
        (PORT d[5] (4155:4155:4155) (4083:4083:4083))
        (PORT d[6] (4054:4054:4054) (4041:4041:4041))
        (PORT d[7] (3168:3168:3168) (3207:3207:3207))
        (PORT d[8] (3068:3068:3068) (3058:3058:3058))
        (PORT d[9] (5172:5172:5172) (5094:5094:5094))
        (PORT d[10] (4923:4923:4923) (4851:4851:4851))
        (PORT d[11] (2786:2786:2786) (2798:2798:2798))
        (PORT d[12] (4238:4238:4238) (3939:3939:3939))
        (PORT clk (3144:3144:3144) (3155:3155:3155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2637:2637:2637) (2537:2537:2537))
        (PORT clk (3144:3144:3144) (3155:3155:3155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3147:3147:3147) (3159:3159:3159))
        (PORT d[0] (3180:3180:3180) (3091:3091:3091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3148:3148:3148) (3160:3160:3160))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3148:3148:3148) (3160:3160:3160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3148:3148:3148) (3160:3160:3160))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3148:3148:3148) (3160:3160:3160))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4253:4253:4253) (4277:4277:4277))
        (PORT d[1] (2764:2764:2764) (2766:2766:2766))
        (PORT d[2] (1848:1848:1848) (1881:1881:1881))
        (PORT d[3] (3820:3820:3820) (3702:3702:3702))
        (PORT d[4] (4724:4724:4724) (4608:4608:4608))
        (PORT d[5] (2542:2542:2542) (2489:2489:2489))
        (PORT d[6] (4218:4218:4218) (4267:4267:4267))
        (PORT d[7] (4339:4339:4339) (4229:4229:4229))
        (PORT d[8] (3314:3314:3314) (3160:3160:3160))
        (PORT d[9] (6425:6425:6425) (6307:6307:6307))
        (PORT d[10] (3457:3457:3457) (3399:3399:3399))
        (PORT d[11] (3327:3327:3327) (3265:3265:3265))
        (PORT d[12] (3345:3345:3345) (3187:3187:3187))
        (PORT clk (2223:2223:2223) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (PORT d[0] (4672:4672:4672) (4530:4530:4530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (802:802:802) (814:814:814))
        (PORT clk (2169:2169:2169) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2347:2347:2347) (2315:2315:2315))
        (PORT d[1] (3173:3173:3173) (3110:3110:3110))
        (PORT d[2] (4608:4608:4608) (4547:4547:4547))
        (PORT d[3] (3086:3086:3086) (2868:2868:2868))
        (PORT d[4] (2332:2332:2332) (2184:2184:2184))
        (PORT d[5] (3281:3281:3281) (3103:3103:3103))
        (PORT d[6] (1881:1881:1881) (1837:1837:1837))
        (PORT d[7] (2992:2992:2992) (2946:2946:2946))
        (PORT d[8] (2201:2201:2201) (2157:2157:2157))
        (PORT d[9] (4626:4626:4626) (4502:4502:4502))
        (PORT d[10] (2188:2188:2188) (2118:2118:2118))
        (PORT d[11] (1774:1774:1774) (1774:1774:1774))
        (PORT d[12] (2233:2233:2233) (2174:2174:2174))
        (PORT clk (2166:2166:2166) (2055:2055:2055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (1872:1872:1872))
        (PORT clk (2166:2166:2166) (2055:2055:2055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2059:2059:2059))
        (PORT d[0] (2510:2510:2510) (2426:2426:2426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2060:2060:2060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4357:4357:4357) (4312:4312:4312))
        (PORT d[1] (2318:2318:2318) (2317:2317:2317))
        (PORT d[2] (2129:2129:2129) (2154:2154:2154))
        (PORT d[3] (3992:3992:3992) (3817:3817:3817))
        (PORT d[4] (3944:3944:3944) (3895:3895:3895))
        (PORT d[5] (3877:3877:3877) (3813:3813:3813))
        (PORT d[6] (3395:3395:3395) (3402:3402:3402))
        (PORT d[7] (3107:3107:3107) (3024:3024:3024))
        (PORT d[8] (3968:3968:3968) (3949:3949:3949))
        (PORT d[9] (6289:6289:6289) (6120:6120:6120))
        (PORT d[10] (3438:3438:3438) (3267:3267:3267))
        (PORT d[11] (4109:4109:4109) (4029:4029:4029))
        (PORT d[12] (3238:3238:3238) (3165:3165:3165))
        (PORT clk (2229:2229:2229) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2222:2222:2222))
        (PORT d[0] (4129:4129:4129) (3876:3876:3876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2217:2217:2217))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4947:4947:4947) (4891:4891:4891))
        (PORT clk (3565:3565:3565) (3617:3617:3617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3950:3950:3950) (3897:3897:3897))
        (PORT d[1] (3406:3406:3406) (3394:3394:3394))
        (PORT d[2] (3679:3679:3679) (3624:3624:3624))
        (PORT d[3] (2662:2662:2662) (2737:2737:2737))
        (PORT d[4] (3826:3826:3826) (3835:3835:3835))
        (PORT d[5] (4590:4590:4590) (4557:4557:4557))
        (PORT d[6] (3798:3798:3798) (3817:3817:3817))
        (PORT d[7] (2473:2473:2473) (2502:2502:2502))
        (PORT d[8] (3493:3493:3493) (3525:3525:3525))
        (PORT d[9] (5266:5266:5266) (5215:5215:5215))
        (PORT d[10] (4565:4565:4565) (4476:4476:4476))
        (PORT d[11] (3471:3471:3471) (3472:3472:3472))
        (PORT d[12] (5250:5250:5250) (5168:5168:5168))
        (PORT clk (3562:3562:3562) (3613:3613:3613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2909:2909:2909) (2900:2900:2900))
        (PORT clk (3562:3562:3562) (3613:3613:3613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3565:3565:3565) (3617:3617:3617))
        (PORT d[0] (3452:3452:3452) (3454:3454:3454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3566:3566:3566) (3618:3618:3618))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3566:3566:3566) (3618:3618:3618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3566:3566:3566) (3618:3618:3618))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3566:3566:3566) (3618:3618:3618))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5540:5540:5540) (5521:5521:5521))
        (PORT d[1] (3027:3027:3027) (3096:3096:3096))
        (PORT d[2] (6537:6537:6537) (6285:6285:6285))
        (PORT d[3] (5309:5309:5309) (5204:5204:5204))
        (PORT d[4] (6116:6116:6116) (5964:5964:5964))
        (PORT d[5] (4789:4789:4789) (4666:4666:4666))
        (PORT d[6] (5760:5760:5760) (5740:5740:5740))
        (PORT d[7] (3723:3723:3723) (3628:3628:3628))
        (PORT d[8] (4964:4964:4964) (4787:4787:4787))
        (PORT d[9] (7032:7032:7032) (6877:6877:6877))
        (PORT d[10] (3924:3924:3924) (3799:3799:3799))
        (PORT d[11] (4822:4822:4822) (4686:4686:4686))
        (PORT d[12] (5711:5711:5711) (5522:5522:5522))
        (PORT clk (2161:2161:2161) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT d[0] (2154:2154:2154) (2045:2045:2045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3722:3722:3722) (3512:3512:3512))
        (PORT datab (2012:2012:2012) (1871:1871:1871))
        (PORT datac (1001:1001:1001) (1020:1020:1020))
        (PORT datad (1028:1028:1028) (1016:1016:1016))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1049:1049:1049))
        (PORT datab (2136:2136:2136) (2030:2030:2030))
        (PORT datac (2219:2219:2219) (2120:2120:2120))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (791:791:791) (826:826:826))
        (PORT datac (968:968:968) (970:970:970))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4085:4085:4085) (3963:3963:3963))
        (PORT clk (2864:2864:2864) (2797:2797:2797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3165:3165:3165) (3194:3194:3194))
        (PORT d[1] (3357:3357:3357) (3352:3352:3352))
        (PORT d[2] (4959:4959:4959) (4896:4896:4896))
        (PORT d[3] (3897:3897:3897) (3687:3687:3687))
        (PORT d[4] (4436:4436:4436) (4444:4444:4444))
        (PORT d[5] (3760:3760:3760) (3671:3671:3671))
        (PORT d[6] (3887:3887:3887) (3795:3795:3795))
        (PORT d[7] (2740:2740:2740) (2747:2747:2747))
        (PORT d[8] (2625:2625:2625) (2617:2617:2617))
        (PORT d[9] (4744:4744:4744) (4617:4617:4617))
        (PORT d[10] (4446:4446:4446) (4315:4315:4315))
        (PORT d[11] (2450:2450:2450) (2485:2485:2485))
        (PORT d[12] (5307:5307:5307) (5127:5127:5127))
        (PORT clk (2861:2861:2861) (2793:2793:2793))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2415:2415:2415) (2343:2343:2343))
        (PORT clk (2861:2861:2861) (2793:2793:2793))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2864:2864:2864) (2797:2797:2797))
        (PORT d[0] (2931:2931:2931) (2871:2871:2871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2865:2865:2865) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2865:2865:2865) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2865:2865:2865) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2865:2865:2865) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3626:3626:3626) (3553:3553:3553))
        (PORT d[1] (4383:4383:4383) (4332:4332:4332))
        (PORT d[2] (4432:4432:4432) (4382:4382:4382))
        (PORT d[3] (6450:6450:6450) (6248:6248:6248))
        (PORT d[4] (4005:4005:4005) (4075:4075:4075))
        (PORT d[5] (3420:3420:3420) (3431:3431:3431))
        (PORT d[6] (4763:4763:4763) (4633:4633:4633))
        (PORT d[7] (2017:2017:2017) (2024:2024:2024))
        (PORT d[8] (4386:4386:4386) (4370:4370:4370))
        (PORT d[9] (5348:5348:5348) (5178:5178:5178))
        (PORT d[10] (5158:5158:5158) (5106:5106:5106))
        (PORT d[11] (3384:3384:3384) (3286:3286:3286))
        (PORT d[12] (3040:3040:3040) (3022:3022:3022))
        (PORT clk (2235:2235:2235) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2226:2226:2226))
        (PORT d[0] (2743:2743:2743) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2221:2221:2221))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5252:5252:5252) (5171:5171:5171))
        (PORT clk (3252:3252:3252) (3312:3312:3312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3951:3951:3951) (3902:3902:3902))
        (PORT d[1] (3070:3070:3070) (3075:3075:3075))
        (PORT d[2] (4332:4332:4332) (4261:4261:4261))
        (PORT d[3] (2295:2295:2295) (2361:2361:2361))
        (PORT d[4] (4155:4155:4155) (4140:4140:4140))
        (PORT d[5] (4673:4673:4673) (4672:4672:4672))
        (PORT d[6] (4495:4495:4495) (4502:4502:4502))
        (PORT d[7] (2502:2502:2502) (2541:2541:2541))
        (PORT d[8] (3718:3718:3718) (3730:3730:3730))
        (PORT d[9] (5286:5286:5286) (5247:5247:5247))
        (PORT d[10] (4865:4865:4865) (4763:4763:4763))
        (PORT d[11] (3166:3166:3166) (3193:3193:3193))
        (PORT d[12] (5255:5255:5255) (5187:5187:5187))
        (PORT clk (3249:3249:3249) (3308:3308:3308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2428:2428:2428))
        (PORT clk (3249:3249:3249) (3308:3308:3308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3252:3252:3252) (3312:3312:3312))
        (PORT d[0] (3014:3014:3014) (2982:2982:2982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3253:3253:3253) (3313:3313:3313))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3253:3253:3253) (3313:3313:3313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3253:3253:3253) (3313:3313:3313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3253:3253:3253) (3313:3313:3313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5208:5208:5208) (5207:5207:5207))
        (PORT d[1] (2647:2647:2647) (2727:2727:2727))
        (PORT d[2] (5920:5920:5920) (5696:5696:5696))
        (PORT d[3] (4659:4659:4659) (4589:4589:4589))
        (PORT d[4] (5814:5814:5814) (5677:5677:5677))
        (PORT d[5] (4454:4454:4454) (4349:4349:4349))
        (PORT d[6] (5178:5178:5178) (5188:5188:5188))
        (PORT d[7] (5169:5169:5169) (5094:5094:5094))
        (PORT d[8] (4703:4703:4703) (4547:4547:4547))
        (PORT d[9] (6744:6744:6744) (6605:6605:6605))
        (PORT d[10] (3321:3321:3321) (3219:3219:3219))
        (PORT d[11] (4595:4595:4595) (4482:4482:4482))
        (PORT d[12] (5352:5352:5352) (5175:5175:5175))
        (PORT clk (2161:2161:2161) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT d[0] (2005:2005:2005) (1977:1977:1977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4487:4487:4487) (4383:4383:4383))
        (PORT clk (3291:3291:3291) (3271:3271:3271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3107:3107:3107))
        (PORT d[1] (3323:3323:3323) (3315:3315:3315))
        (PORT d[2] (5001:5001:5001) (4962:4962:4962))
        (PORT d[3] (5041:5041:5041) (4753:4753:4753))
        (PORT d[4] (4521:4521:4521) (4554:4554:4554))
        (PORT d[5] (4469:4469:4469) (4386:4386:4386))
        (PORT d[6] (3428:3428:3428) (3326:3326:3326))
        (PORT d[7] (4303:4303:4303) (4129:4129:4129))
        (PORT d[8] (3287:3287:3287) (3253:3253:3253))
        (PORT d[9] (5427:5427:5427) (5311:5311:5311))
        (PORT d[10] (5144:5144:5144) (5035:5035:5035))
        (PORT d[11] (3007:3007:3007) (2997:2997:2997))
        (PORT d[12] (4657:4657:4657) (4488:4488:4488))
        (PORT clk (3288:3288:3288) (3267:3267:3267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2673:2673:2673) (2597:2597:2597))
        (PORT clk (3288:3288:3288) (3267:3267:3267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3291:3291:3291) (3271:3271:3271))
        (PORT d[0] (3217:3217:3217) (3151:3151:3151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3292:3292:3292) (3272:3272:3272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3292:3292:3292) (3272:3272:3272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3292:3292:3292) (3272:3272:3272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3292:3292:3292) (3272:3272:3272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3671:3671:3671) (3621:3621:3621))
        (PORT d[1] (2982:2982:2982) (2962:2962:2962))
        (PORT d[2] (4807:4807:4807) (4676:4676:4676))
        (PORT d[3] (7502:7502:7502) (7270:7270:7270))
        (PORT d[4] (3962:3962:3962) (4020:4020:4020))
        (PORT d[5] (3381:3381:3381) (3410:3410:3410))
        (PORT d[6] (3222:3222:3222) (3152:3152:3152))
        (PORT d[7] (2681:2681:2681) (2688:2688:2688))
        (PORT d[8] (3374:3374:3374) (3380:3380:3380))
        (PORT d[9] (4990:4990:4990) (4820:4820:4820))
        (PORT d[10] (3844:3844:3844) (3819:3819:3819))
        (PORT d[11] (3820:3820:3820) (3749:3749:3749))
        (PORT d[12] (3589:3589:3589) (3652:3652:3652))
        (PORT clk (2183:2183:2183) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2174:2174:2174))
        (PORT d[0] (3749:3749:3749) (3524:3524:3524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2169:2169:2169))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4982:4982:4982) (4923:4923:4923))
        (PORT clk (3579:3579:3579) (3633:3633:3633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4245:4245:4245) (4176:4176:4176))
        (PORT d[1] (3841:3841:3841) (3759:3759:3759))
        (PORT d[2] (3906:3906:3906) (3820:3820:3820))
        (PORT d[3] (3027:3027:3027) (3128:3128:3128))
        (PORT d[4] (3901:3901:3901) (3928:3928:3928))
        (PORT d[5] (4433:4433:4433) (4355:4355:4355))
        (PORT d[6] (3095:3095:3095) (3090:3090:3090))
        (PORT d[7] (3386:3386:3386) (3389:3389:3389))
        (PORT d[8] (3394:3394:3394) (3415:3415:3415))
        (PORT d[9] (5179:5179:5179) (5108:5108:5108))
        (PORT d[10] (4928:4928:4928) (4853:4853:4853))
        (PORT d[11] (2657:2657:2657) (2750:2750:2750))
        (PORT d[12] (4339:4339:4339) (4203:4203:4203))
        (PORT clk (3576:3576:3576) (3629:3629:3629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2666:2666:2666) (2591:2591:2591))
        (PORT clk (3576:3576:3576) (3629:3629:3629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3579:3579:3579) (3633:3633:3633))
        (PORT d[0] (3234:3234:3234) (3165:3165:3165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3580:3580:3580) (3634:3634:3634))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3580:3580:3580) (3634:3634:3634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3580:3580:3580) (3634:3634:3634))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3580:3580:3580) (3634:3634:3634))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2972:2972:2972) (2916:2916:2916))
        (PORT d[1] (3380:3380:3380) (3501:3501:3501))
        (PORT d[2] (2674:2674:2674) (2614:2614:2614))
        (PORT d[3] (2191:2191:2191) (2218:2218:2218))
        (PORT d[4] (4444:4444:4444) (4562:4562:4562))
        (PORT d[5] (3012:3012:3012) (3007:3007:3007))
        (PORT d[6] (3851:3851:3851) (3911:3911:3911))
        (PORT d[7] (4323:4323:4323) (4156:4156:4156))
        (PORT d[8] (4263:4263:4263) (4326:4326:4326))
        (PORT d[9] (5639:5639:5639) (5486:5486:5486))
        (PORT d[10] (2789:2789:2789) (2667:2667:2667))
        (PORT d[11] (5238:5238:5238) (5198:5198:5198))
        (PORT d[12] (3266:3266:3266) (3333:3333:3333))
        (PORT clk (2223:2223:2223) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (PORT d[0] (2105:2105:2105) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (870:870:870))
        (PORT datab (3869:3869:3869) (3562:3562:3562))
        (PORT datac (1567:1567:1567) (1518:1518:1518))
        (PORT datad (667:667:667) (685:685:685))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (866:866:866))
        (PORT datab (2517:2517:2517) (2517:2517:2517))
        (PORT datac (2025:2025:2025) (1927:1927:1927))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (723:723:723) (720:720:720))
        (PORT datac (880:880:880) (816:816:816))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|g\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1205:1205:1205))
        (PORT datab (295:295:295) (360:360:360))
        (PORT datac (1124:1124:1124) (1141:1141:1141))
        (PORT datad (890:890:890) (825:825:825))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_DATA\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|green\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2640:2640:2640) (2596:2596:2596))
        (PORT asdata (1649:1649:1649) (1719:1719:1719))
        (PORT ena (1101:1101:1101) (1058:1058:1058))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3121:3121:3121) (2939:2939:2939))
        (PORT clk (2588:2588:2588) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2118:2118:2118) (2142:2142:2142))
        (PORT d[1] (2898:2898:2898) (2865:2865:2865))
        (PORT d[2] (5968:5968:5968) (5876:5876:5876))
        (PORT d[3] (4901:4901:4901) (4673:4673:4673))
        (PORT d[4] (5127:5127:5127) (5116:5116:5116))
        (PORT d[5] (3332:3332:3332) (3168:3168:3168))
        (PORT d[6] (3040:3040:3040) (2919:2919:2919))
        (PORT d[7] (2005:2005:2005) (1986:1986:1986))
        (PORT d[8] (2266:2266:2266) (2246:2246:2246))
        (PORT d[9] (4365:4365:4365) (4235:4235:4235))
        (PORT d[10] (4188:4188:4188) (4070:4070:4070))
        (PORT d[11] (3067:3067:3067) (3069:3069:3069))
        (PORT d[12] (5006:5006:5006) (4853:4853:4853))
        (PORT clk (2585:2585:2585) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2162:2162:2162) (2026:2026:2026))
        (PORT clk (2585:2585:2585) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2588:2588:2588) (2546:2546:2546))
        (PORT d[0] (2442:2442:2442) (2336:2336:2336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2589:2589:2589) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2589:2589:2589) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2589:2589:2589) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2589:2589:2589) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3430:3430:3430) (3408:3408:3408))
        (PORT d[1] (5356:5356:5356) (5277:5277:5277))
        (PORT d[2] (3470:3470:3470) (3453:3453:3453))
        (PORT d[3] (5460:5460:5460) (5281:5281:5281))
        (PORT d[4] (5658:5658:5658) (5553:5553:5553))
        (PORT d[5] (4390:4390:4390) (4366:4366:4366))
        (PORT d[6] (3084:3084:3084) (3092:3092:3092))
        (PORT d[7] (3239:3239:3239) (3185:3185:3185))
        (PORT d[8] (3620:3620:3620) (3570:3570:3570))
        (PORT d[9] (6038:6038:6038) (5851:5851:5851))
        (PORT d[10] (6511:6511:6511) (6415:6415:6415))
        (PORT d[11] (4050:4050:4050) (3936:3936:3936))
        (PORT d[12] (2998:2998:2998) (2989:2989:2989))
        (PORT clk (2201:2201:2201) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2194:2194:2194))
        (PORT d[0] (1913:1913:1913) (1759:1759:1759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2189:2189:2189))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4685:4685:4685) (4560:4560:4560))
        (PORT clk (3479:3479:3479) (3519:3519:3519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3854:3854:3854) (3794:3794:3794))
        (PORT d[1] (3009:3009:3009) (3001:3001:3001))
        (PORT d[2] (4276:4276:4276) (4177:4177:4177))
        (PORT d[3] (3019:3019:3019) (3120:3120:3120))
        (PORT d[4] (4196:4196:4196) (4209:4209:4209))
        (PORT d[5] (4272:4272:4272) (4252:4252:4252))
        (PORT d[6] (3076:3076:3076) (3071:3071:3071))
        (PORT d[7] (3723:3723:3723) (3715:3715:3715))
        (PORT d[8] (3638:3638:3638) (3641:3641:3641))
        (PORT d[9] (5508:5508:5508) (5422:5422:5422))
        (PORT d[10] (5268:5268:5268) (5185:5185:5185))
        (PORT d[11] (2958:2958:2958) (3044:3044:3044))
        (PORT d[12] (3428:3428:3428) (3472:3472:3472))
        (PORT clk (3476:3476:3476) (3515:3515:3515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2546:2546:2546) (2445:2445:2445))
        (PORT clk (3476:3476:3476) (3515:3515:3515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3479:3479:3479) (3519:3519:3519))
        (PORT d[0] (3089:3089:3089) (2999:2999:2999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3480:3480:3480) (3520:3520:3520))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3480:3480:3480) (3520:3520:3520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3480:3480:3480) (3520:3520:3520))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3480:3480:3480) (3520:3520:3520))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3312:3312:3312) (3246:3246:3246))
        (PORT d[1] (3253:3253:3253) (3290:3290:3290))
        (PORT d[2] (2998:2998:2998) (2931:2931:2931))
        (PORT d[3] (2515:2515:2515) (2533:2533:2533))
        (PORT d[4] (4477:4477:4477) (4610:4610:4610))
        (PORT d[5] (3655:3655:3655) (3626:3626:3626))
        (PORT d[6] (4195:4195:4195) (4250:4250:4250))
        (PORT d[7] (3352:3352:3352) (3212:3212:3212))
        (PORT d[8] (4592:4592:4592) (4640:4640:4640))
        (PORT d[9] (5956:5956:5956) (5790:5790:5790))
        (PORT d[10] (2465:2465:2465) (2359:2359:2359))
        (PORT d[11] (5835:5835:5835) (5764:5764:5764))
        (PORT d[12] (3572:3572:3572) (3624:3624:3624))
        (PORT clk (2211:2211:2211) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (PORT d[0] (3120:3120:3120) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2195:2195:2195))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3730:3730:3730) (3596:3596:3596))
        (PORT clk (3037:3037:3037) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5616:5616:5616) (5630:5630:5630))
        (PORT d[1] (2638:2638:2638) (2606:2606:2606))
        (PORT d[2] (2301:2301:2301) (2223:2223:2223))
        (PORT d[3] (2497:2497:2497) (2400:2400:2400))
        (PORT d[4] (4289:4289:4289) (4213:4213:4213))
        (PORT d[5] (3479:3479:3479) (3433:3433:3433))
        (PORT d[6] (3055:3055:3055) (3014:3014:3014))
        (PORT d[7] (2352:2352:2352) (2341:2341:2341))
        (PORT d[8] (3349:3349:3349) (3327:3327:3327))
        (PORT d[9] (2104:2104:2104) (2001:2001:2001))
        (PORT d[10] (4002:4002:4002) (3840:3840:3840))
        (PORT d[11] (3043:3043:3043) (3026:3026:3026))
        (PORT d[12] (3669:3669:3669) (3489:3489:3489))
        (PORT clk (3034:3034:3034) (3019:3019:3019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1071:1071:1071) (986:986:986))
        (PORT clk (3034:3034:3034) (3019:3019:3019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3037:3037:3037) (3023:3023:3023))
        (PORT d[0] (1614:1614:1614) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3024:3024:3024))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3024:3024:3024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3024:3024:3024))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3024:3024:3024))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1346:1346:1346) (1308:1308:1308))
        (PORT d[1] (1081:1081:1081) (1080:1080:1080))
        (PORT d[2] (2723:2723:2723) (2678:2678:2678))
        (PORT d[3] (1913:1913:1913) (1849:1849:1849))
        (PORT d[4] (3802:3802:3802) (3773:3773:3773))
        (PORT d[5] (1590:1590:1590) (1530:1530:1530))
        (PORT d[6] (3320:3320:3320) (3291:3291:3291))
        (PORT d[7] (1580:1580:1580) (1526:1526:1526))
        (PORT d[8] (3653:3653:3653) (3605:3605:3605))
        (PORT d[9] (4983:4983:4983) (4789:4789:4789))
        (PORT d[10] (2620:2620:2620) (2518:2518:2518))
        (PORT d[11] (4694:4694:4694) (4495:4495:4495))
        (PORT d[12] (3217:3217:3217) (3282:3282:3282))
        (PORT clk (2182:2182:2182) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2174:2174:2174))
        (PORT d[0] (1824:1824:1824) (1746:1746:1746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2169:2169:2169))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3670:3670:3670) (3430:3430:3430))
        (PORT clk (2559:2559:2559) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2451:2451:2451) (2464:2464:2464))
        (PORT d[1] (4330:4330:4330) (4301:4301:4301))
        (PORT d[2] (5952:5952:5952) (5858:5858:5858))
        (PORT d[3] (4949:4949:4949) (4722:4722:4722))
        (PORT d[4] (5411:5411:5411) (5385:5385:5385))
        (PORT d[5] (3006:3006:3006) (2856:2856:2856))
        (PORT d[6] (3064:3064:3064) (2947:2947:2947))
        (PORT d[7] (2334:2334:2334) (2310:2310:2310))
        (PORT d[8] (2576:2576:2576) (2546:2546:2546))
        (PORT d[9] (4384:4384:4384) (4252:4252:4252))
        (PORT d[10] (4451:4451:4451) (4321:4321:4321))
        (PORT d[11] (3406:3406:3406) (3393:3393:3393))
        (PORT d[12] (4981:4981:4981) (4830:4830:4830))
        (PORT clk (2556:2556:2556) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1675:1675:1675) (1597:1597:1597))
        (PORT clk (2556:2556:2556) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2508:2508:2508))
        (PORT d[0] (2243:2243:2243) (2176:2176:2176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5675:5675:5675) (5581:5581:5581))
        (PORT d[1] (3985:3985:3985) (3913:3913:3913))
        (PORT d[2] (3141:3141:3141) (3137:3137:3137))
        (PORT d[3] (5104:5104:5104) (4933:4933:4933))
        (PORT d[4] (5333:5333:5333) (5245:5245:5245))
        (PORT d[5] (4534:4534:4534) (4459:4459:4459))
        (PORT d[6] (3109:3109:3109) (3116:3116:3116))
        (PORT d[7] (3557:3557:3557) (3487:3487:3487))
        (PORT d[8] (5050:5050:5050) (5007:5007:5007))
        (PORT d[9] (6329:6329:6329) (6132:6132:6132))
        (PORT d[10] (4879:4879:4879) (4690:4690:4690))
        (PORT d[11] (4030:4030:4030) (3911:3911:3911))
        (PORT d[12] (2384:2384:2384) (2367:2367:2367))
        (PORT clk (2190:2190:2190) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2182:2182:2182))
        (PORT d[0] (1919:1919:1919) (1837:1837:1837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2177:2177:2177))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1020:1020:1020))
        (PORT datab (1141:1141:1141) (1039:1039:1039))
        (PORT datac (982:982:982) (970:970:970))
        (PORT datad (2978:2978:2978) (2740:2740:2740))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1024:1024:1024))
        (PORT datab (2378:2378:2378) (2218:2218:2218))
        (PORT datac (1603:1603:1603) (1567:1567:1567))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4131:4131:4131) (4024:4024:4024))
        (PORT clk (2887:2887:2887) (2926:2926:2926))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5767:5767:5767) (5812:5812:5812))
        (PORT d[1] (3975:3975:3975) (3923:3923:3923))
        (PORT d[2] (3269:3269:3269) (3187:3187:3187))
        (PORT d[3] (2968:2968:2968) (3031:3031:3031))
        (PORT d[4] (4356:4356:4356) (4294:4294:4294))
        (PORT d[5] (4255:4255:4255) (4235:4235:4235))
        (PORT d[6] (3441:3441:3441) (3425:3425:3425))
        (PORT d[7] (2412:2412:2412) (2415:2415:2415))
        (PORT d[8] (5018:5018:5018) (5004:5004:5004))
        (PORT d[9] (4459:4459:4459) (4374:4374:4374))
        (PORT d[10] (4479:4479:4479) (4347:4347:4347))
        (PORT d[11] (3566:3566:3566) (3598:3598:3598))
        (PORT d[12] (4764:4764:4764) (4635:4635:4635))
        (PORT clk (2884:2884:2884) (2922:2922:2922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (1623:1623:1623))
        (PORT clk (2884:2884:2884) (2922:2922:2922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2887:2887:2887) (2926:2926:2926))
        (PORT d[0] (2320:2320:2320) (2177:2177:2177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2888:2888:2888) (2927:2927:2927))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2888:2888:2888) (2927:2927:2927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2888:2888:2888) (2927:2927:2927))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2888:2888:2888) (2927:2927:2927))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3689:3689:3689) (3621:3621:3621))
        (PORT d[1] (2246:2246:2246) (2319:2319:2319))
        (PORT d[2] (1593:1593:1593) (1532:1532:1532))
        (PORT d[3] (4594:4594:4594) (4485:4485:4485))
        (PORT d[4] (5192:5192:5192) (5059:5059:5059))
        (PORT d[5] (1095:1095:1095) (1082:1082:1082))
        (PORT d[6] (1067:1067:1067) (1056:1056:1056))
        (PORT d[7] (1068:1068:1068) (1063:1063:1063))
        (PORT d[8] (3458:3458:3458) (3333:3333:3333))
        (PORT d[9] (2312:2312:2312) (2263:2263:2263))
        (PORT d[10] (1654:1654:1654) (1610:1610:1610))
        (PORT d[11] (3843:3843:3843) (3716:3716:3716))
        (PORT d[12] (1339:1339:1339) (1312:1312:1312))
        (PORT clk (2183:2183:2183) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2172:2172:2172))
        (PORT d[0] (1144:1144:1144) (1028:1028:1028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2167:2167:2167))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4800:4800:4800) (4698:4698:4698))
        (PORT clk (3141:3141:3141) (3151:3151:3151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3563:3563:3563) (3492:3492:3492))
        (PORT d[1] (3613:3613:3613) (3591:3591:3591))
        (PORT d[2] (4415:4415:4415) (4393:4393:4393))
        (PORT d[3] (2802:2802:2802) (2838:2838:2838))
        (PORT d[4] (3095:3095:3095) (3068:3068:3068))
        (PORT d[5] (4261:4261:4261) (4254:4254:4254))
        (PORT d[6] (4484:4484:4484) (4504:4504:4504))
        (PORT d[7] (3189:3189:3189) (3240:3240:3240))
        (PORT d[8] (2758:2758:2758) (2762:2762:2762))
        (PORT d[9] (5237:5237:5237) (5194:5194:5194))
        (PORT d[10] (5783:5783:5783) (5641:5641:5641))
        (PORT d[11] (2762:2762:2762) (2772:2772:2772))
        (PORT d[12] (4631:4631:4631) (4282:4282:4282))
        (PORT clk (3138:3138:3138) (3147:3147:3147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2534:2534:2534) (2515:2515:2515))
        (PORT clk (3138:3138:3138) (3147:3147:3147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3141:3141:3141) (3151:3151:3151))
        (PORT d[0] (3077:3077:3077) (3069:3069:3069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3142:3142:3142) (3152:3152:3152))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3142:3142:3142) (3152:3152:3152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3142:3142:3142) (3152:3152:3152))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3142:3142:3142) (3152:3152:3152))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4001:4001:4001) (4050:4050:4050))
        (PORT d[1] (2797:2797:2797) (2854:2854:2854))
        (PORT d[2] (4667:4667:4667) (4497:4497:4497))
        (PORT d[3] (3564:3564:3564) (3492:3492:3492))
        (PORT d[4] (4781:4781:4781) (4668:4668:4668))
        (PORT d[5] (3240:3240:3240) (3202:3202:3202))
        (PORT d[6] (4464:4464:4464) (4475:4475:4475))
        (PORT d[7] (4168:4168:4168) (4127:4127:4127))
        (PORT d[8] (4204:4204:4204) (4013:4013:4013))
        (PORT d[9] (5840:5840:5840) (5756:5756:5756))
        (PORT d[10] (3419:3419:3419) (3321:3321:3321))
        (PORT d[11] (3211:3211:3211) (3124:3124:3124))
        (PORT d[12] (4364:4364:4364) (4215:4215:4215))
        (PORT clk (2208:2208:2208) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (PORT d[0] (3404:3404:3404) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2193:2193:2193))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4807:4807:4807) (4712:4712:4712))
        (PORT clk (3381:3381:3381) (3378:3378:3378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3570:3570:3570) (3500:3500:3500))
        (PORT d[1] (3375:3375:3375) (3372:3372:3372))
        (PORT d[2] (4417:4417:4417) (4393:4393:4393))
        (PORT d[3] (3134:3134:3134) (3159:3159:3159))
        (PORT d[4] (3404:3404:3404) (3384:3384:3384))
        (PORT d[5] (4330:4330:4330) (4324:4324:4324))
        (PORT d[6] (4587:4587:4587) (4611:4611:4611))
        (PORT d[7] (3189:3189:3189) (3204:3204:3204))
        (PORT d[8] (2745:2745:2745) (2753:2753:2753))
        (PORT d[9] (5299:5299:5299) (5263:5263:5263))
        (PORT d[10] (5496:5496:5496) (5374:5374:5374))
        (PORT d[11] (3068:3068:3068) (3065:3065:3065))
        (PORT d[12] (4589:4589:4589) (4247:4247:4247))
        (PORT clk (3378:3378:3378) (3374:3374:3374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (2639:2639:2639))
        (PORT clk (3378:3378:3378) (3374:3374:3374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3381:3381:3381) (3378:3378:3378))
        (PORT d[0] (3258:3258:3258) (3193:3193:3193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3382:3382:3382) (3379:3379:3379))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3382:3382:3382) (3379:3379:3379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3382:3382:3382) (3379:3379:3379))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3382:3382:3382) (3379:3379:3379))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3998:3998:3998) (4050:4050:4050))
        (PORT d[1] (2898:2898:2898) (2957:2957:2957))
        (PORT d[2] (5011:5011:5011) (4832:4832:4832))
        (PORT d[3] (3627:3627:3627) (3579:3579:3579))
        (PORT d[4] (4790:4790:4790) (4678:4678:4678))
        (PORT d[5] (3281:3281:3281) (3242:3242:3242))
        (PORT d[6] (4192:4192:4192) (4236:4236:4236))
        (PORT d[7] (4171:4171:4171) (4135:4135:4135))
        (PORT d[8] (3901:3901:3901) (3720:3720:3720))
        (PORT d[9] (5824:5824:5824) (5748:5748:5748))
        (PORT d[10] (3099:3099:3099) (3016:3016:3016))
        (PORT d[11] (3543:3543:3543) (3453:3453:3453))
        (PORT d[12] (4348:4348:4348) (4202:4202:4202))
        (PORT clk (2203:2203:2203) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (PORT d[0] (3412:3412:3412) (3244:3244:3244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2188:2188:2188))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4431:4431:4431) (4320:4320:4320))
        (PORT clk (3274:3274:3274) (3337:3337:3337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3839:3839:3839) (3752:3752:3752))
        (PORT d[1] (4416:4416:4416) (4382:4382:4382))
        (PORT d[2] (3876:3876:3876) (3766:3766:3766))
        (PORT d[3] (2645:2645:2645) (2729:2729:2729))
        (PORT d[4] (4048:4048:4048) (4004:4004:4004))
        (PORT d[5] (4278:4278:4278) (4253:4253:4253))
        (PORT d[6] (3805:3805:3805) (3795:3795:3795))
        (PORT d[7] (2714:2714:2714) (2723:2723:2723))
        (PORT d[8] (3102:3102:3102) (3125:3125:3125))
        (PORT d[9] (4805:4805:4805) (4696:4696:4696))
        (PORT d[10] (4521:4521:4521) (4439:4439:4439))
        (PORT d[11] (3756:3756:3756) (3728:3728:3728))
        (PORT d[12] (5648:5648:5648) (5466:5466:5466))
        (PORT clk (3271:3271:3271) (3333:3333:3333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2329:2329:2329) (2240:2240:2240))
        (PORT clk (3271:3271:3271) (3333:3333:3333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3274:3274:3274) (3337:3337:3337))
        (PORT d[0] (2871:2871:2871) (2793:2793:2793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3275:3275:3275) (3338:3338:3338))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3275:3275:3275) (3338:3338:3338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3275:3275:3275) (3338:3338:3338))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3275:3275:3275) (3338:3338:3338))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4038:4038:4038) (3946:3946:3946))
        (PORT d[1] (2890:2890:2890) (2920:2920:2920))
        (PORT d[2] (3005:3005:3005) (2958:2958:2958))
        (PORT d[3] (2262:2262:2262) (2306:2306:2306))
        (PORT d[4] (5762:5762:5762) (5614:5614:5614))
        (PORT d[5] (3209:3209:3209) (3145:3145:3145))
        (PORT d[6] (5225:5225:5225) (5242:5242:5242))
        (PORT d[7] (2387:2387:2387) (2274:2274:2274))
        (PORT d[8] (3922:3922:3922) (3734:3734:3734))
        (PORT d[9] (6981:6981:6981) (6773:6773:6773))
        (PORT d[10] (4154:4154:4154) (4078:4078:4078))
        (PORT d[11] (5126:5126:5126) (4972:4972:4972))
        (PORT d[12] (3369:3369:3369) (3230:3230:3230))
        (PORT clk (2164:2164:2164) (2152:2152:2152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2152:2152:2152))
        (PORT d[0] (2451:2451:2451) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3143:3143:3143) (3034:3034:3034))
        (PORT datab (1705:1705:1705) (1553:1553:1553))
        (PORT datac (1011:1011:1011) (1033:1033:1033))
        (PORT datad (1023:1023:1023) (1029:1029:1029))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (851:851:851))
        (PORT datab (1057:1057:1057) (1070:1070:1070))
        (PORT datac (3351:3351:3351) (3330:3330:3330))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4665:4665:4665) (4524:4524:4524))
        (PORT clk (2677:2677:2677) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3499:3499:3499) (3407:3407:3407))
        (PORT d[1] (3250:3250:3250) (3201:3201:3201))
        (PORT d[2] (4654:4654:4654) (4539:4539:4539))
        (PORT d[3] (2848:2848:2848) (2879:2879:2879))
        (PORT d[4] (2634:2634:2634) (2573:2573:2573))
        (PORT d[5] (4172:4172:4172) (4115:4115:4115))
        (PORT d[6] (3970:3970:3970) (3948:3948:3948))
        (PORT d[7] (2434:2434:2434) (2447:2447:2447))
        (PORT d[8] (2321:2321:2321) (2302:2302:2302))
        (PORT d[9] (5813:5813:5813) (5696:5696:5696))
        (PORT d[10] (5086:5086:5086) (4971:4971:4971))
        (PORT d[11] (2411:2411:2411) (2410:2410:2410))
        (PORT d[12] (3124:3124:3124) (2932:2932:2932))
        (PORT clk (2674:2674:2674) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2041:2041:2041) (1971:1971:1971))
        (PORT clk (2674:2674:2674) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2677:2677:2677) (2665:2665:2665))
        (PORT d[0] (2584:2584:2584) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2678:2678:2678) (2666:2666:2666))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2678:2678:2678) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2678:2678:2678) (2666:2666:2666))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2678:2678:2678) (2666:2666:2666))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3428:3428:3428) (3289:3289:3289))
        (PORT d[1] (2706:2706:2706) (2704:2704:2704))
        (PORT d[2] (2926:2926:2926) (2814:2814:2814))
        (PORT d[3] (3228:3228:3228) (3161:3161:3161))
        (PORT d[4] (3848:3848:3848) (3763:3763:3763))
        (PORT d[5] (2769:2769:2769) (2701:2701:2701))
        (PORT d[6] (3726:3726:3726) (3738:3738:3738))
        (PORT d[7] (2401:2401:2401) (2350:2350:2350))
        (PORT d[8] (2607:2607:2607) (2518:2518:2518))
        (PORT d[9] (5738:5738:5738) (5609:5609:5609))
        (PORT d[10] (3907:3907:3907) (3797:3797:3797))
        (PORT d[11] (2496:2496:2496) (2394:2394:2394))
        (PORT d[12] (4388:4388:4388) (4380:4380:4380))
        (PORT clk (2244:2244:2244) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2237:2237:2237))
        (PORT d[0] (2386:2386:2386) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2232:2232:2232))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4669:4669:4669) (4527:4527:4527))
        (PORT clk (3227:3227:3227) (3276:3276:3276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3833:3833:3833) (3747:3747:3747))
        (PORT d[1] (2659:2659:2659) (2647:2647:2647))
        (PORT d[2] (3926:3926:3926) (3820:3820:3820))
        (PORT d[3] (2949:2949:2949) (3014:3014:3014))
        (PORT d[4] (4387:4387:4387) (4331:4331:4331))
        (PORT d[5] (4560:4560:4560) (4524:4524:4524))
        (PORT d[6] (4431:4431:4431) (4392:4392:4392))
        (PORT d[7] (3068:3068:3068) (3064:3064:3064))
        (PORT d[8] (3727:3727:3727) (3709:3709:3709))
        (PORT d[9] (5056:5056:5056) (4938:4938:4938))
        (PORT d[10] (4602:4602:4602) (4515:4515:4515))
        (PORT d[11] (3793:3793:3793) (3760:3760:3760))
        (PORT d[12] (5996:5996:5996) (5803:5803:5803))
        (PORT clk (3224:3224:3224) (3272:3272:3272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2512:2512:2512) (2484:2484:2484))
        (PORT clk (3224:3224:3224) (3272:3272:3272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3227:3227:3227) (3276:3276:3276))
        (PORT d[0] (3055:3055:3055) (3038:3038:3038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3228:3228:3228) (3277:3277:3277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3228:3228:3228) (3277:3277:3277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3228:3228:3228) (3277:3277:3277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3228:3228:3228) (3277:3277:3277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4897:4897:4897) (4899:4899:4899))
        (PORT d[1] (2571:2571:2571) (2633:2633:2633))
        (PORT d[2] (2973:2973:2973) (2924:2924:2924))
        (PORT d[3] (4474:4474:4474) (4346:4346:4346))
        (PORT d[4] (5763:5763:5763) (5612:5612:5612))
        (PORT d[5] (2897:2897:2897) (2848:2848:2848))
        (PORT d[6] (5226:5226:5226) (5250:5250:5250))
        (PORT d[7] (3660:3660:3660) (3504:3504:3504))
        (PORT d[8] (3606:3606:3606) (3433:3433:3433))
        (PORT d[9] (7490:7490:7490) (7360:7360:7360))
        (PORT d[10] (4133:4133:4133) (4056:4056:4056))
        (PORT d[11] (4552:4552:4552) (4425:4425:4425))
        (PORT d[12] (3034:3034:3034) (2904:2904:2904))
        (PORT clk (2185:2185:2185) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2175:2175:2175))
        (PORT d[0] (1890:1890:1890) (1827:1827:1827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2170:2170:2170))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4397:4397:4397) (4273:4273:4273))
        (PORT clk (3165:3165:3165) (3206:3206:3206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3766:3766:3766) (3640:3640:3640))
        (PORT d[1] (4112:4112:4112) (4042:4042:4042))
        (PORT d[2] (3979:3979:3979) (3929:3929:3929))
        (PORT d[3] (1925:1925:1925) (1973:1973:1973))
        (PORT d[4] (3069:3069:3069) (3013:3013:3013))
        (PORT d[5] (4722:4722:4722) (4623:4623:4623))
        (PORT d[6] (4049:4049:4049) (4032:4032:4032))
        (PORT d[7] (3187:3187:3187) (3226:3226:3226))
        (PORT d[8] (3351:3351:3351) (3328:3328:3328))
        (PORT d[9] (5767:5767:5767) (5630:5630:5630))
        (PORT d[10] (5271:5271:5271) (5183:5183:5183))
        (PORT d[11] (2808:2808:2808) (2822:2822:2822))
        (PORT d[12] (4229:4229:4229) (3935:3935:3935))
        (PORT clk (3162:3162:3162) (3202:3202:3202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3034:3034:3034) (2927:2927:2927))
        (PORT clk (3162:3162:3162) (3202:3202:3202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3165:3165:3165) (3206:3206:3206))
        (PORT d[0] (3577:3577:3577) (3481:3481:3481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3166:3166:3166) (3207:3207:3207))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3166:3166:3166) (3207:3207:3207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3166:3166:3166) (3207:3207:3207))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3166:3166:3166) (3207:3207:3207))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4336:4336:4336) (4379:4379:4379))
        (PORT d[1] (3115:3115:3115) (3111:3111:3111))
        (PORT d[2] (4382:4382:4382) (4192:4192:4192))
        (PORT d[3] (3834:3834:3834) (3729:3729:3729))
        (PORT d[4] (4833:4833:4833) (4727:4727:4727))
        (PORT d[5] (2232:2232:2232) (2203:2203:2203))
        (PORT d[6] (4554:4554:4554) (4594:4594:4594))
        (PORT d[7] (3054:3054:3054) (2925:2925:2925))
        (PORT d[8] (3315:3315:3315) (3160:3160:3160))
        (PORT d[9] (6785:6785:6785) (6667:6667:6667))
        (PORT d[10] (4001:4001:4001) (3891:3891:3891))
        (PORT d[11] (3865:3865:3865) (3764:3764:3764))
        (PORT d[12] (3021:3021:3021) (2878:2878:2878))
        (PORT clk (2215:2215:2215) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2203:2203:2203))
        (PORT d[0] (2788:2788:2788) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2198:2198:2198))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4368:4368:4368) (4240:4240:4240))
        (PORT clk (2911:2911:2911) (2951:2951:2951))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5781:5781:5781) (5827:5827:5827))
        (PORT d[1] (3989:3989:3989) (3938:3938:3938))
        (PORT d[2] (3277:3277:3277) (3196:3196:3196))
        (PORT d[3] (2955:2955:2955) (3029:3029:3029))
        (PORT d[4] (3281:3281:3281) (3221:3221:3221))
        (PORT d[5] (4263:4263:4263) (4243:4243:4243))
        (PORT d[6] (3720:3720:3720) (3696:3696:3696))
        (PORT d[7] (2072:2072:2072) (2084:2084:2084))
        (PORT d[8] (5019:5019:5019) (5005:5005:5005))
        (PORT d[9] (4792:4792:4792) (4698:4698:4698))
        (PORT d[10] (4459:4459:4459) (4326:4326:4326))
        (PORT d[11] (3535:3535:3535) (3567:3567:3567))
        (PORT d[12] (4132:4132:4132) (3916:3916:3916))
        (PORT clk (2908:2908:2908) (2947:2947:2947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1991:1991:1991) (1920:1920:1920))
        (PORT clk (2908:2908:2908) (2947:2947:2947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2911:2911:2911) (2951:2951:2951))
        (PORT d[0] (2535:2535:2535) (2474:2474:2474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2912:2912:2912) (2952:2952:2952))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2912:2912:2912) (2952:2952:2952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2912:2912:2912) (2952:2952:2952))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2912:2912:2912) (2952:2952:2952))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3688:3688:3688) (3620:3620:3620))
        (PORT d[1] (2558:2558:2558) (2610:2610:2610))
        (PORT d[2] (1594:1594:1594) (1528:1528:1528))
        (PORT d[3] (4266:4266:4266) (4174:4174:4174))
        (PORT d[4] (5103:5103:5103) (4955:4955:4955))
        (PORT d[5] (2620:2620:2620) (2579:2579:2579))
        (PORT d[6] (1101:1101:1101) (1088:1088:1088))
        (PORT d[7] (1382:1382:1382) (1366:1366:1366))
        (PORT d[8] (3161:3161:3161) (3053:3053:3053))
        (PORT d[9] (2313:2313:2313) (2264:2264:2264))
        (PORT d[10] (1618:1618:1618) (1579:1579:1579))
        (PORT d[11] (3875:3875:3875) (3747:3747:3747))
        (PORT d[12] (1372:1372:1372) (1345:1345:1345))
        (PORT clk (2174:2174:2174) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (PORT d[0] (1982:1982:1982) (1950:1950:1950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2566:2566:2566) (2448:2448:2448))
        (PORT datab (1069:1069:1069) (1064:1064:1064))
        (PORT datac (1014:1014:1014) (1037:1037:1037))
        (PORT datad (908:908:908) (833:833:833))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2089:2089:2089) (1964:1964:1964))
        (PORT datab (2083:2083:2083) (2031:2031:2031))
        (PORT datac (1013:1013:1013) (1036:1036:1036))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1386:1386:1386) (1352:1352:1352))
        (PORT datac (187:187:187) (214:214:214))
        (PORT datad (979:979:979) (979:979:979))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4659:4659:4659) (4514:4514:4514))
        (PORT clk (2820:2820:2820) (2841:2841:2841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4144:4144:4144) (4032:4032:4032))
        (PORT d[1] (2624:2624:2624) (2601:2601:2601))
        (PORT d[2] (3644:3644:3644) (3547:3547:3547))
        (PORT d[3] (3281:3281:3281) (3342:3342:3342))
        (PORT d[4] (3616:3616:3616) (3543:3543:3543))
        (PORT d[5] (4610:4610:4610) (4575:4575:4575))
        (PORT d[6] (3375:3375:3375) (3365:3365:3365))
        (PORT d[7] (2412:2412:2412) (2412:2412:2412))
        (PORT d[8] (2977:2977:2977) (2952:2952:2952))
        (PORT d[9] (5120:5120:5120) (5017:5017:5017))
        (PORT d[10] (4533:4533:4533) (4415:4415:4415))
        (PORT d[11] (3867:3867:3867) (3890:3890:3890))
        (PORT d[12] (3809:3809:3809) (3600:3600:3600))
        (PORT clk (2817:2817:2817) (2837:2837:2837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2259:2259:2259))
        (PORT clk (2817:2817:2817) (2837:2837:2837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2841:2841:2841))
        (PORT d[0] (2625:2625:2625) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2842:2842:2842))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2842:2842:2842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2842:2842:2842))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2842:2842:2842))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4077:4077:4077) (3916:3916:3916))
        (PORT d[1] (2239:2239:2239) (2301:2301:2301))
        (PORT d[2] (1915:1915:1915) (1838:1838:1838))
        (PORT d[3] (3940:3940:3940) (3855:3855:3855))
        (PORT d[4] (4779:4779:4779) (4642:4642:4642))
        (PORT d[5] (2269:2269:2269) (2241:2241:2241))
        (PORT d[6] (1423:1423:1423) (1394:1394:1394))
        (PORT d[7] (1727:1727:1727) (1704:1704:1704))
        (PORT d[8] (2850:2850:2850) (2755:2755:2755))
        (PORT d[9] (2647:2647:2647) (2588:2588:2588))
        (PORT d[10] (4637:4637:4637) (4516:4516:4516))
        (PORT d[11] (3542:3542:3542) (3423:3423:3423))
        (PORT d[12] (1712:1712:1712) (1675:1675:1675))
        (PORT clk (2205:2205:2205) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (PORT d[0] (1735:1735:1735) (1593:1593:1593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2192:2192:2192))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2089:2089:2089))
        (PORT clk (2255:2255:2255) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (2016:2016:2016))
        (PORT d[1] (2136:2136:2136) (2030:2030:2030))
        (PORT d[2] (4972:4972:4972) (4927:4927:4927))
        (PORT d[3] (3749:3749:3749) (3510:3510:3510))
        (PORT d[4] (1864:1864:1864) (1758:1758:1758))
        (PORT d[5] (2619:2619:2619) (2467:2467:2467))
        (PORT d[6] (2416:2416:2416) (2286:2286:2286))
        (PORT d[7] (2039:2039:2039) (2030:2030:2030))
        (PORT d[8] (1869:1869:1869) (1829:1829:1829))
        (PORT d[9] (4381:4381:4381) (4246:4246:4246))
        (PORT d[10] (2874:2874:2874) (2783:2783:2783))
        (PORT d[11] (2157:2157:2157) (2189:2189:2189))
        (PORT d[12] (1921:1921:1921) (1874:1874:1874))
        (PORT clk (2252:2252:2252) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2587:2587:2587) (2482:2482:2482))
        (PORT clk (2252:2252:2252) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2214:2214:2214))
        (PORT d[0] (3130:3130:3130) (3036:3036:3036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2215:2215:2215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5013:5013:5013) (4945:4945:4945))
        (PORT d[1] (3012:3012:3012) (2981:2981:2981))
        (PORT d[2] (2478:2478:2478) (2496:2496:2496))
        (PORT d[3] (4398:4398:4398) (4245:4245:4245))
        (PORT d[4] (4616:4616:4616) (4546:4546:4546))
        (PORT d[5] (3861:3861:3861) (3810:3810:3810))
        (PORT d[6] (4128:4128:4128) (4142:4142:4142))
        (PORT d[7] (3454:3454:3454) (3377:3377:3377))
        (PORT d[8] (4416:4416:4416) (4407:4407:4407))
        (PORT d[9] (6339:6339:6339) (6188:6188:6188))
        (PORT d[10] (3857:3857:3857) (3705:3705:3705))
        (PORT d[11] (4467:4467:4467) (4391:4391:4391))
        (PORT d[12] (3896:3896:3896) (3798:3798:3798))
        (PORT clk (2201:2201:2201) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2194:2194:2194))
        (PORT d[0] (4749:4749:4749) (4632:4632:4632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2189:2189:2189))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2793:2793:2793) (2618:2618:2618))
        (PORT clk (2358:2358:2358) (2357:2357:2357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1744:1744:1744) (1746:1746:1746))
        (PORT d[1] (2096:2096:2096) (1989:1989:1989))
        (PORT d[2] (4972:4972:4972) (4926:4926:4926))
        (PORT d[3] (4080:4080:4080) (3823:3823:3823))
        (PORT d[4] (1854:1854:1854) (1750:1750:1750))
        (PORT d[5] (1715:1715:1715) (1624:1624:1624))
        (PORT d[6] (2377:2377:2377) (2247:2247:2247))
        (PORT d[7] (2039:2039:2039) (2029:2029:2029))
        (PORT d[8] (1863:1863:1863) (1810:1810:1810))
        (PORT d[9] (4049:4049:4049) (3933:3933:3933))
        (PORT d[10] (3200:3200:3200) (3097:3097:3097))
        (PORT d[11] (2147:2147:2147) (2177:2177:2177))
        (PORT d[12] (1922:1922:1922) (1883:1883:1883))
        (PORT clk (2355:2355:2355) (2353:2353:2353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1673:1673:1673) (1587:1587:1587))
        (PORT clk (2355:2355:2355) (2353:2353:2353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2357:2357:2357))
        (PORT d[0] (2191:2191:2191) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2358:2358:2358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4995:4995:4995) (4930:4930:4930))
        (PORT d[1] (3013:3013:3013) (2980:2980:2980))
        (PORT d[2] (2486:2486:2486) (2506:2506:2506))
        (PORT d[3] (4407:4407:4407) (4255:4255:4255))
        (PORT d[4] (4649:4649:4649) (4580:4580:4580))
        (PORT d[5] (4148:4148:4148) (4082:4082:4082))
        (PORT d[6] (4174:4174:4174) (4187:4187:4187))
        (PORT d[7] (3455:3455:3455) (3378:3378:3378))
        (PORT d[8] (4410:4410:4410) (4400:4400:4400))
        (PORT d[9] (6384:6384:6384) (6232:6232:6232))
        (PORT d[10] (4195:4195:4195) (4034:4034:4034))
        (PORT d[11] (4763:4763:4763) (4671:4671:4671))
        (PORT d[12] (2612:2612:2612) (2560:2560:2560))
        (PORT clk (2196:2196:2196) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2189:2189:2189))
        (PORT d[0] (4761:4761:4761) (4644:4644:4644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2184:2184:2184))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2447:2447:2447) (2346:2346:2346))
        (PORT datab (1525:1525:1525) (1447:1447:1447))
        (PORT datac (778:778:778) (808:808:808))
        (PORT datad (2382:2382:2382) (2241:2241:2241))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3673:3673:3673) (3433:3433:3433))
        (PORT clk (2568:2568:2568) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2432:2432:2432) (2446:2446:2446))
        (PORT d[1] (2907:2907:2907) (2876:2876:2876))
        (PORT d[2] (4684:4684:4684) (4653:4653:4653))
        (PORT d[3] (5191:5191:5191) (4950:4950:4950))
        (PORT d[4] (5454:5454:5454) (5416:5416:5416))
        (PORT d[5] (2999:2999:2999) (2849:2849:2849))
        (PORT d[6] (3090:3090:3090) (2972:2972:2972))
        (PORT d[7] (2328:2328:2328) (2304:2304:2304))
        (PORT d[8] (2615:2615:2615) (2585:2585:2585))
        (PORT d[9] (4041:4041:4041) (3921:3921:3921))
        (PORT d[10] (4467:4467:4467) (4337:4337:4337))
        (PORT d[11] (2189:2189:2189) (2219:2219:2219))
        (PORT d[12] (2221:2221:2221) (2193:2193:2193))
        (PORT clk (2565:2565:2565) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1592:1592:1592) (1476:1476:1476))
        (PORT clk (2565:2565:2565) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2500:2500:2500))
        (PORT d[0] (2135:2135:2135) (2030:2030:2030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5674:5674:5674) (5581:5581:5581))
        (PORT d[1] (3671:3671:3671) (3617:3617:3617))
        (PORT d[2] (3140:3140:3140) (3137:3137:3137))
        (PORT d[3] (5114:5114:5114) (4932:4932:4932))
        (PORT d[4] (5332:5332:5332) (5244:5244:5244))
        (PORT d[5] (4529:4529:4529) (4453:4453:4453))
        (PORT d[6] (3064:3064:3064) (3071:3071:3071))
        (PORT d[7] (3558:3558:3558) (3488:3488:3488))
        (PORT d[8] (5060:5060:5060) (5029:5029:5029))
        (PORT d[9] (6323:6323:6323) (6119:6119:6119))
        (PORT d[10] (4848:4848:4848) (4660:4660:4660))
        (PORT d[11] (4356:4356:4356) (4227:4227:4227))
        (PORT d[12] (2416:2416:2416) (2398:2398:2398))
        (PORT clk (2184:2184:2184) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2176:2176:2176))
        (PORT d[0] (2526:2526:2526) (2472:2472:2472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2171:2171:2171))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1564:1564:1564) (1474:1474:1474))
        (PORT datab (791:791:791) (825:825:825))
        (PORT datac (551:551:551) (506:506:506))
        (PORT datad (1787:1787:1787) (1679:1679:1679))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (972:972:972) (978:978:978))
        (PORT datac (339:339:339) (330:330:330))
        (PORT datad (381:381:381) (359:359:359))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|g\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1180:1180:1180))
        (PORT datab (964:964:964) (912:912:912))
        (PORT datac (1128:1128:1128) (1162:1162:1162))
        (PORT datad (263:263:263) (318:318:318))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|blue\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1277:1277:1277) (1158:1158:1158))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|blue\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2640:2640:2640) (2596:2596:2596))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1101:1101:1101) (1058:1058:1058))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4228:4228:4228) (3939:3939:3939))
        (PORT clk (3227:3227:3227) (3277:3277:3277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3505:3505:3505) (3429:3429:3429))
        (PORT d[1] (4399:4399:4399) (4366:4366:4366))
        (PORT d[2] (3900:3900:3900) (3794:3794:3794))
        (PORT d[3] (2639:2639:2639) (2724:2724:2724))
        (PORT d[4] (4405:4405:4405) (4348:4348:4348))
        (PORT d[5] (4280:4280:4280) (4254:4254:4254))
        (PORT d[6] (4113:4113:4113) (4091:4091:4091))
        (PORT d[7] (3028:3028:3028) (3024:3024:3024))
        (PORT d[8] (3759:3759:3759) (3739:3739:3739))
        (PORT d[9] (5087:5087:5087) (4970:4970:4970))
        (PORT d[10] (4562:4562:4562) (4474:4474:4474))
        (PORT d[11] (3469:3469:3469) (3460:3460:3460))
        (PORT d[12] (6014:6014:6014) (5820:5820:5820))
        (PORT clk (3224:3224:3224) (3273:3273:3273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2440:2440:2440))
        (PORT clk (3224:3224:3224) (3273:3273:3273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3227:3227:3227) (3277:3277:3277))
        (PORT d[0] (3025:3025:3025) (2994:2994:2994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3228:3228:3228) (3278:3278:3278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3228:3228:3228) (3278:3278:3278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3228:3228:3228) (3278:3278:3278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3228:3228:3228) (3278:3278:3278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4973:4973:4973) (4996:4996:4996))
        (PORT d[1] (2273:2273:2273) (2347:2347:2347))
        (PORT d[2] (5010:5010:5010) (4798:4798:4798))
        (PORT d[3] (4482:4482:4482) (4354:4354:4354))
        (PORT d[4] (5803:5803:5803) (5654:5654:5654))
        (PORT d[5] (2898:2898:2898) (2849:2849:2849))
        (PORT d[6] (5232:5232:5232) (5258:5258:5258))
        (PORT d[7] (3667:3667:3667) (3512:3512:3512))
        (PORT d[8] (3948:3948:3948) (3756:3756:3756))
        (PORT d[9] (7490:7490:7490) (7361:7361:7361))
        (PORT d[10] (4114:4114:4114) (4039:4039:4039))
        (PORT d[11] (4538:4538:4538) (4409:4409:4409))
        (PORT d[12] (3035:3035:3035) (2905:2905:2905))
        (PORT clk (2178:2178:2178) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (PORT d[0] (1601:1601:1601) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2162:2162:2162))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2812:2812:2812) (2693:2693:2693))
        (PORT clk (3031:3031:3031) (3035:3035:3035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5624:5624:5624) (5639:5639:5639))
        (PORT d[1] (2989:2989:2989) (2950:2950:2950))
        (PORT d[2] (3235:3235:3235) (3109:3109:3109))
        (PORT d[3] (2819:2819:2819) (2717:2717:2717))
        (PORT d[4] (4283:4283:4283) (4208:4208:4208))
        (PORT d[5] (3526:3526:3526) (3479:3479:3479))
        (PORT d[6] (3352:3352:3352) (3300:3300:3300))
        (PORT d[7] (2023:2023:2023) (2029:2029:2029))
        (PORT d[8] (3330:3330:3330) (3310:3310:3310))
        (PORT d[9] (2426:2426:2426) (2327:2327:2327))
        (PORT d[10] (2236:2236:2236) (2155:2155:2155))
        (PORT d[11] (3062:3062:3062) (3027:3027:3027))
        (PORT d[12] (3960:3960:3960) (3771:3771:3771))
        (PORT clk (3028:3028:3028) (3031:3031:3031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1189:1189:1189))
        (PORT clk (3028:3028:3028) (3031:3031:3031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3031:3031:3031) (3035:3035:3035))
        (PORT d[0] (1824:1824:1824) (1745:1745:1745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3032:3032:3032) (3036:3036:3036))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3032:3032:3032) (3036:3036:3036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3032:3032:3032) (3036:3036:3036))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3032:3032:3032) (3036:3036:3036))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1355:1355:1355) (1319:1319:1319))
        (PORT d[1] (3138:3138:3138) (3097:3097:3097))
        (PORT d[2] (2702:2702:2702) (2656:2656:2656))
        (PORT d[3] (1318:1318:1318) (1292:1292:1292))
        (PORT d[4] (3820:3820:3820) (3789:3789:3789))
        (PORT d[5] (1577:1577:1577) (1521:1521:1521))
        (PORT d[6] (3329:3329:3329) (3301:3301:3301))
        (PORT d[7] (6580:6580:6580) (6495:6495:6495))
        (PORT d[8] (4819:4819:4819) (4820:4820:4820))
        (PORT d[9] (6985:6985:6985) (6816:6816:6816))
        (PORT d[10] (2617:2617:2617) (2518:2518:2518))
        (PORT d[11] (3408:3408:3408) (3271:3271:3271))
        (PORT d[12] (4945:4945:4945) (4975:4975:4975))
        (PORT clk (2165:2165:2165) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2155:2155:2155))
        (PORT d[0] (3338:3338:3338) (3185:3185:3185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2150:2150:2150))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2132:2132:2132) (2011:2011:2011))
        (PORT datab (787:787:787) (829:829:829))
        (PORT datac (1218:1218:1218) (1133:1133:1133))
        (PORT datad (1084:1084:1084) (1086:1086:1086))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1822:1822:1822) (1741:1741:1741))
        (PORT clk (2755:2755:2755) (2765:2765:2765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1995:1995:1995) (1922:1922:1922))
        (PORT d[1] (2890:2890:2890) (2809:2809:2809))
        (PORT d[2] (1926:1926:1926) (1851:1851:1851))
        (PORT d[3] (1715:1715:1715) (1712:1712:1712))
        (PORT d[4] (1587:1587:1587) (1531:1531:1531))
        (PORT d[5] (3161:3161:3161) (3096:3096:3096))
        (PORT d[6] (2373:2373:2373) (2348:2348:2348))
        (PORT d[7] (1273:1273:1273) (1209:1209:1209))
        (PORT d[8] (3100:3100:3100) (2977:2977:2977))
        (PORT d[9] (3154:3154:3154) (3051:3051:3051))
        (PORT d[10] (1301:1301:1301) (1228:1228:1228))
        (PORT d[11] (2562:2562:2562) (2474:2474:2474))
        (PORT d[12] (1853:1853:1853) (1786:1786:1786))
        (PORT clk (2752:2752:2752) (2761:2761:2761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (1824:1824:1824))
        (PORT clk (2752:2752:2752) (2761:2761:2761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2765:2765:2765))
        (PORT d[0] (2494:2494:2494) (2378:2378:2378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2766:2766:2766))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2766:2766:2766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2766:2766:2766))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2766:2766:2766))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3496:3496:3496) (3364:3364:3364))
        (PORT d[1] (2428:2428:2428) (2408:2408:2408))
        (PORT d[2] (1720:1720:1720) (1712:1712:1712))
        (PORT d[3] (3473:3473:3473) (3343:3343:3343))
        (PORT d[4] (2821:2821:2821) (2829:2829:2829))
        (PORT d[5] (2934:2934:2934) (2922:2922:2922))
        (PORT d[6] (4444:4444:4444) (4449:4449:4449))
        (PORT d[7] (5831:5831:5831) (5766:5766:5766))
        (PORT d[8] (4464:4464:4464) (4478:4478:4478))
        (PORT d[9] (6343:6343:6343) (6197:6197:6197))
        (PORT d[10] (3557:3557:3557) (3432:3432:3432))
        (PORT d[11] (3707:3707:3707) (3540:3540:3540))
        (PORT d[12] (3580:3580:3580) (3655:3655:3655))
        (PORT clk (2210:2210:2210) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2201:2201:2201))
        (PORT d[0] (2563:2563:2563) (2333:2333:2333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2196:2196:2196))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4490:4490:4490) (4273:4273:4273))
        (PORT clk (3507:3507:3507) (3562:3562:3562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3673:3673:3673) (3762:3762:3762))
        (PORT d[1] (3742:3742:3742) (3772:3772:3772))
        (PORT d[2] (4298:4298:4298) (4222:4222:4222))
        (PORT d[3] (3755:3755:3755) (3879:3879:3879))
        (PORT d[4] (4458:4458:4458) (4441:4441:4441))
        (PORT d[5] (4567:4567:4567) (4551:4551:4551))
        (PORT d[6] (3654:3654:3654) (3618:3618:3618))
        (PORT d[7] (2476:2476:2476) (2509:2509:2509))
        (PORT d[8] (3389:3389:3389) (3434:3434:3434))
        (PORT d[9] (4694:4694:4694) (4442:4442:4442))
        (PORT d[10] (5387:5387:5387) (5212:5212:5212))
        (PORT d[11] (3156:3156:3156) (3196:3196:3196))
        (PORT d[12] (4413:4413:4413) (4281:4281:4281))
        (PORT clk (3504:3504:3504) (3558:3558:3558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2550:2550:2550))
        (PORT clk (3504:3504:3504) (3558:3558:3558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3507:3507:3507) (3562:3562:3562))
        (PORT d[0] (3174:3174:3174) (3104:3104:3104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3508:3508:3508) (3563:3563:3563))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3508:3508:3508) (3563:3563:3563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3508:3508:3508) (3563:3563:3563))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3508:3508:3508) (3563:3563:3563))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4356:4356:4356) (4139:4139:4139))
        (PORT d[1] (3235:3235:3235) (3314:3314:3314))
        (PORT d[2] (4341:4341:4341) (4234:4234:4234))
        (PORT d[3] (2507:2507:2507) (2546:2546:2546))
        (PORT d[4] (3701:3701:3701) (3781:3781:3781))
        (PORT d[5] (2486:2486:2486) (2432:2432:2432))
        (PORT d[6] (3431:3431:3431) (3463:3463:3463))
        (PORT d[7] (3824:3824:3824) (3901:3901:3901))
        (PORT d[8] (3839:3839:3839) (3847:3847:3847))
        (PORT d[9] (3723:3723:3723) (3562:3562:3562))
        (PORT d[10] (4500:4500:4500) (4481:4481:4481))
        (PORT d[11] (4943:4943:4943) (4906:4906:4906))
        (PORT d[12] (2894:2894:2894) (2940:2940:2940))
        (PORT clk (2236:2236:2236) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2229:2229:2229))
        (PORT d[0] (2415:2415:2415) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2224:2224:2224))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (788:788:788) (830:830:830))
        (PORT datac (2104:2104:2104) (1956:1956:1956))
        (PORT datad (2337:2337:2337) (2175:2175:2175))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2139:2139:2139) (2049:2049:2049))
        (PORT clk (2813:2813:2813) (2842:2842:2842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2121:2121:2121))
        (PORT d[1] (2233:2233:2233) (2183:2183:2183))
        (PORT d[2] (1591:1591:1591) (1523:1523:1523))
        (PORT d[3] (2898:2898:2898) (2798:2798:2798))
        (PORT d[4] (4030:4030:4030) (3983:3983:3983))
        (PORT d[5] (4109:4109:4109) (4034:4034:4034))
        (PORT d[6] (3703:3703:3703) (3640:3640:3640))
        (PORT d[7] (2413:2413:2413) (2402:2402:2402))
        (PORT d[8] (3650:3650:3650) (3619:3619:3619))
        (PORT d[9] (2783:2783:2783) (2685:2685:2685))
        (PORT d[10] (1596:1596:1596) (1545:1545:1545))
        (PORT d[11] (3697:3697:3697) (3645:3645:3645))
        (PORT d[12] (4307:4307:4307) (4102:4102:4102))
        (PORT clk (2810:2810:2810) (2838:2838:2838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2093:2093:2093) (1926:1926:1926))
        (PORT clk (2810:2810:2810) (2838:2838:2838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2842:2842:2842))
        (PORT d[0] (2636:2636:2636) (2480:2480:2480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2843:2843:2843))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2843:2843:2843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2843:2843:2843))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2843:2843:2843))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3806:3806:3806) (3657:3657:3657))
        (PORT d[1] (2749:2749:2749) (2721:2721:2721))
        (PORT d[2] (2108:2108:2108) (2090:2090:2090))
        (PORT d[3] (3797:3797:3797) (3659:3659:3659))
        (PORT d[4] (3135:3135:3135) (3126:3126:3126))
        (PORT d[5] (3272:3272:3272) (3248:3248:3248))
        (PORT d[6] (4423:4423:4423) (4422:4422:4422))
        (PORT d[7] (1865:1865:1865) (1797:1797:1797))
        (PORT d[8] (4501:4501:4501) (4523:4523:4523))
        (PORT d[9] (6663:6663:6663) (6502:6502:6502))
        (PORT d[10] (3889:3889:3889) (3753:3753:3753))
        (PORT d[11] (4037:4037:4037) (3858:3858:3858))
        (PORT d[12] (3563:3563:3563) (3606:3606:3606))
        (PORT clk (2188:2188:2188) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2180:2180:2180))
        (PORT d[0] (3979:3979:3979) (3839:3839:3839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2175:2175:2175))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4771:4771:4771) (4556:4556:4556))
        (PORT clk (3403:3403:3403) (3423:3423:3423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4013:4013:4013) (4093:4093:4093))
        (PORT d[1] (3298:3298:3298) (3303:3303:3303))
        (PORT d[2] (3635:3635:3635) (3520:3520:3520))
        (PORT d[3] (3710:3710:3710) (3821:3821:3821))
        (PORT d[4] (4077:4077:4077) (4077:4077:4077))
        (PORT d[5] (3887:3887:3887) (3832:3832:3832))
        (PORT d[6] (3366:3366:3366) (3332:3332:3332))
        (PORT d[7] (2386:2386:2386) (2407:2407:2407))
        (PORT d[8] (3020:3020:3020) (3042:3042:3042))
        (PORT d[9] (3602:3602:3602) (3428:3428:3428))
        (PORT d[10] (3731:3731:3731) (3562:3562:3562))
        (PORT d[11] (2472:2472:2472) (2526:2526:2526))
        (PORT d[12] (3004:3004:3004) (3029:3029:3029))
        (PORT clk (3400:3400:3400) (3419:3419:3419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1984:1984:1984) (1889:1889:1889))
        (PORT clk (3400:3400:3400) (3419:3419:3419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3403:3403:3403) (3423:3423:3423))
        (PORT d[0] (2527:2527:2527) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3404:3404:3404) (3424:3424:3424))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3404:3404:3404) (3424:3424:3424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3404:3404:3404) (3424:3424:3424))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3404:3404:3404) (3424:3424:3424))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2281:2281:2281))
        (PORT d[1] (3368:3368:3368) (3480:3480:3480))
        (PORT d[2] (2436:2436:2436) (2394:2394:2394))
        (PORT d[3] (2919:2919:2919) (2831:2831:2831))
        (PORT d[4] (2299:2299:2299) (2243:2243:2243))
        (PORT d[5] (4642:4642:4642) (4609:4609:4609))
        (PORT d[6] (3978:3978:3978) (3929:3929:3929))
        (PORT d[7] (4165:4165:4165) (4190:4190:4190))
        (PORT d[8] (4040:4040:4040) (4005:4005:4005))
        (PORT d[9] (4002:4002:4002) (3824:3824:3824))
        (PORT d[10] (5493:5493:5493) (5432:5432:5432))
        (PORT d[11] (2499:2499:2499) (2407:2407:2407))
        (PORT d[12] (4293:4293:4293) (4361:4361:4361))
        (PORT clk (2232:2232:2232) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2223:2223:2223))
        (PORT d[0] (1523:1523:1523) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2218:2218:2218))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4127:4127:4127) (3884:3884:3884))
        (PORT clk (2766:2766:2766) (2778:2778:2778))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3827:3827:3827) (3720:3720:3720))
        (PORT d[1] (2950:2950:2950) (2914:2914:2914))
        (PORT d[2] (4342:4342:4342) (4239:4239:4239))
        (PORT d[3] (1802:1802:1802) (1810:1810:1810))
        (PORT d[4] (3606:3606:3606) (3516:3516:3516))
        (PORT d[5] (4236:4236:4236) (4193:4193:4193))
        (PORT d[6] (4310:4310:4310) (4279:4279:4279))
        (PORT d[7] (2735:2735:2735) (2740:2740:2740))
        (PORT d[8] (2674:2674:2674) (2648:2648:2648))
        (PORT d[9] (5482:5482:5482) (5376:5376:5376))
        (PORT d[10] (5394:5394:5394) (5262:5262:5262))
        (PORT d[11] (2700:2700:2700) (2682:2682:2682))
        (PORT d[12] (3467:3467:3467) (3269:3269:3269))
        (PORT clk (2763:2763:2763) (2774:2774:2774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2195:2195:2195) (2080:2080:2080))
        (PORT clk (2763:2763:2763) (2774:2774:2774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2766:2766:2766) (2778:2778:2778))
        (PORT d[0] (2539:2539:2539) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2767:2767:2767) (2779:2779:2779))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2767:2767:2767) (2779:2779:2779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2767:2767:2767) (2779:2779:2779))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2767:2767:2767) (2779:2779:2779))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3777:3777:3777) (3633:3633:3633))
        (PORT d[1] (2257:2257:2257) (2323:2323:2323))
        (PORT d[2] (2608:2608:2608) (2512:2512:2512))
        (PORT d[3] (3639:3639:3639) (3570:3570:3570))
        (PORT d[4] (4478:4478:4478) (4356:4356:4356))
        (PORT d[5] (3455:3455:3455) (3366:3366:3366))
        (PORT d[6] (4110:4110:4110) (4113:4113:4113))
        (PORT d[7] (2093:2093:2093) (2060:2060:2060))
        (PORT d[8] (2563:2563:2563) (2479:2479:2479))
        (PORT d[9] (5427:5427:5427) (5320:5320:5320))
        (PORT d[10] (3989:3989:3989) (3891:3891:3891))
        (PORT d[11] (2806:2806:2806) (2705:2705:2705))
        (PORT d[12] (4698:4698:4698) (4682:4682:4682))
        (PORT clk (2235:2235:2235) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2223:2223:2223))
        (PORT d[0] (2131:2131:2131) (1990:1990:1990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2218:2218:2218))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1129:1129:1129))
        (PORT datab (787:787:787) (830:830:830))
        (PORT datac (1621:1621:1621) (1588:1588:1588))
        (PORT datad (2049:2049:2049) (1894:1894:1894))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3781:3781:3781) (3555:3555:3555))
        (PORT clk (2814:2814:2814) (2827:2827:2827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4121:4121:4121) (4009:4009:4009))
        (PORT d[1] (3606:3606:3606) (3542:3542:3542))
        (PORT d[2] (3978:3978:3978) (3884:3884:3884))
        (PORT d[3] (1505:1505:1505) (1526:1526:1526))
        (PORT d[4] (3892:3892:3892) (3785:3785:3785))
        (PORT d[5] (4508:4508:4508) (4447:4447:4447))
        (PORT d[6] (3665:3665:3665) (3650:3650:3650))
        (PORT d[7] (2784:2784:2784) (2773:2773:2773))
        (PORT d[8] (2727:2727:2727) (2702:2702:2702))
        (PORT d[9] (5200:5200:5200) (5096:5096:5096))
        (PORT d[10] (4894:4894:4894) (4764:4764:4764))
        (PORT d[11] (4220:4220:4220) (4227:4227:4227))
        (PORT d[12] (3489:3489:3489) (3294:3294:3294))
        (PORT clk (2811:2811:2811) (2823:2823:2823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2324:2324:2324) (2215:2215:2215))
        (PORT clk (2811:2811:2811) (2823:2823:2823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2827:2827:2827))
        (PORT d[0] (2867:2867:2867) (2769:2769:2769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2828:2828:2828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4109:4109:4109) (3953:3953:3953))
        (PORT d[1] (1912:1912:1912) (1989:1989:1989))
        (PORT d[2] (2237:2237:2237) (2150:2150:2150))
        (PORT d[3] (3890:3890:3890) (3804:3804:3804))
        (PORT d[4] (4537:4537:4537) (4431:4431:4431))
        (PORT d[5] (3484:3484:3484) (3396:3396:3396))
        (PORT d[6] (4453:4453:4453) (4447:4447:4447))
        (PORT d[7] (2031:2031:2031) (1992:1992:1992))
        (PORT d[8] (3066:3066:3066) (2931:2931:2931))
        (PORT d[9] (2955:2955:2955) (2880:2880:2880))
        (PORT d[10] (2310:2310:2310) (2246:2246:2246))
        (PORT d[11] (3190:3190:3190) (3083:3083:3083))
        (PORT d[12] (2017:2017:2017) (1972:1972:1972))
        (PORT clk (2221:2221:2221) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2213:2213:2213))
        (PORT d[0] (1976:1976:1976) (1822:1822:1822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2208:2208:2208))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1126:1126:1126))
        (PORT datab (1583:1583:1583) (1497:1497:1497))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1524:1524:1524) (1438:1438:1438))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (848:848:848))
        (PORT datab (1524:1524:1524) (1446:1446:1446))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1525:1525:1525) (1454:1454:1454))
        (PORT clk (2624:2624:2624) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2037:2037:2037))
        (PORT d[1] (2850:2850:2850) (2780:2780:2780))
        (PORT d[2] (2266:2266:2266) (2182:2182:2182))
        (PORT d[3] (3052:3052:3052) (3050:3050:3050))
        (PORT d[4] (1974:1974:1974) (1899:1899:1899))
        (PORT d[5] (3122:3122:3122) (3053:3053:3053))
        (PORT d[6] (1986:1986:1986) (1972:1972:1972))
        (PORT d[7] (3292:3292:3292) (3362:3362:3362))
        (PORT d[8] (2412:2412:2412) (2304:2304:2304))
        (PORT d[9] (3842:3842:3842) (3721:3721:3721))
        (PORT d[10] (1804:1804:1804) (1720:1720:1720))
        (PORT d[11] (2378:2378:2378) (2364:2364:2364))
        (PORT d[12] (1898:1898:1898) (1839:1839:1839))
        (PORT clk (2621:2621:2621) (2600:2600:2600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (1943:1943:1943))
        (PORT clk (2621:2621:2621) (2600:2600:2600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2624:2624:2624) (2604:2604:2604))
        (PORT d[0] (2267:2267:2267) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2625:2625:2625) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2625:2625:2625) (2605:2605:2605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2625:2625:2625) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2625:2625:2625) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2468:2468:2468))
        (PORT d[1] (2065:2065:2065) (2052:2052:2052))
        (PORT d[2] (1757:1757:1757) (1745:1745:1745))
        (PORT d[3] (3358:3358:3358) (3222:3222:3222))
        (PORT d[4] (2795:2795:2795) (2790:2790:2790))
        (PORT d[5] (2927:2927:2927) (2905:2905:2905))
        (PORT d[6] (3805:3805:3805) (3834:3834:3834))
        (PORT d[7] (5157:5157:5157) (5109:5109:5109))
        (PORT d[8] (3495:3495:3495) (3537:3537:3537))
        (PORT d[9] (5720:5720:5720) (5599:5599:5599))
        (PORT d[10] (3921:3921:3921) (3775:3775:3775))
        (PORT d[11] (3325:3325:3325) (3165:3165:3165))
        (PORT d[12] (3930:3930:3930) (3997:3997:3997))
        (PORT clk (2227:2227:2227) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2220:2220:2220))
        (PORT d[0] (3211:3211:3211) (2981:2981:2981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2215:2215:2215))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1459:1459:1459) (1363:1363:1363))
        (PORT clk (2638:2638:2638) (2613:2613:2613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2184:2184:2184) (2094:2094:2094))
        (PORT d[1] (2786:2786:2786) (2695:2695:2695))
        (PORT d[2] (2534:2534:2534) (2423:2423:2423))
        (PORT d[3] (2729:2729:2729) (2751:2751:2751))
        (PORT d[4] (2135:2135:2135) (2022:2022:2022))
        (PORT d[5] (3139:3139:3139) (3070:3070:3070))
        (PORT d[6] (1901:1901:1901) (1856:1856:1856))
        (PORT d[7] (3230:3230:3230) (3303:3303:3303))
        (PORT d[8] (2107:2107:2107) (2014:2014:2014))
        (PORT d[9] (4100:4100:4100) (3963:3963:3963))
        (PORT d[10] (2062:2062:2062) (1942:1942:1942))
        (PORT d[11] (2206:2206:2206) (2106:2106:2106))
        (PORT d[12] (2149:2149:2149) (2062:2062:2062))
        (PORT clk (2635:2635:2635) (2609:2609:2609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (1865:1865:1865))
        (PORT clk (2635:2635:2635) (2609:2609:2609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2638:2638:2638) (2613:2613:2613))
        (PORT d[0] (2265:2265:2265) (2197:2197:2197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2639:2639:2639) (2614:2614:2614))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2639:2639:2639) (2614:2614:2614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2639:2639:2639) (2614:2614:2614))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2639:2639:2639) (2614:2614:2614))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (2638:2638:2638))
        (PORT d[1] (1668:1668:1668) (1650:1650:1650))
        (PORT d[2] (1940:1940:1940) (1892:1892:1892))
        (PORT d[3] (2765:2765:2765) (2650:2650:2650))
        (PORT d[4] (2834:2834:2834) (2838:2838:2838))
        (PORT d[5] (2939:2939:2939) (2906:2906:2906))
        (PORT d[6] (3508:3508:3508) (3545:3545:3545))
        (PORT d[7] (4530:4530:4530) (4515:4515:4515))
        (PORT d[8] (3717:3717:3717) (3729:3729:3729))
        (PORT d[9] (5717:5717:5717) (5588:5588:5588))
        (PORT d[10] (3580:3580:3580) (3448:3448:3448))
        (PORT d[11] (3025:3025:3025) (2876:2876:2876))
        (PORT d[12] (3853:3853:3853) (3896:3896:3896))
        (PORT clk (2232:2232:2232) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2222:2222:2222))
        (PORT d[0] (2362:2362:2362) (2325:2325:2325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2217:2217:2217))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2373:2373:2373))
        (PORT clk (3000:3000:3000) (2981:2981:2981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (1789:1789:1789))
        (PORT d[1] (2990:2990:2990) (2951:2951:2951))
        (PORT d[2] (1962:1962:1962) (1896:1896:1896))
        (PORT d[3] (2567:2567:2567) (2480:2480:2480))
        (PORT d[4] (3710:3710:3710) (3678:3678:3678))
        (PORT d[5] (3542:3542:3542) (3500:3500:3500))
        (PORT d[6] (3367:3367:3367) (3316:3316:3316))
        (PORT d[7] (2260:2260:2260) (2233:2233:2233))
        (PORT d[8] (2972:2972:2972) (2984:2984:2984))
        (PORT d[9] (2410:2410:2410) (2311:2311:2311))
        (PORT d[10] (2202:2202:2202) (2124:2124:2124))
        (PORT d[11] (3367:3367:3367) (3325:3325:3325))
        (PORT d[12] (3993:3993:3993) (3804:3804:3804))
        (PORT clk (2997:2997:2997) (2977:2977:2977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1304:1304:1304) (1204:1204:1204))
        (PORT clk (2997:2997:2997) (2977:2977:2977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3000:3000:3000) (2981:2981:2981))
        (PORT d[0] (1881:1881:1881) (1781:1781:1781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3001:3001:3001) (2982:2982:2982))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3001:3001:3001) (2982:2982:2982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3001:3001:3001) (2982:2982:2982))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3001:3001:3001) (2982:2982:2982))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1282:1282:1282) (1254:1254:1254))
        (PORT d[1] (3111:3111:3111) (3070:3070:3070))
        (PORT d[2] (2664:2664:2664) (2617:2617:2617))
        (PORT d[3] (4113:4113:4113) (3959:3959:3959))
        (PORT d[4] (2456:2456:2456) (2443:2443:2443))
        (PORT d[5] (1933:1933:1933) (1862:1862:1862))
        (PORT d[6] (3678:3678:3678) (3637:3637:3637))
        (PORT d[7] (6522:6522:6522) (6440:6440:6440))
        (PORT d[8] (4818:4818:4818) (4820:4820:4820))
        (PORT d[9] (7017:7017:7017) (6846:6846:6846))
        (PORT d[10] (2650:2650:2650) (2551:2551:2551))
        (PORT d[11] (4649:4649:4649) (4451:4451:4451))
        (PORT d[12] (4977:4977:4977) (5003:5003:5003))
        (PORT clk (2157:2157:2157) (2146:2146:2146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2146:2146:2146))
        (PORT d[0] (1509:1509:1509) (1447:1447:1447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2141:2141:2141))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1131:1131:1131))
        (PORT datab (787:787:787) (830:830:830))
        (PORT datac (2414:2414:2414) (2286:2286:2286))
        (PORT datad (1209:1209:1209) (1123:1123:1123))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5184:5184:5184) (4850:4850:4850))
        (PORT clk (3129:3129:3129) (3141:3141:3141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3722:3722:3722) (3599:3599:3599))
        (PORT d[1] (3556:3556:3556) (3513:3513:3513))
        (PORT d[2] (4265:4265:4265) (4204:4204:4204))
        (PORT d[3] (2523:2523:2523) (2547:2547:2547))
        (PORT d[4] (2975:2975:2975) (2917:2917:2917))
        (PORT d[5] (4713:4713:4713) (4619:4619:4619))
        (PORT d[6] (4055:4055:4055) (4042:4042:4042))
        (PORT d[7] (3152:3152:3152) (3191:3191:3191))
        (PORT d[8] (3044:3044:3044) (3035:3035:3035))
        (PORT d[9] (4924:4924:4924) (4859:4859:4859))
        (PORT d[10] (4931:4931:4931) (4860:4860:4860))
        (PORT d[11] (2832:2832:2832) (2845:2845:2845))
        (PORT d[12] (4195:4195:4195) (3901:3901:3901))
        (PORT clk (3126:3126:3126) (3137:3137:3137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2004:2004:2004))
        (PORT clk (3126:3126:3126) (3137:3137:3137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3129:3129:3129) (3141:3141:3141))
        (PORT d[0] (2604:2604:2604) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3130:3130:3130) (3142:3142:3142))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3130:3130:3130) (3142:3142:3142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3130:3130:3130) (3142:3142:3142))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3130:3130:3130) (3142:3142:3142))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3990:3990:3990) (4039:4039:4039))
        (PORT d[1] (2765:2765:2765) (2767:2767:2767))
        (PORT d[2] (4029:4029:4029) (3844:3844:3844))
        (PORT d[3] (3233:3233:3233) (3166:3166:3166))
        (PORT d[4] (4755:4755:4755) (4644:4644:4644))
        (PORT d[5] (3540:3540:3540) (3482:3482:3482))
        (PORT d[6] (4244:4244:4244) (4292:4292:4292))
        (PORT d[7] (3054:3054:3054) (2923:2923:2923))
        (PORT d[8] (2980:2980:2980) (2824:2824:2824))
        (PORT d[9] (6419:6419:6419) (6299:6299:6299))
        (PORT d[10] (3438:3438:3438) (3366:3366:3366))
        (PORT d[11] (3295:3295:3295) (3235:3235:3235))
        (PORT d[12] (3375:3375:3375) (3222:3222:3222))
        (PORT clk (2221:2221:2221) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (PORT d[0] (4379:4379:4379) (4262:4262:4262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1130:1130:1130))
        (PORT datab (2234:2234:2234) (2172:2172:2172))
        (PORT datac (183:183:183) (211:211:211))
        (PORT datad (2281:2281:2281) (2219:2219:2219))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3419:3419:3419) (3275:3275:3275))
        (PORT clk (3101:3101:3101) (3134:3134:3134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4662:4662:4662) (4719:4719:4719))
        (PORT d[1] (2625:2625:2625) (2588:2588:2588))
        (PORT d[2] (2975:2975:2975) (2879:2879:2879))
        (PORT d[3] (2872:2872:2872) (2760:2760:2760))
        (PORT d[4] (3535:3535:3535) (3485:3485:3485))
        (PORT d[5] (3512:3512:3512) (3466:3466:3466))
        (PORT d[6] (2646:2646:2646) (2608:2608:2608))
        (PORT d[7] (2721:2721:2721) (2732:2732:2732))
        (PORT d[8] (2620:2620:2620) (2625:2625:2625))
        (PORT d[9] (3888:3888:3888) (3695:3695:3695))
        (PORT d[10] (4048:4048:4048) (3856:3856:3856))
        (PORT d[11] (2824:2824:2824) (2864:2864:2864))
        (PORT d[12] (3315:3315:3315) (3144:3144:3144))
        (PORT clk (3098:3098:3098) (3130:3130:3130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1683:1683:1683) (1556:1556:1556))
        (PORT clk (3098:3098:3098) (3130:3130:3130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3101:3101:3101) (3134:3134:3134))
        (PORT d[0] (2226:2226:2226) (2110:2110:2110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3102:3102:3102) (3135:3135:3135))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3102:3102:3102) (3135:3135:3135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3102:3102:3102) (3135:3135:3135))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3102:3102:3102) (3135:3135:3135))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2954:2954:2954) (2863:2863:2863))
        (PORT d[1] (4017:4017:4017) (4106:4106:4106))
        (PORT d[2] (1776:1776:1776) (1750:1750:1750))
        (PORT d[3] (2285:2285:2285) (2213:2213:2213))
        (PORT d[4] (1626:1626:1626) (1581:1581:1581))
        (PORT d[5] (5307:5307:5307) (5249:5249:5249))
        (PORT d[6] (2920:2920:2920) (2875:2875:2875))
        (PORT d[7] (1898:1898:1898) (1837:1837:1837))
        (PORT d[8] (2990:2990:2990) (2963:2963:2963))
        (PORT d[9] (4325:4325:4325) (4152:4152:4152))
        (PORT d[10] (2920:2920:2920) (2807:2807:2807))
        (PORT d[11] (2789:2789:2789) (2684:2684:2684))
        (PORT d[12] (3214:3214:3214) (3258:3258:3258))
        (PORT clk (2217:2217:2217) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (PORT d[0] (1600:1600:1600) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4793:4793:4793) (4564:4564:4564))
        (PORT clk (3485:3485:3485) (3524:3524:3524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3666:3666:3666) (3755:3755:3755))
        (PORT d[1] (4502:4502:4502) (4426:4426:4426))
        (PORT d[2] (4307:4307:4307) (4229:4229:4229))
        (PORT d[3] (4126:4126:4126) (4242:4242:4242))
        (PORT d[4] (4399:4399:4399) (4383:4383:4383))
        (PORT d[5] (4568:4568:4568) (4552:4552:4552))
        (PORT d[6] (3935:3935:3935) (3896:3896:3896))
        (PORT d[7] (2483:2483:2483) (2517:2517:2517))
        (PORT d[8] (4025:4025:4025) (4033:4033:4033))
        (PORT d[9] (4694:4694:4694) (4441:4441:4441))
        (PORT d[10] (5379:5379:5379) (5208:5208:5208))
        (PORT d[11] (3164:3164:3164) (3204:3204:3204))
        (PORT d[12] (4111:4111:4111) (3995:3995:3995))
        (PORT clk (3482:3482:3482) (3520:3520:3520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3123:3123:3123) (3097:3097:3097))
        (PORT clk (3482:3482:3482) (3520:3520:3520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3485:3485:3485) (3524:3524:3524))
        (PORT d[0] (3638:3638:3638) (3627:3627:3627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3486:3486:3486) (3525:3525:3525))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3486:3486:3486) (3525:3525:3525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3486:3486:3486) (3525:3525:3525))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3486:3486:3486) (3525:3525:3525))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4413:4413:4413) (4207:4207:4207))
        (PORT d[1] (3562:3562:3562) (3630:3630:3630))
        (PORT d[2] (4322:4322:4322) (4217:4217:4217))
        (PORT d[3] (2541:2541:2541) (2582:2582:2582))
        (PORT d[4] (4005:4005:4005) (4073:4073:4073))
        (PORT d[5] (2515:2515:2515) (2455:2455:2455))
        (PORT d[6] (3457:3457:3457) (3488:3488:3488))
        (PORT d[7] (4163:4163:4163) (4225:4225:4225))
        (PORT d[8] (3814:3814:3814) (3823:3823:3823))
        (PORT d[9] (3707:3707:3707) (3546:3546:3546))
        (PORT d[10] (4846:4846:4846) (4805:4805:4805))
        (PORT d[11] (4917:4917:4917) (4882:4882:4882))
        (PORT d[12] (3154:3154:3154) (3184:3184:3184))
        (PORT clk (2237:2237:2237) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2230:2230:2230))
        (PORT d[0] (2189:2189:2189) (2149:2149:2149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2225:2225:2225))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4416:4416:4416) (4192:4192:4192))
        (PORT clk (3190:3190:3190) (3222:3222:3222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4352:4352:4352) (4408:4408:4408))
        (PORT d[1] (4069:4069:4069) (4090:4090:4090))
        (PORT d[2] (3958:3958:3958) (3886:3886:3886))
        (PORT d[3] (4026:4026:4026) (4099:4099:4099))
        (PORT d[4] (4690:4690:4690) (4653:4653:4653))
        (PORT d[5] (4529:4529:4529) (4478:4478:4478))
        (PORT d[6] (3084:3084:3084) (3076:3076:3076))
        (PORT d[7] (3477:3477:3477) (3469:3469:3469))
        (PORT d[8] (4079:4079:4079) (4105:4105:4105))
        (PORT d[9] (4388:4388:4388) (4143:4143:4143))
        (PORT d[10] (5429:5429:5429) (5260:5260:5260))
        (PORT d[11] (2533:2533:2533) (2582:2582:2582))
        (PORT d[12] (4374:4374:4374) (4240:4240:4240))
        (PORT clk (3187:3187:3187) (3218:3218:3218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2433:2433:2433))
        (PORT clk (3187:3187:3187) (3218:3218:3218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3190:3190:3190) (3222:3222:3222))
        (PORT d[0] (3027:3027:3027) (2987:2987:2987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3191:3191:3191) (3223:3223:3223))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3191:3191:3191) (3223:3223:3223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3191:3191:3191) (3223:3223:3223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3191:3191:3191) (3223:3223:3223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2695:2695:2695) (2659:2659:2659))
        (PORT d[1] (3305:3305:3305) (3392:3392:3392))
        (PORT d[2] (1887:1887:1887) (1805:1805:1805))
        (PORT d[3] (2239:2239:2239) (2267:2267:2267))
        (PORT d[4] (5009:5009:5009) (5082:5082:5082))
        (PORT d[5] (3485:3485:3485) (3402:3402:3402))
        (PORT d[6] (3459:3459:3459) (3500:3500:3500))
        (PORT d[7] (1433:1433:1433) (1416:1416:1416))
        (PORT d[8] (4132:4132:4132) (4152:4152:4152))
        (PORT d[9] (1311:1311:1311) (1289:1289:1289))
        (PORT d[10] (1945:1945:1945) (1874:1874:1874))
        (PORT d[11] (5876:5876:5876) (5809:5809:5809))
        (PORT d[12] (3176:3176:3176) (3221:3221:3221))
        (PORT clk (2237:2237:2237) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2229:2229:2229))
        (PORT d[0] (2007:2007:2007) (1862:1862:1862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2224:2224:2224))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4544:4544:4544) (4242:4242:4242))
        (PORT clk (3245:3245:3245) (3294:3294:3294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3529:3529:3529) (3453:3453:3453))
        (PORT d[1] (2998:2998:2998) (2970:2970:2970))
        (PORT d[2] (4214:4214:4214) (4095:4095:4095))
        (PORT d[3] (1909:1909:1909) (1952:1952:1952))
        (PORT d[4] (4388:4388:4388) (4331:4331:4331))
        (PORT d[5] (3600:3600:3600) (3583:3583:3583))
        (PORT d[6] (4470:4470:4470) (4430:4430:4430))
        (PORT d[7] (3036:3036:3036) (3033:3033:3033))
        (PORT d[8] (3417:3417:3417) (3426:3426:3426))
        (PORT d[9] (5403:5403:5403) (5281:5281:5281))
        (PORT d[10] (4571:4571:4571) (4484:4484:4484))
        (PORT d[11] (3449:3449:3449) (3439:3439:3439))
        (PORT d[12] (5996:5996:5996) (5804:5804:5804))
        (PORT clk (3242:3242:3242) (3290:3290:3290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2518:2518:2518) (2500:2500:2500))
        (PORT clk (3242:3242:3242) (3290:3290:3290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3245:3245:3245) (3294:3294:3294))
        (PORT d[0] (3061:3061:3061) (3054:3054:3054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3246:3246:3246) (3295:3295:3295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3246:3246:3246) (3295:3295:3295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3246:3246:3246) (3295:3295:3295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3246:3246:3246) (3295:3295:3295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4664:4664:4664) (4693:4693:4693))
        (PORT d[1] (2288:2288:2288) (2359:2359:2359))
        (PORT d[2] (4722:4722:4722) (4522:4522:4522))
        (PORT d[3] (4495:4495:4495) (4354:4354:4354))
        (PORT d[4] (5418:5418:5418) (5281:5281:5281))
        (PORT d[5] (2889:2889:2889) (2840:2840:2840))
        (PORT d[6] (4919:4919:4919) (4949:4949:4949))
        (PORT d[7] (2668:2668:2668) (2549:2549:2549))
        (PORT d[8] (3595:3595:3595) (3414:3414:3414))
        (PORT d[9] (7088:7088:7088) (6955:6955:6955))
        (PORT d[10] (3842:3842:3842) (3776:3776:3776))
        (PORT d[11] (4546:4546:4546) (4419:4419:4419))
        (PORT d[12] (3026:3026:3026) (2895:2895:2895))
        (PORT clk (2191:2191:2191) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2181:2181:2181))
        (PORT d[0] (1896:1896:1896) (1827:1827:1827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2176:2176:2176))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2172:2172:2172) (2030:2030:2030))
        (PORT datab (787:787:787) (830:830:830))
        (PORT datac (2050:2050:2050) (1923:1923:1923))
        (PORT datad (1083:1083:1083) (1084:1084:1084))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1562:1562:1562) (1455:1455:1455))
        (PORT datab (788:788:788) (831:831:831))
        (PORT datac (2354:2354:2354) (2198:2198:2198))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (248:248:248))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (779:779:779) (809:809:809))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|b\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1200:1200:1200))
        (PORT datab (294:294:294) (358:358:358))
        (PORT datac (1124:1124:1124) (1140:1140:1140))
        (PORT datad (669:669:669) (645:645:645))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|blue\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1577:1577:1577) (1486:1486:1486))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|blue\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2640:2640:2640) (2596:2596:2596))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1101:1101:1101) (1058:1058:1058))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3300:3300:3300) (3274:3274:3274))
        (PORT clk (3443:3443:3443) (3431:3431:3431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3954:3954:3954) (3897:3897:3897))
        (PORT d[1] (3399:3399:3399) (3385:3385:3385))
        (PORT d[2] (4662:4662:4662) (4608:4608:4608))
        (PORT d[3] (2601:2601:2601) (2657:2657:2657))
        (PORT d[4] (3413:3413:3413) (3394:3394:3394))
        (PORT d[5] (4294:4294:4294) (4292:4292:4292))
        (PORT d[6] (4550:4550:4550) (4580:4580:4580))
        (PORT d[7] (3155:3155:3155) (3157:3157:3157))
        (PORT d[8] (3305:3305:3305) (3256:3256:3256))
        (PORT d[9] (5317:5317:5317) (5281:5281:5281))
        (PORT d[10] (5143:5143:5143) (5025:5025:5025))
        (PORT d[11] (3503:3503:3503) (3523:3523:3523))
        (PORT d[12] (4920:4920:4920) (4564:4564:4564))
        (PORT clk (3440:3440:3440) (3427:3427:3427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2367:2367:2367) (2304:2304:2304))
        (PORT clk (3440:3440:3440) (3427:3427:3427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3443:3443:3443) (3431:3431:3431))
        (PORT d[0] (2910:2910:2910) (2859:2859:2859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3444:3444:3444) (3432:3432:3432))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3444:3444:3444) (3432:3432:3432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3444:3444:3444) (3432:3432:3432))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3444:3444:3444) (3432:3432:3432))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4578:4578:4578) (4601:4601:4601))
        (PORT d[1] (2344:2344:2344) (2429:2429:2429))
        (PORT d[2] (5308:5308:5308) (5116:5116:5116))
        (PORT d[3] (3972:3972:3972) (3917:3917:3917))
        (PORT d[4] (5115:5115:5115) (5000:5000:5000))
        (PORT d[5] (3797:3797:3797) (3712:3712:3712))
        (PORT d[6] (4486:4486:4486) (4520:4520:4520))
        (PORT d[7] (4179:4179:4179) (4144:4144:4144))
        (PORT d[8] (3996:3996:3996) (3855:3855:3855))
        (PORT d[9] (6112:6112:6112) (5997:5997:5997))
        (PORT d[10] (3340:3340:3340) (3231:3231:3231))
        (PORT d[11] (3872:3872:3872) (3773:3773:3773))
        (PORT d[12] (4706:4706:4706) (4548:4548:4548))
        (PORT clk (2197:2197:2197) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (PORT d[0] (4653:4653:4653) (4499:4499:4499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2181:2181:2181))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3986:3986:3986) (3985:3985:3985))
        (PORT clk (3617:3617:3617) (3689:3689:3689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3909:3909:3909) (3853:3853:3853))
        (PORT d[1] (3550:3550:3550) (3487:3487:3487))
        (PORT d[2] (3613:3613:3613) (3546:3546:3546))
        (PORT d[3] (3028:3028:3028) (3130:3130:3130))
        (PORT d[4] (3868:3868:3868) (3892:3892:3892))
        (PORT d[5] (4439:4439:4439) (4361:4361:4361))
        (PORT d[6] (3414:3414:3414) (3399:3399:3399))
        (PORT d[7] (3082:3082:3082) (3099:3099:3099))
        (PORT d[8] (3401:3401:3401) (3423:3423:3423))
        (PORT d[9] (5189:5189:5189) (5116:5116:5116))
        (PORT d[10] (4938:4938:4938) (4861:4861:4861))
        (PORT d[11] (2636:2636:2636) (2728:2728:2728))
        (PORT d[12] (4338:4338:4338) (4202:4202:4202))
        (PORT clk (3614:3614:3614) (3685:3685:3685))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3730:3730:3730) (3657:3657:3657))
        (PORT clk (3614:3614:3614) (3685:3685:3685))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3617:3617:3617) (3689:3689:3689))
        (PORT d[0] (4273:4273:4273) (4211:4211:4211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3618:3618:3618) (3690:3690:3690))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3618:3618:3618) (3690:3690:3690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3618:3618:3618) (3690:3690:3690))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3618:3618:3618) (3690:3690:3690))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2983:2983:2983) (2923:2923:2923))
        (PORT d[1] (3365:3365:3365) (3484:3484:3484))
        (PORT d[2] (2712:2712:2712) (2654:2654:2654))
        (PORT d[3] (2184:2184:2184) (2210:2210:2210))
        (PORT d[4] (4456:4456:4456) (4573:4573:4573))
        (PORT d[5] (2700:2700:2700) (2702:2702:2702))
        (PORT d[6] (3831:3831:3831) (3882:3882:3882))
        (PORT d[7] (4238:4238:4238) (4071:4071:4071))
        (PORT d[8] (3914:3914:3914) (3987:3987:3987))
        (PORT d[9] (5362:5362:5362) (5212:5212:5212))
        (PORT d[10] (2777:2777:2777) (2656:2656:2656))
        (PORT d[11] (4983:4983:4983) (4951:4951:4951))
        (PORT d[12] (3212:3212:3212) (3266:3266:3266))
        (PORT clk (2226:2226:2226) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (PORT d[0] (2532:2532:2532) (2427:2427:2427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2210:2210:2210))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3850:3850:3850) (3794:3794:3794))
        (PORT clk (3445:3445:3445) (3477:3477:3477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3625:3625:3625) (3701:3701:3701))
        (PORT d[1] (3347:3347:3347) (3353:3353:3353))
        (PORT d[2] (4327:4327:4327) (4267:4267:4267))
        (PORT d[3] (3744:3744:3744) (3883:3883:3883))
        (PORT d[4] (4549:4549:4549) (4574:4574:4574))
        (PORT d[5] (4821:4821:4821) (4769:4769:4769))
        (PORT d[6] (3351:3351:3351) (3311:3311:3311))
        (PORT d[7] (2706:2706:2706) (2695:2695:2695))
        (PORT d[8] (2993:2993:2993) (3020:3020:3020))
        (PORT d[9] (3958:3958:3958) (3768:3768:3768))
        (PORT d[10] (4096:4096:4096) (3925:3925:3925))
        (PORT d[11] (3214:3214:3214) (3260:3260:3260))
        (PORT d[12] (4680:4680:4680) (4483:4483:4483))
        (PORT clk (3442:3442:3442) (3473:3473:3473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2752:2752:2752) (2709:2709:2709))
        (PORT clk (3442:3442:3442) (3473:3473:3473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3445:3445:3445) (3477:3477:3477))
        (PORT d[0] (3295:3295:3295) (3263:3263:3263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3446:3446:3446) (3478:3478:3478))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3446:3446:3446) (3478:3478:3478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3446:3446:3446) (3478:3478:3478))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3446:3446:3446) (3478:3478:3478))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (2618:2618:2618))
        (PORT d[1] (3021:3021:3021) (3140:3140:3140))
        (PORT d[2] (2773:2773:2773) (2730:2730:2730))
        (PORT d[3] (3305:3305:3305) (3222:3222:3222))
        (PORT d[4] (3924:3924:3924) (3976:3976:3976))
        (PORT d[5] (3969:3969:3969) (3950:3950:3950))
        (PORT d[6] (3312:3312:3312) (3281:3281:3281))
        (PORT d[7] (3826:3826:3826) (3853:3853:3853))
        (PORT d[8] (3414:3414:3414) (3406:3406:3406))
        (PORT d[9] (3007:3007:3007) (2872:2872:2872))
        (PORT d[10] (4851:4851:4851) (4805:4805:4805))
        (PORT d[11] (4530:4530:4530) (4452:4452:4452))
        (PORT d[12] (3991:3991:3991) (4068:4068:4068))
        (PORT clk (2218:2218:2218) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (PORT d[0] (2876:2876:2876) (2640:2640:2640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2202:2202:2202))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2753:2753:2753) (2655:2655:2655))
        (PORT clk (2775:2775:2775) (2787:2787:2787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2214:2214:2214))
        (PORT d[1] (2265:2265:2265) (2211:2211:2211))
        (PORT d[2] (1605:1605:1605) (1534:1534:1534))
        (PORT d[3] (2855:2855:2855) (2756:2756:2756))
        (PORT d[4] (1907:1907:1907) (1836:1836:1836))
        (PORT d[5] (3843:3843:3843) (3787:3787:3787))
        (PORT d[6] (3735:3735:3735) (3672:3672:3672))
        (PORT d[7] (2395:2395:2395) (2385:2385:2385))
        (PORT d[8] (3155:3155:3155) (3032:3032:3032))
        (PORT d[9] (2809:2809:2809) (2710:2710:2710))
        (PORT d[10] (1595:1595:1595) (1544:1544:1544))
        (PORT d[11] (2854:2854:2854) (2752:2752:2752))
        (PORT d[12] (4283:4283:4283) (4079:4079:4079))
        (PORT clk (2772:2772:2772) (2783:2783:2783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1642:1642:1642) (1532:1532:1532))
        (PORT clk (2772:2772:2772) (2783:2783:2783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2775:2775:2775) (2787:2787:2787))
        (PORT d[0] (2185:2185:2185) (2086:2086:2086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3833:3833:3833) (3685:3685:3685))
        (PORT d[1] (2766:2766:2766) (2737:2737:2737))
        (PORT d[2] (2081:2081:2081) (2063:2063:2063))
        (PORT d[3] (3796:3796:3796) (3651:3651:3651))
        (PORT d[4] (3133:3133:3133) (3123:3123:3123))
        (PORT d[5] (3271:3271:3271) (3247:3247:3247))
        (PORT d[6] (4464:4464:4464) (4470:4470:4470))
        (PORT d[7] (6154:6154:6154) (6079:6079:6079))
        (PORT d[8] (4501:4501:4501) (4523:4523:4523))
        (PORT d[9] (6625:6625:6625) (6466:6466:6466))
        (PORT d[10] (3920:3920:3920) (3783:3783:3783))
        (PORT d[11] (4036:4036:4036) (3857:3857:3857))
        (PORT d[12] (4627:4627:4627) (4671:4671:4671))
        (PORT clk (2194:2194:2194) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2186:2186:2186))
        (PORT d[0] (2543:2543:2543) (2314:2314:2314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2181:2181:2181))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1713:1713:1713) (1705:1705:1705))
        (PORT datab (1797:1797:1797) (1675:1675:1675))
        (PORT datac (779:779:779) (808:808:808))
        (PORT datad (1479:1479:1479) (1409:1409:1409))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3327:3327:3327) (3291:3291:3291))
        (PORT datab (2473:2473:2473) (2329:2329:2329))
        (PORT datac (784:784:784) (815:815:815))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3299:3299:3299) (3271:3271:3271))
        (PORT clk (3487:3487:3487) (3509:3509:3509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3917:3917:3917) (3860:3860:3860))
        (PORT d[1] (3084:3084:3084) (3088:3088:3088))
        (PORT d[2] (4419:4419:4419) (4390:4390:4390))
        (PORT d[3] (2622:2622:2622) (2667:2667:2667))
        (PORT d[4] (3749:3749:3749) (3711:3711:3711))
        (PORT d[5] (4595:4595:4595) (4576:4576:4576))
        (PORT d[6] (4822:4822:4822) (4815:4815:4815))
        (PORT d[7] (2860:2860:2860) (2885:2885:2885))
        (PORT d[8] (3079:3079:3079) (3062:3062:3062))
        (PORT d[9] (5629:5629:5629) (5581:5581:5581))
        (PORT d[10] (5176:5176:5176) (5065:5065:5065))
        (PORT d[11] (3371:3371:3371) (3348:3348:3348))
        (PORT d[12] (4954:4954:4954) (4597:4597:4597))
        (PORT clk (3484:3484:3484) (3505:3505:3505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2865:2865:2865) (2843:2843:2843))
        (PORT clk (3484:3484:3484) (3505:3505:3505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3487:3487:3487) (3509:3509:3509))
        (PORT d[0] (3408:3408:3408) (3397:3397:3397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3488:3488:3488) (3510:3510:3510))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3488:3488:3488) (3510:3510:3510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3488:3488:3488) (3510:3510:3510))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3488:3488:3488) (3510:3510:3510))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4611:4611:4611) (4635:4635:4635))
        (PORT d[1] (2310:2310:2310) (2384:2384:2384))
        (PORT d[2] (5298:5298:5298) (5110:5110:5110))
        (PORT d[3] (3924:3924:3924) (3855:3855:3855))
        (PORT d[4] (5457:5457:5457) (5329:5329:5329))
        (PORT d[5] (4113:4113:4113) (4018:4018:4018))
        (PORT d[6] (4800:4800:4800) (4821:4821:4821))
        (PORT d[7] (4498:4498:4498) (4450:4450:4450))
        (PORT d[8] (4361:4361:4361) (4209:4209:4209))
        (PORT d[9] (6154:6154:6154) (6057:6057:6057))
        (PORT d[10] (3692:3692:3692) (3573:3573:3573))
        (PORT d[11] (3907:3907:3907) (3807:3807:3807))
        (PORT d[12] (4722:4722:4722) (4567:4567:4567))
        (PORT clk (2190:2190:2190) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (PORT d[0] (1957:1957:1957) (1932:1932:1932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2174:2174:2174))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2099:2099:2099) (2008:2008:2008))
        (PORT clk (2284:2284:2284) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2637:2637:2637) (2574:2574:2574))
        (PORT d[1] (1783:1783:1783) (1690:1690:1690))
        (PORT d[2] (5015:5015:5015) (4967:4967:4967))
        (PORT d[3] (4086:4086:4086) (3829:3829:3829))
        (PORT d[4] (1887:1887:1887) (1785:1785:1785))
        (PORT d[5] (2044:2044:2044) (1942:1942:1942))
        (PORT d[6] (2395:2395:2395) (2264:2264:2264))
        (PORT d[7] (1998:1998:1998) (1988:1988:1988))
        (PORT d[8] (2862:2862:2862) (2818:2818:2818))
        (PORT d[9] (4049:4049:4049) (3932:3932:3932))
        (PORT d[10] (3215:3215:3215) (3113:3113:3113))
        (PORT d[11] (2173:2173:2173) (2200:2200:2200))
        (PORT d[12] (1935:1935:1935) (1894:1894:1894))
        (PORT clk (2281:2281:2281) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (1948:1948:1948))
        (PORT clk (2281:2281:2281) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2247:2247:2247))
        (PORT d[0] (2459:2459:2459) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5021:5021:5021) (4954:4954:4954))
        (PORT d[1] (3330:3330:3330) (3283:3283:3283))
        (PORT d[2] (2487:2487:2487) (2507:2507:2507))
        (PORT d[3] (4433:4433:4433) (4280:4280:4280))
        (PORT d[4] (4649:4649:4649) (4579:4579:4579))
        (PORT d[5] (4242:4242:4242) (4178:4178:4178))
        (PORT d[6] (4147:4147:4147) (4164:4164:4164))
        (PORT d[7] (3722:3722:3722) (3633:3633:3633))
        (PORT d[8] (4389:4389:4389) (4371:4371:4371))
        (PORT d[9] (6341:6341:6341) (6187:6187:6187))
        (PORT d[10] (4235:4235:4235) (4073:4073:4073))
        (PORT d[11] (4764:4764:4764) (4673:4673:4673))
        (PORT d[12] (3241:3241:3241) (3172:3172:3172))
        (PORT clk (2190:2190:2190) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2182:2182:2182))
        (PORT d[0] (4853:4853:4853) (4571:4571:4571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2177:2177:2177))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1482:1482:1482))
        (PORT clk (2181:2181:2181) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (2019:2019:2019))
        (PORT d[1] (2891:2891:2891) (2849:2849:2849))
        (PORT d[2] (4642:4642:4642) (4577:4577:4577))
        (PORT d[3] (2481:2481:2481) (2300:2300:2300))
        (PORT d[4] (2279:2279:2279) (2116:2116:2116))
        (PORT d[5] (3255:3255:3255) (3079:3079:3079))
        (PORT d[6] (1957:1957:1957) (1911:1911:1911))
        (PORT d[7] (2661:2661:2661) (2628:2628:2628))
        (PORT d[8] (2185:2185:2185) (2144:2144:2144))
        (PORT d[9] (4535:4535:4535) (4361:4361:4361))
        (PORT d[10] (2238:2238:2238) (2164:2164:2164))
        (PORT d[11] (1764:1764:1764) (1769:1769:1769))
        (PORT d[12] (1888:1888:1888) (1838:1838:1838))
        (PORT clk (2178:2178:2178) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2520:2520:2520) (2386:2386:2386))
        (PORT clk (2178:2178:2178) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2063:2063:2063))
        (PORT d[0] (2713:2713:2713) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2064:2064:2064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4037:4037:4037) (4016:4016:4016))
        (PORT d[1] (2310:2310:2310) (2309:2309:2309))
        (PORT d[2] (2379:2379:2379) (2376:2376:2376))
        (PORT d[3] (3329:3329:3329) (3194:3194:3194))
        (PORT d[4] (3384:3384:3384) (3367:3367:3367))
        (PORT d[5] (3316:3316:3316) (3287:3287:3287))
        (PORT d[6] (3379:3379:3379) (3391:3391:3391))
        (PORT d[7] (2449:2449:2449) (2393:2393:2393))
        (PORT d[8] (3396:3396:3396) (3417:3417:3417))
        (PORT d[9] (5389:5389:5389) (5250:5250:5250))
        (PORT d[10] (3625:3625:3625) (3426:3426:3426))
        (PORT d[11] (3817:3817:3817) (3758:3758:3758))
        (PORT d[12] (2859:2859:2859) (2805:2805:2805))
        (PORT clk (2234:2234:2234) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2225:2225:2225))
        (PORT d[0] (3846:3846:3846) (3607:3607:3607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2220:2220:2220))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1229:1229:1229))
        (PORT datab (2169:2169:2169) (2055:2055:2055))
        (PORT datac (3352:3352:3352) (3183:3183:3183))
        (PORT datad (1214:1214:1214) (1162:1162:1162))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3229:3229:3229) (3202:3202:3202))
        (PORT clk (2865:2865:2865) (2902:2902:2902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5774:5774:5774) (5809:5809:5809))
        (PORT d[1] (4047:4047:4047) (3995:3995:3995))
        (PORT d[2] (3626:3626:3626) (3539:3539:3539))
        (PORT d[3] (3284:3284:3284) (3333:3333:3333))
        (PORT d[4] (3608:3608:3608) (3535:3535:3535))
        (PORT d[5] (4572:4572:4572) (4541:4541:4541))
        (PORT d[6] (3739:3739:3739) (3712:3712:3712))
        (PORT d[7] (2460:2460:2460) (2458:2458:2458))
        (PORT d[8] (2960:2960:2960) (2933:2933:2933))
        (PORT d[9] (4848:4848:4848) (4756:4756:4756))
        (PORT d[10] (4507:4507:4507) (4387:4387:4387))
        (PORT d[11] (3833:3833:3833) (3856:3856:3856))
        (PORT d[12] (4126:4126:4126) (3910:3910:3910))
        (PORT clk (2862:2862:2862) (2898:2898:2898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2326:2326:2326) (2221:2221:2221))
        (PORT clk (2862:2862:2862) (2898:2898:2898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2865:2865:2865) (2902:2902:2902))
        (PORT d[0] (2860:2860:2860) (2777:2777:2777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2866:2866:2866) (2903:2903:2903))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2866:2866:2866) (2903:2903:2903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2866:2866:2866) (2903:2903:2903))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2866:2866:2866) (2903:2903:2903))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4409:4409:4409) (4242:4242:4242))
        (PORT d[1] (2576:2576:2576) (2626:2626:2626))
        (PORT d[2] (1960:1960:1960) (1886:1886:1886))
        (PORT d[3] (4256:4256:4256) (4163:4163:4163))
        (PORT d[4] (4863:4863:4863) (4745:4745:4745))
        (PORT d[5] (2580:2580:2580) (2541:2541:2541))
        (PORT d[6] (1383:1383:1383) (1356:1356:1356))
        (PORT d[7] (1424:1424:1424) (1407:1407:1407))
        (PORT d[8] (2613:2613:2613) (2539:2539:2539))
        (PORT d[9] (2621:2621:2621) (2560:2560:2560))
        (PORT d[10] (4656:4656:4656) (4535:4535:4535))
        (PORT d[11] (3499:3499:3499) (3380:3380:3380))
        (PORT d[12] (1672:1672:1672) (1634:1634:1634))
        (PORT clk (2192:2192:2192) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (PORT d[0] (1966:1966:1966) (1932:1932:1932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2178:2178:2178))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1023:1023:1023))
        (PORT datab (3030:3030:3030) (2863:2863:2863))
        (PORT datac (815:815:815) (734:734:734))
        (PORT datad (1233:1233:1233) (1138:1138:1138))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3695:3695:3695) (3589:3589:3589))
        (PORT clk (3025:3025:3025) (3016:3016:3016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3125:3125:3125) (3033:3033:3033))
        (PORT d[1] (3852:3852:3852) (3802:3802:3802))
        (PORT d[2] (4507:4507:4507) (4409:4409:4409))
        (PORT d[3] (2417:2417:2417) (2419:2419:2419))
        (PORT d[4] (2950:2950:2950) (2872:2872:2872))
        (PORT d[5] (4089:4089:4089) (4025:4025:4025))
        (PORT d[6] (3742:3742:3742) (3746:3746:3746))
        (PORT d[7] (3063:3063:3063) (3085:3085:3085))
        (PORT d[8] (2949:2949:2949) (2901:2901:2901))
        (PORT d[9] (5170:5170:5170) (5093:5093:5093))
        (PORT d[10] (4826:4826:4826) (4722:4722:4722))
        (PORT d[11] (2788:2788:2788) (2782:2782:2782))
        (PORT d[12] (3843:3843:3843) (3551:3551:3551))
        (PORT clk (3022:3022:3022) (3012:3012:3012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2402:2402:2402) (2335:2335:2335))
        (PORT clk (3022:3022:3022) (3012:3012:3012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3016:3016:3016))
        (PORT d[0] (2945:2945:2945) (2889:2889:2889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3026:3026:3026) (3017:3017:3017))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3026:3026:3026) (3017:3017:3017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3026:3026:3026) (3017:3017:3017))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3026:3026:3026) (3017:3017:3017))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3865:3865:3865) (3880:3880:3880))
        (PORT d[1] (2483:2483:2483) (2482:2482:2482))
        (PORT d[2] (3676:3676:3676) (3501:3501:3501))
        (PORT d[3] (2938:2938:2938) (2880:2880:2880))
        (PORT d[4] (4459:4459:4459) (4373:4373:4373))
        (PORT d[5] (2876:2876:2876) (2846:2846:2846))
        (PORT d[6] (3911:3911:3911) (3969:3969:3969))
        (PORT d[7] (3349:3349:3349) (3202:3202:3202))
        (PORT d[8] (3335:3335:3335) (3182:3182:3182))
        (PORT d[9] (6102:6102:6102) (5992:5992:5992))
        (PORT d[10] (3477:3477:3477) (3419:3419:3419))
        (PORT d[11] (2966:2966:2966) (2922:2922:2922))
        (PORT d[12] (3366:3366:3366) (3210:3210:3210))
        (PORT clk (2229:2229:2229) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2218:2218:2218))
        (PORT d[0] (2796:2796:2796) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2213:2213:2213))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3635:3635:3635) (3620:3620:3620))
        (PORT clk (3545:3545:3545) (3595:3595:3595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3322:3322:3322) (3408:3408:3408))
        (PORT d[1] (4214:4214:4214) (4152:4152:4152))
        (PORT d[2] (4647:4647:4647) (4561:4561:4561))
        (PORT d[3] (3696:3696:3696) (3797:3797:3797))
        (PORT d[4] (4631:4631:4631) (4581:4581:4581))
        (PORT d[5] (4562:4562:4562) (4538:4538:4538))
        (PORT d[6] (3425:3425:3425) (3420:3420:3420))
        (PORT d[7] (2467:2467:2467) (2493:2493:2493))
        (PORT d[8] (3615:3615:3615) (3634:3634:3634))
        (PORT d[9] (5874:5874:5874) (5830:5830:5830))
        (PORT d[10] (5331:5331:5331) (5155:5155:5155))
        (PORT d[11] (3123:3123:3123) (3166:3166:3166))
        (PORT d[12] (4097:4097:4097) (3968:3968:3968))
        (PORT clk (3542:3542:3542) (3591:3591:3591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2453:2453:2453) (2394:2394:2394))
        (PORT clk (3542:3542:3542) (3591:3591:3591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3545:3545:3545) (3595:3595:3595))
        (PORT d[0] (2996:2996:2996) (2948:2948:2948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3546:3546:3546) (3596:3596:3596))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3546:3546:3546) (3596:3596:3596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3546:3546:3546) (3596:3596:3596))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3546:3546:3546) (3596:3596:3596))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3674:3674:3674) (3489:3489:3489))
        (PORT d[1] (2906:2906:2906) (2987:2987:2987))
        (PORT d[2] (3931:3931:3931) (3830:3830:3830))
        (PORT d[3] (2165:2165:2165) (2210:2210:2210))
        (PORT d[4] (3685:3685:3685) (3762:3762:3762))
        (PORT d[5] (3339:3339:3339) (3367:3367:3367))
        (PORT d[6] (3408:3408:3408) (3399:3399:3399))
        (PORT d[7] (3777:3777:3777) (3846:3846:3846))
        (PORT d[8] (3444:3444:3444) (3464:3464:3464))
        (PORT d[9] (3033:3033:3033) (2898:2898:2898))
        (PORT d[10] (4505:4505:4505) (4486:4486:4486))
        (PORT d[11] (4565:4565:4565) (4537:4537:4537))
        (PORT d[12] (4336:4336:4336) (4425:4425:4425))
        (PORT clk (2227:2227:2227) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2221:2221:2221))
        (PORT d[0] (2709:2709:2709) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2216:2216:2216))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2901:2901:2901) (2850:2850:2850))
        (PORT clk (2812:2812:2812) (2833:2833:2833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4118:4118:4118) (4008:4008:4008))
        (PORT d[1] (3579:3579:3579) (3529:3529:3529))
        (PORT d[2] (3980:3980:3980) (3882:3882:3882))
        (PORT d[3] (1797:1797:1797) (1811:1811:1811))
        (PORT d[4] (3925:3925:3925) (3817:3817:3817))
        (PORT d[5] (4613:4613:4613) (4577:4577:4577))
        (PORT d[6] (3425:3425:3425) (3425:3425:3425))
        (PORT d[7] (2730:2730:2730) (2718:2718:2718))
        (PORT d[8] (3068:3068:3068) (3036:3036:3036))
        (PORT d[9] (5188:5188:5188) (5086:5086:5086))
        (PORT d[10] (4559:4559:4559) (4440:4440:4440))
        (PORT d[11] (4142:4142:4142) (4152:4152:4152))
        (PORT d[12] (3803:3803:3803) (3593:3593:3593))
        (PORT clk (2809:2809:2809) (2829:2829:2829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2006:2006:2006) (1940:1940:1940))
        (PORT clk (2809:2809:2809) (2829:2829:2829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2833:2833:2833))
        (PORT d[0] (2549:2549:2549) (2494:2494:2494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2834:2834:2834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4070:4070:4070) (3910:3910:3910))
        (PORT d[1] (2232:2232:2232) (2293:2293:2293))
        (PORT d[2] (2231:2231:2231) (2141:2141:2141))
        (PORT d[3] (3964:3964:3964) (3879:3879:3879))
        (PORT d[4] (4813:4813:4813) (4691:4691:4691))
        (PORT d[5] (3765:3765:3765) (3662:3662:3662))
        (PORT d[6] (4410:4410:4410) (4399:4399:4399))
        (PORT d[7] (1767:1767:1767) (1747:1747:1747))
        (PORT d[8] (3381:3381:3381) (3232:3232:3232))
        (PORT d[9] (2938:2938:2938) (2863:2863:2863))
        (PORT d[10] (4370:4370:4370) (4263:4263:4263))
        (PORT d[11] (3509:3509:3509) (3391:3391:3391))
        (PORT d[12] (2021:2021:2021) (1972:1972:1972))
        (PORT clk (2212:2212:2212) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (PORT d[0] (1756:1756:1756) (1617:1617:1617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2198:2198:2198))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3344:3344:3344) (3318:3318:3318))
        (PORT clk (3384:3384:3384) (3377:3377:3377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3570:3570:3570) (3499:3499:3499))
        (PORT d[1] (3620:3620:3620) (3597:3597:3597))
        (PORT d[2] (4407:4407:4407) (4384:4384:4384))
        (PORT d[3] (3121:3121:3121) (3144:3144:3144))
        (PORT d[4] (3376:3376:3376) (3329:3329:3329))
        (PORT d[5] (4208:4208:4208) (4196:4196:4196))
        (PORT d[6] (4197:4197:4197) (4238:4238:4238))
        (PORT d[7] (3478:3478:3478) (3474:3474:3474))
        (PORT d[8] (2964:2964:2964) (2933:2933:2933))
        (PORT d[9] (5182:5182:5182) (5133:5133:5133))
        (PORT d[10] (5156:5156:5156) (5057:5057:5057))
        (PORT d[11] (3807:3807:3807) (3810:3810:3810))
        (PORT d[12] (4570:4570:4570) (4224:4224:4224))
        (PORT clk (3381:3381:3381) (3373:3373:3373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2501:2501:2501))
        (PORT clk (3381:3381:3381) (3373:3373:3373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3384:3384:3384) (3377:3377:3377))
        (PORT d[0] (3059:3059:3059) (3055:3055:3055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3385:3385:3385) (3378:3378:3378))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3385:3385:3385) (3378:3378:3378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3385:3385:3385) (3378:3378:3378))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3385:3385:3385) (3378:3378:3378))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4016:4016:4016) (4068:4068:4068))
        (PORT d[1] (2841:2841:2841) (2891:2891:2891))
        (PORT d[2] (4953:4953:4953) (4771:4771:4771))
        (PORT d[3] (3599:3599:3599) (3541:3541:3541))
        (PORT d[4] (4764:4764:4764) (4653:4653:4653))
        (PORT d[5] (3273:3273:3273) (3234:3234:3234))
        (PORT d[6] (4159:4159:4159) (4204:4204:4204))
        (PORT d[7] (4189:4189:4189) (4151:4151:4151))
        (PORT d[8] (4191:4191:4191) (3999:3999:3999))
        (PORT d[9] (5859:5859:5859) (5774:5774:5774))
        (PORT d[10] (3398:3398:3398) (3299:3299:3299))
        (PORT d[11] (3535:3535:3535) (3443:3443:3443))
        (PORT d[12] (4347:4347:4347) (4201:4201:4201))
        (PORT clk (2205:2205:2205) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2195:2195:2195))
        (PORT d[0] (3412:3412:3412) (3243:3243:3243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2190:2190:2190))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1176:1176:1176))
        (PORT datab (1051:1051:1051) (1062:1062:1062))
        (PORT datac (2558:2558:2558) (2498:2498:2498))
        (PORT datad (1024:1024:1024) (1030:1030:1030))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1021:1021:1021))
        (PORT datab (2616:2616:2616) (2531:2531:2531))
        (PORT datac (2705:2705:2705) (2540:2540:2540))
        (PORT datad (355:355:355) (327:327:327))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3303:3303:3303) (3261:3261:3261))
        (PORT clk (3162:3162:3162) (3192:3192:3192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4750:4750:4750) (4824:4824:4824))
        (PORT d[1] (4070:4070:4070) (4091:4091:4091))
        (PORT d[2] (3934:3934:3934) (3861:3861:3861))
        (PORT d[3] (3072:3072:3072) (3188:3188:3188))
        (PORT d[4] (4746:4746:4746) (4707:4707:4707))
        (PORT d[5] (4543:4543:4543) (4490:4490:4490))
        (PORT d[6] (3037:3037:3037) (3029:3029:3029))
        (PORT d[7] (3488:3488:3488) (3480:3480:3480))
        (PORT d[8] (4080:4080:4080) (4106:4106:4106))
        (PORT d[9] (4920:4920:4920) (4626:4626:4626))
        (PORT d[10] (5417:5417:5417) (5249:5249:5249))
        (PORT d[11] (2502:2502:2502) (2551:2551:2551))
        (PORT d[12] (3494:3494:3494) (3540:3540:3540))
        (PORT clk (3159:3159:3159) (3188:3188:3188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2815:2815:2815) (2754:2754:2754))
        (PORT clk (3159:3159:3159) (3188:3188:3188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3162:3162:3162) (3192:3192:3192))
        (PORT d[0] (3358:3358:3358) (3308:3308:3308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3163:3163:3163) (3193:3193:3193))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3163:3163:3163) (3193:3193:3193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3163:3163:3163) (3193:3193:3193))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3163:3163:3163) (3193:3193:3193))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2996:2996:2996) (2950:2950:2950))
        (PORT d[1] (3332:3332:3332) (3427:3427:3427))
        (PORT d[2] (2255:2255:2255) (2158:2158:2158))
        (PORT d[3] (2491:2491:2491) (2505:2505:2505))
        (PORT d[4] (5041:5041:5041) (5114:5114:5114))
        (PORT d[5] (3491:3491:3491) (3409:3409:3409))
        (PORT d[6] (3460:3460:3460) (3501:3501:3501))
        (PORT d[7] (1457:1457:1457) (1443:1443:1443))
        (PORT d[8] (1632:1632:1632) (1592:1592:1592))
        (PORT d[9] (1337:1337:1337) (1302:1302:1302))
        (PORT d[10] (5513:5513:5513) (5461:5461:5461))
        (PORT d[11] (1578:1578:1578) (1539:1539:1539))
        (PORT d[12] (3177:3177:3177) (3222:3222:3222))
        (PORT clk (2235:2235:2235) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2223:2223:2223))
        (PORT d[0] (2033:2033:2033) (1874:1874:1874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2218:2218:2218))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3634:3634:3634) (3617:3617:3617))
        (PORT clk (3476:3476:3476) (3508:3508:3508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3900:3900:3900) (3826:3826:3826))
        (PORT d[1] (3372:3372:3372) (3359:3359:3359))
        (PORT d[2] (4260:4260:4260) (4170:4170:4170))
        (PORT d[3] (2973:2973:2973) (3073:3073:3073))
        (PORT d[4] (4531:4531:4531) (4528:4528:4528))
        (PORT d[5] (4596:4596:4596) (4564:4564:4564))
        (PORT d[6] (3149:3149:3149) (3153:3153:3153))
        (PORT d[7] (4030:4030:4030) (4008:4008:4008))
        (PORT d[8] (3991:3991:3991) (3982:3982:3982))
        (PORT d[9] (5137:5137:5137) (5022:5022:5022))
        (PORT d[10] (5600:5600:5600) (5501:5501:5501))
        (PORT d[11] (3323:3323:3323) (3397:3397:3397))
        (PORT d[12] (4971:4971:4971) (4810:4810:4810))
        (PORT clk (3473:3473:3473) (3504:3504:3504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2882:2882:2882) (2754:2754:2754))
        (PORT clk (3473:3473:3473) (3504:3504:3504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3476:3476:3476) (3508:3508:3508))
        (PORT d[0] (3442:3442:3442) (3337:3337:3337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3477:3477:3477) (3509:3509:3509))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3477:3477:3477) (3509:3509:3509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3477:3477:3477) (3509:3509:3509))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3477:3477:3477) (3509:3509:3509))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3659:3659:3659) (3581:3581:3581))
        (PORT d[1] (3243:3243:3243) (3268:3268:3268))
        (PORT d[2] (3014:3014:3014) (2948:2948:2948))
        (PORT d[3] (2815:2815:2815) (2818:2818:2818))
        (PORT d[4] (4811:4811:4811) (4927:4927:4927))
        (PORT d[5] (3677:3677:3677) (3650:3650:3650))
        (PORT d[6] (4219:4219:4219) (4276:4276:4276))
        (PORT d[7] (3045:3045:3045) (2914:2914:2914))
        (PORT d[8] (4551:4551:4551) (4342:4342:4342))
        (PORT d[9] (6298:6298:6298) (6124:6124:6124))
        (PORT d[10] (2112:2112:2112) (2019:2019:2019))
        (PORT d[11] (5619:5619:5619) (5564:5564:5564))
        (PORT d[12] (3623:3623:3623) (3675:3675:3675))
        (PORT clk (2197:2197:2197) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (PORT d[0] (3146:3146:3146) (2881:2881:2881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2182:2182:2182))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1005:1005:1005))
        (PORT datab (1598:1598:1598) (1482:1482:1482))
        (PORT datac (985:985:985) (985:985:985))
        (PORT datad (1660:1660:1660) (1517:1517:1517))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3658:3658:3658) (3643:3643:3643))
        (PORT clk (3445:3445:3445) (3484:3484:3484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4468:4468:4468) (4361:4361:4361))
        (PORT d[1] (3700:3700:3700) (3682:3682:3682))
        (PORT d[2] (3291:3291:3291) (3211:3211:3211))
        (PORT d[3] (2682:2682:2682) (2775:2775:2775))
        (PORT d[4] (3713:3713:3713) (3685:3685:3685))
        (PORT d[5] (4651:4651:4651) (4620:4620:4620))
        (PORT d[6] (3494:3494:3494) (3493:3493:3493))
        (PORT d[7] (2810:2810:2810) (2829:2829:2829))
        (PORT d[8] (4012:4012:4012) (3999:3999:3999))
        (PORT d[9] (4806:4806:4806) (4714:4714:4714))
        (PORT d[10] (4598:4598:4598) (4510:4510:4510))
        (PORT d[11] (2964:2964:2964) (3063:3063:3063))
        (PORT d[12] (5301:5301:5301) (5126:5126:5126))
        (PORT clk (3442:3442:3442) (3480:3480:3480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2162:2162:2162))
        (PORT clk (3442:3442:3442) (3480:3480:3480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3445:3445:3445) (3484:3484:3484))
        (PORT d[0] (2825:2825:2825) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3446:3446:3446) (3485:3485:3485))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3446:3446:3446) (3485:3485:3485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3446:3446:3446) (3485:3485:3485))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3446:3446:3446) (3485:3485:3485))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3708:3708:3708) (3631:3631:3631))
        (PORT d[1] (2952:2952:2952) (3002:3002:3002))
        (PORT d[2] (3323:3323:3323) (3254:3254:3254))
        (PORT d[3] (2227:2227:2227) (2267:2267:2267))
        (PORT d[4] (6124:6124:6124) (5961:5961:5961))
        (PORT d[5] (4035:4035:4035) (3990:3990:3990))
        (PORT d[6] (4534:4534:4534) (4577:4577:4577))
        (PORT d[7] (2710:2710:2710) (2591:2591:2591))
        (PORT d[8] (4241:4241:4241) (4046:4046:4046))
        (PORT d[9] (6669:6669:6669) (6479:6479:6479))
        (PORT d[10] (2068:2068:2068) (1971:1971:1971))
        (PORT d[11] (5506:5506:5506) (5352:5352:5352))
        (PORT d[12] (3707:3707:3707) (3557:3557:3557))
        (PORT clk (2178:2178:2178) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (PORT d[0] (2461:2461:2461) (2349:2349:2349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2162:2162:2162))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2868:2868:2868) (2800:2800:2800))
        (PORT clk (3042:3042:3042) (3038:3038:3038))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2759:2759:2759) (2772:2772:2772))
        (PORT d[1] (3229:3229:3229) (3203:3203:3203))
        (PORT d[2] (5393:5393:5393) (5347:5347:5347))
        (PORT d[3] (5015:5015:5015) (4718:4718:4718))
        (PORT d[4] (4798:4798:4798) (4824:4824:4824))
        (PORT d[5] (4088:4088:4088) (4015:4015:4015))
        (PORT d[6] (3160:3160:3160) (3069:3069:3069))
        (PORT d[7] (4134:4134:4134) (4002:4002:4002))
        (PORT d[8] (2913:2913:2913) (2892:2892:2892))
        (PORT d[9] (5077:5077:5077) (4969:4969:4969))
        (PORT d[10] (4769:4769:4769) (4648:4648:4648))
        (PORT d[11] (2700:2700:2700) (2707:2707:2707))
        (PORT d[12] (4677:4677:4677) (4519:4519:4519))
        (PORT clk (3039:3039:3039) (3034:3034:3034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2350:2350:2350) (2289:2289:2289))
        (PORT clk (3039:3039:3039) (3034:3034:3034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3042:3042:3042) (3038:3038:3038))
        (PORT d[0] (2893:2893:2893) (2843:2843:2843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3043:3043:3043) (3039:3039:3039))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3043:3043:3043) (3039:3039:3039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3043:3043:3043) (3039:3039:3039))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3043:3043:3043) (3039:3039:3039))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3410:3410:3410) (3388:3388:3388))
        (PORT d[1] (3314:3314:3314) (3278:3278:3278))
        (PORT d[2] (4862:4862:4862) (4731:4731:4731))
        (PORT d[3] (7164:7164:7164) (6945:6945:6945))
        (PORT d[4] (3915:3915:3915) (3968:3968:3968))
        (PORT d[5] (3744:3744:3744) (3761:3761:3761))
        (PORT d[6] (3768:3768:3768) (3659:3659:3659))
        (PORT d[7] (2354:2354:2354) (2377:2377:2377))
        (PORT d[8] (3708:3708:3708) (3709:3709:3709))
        (PORT d[9] (4677:4677:4677) (4523:4523:4523))
        (PORT d[10] (4132:4132:4132) (4101:4101:4101))
        (PORT d[11] (3834:3834:3834) (3769:3769:3769))
        (PORT d[12] (3078:3078:3078) (3068:3068:3068))
        (PORT clk (2210:2210:2210) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2204:2204:2204))
        (PORT d[0] (4074:4074:4074) (3827:3827:3827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2199:2199:2199))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (589:589:589))
        (PORT datab (1598:1598:1598) (1451:1451:1451))
        (PORT datac (783:783:783) (814:814:814))
        (PORT datad (2986:2986:2986) (2951:2951:2951))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1114:1114:1114) (1129:1129:1129))
        (PORT datab (787:787:787) (830:830:830))
        (PORT datac (565:565:565) (518:518:518))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1127:1127:1127))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (587:587:587) (539:539:539))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|b\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1220:1220:1220))
        (PORT datab (736:736:736) (700:700:700))
        (PORT datac (1128:1128:1128) (1145:1145:1145))
        (PORT datad (268:268:268) (324:324:324))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|blue\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1598:1598:1598) (1632:1632:1632))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|blue\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2640:2640:2640) (2596:2596:2596))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1101:1101:1101) (1058:1058:1058))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4738:4738:4738) (4581:4581:4581))
        (PORT clk (3566:3566:3566) (3613:3613:3613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3332:3332:3332) (3417:3417:3417))
        (PORT d[1] (4032:4032:4032) (4043:4043:4043))
        (PORT d[2] (4357:4357:4357) (4282:4282:4282))
        (PORT d[3] (3754:3754:3754) (3878:3878:3878))
        (PORT d[4] (4409:4409:4409) (4392:4392:4392))
        (PORT d[5] (4584:4584:4584) (4565:4565:4565))
        (PORT d[6] (3672:3672:3672) (3634:3634:3634))
        (PORT d[7] (2494:2494:2494) (2525:2525:2525))
        (PORT d[8] (3994:3994:3994) (4000:4000:4000))
        (PORT d[9] (5013:5013:5013) (4752:4752:4752))
        (PORT d[10] (5092:5092:5092) (4930:4930:4930))
        (PORT d[11] (3141:3141:3141) (3180:3180:3180))
        (PORT d[12] (4395:4395:4395) (4264:4264:4264))
        (PORT clk (3563:3563:3563) (3609:3609:3609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2376:2376:2376) (2302:2302:2302))
        (PORT clk (3563:3563:3563) (3609:3609:3609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3566:3566:3566) (3613:3613:3613))
        (PORT d[0] (2947:2947:2947) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3567:3567:3567) (3614:3614:3614))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3567:3567:3567) (3614:3614:3614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3567:3567:3567) (3614:3614:3614))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3567:3567:3567) (3614:3614:3614))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4080:4080:4080) (3888:3888:3888))
        (PORT d[1] (3259:3259:3259) (3339:3339:3339))
        (PORT d[2] (4323:4323:4323) (4211:4211:4211))
        (PORT d[3] (2255:2255:2255) (2309:2309:2309))
        (PORT d[4] (3676:3676:3676) (3757:3757:3757))
        (PORT d[5] (2534:2534:2534) (2471:2471:2471))
        (PORT d[6] (3429:3429:3429) (3460:3460:3460))
        (PORT d[7] (3823:3823:3823) (3900:3900:3900))
        (PORT d[8] (3768:3768:3768) (3778:3778:3778))
        (PORT d[9] (3411:3411:3411) (3261:3261:3261))
        (PORT d[10] (4192:4192:4192) (4183:4183:4183))
        (PORT d[11] (4896:4896:4896) (4859:4859:4859))
        (PORT d[12] (4695:4695:4695) (4771:4771:4771))
        (PORT clk (2235:2235:2235) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2224:2224:2224))
        (PORT d[0] (2357:2357:2357) (2182:2182:2182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2219:2219:2219))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4760:4760:4760) (4604:4604:4604))
        (PORT clk (3533:3533:3533) (3583:3583:3583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3323:3323:3323) (3419:3419:3419))
        (PORT d[1] (4229:4229:4229) (4167:4167:4167))
        (PORT d[2] (4640:4640:4640) (4553:4553:4553))
        (PORT d[3] (3442:3442:3442) (3573:3573:3573))
        (PORT d[4] (4645:4645:4645) (4596:4596:4596))
        (PORT d[5] (4525:4525:4525) (4502:4502:4502))
        (PORT d[6] (3380:3380:3380) (3379:3379:3379))
        (PORT d[7] (2762:2762:2762) (2773:2773:2773))
        (PORT d[8] (3942:3942:3942) (3946:3946:3946))
        (PORT d[9] (5889:5889:5889) (5845:5845:5845))
        (PORT d[10] (5346:5346:5346) (5170:5170:5170))
        (PORT d[11] (2830:2830:2830) (2884:2884:2884))
        (PORT d[12] (4085:4085:4085) (3956:3956:3956))
        (PORT clk (3530:3530:3530) (3579:3579:3579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2452:2452:2452) (2394:2394:2394))
        (PORT clk (3530:3530:3530) (3579:3579:3579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3533:3533:3533) (3583:3583:3583))
        (PORT d[0] (2995:2995:2995) (2948:2948:2948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3534:3534:3534) (3584:3584:3584))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3534:3534:3534) (3584:3584:3584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3534:3534:3534) (3584:3584:3584))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3534:3534:3534) (3584:3584:3584))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4017:4017:4017) (3810:3810:3810))
        (PORT d[1] (2895:2895:2895) (2978:2978:2978))
        (PORT d[2] (4001:4001:4001) (3903:3903:3903))
        (PORT d[3] (2166:2166:2166) (2203:2203:2203))
        (PORT d[4] (3614:3614:3614) (3677:3677:3677))
        (PORT d[5] (3353:3353:3353) (3381:3381:3381))
        (PORT d[6] (3376:3376:3376) (3369:3369:3369))
        (PORT d[7] (4075:4075:4075) (4127:4127:4127))
        (PORT d[8] (3444:3444:3444) (3465:3465:3465))
        (PORT d[9] (3390:3390:3390) (3236:3236:3236))
        (PORT d[10] (4519:4519:4519) (4501:4501:4501))
        (PORT d[11] (4578:4578:4578) (4548:4548:4548))
        (PORT d[12] (4324:4324:4324) (4418:4418:4418))
        (PORT clk (2229:2229:2229) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2220:2220:2220))
        (PORT d[0] (2986:2986:2986) (2791:2791:2791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2093:2093:2093) (1939:1939:1939))
        (PORT datab (2163:2163:2163) (2064:2064:2064))
        (PORT datac (964:964:964) (966:966:966))
        (PORT datad (730:730:730) (741:741:741))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5015:5015:5015) (4853:4853:4853))
        (PORT clk (3495:3495:3495) (3532:3532:3532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3849:3849:3849) (3789:3789:3789))
        (PORT d[1] (3699:3699:3699) (3681:3681:3681))
        (PORT d[2] (4268:4268:4268) (4179:4179:4179))
        (PORT d[3] (2949:2949:2949) (3024:3024:3024))
        (PORT d[4] (3740:3740:3740) (3708:3708:3708))
        (PORT d[5] (4618:4618:4618) (4587:4587:4587))
        (PORT d[6] (3420:3420:3420) (3411:3411:3411))
        (PORT d[7] (4081:4081:4081) (4055:4055:4055))
        (PORT d[8] (4035:4035:4035) (4028:4028:4028))
        (PORT d[9] (4846:4846:4846) (4754:4754:4754))
        (PORT d[10] (5625:5625:5625) (5524:5524:5524))
        (PORT d[11] (2950:2950:2950) (3049:3049:3049))
        (PORT d[12] (5318:5318:5318) (5142:5142:5142))
        (PORT clk (3492:3492:3492) (3528:3528:3528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1687:1687:1687) (1614:1614:1614))
        (PORT clk (3492:3492:3492) (3528:3528:3528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3495:3495:3495) (3532:3532:3532))
        (PORT d[0] (2230:2230:2230) (2168:2168:2168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3496:3496:3496) (3533:3533:3533))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3496:3496:3496) (3533:3533:3533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3496:3496:3496) (3533:3533:3533))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3496:3496:3496) (3533:3533:3533))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3681:3681:3681) (3605:3605:3605))
        (PORT d[1] (2928:2928:2928) (2982:2982:2982))
        (PORT d[2] (2994:2994:2994) (2930:2930:2930))
        (PORT d[3] (2884:2884:2884) (2882:2882:2882))
        (PORT d[4] (4824:4824:4824) (4941:4941:4941))
        (PORT d[5] (1856:1856:1856) (1810:1810:1810))
        (PORT d[6] (4557:4557:4557) (4601:4601:4601))
        (PORT d[7] (1808:1808:1808) (1728:1728:1728))
        (PORT d[8] (4211:4211:4211) (4009:4009:4009))
        (PORT d[9] (6306:6306:6306) (6133:6133:6133))
        (PORT d[10] (1842:1842:1842) (1752:1752:1752))
        (PORT d[11] (5206:5206:5206) (5064:5064:5064))
        (PORT d[12] (3739:3739:3739) (3588:3588:3588))
        (PORT clk (2185:2185:2185) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2175:2175:2175))
        (PORT d[0] (1565:1565:1565) (1485:1485:1485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2170:2170:2170))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3635:3635:3635) (3460:3460:3460))
        (PORT clk (3208:3208:3208) (3248:3248:3248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4350:4350:4350) (4422:4422:4422))
        (PORT d[1] (2643:2643:2643) (2609:2609:2609))
        (PORT d[2] (3640:3640:3640) (3519:3519:3519))
        (PORT d[3] (3472:3472:3472) (3596:3596:3596))
        (PORT d[4] (4100:4100:4100) (4104:4104:4104))
        (PORT d[5] (3536:3536:3536) (3498:3498:3498))
        (PORT d[6] (3707:3707:3707) (3655:3655:3655))
        (PORT d[7] (2397:2397:2397) (2423:2423:2423))
        (PORT d[8] (3003:3003:3003) (3027:3027:3027))
        (PORT d[9] (2978:2978:2978) (2842:2842:2842))
        (PORT d[10] (3415:3415:3415) (3242:3242:3242))
        (PORT d[11] (2483:2483:2483) (2534:2534:2534))
        (PORT d[12] (3339:3339:3339) (3166:3166:3166))
        (PORT clk (3205:3205:3205) (3244:3244:3244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (1984:1984:1984))
        (PORT clk (3205:3205:3205) (3244:3244:3244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3208:3208:3208) (3248:3248:3248))
        (PORT d[0] (2661:2661:2661) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3209:3209:3209) (3249:3249:3249))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3209:3209:3209) (3249:3249:3249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3209:3209:3209) (3249:3249:3249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3209:3209:3209) (3249:3249:3249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (1947:1947:1947))
        (PORT d[1] (1632:1632:1632) (1589:1589:1589))
        (PORT d[2] (2128:2128:2128) (2099:2099:2099))
        (PORT d[3] (2631:2631:2631) (2561:2561:2561))
        (PORT d[4] (2302:2302:2302) (2245:2245:2245))
        (PORT d[5] (4645:4645:4645) (4612:4612:4612))
        (PORT d[6] (3974:3974:3974) (3923:3923:3923))
        (PORT d[7] (4417:4417:4417) (4419:4419:4419))
        (PORT d[8] (4046:4046:4046) (4012:4012:4012))
        (PORT d[9] (3710:3710:3710) (3551:3551:3551))
        (PORT d[10] (3238:3238:3238) (3109:3109:3109))
        (PORT d[11] (2478:2478:2478) (2379:2379:2379))
        (PORT d[12] (4608:4608:4608) (4658:4658:4658))
        (PORT clk (2230:2230:2230) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2220:2220:2220))
        (PORT d[0] (2824:2824:2824) (2751:2751:2751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2215:2215:2215))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (781:781:781))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1964:1964:1964) (1773:1773:1773))
        (PORT datad (1529:1529:1529) (1427:1427:1427))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4106:4106:4106) (3792:3792:3792))
        (PORT clk (2532:2532:2532) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2447:2447:2447))
        (PORT d[1] (4335:4335:4335) (4310:4310:4310))
        (PORT d[2] (5968:5968:5968) (5876:5876:5876))
        (PORT d[3] (4916:4916:4916) (4690:4690:4690))
        (PORT d[4] (2522:2522:2522) (2394:2394:2394))
        (PORT d[5] (3369:3369:3369) (3287:3287:3287))
        (PORT d[6] (3087:3087:3087) (2969:2969:2969))
        (PORT d[7] (2335:2335:2335) (2311:2311:2311))
        (PORT d[8] (2562:2562:2562) (2530:2530:2530))
        (PORT d[9] (4327:4327:4327) (4222:4222:4222))
        (PORT d[10] (4158:4158:4158) (4039:4039:4039))
        (PORT d[11] (3040:3040:3040) (3044:3044:3044))
        (PORT d[12] (4981:4981:4981) (4829:4829:4829))
        (PORT clk (2529:2529:2529) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2446:2446:2446))
        (PORT clk (2529:2529:2529) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2466:2466:2466))
        (PORT d[0] (3094:3094:3094) (3000:3000:3000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2467:2467:2467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3740:3740:3740) (3693:3693:3693))
        (PORT d[1] (3992:3992:3992) (3921:3921:3921))
        (PORT d[2] (3441:3441:3441) (3412:3412:3412))
        (PORT d[3] (5416:5416:5416) (5236:5236:5236))
        (PORT d[4] (5644:5644:5644) (5540:5540:5540))
        (PORT d[5] (4366:4366:4366) (4343:4343:4343))
        (PORT d[6] (3083:3083:3083) (3092:3092:3092))
        (PORT d[7] (2873:2873:2873) (2816:2816:2816))
        (PORT d[8] (5406:5406:5406) (5357:5357:5357))
        (PORT d[9] (6337:6337:6337) (6130:6130:6130))
        (PORT d[10] (6515:6515:6515) (6424:6424:6424))
        (PORT d[11] (4030:4030:4030) (3910:3910:3910))
        (PORT d[12] (3004:3004:3004) (2995:2995:2995))
        (PORT clk (2196:2196:2196) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2189:2189:2189))
        (PORT d[0] (1847:1847:1847) (1776:1776:1776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2184:2184:2184))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5411:5411:5411) (5270:5270:5270))
        (PORT clk (3130:3130:3130) (3142:3142:3142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4025:4025:4025) (3880:3880:3880))
        (PORT d[1] (4105:4105:4105) (4036:4036:4036))
        (PORT d[2] (4022:4022:4022) (3970:3970:3970))
        (PORT d[3] (2523:2523:2523) (2548:2548:2548))
        (PORT d[4] (3011:3011:3011) (2948:2948:2948))
        (PORT d[5] (4744:4744:4744) (4643:4643:4643))
        (PORT d[6] (3736:3736:3736) (3739:3739:3739))
        (PORT d[7] (3193:3193:3193) (3233:3233:3233))
        (PORT d[8] (3070:3070:3070) (3060:3060:3060))
        (PORT d[9] (5179:5179:5179) (5086:5086:5086))
        (PORT d[10] (4957:4957:4957) (4885:4885:4885))
        (PORT d[11] (2808:2808:2808) (2821:2821:2821))
        (PORT d[12] (4203:4203:4203) (3910:3910:3910))
        (PORT clk (3127:3127:3127) (3138:3138:3138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2046:2046:2046) (1980:1980:1980))
        (PORT clk (3127:3127:3127) (3138:3138:3138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3130:3130:3130) (3142:3142:3142))
        (PORT d[0] (2589:2589:2589) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3131:3131:3131) (3143:3143:3143))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3131:3131:3131) (3143:3143:3143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3131:3131:3131) (3143:3143:3143))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3131:3131:3131) (3143:3143:3143))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4235:4235:4235) (4262:4262:4262))
        (PORT d[1] (3133:3133:3133) (3127:3127:3127))
        (PORT d[2] (4351:4351:4351) (4164:4164:4164))
        (PORT d[3] (3832:3832:3832) (3726:3726:3726))
        (PORT d[4] (4795:4795:4795) (4692:4692:4692))
        (PORT d[5] (3541:3541:3541) (3483:3483:3483))
        (PORT d[6] (4580:4580:4580) (4618:4618:4618))
        (PORT d[7] (3991:3991:3991) (3891:3891:3891))
        (PORT d[8] (3303:3303:3303) (3149:3149:3149))
        (PORT d[9] (6801:6801:6801) (6680:6680:6680))
        (PORT d[10] (3460:3460:3460) (3407:3407:3407))
        (PORT d[11] (3897:3897:3897) (3794:3794:3794))
        (PORT d[12] (3027:3027:3027) (2893:2893:2893))
        (PORT clk (2218:2218:2218) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (PORT d[0] (1908:1908:1908) (1843:1843:1843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2202:2202:2202))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2432:2432:2432) (2258:2258:2258))
        (PORT clk (2314:2314:2314) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2626:2626:2626) (2582:2582:2582))
        (PORT d[1] (2454:2454:2454) (2331:2331:2331))
        (PORT d[2] (5168:5168:5168) (5072:5072:5072))
        (PORT d[3] (3402:3402:3402) (3167:3167:3167))
        (PORT d[4] (1870:1870:1870) (1761:1761:1761))
        (PORT d[5] (2953:2953:2953) (2791:2791:2791))
        (PORT d[6] (1877:1877:1877) (1831:1831:1831))
        (PORT d[7] (2619:2619:2619) (2577:2577:2577))
        (PORT d[8] (2187:2187:2187) (2148:2148:2148))
        (PORT d[9] (4953:4953:4953) (4815:4815:4815))
        (PORT d[10] (2517:2517:2517) (2427:2427:2427))
        (PORT d[11] (2135:2135:2135) (2165:2165:2165))
        (PORT d[12] (2169:2169:2169) (2114:2114:2114))
        (PORT clk (2311:2311:2311) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1884:1884:1884) (1767:1767:1767))
        (PORT clk (2311:2311:2311) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2282:2282:2282))
        (PORT d[0] (2427:2427:2427) (2321:2321:2321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3794:3794:3794) (3786:3786:3786))
        (PORT d[1] (2680:2680:2680) (2656:2656:2656))
        (PORT d[2] (2134:2134:2134) (2160:2160:2160))
        (PORT d[3] (4051:4051:4051) (3905:3905:3905))
        (PORT d[4] (4302:4302:4302) (4242:4242:4242))
        (PORT d[5] (3518:3518:3518) (3474:3474:3474))
        (PORT d[6] (3471:3471:3471) (3505:3505:3505))
        (PORT d[7] (3112:3112:3112) (3040:3040:3040))
        (PORT d[8] (4050:4050:4050) (4044:4044:4044))
        (PORT d[9] (5932:5932:5932) (5778:5778:5778))
        (PORT d[10] (3528:3528:3528) (3383:3383:3383))
        (PORT d[11] (4047:4047:4047) (3964:3964:3964))
        (PORT d[12] (3578:3578:3578) (3495:3495:3495))
        (PORT clk (2220:2220:2220) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2208:2208:2208))
        (PORT d[0] (4214:4214:4214) (3976:3976:3976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2203:2203:2203))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3244:3244:3244) (3052:3052:3052))
        (PORT datab (3806:3806:3806) (3670:3670:3670))
        (PORT datac (985:985:985) (995:995:995))
        (PORT datad (273:273:273) (335:335:335))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6198:6198:6198) (5801:5801:5801))
        (PORT clk (2662:2662:2662) (2642:2642:2642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3509:3509:3509) (3523:3523:3523))
        (PORT d[1] (3184:3184:3184) (3137:3137:3137))
        (PORT d[2] (5298:5298:5298) (5226:5226:5226))
        (PORT d[3] (4261:4261:4261) (4050:4050:4050))
        (PORT d[4] (4845:4845:4845) (4838:4838:4838))
        (PORT d[5] (3677:3677:3677) (3579:3579:3579))
        (PORT d[6] (2757:2757:2757) (2638:2638:2638))
        (PORT d[7] (3108:3108:3108) (3099:3099:3099))
        (PORT d[8] (2562:2562:2562) (2520:2520:2520))
        (PORT d[9] (5435:5435:5435) (5294:5294:5294))
        (PORT d[10] (4125:4125:4125) (4006:4006:4006))
        (PORT d[11] (2461:2461:2461) (2493:2493:2493))
        (PORT d[12] (4651:4651:4651) (4511:4511:4511))
        (PORT clk (2659:2659:2659) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2283:2283:2283))
        (PORT clk (2659:2659:2659) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2662:2662:2662) (2642:2642:2642))
        (PORT d[0] (2886:2886:2886) (2837:2837:2837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2643:2643:2643))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2643:2643:2643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2643:2643:2643))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2643:2643:2643))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3454:3454:3454) (3423:3423:3423))
        (PORT d[1] (4697:4697:4697) (4635:4635:4635))
        (PORT d[2] (4131:4131:4131) (4098:4098:4098))
        (PORT d[3] (5781:5781:5781) (5592:5592:5592))
        (PORT d[4] (4330:4330:4330) (4379:4379:4379))
        (PORT d[5] (3709:3709:3709) (3708:3708:3708))
        (PORT d[6] (5077:5077:5077) (4929:4929:4929))
        (PORT d[7] (1977:1977:1977) (1978:1978:1978))
        (PORT d[8] (3028:3028:3028) (3006:3006:3006))
        (PORT d[9] (5663:5663:5663) (5485:5485:5485))
        (PORT d[10] (5866:5866:5866) (5799:5799:5799))
        (PORT d[11] (3386:3386:3386) (3289:3289:3289))
        (PORT d[12] (2697:2697:2697) (2699:2699:2699))
        (PORT clk (2226:2226:2226) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2217:2217:2217))
        (PORT d[0] (4409:4409:4409) (4297:4297:4297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2212:2212:2212))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2699:2699:2699) (2539:2539:2539))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (984:984:984) (995:995:995))
        (PORT datad (2887:2887:2887) (2621:2621:2621))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (1803:1803:1803))
        (PORT clk (2196:2196:2196) (2126:2126:2126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (2065:2065:2065))
        (PORT d[1] (2418:2418:2418) (2297:2297:2297))
        (PORT d[2] (4710:4710:4710) (4660:4660:4660))
        (PORT d[3] (3700:3700:3700) (3461:3461:3461))
        (PORT d[4] (1813:1813:1813) (1706:1706:1706))
        (PORT d[5] (2906:2906:2906) (2744:2744:2744))
        (PORT d[6] (1878:1878:1878) (1832:1832:1832))
        (PORT d[7] (2586:2586:2586) (2545:2545:2545))
        (PORT d[8] (2166:2166:2166) (2103:2103:2103))
        (PORT d[9] (4999:4999:4999) (4860:4860:4860))
        (PORT d[10] (2518:2518:2518) (2428:2428:2428))
        (PORT d[11] (2123:2123:2123) (2154:2154:2154))
        (PORT d[12] (2555:2555:2555) (2488:2488:2488))
        (PORT clk (2193:2193:2193) (2122:2122:2122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1919:1919:1919) (1819:1819:1819))
        (PORT clk (2193:2193:2193) (2122:2122:2122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2126:2126:2126))
        (PORT d[0] (2462:2462:2462) (2373:2373:2373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2127:2127:2127))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2127:2127:2127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2127:2127:2127))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2127:2127:2127))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4668:4668:4668) (4613:4613:4613))
        (PORT d[1] (2724:2724:2724) (2701:2701:2701))
        (PORT d[2] (2141:2141:2141) (2169:2169:2169))
        (PORT d[3] (4110:4110:4110) (3964:3964:3964))
        (PORT d[4] (4311:4311:4311) (4252:4252:4252))
        (PORT d[5] (3532:3532:3532) (3491:3491:3491))
        (PORT d[6] (3782:3782:3782) (3804:3804:3804))
        (PORT d[7] (3369:3369:3369) (3279:3279:3279))
        (PORT d[8] (4084:4084:4084) (4078:4078:4078))
        (PORT d[9] (5995:5995:5995) (5851:5851:5851))
        (PORT d[10] (3873:3873:3873) (3723:3723:3723))
        (PORT d[11] (4140:4140:4140) (4073:4073:4073))
        (PORT d[12] (3553:3553:3553) (3472:3472:3472))
        (PORT clk (2215:2215:2215) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2207:2207:2207))
        (PORT d[0] (4198:4198:4198) (3948:3948:3948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2202:2202:2202))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (1735:1735:1735))
        (PORT clk (2717:2717:2717) (2706:2706:2706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1962:1962:1962) (1900:1900:1900))
        (PORT d[1] (2525:2525:2525) (2472:2472:2472))
        (PORT d[2] (1935:1935:1935) (1861:1861:1861))
        (PORT d[3] (1709:1709:1709) (1702:1702:1702))
        (PORT d[4] (1621:1621:1621) (1553:1553:1553))
        (PORT d[5] (3218:3218:3218) (3149:3149:3149))
        (PORT d[6] (2326:2326:2326) (2301:2301:2301))
        (PORT d[7] (1828:1828:1828) (1741:1741:1741))
        (PORT d[8] (2809:2809:2809) (2697:2697:2697))
        (PORT d[9] (3497:3497:3497) (3389:3389:3389))
        (PORT d[10] (1577:1577:1577) (1522:1522:1522))
        (PORT d[11] (2220:2220:2220) (2138:2138:2138))
        (PORT d[12] (2231:2231:2231) (2155:2155:2155))
        (PORT clk (2714:2714:2714) (2702:2702:2702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1697:1697:1697) (1617:1617:1617))
        (PORT clk (2714:2714:2714) (2702:2702:2702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2706:2706:2706))
        (PORT d[0] (2200:2200:2200) (2127:2127:2127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2718:2718:2718) (2707:2707:2707))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2718:2718:2718) (2707:2707:2707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2718:2718:2718) (2707:2707:2707))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2718:2718:2718) (2707:2707:2707))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2153:2153:2153))
        (PORT d[1] (1437:1437:1437) (1454:1454:1454))
        (PORT d[2] (1736:1736:1736) (1726:1726:1726))
        (PORT d[3] (3421:3421:3421) (3285:3285:3285))
        (PORT d[4] (3139:3139:3139) (3124:3124:3124))
        (PORT d[5] (2924:2924:2924) (2911:2911:2911))
        (PORT d[6] (4180:4180:4180) (4198:4198:4198))
        (PORT d[7] (5526:5526:5526) (5471:5471:5471))
        (PORT d[8] (3809:3809:3809) (3841:3841:3841))
        (PORT d[9] (6585:6585:6585) (6409:6409:6409))
        (PORT d[10] (3549:3549:3549) (3423:3423:3423))
        (PORT d[11] (3665:3665:3665) (3497:3497:3497))
        (PORT d[12] (4261:4261:4261) (4316:4316:4316))
        (PORT clk (2217:2217:2217) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (PORT d[0] (2798:2798:2798) (2704:2704:2704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2190:2190:2190) (2102:2102:2102))
        (PORT datab (1286:1286:1286) (1252:1252:1252))
        (PORT datac (2213:2213:2213) (2109:2109:2109))
        (PORT datad (695:695:695) (709:709:709))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2774:2774:2774) (2584:2584:2584))
        (PORT clk (2333:2333:2333) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2643:2643:2643) (2597:2597:2597))
        (PORT d[1] (2851:2851:2851) (2805:2805:2805))
        (PORT d[2] (4869:4869:4869) (4790:4790:4790))
        (PORT d[3] (3091:3091:3091) (2872:2872:2872))
        (PORT d[4] (2023:2023:2023) (1891:1891:1891))
        (PORT d[5] (2929:2929:2929) (2768:2768:2768))
        (PORT d[6] (2227:2227:2227) (2167:2167:2167))
        (PORT d[7] (2969:2969:2969) (2925:2925:2925))
        (PORT d[8] (2195:2195:2195) (2155:2155:2155))
        (PORT d[9] (4648:4648:4648) (4526:4526:4526))
        (PORT d[10] (2468:2468:2468) (2379:2379:2379))
        (PORT d[11] (2106:2106:2106) (2094:2094:2094))
        (PORT d[12] (2567:2567:2567) (2496:2496:2496))
        (PORT clk (2330:2330:2330) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2643:2643:2643) (2560:2560:2560))
        (PORT clk (2330:2330:2330) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2301:2301:2301))
        (PORT d[0] (3186:3186:3186) (3114:3114:3114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4341:4341:4341) (4298:4298:4298))
        (PORT d[1] (2665:2665:2665) (2645:2645:2645))
        (PORT d[2] (2078:2078:2078) (2099:2099:2099))
        (PORT d[3] (3720:3720:3720) (3574:3574:3574))
        (PORT d[4] (3978:3978:3978) (3930:3930:3930))
        (PORT d[5] (2905:2905:2905) (2893:2893:2893))
        (PORT d[6] (3736:3736:3736) (3750:3750:3750))
        (PORT d[7] (3108:3108:3108) (3015:3015:3015))
        (PORT d[8] (3988:3988:3988) (3971:3971:3971))
        (PORT d[9] (6250:6250:6250) (6082:6082:6082))
        (PORT d[10] (3549:3549:3549) (3404:3404:3404))
        (PORT d[11] (4104:4104:4104) (4019:4019:4019))
        (PORT d[12] (3253:3253:3253) (3182:3182:3182))
        (PORT clk (2226:2226:2226) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2217:2217:2217))
        (PORT d[0] (4736:4736:4736) (4640:4640:4640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2212:2212:2212))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5981:5981:5981) (5598:5598:5598))
        (PORT clk (2612:2612:2612) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (2139:2139:2139))
        (PORT d[1] (4037:4037:4037) (4023:4023:4023))
        (PORT d[2] (5668:5668:5668) (5587:5587:5587))
        (PORT d[3] (4236:4236:4236) (4025:4025:4025))
        (PORT d[4] (4835:4835:4835) (4839:4839:4839))
        (PORT d[5] (3759:3759:3759) (3665:3665:3665))
        (PORT d[6] (3055:3055:3055) (2932:2932:2932))
        (PORT d[7] (3109:3109:3109) (3099:3099:3099))
        (PORT d[8] (2876:2876:2876) (2825:2825:2825))
        (PORT d[9] (5417:5417:5417) (5278:5278:5278))
        (PORT d[10] (4448:4448:4448) (4306:4306:4306))
        (PORT d[11] (2734:2734:2734) (2748:2748:2748))
        (PORT d[12] (4657:4657:4657) (4517:4517:4517))
        (PORT clk (2609:2609:2609) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (1918:1918:1918))
        (PORT clk (2609:2609:2609) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2612:2612:2612) (2564:2564:2564))
        (PORT d[0] (2560:2560:2560) (2472:2472:2472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2613:2613:2613) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2613:2613:2613) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2613:2613:2613) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2613:2613:2613) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4013:4013:4013) (3922:3922:3922))
        (PORT d[1] (5042:5042:5042) (4976:4976:4976))
        (PORT d[2] (3821:3821:3821) (3800:3800:3800))
        (PORT d[3] (5805:5805:5805) (5617:5617:5617))
        (PORT d[4] (4656:4656:4656) (4700:4700:4700))
        (PORT d[5] (4284:4284:4284) (4235:4235:4235))
        (PORT d[6] (5384:5384:5384) (5222:5222:5222))
        (PORT d[7] (2906:2906:2906) (2863:2863:2863))
        (PORT d[8] (3681:3681:3681) (3635:3635:3635))
        (PORT d[9] (5665:5665:5665) (5486:5486:5486))
        (PORT d[10] (5843:5843:5843) (5776:5776:5776))
        (PORT d[11] (3727:3727:3727) (3638:3638:3638))
        (PORT d[12] (2673:2673:2673) (2679:2679:2679))
        (PORT clk (2222:2222:2222) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (PORT d[0] (2189:2189:2189) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2209:2209:2209))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (587:587:587))
        (PORT datab (1011:1011:1011) (1018:1018:1018))
        (PORT datac (3899:3899:3899) (3583:3583:3583))
        (PORT datad (2463:2463:2463) (2282:2282:2282))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1796:1796:1796) (1696:1696:1696))
        (PORT datac (951:951:951) (942:942:942))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4568:4568:4568) (4361:4361:4361))
        (PORT clk (3482:3482:3482) (3530:3530:3530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3329:3329:3329) (3422:3422:3422))
        (PORT d[1] (3284:3284:3284) (3275:3275:3275))
        (PORT d[2] (4683:4683:4683) (4616:4616:4616))
        (PORT d[3] (4101:4101:4101) (4213:4213:4213))
        (PORT d[4] (4165:4165:4165) (4210:4210:4210))
        (PORT d[5] (5801:5801:5801) (5730:5730:5730))
        (PORT d[6] (3023:3023:3023) (3003:3003:3003))
        (PORT d[7] (2434:2434:2434) (2462:2462:2462))
        (PORT d[8] (3039:3039:3039) (3063:3063:3063))
        (PORT d[9] (4670:4670:4670) (4474:4474:4474))
        (PORT d[10] (5467:5467:5467) (5370:5370:5370))
        (PORT d[11] (2869:2869:2869) (2934:2934:2934))
        (PORT d[12] (4292:4292:4292) (4112:4112:4112))
        (PORT clk (3479:3479:3479) (3526:3526:3526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2292:2292:2292) (2193:2193:2193))
        (PORT clk (3479:3479:3479) (3526:3526:3526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3482:3482:3482) (3530:3530:3530))
        (PORT d[0] (2835:2835:2835) (2747:2747:2747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3483:3483:3483) (3531:3531:3531))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3483:3483:3483) (3531:3531:3531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3483:3483:3483) (3531:3531:3531))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3483:3483:3483) (3531:3531:3531))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2989:2989:2989) (2902:2902:2902))
        (PORT d[1] (2987:2987:2987) (3105:3105:3105))
        (PORT d[2] (3192:3192:3192) (3151:3151:3151))
        (PORT d[3] (3605:3605:3605) (3509:3509:3509))
        (PORT d[4] (3623:3623:3623) (3700:3700:3700))
        (PORT d[5] (3985:3985:3985) (3972:3972:3972))
        (PORT d[6] (2984:2984:2984) (2965:2965:2965))
        (PORT d[7] (3506:3506:3506) (3545:3545:3545))
        (PORT d[8] (3078:3078:3078) (3077:3077:3077))
        (PORT d[9] (3299:3299:3299) (3139:3139:3139))
        (PORT d[10] (4879:4879:4879) (4831:4831:4831))
        (PORT d[11] (3120:3120:3120) (3004:3004:3004))
        (PORT d[12] (3610:3610:3610) (3699:3699:3699))
        (PORT clk (2211:2211:2211) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2203:2203:2203))
        (PORT d[0] (3058:3058:3058) (2837:2837:2837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2198:2198:2198))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4759:4759:4759) (4604:4604:4604))
        (PORT clk (3545:3545:3545) (3596:3596:3596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3313:3313:3313) (3409:3409:3409))
        (PORT d[1] (4186:4186:4186) (4126:4126:4126))
        (PORT d[2] (4625:4625:4625) (4538:4538:4538))
        (PORT d[3] (4025:4025:4025) (4134:4134:4134))
        (PORT d[4] (4663:4663:4663) (4604:4604:4604))
        (PORT d[5] (4468:4468:4468) (4437:4437:4437))
        (PORT d[6] (3408:3408:3408) (3405:3405:3405))
        (PORT d[7] (2448:2448:2448) (2474:2474:2474))
        (PORT d[8] (3955:3955:3955) (3961:3961:3961))
        (PORT d[9] (5954:5954:5954) (5909:5909:5909))
        (PORT d[10] (5353:5353:5353) (5178:5178:5178))
        (PORT d[11] (2525:2525:2525) (2587:2587:2587))
        (PORT d[12] (4072:4072:4072) (3942:3942:3942))
        (PORT clk (3542:3542:3542) (3592:3592:3592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2812:2812:2812) (2757:2757:2757))
        (PORT clk (3542:3542:3542) (3592:3592:3592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3545:3545:3545) (3596:3596:3596))
        (PORT d[0] (3346:3346:3346) (3315:3315:3315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3546:3546:3546) (3597:3597:3597))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3546:3546:3546) (3597:3597:3597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3546:3546:3546) (3597:3597:3597))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3546:3546:3546) (3597:3597:3597))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4317:4317:4317) (4095:4095:4095))
        (PORT d[1] (3276:3276:3276) (3337:3337:3337))
        (PORT d[2] (4305:4305:4305) (4192:4192:4192))
        (PORT d[3] (2208:2208:2208) (2258:2258:2258))
        (PORT d[4] (3917:3917:3917) (3973:3973:3973))
        (PORT d[5] (3360:3360:3360) (3388:3388:3388))
        (PORT d[6] (3447:3447:3447) (3477:3477:3477))
        (PORT d[7] (4120:4120:4120) (4168:4168:4168))
        (PORT d[8] (3459:3459:3459) (3485:3485:3485))
        (PORT d[9] (3350:3350:3350) (3192:3192:3192))
        (PORT d[10] (4525:4525:4525) (4508:4508:4508))
        (PORT d[11] (4578:4578:4578) (4548:4548:4548))
        (PORT d[12] (4665:4665:4665) (4737:4737:4737))
        (PORT clk (2233:2233:2233) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2222:2222:2222))
        (PORT d[0] (3024:3024:3024) (2829:2829:2829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2217:2217:2217))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5004:5004:5004) (4850:4850:4850))
        (PORT clk (3597:3597:3597) (3648:3648:3648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4259:4259:4259) (4191:4191:4191))
        (PORT d[1] (3231:3231:3231) (3185:3185:3185))
        (PORT d[2] (4256:4256:4256) (4157:4157:4157))
        (PORT d[3] (2960:2960:2960) (3048:3048:3048))
        (PORT d[4] (3877:3877:3877) (3905:3905:3905))
        (PORT d[5] (4262:4262:4262) (4234:4234:4234))
        (PORT d[6] (3119:3119:3119) (3113:3113:3113))
        (PORT d[7] (3426:3426:3426) (3429:3429:3429))
        (PORT d[8] (3354:3354:3354) (3376:3376:3376))
        (PORT d[9] (5219:5219:5219) (5148:5148:5148))
        (PORT d[10] (4968:4968:4968) (4894:4894:4894))
        (PORT d[11] (2672:2672:2672) (2765:2765:2765))
        (PORT d[12] (3448:3448:3448) (3493:3493:3493))
        (PORT clk (3594:3594:3594) (3644:3644:3644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2569:2569:2569) (2453:2453:2453))
        (PORT clk (3594:3594:3594) (3644:3644:3644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3597:3597:3597) (3648:3648:3648))
        (PORT d[0] (3112:3112:3112) (3007:3007:3007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3598:3598:3598) (3649:3649:3649))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3598:3598:3598) (3649:3649:3649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3598:3598:3598) (3649:3649:3649))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3598:3598:3598) (3649:3649:3649))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3005:3005:3005) (2948:2948:2948))
        (PORT d[1] (3388:3388:3388) (3510:3510:3510))
        (PORT d[2] (2564:2564:2564) (2491:2491:2491))
        (PORT d[3] (2192:2192:2192) (2218:2218:2218))
        (PORT d[4] (4441:4441:4441) (4554:4554:4554))
        (PORT d[5] (3335:3335:3335) (3318:3318:3318))
        (PORT d[6] (3865:3865:3865) (3928:3928:3928))
        (PORT d[7] (4319:4319:4319) (4150:4150:4150))
        (PORT d[8] (4270:4270:4270) (4333:4333:4333))
        (PORT d[9] (5647:5647:5647) (5495:5495:5495))
        (PORT d[10] (2462:2462:2462) (2360:2360:2360))
        (PORT d[11] (5252:5252:5252) (5213:5213:5213))
        (PORT d[12] (3255:3255:3255) (3323:3323:3323))
        (PORT clk (2221:2221:2221) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (PORT d[0] (2507:2507:2507) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1769:1769:1769) (1737:1737:1737))
        (PORT datab (446:446:446) (493:493:493))
        (PORT datac (2239:2239:2239) (2035:2035:2035))
        (PORT datad (1004:1004:1004) (993:993:993))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5061:5061:5061) (4727:4727:4727))
        (PORT clk (2909:2909:2909) (2860:2860:2860))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2827:2827:2827) (2869:2869:2869))
        (PORT d[1] (3320:3320:3320) (3323:3323:3323))
        (PORT d[2] (4352:4352:4352) (4312:4312:4312))
        (PORT d[3] (3629:3629:3629) (3429:3429:3429))
        (PORT d[4] (4422:4422:4422) (4432:4432:4432))
        (PORT d[5] (4450:4450:4450) (4367:4367:4367))
        (PORT d[6] (3879:3879:3879) (3786:3786:3786))
        (PORT d[7] (2464:2464:2464) (2485:2485:2485))
        (PORT d[8] (3285:3285:3285) (3255:3255:3255))
        (PORT d[9] (4666:4666:4666) (4550:4550:4550))
        (PORT d[10] (4784:4784:4784) (4663:4663:4663))
        (PORT d[11] (2447:2447:2447) (2485:2485:2485))
        (PORT d[12] (5267:5267:5267) (5086:5086:5086))
        (PORT clk (2906:2906:2906) (2856:2856:2856))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2047:2047:2047) (1975:1975:1975))
        (PORT clk (2906:2906:2906) (2856:2856:2856))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2909:2909:2909) (2860:2860:2860))
        (PORT d[0] (2590:2590:2590) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2910:2910:2910) (2861:2861:2861))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2910:2910:2910) (2861:2861:2861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2910:2910:2910) (2861:2861:2861))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2910:2910:2910) (2861:2861:2861))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4085:4085:4085) (4040:4040:4040))
        (PORT d[1] (4375:4375:4375) (4325:4325:4325))
        (PORT d[2] (5898:5898:5898) (5740:5740:5740))
        (PORT d[3] (6502:6502:6502) (6300:6300:6300))
        (PORT d[4] (3982:3982:3982) (4048:4048:4048))
        (PORT d[5] (3394:3394:3394) (3403:3403:3403))
        (PORT d[6] (4779:4779:4779) (4646:4646:4646))
        (PORT d[7] (3223:3223:3223) (3187:3187:3187))
        (PORT d[8] (4102:4102:4102) (4099:4099:4099))
        (PORT d[9] (4999:4999:4999) (4837:4837:4837))
        (PORT d[10] (5148:5148:5148) (5095:5095:5095))
        (PORT d[11] (3409:3409:3409) (3314:3314:3314))
        (PORT d[12] (2998:2998:2998) (2987:2987:2987))
        (PORT clk (2235:2235:2235) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2226:2226:2226))
        (PORT d[0] (2123:2123:2123) (2054:2054:2054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2221:2221:2221))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (780:780:780))
        (PORT datab (2407:2407:2407) (2380:2380:2380))
        (PORT datac (669:669:669) (636:636:636))
        (PORT datad (2694:2694:2694) (2557:2557:2557))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1042:1042:1042) (1020:1020:1020))
        (PORT datac (634:634:634) (581:581:581))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|b\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1203:1203:1203))
        (PORT datab (295:295:295) (359:359:359))
        (PORT datac (1124:1124:1124) (1141:1141:1141))
        (PORT datad (410:410:410) (396:396:396))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|blue\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1493:1493:1493) (1524:1524:1524))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|blue\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2640:2640:2640) (2596:2596:2596))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1101:1101:1101) (1058:1058:1058))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4149:4149:4149) (4057:4057:4057))
        (PORT clk (3106:3106:3106) (3095:3095:3095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5444:5444:5444) (5504:5504:5504))
        (PORT d[1] (3655:3655:3655) (3619:3619:3619))
        (PORT d[2] (3243:3243:3243) (3163:3163:3163))
        (PORT d[3] (3688:3688:3688) (3781:3781:3781))
        (PORT d[4] (4013:4013:4013) (3957:3957:3957))
        (PORT d[5] (4610:4610:4610) (4571:4571:4571))
        (PORT d[6] (3720:3720:3720) (3682:3682:3682))
        (PORT d[7] (2472:2472:2472) (2481:2481:2481))
        (PORT d[8] (4715:4715:4715) (4715:4715:4715))
        (PORT d[9] (5242:5242:5242) (4938:4938:4938))
        (PORT d[10] (4778:4778:4778) (4635:4635:4635))
        (PORT d[11] (3203:3203:3203) (3245:3245:3245))
        (PORT d[12] (5027:5027:5027) (4872:4872:4872))
        (PORT clk (3103:3103:3103) (3091:3091:3091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1814:1814:1814) (1651:1651:1651))
        (PORT clk (3103:3103:3103) (3091:3091:3091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3106:3106:3106) (3095:3095:3095))
        (PORT d[0] (2357:2357:2357) (2205:2205:2205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3096:3096:3096))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3096:3096:3096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3096:3096:3096))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3096:3096:3096))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3375:3375:3375) (3323:3323:3323))
        (PORT d[1] (2581:2581:2581) (2650:2650:2650))
        (PORT d[2] (1954:1954:1954) (1886:1886:1886))
        (PORT d[3] (3119:3119:3119) (3104:3104:3104))
        (PORT d[4] (5426:5426:5426) (5263:5263:5263))
        (PORT d[5] (755:755:755) (753:753:753))
        (PORT d[6] (725:725:725) (728:728:728))
        (PORT d[7] (774:774:774) (773:773:773))
        (PORT d[8] (2636:2636:2636) (2565:2565:2565))
        (PORT d[9] (1988:1988:1988) (1950:1950:1950))
        (PORT d[10] (1019:1019:1019) (1010:1010:1010))
        (PORT d[11] (4199:4199:4199) (4060:4060:4060))
        (PORT d[12] (1004:1004:1004) (985:985:985))
        (PORT clk (2205:2205:2205) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (PORT d[0] (1111:1111:1111) (986:986:986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2192:2192:2192))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3880:3880:3880) (3800:3800:3800))
        (PORT clk (3184:3184:3184) (3227:3227:3227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3864:3864:3864) (3777:3777:3777))
        (PORT d[1] (3019:3019:3019) (2991:2991:2991))
        (PORT d[2] (4262:4262:4262) (4145:4145:4145))
        (PORT d[3] (3220:3220:3220) (3265:3265:3265))
        (PORT d[4] (3299:3299:3299) (3226:3226:3226))
        (PORT d[5] (3942:3942:3942) (3907:3907:3907))
        (PORT d[6] (4037:4037:4037) (4022:4022:4022))
        (PORT d[7] (3529:3529:3529) (3559:3559:3559))
        (PORT d[8] (3372:3372:3372) (3349:3349:3349))
        (PORT d[9] (5721:5721:5721) (5585:5585:5585))
        (PORT d[10] (5284:5284:5284) (5197:5197:5197))
        (PORT d[11] (3167:3167:3167) (3169:3169:3169))
        (PORT d[12] (4526:4526:4526) (4218:4218:4218))
        (PORT clk (3181:3181:3181) (3223:3223:3223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2383:2383:2383) (2288:2288:2288))
        (PORT clk (3181:3181:3181) (3223:3223:3223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3184:3184:3184) (3227:3227:3227))
        (PORT d[0] (2926:2926:2926) (2842:2842:2842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3185:3185:3185) (3228:3228:3228))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3185:3185:3185) (3228:3228:3228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3185:3185:3185) (3228:3228:3228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3185:3185:3185) (3228:3228:3228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4619:4619:4619) (4647:4647:4647))
        (PORT d[1] (3085:3085:3085) (3072:3072:3072))
        (PORT d[2] (4700:4700:4700) (4499:4499:4499))
        (PORT d[3] (3545:3545:3545) (3461:3461:3461))
        (PORT d[4] (5419:5419:5419) (5277:5277:5277))
        (PORT d[5] (2544:2544:2544) (2501:2501:2501))
        (PORT d[6] (4560:4560:4560) (4595:4595:4595))
        (PORT d[7] (3331:3331:3331) (3189:3189:3189))
        (PORT d[8] (3287:3287:3287) (3123:3123:3123))
        (PORT d[9] (7164:7164:7164) (7041:7041:7041))
        (PORT d[10] (3821:3821:3821) (3754:3754:3754))
        (PORT d[11] (4239:4239:4239) (4127:4127:4127))
        (PORT d[12] (2995:2995:2995) (2854:2854:2854))
        (PORT clk (2207:2207:2207) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (PORT d[0] (2508:2508:2508) (2382:2382:2382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4543:4543:4543) (4478:4478:4478))
        (PORT clk (3490:3490:3490) (3505:3505:3505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3906:3906:3906) (3858:3858:3858))
        (PORT d[1] (3084:3084:3084) (3090:3090:3090))
        (PORT d[2] (4349:4349:4349) (4276:4276:4276))
        (PORT d[3] (2917:2917:2917) (2984:2984:2984))
        (PORT d[4] (3865:3865:3865) (3880:3880:3880))
        (PORT d[5] (4684:4684:4684) (4680:4680:4680))
        (PORT d[6] (4461:4461:4461) (4469:4469:4469))
        (PORT d[7] (2495:2495:2495) (2533:2533:2533))
        (PORT d[8] (3440:3440:3440) (3475:3475:3475))
        (PORT d[9] (5287:5287:5287) (5248:5248:5248))
        (PORT d[10] (4818:4818:4818) (4716:4716:4716))
        (PORT d[11] (3506:3506:3506) (3524:3524:3524))
        (PORT d[12] (5255:5255:5255) (5186:5186:5186))
        (PORT clk (3487:3487:3487) (3501:3501:3501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2518:2518:2518))
        (PORT clk (3487:3487:3487) (3501:3501:3501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3490:3490:3490) (3505:3505:3505))
        (PORT d[0] (3166:3166:3166) (3093:3093:3093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3491:3491:3491) (3506:3506:3506))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3491:3491:3491) (3506:3506:3506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3491:3491:3491) (3506:3506:3506))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3491:3491:3491) (3506:3506:3506))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5203:5203:5203) (5198:5198:5198))
        (PORT d[1] (2690:2690:2690) (2774:2774:2774))
        (PORT d[2] (3021:3021:3021) (2972:2972:2972))
        (PORT d[3] (4659:4659:4659) (4588:4588:4588))
        (PORT d[4] (5822:5822:5822) (5686:5686:5686))
        (PORT d[5] (4488:4488:4488) (4380:4380:4380))
        (PORT d[6] (5152:5152:5152) (5164:5164:5164))
        (PORT d[7] (5149:5149:5149) (5077:5077:5077))
        (PORT d[8] (4684:4684:4684) (4530:4530:4530))
        (PORT d[9] (6758:6758:6758) (6620:6620:6620))
        (PORT d[10] (3609:3609:3609) (3498:3498:3498))
        (PORT d[11] (4557:4557:4557) (4440:4440:4440))
        (PORT d[12] (5392:5392:5392) (5216:5216:5216))
        (PORT clk (2153:2153:2153) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2144:2144:2144))
        (PORT d[0] (5300:5300:5300) (5125:5125:5125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2139:2139:2139))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3939:3939:3939) (3873:3873:3873))
        (PORT clk (3211:3211:3211) (3243:3243:3243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3917:3917:3917) (3863:3863:3863))
        (PORT d[1] (3393:3393:3393) (3379:3379:3379))
        (PORT d[2] (4413:4413:4413) (4383:4383:4383))
        (PORT d[3] (2308:2308:2308) (2376:2376:2376))
        (PORT d[4] (3658:3658:3658) (3606:3606:3606))
        (PORT d[5] (4295:4295:4295) (4293:4293:4293))
        (PORT d[6] (4551:4551:4551) (4581:4581:4581))
        (PORT d[7] (3192:3192:3192) (3204:3204:3204))
        (PORT d[8] (3285:3285:3285) (3238:3238:3238))
        (PORT d[9] (5317:5317:5317) (5282:5282:5282))
        (PORT d[10] (5177:5177:5177) (5066:5066:5066))
        (PORT d[11] (3502:3502:3502) (3522:3522:3522))
        (PORT d[12] (4928:4928:4928) (4572:4572:4572))
        (PORT clk (3208:3208:3208) (3239:3239:3239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2633:2633:2633) (2556:2556:2556))
        (PORT clk (3208:3208:3208) (3239:3239:3239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3211:3211:3211) (3243:3243:3243))
        (PORT d[0] (2897:2897:2897) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3212:3212:3212) (3244:3244:3244))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3212:3212:3212) (3244:3244:3244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3212:3212:3212) (3244:3244:3244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3212:3212:3212) (3244:3244:3244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4335:4335:4335) (4378:4378:4378))
        (PORT d[1] (2313:2313:2313) (2399:2399:2399))
        (PORT d[2] (5336:5336:5336) (5145:5145:5145))
        (PORT d[3] (3972:3972:3972) (3916:3916:3916))
        (PORT d[4] (5141:5141:5141) (5025:5025:5025))
        (PORT d[5] (3830:3830:3830) (3744:3744:3744))
        (PORT d[6] (4520:4520:4520) (4553:4553:4553))
        (PORT d[7] (4518:4518:4518) (4467:4467:4467))
        (PORT d[8] (4004:4004:4004) (3864:3864:3864))
        (PORT d[9] (5832:5832:5832) (5751:5751:5751))
        (PORT d[10] (3710:3710:3710) (3589:3589:3589))
        (PORT d[11] (3849:3849:3849) (3750:3750:3750))
        (PORT d[12] (4714:4714:4714) (4557:4557:4557))
        (PORT clk (2193:2193:2193) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2183:2183:2183))
        (PORT d[0] (5263:5263:5263) (5070:5070:5070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2178:2178:2178))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2754:2754:2754) (2500:2500:2500))
        (PORT datab (3160:3160:3160) (2960:2960:2960))
        (PORT datac (1004:1004:1004) (1024:1024:1024))
        (PORT datad (1026:1026:1026) (1033:1033:1033))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (880:880:880))
        (PORT datab (1073:1073:1073) (1068:1068:1068))
        (PORT datac (2274:2274:2274) (2215:2215:2215))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4213:4213:4213) (4132:4132:4132))
        (PORT clk (3327:3327:3327) (3290:3290:3290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3557:3557:3557) (3482:3482:3482))
        (PORT d[1] (3572:3572:3572) (3523:3523:3523))
        (PORT d[2] (4679:4679:4679) (4632:4632:4632))
        (PORT d[3] (2476:2476:2476) (2505:2505:2505))
        (PORT d[4] (3415:3415:3415) (3376:3376:3376))
        (PORT d[5] (4278:4278:4278) (4270:4270:4270))
        (PORT d[6] (4475:4475:4475) (4500:4500:4500))
        (PORT d[7] (3202:3202:3202) (3246:3246:3246))
        (PORT d[8] (2915:2915:2915) (2861:2861:2861))
        (PORT d[9] (5312:5312:5312) (5265:5265:5265))
        (PORT d[10] (5798:5798:5798) (5657:5657:5657))
        (PORT d[11] (3627:3627:3627) (3568:3568:3568))
        (PORT d[12] (4904:4904:4904) (4524:4524:4524))
        (PORT clk (3324:3324:3324) (3286:3286:3286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2554:2554:2554) (2536:2536:2536))
        (PORT clk (3324:3324:3324) (3286:3286:3286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3327:3327:3327) (3290:3290:3290))
        (PORT d[0] (3097:3097:3097) (3090:3090:3090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3328:3328:3328) (3291:3291:3291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3328:3328:3328) (3291:3291:3291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3328:3328:3328) (3291:3291:3291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3328:3328:3328) (3291:3291:3291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3868:3868:3868) (3893:3893:3893))
        (PORT d[1] (2505:2505:2505) (2557:2557:2557))
        (PORT d[2] (4310:4310:4310) (4153:4153:4153))
        (PORT d[3] (3303:3303:3303) (3270:3270:3270))
        (PORT d[4] (4482:4482:4482) (4392:4392:4392))
        (PORT d[5] (2918:2918:2918) (2895:2895:2895))
        (PORT d[6] (3872:3872:3872) (3921:3921:3921))
        (PORT d[7] (4113:4113:4113) (4064:4064:4064))
        (PORT d[8] (3971:3971:3971) (3822:3822:3822))
        (PORT d[9] (5879:5879:5879) (5795:5795:5795))
        (PORT d[10] (3452:3452:3452) (3353:3353:3353))
        (PORT d[11] (3205:3205:3205) (3115:3115:3115))
        (PORT d[12] (4068:4068:4068) (3922:3922:3922))
        (PORT clk (2211:2211:2211) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (PORT d[0] (3067:3067:3067) (2909:2909:2909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2196:2196:2196))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4160:4160:4160) (4056:4056:4056))
        (PORT clk (3057:3057:3057) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5438:5438:5438) (5488:5488:5488))
        (PORT d[1] (2953:2953:2953) (2930:2930:2930))
        (PORT d[2] (3279:3279:3279) (3195:3195:3195))
        (PORT d[3] (2965:2965:2965) (3035:3035:3035))
        (PORT d[4] (4346:4346:4346) (4295:4295:4295))
        (PORT d[5] (4240:4240:4240) (4217:4217:4217))
        (PORT d[6] (3415:3415:3415) (3401:3401:3401))
        (PORT d[7] (2461:2461:2461) (2469:2469:2469))
        (PORT d[8] (2937:2937:2937) (2902:2902:2902))
        (PORT d[9] (4736:4736:4736) (4625:4625:4625))
        (PORT d[10] (4756:4756:4756) (4610:4610:4610))
        (PORT d[11] (3526:3526:3526) (3557:3557:3557))
        (PORT d[12] (5358:5358:5358) (5184:5184:5184))
        (PORT clk (3054:3054:3054) (3052:3052:3052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2078:2078:2078) (1899:1899:1899))
        (PORT clk (3054:3054:3054) (3052:3052:3052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3057:3057:3057) (3056:3056:3056))
        (PORT d[0] (2621:2621:2621) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3058:3058:3058) (3057:3057:3057))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3058:3058:3058) (3057:3057:3057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3058:3058:3058) (3057:3057:3057))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3058:3058:3058) (3057:3057:3057))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4718:4718:4718) (4533:4533:4533))
        (PORT d[1] (2588:2588:2588) (2657:2657:2657))
        (PORT d[2] (1643:1643:1643) (1583:1583:1583))
        (PORT d[3] (3187:3187:3187) (3170:3170:3170))
        (PORT d[4] (5393:5393:5393) (5231:5231:5231))
        (PORT d[5] (1114:1114:1114) (1099:1099:1099))
        (PORT d[6] (1372:1372:1372) (1334:1334:1334))
        (PORT d[7] (1062:1062:1062) (1056:1056:1056))
        (PORT d[8] (2303:2303:2303) (2245:2245:2245))
        (PORT d[9] (2317:2317:2317) (2273:2273:2273))
        (PORT d[10] (1642:1642:1642) (1593:1593:1593))
        (PORT d[11] (3788:3788:3788) (3656:3656:3656))
        (PORT d[12] (1332:1332:1332) (1304:1304:1304))
        (PORT clk (2192:2192:2192) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (PORT d[0] (1138:1138:1138) (1022:1022:1022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2178:2178:2178))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4267:4267:4267) (4217:4217:4217))
        (PORT clk (3554:3554:3554) (3605:3605:3605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3936:3936:3936) (3883:3883:3883))
        (PORT d[1] (3092:3092:3092) (3098:3098:3098))
        (PORT d[2] (3978:3978:3978) (3912:3912:3912))
        (PORT d[3] (2970:2970:2970) (3028:3028:3028))
        (PORT d[4] (3725:3725:3725) (3729:3729:3729))
        (PORT d[5] (4342:4342:4342) (4353:4353:4353))
        (PORT d[6] (4147:4147:4147) (4158:4158:4158))
        (PORT d[7] (2478:2478:2478) (2516:2516:2516))
        (PORT d[8] (3441:3441:3441) (3475:3475:3475))
        (PORT d[9] (5586:5586:5586) (5524:5524:5524))
        (PORT d[10] (4548:4548:4548) (4458:4458:4458))
        (PORT d[11] (3157:3157:3157) (3181:3181:3181))
        (PORT d[12] (5231:5231:5231) (5158:5158:5158))
        (PORT clk (3551:3551:3551) (3601:3601:3601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2330:2330:2330) (2258:2258:2258))
        (PORT clk (3551:3551:3551) (3601:3601:3601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3554:3554:3554) (3605:3605:3605))
        (PORT d[0] (2902:2902:2902) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3555:3555:3555) (3606:3606:3606))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3555:3555:3555) (3606:3606:3606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3555:3555:3555) (3606:3606:3606))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3555:3555:3555) (3606:3606:3606))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5234:5234:5234) (5227:5227:5227))
        (PORT d[1] (2687:2687:2687) (2774:2774:2774))
        (PORT d[2] (6231:6231:6231) (5991:5991:5991))
        (PORT d[3] (5272:5272:5272) (5167:5167:5167))
        (PORT d[4] (6123:6123:6123) (5969:5969:5969))
        (PORT d[5] (4749:4749:4749) (4630:4630:4630))
        (PORT d[6] (5491:5491:5491) (5488:5488:5488))
        (PORT d[7] (5478:5478:5478) (5382:5382:5382))
        (PORT d[8] (4971:4971:4971) (4796:4796:4796))
        (PORT d[9] (6734:6734:6734) (6597:6597:6597))
        (PORT d[10] (3906:3906:3906) (3778:3778:3778))
        (PORT d[11] (4543:4543:4543) (4422:4422:4422))
        (PORT d[12] (5377:5377:5377) (5202:5202:5202))
        (PORT clk (2137:2137:2137) (2126:2126:2126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2126:2126:2126))
        (PORT d[0] (1834:1834:1834) (1738:1738:1738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2127:2127:2127))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2127:2127:2127))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2127:2127:2127))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2121:2121:2121))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4284:4284:4284) (4213:4213:4213))
        (PORT clk (3063:3063:3063) (3052:3052:3052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3372:3372:3372) (3256:3256:3256))
        (PORT d[1] (3255:3255:3255) (3233:3233:3233))
        (PORT d[2] (4038:4038:4038) (3995:3995:3995))
        (PORT d[3] (2195:2195:2195) (2236:2236:2236))
        (PORT d[4] (2911:2911:2911) (2834:2834:2834))
        (PORT d[5] (4429:4429:4429) (4344:4344:4344))
        (PORT d[6] (4064:4064:4064) (4050:4050:4050))
        (PORT d[7] (3060:3060:3060) (3081:3081:3081))
        (PORT d[8] (2729:2729:2729) (2731:2731:2731))
        (PORT d[9] (5194:5194:5194) (5116:5116:5116))
        (PORT d[10] (4908:4908:4908) (4822:4822:4822))
        (PORT d[11] (2750:2750:2750) (2751:2751:2751))
        (PORT d[12] (3592:3592:3592) (3347:3347:3347))
        (PORT clk (3060:3060:3060) (3048:3048:3048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2399:2399:2399) (2331:2331:2331))
        (PORT clk (3060:3060:3060) (3048:3048:3048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3063:3063:3063) (3052:3052:3052))
        (PORT d[0] (2942:2942:2942) (2885:2885:2885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3053:3053:3053))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3053:3053:3053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3053:3053:3053))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3053:3053:3053))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3942:3942:3942) (3988:3988:3988))
        (PORT d[1] (2216:2216:2216) (2256:2256:2256))
        (PORT d[2] (4008:4008:4008) (3820:3820:3820))
        (PORT d[3] (3235:3235:3235) (3163:3163:3163))
        (PORT d[4] (4474:4474:4474) (4386:4386:4386))
        (PORT d[5] (3166:3166:3166) (3124:3124:3124))
        (PORT d[6] (4174:4174:4174) (4209:4209:4209))
        (PORT d[7] (4322:4322:4322) (4210:4210:4210))
        (PORT d[8] (3335:3335:3335) (3181:3181:3181))
        (PORT d[9] (6369:6369:6369) (6249:6249:6249))
        (PORT d[10] (3476:3476:3476) (3419:3419:3419))
        (PORT d[11] (3810:3810:3810) (3696:3696:3696))
        (PORT d[12] (3333:3333:3333) (3179:3179:3179))
        (PORT clk (2228:2228:2228) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2216:2216:2216))
        (PORT d[0] (2787:2787:2787) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2262:2262:2262) (2085:2085:2085))
        (PORT datab (2844:2844:2844) (2720:2720:2720))
        (PORT datac (1013:1013:1013) (1035:1035:1035))
        (PORT datad (1022:1022:1022) (1029:1029:1029))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3217:3217:3217) (3028:3028:3028))
        (PORT datab (1049:1049:1049) (1060:1060:1060))
        (PORT datac (948:948:948) (868:868:868))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4717:4717:4717) (4665:4665:4665))
        (PORT clk (3403:3403:3403) (3414:3414:3414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4489:4489:4489) (4394:4394:4394))
        (PORT d[1] (3011:3011:3011) (3000:3000:3000))
        (PORT d[2] (3537:3537:3537) (3431:3431:3431))
        (PORT d[3] (2656:2656:2656) (2751:2751:2751))
        (PORT d[4] (3399:3399:3399) (3375:3375:3375))
        (PORT d[5] (4914:4914:4914) (4867:4867:4867))
        (PORT d[6] (3785:3785:3785) (3774:3774:3774))
        (PORT d[7] (2837:2837:2837) (2853:2853:2853))
        (PORT d[8] (3981:3981:3981) (3969:3969:3969))
        (PORT d[9] (4817:4817:4817) (4722:4722:4722))
        (PORT d[10] (4597:4597:4597) (4509:4509:4509))
        (PORT d[11] (3648:3648:3648) (3710:3710:3710))
        (PORT d[12] (5309:5309:5309) (5134:5134:5134))
        (PORT clk (3400:3400:3400) (3410:3410:3410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (1872:1872:1872))
        (PORT clk (3400:3400:3400) (3410:3410:3410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3403:3403:3403) (3414:3414:3414))
        (PORT d[0] (2513:2513:2513) (2426:2426:2426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3404:3404:3404) (3415:3415:3415))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3404:3404:3404) (3415:3415:3415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3404:3404:3404) (3415:3415:3415))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3404:3404:3404) (3415:3415:3415))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3992:3992:3992) (3899:3899:3899))
        (PORT d[1] (2938:2938:2938) (2989:2989:2989))
        (PORT d[2] (3348:3348:3348) (3279:3279:3279))
        (PORT d[3] (2211:2211:2211) (2252:2252:2252))
        (PORT d[4] (6098:6098:6098) (5937:5937:5937))
        (PORT d[5] (4003:4003:4003) (3960:3960:3960))
        (PORT d[6] (4535:4535:4535) (4578:4578:4578))
        (PORT d[7] (2677:2677:2677) (2559:2559:2559))
        (PORT d[8] (4240:4240:4240) (4046:4046:4046))
        (PORT d[9] (6617:6617:6617) (6429:6429:6429))
        (PORT d[10] (2081:2081:2081) (1985:1985:1985))
        (PORT d[11] (5230:5230:5230) (5086:5086:5086))
        (PORT d[12] (3693:3693:3693) (3542:3542:3542))
        (PORT clk (2171:2171:2171) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2161:2161:2161))
        (PORT d[0] (1292:1292:1292) (1234:1234:1234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2156:2156:2156))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3479:3479:3479) (3368:3368:3368))
        (PORT clk (2621:2621:2621) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3121:3121:3121) (3031:3031:3031))
        (PORT d[1] (3233:3233:3233) (3186:3186:3186))
        (PORT d[2] (4672:4672:4672) (4545:4545:4545))
        (PORT d[3] (2445:2445:2445) (2478:2478:2478))
        (PORT d[4] (2919:2919:2919) (2841:2841:2841))
        (PORT d[5] (3910:3910:3910) (3864:3864:3864))
        (PORT d[6] (3650:3650:3650) (3642:3642:3642))
        (PORT d[7] (3163:3163:3163) (3226:3226:3226))
        (PORT d[8] (2233:2233:2233) (2183:2183:2183))
        (PORT d[9] (6129:6129:6129) (5974:5974:5974))
        (PORT d[10] (5106:5106:5106) (4979:4979:4979))
        (PORT d[11] (2662:2662:2662) (2632:2632:2632))
        (PORT d[12] (3017:3017:3017) (2797:2797:2797))
        (PORT clk (2618:2618:2618) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (1853:1853:1853))
        (PORT clk (2618:2618:2618) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2621:2621:2621) (2580:2580:2580))
        (PORT d[0] (2504:2504:2504) (2407:2407:2407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2622:2622:2622) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2622:2622:2622) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2622:2622:2622) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2622:2622:2622) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3104:3104:3104) (2981:2981:2981))
        (PORT d[1] (2375:2375:2375) (2385:2385:2385))
        (PORT d[2] (2885:2885:2885) (2774:2774:2774))
        (PORT d[3] (2921:2921:2921) (2862:2862:2862))
        (PORT d[4] (3538:3538:3538) (3445:3445:3445))
        (PORT d[5] (2518:2518:2518) (2462:2462:2462))
        (PORT d[6] (3426:3426:3426) (3459:3459:3459))
        (PORT d[7] (4178:4178:4178) (4151:4151:4151))
        (PORT d[8] (2616:2616:2616) (2527:2527:2527))
        (PORT d[9] (5702:5702:5702) (5578:5578:5578))
        (PORT d[10] (3991:3991:3991) (3894:3894:3894))
        (PORT d[11] (2784:2784:2784) (2642:2642:2642))
        (PORT d[12] (4088:4088:4088) (4108:4108:4108))
        (PORT clk (2249:2249:2249) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2239:2239:2239))
        (PORT d[0] (2608:2608:2608) (2423:2423:2423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2234:2234:2234))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3928:3928:3928) (3874:3874:3874))
        (PORT clk (3139:3139:3139) (3171:3171:3171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3792:3792:3792) (3666:3666:3666))
        (PORT d[1] (4112:4112:4112) (4043:4043:4043))
        (PORT d[2] (4016:4016:4016) (3963:3963:3963))
        (PORT d[3] (1894:1894:1894) (1942:1942:1942))
        (PORT d[4] (3316:3316:3316) (3241:3241:3241))
        (PORT d[5] (3911:3911:3911) (3876:3876:3876))
        (PORT d[6] (4030:4030:4030) (4015:4015:4015))
        (PORT d[7] (3515:3515:3515) (3545:3545:3545))
        (PORT d[8] (3390:3390:3390) (3366:3366:3366))
        (PORT d[9] (5735:5735:5735) (5599:5599:5599))
        (PORT d[10] (4889:4889:4889) (4786:4786:4786))
        (PORT d[11] (3121:3121:3121) (3122:3122:3122))
        (PORT d[12] (4545:4545:4545) (4235:4235:4235))
        (PORT clk (3136:3136:3136) (3167:3167:3167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2987:2987:2987) (2885:2885:2885))
        (PORT clk (3136:3136:3136) (3167:3167:3167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3139:3139:3139) (3171:3171:3171))
        (PORT d[0] (3531:3531:3531) (3440:3440:3440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3140:3140:3140) (3172:3172:3172))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3140:3140:3140) (3172:3172:3172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3140:3140:3140) (3172:3172:3172))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3140:3140:3140) (3172:3172:3172))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4581:4581:4581) (4592:4592:4592))
        (PORT d[1] (3116:3116:3116) (3112:3112:3112))
        (PORT d[2] (4383:4383:4383) (4193:4193:4193))
        (PORT d[3] (3570:3570:3570) (3493:3493:3493))
        (PORT d[4] (5116:5116:5116) (4992:4992:4992))
        (PORT d[5] (2220:2220:2220) (2188:2188:2188))
        (PORT d[6] (4535:4535:4535) (4570:4570:4570))
        (PORT d[7] (2975:2975:2975) (2841:2841:2841))
        (PORT d[8] (3321:3321:3321) (3166:3166:3166))
        (PORT d[9] (6779:6779:6779) (6660:6660:6660))
        (PORT d[10] (3513:3513:3513) (3462:3462:3462))
        (PORT d[11] (4232:4232:4232) (4120:4120:4120))
        (PORT d[12] (3039:3039:3039) (2901:2901:2901))
        (PORT clk (2211:2211:2211) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (PORT d[0] (3087:3087:3087) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2195:2195:2195))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5029:5029:5029) (4973:4973:4973))
        (PORT clk (3259:3259:3259) (3320:3320:3320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3827:3827:3827) (3740:3740:3740))
        (PORT d[1] (4398:4398:4398) (4365:4365:4365))
        (PORT d[2] (3941:3941:3941) (3834:3834:3834))
        (PORT d[3] (2899:2899:2899) (2961:2961:2961))
        (PORT d[4] (4365:4365:4365) (4307:4307:4307))
        (PORT d[5] (4311:4311:4311) (4285:4285:4285))
        (PORT d[6] (3798:3798:3798) (3784:3784:3784))
        (PORT d[7] (3014:3014:3014) (3007:3007:3007))
        (PORT d[8] (3694:3694:3694) (3677:3677:3677))
        (PORT d[9] (5047:5047:5047) (4929:4929:4929))
        (PORT d[10] (4547:4547:4547) (4459:4459:4459))
        (PORT d[11] (2968:2968:2968) (3068:3068:3068))
        (PORT d[12] (6008:6008:6008) (5811:5811:5811))
        (PORT clk (3256:3256:3256) (3316:3316:3316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2497:2497:2497) (2449:2449:2449))
        (PORT clk (3256:3256:3256) (3316:3316:3316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3259:3259:3259) (3320:3320:3320))
        (PORT d[0] (3030:3030:3030) (3005:3005:3005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3260:3260:3260) (3321:3321:3321))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3260:3260:3260) (3321:3321:3321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3260:3260:3260) (3321:3321:3321))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3260:3260:3260) (3321:3321:3321))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5004:5004:5004) (5027:5027:5027))
        (PORT d[1] (2605:2605:2605) (2668:2668:2668))
        (PORT d[2] (5040:5040:5040) (4823:4823:4823))
        (PORT d[3] (4508:4508:4508) (4381:4381:4381))
        (PORT d[4] (5811:5811:5811) (5663:5663:5663))
        (PORT d[5] (2174:2174:2174) (2133:2133:2133))
        (PORT d[6] (5258:5258:5258) (5282:5282:5282))
        (PORT d[7] (3693:3693:3693) (3537:3537:3537))
        (PORT d[8] (3922:3922:3922) (3733:3733:3733))
        (PORT d[9] (6928:6928:6928) (6726:6726:6726))
        (PORT d[10] (4153:4153:4153) (4077:4077:4077))
        (PORT d[11] (4506:4506:4506) (4379:4379:4379))
        (PORT d[12] (3354:3354:3354) (3214:3214:3214))
        (PORT clk (2171:2171:2171) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2161:2161:2161))
        (PORT d[0] (1889:1889:1889) (1834:1834:1834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2156:2156:2156))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2235:2235:2235) (2152:2152:2152))
        (PORT datab (1898:1898:1898) (1821:1821:1821))
        (PORT datac (1003:1003:1003) (1023:1023:1023))
        (PORT datad (1027:1027:1027) (1034:1034:1034))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1575:1575:1575) (1490:1490:1490))
        (PORT datab (2178:2178:2178) (2035:2035:2035))
        (PORT datac (1006:1006:1006) (1026:1026:1026))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1025:1025:1025) (1016:1016:1016))
        (PORT datac (1349:1349:1349) (1323:1323:1323))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4360:4360:4360) (4328:4328:4328))
        (PORT clk (3477:3477:3477) (3520:3520:3520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4151:4151:4151) (4067:4067:4067))
        (PORT d[1] (3382:3382:3382) (3356:3356:3356))
        (PORT d[2] (3950:3950:3950) (3876:3876:3876))
        (PORT d[3] (3012:3012:3012) (3113:3113:3113))
        (PORT d[4] (4499:4499:4499) (4497:4497:4497))
        (PORT d[5] (4612:4612:4612) (4581:4581:4581))
        (PORT d[6] (3134:3134:3134) (3131:3131:3131))
        (PORT d[7] (3731:3731:3731) (3724:3724:3724))
        (PORT d[8] (3689:3689:3689) (3693:3693:3693))
        (PORT d[9] (5515:5515:5515) (5431:5431:5431))
        (PORT d[10] (5277:5277:5277) (5195:5195:5195))
        (PORT d[11] (2974:2974:2974) (3075:3075:3075))
        (PORT d[12] (3417:3417:3417) (3466:3466:3466))
        (PORT clk (3474:3474:3474) (3516:3516:3516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (2744:2744:2744))
        (PORT clk (3474:3474:3474) (3516:3516:3516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3477:3477:3477) (3520:3520:3520))
        (PORT d[0] (3119:3119:3119) (3022:3022:3022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3478:3478:3478) (3521:3521:3521))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3478:3478:3478) (3521:3521:3521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3478:3478:3478) (3521:3521:3521))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3478:3478:3478) (3521:3521:3521))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3371:3371:3371) (3305:3305:3305))
        (PORT d[1] (3711:3711:3711) (3817:3817:3817))
        (PORT d[2] (2986:2986:2986) (2910:2910:2910))
        (PORT d[3] (2571:2571:2571) (2590:2590:2590))
        (PORT d[4] (4785:4785:4785) (4901:4901:4901))
        (PORT d[5] (3708:3708:3708) (3680:3680:3680))
        (PORT d[6] (4218:4218:4218) (4275:4275:4275))
        (PORT d[7] (3046:3046:3046) (2915:2915:2915))
        (PORT d[8] (4611:4611:4611) (4660:4660:4660))
        (PORT d[9] (6316:6316:6316) (6141:6141:6141))
        (PORT d[10] (2095:2095:2095) (2004:2004:2004))
        (PORT d[11] (5586:5586:5586) (5532:5532:5532))
        (PORT d[12] (3821:3821:3821) (3847:3847:3847))
        (PORT clk (2203:2203:2203) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2191:2191:2191))
        (PORT d[0] (3139:3139:3139) (2874:2874:2874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4164:4164:4164) (4074:4074:4074))
        (PORT clk (3142:3142:3142) (3163:3163:3163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5051:5051:5051) (5110:5110:5110))
        (PORT d[1] (3006:3006:3006) (2987:2987:2987))
        (PORT d[2] (4317:4317:4317) (4225:4225:4225))
        (PORT d[3] (3377:3377:3377) (3487:3487:3487))
        (PORT d[4] (4004:4004:4004) (3958:3958:3958))
        (PORT d[5] (4247:4247:4247) (4219:4219:4219))
        (PORT d[6] (3086:3086:3086) (3078:3078:3078))
        (PORT d[7] (2809:2809:2809) (2806:2806:2806))
        (PORT d[8] (4403:4403:4403) (4421:4421:4421))
        (PORT d[9] (4943:4943:4943) (4653:4653:4653))
        (PORT d[10] (5107:5107:5107) (4953:4953:4953))
        (PORT d[11] (2860:2860:2860) (2906:2906:2906))
        (PORT d[12] (4711:4711:4711) (4569:4569:4569))
        (PORT clk (3139:3139:3139) (3159:3159:3159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1798:1798:1798) (1648:1648:1648))
        (PORT clk (3139:3139:3139) (3159:3159:3159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3142:3142:3142) (3163:3163:3163))
        (PORT d[0] (2341:2341:2341) (2202:2202:2202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3143:3143:3143) (3164:3164:3164))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3143:3143:3143) (3164:3164:3164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3143:3143:3143) (3164:3164:3164))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3143:3143:3143) (3164:3164:3164))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3350:3350:3350) (3295:3295:3295))
        (PORT d[1] (2272:2272:2272) (2338:2338:2338))
        (PORT d[2] (2254:2254:2254) (2159:2159:2159))
        (PORT d[3] (2811:2811:2811) (2812:2812:2812))
        (PORT d[4] (5365:5365:5365) (5422:5422:5422))
        (PORT d[5] (1077:1077:1077) (1067:1067:1067))
        (PORT d[6] (3761:3761:3761) (3783:3783:3783))
        (PORT d[7] (1149:1149:1149) (1146:1146:1146))
        (PORT d[8] (1943:1943:1943) (1894:1894:1894))
        (PORT d[9] (1643:1643:1643) (1609:1609:1609))
        (PORT d[10] (1327:1327:1327) (1293:1293:1293))
        (PORT d[11] (6188:6188:6188) (6104:6104:6104))
        (PORT d[12] (1316:1316:1316) (1287:1287:1287))
        (PORT clk (2221:2221:2221) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2213:2213:2213))
        (PORT d[0] (1096:1096:1096) (978:978:978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2208:2208:2208))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4740:4740:4740) (4701:4701:4701))
        (PORT clk (3281:3281:3281) (3345:3345:3345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3519:3519:3519) (3437:3437:3437))
        (PORT d[1] (4074:4074:4074) (4049:4049:4049))
        (PORT d[2] (3563:3563:3563) (3459:3459:3459))
        (PORT d[3] (2657:2657:2657) (2749:2749:2749))
        (PORT d[4] (4047:4047:4047) (4003:4003:4003))
        (PORT d[5] (4931:4931:4931) (4885:4885:4885))
        (PORT d[6] (3829:3829:3829) (3818:3818:3818))
        (PORT d[7] (2991:2991:2991) (2978:2978:2978))
        (PORT d[8] (3402:3402:3402) (3407:3407:3407))
        (PORT d[9] (4780:4780:4780) (4676:4676:4676))
        (PORT d[10] (4548:4548:4548) (4460:4460:4460))
        (PORT d[11] (3962:3962:3962) (4008:4008:4008))
        (PORT d[12] (5642:5642:5642) (5459:5459:5459))
        (PORT clk (3278:3278:3278) (3341:3341:3341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2591:2591:2591) (2454:2454:2454))
        (PORT clk (3278:3278:3278) (3341:3341:3341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3281:3281:3281) (3345:3345:3345))
        (PORT d[0] (3134:3134:3134) (3008:3008:3008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3282:3282:3282) (3346:3346:3346))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3282:3282:3282) (3346:3346:3346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3282:3282:3282) (3346:3346:3346))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3282:3282:3282) (3346:3346:3346))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4012:4012:4012) (3921:3921:3921))
        (PORT d[1] (2614:2614:2614) (2684:2684:2684))
        (PORT d[2] (3302:3302:3302) (3232:3232:3232))
        (PORT d[3] (2255:2255:2255) (2298:2298:2298))
        (PORT d[4] (6101:6101:6101) (5938:5938:5938))
        (PORT d[5] (3216:3216:3216) (3152:3152:3152))
        (PORT d[6] (4867:4867:4867) (4894:4894:4894))
        (PORT d[7] (2124:2124:2124) (2032:2032:2032))
        (PORT d[8] (3916:3916:3916) (3734:3734:3734))
        (PORT d[9] (6624:6624:6624) (6436:6436:6436))
        (PORT d[10] (4133:4133:4133) (4052:4052:4052))
        (PORT d[11] (4888:4888:4888) (4752:4752:4752))
        (PORT d[12] (3377:3377:3377) (3239:3239:3239))
        (PORT clk (2154:2154:2154) (2143:2143:2143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2143:2143:2143))
        (PORT d[0] (2472:2472:2472) (2365:2365:2365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2138:2138:2138))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3829:3829:3829) (3758:3758:3758))
        (PORT clk (3084:3084:3084) (3074:3074:3074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5427:5427:5427) (5489:5489:5489))
        (PORT d[1] (3688:3688:3688) (3651:3651:3651))
        (PORT d[2] (3173:3173:3173) (3078:3078:3078))
        (PORT d[3] (3694:3694:3694) (3788:3788:3788))
        (PORT d[4] (4339:4339:4339) (4288:4288:4288))
        (PORT d[5] (3896:3896:3896) (3881:3881:3881))
        (PORT d[6] (3407:3407:3407) (3392:3392:3392))
        (PORT d[7] (2496:2496:2496) (2504:2504:2504))
        (PORT d[8] (4713:4713:4713) (4716:4716:4716))
        (PORT d[9] (5243:5243:5243) (4939:4939:4939))
        (PORT d[10] (4770:4770:4770) (4627:4627:4627))
        (PORT d[11] (3486:3486:3486) (3517:3517:3517))
        (PORT d[12] (5033:5033:5033) (4879:4879:4879))
        (PORT clk (3081:3081:3081) (3070:3070:3070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1455:1455:1455) (1307:1307:1307))
        (PORT clk (3081:3081:3081) (3070:3070:3070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3084:3084:3084) (3074:3074:3074))
        (PORT d[0] (1998:1998:1998) (1861:1861:1861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3085:3085:3085) (3075:3075:3075))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3085:3085:3085) (3075:3075:3075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3085:3085:3085) (3075:3075:3075))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3085:3085:3085) (3075:3075:3075))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3658:3658:3658) (3590:3590:3590))
        (PORT d[1] (2601:2601:2601) (2668:2668:2668))
        (PORT d[2] (1575:1575:1575) (1509:1509:1509))
        (PORT d[3] (3132:3132:3132) (3116:3116:3116))
        (PORT d[4] (5426:5426:5426) (5263:5263:5263))
        (PORT d[5] (1069:1069:1069) (1055:1055:1055))
        (PORT d[6] (1327:1327:1327) (1290:1290:1290))
        (PORT d[7] (1048:1048:1048) (1042:1042:1042))
        (PORT d[8] (2616:2616:2616) (2547:2547:2547))
        (PORT d[9] (2291:2291:2291) (2241:2241:2241))
        (PORT d[10] (1592:1592:1592) (1535:1535:1535))
        (PORT d[11] (4166:4166:4166) (4026:4026:4026))
        (PORT d[12] (1349:1349:1349) (1319:1319:1319))
        (PORT clk (2199:2199:2199) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2191:2191:2191))
        (PORT d[0] (1350:1350:1350) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2186:2186:2186))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1665:1665:1665) (1511:1511:1511))
        (PORT datab (1069:1069:1069) (1064:1064:1064))
        (PORT datac (1016:1016:1016) (1040:1040:1040))
        (PORT datad (579:579:579) (525:525:525))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1643:1643:1643) (1515:1515:1515))
        (PORT datab (1071:1071:1071) (1066:1066:1066))
        (PORT datac (878:878:878) (807:807:807))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1024:1024:1024) (1014:1014:1014))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|b\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1163:1163:1163) (1182:1182:1182))
        (PORT datab (298:298:298) (362:362:362))
        (PORT datac (1135:1135:1135) (1171:1171:1171))
        (PORT datad (859:859:859) (805:805:805))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|center_blue\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (702:702:702) (676:676:676))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|always1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (778:778:778))
        (PORT datab (1006:1006:1006) (975:975:975))
        (PORT datac (732:732:732) (747:747:747))
        (PORT datad (668:668:668) (665:665:665))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|always1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (643:643:643))
        (PORT datab (243:243:243) (269:269:269))
        (PORT datac (731:731:731) (758:758:758))
        (PORT datad (555:555:555) (500:500:500))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|always1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (700:700:700))
        (PORT datab (788:788:788) (818:818:818))
        (PORT datac (665:665:665) (662:662:662))
        (PORT datad (960:960:960) (938:938:938))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|always1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (616:616:616) (571:571:571))
        (PORT datac (2013:2013:2013) (1878:1878:1878))
        (PORT datad (550:550:550) (505:505:505))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_blue\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1596:1596:1596) (1509:1509:1509))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_blue\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT asdata (1263:1263:1263) (1195:1195:1195))
        (PORT ena (1306:1306:1306) (1238:1238:1238))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_green\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1934:1934:1934))
        (PORT asdata (1254:1254:1254) (1188:1188:1188))
        (PORT ena (1603:1603:1603) (1526:1526:1526))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_green\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1934:1934:1934))
        (PORT asdata (1170:1170:1170) (1088:1088:1088))
        (PORT ena (1603:1603:1603) (1526:1526:1526))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|center_blue\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (664:664:664) (639:639:639))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_blue\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1605:1605:1605) (1519:1519:1519))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1389:1389:1389))
        (PORT datab (1266:1266:1266) (1217:1217:1217))
        (PORT datac (1288:1288:1288) (1247:1247:1247))
        (PORT datad (1138:1138:1138) (1092:1092:1092))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|center_green\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (891:891:891) (826:826:826))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_green\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1605:1605:1605) (1519:1519:1519))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_blue\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1936:1936:1936))
        (PORT asdata (580:580:580) (605:605:605))
        (PORT ena (1809:1809:1809) (1688:1688:1688))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datac (1326:1326:1326) (1328:1328:1328))
        (PORT datad (1168:1168:1168) (1097:1097:1097))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_pixel\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1938:1938:1938))
        (PORT asdata (1558:1558:1558) (1487:1487:1487))
        (PORT ena (1649:1649:1649) (1570:1570:1570))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_pixel\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1599:1599:1599) (1508:1508:1508))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1498:1498:1498) (1428:1428:1428))
        (PORT datab (1280:1280:1280) (1232:1232:1232))
        (PORT datac (1445:1445:1445) (1378:1378:1378))
        (PORT datad (1481:1481:1481) (1414:1414:1414))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_pixel\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1599:1599:1599) (1508:1508:1508))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1358:1358:1358) (1360:1360:1360))
        (PORT datab (718:718:718) (676:676:676))
        (PORT datac (1521:1521:1521) (1474:1474:1474))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|center_pixel\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (688:688:688) (664:664:664))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_pixel\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1603:1603:1603) (1526:1526:1526))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_green\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1938:1938:1938))
        (PORT asdata (1281:1281:1281) (1220:1220:1220))
        (PORT ena (1649:1649:1649) (1570:1570:1570))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|LessThan2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1234:1234:1234) (1202:1202:1202))
        (PORT datad (970:970:970) (953:953:953))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1278:1278:1278) (1236:1236:1236))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (208:208:208) (236:236:236))
        (PORT datad (969:969:969) (951:951:951))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|max_val\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1283:1283:1283) (1242:1242:1242))
        (PORT datab (264:264:264) (301:301:301))
        (PORT datad (973:973:973) (956:956:956))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1429:1429:1429))
        (PORT datab (1505:1505:1505) (1444:1444:1444))
        (PORT datac (1246:1246:1246) (1205:1205:1205))
        (PORT datad (1260:1260:1260) (1216:1216:1216))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1415:1415:1415))
        (PORT datab (1570:1570:1570) (1511:1511:1511))
        (PORT datad (594:594:594) (542:542:542))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|LessThan4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (938:938:938) (865:865:865))
        (PORT datac (937:937:937) (919:919:919))
        (PORT datad (1199:1199:1199) (1165:1165:1165))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1644:1644:1644) (1633:1633:1633))
        (PORT datab (1266:1266:1266) (1203:1203:1203))
        (PORT datac (1464:1464:1464) (1396:1396:1396))
        (PORT datad (977:977:977) (961:961:961))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1176:1176:1176))
        (PORT datac (1770:1770:1770) (1695:1695:1695))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1115:1115:1115))
        (PORT datab (225:225:225) (256:256:256))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1201:1201:1201) (1167:1167:1167))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_val\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1608:1608:1608) (1574:1574:1574))
        (PORT sload (1196:1196:1196) (1286:1286:1286))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|v_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1955:1955:1955))
        (PORT asdata (1025:1025:1025) (1019:1019:1019))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|max_val\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1363:1363:1363))
        (PORT datab (259:259:259) (294:294:294))
        (PORT datad (1169:1169:1169) (1099:1099:1099))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_val\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1893:1893:1893) (1843:1843:1843))
        (PORT sload (1196:1196:1196) (1286:1286:1286))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|v_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1955:1955:1955))
        (PORT asdata (1127:1127:1127) (1135:1135:1135))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|max_val\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1137:1137:1137))
        (PORT datab (1268:1268:1268) (1219:1219:1219))
        (PORT datad (232:232:232) (262:262:262))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_val\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1318:1318:1318) (1281:1281:1281))
        (PORT sload (1196:1196:1196) (1286:1286:1286))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|v_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1955:1955:1955))
        (PORT asdata (1098:1098:1098) (1110:1110:1110))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|max_val\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1389:1389:1389))
        (PORT datab (1326:1326:1326) (1278:1278:1278))
        (PORT datad (233:233:233) (264:264:264))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_val\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1828:1828:1828) (1756:1756:1756))
        (PORT sload (1196:1196:1196) (1286:1286:1286))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|v_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1955:1955:1955))
        (PORT asdata (1063:1063:1063) (1085:1085:1085))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|detector\|LessThan9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (338:338:338))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datad (400:400:400) (421:421:421))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT asdata (1041:1041:1041) (1036:1036:1036))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT asdata (1085:1085:1085) (1090:1090:1090))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT asdata (1037:1037:1037) (1032:1032:1032))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT asdata (1074:1074:1074) (1083:1083:1083))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d1\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (699:699:699) (710:710:710))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT asdata (603:603:603) (672:672:672))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d1\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (746:746:746) (758:758:758))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d2\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (399:399:399) (424:424:424))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d1\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (916:916:916) (887:887:887))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT asdata (604:604:604) (672:672:672))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT asdata (1144:1144:1144) (1156:1156:1156))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d2\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|sof\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (481:481:481))
        (PORT datab (443:443:443) (467:467:467))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|sof\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datad (352:352:352) (334:334:334))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|center_black_seen\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (727:727:727))
        (PORT datab (739:739:739) (708:708:708))
        (PORT datac (819:819:819) (745:745:745))
        (PORT datad (898:898:898) (840:840:840))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (713:713:713) (697:697:697))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (624:624:624) (581:581:581))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (607:607:607))
        (PORT datab (736:736:736) (705:705:705))
        (PORT datac (816:816:816) (742:742:742))
        (PORT datad (899:899:899) (855:855:855))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (650:650:650) (622:622:622))
        (PORT datad (624:624:624) (581:581:581))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (723:723:723))
        (PORT datab (960:960:960) (914:914:914))
        (PORT datac (952:952:952) (900:900:900))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (960:960:960) (915:915:915))
        (PORT datac (952:952:952) (900:900:900))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|max_val\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (943:943:943))
        (PORT datab (957:957:957) (911:911:911))
        (PORT datad (377:377:377) (362:362:362))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (729:729:729))
        (PORT datab (737:737:737) (701:701:701))
        (PORT datac (601:601:601) (567:567:567))
        (PORT datad (894:894:894) (850:850:850))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datac (649:649:649) (622:622:622))
        (PORT datad (683:683:683) (662:662:662))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (603:603:603))
        (PORT datab (740:740:740) (709:709:709))
        (PORT datac (820:820:820) (746:746:746))
        (PORT datad (895:895:895) (851:851:851))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (650:650:650) (622:622:622))
        (PORT datad (622:622:622) (579:579:579))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (718:718:718))
        (PORT datab (957:957:957) (910:910:910))
        (PORT datac (960:960:960) (909:909:909))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (944:944:944))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (693:693:693) (671:671:671))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|u_hsv\|max_val\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1274:1274:1274) (1205:1205:1205))
        (PORT sload (833:833:833) (898:898:898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|v_out\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (392:392:392) (415:415:415))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|u_hsv\|v_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|max_val\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (294:294:294))
        (PORT datab (713:713:713) (697:697:697))
        (PORT datad (620:620:620) (577:577:577))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|u_hsv\|max_val\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1021:1021:1021) (990:990:990))
        (PORT sload (833:833:833) (898:898:898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|u_hsv\|v_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT asdata (797:797:797) (813:813:813))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|max_val\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (294:294:294))
        (PORT datab (855:855:855) (779:779:779))
        (PORT datad (899:899:899) (840:840:840))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|u_hsv\|max_val\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (972:972:972) (936:936:936))
        (PORT sload (833:833:833) (898:898:898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|v_out\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (420:420:420) (439:439:439))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|u_hsv\|v_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|max_val\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (299:299:299))
        (PORT datab (738:738:738) (707:707:707))
        (PORT datad (704:704:704) (686:686:686))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|u_hsv\|max_val\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1284:1284:1284) (1227:1227:1227))
        (PORT sload (833:833:833) (898:898:898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|u_hsv\|v_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT asdata (770:770:770) (791:791:791))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|center_black_seen\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (PORT datab (443:443:443) (466:466:466))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|center_black_seen\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (570:570:570))
        (PORT datab (265:265:265) (335:335:335))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d1\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (667:667:667) (655:655:655))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1938:1938:1938))
        (PORT asdata (1098:1098:1098) (1101:1101:1101))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|vld_d1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1966:1966:1966))
        (PORT asdata (578:578:578) (603:603:603))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|valid_d2\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1105:1105:1105) (1054:1054:1054))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|u_hsv\|valid_d2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|sof\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (899:899:899) (876:876:876))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d1\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (719:719:719) (721:721:721))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d2\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d1\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (737:737:737) (747:747:747))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1923:1923:1923))
        (PORT asdata (604:604:604) (673:673:673))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d1\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (270:270:270) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d2\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1923:1923:1923))
        (PORT asdata (980:980:980) (972:972:972))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d1\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (720:720:720) (726:726:726))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d2\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|sof\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (PORT datab (263:263:263) (332:332:332))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d1\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (459:459:459) (482:482:482))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d2\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d1\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (692:692:692) (688:688:688))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d2\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1917:1917:1917))
        (PORT asdata (843:843:843) (866:866:866))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1917:1917:1917))
        (PORT asdata (604:604:604) (673:673:673))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d1\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (432:432:432) (463:463:463))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d2\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|sof\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (338:338:338))
        (PORT datab (263:263:263) (332:332:332))
        (PORT datad (233:233:233) (296:296:296))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT asdata (1105:1105:1105) (1118:1118:1118))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT asdata (603:603:603) (672:672:672))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d1\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (969:969:969) (949:949:949))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d2\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d1\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (940:940:940) (926:926:926))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1938:1938:1938))
        (PORT asdata (602:602:602) (671:671:671))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT asdata (1104:1104:1104) (1129:1129:1129))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d2\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (927:927:927) (903:903:903))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|sof\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (949:949:949))
        (PORT datab (267:267:267) (337:337:337))
        (PORT datad (237:237:237) (299:299:299))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|sof\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (709:709:709) (675:675:675))
        (PORT datac (704:704:704) (676:676:676))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|center_black_seen\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (861:861:861))
        (PORT datab (935:935:935) (866:866:866))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|center_black_seen)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|centered\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (864:864:864))
        (PORT datab (267:267:267) (337:337:337))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|centered)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (2890:2890:2890) (2846:2846:2846))
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|count\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (497:497:497))
        (PORT datab (305:305:305) (384:384:384))
        (PORT datad (198:198:198) (219:219:219))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|count\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (366:366:366))
        (PORT datab (304:304:304) (383:383:383))
        (PORT datad (253:253:253) (324:324:324))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (886:886:886) (882:882:882))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|count\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (369:369:369))
        (PORT datab (296:296:296) (370:370:370))
        (PORT datad (259:259:259) (330:330:330))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (886:886:886) (882:882:882))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|count\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (488:488:488))
        (PORT datab (286:286:286) (363:363:363))
        (PORT datad (431:431:431) (457:457:457))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (886:886:886) (882:882:882))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (366:366:366))
        (PORT datab (301:301:301) (380:380:380))
        (PORT datac (259:259:259) (335:335:335))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|Selector0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (2922:2922:2922) (2875:2875:2875))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|current_state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2438:2438:2438) (2467:2467:2467))
        (PORT datad (2367:2367:2367) (2209:2209:2209))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1643:1643:1643) (1632:1632:1632))
        (PORT datab (1460:1460:1460) (1400:1400:1400))
        (PORT datac (919:919:919) (900:900:900))
        (PORT datad (1211:1211:1211) (1172:1172:1172))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1176:1176:1176))
        (PORT datac (971:971:971) (951:951:951))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (955:955:955))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (1075:1075:1075) (1075:1075:1075))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|min_val\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1008:1008:1008))
        (PORT datab (1460:1460:1460) (1401:1401:1401))
        (PORT datad (211:211:211) (241:241:241))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1647:1647:1647) (1637:1637:1637))
        (PORT datab (1268:1268:1268) (1205:1205:1205))
        (PORT datac (1462:1462:1462) (1395:1395:1395))
        (PORT datad (979:979:979) (962:962:962))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1804:1804:1804) (1730:1730:1730))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1197:1197:1197) (1138:1138:1138))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (1120:1120:1120))
        (PORT datab (1232:1232:1232) (1204:1204:1204))
        (PORT datac (613:613:613) (564:564:564))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|min_val\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1599:1599:1599) (1541:1541:1541))
        (PORT sload (833:833:833) (898:898:898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|delta\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (924:924:924))
        (PORT datab (764:764:764) (771:771:771))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|delta\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1955:1955:1955))
        (PORT asdata (727:727:727) (706:706:706))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|min_val\[5\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1630:1630:1630))
        (PORT datab (240:240:240) (275:275:275))
        (PORT datad (1211:1211:1211) (1172:1172:1172))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|min_val\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1838:1838:1838) (1768:1768:1768))
        (PORT sload (833:833:833) (898:898:898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|delta\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (920:920:920))
        (PORT datab (723:723:723) (744:744:744))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|delta\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|min_val\[6\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1178:1178:1178))
        (PORT datab (1012:1012:1012) (985:985:985))
        (PORT datad (208:208:208) (238:238:238))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|min_val\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2141:2141:2141) (2063:2063:2063))
        (PORT sload (833:833:833) (898:898:898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|delta\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (972:972:972))
        (PORT datab (791:791:791) (796:796:796))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|delta\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1955:1955:1955))
        (PORT asdata (727:727:727) (706:706:706))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|min_val\[7\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1113:1113:1113))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datad (952:952:952) (926:926:926))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|min_val\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1561:1561:1561) (1521:1521:1521))
        (PORT sload (833:833:833) (898:898:898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|delta\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (688:688:688))
        (PORT datab (943:943:943) (922:922:922))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|delta\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (925:925:925))
        (PORT datab (765:765:765) (772:772:772))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|delta\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (920:920:920))
        (PORT datab (724:724:724) (746:746:746))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|delta\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (972:972:972))
        (PORT datab (794:794:794) (799:799:799))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|delta\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (688:688:688))
        (PORT datad (972:972:972) (943:943:943))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|delta\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1955:1955:1955))
        (PORT asdata (559:559:559) (584:584:584))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|delta\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1955:1955:1955))
        (PORT asdata (727:727:727) (706:706:706))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|delta\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1955:1955:1955))
        (PORT asdata (729:729:729) (708:708:708))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|delta\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1955:1955:1955))
        (PORT asdata (559:559:559) (584:584:584))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (356:356:356))
        (PORT datab (281:281:281) (350:350:350))
        (PORT datad (278:278:278) (342:342:342))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|delta\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (351:351:351) (333:333:333))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|delta\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (537:537:537))
        (PORT datab (245:245:245) (274:274:274))
        (PORT datad (278:278:278) (342:342:342))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|selnose\[85\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (980:980:980) (979:979:979))
        (PORT datad (1295:1295:1295) (1263:1263:1263))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (488:488:488))
        (PORT datab (468:468:468) (499:499:499))
        (PORT datad (278:278:278) (343:343:343))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (244:244:244) (274:274:274))
        (PORT datad (278:278:278) (342:342:342))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|g8_d\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1257:1257:1257) (1217:1217:1217))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|g8_d\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1959:1959:1959))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|r8_d\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1535:1535:1535) (1476:1476:1476))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|r8_d\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|g8_d\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1959:1959:1959))
        (PORT asdata (1748:1748:1748) (1753:1753:1753))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|r8_d\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1956:1956:1956))
        (PORT asdata (1900:1900:1900) (1846:1846:1846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|r8_d\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1222:1222:1222) (1178:1178:1178))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|r8_d\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|g8_d\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1959:1959:1959))
        (PORT asdata (1818:1818:1818) (1747:1747:1747))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|g8_d\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1959:1959:1959))
        (PORT asdata (1619:1619:1619) (1575:1575:1575))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|r8_d\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1237:1237:1237) (1193:1193:1193))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|r8_d\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (527:527:527))
        (PORT datab (667:667:667) (666:666:666))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (715:715:715))
        (PORT datab (506:506:506) (524:524:524))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add9\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (500:500:500))
        (PORT datab (716:716:716) (699:699:699))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add9\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (696:696:696))
        (PORT datab (695:695:695) (690:690:690))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add9\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (525:525:525))
        (PORT datab (669:669:669) (668:668:668))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add9\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (714:714:714))
        (PORT datab (508:508:508) (526:526:526))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add9\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (502:502:502))
        (PORT datab (717:717:717) (700:700:700))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add9\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (695:695:695))
        (PORT datab (694:694:694) (689:689:689))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add9\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (486:486:486) (480:480:480))
        (IOPATH datab cout (445:445:445) (334:334:334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (479:479:479) (466:466:466))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (436:436:436) (438:438:438))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (479:479:479) (464:464:464))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (446:446:446))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (468:468:468) (454:454:454))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (480:480:480) (466:466:466))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (590:590:590))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (434:434:434) (439:439:439))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (406:406:406) (405:405:405))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (636:636:636))
        (PORT datab (425:425:425) (399:399:399))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (632:632:632))
        (PORT datab (383:383:383) (371:371:371))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (645:645:645))
        (PORT datab (425:425:425) (396:396:396))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (378:378:378))
        (PORT datab (667:667:667) (630:630:630))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (615:615:615))
        (PORT datab (425:425:425) (396:396:396))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (649:649:649))
        (PORT datab (455:455:455) (439:439:439))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (612:612:612))
        (PORT datab (455:455:455) (438:438:438))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (622:622:622))
        (PORT datab (454:454:454) (437:437:437))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (719:719:719))
        (PORT datab (453:453:453) (436:436:436))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (719:719:719))
        (PORT datad (409:409:409) (399:399:399))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[9\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1080:1080:1080))
        (PORT datac (649:649:649) (619:619:619))
        (PORT datad (1105:1105:1105) (1111:1111:1111))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[9\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (715:715:715))
        (PORT datab (984:984:984) (944:944:944))
        (PORT datac (1040:1040:1040) (1043:1043:1043))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_2_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (1000:1000:1000))
        (PORT datab (706:706:706) (687:687:687))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (414:414:414))
        (PORT datab (1062:1062:1062) (1082:1082:1082))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[10\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1105:1105:1105))
        (PORT datab (1050:1050:1050) (1056:1056:1056))
        (PORT datac (978:978:978) (935:935:935))
        (PORT datad (702:702:702) (667:667:667))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[10\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT datac (679:679:679) (648:648:648))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (1024:1024:1024))
        (PORT datab (223:223:223) (253:253:253))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_2_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[19\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (987:987:987))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (399:399:399) (382:382:382))
        (PORT datad (205:205:205) (230:230:230))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[20\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (990:990:990))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (201:201:201) (225:225:225))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[18\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (988:988:988))
        (PORT datab (711:711:711) (692:692:692))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (204:204:204) (229:229:229))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (653:653:653))
        (PORT datab (1049:1049:1049) (1056:1056:1056))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1104:1104:1104))
        (PORT datab (237:237:237) (263:263:263))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1028:1028:1028))
        (PORT datab (222:222:222) (251:251:251))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1092:1092:1092))
        (PORT datab (238:238:238) (264:264:264))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[29\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1146:1146:1146))
        (PORT datab (225:225:225) (254:254:254))
        (PORT datac (214:214:214) (245:245:245))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[28\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1150:1150:1150))
        (PORT datab (430:430:430) (404:404:404))
        (PORT datac (414:414:414) (399:399:399))
        (PORT datad (404:404:404) (385:385:385))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[27\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (660:660:660))
        (PORT datab (1213:1213:1213) (1134:1134:1134))
        (PORT datac (214:214:214) (245:245:245))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (690:690:690))
        (PORT datab (1359:1359:1359) (1331:1331:1331))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (416:416:416))
        (PORT datab (1066:1066:1066) (1087:1087:1087))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (258:258:258))
        (PORT datab (1302:1302:1302) (1255:1255:1255))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (387:387:387))
        (PORT datab (1316:1316:1316) (1283:1283:1283))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[30\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1147:1147:1147))
        (PORT datab (426:426:426) (400:400:400))
        (PORT datac (413:413:413) (398:398:398))
        (PORT datad (375:375:375) (355:355:355))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1346:1346:1346) (1315:1315:1315))
        (PORT datab (224:224:224) (254:254:254))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[39\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1234:1234:1234) (1144:1144:1144))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (360:360:360) (353:353:353))
        (PORT datad (213:213:213) (242:242:242))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[38\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1143:1143:1143))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (193:193:193) (226:226:226))
        (PORT datad (216:216:216) (246:246:246))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[37\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1143:1143:1143))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (398:398:398) (381:381:381))
        (PORT datad (217:217:217) (247:247:247))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[36\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (694:694:694))
        (PORT datab (1167:1167:1167) (1075:1075:1075))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (213:213:213) (242:242:242))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1334:1334:1334) (1317:1317:1317))
        (PORT datab (883:883:883) (820:820:820))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1324:1324:1324) (1306:1306:1306))
        (PORT datab (393:393:393) (385:385:385))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (402:402:402))
        (PORT datab (1310:1310:1310) (1264:1264:1264))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1352:1352:1352) (1306:1306:1306))
        (PORT datab (433:433:433) (410:410:410))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (429:429:429))
        (PORT datab (1340:1340:1340) (1317:1317:1317))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[40\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1142:1142:1142))
        (PORT datab (223:223:223) (252:252:252))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (219:219:219) (248:248:248))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1078:1078:1078))
        (PORT datab (448:448:448) (422:422:422))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[49\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1099:1099:1099))
        (PORT datab (610:610:610) (568:568:568))
        (PORT datac (389:389:389) (370:370:370))
        (PORT datad (391:391:391) (374:374:374))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[50\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1099:1099:1099))
        (PORT datab (616:616:616) (561:561:561))
        (PORT datac (388:388:388) (369:369:369))
        (PORT datad (391:391:391) (374:374:374))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[48\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (434:434:434) (411:411:411))
        (PORT datac (1165:1165:1165) (1058:1058:1058))
        (PORT datad (223:223:223) (248:248:248))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[47\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1100:1100:1100))
        (PORT datab (631:631:631) (581:581:581))
        (PORT datac (389:389:389) (370:370:370))
        (PORT datad (391:391:391) (374:374:374))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[46\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (391:391:391) (382:382:382))
        (PORT datac (1165:1165:1165) (1058:1058:1058))
        (PORT datad (223:223:223) (248:248:248))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[45\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1091:1091:1091))
        (PORT datab (887:887:887) (825:825:825))
        (PORT datac (187:187:187) (216:216:216))
        (PORT datad (224:224:224) (248:248:248))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1306:1306:1306))
        (PORT datab (1114:1114:1114) (1018:1018:1018))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (422:422:422))
        (PORT datab (1316:1316:1316) (1304:1304:1304))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1223:1223:1223))
        (PORT datab (431:431:431) (408:408:408))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1590:1590:1590) (1556:1556:1556))
        (PORT datab (224:224:224) (253:253:253))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (386:386:386))
        (PORT datab (1320:1320:1320) (1267:1267:1267))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (261:261:261))
        (PORT datab (1342:1342:1342) (1287:1287:1287))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1236:1236:1236))
        (PORT datab (224:224:224) (254:254:254))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[59\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (260:260:260))
        (PORT datab (1266:1266:1266) (1230:1230:1230))
        (PORT datac (236:236:236) (276:276:276))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[58\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1565:1565:1565))
        (PORT datab (974:974:974) (911:911:911))
        (PORT datac (724:724:724) (693:693:693))
        (PORT datad (656:656:656) (625:625:625))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[57\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1497:1497:1497) (1424:1424:1424))
        (PORT datab (223:223:223) (253:253:253))
        (PORT datac (237:237:237) (277:277:277))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[56\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1598:1598:1598) (1565:1565:1565))
        (PORT datab (721:721:721) (683:683:683))
        (PORT datac (725:725:725) (694:694:694))
        (PORT datad (661:661:661) (627:627:627))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[55\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (419:419:419))
        (PORT datab (1265:1265:1265) (1229:1229:1229))
        (PORT datac (235:235:235) (275:275:275))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[54\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (848:848:848))
        (PORT datab (1266:1266:1266) (1231:1231:1231))
        (PORT datac (236:236:236) (276:276:276))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1631:1631:1631) (1587:1587:1587))
        (PORT datab (919:919:919) (866:866:866))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (685:685:685))
        (PORT datab (1599:1599:1599) (1564:1564:1564))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1596:1596:1596) (1559:1559:1559))
        (PORT datab (696:696:696) (660:660:660))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1619:1619:1619) (1562:1562:1562))
        (PORT datab (224:224:224) (254:254:254))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (688:688:688))
        (PORT datab (1664:1664:1664) (1598:1598:1598))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1694:1694:1694) (1646:1646:1646))
        (PORT datab (224:224:224) (254:254:254))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1558:1558:1558) (1495:1495:1495))
        (PORT datab (678:678:678) (652:652:652))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[60\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1496:1496:1496) (1423:1423:1423))
        (PORT datab (223:223:223) (253:253:253))
        (PORT datac (235:235:235) (275:275:275))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1598:1598:1598) (1565:1565:1565))
        (PORT datab (748:748:748) (713:713:713))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[70\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (314:314:314))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[70\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (686:686:686))
        (PORT datad (412:412:412) (403:403:403))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[69\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (376:376:376))
        (PORT datac (926:926:926) (857:857:857))
        (PORT datad (411:411:411) (403:403:403))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[68\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (226:226:226) (257:257:257))
        (PORT datad (251:251:251) (280:280:280))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[67\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (394:394:394))
        (PORT datac (647:647:647) (617:617:617))
        (PORT datad (413:413:413) (404:404:404))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[66\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (251:251:251))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (250:250:250) (279:279:279))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[65\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (899:899:899))
        (PORT datac (827:827:827) (763:763:763))
        (PORT datad (940:940:940) (877:877:877))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[64\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (682:682:682))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (250:250:250) (279:279:279))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[63\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (900:900:900) (828:828:828))
        (PORT datac (991:991:991) (946:946:946))
        (PORT datad (940:940:940) (877:877:877))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1388:1388:1388))
        (PORT datab (887:887:887) (829:829:829))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1606:1606:1606) (1564:1564:1564))
        (PORT datab (752:752:752) (709:709:709))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1592:1592:1592) (1555:1555:1555))
        (PORT datab (420:420:420) (397:397:397))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1619:1619:1619) (1580:1580:1580))
        (PORT datab (724:724:724) (682:682:682))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1650:1650:1650) (1614:1614:1614))
        (PORT datab (376:376:376) (370:370:370))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1435:1435:1435) (1433:1433:1433))
        (PORT datab (224:224:224) (253:253:253))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (414:414:414))
        (PORT datab (1813:1813:1813) (1714:1714:1714))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1413:1413:1413) (1389:1389:1389))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (397:397:397))
        (PORT datab (219:219:219) (245:245:245))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[79\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (582:582:582))
        (PORT datab (927:927:927) (858:858:858))
        (PORT datac (604:604:604) (576:576:576))
        (PORT datad (417:417:417) (413:413:413))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[79\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datac (243:243:243) (278:278:278))
        (PORT datad (360:360:360) (346:346:346))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[78\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (447:447:447) (449:449:449))
        (PORT datac (585:585:585) (542:542:542))
        (PORT datad (392:392:392) (373:373:373))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[77\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datac (243:243:243) (278:278:278))
        (PORT datad (193:193:193) (215:215:215))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[76\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (416:416:416) (391:391:391))
        (PORT datac (604:604:604) (554:554:554))
        (PORT datad (416:416:416) (412:412:412))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[75\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (661:661:661))
        (PORT datab (240:240:240) (266:266:266))
        (PORT datad (738:738:738) (714:714:714))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[74\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (553:553:553))
        (PORT datac (353:353:353) (338:338:338))
        (PORT datad (417:417:417) (412:412:412))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[73\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (270:270:270))
        (PORT datac (865:865:865) (807:807:807))
        (PORT datad (736:736:736) (712:712:712))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[72\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (886:886:886) (829:829:829))
        (PORT datac (244:244:244) (280:280:280))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (703:703:703))
        (PORT datab (1351:1351:1351) (1343:1343:1343))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (407:407:407))
        (PORT datab (1396:1396:1396) (1368:1368:1368))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (428:428:428))
        (PORT datab (1622:1622:1622) (1575:1575:1575))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1644:1644:1644) (1577:1577:1577))
        (PORT datab (224:224:224) (253:253:253))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1679:1679:1679) (1621:1621:1621))
        (PORT datab (698:698:698) (670:670:670))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (258:258:258))
        (PORT datab (1666:1666:1666) (1613:1613:1613))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (391:391:391))
        (PORT datab (1780:1780:1780) (1691:1691:1691))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1343:1343:1343) (1335:1335:1335))
        (PORT datab (218:218:218) (245:245:245))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (382:382:382) (363:363:363))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[88\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (707:707:707))
        (PORT datab (668:668:668) (642:642:642))
        (PORT datac (586:586:586) (542:542:542))
        (PORT datad (964:964:964) (898:898:898))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[88\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datac (663:663:663) (640:640:640))
        (PORT datad (964:964:964) (898:898:898))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[87\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (693:693:693) (665:665:665))
        (PORT datac (912:912:912) (857:857:857))
        (PORT datad (704:704:704) (667:667:667))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[86\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datac (217:217:217) (248:248:248))
        (PORT datad (194:194:194) (218:218:218))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[85\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (430:430:430))
        (PORT datac (692:692:692) (658:658:658))
        (PORT datad (964:964:964) (899:899:899))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[84\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (252:252:252))
        (PORT datac (217:217:217) (249:249:249))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[83\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (269:269:269))
        (PORT datac (710:710:710) (697:697:697))
        (PORT datad (645:645:645) (611:611:611))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[82\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (639:639:639))
        (PORT datac (713:713:713) (700:700:700))
        (PORT datad (652:652:652) (617:617:617))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[81\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (1013:1013:1013) (960:960:960))
        (PORT datac (712:712:712) (700:700:700))
        (PORT datad (858:858:858) (801:801:801))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1242:1242:1242) (1156:1156:1156))
        (PORT datab (1872:1872:1872) (1824:1824:1824))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1955:1955:1955) (1881:1881:1881))
        (PORT datab (446:446:446) (419:419:419))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (391:391:391))
        (PORT datab (1890:1890:1890) (1840:1840:1840))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1889:1889:1889) (1829:1829:1829))
        (PORT datab (408:408:408) (398:398:398))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1596:1596:1596) (1543:1543:1543))
        (PORT datab (628:628:628) (567:567:567))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1662:1662:1662) (1590:1590:1590))
        (PORT datab (224:224:224) (252:252:252))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2043:2043:2043) (1953:1953:1953))
        (PORT datab (757:757:757) (719:719:719))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1579:1579:1579) (1555:1555:1555))
        (PORT datab (217:217:217) (244:244:244))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (248:248:248))
        (PORT datab (215:215:215) (241:241:241))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[97\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (234:234:234) (256:256:256))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[97\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (880:880:880))
        (PORT datab (765:765:765) (730:730:730))
        (PORT datac (897:897:897) (830:830:830))
        (PORT datad (439:439:439) (426:426:426))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[96\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (447:447:447) (419:419:419))
        (PORT datac (896:896:896) (837:837:837))
        (PORT datad (443:443:443) (431:431:431))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[95\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (190:190:190) (221:221:221))
        (PORT datad (238:238:238) (260:260:260))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[94\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (631:631:631) (569:569:569))
        (PORT datac (388:388:388) (369:369:369))
        (PORT datad (439:439:439) (427:427:427))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[93\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (395:395:395))
        (PORT datab (238:238:238) (264:264:264))
        (PORT datad (437:437:437) (429:429:429))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[92\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (659:659:659) (621:621:621))
        (PORT datac (355:355:355) (348:348:348))
        (PORT datad (439:439:439) (426:426:426))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[91\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (368:368:368))
        (PORT datac (207:207:207) (235:235:235))
        (PORT datad (437:437:437) (429:429:429))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[90\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1412:1412:1412) (1318:1318:1318))
        (PORT datac (1130:1130:1130) (1022:1022:1022))
        (PORT datad (439:439:439) (432:432:432))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1877:1877:1877) (1820:1820:1820))
        (PORT datab (1210:1210:1210) (1121:1121:1121))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2194:2194:2194) (2097:2097:2097))
        (PORT datab (612:612:612) (557:557:557))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (573:573:573))
        (PORT datab (1893:1893:1893) (1844:1844:1844))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1781:1781:1781) (1714:1714:1714))
        (PORT datab (224:224:224) (254:254:254))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (613:613:613))
        (PORT datab (1641:1641:1641) (1577:1577:1577))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (259:259:259))
        (PORT datab (1949:1949:1949) (1896:1896:1896))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1563:1563:1563) (1501:1501:1501))
        (PORT datab (455:455:455) (432:432:432))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1587:1587:1587) (1565:1565:1565))
        (PORT datab (217:217:217) (243:243:243))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (408:408:408))
        (PORT datab (381:381:381) (372:372:372))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add12\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (906:906:906) (841:841:841))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (684:684:684))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add12\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (927:927:927))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_channel\.00)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2378:2378:2378))
        (PORT asdata (1763:1763:1763) (1667:1667:1667))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_channel_d\.00)
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1971:1971:1971))
        (PORT asdata (775:775:775) (795:795:795))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|max_channel\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1018:1018:1018) (986:986:986))
        (PORT datad (1207:1207:1207) (1134:1134:1134))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_channel\.10)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2380:2380:2380))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|max_channel_d\.10\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_channel_d\.10)
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1974:1974:1974))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|b8_d\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1956:1956:1956))
        (PORT asdata (1637:1637:1637) (1588:1588:1588))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|b8_d\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1959:1959:1959))
        (PORT asdata (1884:1884:1884) (1799:1799:1799))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|b8_d\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1865:1865:1865) (1821:1821:1821))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|b8_d\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|b8_d\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1415:1415:1415) (1347:1347:1347))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|b8_d\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1959:1959:1959))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (372:372:372))
        (PORT datab (290:290:290) (364:364:364))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (668:668:668))
        (PORT datab (286:286:286) (359:359:359))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (370:370:370))
        (PORT datab (287:287:287) (359:359:359))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (696:696:696))
        (PORT datab (289:289:289) (362:362:362))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (370:370:370))
        (PORT datab (289:289:289) (362:362:362))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (666:666:666))
        (PORT datab (288:288:288) (360:360:360))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (368:368:368))
        (PORT datab (288:288:288) (361:361:361))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (697:697:697))
        (PORT datab (287:287:287) (360:360:360))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (692:692:692))
        (IOPATH dataa cout (435:435:435) (328:328:328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (712:712:712))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (672:672:672))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (696:696:696) (675:675:675))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (743:743:743) (705:705:705))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (882:882:882))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (679:679:679) (655:655:655))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (727:727:727) (688:688:688))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (996:996:996) (916:916:916))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (951:951:951) (880:880:880))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (401:401:401))
        (PORT datab (910:910:910) (852:852:852))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (733:733:733))
        (PORT datab (373:373:373) (366:366:366))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (862:862:862))
        (PORT datab (415:415:415) (390:390:390))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (892:892:892))
        (PORT datab (373:373:373) (366:366:366))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (876:876:876))
        (PORT datab (415:415:415) (389:389:389))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (444:444:444))
        (PORT datab (750:750:750) (712:712:712))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (444:444:444))
        (PORT datab (947:947:947) (876:876:876))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (443:443:443))
        (PORT datab (912:912:912) (861:861:861))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (443:443:443))
        (PORT datab (743:743:743) (707:707:707))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (443:443:443))
        (PORT datad (698:698:698) (670:670:670))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (713:713:713))
        (PORT datac (926:926:926) (885:885:885))
        (PORT datad (1254:1254:1254) (1170:1170:1170))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (694:694:694))
        (PORT datab (287:287:287) (359:359:359))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (370:370:370))
        (PORT datab (287:287:287) (360:360:360))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (368:368:368))
        (PORT datab (697:697:697) (683:683:683))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (495:495:495))
        (PORT datab (288:288:288) (360:360:360))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (691:691:691))
        (PORT datab (289:289:289) (362:362:362))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (367:367:367))
        (PORT datab (289:289:289) (362:362:362))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add5\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (370:370:370))
        (PORT datab (695:695:695) (681:681:681))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add5\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (497:497:497))
        (PORT datab (286:286:286) (359:359:359))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add5\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (422:422:422))
        (IOPATH dataa cout (435:435:435) (328:328:328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (401:401:401))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (379:379:379))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (384:384:384))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (378:378:378) (373:373:373))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (438:438:438) (413:413:413))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (378:378:378) (373:373:373))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (421:421:421) (399:399:399))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (417:417:417))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (417:417:417))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (681:681:681))
        (PORT datab (727:727:727) (681:681:681))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (686:686:686))
        (PORT datab (710:710:710) (666:666:666))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (695:695:695))
        (PORT datab (706:706:706) (665:665:665))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (666:666:666))
        (PORT datab (701:701:701) (662:662:662))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (663:663:663))
        (PORT datab (873:873:873) (817:817:817))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (709:709:709))
        (PORT datab (984:984:984) (899:899:899))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (709:709:709))
        (PORT datab (673:673:673) (649:649:649))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (708:708:708))
        (PORT datab (920:920:920) (849:849:849))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (708:708:708))
        (PORT datab (912:912:912) (848:848:848))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (708:708:708))
        (PORT datad (883:883:883) (813:813:813))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[9\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1045:1045:1045))
        (PORT datac (1253:1253:1253) (1220:1220:1220))
        (PORT datad (652:652:652) (620:620:620))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[9\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1257:1257:1257))
        (PORT datab (1143:1143:1143) (1050:1050:1050))
        (PORT datac (660:660:660) (625:625:625))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_2_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (657:657:657))
        (PORT datab (1305:1305:1305) (1260:1260:1260))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (379:379:379))
        (PORT datab (1255:1255:1255) (1207:1207:1207))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[10\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1256:1256:1256))
        (PORT datab (1144:1144:1144) (1051:1051:1051))
        (PORT datac (1011:1011:1011) (1012:1012:1012))
        (PORT datad (684:684:684) (651:651:651))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[10\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT datac (353:353:353) (338:338:338))
        (PORT datad (652:652:652) (623:623:623))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1266:1266:1266))
        (PORT datab (226:226:226) (256:256:256))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_2_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[19\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (248:248:248))
        (PORT datab (1181:1181:1181) (1081:1081:1081))
        (PORT datac (196:196:196) (230:230:230))
        (PORT datad (363:363:363) (340:340:340))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[18\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (659:659:659))
        (PORT datab (1179:1179:1179) (1079:1079:1079))
        (PORT datac (200:200:200) (234:234:234))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (654:654:654))
        (PORT datab (1306:1306:1306) (1261:1261:1261))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1052:1052:1052))
        (PORT datab (238:238:238) (263:263:263))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (258:258:258))
        (PORT datab (1264:1264:1264) (1224:1224:1224))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[20\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1046:1046:1046))
        (PORT datab (221:221:221) (251:251:251))
        (PORT datac (201:201:201) (235:235:235))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1044:1044:1044))
        (PORT datab (224:224:224) (253:253:253))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[29\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1063:1063:1063))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (195:195:195) (227:227:227))
        (PORT datad (226:226:226) (250:250:250))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[28\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1053:1053:1053))
        (PORT datab (428:428:428) (402:402:402))
        (PORT datac (375:375:375) (366:366:366))
        (PORT datad (603:603:603) (548:548:548))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[27\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (1189:1189:1189) (1091:1091:1091))
        (PORT datac (649:649:649) (621:621:621))
        (PORT datad (224:224:224) (249:249:249))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1259:1259:1259))
        (PORT datab (718:718:718) (682:682:682))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1046:1046:1046))
        (PORT datab (392:392:392) (385:385:385))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (262:262:262))
        (PORT datab (1259:1259:1259) (1218:1218:1218))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (1020:1020:1020))
        (PORT datab (431:431:431) (409:409:409))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[30\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1064:1064:1064))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (190:190:190) (221:221:221))
        (PORT datad (225:225:225) (249:249:249))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (402:402:402))
        (PORT datab (1296:1296:1296) (1295:1295:1295))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[39\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1192:1192:1192) (1090:1090:1090))
        (PORT datac (399:399:399) (384:384:384))
        (PORT datad (225:225:225) (249:249:249))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[38\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (260:260:260))
        (PORT datab (1193:1193:1193) (1091:1091:1091))
        (PORT datac (187:187:187) (216:216:216))
        (PORT datad (226:226:226) (250:250:250))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[37\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (861:861:861))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (361:361:361) (357:357:357))
        (PORT datad (224:224:224) (249:249:249))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[36\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (911:911:911))
        (PORT datab (430:430:430) (405:405:405))
        (PORT datac (382:382:382) (377:377:377))
        (PORT datad (900:900:900) (835:835:835))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1071:1071:1071))
        (PORT datab (727:727:727) (691:691:691))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (993:993:993))
        (PORT datab (224:224:224) (253:253:253))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (387:387:387))
        (PORT datab (1255:1255:1255) (1214:1214:1214))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (430:430:430))
        (PORT datab (1025:1025:1025) (1009:1009:1009))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1223:1223:1223))
        (PORT datab (446:446:446) (417:417:417))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[40\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (908:908:908))
        (PORT datab (426:426:426) (399:399:399))
        (PORT datac (381:381:381) (375:375:375))
        (PORT datad (608:608:608) (553:553:553))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1053:1053:1053))
        (PORT datab (222:222:222) (252:252:252))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[49\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1373:1373:1373) (1318:1318:1318))
        (PORT datab (385:385:385) (376:376:376))
        (PORT datac (419:419:419) (408:408:408))
        (PORT datad (686:686:686) (645:645:645))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[48\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1316:1316:1316))
        (PORT datab (430:430:430) (404:404:404))
        (PORT datac (420:420:420) (409:409:409))
        (PORT datad (627:627:627) (589:589:589))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[47\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (609:609:609))
        (PORT datab (1023:1023:1023) (1000:1000:1000))
        (PORT datac (420:420:420) (409:409:409))
        (PORT datad (360:360:360) (345:345:345))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[46\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1035:1035:1035))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (221:221:221) (255:255:255))
        (PORT datad (193:193:193) (216:216:216))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[45\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1036:1036:1036))
        (PORT datab (725:725:725) (689:689:689))
        (PORT datac (221:221:221) (255:255:255))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (975:975:975))
        (PORT datab (1026:1026:1026) (1018:1018:1018))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (989:989:989))
        (PORT datab (449:449:449) (421:421:421))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (387:387:387))
        (PORT datab (1283:1283:1283) (1257:1257:1257))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (1012:1012:1012))
        (PORT datab (224:224:224) (254:254:254))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (259:259:259))
        (PORT datab (988:988:988) (965:965:965))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1050:1050:1050))
        (PORT datab (222:222:222) (252:252:252))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[50\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1038:1038:1038))
        (PORT datab (227:227:227) (258:258:258))
        (PORT datac (222:222:222) (256:256:256))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (419:419:419))
        (PORT datab (998:998:998) (989:989:989))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[59\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (226:226:226) (256:256:256))
        (PORT datac (1011:1011:1011) (1003:1003:1003))
        (PORT datad (237:237:237) (267:267:267))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[58\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1041:1041:1041) (1024:1024:1024))
        (PORT datac (192:192:192) (224:224:224))
        (PORT datad (237:237:237) (267:267:267))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[57\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1038:1038:1038))
        (PORT datab (222:222:222) (252:252:252))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (237:237:237) (267:267:267))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[56\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (650:650:650))
        (PORT datab (1063:1063:1063) (1033:1033:1033))
        (PORT datac (631:631:631) (594:594:594))
        (PORT datad (720:720:720) (687:687:687))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[55\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (677:677:677))
        (PORT datab (1063:1063:1063) (1033:1033:1033))
        (PORT datac (660:660:660) (635:635:635))
        (PORT datad (720:720:720) (687:687:687))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[54\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (977:977:977))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1011:1011:1011) (1004:1004:1004))
        (PORT datad (237:237:237) (267:267:267))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (753:753:753))
        (PORT datab (1031:1031:1031) (974:974:974))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (665:665:665))
        (PORT datab (711:711:711) (706:706:706))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (261:261:261))
        (PORT datab (683:683:683) (686:686:686))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (768:768:768))
        (PORT datab (224:224:224) (253:253:253))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (682:682:682))
        (PORT datab (1181:1181:1181) (1111:1111:1111))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (642:642:642))
        (PORT datab (1009:1009:1009) (974:974:974))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (745:745:745))
        (PORT datab (752:752:752) (708:708:708))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[60\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (416:416:416))
        (PORT datab (1040:1040:1040) (1023:1023:1023))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (238:238:238) (267:267:267))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (968:968:968))
        (PORT datab (731:731:731) (685:685:685))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[70\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (323:323:323))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[70\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datac (415:415:415) (411:411:411))
        (PORT datad (698:698:698) (659:659:659))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[69\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (665:665:665))
        (PORT datac (415:415:415) (411:411:411))
        (PORT datad (375:375:375) (355:355:355))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[68\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (645:645:645))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (259:259:259) (290:290:290))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[67\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (430:430:430) (404:404:404))
        (PORT datac (415:415:415) (411:411:411))
        (PORT datad (678:678:678) (643:643:643))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[66\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (222:222:222) (252:252:252))
        (PORT datad (256:256:256) (288:288:288))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[65\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (260:260:260))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (256:256:256) (287:287:287))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[64\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (852:852:852))
        (PORT datac (566:566:566) (516:516:516))
        (PORT datad (610:610:610) (565:565:565))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[63\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (1032:1032:1032) (975:975:975))
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (259:259:259) (290:290:290))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1125:1125:1125))
        (PORT datab (692:692:692) (704:704:704))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (403:403:403))
        (PORT datab (671:671:671) (668:668:668))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (583:583:583))
        (PORT datab (691:691:691) (699:699:699))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1370:1370:1370) (1333:1333:1333))
        (PORT datab (394:394:394) (386:386:386))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (698:698:698))
        (PORT datab (446:446:446) (417:417:417))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1310:1310:1310))
        (PORT datab (224:224:224) (252:252:252))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1239:1239:1239))
        (PORT datab (455:455:455) (432:432:432))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (248:248:248))
        (PORT datab (736:736:736) (733:733:733))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (406:406:406))
        (PORT datab (216:216:216) (242:242:242))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[79\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (583:583:583))
        (PORT datab (692:692:692) (666:666:666))
        (PORT datac (622:622:622) (574:574:574))
        (PORT datad (445:445:445) (437:437:437))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[79\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datac (564:564:564) (514:514:514))
        (PORT datad (449:449:449) (442:442:442))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[78\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (389:389:389) (382:382:382))
        (PORT datac (589:589:589) (542:542:542))
        (PORT datad (450:450:450) (443:443:443))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[77\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (238:238:238) (272:272:272))
        (PORT datad (192:192:192) (215:215:215))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[76\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (597:597:597))
        (PORT datac (390:390:390) (372:372:372))
        (PORT datad (449:449:449) (442:442:442))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[75\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (396:396:396) (389:389:389))
        (PORT datac (243:243:243) (277:277:277))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[74\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (266:266:266))
        (PORT datac (549:549:549) (504:504:504))
        (PORT datad (676:676:676) (622:622:622))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[73\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (621:621:621) (570:570:570))
        (PORT datac (564:564:564) (511:511:511))
        (PORT datad (674:674:674) (621:621:621))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[72\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (242:242:242) (277:277:277))
        (PORT datad (1181:1181:1181) (1086:1086:1086))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1210:1210:1210))
        (PORT datab (717:717:717) (716:716:716))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (391:391:391))
        (PORT datab (730:730:730) (721:721:721))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (394:394:394))
        (PORT datab (1248:1248:1248) (1223:1223:1223))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1623:1623:1623) (1554:1554:1554))
        (PORT datab (405:405:405) (387:387:387))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1110:1110:1110))
        (PORT datab (451:451:451) (426:426:426))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (701:701:701))
        (PORT datab (224:224:224) (253:253:253))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (718:718:718))
        (PORT datab (451:451:451) (426:426:426))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (720:720:720))
        (PORT datab (218:218:218) (244:244:244))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (247:247:247))
        (PORT datab (218:218:218) (244:244:244))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[88\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (591:591:591))
        (PORT datab (741:741:741) (701:701:701))
        (PORT datac (719:719:719) (690:690:690))
        (PORT datad (721:721:721) (695:695:695))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[88\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (298:298:298))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[87\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (732:732:732) (691:691:691))
        (PORT datac (625:625:625) (604:604:604))
        (PORT datad (721:721:721) (695:695:695))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[86\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (189:189:189) (221:221:221))
        (PORT datad (240:240:240) (264:264:264))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[85\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (571:571:571))
        (PORT datac (660:660:660) (627:627:627))
        (PORT datad (721:721:721) (694:694:694))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[84\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (273:273:273))
        (PORT datab (383:383:383) (370:370:370))
        (PORT datad (415:415:415) (405:405:405))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[83\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (266:266:266))
        (PORT datac (388:388:388) (369:369:369))
        (PORT datad (421:421:421) (411:411:411))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[82\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (641:641:641) (585:585:585))
        (PORT datac (389:389:389) (370:370:370))
        (PORT datad (416:416:416) (406:406:406))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[81\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1107:1107:1107))
        (PORT datac (733:733:733) (704:704:704))
        (PORT datad (688:688:688) (657:657:657))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (881:881:881))
        (PORT datab (1225:1225:1225) (1195:1195:1195))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (678:678:678))
        (PORT datab (1009:1009:1009) (984:984:984))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (668:668:668))
        (PORT datab (995:995:995) (999:999:999))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (986:986:986))
        (PORT datab (597:597:597) (565:565:565))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1229:1229:1229))
        (PORT datab (700:700:700) (667:667:667))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (996:996:996))
        (PORT datab (239:239:239) (265:265:265))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1306:1306:1306))
        (PORT datab (390:390:390) (390:390:390))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1355:1355:1355))
        (PORT datab (217:217:217) (244:244:244))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (699:699:699) (656:656:656))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[97\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (657:657:657))
        (PORT datab (730:730:730) (691:691:691))
        (PORT datac (1036:1036:1036) (995:995:995))
        (PORT datad (429:429:429) (418:418:418))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[97\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (245:245:245))
        (PORT datad (246:246:246) (271:271:271))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[96\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (475:475:475) (455:455:455))
        (PORT datac (643:643:643) (607:607:607))
        (PORT datad (350:350:350) (339:339:339))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[95\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (379:379:379) (364:364:364))
        (PORT datad (240:240:240) (264:264:264))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[94\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (666:666:666) (636:636:636))
        (PORT datad (247:247:247) (272:272:272))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[93\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT datab (635:635:635) (593:593:593))
        (PORT datac (352:352:352) (337:337:337))
        (PORT datad (430:430:430) (418:418:418))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[92\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (370:370:370))
        (PORT datac (906:906:906) (848:848:848))
        (PORT datad (434:434:434) (423:423:423))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[91\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (264:264:264))
        (PORT datac (738:738:738) (720:720:720))
        (PORT datad (664:664:664) (634:634:634))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[90\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT datab (891:891:891) (834:834:834))
        (PORT datac (740:740:740) (722:722:722))
        (PORT datad (893:893:893) (827:827:827))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1529:1529:1529) (1455:1455:1455))
        (PORT datab (737:737:737) (701:701:701))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1615:1615:1615) (1576:1576:1576))
        (PORT datab (714:714:714) (678:678:678))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (677:677:677))
        (PORT datab (755:755:755) (745:745:745))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1578:1578:1578) (1549:1549:1549))
        (PORT datab (223:223:223) (252:252:252))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (270:270:270))
        (PORT datab (1022:1022:1022) (1018:1018:1018))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (405:405:405))
        (PORT datab (1040:1040:1040) (1023:1023:1023))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1562:1562:1562) (1527:1527:1527))
        (PORT datab (377:377:377) (373:373:373))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1054:1054:1054))
        (PORT datab (216:216:216) (242:242:242))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (247:247:247))
        (PORT datab (375:375:375) (365:365:365))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[106\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (245:245:245))
        (PORT datad (219:219:219) (241:241:241))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[106\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (714:714:714))
        (PORT datab (751:751:751) (715:715:715))
        (PORT datac (737:737:737) (719:719:719))
        (PORT datad (942:942:942) (889:889:889))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[105\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT datab (758:758:758) (728:728:728))
        (PORT datac (681:681:681) (648:648:648))
        (PORT datad (714:714:714) (696:696:696))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[104\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (674:674:674))
        (PORT datac (672:672:672) (639:639:639))
        (PORT datad (712:712:712) (694:694:694))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[103\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (729:729:729))
        (PORT datac (670:670:670) (635:635:635))
        (PORT datad (713:713:713) (694:694:694))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[102\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datac (190:190:190) (221:221:221))
        (PORT datad (219:219:219) (241:241:241))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[101\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (383:383:383))
        (PORT datac (648:648:648) (618:618:618))
        (PORT datad (713:713:713) (695:695:695))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[100\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (263:263:263))
        (PORT datac (679:679:679) (647:647:647))
        (PORT datad (945:945:945) (892:892:892))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[99\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (868:868:868))
        (PORT datac (1108:1108:1108) (1014:1014:1014))
        (PORT datad (942:942:942) (889:889:889))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (842:842:842))
        (PORT datab (1029:1029:1029) (1015:1015:1015))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (394:394:394))
        (PORT datab (1331:1331:1331) (1299:1299:1299))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1270:1270:1270))
        (PORT datab (408:408:408) (391:391:391))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (262:262:262))
        (PORT datab (1033:1033:1033) (1026:1026:1026))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (694:694:694))
        (PORT datab (1059:1059:1059) (1042:1042:1042))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (1005:1005:1005))
        (PORT datab (224:224:224) (254:254:254))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (271:271:271))
        (PORT datab (1052:1052:1052) (1041:1041:1041))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1064:1064:1064))
        (PORT datab (218:218:218) (245:245:245))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (686:686:686))
        (PORT datab (373:373:373) (365:365:365))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (749:749:749))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add8\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1039:1039:1039) (1009:1009:1009))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add8\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1298:1298:1298) (1224:1224:1224))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add8\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1022:1022:1022))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[10\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1053:1053:1053) (1059:1059:1059))
        (PORT datac (686:686:686) (655:655:655))
        (PORT datad (764:764:764) (794:794:794))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[10\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (726:726:726))
        (PORT datac (708:708:708) (678:678:678))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[9\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1114:1114:1114) (1109:1109:1109))
        (PORT datac (225:225:225) (253:253:253))
        (PORT datad (1222:1222:1222) (1158:1158:1158))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[9\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (263:263:263))
        (PORT datac (1523:1523:1523) (1475:1475:1475))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (658:658:658))
        (PORT datab (1054:1054:1054) (1059:1059:1059))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (846:846:846))
        (PORT datab (666:666:666) (645:645:645))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (262:262:262))
        (PORT datab (993:993:993) (990:990:990))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[20\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (264:264:264))
        (PORT datab (976:976:976) (918:918:918))
        (PORT datac (199:199:199) (232:232:232))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[19\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1187:1187:1187) (1120:1120:1120))
        (PORT datab (665:665:665) (644:644:644))
        (PORT datac (199:199:199) (232:232:232))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[18\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (656:656:656))
        (PORT datab (976:976:976) (919:919:919))
        (PORT datac (198:198:198) (232:232:232))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1239:1239:1239))
        (PORT datab (670:670:670) (650:650:650))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (264:264:264))
        (PORT datab (793:793:793) (829:829:829))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1030:1030:1030))
        (PORT datab (239:239:239) (266:266:266))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (272:272:272))
        (PORT datab (1077:1077:1077) (1046:1046:1046))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[30\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (418:418:418))
        (PORT datab (1198:1198:1198) (1097:1097:1097))
        (PORT datac (352:352:352) (336:336:336))
        (PORT datad (373:373:373) (355:355:355))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[29\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1091:1091:1091))
        (PORT datab (435:435:435) (409:409:409))
        (PORT datac (343:343:343) (334:334:334))
        (PORT datad (374:374:374) (357:357:357))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[28\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (258:258:258))
        (PORT datab (965:965:965) (910:910:910))
        (PORT datac (215:215:215) (245:245:245))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[27\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1091:1091:1091))
        (PORT datab (672:672:672) (652:652:652))
        (PORT datac (213:213:213) (243:243:243))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (884:884:884))
        (PORT datab (1016:1016:1016) (1014:1014:1014))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (390:390:390))
        (PORT datab (1105:1105:1105) (1089:1089:1089))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1033:1033:1033))
        (PORT datab (423:423:423) (401:401:401))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (262:262:262))
        (PORT datab (1045:1045:1045) (1024:1024:1024))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1227:1227:1227))
        (PORT datab (224:224:224) (253:253:253))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[40\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1071:1071:1071))
        (PORT datab (223:223:223) (252:252:252))
        (PORT datac (221:221:221) (255:255:255))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[39\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (259:259:259))
        (PORT datab (1192:1192:1192) (1089:1089:1089))
        (PORT datac (221:221:221) (255:255:255))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[38\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1071:1071:1071))
        (PORT datab (422:422:422) (399:399:399))
        (PORT datac (220:220:220) (254:254:254))
        (PORT datad (351:351:351) (332:332:332))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[37\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1104:1104:1104))
        (PORT datab (614:614:614) (578:578:578))
        (PORT datac (350:350:350) (332:332:332))
        (PORT datad (384:384:384) (358:358:358))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[36\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1105:1105:1105))
        (PORT datab (950:950:950) (896:896:896))
        (PORT datac (345:345:345) (338:338:338))
        (PORT datad (384:384:384) (359:359:359))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (875:875:875))
        (PORT datab (1019:1019:1019) (1008:1008:1008))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (263:263:263))
        (PORT datab (1074:1074:1074) (1066:1066:1066))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1063:1063:1063))
        (PORT datab (223:223:223) (252:252:252))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (394:394:394))
        (PORT datab (1012:1012:1012) (997:997:997))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (405:405:405))
        (PORT datab (1057:1057:1057) (1039:1039:1039))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1017:1017:1017))
        (PORT datab (418:418:418) (395:395:395))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[50\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1109:1109:1109))
        (PORT datab (417:417:417) (392:392:392))
        (PORT datac (607:607:607) (568:568:568))
        (PORT datad (384:384:384) (371:371:371))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[49\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1110:1110:1110))
        (PORT datab (374:374:374) (366:366:366))
        (PORT datac (609:609:609) (570:570:570))
        (PORT datad (383:383:383) (369:369:369))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[48\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (621:621:621))
        (PORT datab (257:257:257) (284:284:284))
        (PORT datac (352:352:352) (337:337:337))
        (PORT datad (383:383:383) (369:369:369))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[47\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (622:622:622))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (221:221:221) (254:254:254))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[46\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (265:265:265))
        (PORT datab (489:489:489) (477:477:477))
        (PORT datac (221:221:221) (255:255:255))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[45\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (494:494:494) (483:483:483))
        (PORT datac (218:218:218) (251:251:251))
        (PORT datad (907:907:907) (839:839:839))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1336:1336:1336) (1291:1291:1291))
        (PORT datab (891:891:891) (842:842:842))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1066:1066:1066))
        (PORT datab (434:434:434) (408:408:408))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (984:984:984))
        (PORT datab (402:402:402) (383:383:383))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (388:388:388))
        (PORT datab (1004:1004:1004) (991:991:991))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (261:261:261))
        (PORT datab (1295:1295:1295) (1272:1272:1272))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (259:259:259))
        (PORT datab (1053:1053:1053) (1039:1039:1039))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1023:1023:1023))
        (PORT datab (226:226:226) (256:256:256))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[59\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (302:302:302))
        (PORT datab (1338:1338:1338) (1297:1297:1297))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[60\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1593:1593:1593) (1567:1567:1567))
        (PORT datab (221:221:221) (251:251:251))
        (PORT datac (232:232:232) (271:271:271))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[58\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (260:260:260))
        (PORT datab (1339:1339:1339) (1298:1298:1298))
        (PORT datac (231:231:231) (270:270:270))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[57\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (668:668:668))
        (PORT datab (1667:1667:1667) (1633:1633:1633))
        (PORT datac (699:699:699) (664:664:664))
        (PORT datad (644:644:644) (608:608:608))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[56\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (663:663:663))
        (PORT datab (1669:1669:1669) (1635:1635:1635))
        (PORT datac (694:694:694) (659:659:659))
        (PORT datad (662:662:662) (629:629:629))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[55\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (669:669:669))
        (PORT datab (1667:1667:1667) (1633:1633:1633))
        (PORT datac (700:700:700) (665:665:665))
        (PORT datad (674:674:674) (642:642:642))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[54\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1592:1592:1592) (1567:1567:1567))
        (PORT datab (893:893:893) (845:845:845))
        (PORT datac (232:232:232) (271:271:271))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1161:1161:1161))
        (PORT datab (1657:1657:1657) (1593:1593:1593))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1386:1386:1386))
        (PORT datab (656:656:656) (624:624:624))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1327:1327:1327))
        (PORT datab (223:223:223) (251:251:251))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (261:261:261))
        (PORT datab (1350:1350:1350) (1333:1333:1333))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1361:1361:1361))
        (PORT datab (238:238:238) (264:264:264))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (676:676:676))
        (PORT datab (1323:1323:1323) (1294:1294:1294))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (645:645:645))
        (PORT datab (1366:1366:1366) (1345:1345:1345))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1655:1655:1655) (1608:1608:1608))
        (PORT datab (673:673:673) (642:642:642))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[70\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datac (251:251:251) (288:288:288))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[70\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datac (444:444:444) (441:441:441))
        (PORT datad (666:666:666) (633:633:633))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[69\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (650:650:650))
        (PORT datac (440:440:440) (436:436:436))
        (PORT datad (365:365:365) (349:349:349))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[68\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (677:677:677))
        (PORT datac (244:244:244) (281:281:281))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[67\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (395:395:395) (384:384:384))
        (PORT datac (440:440:440) (437:437:437))
        (PORT datad (347:347:347) (332:332:332))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[66\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (264:264:264))
        (PORT datac (249:249:249) (287:287:287))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[65\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (250:250:250) (287:287:287))
        (PORT datad (193:193:193) (215:215:215))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[64\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (693:693:693) (657:657:657))
        (PORT datac (440:440:440) (436:436:436))
        (PORT datad (368:368:368) (347:347:347))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[63\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1220:1220:1220) (1143:1143:1143))
        (PORT datac (440:440:440) (436:436:436))
        (PORT datad (371:371:371) (350:350:350))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1652:1652:1652) (1600:1600:1600))
        (PORT datab (1225:1225:1225) (1135:1135:1135))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1445:1445:1445) (1416:1416:1416))
        (PORT datab (239:239:239) (266:266:266))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (271:271:271))
        (PORT datab (1845:1845:1845) (1771:1771:1771))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1293:1293:1293))
        (PORT datab (385:385:385) (367:367:367))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (373:373:373))
        (PORT datab (1340:1340:1340) (1325:1325:1325))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1257:1257:1257))
        (PORT datab (223:223:223) (252:252:252))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1341:1341:1341) (1333:1333:1333))
        (PORT datab (440:440:440) (416:416:416))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (248:248:248))
        (PORT datab (1573:1573:1573) (1516:1516:1516))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (394:394:394))
        (PORT datab (217:217:217) (244:244:244))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[79\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (677:677:677))
        (PORT datab (677:677:677) (628:628:628))
        (PORT datac (577:577:577) (529:529:529))
        (PORT datad (424:424:424) (420:420:420))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[79\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (454:454:454) (455:455:455))
        (PORT datad (346:346:346) (330:330:330))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[78\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (690:690:690) (627:627:627))
        (PORT datac (358:358:358) (345:345:345))
        (PORT datad (421:421:421) (416:416:416))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[77\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (228:228:228) (256:256:256))
        (PORT datad (197:197:197) (220:220:220))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[76\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (396:396:396))
        (PORT datac (593:593:593) (544:544:544))
        (PORT datad (421:421:421) (416:416:416))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[75\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (622:622:622))
        (PORT datac (603:603:603) (553:553:553))
        (PORT datad (673:673:673) (622:622:622))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[74\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (570:570:570))
        (PORT datac (582:582:582) (525:525:525))
        (PORT datad (673:673:673) (622:622:622))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[73\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (593:593:593) (555:555:555))
        (PORT datac (587:587:587) (531:531:531))
        (PORT datad (673:673:673) (621:621:621))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[72\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (854:854:854))
        (PORT datab (933:933:933) (861:861:861))
        (PORT datad (693:693:693) (671:671:671))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1592:1592:1592) (1550:1550:1550))
        (PORT datab (1205:1205:1205) (1114:1114:1114))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (726:726:726))
        (PORT datab (1602:1602:1602) (1535:1535:1535))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (576:576:576))
        (PORT datab (1574:1574:1574) (1519:1519:1519))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (575:575:575))
        (PORT datab (1574:1574:1574) (1519:1519:1519))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (605:605:605))
        (PORT datab (1556:1556:1556) (1513:1513:1513))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1674:1674:1674) (1608:1608:1608))
        (PORT datab (222:222:222) (252:252:252))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (414:414:414))
        (PORT datab (1582:1582:1582) (1528:1528:1528))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (247:247:247))
        (PORT datab (1579:1579:1579) (1516:1516:1516))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (244:244:244))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (714:714:714))
        (PORT datab (268:268:268) (310:310:310))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1554:1554:1554) (1470:1470:1470))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[88\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (412:412:412) (407:407:407))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[88\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (637:637:637))
        (PORT datab (606:606:606) (571:571:571))
        (PORT datac (460:460:460) (463:463:463))
        (PORT datad (561:561:561) (518:518:518))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[87\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (637:637:637) (600:600:600))
        (PORT datac (459:459:459) (461:461:461))
        (PORT datad (376:376:376) (362:362:362))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[86\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (258:258:258))
        (PORT datac (229:229:229) (258:258:258))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[85\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (493:493:493))
        (PORT datac (353:353:353) (338:338:338))
        (PORT datad (384:384:384) (363:363:363))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[84\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (270:270:270))
        (PORT datac (625:625:625) (590:590:590))
        (PORT datad (566:566:566) (508:508:508))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[83\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (408:408:408) (397:397:397))
        (PORT datac (460:460:460) (462:462:462))
        (PORT datad (367:367:367) (346:346:346))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[82\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (263:263:263))
        (PORT datac (683:683:683) (664:664:664))
        (PORT datad (659:659:659) (628:628:628))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[81\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (883:883:883))
        (PORT datac (682:682:682) (663:663:663))
        (PORT datad (1210:1210:1210) (1136:1136:1136))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1582:1582:1582) (1535:1535:1535))
        (PORT datab (1491:1491:1491) (1360:1360:1360))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1537:1537:1537) (1481:1481:1481))
        (PORT datab (716:716:716) (681:681:681))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (689:689:689))
        (PORT datab (1842:1842:1842) (1748:1748:1748))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1582:1582:1582) (1541:1541:1541))
        (PORT datab (224:224:224) (252:252:252))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (417:417:417))
        (PORT datab (1559:1559:1559) (1518:1518:1518))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (257:257:257))
        (PORT datab (1781:1781:1781) (1708:1708:1708))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (425:425:425))
        (PORT datab (1543:1543:1543) (1493:1493:1493))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1940:1940:1940) (1874:1874:1874))
        (PORT datab (217:217:217) (244:244:244))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (395:395:395))
        (PORT datab (218:218:218) (245:245:245))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[97\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (724:724:724))
        (PORT datab (1154:1154:1154) (1059:1059:1059))
        (PORT datac (746:746:746) (721:721:721))
        (PORT datad (664:664:664) (634:634:634))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[97\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datac (738:738:738) (713:713:713))
        (PORT datad (668:668:668) (636:636:636))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[96\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (722:722:722) (681:681:681))
        (PORT datac (747:747:747) (722:722:722))
        (PORT datad (668:668:668) (636:636:636))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[95\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (194:194:194) (227:227:227))
        (PORT datad (238:238:238) (261:261:261))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[94\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (692:692:692))
        (PORT datac (745:745:745) (720:720:720))
        (PORT datad (663:663:663) (630:630:630))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[93\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (190:190:190) (221:221:221))
        (PORT datad (240:240:240) (263:263:263))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[92\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (273:273:273))
        (PORT datac (872:872:872) (799:799:799))
        (PORT datad (737:737:737) (713:713:713))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[91\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (656:656:656))
        (PORT datab (239:239:239) (265:265:265))
        (PORT datad (739:739:739) (715:715:715))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[90\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (1177:1177:1177) (1069:1069:1069))
        (PORT datac (905:905:905) (835:835:835))
        (PORT datad (738:738:738) (714:714:714))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1036:1036:1036))
        (PORT datab (1914:1914:1914) (1833:1833:1833))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (393:393:393))
        (PORT datab (1943:1943:1943) (1859:1859:1859))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (398:398:398))
        (PORT datab (2121:2121:2121) (2026:2026:2026))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1872:1872:1872) (1795:1795:1795))
        (PORT datab (403:403:403) (384:384:384))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1846:1846:1846) (1788:1788:1788))
        (PORT datab (739:739:739) (697:697:697))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1884:1884:1884) (1815:1815:1815))
        (PORT datab (224:224:224) (253:253:253))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1790:1790:1790) (1744:1744:1744))
        (PORT datab (731:731:731) (689:689:689))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (248:248:248))
        (PORT datab (1871:1871:1871) (1793:1793:1793))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (248:248:248))
        (PORT datab (217:217:217) (243:243:243))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[106\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (236:236:236) (258:258:258))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[106\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (672:672:672))
        (PORT datab (929:929:929) (856:856:856))
        (PORT datac (430:430:430) (431:431:431))
        (PORT datad (736:736:736) (712:712:712))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[105\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT datab (982:982:982) (929:929:929))
        (PORT datac (654:654:654) (605:605:605))
        (PORT datad (601:601:601) (549:549:549))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[104\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (222:222:222) (252:252:252))
        (PORT datad (236:236:236) (258:258:258))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[103\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (846:846:846))
        (PORT datac (621:621:621) (563:563:563))
        (PORT datad (632:632:632) (580:580:580))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[102\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (407:407:407))
        (PORT datac (568:568:568) (516:516:516))
        (PORT datad (632:632:632) (580:580:580))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[101\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (265:265:265))
        (PORT datac (428:428:428) (429:429:429))
        (PORT datad (356:356:356) (340:340:340))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[100\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (265:265:265))
        (PORT datac (429:429:429) (431:431:431))
        (PORT datad (639:639:639) (591:591:591))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[99\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (579:579:579))
        (PORT datab (894:894:894) (834:834:834))
        (PORT datac (426:426:426) (427:427:427))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (888:888:888))
        (PORT datab (1942:1942:1942) (1873:1873:1873))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1621:1621:1621) (1600:1600:1600))
        (PORT datab (446:446:446) (418:418:418))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (404:404:404))
        (PORT datab (1923:1923:1923) (1848:1848:1848))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1644:1644:1644) (1591:1591:1591))
        (PORT datab (446:446:446) (420:420:420))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1659:1659:1659) (1614:1614:1614))
        (PORT datab (224:224:224) (254:254:254))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (258:258:258))
        (PORT datab (1586:1586:1586) (1540:1540:1540))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1602:1602:1602) (1584:1584:1584))
        (PORT datab (644:644:644) (600:600:600))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1874:1874:1874) (1799:1799:1799))
        (PORT datab (217:217:217) (244:244:244))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (572:572:572))
        (PORT datab (429:429:429) (403:403:403))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1065:1065:1065) (1016:1016:1016))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1071:1071:1071) (1014:1014:1014))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1211:1211:1211))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1315:1315:1315))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (597:597:597))
        (PORT datab (733:733:733) (685:685:685))
        (PORT datac (353:353:353) (339:339:339))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1565:1565:1565) (1524:1524:1524))
        (PORT datab (1701:1701:1701) (1676:1676:1676))
        (PORT datac (1465:1465:1465) (1388:1388:1388))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|h_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1213:1213:1213))
        (PORT datab (733:733:733) (686:686:686))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (457:457:457) (494:494:494))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (541:541:541))
        (PORT datab (384:384:384) (364:364:364))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (792:792:792) (717:717:717))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1565:1565:1565) (1524:1524:1524))
        (PORT datab (1702:1702:1702) (1678:1678:1678))
        (PORT datac (1462:1462:1462) (1385:1385:1385))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|h_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1564:1564:1564) (1523:1523:1523))
        (PORT datab (1702:1702:1702) (1677:1677:1677))
        (PORT datad (1199:1199:1199) (1135:1135:1135))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[103\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (382:382:382) (377:377:377))
        (PORT datac (629:629:629) (593:593:593))
        (PORT datad (557:557:557) (513:513:513))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[102\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (251:251:251))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (236:236:236) (258:258:258))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[101\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (265:265:265))
        (PORT datac (551:551:551) (503:503:503))
        (PORT datad (635:635:635) (595:595:595))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[100\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (271:271:271))
        (PORT datac (557:557:557) (513:513:513))
        (PORT datad (635:635:635) (596:596:596))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[99\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1376:1376:1376) (1278:1278:1278))
        (PORT datac (856:856:856) (780:780:780))
        (PORT datad (877:877:877) (806:806:806))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1948:1948:1948) (1878:1878:1878))
        (PORT datab (1014:1014:1014) (959:959:959))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (628:628:628))
        (PORT datab (1393:1393:1393) (1367:1367:1367))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (376:376:376))
        (PORT datab (1373:1373:1373) (1340:1340:1340))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (382:382:382))
        (PORT datab (1431:1431:1431) (1405:1405:1405))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (580:580:580))
        (PORT datab (1939:1939:1939) (1870:1870:1870))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2130:2130:2130) (2010:2010:2010))
        (PORT datab (223:223:223) (253:253:253))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[106\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (693:693:693))
        (PORT datab (484:484:484) (469:469:469))
        (PORT datac (638:638:638) (592:592:592))
        (PORT datad (368:368:368) (353:353:353))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[106\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT datac (628:628:628) (592:592:592))
        (PORT datad (556:556:556) (508:508:508))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[105\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT datab (663:663:663) (609:609:609))
        (PORT datac (628:628:628) (592:592:592))
        (PORT datad (563:563:563) (519:519:519))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[104\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datac (191:191:191) (223:223:223))
        (PORT datad (236:236:236) (258:258:258))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2324:2324:2324) (2185:2185:2185))
        (PORT datab (659:659:659) (603:603:603))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (1334:1334:1334) (1317:1317:1317))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (394:394:394))
        (PORT datab (216:216:216) (242:242:242))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[113\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (223:223:223) (253:253:253))
        (PORT datad (243:243:243) (268:268:268))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[112\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (577:577:577))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (243:243:243) (268:268:268))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[111\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT datab (630:630:630) (588:588:588))
        (PORT datac (351:351:351) (332:332:332))
        (PORT datad (416:416:416) (408:408:408))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[110\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (579:579:579))
        (PORT datac (341:341:341) (333:333:333))
        (PORT datad (416:416:416) (408:408:408))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[109\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (266:266:266))
        (PORT datac (593:593:593) (555:555:555))
        (PORT datad (656:656:656) (616:616:616))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[108\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (600:600:600))
        (PORT datac (1221:1221:1221) (1164:1164:1164))
        (PORT datad (653:653:653) (613:613:613))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1320:1320:1320))
        (PORT datab (1385:1385:1385) (1400:1400:1400))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (452:452:452))
        (PORT datab (1835:1835:1835) (1804:1804:1804))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (450:450:450))
        (PORT datab (1635:1635:1635) (1571:1571:1571))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1410:1410:1410) (1406:1406:1406))
        (PORT datab (224:224:224) (254:254:254))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (262:262:262))
        (PORT datab (1967:1967:1967) (1884:1884:1884))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (407:407:407))
        (PORT datab (1638:1638:1638) (1595:1595:1595))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2328:2328:2328) (2191:2191:2191))
        (PORT datab (422:422:422) (400:400:400))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[115\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (643:643:643))
        (PORT datab (595:595:595) (559:559:559))
        (PORT datac (614:614:614) (574:574:574))
        (PORT datad (416:416:416) (408:408:408))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[115\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (243:243:243) (268:268:268))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[114\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (443:443:443))
        (PORT datac (571:571:571) (527:527:527))
        (PORT datad (373:373:373) (354:354:354))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1892:1892:1892) (1817:1817:1817))
        (PORT datab (216:216:216) (243:243:243))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (248:248:248))
        (PORT datab (373:373:373) (365:365:365))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[123\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT datab (631:631:631) (606:606:606))
        (PORT datac (659:659:659) (621:621:621))
        (PORT datad (672:672:672) (637:637:637))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[122\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (616:616:616))
        (PORT datac (602:602:602) (564:564:564))
        (PORT datad (672:672:672) (637:637:637))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[121\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (260:260:260))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (236:236:236) (258:258:258))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[120\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (222:222:222) (252:252:252))
        (PORT datad (236:236:236) (258:258:258))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[119\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (267:267:267))
        (PORT datac (377:377:377) (378:378:378))
        (PORT datad (447:447:447) (448:448:448))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[118\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (441:441:441))
        (PORT datab (238:238:238) (264:264:264))
        (PORT datad (447:447:447) (448:448:448))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[117\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT datab (1366:1366:1366) (1361:1361:1361))
        (PORT datac (412:412:412) (401:401:401))
        (PORT datad (447:447:447) (448:448:448))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1305:1305:1305))
        (IOPATH dataa cout (435:435:435) (328:328:328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (562:562:562))
        (PORT datab (1128:1128:1128) (1152:1152:1152))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (596:596:596))
        (PORT datab (1658:1658:1658) (1599:1599:1599))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1357:1357:1357) (1340:1340:1340))
        (PORT datab (636:636:636) (585:585:585))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1360:1360:1360))
        (PORT datab (717:717:717) (661:661:661))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (654:654:654))
        (PORT datab (1941:1941:1941) (1855:1855:1855))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1281:1281:1281))
        (PORT datab (224:224:224) (254:254:254))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (248:248:248))
        (PORT datab (1628:1628:1628) (1593:1593:1593))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[124\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (837:837:837))
        (PORT datab (715:715:715) (672:672:672))
        (PORT datac (630:630:630) (586:586:586))
        (PORT datad (672:672:672) (637:637:637))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[124\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT datac (626:626:626) (597:597:597))
        (PORT datad (672:672:672) (637:637:637))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (248:248:248))
        (PORT datab (216:216:216) (242:242:242))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[133\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (235:235:235) (257:257:257))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[133\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (712:712:712))
        (PORT datab (659:659:659) (631:631:631))
        (PORT datac (680:680:680) (647:647:647))
        (PORT datad (455:455:455) (452:452:452))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[132\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (258:258:258))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (238:238:238) (260:260:260))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[131\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (396:396:396))
        (PORT datac (644:644:644) (620:620:620))
        (PORT datad (453:453:453) (449:449:449))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[130\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (396:396:396))
        (PORT datab (716:716:716) (683:683:683))
        (PORT datad (453:453:453) (449:449:449))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[129\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (368:368:368))
        (PORT datac (569:569:569) (526:526:526))
        (PORT datad (453:453:453) (449:449:449))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[128\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (547:547:547))
        (PORT datac (353:353:353) (335:335:335))
        (PORT datad (453:453:453) (449:449:449))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[127\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (264:264:264))
        (PORT datac (587:587:587) (539:539:539))
        (PORT datad (654:654:654) (610:610:610))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[126\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT datab (1335:1335:1335) (1331:1331:1331))
        (PORT datad (455:455:455) (452:452:452))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1334:1334:1334) (1330:1330:1330))
        (IOPATH datab cout (445:445:445) (334:334:334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1868:1868:1868) (1799:1799:1799))
        (PORT datab (215:215:215) (241:241:241))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (569:569:569))
        (PORT datab (1607:1607:1607) (1552:1552:1552))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1512:1512:1512) (1461:1461:1461))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1578:1578:1578) (1545:1545:1545))
        (PORT datab (217:217:217) (243:243:243))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (1909:1909:1909) (1833:1833:1833))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1829:1829:1829) (1747:1747:1747))
        (PORT datab (216:216:216) (242:242:242))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (392:392:392))
        (PORT datab (1328:1328:1328) (1318:1318:1318))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (398:398:398))
        (PORT datab (217:217:217) (244:244:244))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (240:240:240) (265:265:265))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (872:872:872))
        (PORT datab (693:693:693) (641:641:641))
        (PORT datac (579:579:579) (530:530:530))
        (PORT datad (444:444:444) (434:434:434))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT datab (490:490:490) (472:472:472))
        (PORT datac (603:603:603) (557:557:557))
        (PORT datad (402:402:402) (380:380:380))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[113\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (194:194:194) (227:227:227))
        (PORT datad (245:245:245) (270:270:270))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[112\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (257:257:257))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (245:245:245) (270:270:270))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[111\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (665:665:665))
        (PORT datac (389:389:389) (371:371:371))
        (PORT datad (438:438:438) (426:426:426))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[110\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT datab (650:650:650) (616:616:616))
        (PORT datac (353:353:353) (346:346:346))
        (PORT datad (444:444:444) (433:433:433))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[109\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (367:367:367))
        (PORT datab (238:238:238) (264:264:264))
        (PORT datad (423:423:423) (410:410:410))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[108\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT datab (1171:1171:1171) (1050:1050:1050))
        (PORT datac (351:351:351) (333:333:333))
        (PORT datad (424:424:424) (412:412:412))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1524:1524:1524) (1400:1400:1400))
        (PORT datab (1980:1980:1980) (1903:1903:1903))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1696:1696:1696) (1662:1662:1662))
        (PORT datab (665:665:665) (621:621:621))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (657:657:657))
        (PORT datab (1637:1637:1637) (1597:1597:1597))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1569:1569:1569) (1534:1534:1534))
        (PORT datab (223:223:223) (251:251:251))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (261:261:261))
        (PORT datab (1849:1849:1849) (1787:1787:1787))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (410:410:410))
        (PORT datab (1592:1592:1592) (1555:1555:1555))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (419:419:419))
        (PORT datab (1624:1624:1624) (1583:1583:1583))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1619:1619:1619) (1594:1594:1594))
        (PORT datab (217:217:217) (244:244:244))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (405:405:405))
        (PORT datab (218:218:218) (244:244:244))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (658:658:658))
        (PORT datab (731:731:731) (684:684:684))
        (PORT datac (686:686:686) (659:659:659))
        (PORT datad (733:733:733) (710:710:710))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT datac (626:626:626) (591:591:591))
        (PORT datad (727:727:727) (704:704:704))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT datab (682:682:682) (649:649:649))
        (PORT datac (705:705:705) (670:670:670))
        (PORT datad (687:687:687) (651:651:651))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[122\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT datab (682:682:682) (642:642:642))
        (PORT datac (698:698:698) (661:661:661))
        (PORT datad (733:733:733) (710:710:710))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[121\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (260:260:260))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (235:235:235) (257:257:257))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[120\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datac (194:194:194) (225:225:225))
        (PORT datad (235:235:235) (257:257:257))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (265:265:265))
        (PORT datac (609:609:609) (566:566:566))
        (PORT datad (561:561:561) (517:517:517))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (264:264:264))
        (PORT datac (589:589:589) (534:534:534))
        (PORT datad (665:665:665) (613:613:613))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT datab (911:911:911) (853:853:853))
        (PORT datac (966:966:966) (904:904:904))
        (PORT datad (1065:1065:1065) (960:960:960))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1625:1625:1625) (1571:1571:1571))
        (IOPATH dataa cout (435:435:435) (328:328:328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (619:619:619))
        (PORT datab (1353:1353:1353) (1332:1332:1332))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1591:1591:1591) (1543:1543:1543))
        (PORT datab (684:684:684) (659:659:659))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1618:1618:1618) (1557:1557:1557))
        (PORT datab (699:699:699) (663:663:663))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (683:683:683))
        (PORT datab (1587:1587:1587) (1545:1545:1545))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2466:2466:2466) (2343:2343:2343))
        (PORT datab (712:712:712) (672:672:672))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1586:1586:1586) (1558:1558:1558))
        (PORT datab (224:224:224) (254:254:254))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (247:247:247))
        (PORT datab (1626:1626:1626) (1564:1564:1564))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (215:215:215) (241:241:241))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[133\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (748:748:748))
        (PORT datab (725:725:725) (685:685:685))
        (PORT datac (649:649:649) (611:611:611))
        (PORT datad (447:447:447) (435:435:435))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[133\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (402:402:402) (391:391:391))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[132\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (251:251:251))
        (PORT datac (229:229:229) (258:258:258))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[131\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (722:722:722))
        (PORT datac (569:569:569) (518:518:518))
        (PORT datad (447:447:447) (436:436:436))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[130\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (655:655:655))
        (PORT datac (586:586:586) (529:529:529))
        (PORT datad (448:448:448) (437:437:437))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[129\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (272:272:272))
        (PORT datac (661:661:661) (623:623:623))
        (PORT datad (674:674:674) (646:646:646))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[128\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (708:708:708))
        (PORT datac (392:392:392) (374:374:374))
        (PORT datad (447:447:447) (436:436:436))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[127\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (263:263:263))
        (PORT datac (633:633:633) (591:591:591))
        (PORT datad (616:616:616) (560:560:560))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[126\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT datac (1521:1521:1521) (1473:1473:1473))
        (PORT datad (651:651:651) (607:607:607))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1358:1358:1358) (1330:1330:1330))
        (IOPATH dataa cout (435:435:435) (328:328:328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1597:1597:1597))
        (PORT datab (611:611:611) (554:554:554))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1227:1227:1227))
        (PORT datab (590:590:590) (544:544:544))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1345:1345:1345) (1306:1306:1306))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1564:1564:1564) (1500:1500:1500))
        (PORT datab (738:738:738) (689:689:689))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1369:1369:1369) (1336:1336:1336))
        (PORT datab (217:217:217) (243:243:243))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1574:1574:1574) (1537:1537:1537))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2172:2172:2172) (2080:2080:2080))
        (PORT datab (427:427:427) (401:401:401))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (248:248:248))
        (PORT datab (613:613:613) (563:563:563))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|max_channel\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1019:1019:1019) (987:987:987))
        (PORT datad (1207:1207:1207) (1133:1133:1133))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_channel\.01)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2380:2380:2380))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_channel_d\.01)
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1974:1974:1974))
        (PORT asdata (603:603:603) (672:672:672))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[113\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (253:253:253))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (399:399:399) (385:385:385))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[112\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (877:877:877))
        (PORT datac (575:575:575) (525:525:525))
        (PORT datad (650:650:650) (609:609:609))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[111\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (260:260:260))
        (PORT datac (229:229:229) (258:258:258))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[110\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (269:269:269))
        (PORT datac (454:454:454) (450:450:450))
        (PORT datad (354:354:354) (335:335:335))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[109\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (400:400:400))
        (PORT datac (449:449:449) (443:443:443))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[108\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT datab (429:429:429) (403:403:403))
        (PORT datac (449:449:449) (443:443:443))
        (PORT datad (863:863:863) (802:802:802))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1277:1277:1277))
        (PORT datab (968:968:968) (901:901:901))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (431:431:431))
        (PORT datab (808:808:808) (845:845:845))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1065:1065:1065))
        (PORT datab (394:394:394) (385:385:385))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (393:393:393))
        (PORT datab (1335:1335:1335) (1292:1292:1292))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1554:1554:1554) (1494:1494:1494))
        (PORT datab (598:598:598) (545:545:545))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1282:1282:1282))
        (PORT datab (224:224:224) (254:254:254))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1768:1768:1768) (1678:1678:1678))
        (PORT datab (660:660:660) (604:604:604))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[115\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (666:666:666))
        (PORT datab (970:970:970) (923:923:923))
        (PORT datac (450:450:450) (445:445:445))
        (PORT datad (889:889:889) (829:829:829))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[115\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT datac (559:559:559) (506:506:506))
        (PORT datad (649:649:649) (608:608:608))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[114\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (594:594:594))
        (PORT datac (615:615:615) (554:554:554))
        (PORT datad (649:649:649) (608:608:608))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (248:248:248))
        (PORT datab (1034:1034:1034) (1035:1035:1035))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (381:381:381))
        (PORT datab (216:216:216) (242:242:242))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[124\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (878:878:878))
        (PORT datab (899:899:899) (831:831:831))
        (PORT datac (721:721:721) (701:701:701))
        (PORT datad (890:890:890) (834:834:834))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[124\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT datac (721:721:721) (701:701:701))
        (PORT datad (647:647:647) (612:612:612))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[123\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (566:566:566))
        (PORT datac (720:720:720) (700:700:700))
        (PORT datad (662:662:662) (631:631:631))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[122\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (257:257:257))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (396:396:396) (383:383:383))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[121\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT datab (597:597:597) (544:544:544))
        (PORT datac (235:235:235) (266:266:266))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[120\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT datab (712:712:712) (674:674:674))
        (PORT datac (720:720:720) (700:700:700))
        (PORT datad (656:656:656) (623:623:623))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[119\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (232:232:232) (263:263:263))
        (PORT datad (363:363:363) (347:347:347))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[118\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (275:275:275))
        (PORT datac (348:348:348) (329:329:329))
        (PORT datad (394:394:394) (381:381:381))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[117\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (893:893:893))
        (PORT datac (719:719:719) (699:699:699))
        (PORT datad (656:656:656) (627:627:627))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1346:1346:1346))
        (IOPATH dataa cout (435:435:435) (328:328:328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (272:272:272))
        (PORT datab (1609:1609:1609) (1555:1555:1555))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (572:572:572))
        (PORT datab (1289:1289:1289) (1264:1264:1264))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1851:1851:1851) (1792:1792:1792))
        (PORT datab (721:721:721) (681:681:681))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1556:1556:1556) (1495:1495:1495))
        (PORT datab (225:225:225) (255:255:255))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2182:2182:2182) (2095:2095:2095))
        (PORT datab (386:386:386) (382:382:382))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1534:1534:1534) (1473:1473:1473))
        (PORT datab (692:692:692) (649:649:649))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (248:248:248))
        (PORT datab (1546:1546:1546) (1495:1495:1495))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (248:248:248))
        (PORT datab (216:216:216) (242:242:242))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[133\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (385:385:385))
        (PORT datab (457:457:457) (436:436:436))
        (PORT datac (685:685:685) (662:662:662))
        (PORT datad (391:391:391) (378:378:378))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[133\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT datac (354:354:354) (340:340:340))
        (PORT datad (459:459:459) (463:463:463))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[132\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (374:374:374))
        (PORT datab (709:709:709) (665:665:665))
        (PORT datad (459:459:459) (462:462:462))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[131\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (400:400:400))
        (PORT datab (597:597:597) (563:563:563))
        (PORT datad (459:459:459) (462:462:462))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[130\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (227:227:227) (258:258:258))
        (PORT datad (231:231:231) (251:251:251))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[129\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (372:372:372))
        (PORT datac (1073:1073:1073) (967:967:967))
        (PORT datad (459:459:459) (462:462:462))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[128\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT datab (410:410:410) (405:405:405))
        (PORT datac (352:352:352) (335:335:335))
        (PORT datad (462:462:462) (465:465:465))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[127\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT datab (396:396:396) (388:388:388))
        (PORT datac (339:339:339) (329:329:329))
        (PORT datad (461:461:461) (465:465:465))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[126\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT datab (1554:1554:1554) (1503:1503:1503))
        (PORT datac (395:395:395) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1309:1309:1309))
        (IOPATH dataa cout (435:435:435) (328:328:328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1543:1543:1543) (1506:1506:1506))
        (PORT datab (579:579:579) (528:528:528))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1334:1334:1334) (1310:1310:1310))
        (PORT datab (215:215:215) (241:241:241))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2088:2088:2088) (2000:2000:2000))
        (PORT datab (215:215:215) (241:241:241))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1325:1325:1325) (1294:1294:1294))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (391:391:391))
        (PORT datab (2468:2468:2468) (2342:2342:2342))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1535:1535:1535) (1483:1483:1483))
        (PORT datab (216:216:216) (242:242:242))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (248:248:248))
        (PORT datab (1569:1569:1569) (1537:1537:1537))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (632:632:632))
        (PORT datab (216:216:216) (242:242:242))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1243:1243:1243) (1202:1202:1202))
        (PORT datad (344:344:344) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (841:841:841))
        (PORT datab (987:987:987) (970:970:970))
        (PORT datac (649:649:649) (619:619:619))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|h_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2346:2346:2346))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2332:2332:2332) (2223:2223:2223))
        (PORT datab (2438:2438:2438) (2468:2468:2468))
        (PORT datad (2371:2371:2371) (2214:2214:2214))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (403:403:403))
        (PORT datab (295:295:295) (369:369:369))
        (PORT datac (935:935:935) (886:886:886))
        (PORT datad (934:934:934) (865:865:865))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (404:404:404))
        (PORT datab (620:620:620) (574:574:574))
        (PORT datac (392:392:392) (385:385:385))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|h_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1974:1974:1974))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datab (2439:2439:2439) (2469:2469:2469))
        (PORT datac (2351:2351:2351) (2143:2143:2143))
        (PORT datad (2370:2370:2370) (2213:2213:2213))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (2594:2594:2594) (2570:2570:2570))
        (PORT datad (1325:1325:1325) (1300:1300:1300))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2587:2587:2587) (2395:2395:2395))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (292:292:292) (365:365:365))
        (PORT datac (1276:1276:1276) (1198:1198:1198))
        (PORT datad (727:727:727) (696:696:696))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (403:403:403))
        (PORT datab (619:619:619) (573:573:573))
        (PORT datac (689:689:689) (670:670:670))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|h_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1974:1974:1974))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2415:2415:2415) (2250:2250:2250))
        (PORT datab (268:268:268) (338:338:338))
        (PORT datac (1287:1287:1287) (1273:1273:1273))
        (PORT datad (2405:2405:2405) (2426:2426:2426))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2587:2587:2587) (2395:2395:2395))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (540:540:540))
        (PORT datab (733:733:733) (686:686:686))
        (PORT datac (1026:1026:1026) (985:985:985))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (541:541:541))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (882:882:882) (817:817:817))
        (PORT datad (365:365:365) (342:342:342))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1565:1565:1565) (1524:1524:1524))
        (PORT datab (1702:1702:1702) (1677:1677:1677))
        (PORT datac (1463:1463:1463) (1385:1385:1385))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|h_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2414:2414:2414) (2249:2249:2249))
        (PORT datab (265:265:265) (334:334:334))
        (PORT datac (1733:1733:1733) (1677:1677:1677))
        (PORT datad (2405:2405:2405) (2426:2426:2426))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2587:2587:2587) (2395:2395:2395))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (715:715:715))
        (PORT datab (269:269:269) (311:311:311))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1251:1251:1251) (1165:1165:1165))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (575:575:575))
        (PORT datab (269:269:269) (312:312:312))
        (PORT datac (353:353:353) (343:343:343))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1200:1200:1200))
        (PORT datab (1662:1662:1662) (1628:1628:1628))
        (PORT datac (1344:1344:1344) (1328:1328:1328))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|h_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1971:1971:1971))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2429:2429:2429) (2267:2267:2267))
        (PORT datab (269:269:269) (339:339:339))
        (PORT datac (2119:2119:2119) (1950:1950:1950))
        (PORT datad (2403:2403:2403) (2423:2423:2423))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2587:2587:2587) (2395:2395:2395))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2009:2009:2009) (1927:1927:1927))
        (PORT datab (2440:2440:2440) (2470:2470:2470))
        (PORT datac (234:234:234) (306:306:306))
        (PORT datad (2363:2363:2363) (2204:2204:2204))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2587:2587:2587) (2395:2395:2395))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2083:2083:2083) (1922:1922:1922))
        (PORT datab (2438:2438:2438) (2468:2468:2468))
        (PORT datac (235:235:235) (307:307:307))
        (PORT datad (2375:2375:2375) (2219:2219:2219))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2587:2587:2587) (2395:2395:2395))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add12\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1083:1083:1083))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1284:1284:1284) (1210:1210:1210))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (400:400:400))
        (PORT datab (1285:1285:1285) (1212:1212:1212))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (457:457:457) (494:494:494))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add8\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1065:1065:1065) (1013:1013:1013))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (715:715:715))
        (PORT datab (661:661:661) (597:597:597))
        (PORT datac (389:389:389) (370:370:370))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1202:1202:1202))
        (PORT datab (1661:1661:1661) (1628:1628:1628))
        (PORT datac (1344:1344:1344) (1328:1328:1328))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|h_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1971:1971:1971))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (343:343:343))
        (PORT datab (2439:2439:2439) (2470:2470:2470))
        (PORT datac (2133:2133:2133) (1962:1962:1962))
        (PORT datad (2365:2365:2365) (2206:2206:2206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2587:2587:2587) (2395:2395:2395))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add12\~8)
    (DELAY
      (ABSOLUTE
        (PORT datad (1185:1185:1185) (1093:1093:1093))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add8\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (1287:1287:1287) (1209:1209:1209))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (714:714:714))
        (PORT datab (269:269:269) (311:311:311))
        (PORT datac (1211:1211:1211) (1138:1138:1138))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (1026:1026:1026) (986:986:986))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (557:557:557))
        (PORT datab (267:267:267) (309:309:309))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (582:582:582) (531:531:531))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1203:1203:1203))
        (PORT datab (1661:1661:1661) (1627:1627:1627))
        (PORT datac (1344:1344:1344) (1328:1328:1328))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|h_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1971:1971:1971))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (342:342:342))
        (PORT datab (2439:2439:2439) (2469:2469:2469))
        (PORT datac (2195:2195:2195) (2008:2008:2008))
        (PORT datad (2366:2366:2366) (2207:2207:2207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2587:2587:2587) (2395:2395:2395))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (2440:2440:2440) (2470:2470:2470))
        (PORT datac (233:233:233) (304:304:304))
        (PORT datad (2361:2361:2361) (2201:2201:2201))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2587:2587:2587) (2395:2395:2395))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2438:2438:2438) (2468:2468:2468))
        (PORT datac (234:234:234) (306:306:306))
        (PORT datad (2372:2372:2372) (2215:2215:2215))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2587:2587:2587) (2395:2395:2395))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd0\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2424:2424:2424) (2261:2261:2261))
        (PORT datab (2438:2438:2438) (2468:2468:2468))
        (PORT datac (706:706:706) (716:716:716))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd0\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2331:2331:2331) (2341:2341:2341))
        (PORT datab (227:227:227) (257:257:257))
        (PORT datac (269:269:269) (349:349:349))
        (PORT datad (1710:1710:1710) (1580:1580:1580))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd0\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (903:903:903))
        (PORT datab (699:699:699) (658:658:658))
        (PORT datad (210:210:210) (237:237:237))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd0\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2330:2330:2330) (2340:2340:2340))
        (PORT datab (1737:1737:1737) (1613:1613:1613))
        (PORT datac (253:253:253) (334:334:334))
        (PORT datad (268:268:268) (337:337:337))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd0\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (902:902:902))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datad (209:209:209) (237:237:237))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd0\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (374:374:374))
        (PORT datab (299:299:299) (374:374:374))
        (PORT datac (252:252:252) (332:332:332))
        (PORT datad (1925:1925:1925) (1753:1753:1753))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd0\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (904:904:904))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datad (211:211:211) (238:238:238))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (371:371:371))
        (PORT datac (252:252:252) (333:333:333))
        (PORT datad (268:268:268) (337:337:337))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd0\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (378:378:378))
        (PORT datab (226:226:226) (256:256:256))
        (PORT datac (253:253:253) (336:336:336))
        (PORT datad (1925:1925:1925) (1752:1752:1752))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd0\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2330:2330:2330) (2341:2341:2341))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1975:1975:1975) (1802:1802:1802))
        (PORT datad (212:212:212) (240:240:240))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2437:2437:2437) (2467:2467:2467))
        (PORT datad (2374:2374:2374) (2217:2217:2217))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT asdata (642:642:642) (719:719:719))
        (PORT ena (1347:1347:1347) (1287:1287:1287))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT asdata (625:625:625) (706:706:706))
        (PORT ena (1347:1347:1347) (1287:1287:1287))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT asdata (624:624:624) (702:702:702))
        (PORT ena (1347:1347:1347) (1287:1287:1287))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT asdata (800:800:800) (825:825:825))
        (PORT ena (1347:1347:1347) (1287:1287:1287))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit0\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (540:540:540))
        (PORT datab (300:300:300) (390:390:390))
        (PORT datac (270:270:270) (364:364:364))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit0\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (540:540:540))
        (PORT datab (299:299:299) (389:389:389))
        (PORT datac (269:269:269) (363:363:363))
        (PORT datad (265:265:265) (339:339:339))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit0\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (542:542:542))
        (PORT datab (299:299:299) (388:388:388))
        (PORT datac (268:268:268) (361:361:361))
        (PORT datad (267:267:267) (341:341:341))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit0\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (402:402:402))
        (PORT datab (301:301:301) (392:392:392))
        (PORT datad (258:258:258) (323:323:323))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit0\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (546:546:546))
        (PORT datab (295:295:295) (384:384:384))
        (PORT datad (271:271:271) (346:346:346))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit0\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (392:392:392))
        (PORT datab (291:291:291) (362:362:362))
        (PORT datad (269:269:269) (344:344:344))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit0\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (401:401:401))
        (PORT datab (301:301:301) (391:391:391))
        (PORT datad (264:264:264) (338:338:338))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd1\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (PORT datab (2439:2439:2439) (2469:2469:2469))
        (PORT datac (450:450:450) (471:471:471))
        (PORT datad (2363:2363:2363) (2204:2204:2204))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd1\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (267:267:267))
        (PORT datab (2627:2627:2627) (2600:2600:2600))
        (PORT datac (436:436:436) (469:469:469))
        (PORT datad (1325:1325:1325) (1300:1300:1300))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd1\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (241:241:241) (267:267:267))
        (PORT datad (1337:1337:1337) (1308:1308:1308))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd1\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2626:2626:2626) (2592:2592:2592))
        (PORT datab (284:284:284) (363:363:363))
        (PORT datac (1909:1909:1909) (1780:1780:1780))
        (PORT datad (1324:1324:1324) (1298:1298:1298))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd1\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3348:3348:3348) (3205:3205:3205))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (222:222:222) (247:247:247))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd1\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (382:382:382))
        (PORT datab (1947:1947:1947) (1815:1815:1815))
        (PORT datac (253:253:253) (336:336:336))
        (PORT datad (219:219:219) (242:242:242))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd1\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3348:3348:3348) (3205:3205:3205))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datad (223:223:223) (249:249:249))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (369:369:369))
        (PORT datac (1915:1915:1915) (1787:1787:1787))
        (PORT datad (271:271:271) (342:342:342))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd1\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (261:261:261))
        (PORT datab (250:250:250) (279:279:279))
        (PORT datac (434:434:434) (467:467:467))
        (PORT datad (272:272:272) (342:342:342))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd1\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (255:255:255) (286:286:286))
        (PORT datac (2595:2595:2595) (2571:2571:2571))
        (PORT datad (1321:1321:1321) (1295:1295:1295))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1948:1948:1948))
        (PORT asdata (807:807:807) (838:838:838))
        (PORT ena (1907:1907:1907) (1831:1831:1831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1948:1948:1948))
        (PORT asdata (2286:2286:2286) (2154:2154:2154))
        (PORT ena (1907:1907:1907) (1831:1831:1831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1948:1948:1948))
        (PORT asdata (622:622:622) (702:702:702))
        (PORT ena (1907:1907:1907) (1831:1831:1831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1948:1948:1948))
        (PORT asdata (790:790:790) (818:818:818))
        (PORT ena (1907:1907:1907) (1831:1831:1831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit1\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (406:406:406))
        (PORT datab (295:295:295) (381:381:381))
        (PORT datac (266:266:266) (355:355:355))
        (PORT datad (272:272:272) (350:350:350))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit1\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (405:405:405))
        (PORT datab (296:296:296) (383:383:383))
        (PORT datac (266:266:266) (354:354:354))
        (PORT datad (271:271:271) (348:348:348))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit1\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (404:404:404))
        (PORT datab (297:297:297) (384:384:384))
        (PORT datac (265:265:265) (354:354:354))
        (PORT datad (269:269:269) (347:347:347))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit1\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (406:406:406))
        (PORT datab (300:300:300) (386:386:386))
        (PORT datad (271:271:271) (349:349:349))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit1\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (403:403:403))
        (PORT datab (298:298:298) (385:385:385))
        (PORT datad (268:268:268) (345:345:345))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit1\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (401:401:401))
        (PORT datab (298:298:298) (384:384:384))
        (PORT datad (269:269:269) (350:350:350))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit1\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (384:384:384))
        (PORT datab (298:298:298) (384:384:384))
        (PORT datad (269:269:269) (349:349:349))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd2\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1118:1118:1118))
        (PORT datab (285:285:285) (354:354:354))
        (PORT datac (2187:2187:2187) (2168:2168:2168))
        (PORT datad (1677:1677:1677) (1640:1640:1640))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd2\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (722:722:722))
        (PORT datab (2169:2169:2169) (2074:2074:2074))
        (PORT datac (2171:2171:2171) (2148:2148:2148))
        (PORT datad (272:272:272) (344:344:344))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd2\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (255:255:255))
        (PORT datab (2520:2520:2520) (2439:2439:2439))
        (PORT datad (605:605:605) (552:552:552))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd2\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (997:997:997))
        (PORT datab (302:302:302) (379:379:379))
        (PORT datac (691:691:691) (684:684:684))
        (PORT datad (270:270:270) (340:340:340))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd2\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (2519:2519:2519) (2439:2439:2439))
        (PORT datad (605:605:605) (551:551:551))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (300:300:300) (377:377:377))
        (PORT datac (691:691:691) (684:684:684))
        (PORT datad (269:269:269) (338:338:338))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd2\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (996:996:996))
        (PORT datab (298:298:298) (373:373:373))
        (PORT datac (859:859:859) (821:821:821))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd2\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (2170:2170:2170) (2075:2075:2075))
        (PORT datac (2171:2171:2171) (2148:2148:2148))
        (PORT datad (601:601:601) (547:547:547))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd2\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2205:2205:2205) (2183:2183:2183))
        (PORT datab (2167:2167:2167) (2072:2072:2072))
        (PORT datac (856:856:856) (818:818:818))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd2\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (2766:2766:2766) (2658:2658:2658))
        (PORT datad (591:591:591) (538:538:538))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1930:1930:1930))
        (PORT asdata (1064:1064:1064) (1055:1055:1055))
        (PORT ena (2486:2486:2486) (2394:2394:2394))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1930:1930:1930))
        (PORT asdata (1230:1230:1230) (1189:1189:1189))
        (PORT ena (2486:2486:2486) (2394:2394:2394))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1930:1930:1930))
        (PORT asdata (827:827:827) (845:845:845))
        (PORT ena (2486:2486:2486) (2394:2394:2394))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1930:1930:1930))
        (PORT asdata (994:994:994) (988:988:988))
        (PORT ena (2486:2486:2486) (2394:2394:2394))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit2\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (409:409:409))
        (PORT datab (298:298:298) (387:387:387))
        (PORT datac (269:269:269) (361:361:361))
        (PORT datad (268:268:268) (345:345:345))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit2\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (409:409:409))
        (PORT datab (298:298:298) (387:387:387))
        (PORT datac (269:269:269) (360:360:360))
        (PORT datad (268:268:268) (345:345:345))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit2\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (411:411:411))
        (PORT datab (299:299:299) (388:388:388))
        (PORT datac (262:262:262) (353:353:353))
        (PORT datad (267:267:267) (344:344:344))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit2\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (408:408:408))
        (PORT datab (298:298:298) (387:387:387))
        (PORT datac (270:270:270) (362:362:362))
        (PORT datad (269:269:269) (345:345:345))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit2\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (411:411:411))
        (PORT datab (299:299:299) (388:388:388))
        (PORT datad (267:267:267) (343:343:343))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit2\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (391:391:391))
        (PORT datab (299:299:299) (388:388:388))
        (PORT datad (281:281:281) (367:367:367))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit2\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (394:394:394))
        (PORT datab (298:298:298) (381:381:381))
        (PORT datad (280:280:280) (366:366:366))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd3\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (404:404:404))
        (PORT datab (1723:1723:1723) (1678:1678:1678))
        (PORT datac (2187:2187:2187) (2168:2168:2168))
        (PORT datad (640:640:640) (626:626:626))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd3\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (290:290:290))
        (PORT datab (2771:2771:2771) (2663:2663:2663))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd3\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd3\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (403:403:403))
        (PORT datab (299:299:299) (376:376:376))
        (PORT datac (2188:2188:2188) (2169:2169:2169))
        (PORT datad (1678:1678:1678) (1640:1640:1640))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd3\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (288:288:288))
        (PORT datab (2769:2769:2769) (2660:2660:2660))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd3\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd3\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (PORT datab (301:301:301) (377:377:377))
        (PORT datac (1310:1310:1310) (1250:1250:1250))
        (PORT datad (271:271:271) (340:340:340))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd3\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (287:287:287))
        (PORT datab (2768:2768:2768) (2660:2660:2660))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd3\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (PORT datab (299:299:299) (374:374:374))
        (PORT datad (269:269:269) (339:339:339))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd3\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (266:266:266))
        (PORT datab (294:294:294) (367:367:367))
        (PORT datac (2188:2188:2188) (2168:2168:2168))
        (PORT datad (1677:1677:1677) (1640:1640:1640))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd3\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (265:265:265))
        (PORT datab (1348:1348:1348) (1280:1280:1280))
        (PORT datac (259:259:259) (335:335:335))
        (PORT datad (270:270:270) (339:339:339))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd3\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2225:2225:2225) (2207:2207:2207))
        (PORT datab (1726:1726:1726) (1681:1681:1681))
        (PORT datac (212:212:212) (255:255:255))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd3\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|digit3\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (721:721:721) (732:732:732))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit3\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2518:2518:2518) (2438:2438:2438))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|digit3\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (752:752:752) (758:758:758))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit3\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2518:2518:2518) (2438:2438:2438))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|digit3\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (740:740:740) (745:745:745))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit3\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2518:2518:2518) (2438:2438:2438))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|digit3\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (747:747:747) (758:758:758))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit3\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2518:2518:2518) (2438:2438:2438))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit3\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (414:414:414))
        (PORT datab (307:307:307) (400:400:400))
        (PORT datac (277:277:277) (368:368:368))
        (PORT datad (280:280:280) (358:358:358))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit3\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (418:418:418))
        (PORT datab (304:304:304) (397:397:397))
        (PORT datac (266:266:266) (356:356:356))
        (PORT datad (270:270:270) (348:348:348))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit3\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (414:414:414))
        (PORT datab (306:306:306) (399:399:399))
        (PORT datac (275:275:275) (366:366:366))
        (PORT datad (278:278:278) (356:356:356))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit3\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (415:415:415))
        (PORT datab (306:306:306) (400:400:400))
        (PORT datac (275:275:275) (366:366:366))
        (PORT datad (278:278:278) (356:356:356))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit3\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (418:418:418))
        (PORT datab (305:305:305) (398:398:398))
        (PORT datac (267:267:267) (357:357:357))
        (PORT datad (271:271:271) (349:349:349))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit3\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (417:417:417))
        (PORT datab (305:305:305) (398:398:398))
        (PORT datac (269:269:269) (360:360:360))
        (PORT datad (273:273:273) (351:351:351))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit3\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (416:416:416))
        (PORT datab (306:306:306) (399:399:399))
        (PORT datac (273:273:273) (363:363:363))
        (PORT datad (276:276:276) (354:354:354))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
)
