#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Apr 26 19:53:41 2025
# Process ID: 2157349
# Current directory: /nas/ei/home/ge27lob/Desktop/ITA_Pulp/ITA_Pulp.runs/synth_1
# Command line: vivado -log ita.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ita.tcl
# Log file: /nas/ei/home/ge27lob/Desktop/ITA_Pulp/ITA_Pulp.runs/synth_1/ita.vds
# Journal file: /nas/ei/home/ge27lob/Desktop/ITA_Pulp/ITA_Pulp.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source ita.tcl -notrace
Command: synth_design -top ita -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2157784 
WARNING: [Synth 8-2490] overwriting previous definition of module cf_math_pkg [/nas/ei/home/ge27lob/Desktop/ITA_Pulp/common_cells/src/cf_math_pkg.sv:61]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/nas/ei/home/ge27lob/Desktop/ITA_Pulp/ITA_Pulp.srcs/sources_1/new/tc_sram.sv:175]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2382.914 ; gain = 0.000 ; free physical = 7361 ; free virtual = 17384
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ita' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita.sv:9]
INFO: [Synth 8-6157] synthesizing module 'ita_controller' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_controller.sv:10]
INFO: [Synth 8-155] case statement is not full and has no default [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_controller.sv:108]
INFO: [Synth 8-6155] done synthesizing module 'ita_controller' (1#1) [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_controller.sv:10]
INFO: [Synth 8-6157] synthesizing module 'ita_input_sampler' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_input_sampler.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'ita_input_sampler' (2#1) [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_input_sampler.sv:6]
INFO: [Synth 8-6157] synthesizing module 'ita_inp1_mux' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_inp1_mux.sv:6]
WARNING: [Synth 8-5856] 3D RAM inp1_o_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'ita_inp1_mux' (3#1) [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_inp1_mux.sv:6]
INFO: [Synth 8-6157] synthesizing module 'ita_inp2_mux' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_inp2_mux.sv:6]
WARNING: [Synth 8-5856] 3D RAM inp2_o_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'ita_inp2_mux' (4#1) [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_inp2_mux.sv:6]
INFO: [Synth 8-6157] synthesizing module 'ita_sumdotp' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_sumdotp.sv:10]
INFO: [Synth 8-6157] synthesizing module 'ita_dotp' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_dotp.sv:11]
	Parameter M bound to: 64 - type: integer 
	Parameter WI bound to: 8 - type: integer 
	Parameter WO bound to: 26 - type: integer 
	Parameter WS bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ita_dotp' (5#1) [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_dotp.sv:11]
WARNING: [Synth 8-5856] 3D RAM inp1_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'ita_sumdotp' (6#1) [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_sumdotp.sv:10]
INFO: [Synth 8-6157] synthesizing module 'ita_accumulator' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_accumulator.sv:5]
	Parameter LATCH_BUFFER bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tc_sram' [/nas/ei/home/ge27lob/Desktop/ITA_Pulp/ITA_Pulp.srcs/sources_1/new/tc_sram.sv:19]
	Parameter NumWords bound to: 32'b00000000000000000000000100000000 
	Parameter DataWidth bound to: 32'b00000000000000000000000110100000 
	Parameter ByteWidth bound to: 32'b00000000000000000000000000001000 
	Parameter NumPorts bound to: 32'b00000000000000000000000000000010 
	Parameter Latency bound to: 32'b00000000000000000000000000000001 
	Parameter SimInit bound to: zeros - type: string 
	Parameter PrintSimCfg bound to: 1'b0 
	Parameter ImplKey bound to: none - type: string 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000001000 
	Parameter BeWidth bound to: 32'b00000000000000000000000000110100 
	Parameter BytesPerByte bound to: 32'b00000000000000000000000000000001 
	Parameter ByteWidthAligned bound to: 32'b00000000000000000000000000001000 
	Parameter DataWidthAligned bound to: 32'b00000000000000000000000110100000 
	Parameter Size bound to: 32'b00000000000000011010000000000000 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram' [/nfs/tools/xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8777]
	Parameter MEMORY_SIZE bound to: 106496 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 416 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 416 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 416 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 416 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 2 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/nfs/tools/xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 106496 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 416 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 416 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 416 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 416 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 416 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 416 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 416 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 416 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 256 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 52 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 52 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 1 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 1 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 416 - type: integer 
	Parameter rstb_loop_iter bound to: 416 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 416 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/nfs/tools/xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/nfs/tools/xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[4].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[5].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[6].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[7].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[8].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[9].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[10].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[11].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[12].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[13].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[14].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[15].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[16].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[17].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[18].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[19].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[20].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[21].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[22].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[23].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[24].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[25].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[26].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[27].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[28].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[29].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[30].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[31].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[32].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[33].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[34].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[35].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[36].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[37].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[38].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[39].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[40].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[41].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[42].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[43].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[44].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[45].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[46].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[47].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[48].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[49].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[50].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[51].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[4].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[5].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[6].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[7].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[8].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[9].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[10].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[11].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[12].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[13].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[14].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[15].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[16].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[17].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[18].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[19].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[20].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[21].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[22].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[23].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[24].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[25].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[26].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[27].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[28].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[29].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[30].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[31].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[32].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[33].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[34].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[35].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[36].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[37].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[38].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[39].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[40].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[41].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[42].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[43].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[44].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[45].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[46].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[47].mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (7#1) [/nfs/tools/xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram' (8#1) [/nfs/tools/xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8777]
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'tc_sram' (9#1) [/nas/ei/home/ge27lob/Desktop/ITA_Pulp/ITA_Pulp.srcs/sources_1/new/tc_sram.sv:19]
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'ita_accumulator' (10#1) [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_accumulator.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ita_softmax_top' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_softmax_top.sv:6]
INFO: [Synth 8-6157] synthesizing module 'ita_serdiv' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_serdiv.sv:12]
	Parameter WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lzc' [/nas/ei/home/ge27lob/Desktop/ITA_Pulp/common_cells/src/lzc.sv:17]
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'lzc' (11#1) [/nas/ei/home/ge27lob/Desktop/ITA_Pulp/common_cells/src/lzc.sv:17]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_serdiv.sv:148]
INFO: [Synth 8-6155] done synthesizing module 'ita_serdiv' (12#1) [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_serdiv.sv:12]
INFO: [Synth 8-6157] synthesizing module 'ita_max_finder' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_max_finder.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'ita_max_finder' (13#1) [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_max_finder.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ita_register_file_1w_multi_port_read' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:7]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter N_READ bound to: 2 - type: integer 
	Parameter N_WRITE bound to: 1 - type: integer 
	Parameter NUM_WORDS bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tc_clk_gating' [/nas/ei/home/ge27lob/Desktop/ITA_Pulp/ITA_Pulp.srcs/sources_1/new/tc_clk_xilinx.sv:33]
	Parameter IS_FUNCTIONAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'tc_clk_gating' (14#1) [/nas/ei/home/ge27lob/Desktop/ITA_Pulp/ITA_Pulp.srcs/sources_1/new/tc_clk_xilinx.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'ita_register_file_1w_multi_port_read' (15#1) [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:7]
INFO: [Synth 8-6157] synthesizing module 'ita_softmax' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_softmax.sv:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3' [/nas/ei/home/ge27lob/Desktop/ITA_Pulp/common_cells/src/fifo_v3.sv:15]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000010011 
	Parameter DEPTH bound to: 32'b00000000000000000000000000001100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000001100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3' (16#1) [/nas/ei/home/ge27lob/Desktop/ITA_Pulp/common_cells/src/fifo_v3.sv:15]
WARNING: [Synth 8-6014] Unused sequential element count_div_q_reg was removed.  [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_softmax.sv:245]
INFO: [Synth 8-6155] done synthesizing module 'ita_softmax' (17#1) [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_softmax.sv:6]
INFO: [Synth 8-6157] synthesizing module 'ita_register_file_1w_multi_port_read__parameterized0' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:7]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 19 - type: integer 
	Parameter N_READ bound to: 2 - type: integer 
	Parameter N_WRITE bound to: 1 - type: integer 
	Parameter NUM_WORDS bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ita_register_file_1w_multi_port_read__parameterized0' (17#1) [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'ita_softmax_top' (18#1) [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_softmax_top.sv:6]
INFO: [Synth 8-6157] synthesizing module 'ita_requatization_controller' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_requantization_controller.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'ita_requatization_controller' (19#1) [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_requantization_controller.sv:6]
INFO: [Synth 8-6157] synthesizing module 'ita_requantizer' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_requantizer.sv:6]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_requantizer.sv:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_requantizer.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'ita_requantizer' (20#1) [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_requantizer.sv:6]
INFO: [Synth 8-6157] synthesizing module 'ita_activation' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_activation.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ita_relu' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_relu.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'ita_relu' (21#1) [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_relu.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ita_gelu' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'ita_gelu' (22#1) [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'ita_activation' (23#1) [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_activation.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ita_fifo_controller' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_fifo_controller.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'ita_fifo_controller' (24#1) [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_fifo_controller.sv:6]
INFO: [Synth 8-6157] synthesizing module 'ita_output_controller' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_output_controller.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'ita_output_controller' (25#1) [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_output_controller.sv:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized0' [/nas/ei/home/ge27lob/Desktop/ITA_Pulp/common_cells/src/fifo_v3.sv:15]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000010000000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000001100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000001100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized0' (25#1) [/nas/ei/home/ge27lob/Desktop/ITA_Pulp/common_cells/src/fifo_v3.sv:15]
INFO: [Synth 8-6157] synthesizing module 'ita_weight_controller' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_weight_controller.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'ita_weight_controller' (26#1) [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_weight_controller.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ita_register_file_1w_multi_port_read_we' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read_we.sv:7]
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8192 - type: integer 
	Parameter N_READ bound to: 1 - type: integer 
	Parameter N_WRITE bound to: 1 - type: integer 
	Parameter N_EN bound to: 64 - type: integer 
	Parameter NUM_WORDS bound to: 2 - type: integer 
WARNING: [Synth 8-5856] 3D RAM MemContentxDP_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'ita_register_file_1w_multi_port_read_we' (27#1) [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read_we.sv:7]
WARNING: [Synth 8-5856] 3D RAM inp1_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM inp2_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element activation_q10_reg was removed.  [/nas/ei/home/ge27lob/Desktop/ITA/src/ita.sv:139]
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
WARNING: [Synth 8-5788] Register activation_q9_reg in module ita is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/nas/ei/home/ge27lob/Desktop/ITA/src/ita.sv:139]
INFO: [Synth 8-6155] done synthesizing module 'ita' (28#1) [/nas/ei/home/ge27lob/Desktop/ITA/src/ita.sv:9]
WARNING: [Synth 8-3331] design tc_clk_gating has unconnected port en_i
WARNING: [Synth 8-3331] design tc_clk_gating has unconnected port test_en_i
WARNING: [Synth 8-3331] design fifo_v3__parameterized0 has unconnected port testmode_i
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port clk_i
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port rst_ni
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[127]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[126]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[125]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[124]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[123]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[122]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[121]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[120]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[119]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[118]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[117]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[116]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[115]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[114]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[113]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[112]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[111]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[110]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[109]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[108]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[107]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[106]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[105]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[104]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[103]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[102]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[101]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[100]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[99]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[98]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[97]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[96]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[95]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[94]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[93]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[92]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[91]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[90]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[89]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[88]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[87]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[86]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[85]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[84]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[83]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[82]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[81]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[80]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[79]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[78]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[77]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[76]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[75]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[74]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[73]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[72]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[71]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[70]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[69]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[68]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[67]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[66]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[65]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[64]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[63]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[62]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[61]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[60]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[59]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[58]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[57]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[56]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[55]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[54]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[53]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[52]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[51]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[50]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[49]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[48]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[47]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[46]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[45]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[44]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[43]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[42]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[41]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[40]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[39]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[38]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[37]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[36]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[35]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[34]
WARNING: [Synth 8-3331] design ita_output_controller has unconnected port data_from_fifo_i[33]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2603.289 ; gain = 220.375 ; free physical = 6941 ; free virtual = 17017
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2622.102 ; gain = 239.188 ; free physical = 6858 ; free virtual = 16984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2622.102 ; gain = 239.188 ; free physical = 6857 ; free virtual = 16983
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [/nfs/tools/xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/nfs/tools/xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/nfs/tools/xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nfs/tools/xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ita_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ita_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3008.570 ; gain = 0.000 ; free physical = 6502 ; free virtual = 16653
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3008.570 ; gain = 0.000 ; free physical = 6606 ; free virtual = 16757
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 3008.570 ; gain = 625.656 ; free physical = 6848 ; free virtual = 17046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 3008.570 ; gain = 625.656 ; free physical = 6775 ; free virtual = 16972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for i_accumulator/\partialsum_buffer_sram.i_partialsum_buffer /\gen_2_ports.i_xpm_memory_tdpram . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 3008.570 ; gain = 625.656 ; free physical = 6918 ; free virtual = 17115
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_controller.sv:267]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_controller.sv:260]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nas/ei/home/ge27lob/Desktop/ITA_Pulp/common_cells/src/fifo_v3.sv:88]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_serdiv.sv:128]
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'ita_serdiv'
INFO: [Synth 8-5545] ROM "constant_idx" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nas/ei/home/ge27lob/Desktop/ITA_Pulp/common_cells/src/fifo_v3.sv:88]
INFO: [Synth 8-3971] The signal "xpm_memory_base:/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[0]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[1]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[2]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[3]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[4]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[5]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[6]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[7]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[8]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[9]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[10]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[11]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[12]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[13]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[14]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[15]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[16]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[17]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[18]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[19]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[20]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[21]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[22]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[23]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[24]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[25]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[26]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[27]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[28]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[29]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[30]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[31]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[32]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[33]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[34]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[35]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[36]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[37]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[38]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[39]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[40]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[41]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[42]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[43]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[44]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[45]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[46]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[47]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[48]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[49]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[50]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[51]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[52]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[53]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[54]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[55]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[56]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[57]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[58]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[59]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[60]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[61]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[62]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[63]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[0]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[1]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[2]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[3]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[4]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[5]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[6]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[7]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[8]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[9]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[10]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[11]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[12]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[13]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[14]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[15]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[16]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[17]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[18]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[19]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[20]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[21]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[22]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[23]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[24]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[25]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[26]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[27]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[28]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[29]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[30]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[31]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[32]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[33]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[34]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemContentxDP_reg[35]' [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_register_file_1w_multi_port_read.sv:89]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                  DIVIDE |                               01 |                               01
                  FINISH |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'ita_serdiv'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 3008.570 ; gain = 625.656 ; free physical = 6812 ; free virtual = 17063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |ita_requantizer                              |           2|     13046|
|2     |ita_activation__GC0                          |           1|     15147|
|3     |ita_weight_controller__GB0                   |           1|     35673|
|4     |ita_weight_controller__GB1                   |           1|      8264|
|5     |ita_weight_controller__GB2                   |           1|     10323|
|6     |ita_weight_controller__GB3                   |           1|     12796|
|7     |ita_register_file_1w_multi_port_read_we__GB0 |           1|     24031|
|8     |ita_register_file_1w_multi_port_read_we__GB1 |           1|     17124|
|9     |ita_softmax_top                              |           1|     34146|
|10    |ita__GCB1                                    |           1|      7783|
|11    |ita_sumdotp                                  |           1|     10240|
|12    |ita__GCB3                                    |           1|      6849|
|13    |ita__GCB4                                    |           1|     35845|
|14    |ita__GCB5                                    |           1|     26187|
+------+---------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 64    
	   2 Input     32 Bit       Adders := 5     
	   2 Input     26 Bit       Adders := 96    
	   2 Input     20 Bit       Adders := 10    
	  17 Input     19 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 48    
	   2 Input     11 Bit       Adders := 11    
	   2 Input     10 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 82    
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 10    
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 12    
	   2 Input      4 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	              416 Bit    Registers := 2     
	              128 Bit    Registers := 76    
	               34 Bit    Registers := 32    
	               32 Bit    Registers := 6     
	               26 Bit    Registers := 64    
	               24 Bit    Registers := 48    
	               20 Bit    Registers := 20    
	               19 Bit    Registers := 14    
	               16 Bit    Registers := 16    
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 17    
	                8 Bit    Registers := 2276  
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 99    
+---Multipliers : 
	                32x32  Multipliers := 3     
+---RAMs : 
	             104K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    416 Bit        Muxes := 94    
	   2 Input    128 Bit        Muxes := 199   
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 64    
	   2 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 32    
	   2 Input     26 Bit        Muxes := 48    
	   3 Input     26 Bit        Muxes := 16    
	   4 Input     26 Bit        Muxes := 32    
	   2 Input     20 Bit        Muxes := 70    
	   2 Input     19 Bit        Muxes := 7     
	   2 Input     16 Bit        Muxes := 32    
	   2 Input     11 Bit        Muxes := 34    
	   6 Input     11 Bit        Muxes := 1     
	   7 Input     11 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1024  
	   2 Input      8 Bit        Muxes := 2411  
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 19    
	   2 Input      5 Bit        Muxes := 23    
	   6 Input      5 Bit        Muxes := 20    
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   9 Input      4 Bit        Muxes := 20    
	   5 Input      3 Bit        Muxes := 20    
	  11 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 20    
	   7 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 120   
	   3 Input      1 Bit        Muxes := 70    
	  11 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ita 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	               26 Bit    Registers := 16    
	               24 Bit    Registers := 32    
	                8 Bit    Registers := 2048  
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 80    
Module ita_sumdotp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1024  
Module ita_max_finder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 22    
Module ita_register_file_1w_multi_port_read 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
Module fifo_v3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 12    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
Module ita_softmax 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	  17 Input     19 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 81    
+---Registers : 
	               19 Bit    Registers := 1     
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 17    
	                8 Bit    Registers := 17    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 7     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 101   
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module ita_register_file_1w_multi_port_read__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                6 Bit    Registers := 2     
Module lzc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ita_serdiv__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               20 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
Module lzc__5 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ita_serdiv__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               20 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
Module lzc__7 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__6 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ita_serdiv__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               20 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
Module lzc__9 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__8 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ita_serdiv__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               20 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
Module lzc__11 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__10 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ita_serdiv__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               20 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
Module lzc__13 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__12 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ita_serdiv__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               20 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
Module lzc__15 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__14 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ita_serdiv__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               20 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
Module lzc__17 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__16 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ita_serdiv__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               20 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
Module lzc__19 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__18 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ita_serdiv__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               20 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
Module lzc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ita_serdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               20 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
Module ita_requantizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 32    
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 16    
	                8 Bit    Registers := 32    
+---Muxes : 
	   2 Input     34 Bit        Muxes := 32    
	   2 Input     27 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 48    
Module ita_relu__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_relu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ita_gelu__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_gelu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ita_activation 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 64    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     26 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 48    
Module ita_weight_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 134   
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module ita_register_file_1w_multi_port_read_we 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 64    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 64    
Module ita_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                32x32  Multipliers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 29    
	   6 Input     11 Bit        Muxes := 1     
	   7 Input     11 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 1     
Module ita_requatization_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
Module fifo_v3__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 12    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
Module ita_input_sampler 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 16    
	                8 Bit    Registers := 64    
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              416 Bit    Registers := 2     
+---RAMs : 
	             104K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    416 Bit        Muxes := 94    
Module ita_accumulator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 48    
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 16    
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 32    
	   4 Input     26 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module ita_inp1_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1024  
Module ita_fifo_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module ita_inp2_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1024  
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_controller.sv:224]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_controller.sv:135]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_controller.sv:210]
DSP Report: Generating DSP step_d1, operation Mode is: A*B.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: Generating DSP step_d1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: Generating DSP step_d1, operation Mode is: A*B.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: Generating DSP step_d1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: Generating DSP step_d1, operation Mode is: A*B.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: Generating DSP step_d1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: Generating DSP step_d1, operation Mode is: A*B.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: Generating DSP step_d1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: Generating DSP step_d1, operation Mode is: A*B.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: Generating DSP step_d1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: Generating DSP step_d1, operation Mode is: A*B.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: Generating DSP step_d1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
DSP Report: operator step_d1 is absorbed into DSP step_d1.
INFO: [Synth 8-3886] merging instance 'i_0/i_controller/step_q_reg[24]' (FDCE) to 'i_0/i_controller/step_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/i_controller/step_q_reg[25]' (FDCE) to 'i_0/i_controller/step_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/i_controller/step_q_reg[26]' (FDCE) to 'i_0/i_controller/step_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/i_controller/step_q_reg[27]' (FDCE) to 'i_0/i_controller/step_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/i_controller/step_q_reg[28]' (FDCE) to 'i_0/i_controller/step_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/i_controller/step_q_reg[29]' (FDCE) to 'i_0/i_controller/step_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/i_controller/step_q_reg[30]' (FDCE) to 'i_0/i_controller/step_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/i_controller/step_q_reg[31]' (FDCE) to 'i_0/i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/i_controller/step_q_reg[4]' (FDCE) to 'i_0/i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/i_controller/step_q_reg[5]' (FDCE) to 'i_0/i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/i_controller/step_q_reg[6]' (FDCE) to 'i_0/i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/i_controller/step_q_reg[7]' (FDCE) to 'i_0/i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/i_controller/step_q_reg[8]' (FDCE) to 'i_0/i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/i_controller/step_q_reg[9]' (FDCE) to 'i_0/i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/i_controller/step_q_reg[10]' (FDCE) to 'i_0/i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/i_controller/step_q_reg[11]' (FDCE) to 'i_0/i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/i_controller/step_q_reg[12]' (FDCE) to 'i_0/i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/i_controller/step_q_reg[13]' (FDCE) to 'i_0/i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/i_controller/step_q_reg[14]' (FDCE) to 'i_0/i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/i_controller/step_q_reg[15]' (FDCE) to 'i_0/i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/i_controller/step_q_reg[16]' (FDCE) to 'i_0/i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/i_controller/step_q_reg[17]' (FDCE) to 'i_0/i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/i_controller/step_q_reg[18]' (FDCE) to 'i_0/i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/i_controller/step_q_reg[19]' (FDCE) to 'i_0/i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/i_controller/step_q_reg[20]' (FDCE) to 'i_0/i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/i_controller/step_q_reg[21]' (FDCE) to 'i_0/i_controller/step_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/i_controller/step_q_reg[22]' (FDCE) to 'i_0/i_controller/step_q_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\i_controller/step_q_reg[23] )
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[4]' (FDC) to 'i_0/step_q1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[5]' (FDC) to 'i_0/step_q1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[6]' (FDC) to 'i_0/step_q1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[7]' (FDC) to 'i_0/step_q1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[8]' (FDC) to 'i_0/step_q1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[9]' (FDC) to 'i_0/step_q1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[10]' (FDC) to 'i_0/step_q1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[11]' (FDC) to 'i_0/step_q1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[12]' (FDC) to 'i_0/step_q1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[13]' (FDC) to 'i_0/step_q1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[14]' (FDC) to 'i_0/step_q1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[15]' (FDC) to 'i_0/step_q1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[16]' (FDC) to 'i_0/step_q1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[17]' (FDC) to 'i_0/step_q1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[18]' (FDC) to 'i_0/step_q1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[19]' (FDC) to 'i_0/step_q1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[20]' (FDC) to 'i_0/step_q1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[21]' (FDC) to 'i_0/step_q1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[22]' (FDC) to 'i_0/step_q1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[23]' (FDC) to 'i_0/step_q1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[24]' (FDC) to 'i_0/step_q1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[25]' (FDC) to 'i_0/step_q1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[26]' (FDC) to 'i_0/step_q1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[27]' (FDC) to 'i_0/step_q1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[28]' (FDC) to 'i_0/step_q1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[29]' (FDC) to 'i_0/step_q1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[30]' (FDC) to 'i_0/step_q1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[4]' (FDC) to 'i_0/step_q2_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[5]' (FDC) to 'i_0/step_q2_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[6]' (FDC) to 'i_0/step_q2_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[7]' (FDC) to 'i_0/step_q2_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[8]' (FDC) to 'i_0/step_q2_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[9]' (FDC) to 'i_0/step_q2_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[10]' (FDC) to 'i_0/step_q2_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[11]' (FDC) to 'i_0/step_q2_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[12]' (FDC) to 'i_0/step_q2_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[13]' (FDC) to 'i_0/step_q2_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[14]' (FDC) to 'i_0/step_q2_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[15]' (FDC) to 'i_0/step_q2_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[16]' (FDC) to 'i_0/step_q2_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[17]' (FDC) to 'i_0/step_q2_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[18]' (FDC) to 'i_0/step_q2_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[19]' (FDC) to 'i_0/step_q2_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[20]' (FDC) to 'i_0/step_q2_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[21]' (FDC) to 'i_0/step_q2_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[22]' (FDC) to 'i_0/step_q2_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[23]' (FDC) to 'i_0/step_q2_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[24]' (FDC) to 'i_0/step_q2_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[25]' (FDC) to 'i_0/step_q2_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[26]' (FDC) to 'i_0/step_q2_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[27]' (FDC) to 'i_0/step_q2_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[28]' (FDC) to 'i_0/step_q2_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[29]' (FDC) to 'i_0/step_q2_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[30]' (FDC) to 'i_0/step_q2_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q3_reg[31]' (FDC) to 'i_0/step_q3_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q1_reg[31]' (FDC) to 'i_0/step_q3_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q2_reg[31]' (FDC) to 'i_0/step_q3_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q3_reg[30]' (FDC) to 'i_0/step_q3_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q3_reg[29]' (FDC) to 'i_0/step_q3_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q3_reg[28]' (FDC) to 'i_0/step_q3_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q3_reg[27]' (FDC) to 'i_0/step_q3_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q3_reg[26]' (FDC) to 'i_0/step_q3_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q3_reg[25]' (FDC) to 'i_0/step_q3_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q3_reg[24]' (FDC) to 'i_0/step_q3_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q3_reg[23]' (FDC) to 'i_0/step_q3_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q3_reg[22]' (FDC) to 'i_0/step_q3_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q3_reg[21]' (FDC) to 'i_0/step_q3_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q3_reg[20]' (FDC) to 'i_0/step_q3_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q3_reg[19]' (FDC) to 'i_0/step_q3_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q3_reg[18]' (FDC) to 'i_0/step_q3_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q3_reg[17]' (FDC) to 'i_0/step_q3_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q3_reg[16]' (FDC) to 'i_0/step_q3_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/step_q3_reg[15]' (FDC) to 'i_0/step_q3_reg[14]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\step_q3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\step_q3_reg[4] )
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
DSP Report: Generating DSP poly_sq_q10, operation Mode is: A*B.
DSP Report: operator poly_sq_q10 is absorbed into DSP poly_sq_q10.
DSP Report: Generating DSP gelu_out_q20, operation Mode is: A*B.
DSP Report: operator gelu_out_q20 is absorbed into DSP gelu_out_q20.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_softmax/\shift_q_reg[6][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[9].i_serdiv /rem_sel_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[8].i_serdiv /rem_sel_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[7].i_serdiv /rem_sel_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[6].i_serdiv /rem_sel_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[5].i_serdiv /rem_sel_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[4].i_serdiv /rem_sel_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].i_serdiv /rem_sel_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].i_serdiv /rem_sel_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].i_serdiv /rem_sel_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].i_serdiv /rem_sel_q_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[9].i_serdiv /\op_b_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[8].i_serdiv /\op_b_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[7].i_serdiv /\op_b_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[6].i_serdiv /\op_b_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[5].i_serdiv /\op_b_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[4].i_serdiv /\op_b_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].i_serdiv /\op_b_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].i_serdiv /\op_b_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].i_serdiv /\op_b_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].i_serdiv /\op_b_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[9].i_serdiv /\op_b_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[8].i_serdiv /\op_b_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[7].i_serdiv /\op_b_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[6].i_serdiv /\op_b_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[5].i_serdiv /\op_b_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[4].i_serdiv /\op_b_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].i_serdiv /\op_b_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].i_serdiv /\op_b_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].i_serdiv /\op_b_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].i_serdiv /\op_b_q_reg[17] )
INFO: [Synth 8-3971] The signal "i_accumulator/\partialsum_buffer_sram.i_partialsum_buffer /\gen_2_ports.i_xpm_memory_tdpram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:10 ; elapsed = 00:04:27 . Memory (MB): peak = 3012.492 ; gain = 629.578 ; free physical = 1176 ; free virtual = 11719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 416(NO_CHANGE)   | W | R | 256 x 416(NO_CHANGE)   | W | R | Port A and B     | 0      | 13     |                 | 
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ita_controller  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_controller  | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_controller  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_controller  | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_controller  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_controller  | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_controller  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_controller  | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_controller  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_controller  | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_controller  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_controller  | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_requantizer | A*B            | 27     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ita_gelu        | A*B            | 26     | 8      | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |ita_requantizer                              |           2|      8664|
|2     |ita_activation__GC0                          |           1|      8323|
|3     |ita_weight_controller__GB0                   |           1|      6537|
|4     |ita_weight_controller__GB1                   |           1|      1691|
|5     |ita_weight_controller__GB2                   |           1|      1573|
|6     |ita_weight_controller__GB3                   |           1|      1851|
|7     |ita_register_file_1w_multi_port_read_we__GB0 |           1|     26242|
|8     |ita_register_file_1w_multi_port_read_we__GB1 |           1|      7490|
|9     |ita_softmax_top                              |           1|     19819|
|10    |ita__GCB1                                    |           1|      3217|
|11    |ita_sumdotp                                  |           1|    384720|
|12    |ita__GCB3                                    |           1|      4164|
|13    |ita__GCB4                                    |           1|      9860|
|14    |ita__GCB5                                    |           1|     25577|
+------+---------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:13:46 ; elapsed = 00:15:36 . Memory (MB): peak = 3374.227 ; gain = 991.312 ; free physical = 444 ; free virtual = 11186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\step_q5_reg[31] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:13:55 ; elapsed = 00:15:46 . Memory (MB): peak = 3466.492 ; gain = 1083.578 ; free physical = 530 ; free virtual = 11170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 416(NO_CHANGE)   | W | R | 256 x 416(NO_CHANGE)   | W | R | Port A and B     | 0      | 13     |                 | 
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |ita_requantizer                              |           2|      8593|
|2     |ita_activation__GC0                          |           1|      8547|
|3     |ita_weight_controller__GB0                   |           1|      6537|
|4     |ita_weight_controller__GB1                   |           1|      1691|
|5     |ita_weight_controller__GB2                   |           1|      1573|
|6     |ita_weight_controller__GB3                   |           1|      1851|
|7     |ita_register_file_1w_multi_port_read_we__GB0 |           1|     26241|
|8     |ita_register_file_1w_multi_port_read_we__GB1 |           1|      7490|
|9     |ita_softmax_top                              |           1|     19791|
|10    |ita__GCB1                                    |           1|      3280|
|11    |ita_sumdotp                                  |           1|    383824|
|12    |ita__GCB3                                    |           1|      4164|
|13    |ita__GCB4                                    |           1|      9860|
|14    |ita__GCB5                                    |           1|     25377|
+------+---------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:14:54 ; elapsed = 00:18:02 . Memory (MB): peak = 3504.777 ; gain = 1121.863 ; free physical = 1607 ; free virtual = 9154
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |ita_requantizer                              |           2|      5264|
|2     |ita_activation__GC0                          |           1|      4243|
|3     |ita_weight_controller__GB0                   |           1|      4744|
|4     |ita_weight_controller__GB1                   |           1|      1036|
|5     |ita_weight_controller__GB2                   |           1|      1283|
|6     |ita_weight_controller__GB3                   |           1|      1787|
|7     |ita_register_file_1w_multi_port_read_we__GB0 |           1|     14721|
|8     |ita_register_file_1w_multi_port_read_we__GB1 |           1|      7490|
|9     |ita_softmax_top                              |           1|      6622|
|10    |ita__GCB1                                    |           1|      1441|
|11    |ita_sumdotp                                  |           1|    129744|
|12    |ita__GCB3                                    |           1|      3175|
|13    |ita__GCB4                                    |           1|      5799|
|14    |ita__GCB5                                    |           1|      8865|
+------+---------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_accumulator/partialsum_buffer_sram.i_partialsum_buffer/gen_2_ports.i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_accumulator.sv:33]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/nas/ei/home/ge27lob/Desktop/ITA/src/ita_gelu.sv:47]
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:15:15 ; elapsed = 00:18:24 . Memory (MB): peak = 3622.645 ; gain = 1239.730 ; free physical = 1359 ; free virtual = 8998
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:15:16 ; elapsed = 00:18:25 . Memory (MB): peak = 3622.645 ; gain = 1239.730 ; free physical = 1338 ; free virtual = 8976
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:15:22 ; elapsed = 00:18:31 . Memory (MB): peak = 3622.645 ; gain = 1239.730 ; free physical = 1401 ; free virtual = 9040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:15:23 ; elapsed = 00:18:32 . Memory (MB): peak = 3622.645 ; gain = 1239.730 ; free physical = 1431 ; free virtual = 9070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:15:39 ; elapsed = 00:18:49 . Memory (MB): peak = 3622.645 ; gain = 1239.730 ; free physical = 1518 ; free virtual = 9159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:15:40 ; elapsed = 00:18:49 . Memory (MB): peak = 3622.645 ; gain = 1239.730 ; free physical = 1463 ; free virtual = 9103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ita         | activation_q7_reg[1] | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          | 13023|
|3     |DSP_ALU         |    73|
|4     |DSP_A_B_DATA    |    73|
|5     |DSP_C_DATA      |    73|
|6     |DSP_MULTIPLIER  |    73|
|7     |DSP_M_DATA      |    73|
|8     |DSP_OUTPUT      |    41|
|9     |DSP_OUTPUT_1    |    32|
|10    |DSP_PREADD      |    73|
|11    |DSP_PREADD_DATA |    73|
|12    |LUT1            |  1734|
|13    |LUT2            | 53216|
|14    |LUT3            |  9172|
|15    |LUT4            | 30737|
|16    |LUT5            | 20282|
|17    |LUT6            | 39199|
|18    |MUXF7           |    16|
|19    |MUXF8           |     1|
|20    |RAMB36E2        |    13|
|21    |SRL16E          |     2|
|22    |FDCE            | 25147|
|23    |FDPE            |     4|
|24    |FDRE            |   522|
|25    |LD              |  8236|
|26    |IBUF            |  1411|
|27    |OBUF            |   133|
+------+----------------+------+

Report Instance Areas: 
+------+-------------------------------------------------+---------------------------------------------------------------+-------+
|      |Instance                                         |Module                                                         |Cells  |
+------+-------------------------------------------------+---------------------------------------------------------------+-------+
|1     |top                                              |                                                               | 203433|
|2     |  i_accumulator                                  |ita_accumulator                                                |   2763|
|3     |    \partialsum_buffer_sram.i_partialsum_buffer  |tc_sram                                                        |   1897|
|4     |      \gen_2_ports.i_xpm_memory_tdpram           |xpm_memory_tdpram                                              |    999|
|5     |        xpm_memory_base_inst                     |xpm_memory_base                                                |    999|
|6     |  i_activation                                   |ita_activation                                                 |   8806|
|7     |    \gelu_instances[0].i_gelu                    |ita_gelu                                                       |    175|
|8     |      poly_sq_q10                                |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel      |      8|
|9     |      gelu_out_q20                               |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__1   |      8|
|10    |    \gelu_instances[10].i_gelu                   |ita_gelu_24                                                    |    169|
|11    |      poly_sq_q10                                |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__20  |      8|
|12    |      gelu_out_q20                               |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__21  |      8|
|13    |    \gelu_instances[11].i_gelu                   |ita_gelu_25                                                    |    169|
|14    |      poly_sq_q10                                |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__22  |      8|
|15    |      gelu_out_q20                               |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__23  |      8|
|16    |    \gelu_instances[12].i_gelu                   |ita_gelu_26                                                    |    169|
|17    |      poly_sq_q10                                |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__24  |      8|
|18    |      gelu_out_q20                               |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__25  |      8|
|19    |    \gelu_instances[13].i_gelu                   |ita_gelu_27                                                    |    169|
|20    |      poly_sq_q10                                |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__26  |      8|
|21    |      gelu_out_q20                               |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__27  |      8|
|22    |    \gelu_instances[14].i_gelu                   |ita_gelu_28                                                    |    173|
|23    |      poly_sq_q10                                |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__28  |      8|
|24    |      gelu_out_q20                               |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__29  |      8|
|25    |    \gelu_instances[15].i_gelu                   |ita_gelu_29                                                    |    330|
|26    |      poly_sq_q10                                |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__30  |      8|
|27    |      gelu_out_q20                               |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__31  |      8|
|28    |    \gelu_instances[1].i_gelu                    |ita_gelu_30                                                    |    169|
|29    |      poly_sq_q10                                |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__2   |      8|
|30    |      gelu_out_q20                               |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__3   |      8|
|31    |    \gelu_instances[2].i_gelu                    |ita_gelu_31                                                    |    170|
|32    |      poly_sq_q10                                |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__4   |      8|
|33    |      gelu_out_q20                               |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__5   |      8|
|34    |    \gelu_instances[3].i_gelu                    |ita_gelu_32                                                    |    169|
|35    |      poly_sq_q10                                |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__6   |      8|
|36    |      gelu_out_q20                               |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__7   |      8|
|37    |    \gelu_instances[4].i_gelu                    |ita_gelu_33                                                    |    169|
|38    |      poly_sq_q10                                |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__8   |      8|
|39    |      gelu_out_q20                               |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__9   |      8|
|40    |    \gelu_instances[5].i_gelu                    |ita_gelu_34                                                    |    169|
|41    |      poly_sq_q10                                |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__10  |      8|
|42    |      gelu_out_q20                               |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__11  |      8|
|43    |    \gelu_instances[6].i_gelu                    |ita_gelu_35                                                    |    169|
|44    |      poly_sq_q10                                |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__12  |      8|
|45    |      gelu_out_q20                               |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__13  |      8|
|46    |    \gelu_instances[7].i_gelu                    |ita_gelu_36                                                    |    169|
|47    |      poly_sq_q10                                |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__14  |      8|
|48    |      gelu_out_q20                               |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__15  |      8|
|49    |    \gelu_instances[8].i_gelu                    |ita_gelu_37                                                    |    169|
|50    |      poly_sq_q10                                |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__16  |      8|
|51    |      gelu_out_q20                               |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__17  |      8|
|52    |    \gelu_instances[9].i_gelu                    |ita_gelu_38                                                    |    169|
|53    |      poly_sq_q10                                |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__18  |      8|
|54    |      gelu_out_q20                               |\i_activation/gelu_instances[0].i_gelu/poly_sq_q10_funnel__19  |      8|
|55    |    i_requantizer                                |ita_requantizer_39                                             |   5412|
|56    |      p_0_out                                    |p_0_out_funnel                                                 |      8|
|57    |      p_0_out__0                                 |p_0_out_funnel__1                                              |      8|
|58    |      p_0_out__1                                 |p_0_out_funnel__2                                              |      8|
|59    |      p_0_out__2                                 |p_0_out_funnel__3                                              |      8|
|60    |      p_0_out__3                                 |p_0_out_funnel__4                                              |      8|
|61    |      p_0_out__4                                 |p_0_out_funnel__5                                              |      8|
|62    |      p_0_out__5                                 |p_0_out_funnel__6                                              |      8|
|63    |      p_0_out__6                                 |p_0_out_funnel__7                                              |      8|
|64    |      p_0_out__7                                 |p_0_out_funnel__8                                              |      8|
|65    |      p_0_out__8                                 |p_0_out_funnel__9                                              |      8|
|66    |      p_0_out__9                                 |p_0_out_funnel__10                                             |      8|
|67    |      p_0_out__10                                |p_0_out_funnel__11                                             |      8|
|68    |      p_0_out__11                                |p_0_out_funnel__12                                             |      8|
|69    |      p_0_out__12                                |p_0_out_funnel__13                                             |      8|
|70    |      p_0_out__13                                |p_0_out_funnel__14                                             |      8|
|71    |      p_0_out__14                                |p_0_out_funnel__15                                             |      8|
|72    |  i_controller                                   |ita_controller                                                 |    531|
|73    |    step_d1                                      |\i_controller/step_d1_funnel                                   |      8|
|74    |    step_d1__0                                   |\i_controller/step_d1_funnel__1                                |      8|
|75    |    step_d1__1                                   |\i_controller/step_d1_funnel__2                                |      8|
|76    |    step_d1__2                                   |\i_controller/step_d1_funnel__3                                |      8|
|77    |    step_d1__3                                   |\i_controller/step_d1_funnel__4                                |      8|
|78    |    step_d1__4                                   |\i_controller/step_d1_funnel__5                                |      8|
|79    |    step_d1__5                                   |\i_controller/step_d1_funnel__6                                |      8|
|80    |    step_d1__6                                   |\i_controller/step_d1_funnel__7                                |      8|
|81    |    step_d1__7                                   |\i_controller/step_d1_funnel__8                                |      8|
|82    |  i_fifo                                         |fifo_v3__parameterized0                                        |   2093|
|83    |  i_input_sampler                                |ita_input_sampler                                              |   1216|
|84    |  i_requantizer                                  |ita_requantizer                                                |   6121|
|85    |    p_0_out                                      |p_0_out_funnel__31                                             |      8|
|86    |    p_0_out__0                                   |p_0_out_funnel__30                                             |      8|
|87    |    p_0_out__1                                   |p_0_out_funnel__29                                             |      8|
|88    |    p_0_out__2                                   |p_0_out_funnel__28                                             |      8|
|89    |    p_0_out__3                                   |p_0_out_funnel__27                                             |      8|
|90    |    p_0_out__4                                   |p_0_out_funnel__26                                             |      8|
|91    |    p_0_out__5                                   |p_0_out_funnel__25                                             |      8|
|92    |    p_0_out__6                                   |p_0_out_funnel__24                                             |      8|
|93    |    p_0_out__7                                   |p_0_out_funnel__23                                             |      8|
|94    |    p_0_out__8                                   |p_0_out_funnel__22                                             |      8|
|95    |    p_0_out__9                                   |p_0_out_funnel__21                                             |      8|
|96    |    p_0_out__10                                  |p_0_out_funnel__20                                             |      8|
|97    |    p_0_out__11                                  |p_0_out_funnel__19                                             |      8|
|98    |    p_0_out__12                                  |p_0_out_funnel__18                                             |      8|
|99    |    p_0_out__13                                  |p_0_out_funnel__17                                             |      8|
|100   |    p_0_out__14                                  |p_0_out_funnel__16                                             |      8|
|101   |  i_softmax_top                                  |ita_softmax_top                                                |   7330|
|102   |    \genblk1[0].i_serdiv                         |ita_serdiv                                                     |    154|
|103   |    \genblk1[2].i_serdiv                         |ita_serdiv_16                                                  |    154|
|104   |    \genblk1[4].i_serdiv                         |ita_serdiv_18                                                  |    154|
|105   |    \genblk1[6].i_serdiv                         |ita_serdiv_20                                                  |    154|
|106   |    \genblk1[1].i_serdiv                         |ita_serdiv_15                                                  |    155|
|107   |    \genblk1[3].i_serdiv                         |ita_serdiv_17                                                  |    155|
|108   |    \genblk1[5].i_serdiv                         |ita_serdiv_19                                                  |    155|
|109   |    \genblk1[7].i_serdiv                         |ita_serdiv_21                                                  |    155|
|110   |    \genblk1[8].i_serdiv                         |ita_serdiv_22                                                  |    177|
|111   |    \genblk1[9].i_serdiv                         |ita_serdiv_23                                                  |    177|
|112   |    i_softmax                                    |ita_softmax                                                    |   2269|
|113   |      i_fifo                                     |fifo_v3                                                        |    787|
|114   |    i_softmax_acc_buffer                         |ita_register_file_1w_multi_port_read__parameterized0           |   3245|
|115   |    i_softmax_max_buffer                         |ita_register_file_1w_multi_port_read                           |    226|
|116   |  i_sumdotp                                      |ita_sumdotp                                                    |  87837|
|117   |    \calculate_dotp[0].i_dotp                    |ita_dotp                                                       |   5490|
|118   |    \calculate_dotp[10].i_dotp                   |ita_dotp_0                                                     |   5489|
|119   |    \calculate_dotp[11].i_dotp                   |ita_dotp_1                                                     |   5491|
|120   |    \calculate_dotp[12].i_dotp                   |ita_dotp_2                                                     |   5489|
|121   |    \calculate_dotp[13].i_dotp                   |ita_dotp_3                                                     |   5490|
|122   |    \calculate_dotp[14].i_dotp                   |ita_dotp_4                                                     |   5489|
|123   |    \calculate_dotp[15].i_dotp                   |ita_dotp_5                                                     |   5491|
|124   |    \calculate_dotp[1].i_dotp                    |ita_dotp_6                                                     |   5490|
|125   |    \calculate_dotp[2].i_dotp                    |ita_dotp_7                                                     |   5489|
|126   |    \calculate_dotp[3].i_dotp                    |ita_dotp_8                                                     |   5490|
|127   |    \calculate_dotp[4].i_dotp                    |ita_dotp_9                                                     |   5489|
|128   |    \calculate_dotp[5].i_dotp                    |ita_dotp_10                                                    |   5491|
|129   |    \calculate_dotp[6].i_dotp                    |ita_dotp_11                                                    |   5489|
|130   |    \calculate_dotp[7].i_dotp                    |ita_dotp_12                                                    |   5490|
|131   |    \calculate_dotp[8].i_dotp                    |ita_dotp_13                                                    |   5490|
|132   |    \calculate_dotp[9].i_dotp                    |ita_dotp_14                                                    |   5490|
|133   |  i_weight_buffer                                |ita_register_file_1w_multi_port_read_we                        |  16385|
|134   |  i_weight_controller                            |ita_weight_controller                                          |   8359|
+------+-------------------------------------------------+---------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:15:40 ; elapsed = 00:18:50 . Memory (MB): peak = 3622.645 ; gain = 1239.730 ; free physical = 1527 ; free virtual = 9168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 371 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:15:29 ; elapsed = 00:18:40 . Memory (MB): peak = 3626.555 ; gain = 857.172 ; free physical = 8971 ; free virtual = 16613
Synthesis Optimization Complete : Time (s): cpu = 00:15:41 ; elapsed = 00:18:54 . Memory (MB): peak = 3626.555 ; gain = 1243.641 ; free physical = 9088 ; free virtual = 16676
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22761 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3638.652 ; gain = 0.000 ; free physical = 8798 ; free virtual = 16390
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9721 instances were transformed.
  BUFG => BUFGCE: 1 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 73 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1411 instances
  LD => LDCE: 8236 instances

INFO: [Common 17-83] Releasing license: Synthesis
541 Infos, 228 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:16:16 ; elapsed = 00:19:37 . Memory (MB): peak = 3638.652 ; gain = 2212.566 ; free physical = 9139 ; free virtual = 16731
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3638.652 ; gain = 0.000 ; free physical = 9137 ; free virtual = 16729
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/nas/ei/home/ge27lob/Desktop/ITA_Pulp/ITA_Pulp.runs/synth_1/ita.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 3662.664 ; gain = 24.012 ; free physical = 8689 ; free virtual = 16561
INFO: [runtcl-4] Executing : report_utilization -file ita_utilization_synth.rpt -pb ita_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 26 20:14:00 2025...
