# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Prime_Finder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/intelFPGA_lite/18.1/project/Prime_Finder/Prime_Finder_Parallel_Group55.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:55 on Dec 09,2025
# vcom -reportprogress 300 -93 -work work D:/intelFPGA_lite/18.1/project/Prime_Finder/Prime_Finder_Parallel_Group55.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Prime_Finder_Parallel_Group55
# -- Compiling architecture rtl of Prime_Finder_Parallel_Group55
# End time: 21:58:55 on Dec 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/intelFPGA_lite/18.1/project/Prime_Finder/RipSub_4bit_Group55.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:55 on Dec 09,2025
# vcom -reportprogress 300 -93 -work work D:/intelFPGA_lite/18.1/project/Prime_Finder/RipSub_4bit_Group55.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RipSub_4bit_Group55
# -- Compiling architecture dataflow of RipSub_4bit_Group55
# End time: 21:58:56 on Dec 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/intelFPGA_lite/18.1/project/Prime_Finder/LongDivision_4bit_Group55.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:56 on Dec 09,2025
# vcom -reportprogress 300 -93 -work work D:/intelFPGA_lite/18.1/project/Prime_Finder/LongDivision_4bit_Group55.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity LongDivision_4bit_Group55
# -- Compiling architecture rtl of LongDivision_4bit_Group55
# End time: 21:58:56 on Dec 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/intelFPGA_lite/18.1/project/Prime_Finder/Extend_16bit_tb_Group55.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:56 on Dec 09,2025
# vcom -reportprogress 300 -93 -work work D:/intelFPGA_lite/18.1/project/Prime_Finder/Extend_16bit_tb_Group55.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Extend_16bit_tb_Group55
# -- Compiling architecture sim of Extend_16bit_tb_Group55
# End time: 21:58:56 on Dec 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  Extend_16bit_tb_Group55
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" Extend_16bit_tb_Group55 
# Start time: 21:58:56 on Dec 09,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.extend_16bit_tb_group55(sim)
# ** Warning: (vsim-3473) Component instance "UUT : Prime_Finder_16bit_Top_Group55" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /extend_16bit_tb_group55 File: D:/intelFPGA_lite/18.1/project/Prime_Finder/Extend_16bit_tb_Group55.vhd
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ns
# ** Note: === Test 1: N=17 (0x0011) ===
#    Time: 100 ns  Iteration: 0  Instance: /extend_16bit_tb_group55
# ** Note: Step 1: Input high byte = 0x00
#    Time: 100 ns  Iteration: 0  Instance: /extend_16bit_tb_group55
# ** Note: Step 2: Input low byte = 0x11 (17)
#    Time: 280 ns  Iteration: 0  Instance: /extend_16bit_tb_group55
# ** Note: Step 3: Computing...
#    Time: 360 ns  Iteration: 0  Instance: /extend_16bit_tb_group55
# End time: 21:59:04 on Dec 09,2025, Elapsed time: 0:00:08
# Errors: 0, Warnings: 1
