
IdleTask_HookFunction.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a8c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08005c1c  08005c1c  00015c1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005cf8  08005cf8  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  08005cf8  08005cf8  00015cf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005d00  08005d00  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d00  08005d00  00015d00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005d04  08005d04  00015d04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08005d08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00019880  20000014  08005d1c  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20019894  08005d1c  00029894  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017e6c  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002eaf  00000000  00000000  00037eb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000012f8  00000000  00000000  0003ad60  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001180  00000000  00000000  0003c058  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022dea  00000000  00000000  0003d1d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000f98b  00000000  00000000  0005ffc2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d5979  00000000  00000000  0006f94d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001452c6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f58  00000000  00000000  00145344  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000014 	.word	0x20000014
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005c04 	.word	0x08005c04

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000018 	.word	0x20000018
 80001cc:	08005c04 	.word	0x08005c04

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	200197ec 	.word	0x200197ec

08000264 <__aeabi_uldivmod>:
 8000264:	b953      	cbnz	r3, 800027c <__aeabi_uldivmod+0x18>
 8000266:	b94a      	cbnz	r2, 800027c <__aeabi_uldivmod+0x18>
 8000268:	2900      	cmp	r1, #0
 800026a:	bf08      	it	eq
 800026c:	2800      	cmpeq	r0, #0
 800026e:	bf1c      	itt	ne
 8000270:	f04f 31ff 	movne.w	r1, #4294967295
 8000274:	f04f 30ff 	movne.w	r0, #4294967295
 8000278:	f000 b972 	b.w	8000560 <__aeabi_idiv0>
 800027c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000284:	f000 f806 	bl	8000294 <__udivmoddi4>
 8000288:	f8dd e004 	ldr.w	lr, [sp, #4]
 800028c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000290:	b004      	add	sp, #16
 8000292:	4770      	bx	lr

08000294 <__udivmoddi4>:
 8000294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000298:	9e08      	ldr	r6, [sp, #32]
 800029a:	4604      	mov	r4, r0
 800029c:	4688      	mov	r8, r1
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d14b      	bne.n	800033a <__udivmoddi4+0xa6>
 80002a2:	428a      	cmp	r2, r1
 80002a4:	4615      	mov	r5, r2
 80002a6:	d967      	bls.n	8000378 <__udivmoddi4+0xe4>
 80002a8:	fab2 f282 	clz	r2, r2
 80002ac:	b14a      	cbz	r2, 80002c2 <__udivmoddi4+0x2e>
 80002ae:	f1c2 0720 	rsb	r7, r2, #32
 80002b2:	fa01 f302 	lsl.w	r3, r1, r2
 80002b6:	fa20 f707 	lsr.w	r7, r0, r7
 80002ba:	4095      	lsls	r5, r2
 80002bc:	ea47 0803 	orr.w	r8, r7, r3
 80002c0:	4094      	lsls	r4, r2
 80002c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002c6:	0c23      	lsrs	r3, r4, #16
 80002c8:	fbb8 f7fe 	udiv	r7, r8, lr
 80002cc:	fa1f fc85 	uxth.w	ip, r5
 80002d0:	fb0e 8817 	mls	r8, lr, r7, r8
 80002d4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002d8:	fb07 f10c 	mul.w	r1, r7, ip
 80002dc:	4299      	cmp	r1, r3
 80002de:	d909      	bls.n	80002f4 <__udivmoddi4+0x60>
 80002e0:	18eb      	adds	r3, r5, r3
 80002e2:	f107 30ff 	add.w	r0, r7, #4294967295
 80002e6:	f080 811b 	bcs.w	8000520 <__udivmoddi4+0x28c>
 80002ea:	4299      	cmp	r1, r3
 80002ec:	f240 8118 	bls.w	8000520 <__udivmoddi4+0x28c>
 80002f0:	3f02      	subs	r7, #2
 80002f2:	442b      	add	r3, r5
 80002f4:	1a5b      	subs	r3, r3, r1
 80002f6:	b2a4      	uxth	r4, r4
 80002f8:	fbb3 f0fe 	udiv	r0, r3, lr
 80002fc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000300:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000304:	fb00 fc0c 	mul.w	ip, r0, ip
 8000308:	45a4      	cmp	ip, r4
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x8c>
 800030c:	192c      	adds	r4, r5, r4
 800030e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000312:	f080 8107 	bcs.w	8000524 <__udivmoddi4+0x290>
 8000316:	45a4      	cmp	ip, r4
 8000318:	f240 8104 	bls.w	8000524 <__udivmoddi4+0x290>
 800031c:	3802      	subs	r0, #2
 800031e:	442c      	add	r4, r5
 8000320:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000324:	eba4 040c 	sub.w	r4, r4, ip
 8000328:	2700      	movs	r7, #0
 800032a:	b11e      	cbz	r6, 8000334 <__udivmoddi4+0xa0>
 800032c:	40d4      	lsrs	r4, r2
 800032e:	2300      	movs	r3, #0
 8000330:	e9c6 4300 	strd	r4, r3, [r6]
 8000334:	4639      	mov	r1, r7
 8000336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033a:	428b      	cmp	r3, r1
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0xbe>
 800033e:	2e00      	cmp	r6, #0
 8000340:	f000 80eb 	beq.w	800051a <__udivmoddi4+0x286>
 8000344:	2700      	movs	r7, #0
 8000346:	e9c6 0100 	strd	r0, r1, [r6]
 800034a:	4638      	mov	r0, r7
 800034c:	4639      	mov	r1, r7
 800034e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000352:	fab3 f783 	clz	r7, r3
 8000356:	2f00      	cmp	r7, #0
 8000358:	d147      	bne.n	80003ea <__udivmoddi4+0x156>
 800035a:	428b      	cmp	r3, r1
 800035c:	d302      	bcc.n	8000364 <__udivmoddi4+0xd0>
 800035e:	4282      	cmp	r2, r0
 8000360:	f200 80fa 	bhi.w	8000558 <__udivmoddi4+0x2c4>
 8000364:	1a84      	subs	r4, r0, r2
 8000366:	eb61 0303 	sbc.w	r3, r1, r3
 800036a:	2001      	movs	r0, #1
 800036c:	4698      	mov	r8, r3
 800036e:	2e00      	cmp	r6, #0
 8000370:	d0e0      	beq.n	8000334 <__udivmoddi4+0xa0>
 8000372:	e9c6 4800 	strd	r4, r8, [r6]
 8000376:	e7dd      	b.n	8000334 <__udivmoddi4+0xa0>
 8000378:	b902      	cbnz	r2, 800037c <__udivmoddi4+0xe8>
 800037a:	deff      	udf	#255	; 0xff
 800037c:	fab2 f282 	clz	r2, r2
 8000380:	2a00      	cmp	r2, #0
 8000382:	f040 808f 	bne.w	80004a4 <__udivmoddi4+0x210>
 8000386:	1b49      	subs	r1, r1, r5
 8000388:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800038c:	fa1f f885 	uxth.w	r8, r5
 8000390:	2701      	movs	r7, #1
 8000392:	fbb1 fcfe 	udiv	ip, r1, lr
 8000396:	0c23      	lsrs	r3, r4, #16
 8000398:	fb0e 111c 	mls	r1, lr, ip, r1
 800039c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003a0:	fb08 f10c 	mul.w	r1, r8, ip
 80003a4:	4299      	cmp	r1, r3
 80003a6:	d907      	bls.n	80003b8 <__udivmoddi4+0x124>
 80003a8:	18eb      	adds	r3, r5, r3
 80003aa:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ae:	d202      	bcs.n	80003b6 <__udivmoddi4+0x122>
 80003b0:	4299      	cmp	r1, r3
 80003b2:	f200 80cd 	bhi.w	8000550 <__udivmoddi4+0x2bc>
 80003b6:	4684      	mov	ip, r0
 80003b8:	1a59      	subs	r1, r3, r1
 80003ba:	b2a3      	uxth	r3, r4
 80003bc:	fbb1 f0fe 	udiv	r0, r1, lr
 80003c0:	fb0e 1410 	mls	r4, lr, r0, r1
 80003c4:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003c8:	fb08 f800 	mul.w	r8, r8, r0
 80003cc:	45a0      	cmp	r8, r4
 80003ce:	d907      	bls.n	80003e0 <__udivmoddi4+0x14c>
 80003d0:	192c      	adds	r4, r5, r4
 80003d2:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d6:	d202      	bcs.n	80003de <__udivmoddi4+0x14a>
 80003d8:	45a0      	cmp	r8, r4
 80003da:	f200 80b6 	bhi.w	800054a <__udivmoddi4+0x2b6>
 80003de:	4618      	mov	r0, r3
 80003e0:	eba4 0408 	sub.w	r4, r4, r8
 80003e4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003e8:	e79f      	b.n	800032a <__udivmoddi4+0x96>
 80003ea:	f1c7 0c20 	rsb	ip, r7, #32
 80003ee:	40bb      	lsls	r3, r7
 80003f0:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003f4:	ea4e 0e03 	orr.w	lr, lr, r3
 80003f8:	fa01 f407 	lsl.w	r4, r1, r7
 80003fc:	fa20 f50c 	lsr.w	r5, r0, ip
 8000400:	fa21 f30c 	lsr.w	r3, r1, ip
 8000404:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000408:	4325      	orrs	r5, r4
 800040a:	fbb3 f9f8 	udiv	r9, r3, r8
 800040e:	0c2c      	lsrs	r4, r5, #16
 8000410:	fb08 3319 	mls	r3, r8, r9, r3
 8000414:	fa1f fa8e 	uxth.w	sl, lr
 8000418:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 800041c:	fb09 f40a 	mul.w	r4, r9, sl
 8000420:	429c      	cmp	r4, r3
 8000422:	fa02 f207 	lsl.w	r2, r2, r7
 8000426:	fa00 f107 	lsl.w	r1, r0, r7
 800042a:	d90b      	bls.n	8000444 <__udivmoddi4+0x1b0>
 800042c:	eb1e 0303 	adds.w	r3, lr, r3
 8000430:	f109 30ff 	add.w	r0, r9, #4294967295
 8000434:	f080 8087 	bcs.w	8000546 <__udivmoddi4+0x2b2>
 8000438:	429c      	cmp	r4, r3
 800043a:	f240 8084 	bls.w	8000546 <__udivmoddi4+0x2b2>
 800043e:	f1a9 0902 	sub.w	r9, r9, #2
 8000442:	4473      	add	r3, lr
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	b2ad      	uxth	r5, r5
 8000448:	fbb3 f0f8 	udiv	r0, r3, r8
 800044c:	fb08 3310 	mls	r3, r8, r0, r3
 8000450:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000454:	fb00 fa0a 	mul.w	sl, r0, sl
 8000458:	45a2      	cmp	sl, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1da>
 800045c:	eb1e 0404 	adds.w	r4, lr, r4
 8000460:	f100 33ff 	add.w	r3, r0, #4294967295
 8000464:	d26b      	bcs.n	800053e <__udivmoddi4+0x2aa>
 8000466:	45a2      	cmp	sl, r4
 8000468:	d969      	bls.n	800053e <__udivmoddi4+0x2aa>
 800046a:	3802      	subs	r0, #2
 800046c:	4474      	add	r4, lr
 800046e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000472:	fba0 8902 	umull	r8, r9, r0, r2
 8000476:	eba4 040a 	sub.w	r4, r4, sl
 800047a:	454c      	cmp	r4, r9
 800047c:	46c2      	mov	sl, r8
 800047e:	464b      	mov	r3, r9
 8000480:	d354      	bcc.n	800052c <__udivmoddi4+0x298>
 8000482:	d051      	beq.n	8000528 <__udivmoddi4+0x294>
 8000484:	2e00      	cmp	r6, #0
 8000486:	d069      	beq.n	800055c <__udivmoddi4+0x2c8>
 8000488:	ebb1 050a 	subs.w	r5, r1, sl
 800048c:	eb64 0403 	sbc.w	r4, r4, r3
 8000490:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000494:	40fd      	lsrs	r5, r7
 8000496:	40fc      	lsrs	r4, r7
 8000498:	ea4c 0505 	orr.w	r5, ip, r5
 800049c:	e9c6 5400 	strd	r5, r4, [r6]
 80004a0:	2700      	movs	r7, #0
 80004a2:	e747      	b.n	8000334 <__udivmoddi4+0xa0>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f703 	lsr.w	r7, r0, r3
 80004ac:	4095      	lsls	r5, r2
 80004ae:	fa01 f002 	lsl.w	r0, r1, r2
 80004b2:	fa21 f303 	lsr.w	r3, r1, r3
 80004b6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004ba:	4338      	orrs	r0, r7
 80004bc:	0c01      	lsrs	r1, r0, #16
 80004be:	fbb3 f7fe 	udiv	r7, r3, lr
 80004c2:	fa1f f885 	uxth.w	r8, r5
 80004c6:	fb0e 3317 	mls	r3, lr, r7, r3
 80004ca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ce:	fb07 f308 	mul.w	r3, r7, r8
 80004d2:	428b      	cmp	r3, r1
 80004d4:	fa04 f402 	lsl.w	r4, r4, r2
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x256>
 80004da:	1869      	adds	r1, r5, r1
 80004dc:	f107 3cff 	add.w	ip, r7, #4294967295
 80004e0:	d22f      	bcs.n	8000542 <__udivmoddi4+0x2ae>
 80004e2:	428b      	cmp	r3, r1
 80004e4:	d92d      	bls.n	8000542 <__udivmoddi4+0x2ae>
 80004e6:	3f02      	subs	r7, #2
 80004e8:	4429      	add	r1, r5
 80004ea:	1acb      	subs	r3, r1, r3
 80004ec:	b281      	uxth	r1, r0
 80004ee:	fbb3 f0fe 	udiv	r0, r3, lr
 80004f2:	fb0e 3310 	mls	r3, lr, r0, r3
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb00 f308 	mul.w	r3, r0, r8
 80004fe:	428b      	cmp	r3, r1
 8000500:	d907      	bls.n	8000512 <__udivmoddi4+0x27e>
 8000502:	1869      	adds	r1, r5, r1
 8000504:	f100 3cff 	add.w	ip, r0, #4294967295
 8000508:	d217      	bcs.n	800053a <__udivmoddi4+0x2a6>
 800050a:	428b      	cmp	r3, r1
 800050c:	d915      	bls.n	800053a <__udivmoddi4+0x2a6>
 800050e:	3802      	subs	r0, #2
 8000510:	4429      	add	r1, r5
 8000512:	1ac9      	subs	r1, r1, r3
 8000514:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000518:	e73b      	b.n	8000392 <__udivmoddi4+0xfe>
 800051a:	4637      	mov	r7, r6
 800051c:	4630      	mov	r0, r6
 800051e:	e709      	b.n	8000334 <__udivmoddi4+0xa0>
 8000520:	4607      	mov	r7, r0
 8000522:	e6e7      	b.n	80002f4 <__udivmoddi4+0x60>
 8000524:	4618      	mov	r0, r3
 8000526:	e6fb      	b.n	8000320 <__udivmoddi4+0x8c>
 8000528:	4541      	cmp	r1, r8
 800052a:	d2ab      	bcs.n	8000484 <__udivmoddi4+0x1f0>
 800052c:	ebb8 0a02 	subs.w	sl, r8, r2
 8000530:	eb69 020e 	sbc.w	r2, r9, lr
 8000534:	3801      	subs	r0, #1
 8000536:	4613      	mov	r3, r2
 8000538:	e7a4      	b.n	8000484 <__udivmoddi4+0x1f0>
 800053a:	4660      	mov	r0, ip
 800053c:	e7e9      	b.n	8000512 <__udivmoddi4+0x27e>
 800053e:	4618      	mov	r0, r3
 8000540:	e795      	b.n	800046e <__udivmoddi4+0x1da>
 8000542:	4667      	mov	r7, ip
 8000544:	e7d1      	b.n	80004ea <__udivmoddi4+0x256>
 8000546:	4681      	mov	r9, r0
 8000548:	e77c      	b.n	8000444 <__udivmoddi4+0x1b0>
 800054a:	3802      	subs	r0, #2
 800054c:	442c      	add	r4, r5
 800054e:	e747      	b.n	80003e0 <__udivmoddi4+0x14c>
 8000550:	f1ac 0c02 	sub.w	ip, ip, #2
 8000554:	442b      	add	r3, r5
 8000556:	e72f      	b.n	80003b8 <__udivmoddi4+0x124>
 8000558:	4638      	mov	r0, r7
 800055a:	e708      	b.n	800036e <__udivmoddi4+0xda>
 800055c:	4637      	mov	r7, r6
 800055e:	e6e9      	b.n	8000334 <__udivmoddi4+0xa0>

08000560 <__aeabi_idiv0>:
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop

08000564 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000568:	4b0e      	ldr	r3, [pc, #56]	; (80005a4 <HAL_Init+0x40>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	4a0d      	ldr	r2, [pc, #52]	; (80005a4 <HAL_Init+0x40>)
 800056e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000572:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000574:	4b0b      	ldr	r3, [pc, #44]	; (80005a4 <HAL_Init+0x40>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	4a0a      	ldr	r2, [pc, #40]	; (80005a4 <HAL_Init+0x40>)
 800057a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800057e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000580:	4b08      	ldr	r3, [pc, #32]	; (80005a4 <HAL_Init+0x40>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	4a07      	ldr	r2, [pc, #28]	; (80005a4 <HAL_Init+0x40>)
 8000586:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800058a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800058c:	2003      	movs	r0, #3
 800058e:	f000 f8d8 	bl	8000742 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000592:	2000      	movs	r0, #0
 8000594:	f001 fc32 	bl	8001dfc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000598:	f001 fc08 	bl	8001dac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800059c:	2300      	movs	r3, #0
}
 800059e:	4618      	mov	r0, r3
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	40023c00 	.word	0x40023c00

080005a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005a8:	b480      	push	{r7}
 80005aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005ac:	4b06      	ldr	r3, [pc, #24]	; (80005c8 <HAL_IncTick+0x20>)
 80005ae:	781b      	ldrb	r3, [r3, #0]
 80005b0:	461a      	mov	r2, r3
 80005b2:	4b06      	ldr	r3, [pc, #24]	; (80005cc <HAL_IncTick+0x24>)
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	4413      	add	r3, r2
 80005b8:	4a04      	ldr	r2, [pc, #16]	; (80005cc <HAL_IncTick+0x24>)
 80005ba:	6013      	str	r3, [r2, #0]
}
 80005bc:	bf00      	nop
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	20000004 	.word	0x20000004
 80005cc:	20019768 	.word	0x20019768

080005d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
  return uwTick;
 80005d4:	4b03      	ldr	r3, [pc, #12]	; (80005e4 <HAL_GetTick+0x14>)
 80005d6:	681b      	ldr	r3, [r3, #0]
}
 80005d8:	4618      	mov	r0, r3
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	20019768 	.word	0x20019768

080005e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005e8:	b480      	push	{r7}
 80005ea:	b085      	sub	sp, #20
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	f003 0307 	and.w	r3, r3, #7
 80005f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005f8:	4b0c      	ldr	r3, [pc, #48]	; (800062c <__NVIC_SetPriorityGrouping+0x44>)
 80005fa:	68db      	ldr	r3, [r3, #12]
 80005fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005fe:	68ba      	ldr	r2, [r7, #8]
 8000600:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000604:	4013      	ands	r3, r2
 8000606:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800060c:	68bb      	ldr	r3, [r7, #8]
 800060e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000610:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000614:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000618:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800061a:	4a04      	ldr	r2, [pc, #16]	; (800062c <__NVIC_SetPriorityGrouping+0x44>)
 800061c:	68bb      	ldr	r3, [r7, #8]
 800061e:	60d3      	str	r3, [r2, #12]
}
 8000620:	bf00      	nop
 8000622:	3714      	adds	r7, #20
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr
 800062c:	e000ed00 	.word	0xe000ed00

08000630 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000630:	b480      	push	{r7}
 8000632:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000634:	4b04      	ldr	r3, [pc, #16]	; (8000648 <__NVIC_GetPriorityGrouping+0x18>)
 8000636:	68db      	ldr	r3, [r3, #12]
 8000638:	0a1b      	lsrs	r3, r3, #8
 800063a:	f003 0307 	and.w	r3, r3, #7
}
 800063e:	4618      	mov	r0, r3
 8000640:	46bd      	mov	sp, r7
 8000642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000646:	4770      	bx	lr
 8000648:	e000ed00 	.word	0xe000ed00

0800064c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800064c:	b480      	push	{r7}
 800064e:	b083      	sub	sp, #12
 8000650:	af00      	add	r7, sp, #0
 8000652:	4603      	mov	r3, r0
 8000654:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800065a:	2b00      	cmp	r3, #0
 800065c:	db0b      	blt.n	8000676 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800065e:	79fb      	ldrb	r3, [r7, #7]
 8000660:	f003 021f 	and.w	r2, r3, #31
 8000664:	4907      	ldr	r1, [pc, #28]	; (8000684 <__NVIC_EnableIRQ+0x38>)
 8000666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800066a:	095b      	lsrs	r3, r3, #5
 800066c:	2001      	movs	r0, #1
 800066e:	fa00 f202 	lsl.w	r2, r0, r2
 8000672:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000676:	bf00      	nop
 8000678:	370c      	adds	r7, #12
 800067a:	46bd      	mov	sp, r7
 800067c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop
 8000684:	e000e100 	.word	0xe000e100

08000688 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000688:	b480      	push	{r7}
 800068a:	b083      	sub	sp, #12
 800068c:	af00      	add	r7, sp, #0
 800068e:	4603      	mov	r3, r0
 8000690:	6039      	str	r1, [r7, #0]
 8000692:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000694:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000698:	2b00      	cmp	r3, #0
 800069a:	db0a      	blt.n	80006b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800069c:	683b      	ldr	r3, [r7, #0]
 800069e:	b2da      	uxtb	r2, r3
 80006a0:	490c      	ldr	r1, [pc, #48]	; (80006d4 <__NVIC_SetPriority+0x4c>)
 80006a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006a6:	0112      	lsls	r2, r2, #4
 80006a8:	b2d2      	uxtb	r2, r2
 80006aa:	440b      	add	r3, r1
 80006ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006b0:	e00a      	b.n	80006c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b2:	683b      	ldr	r3, [r7, #0]
 80006b4:	b2da      	uxtb	r2, r3
 80006b6:	4908      	ldr	r1, [pc, #32]	; (80006d8 <__NVIC_SetPriority+0x50>)
 80006b8:	79fb      	ldrb	r3, [r7, #7]
 80006ba:	f003 030f 	and.w	r3, r3, #15
 80006be:	3b04      	subs	r3, #4
 80006c0:	0112      	lsls	r2, r2, #4
 80006c2:	b2d2      	uxtb	r2, r2
 80006c4:	440b      	add	r3, r1
 80006c6:	761a      	strb	r2, [r3, #24]
}
 80006c8:	bf00      	nop
 80006ca:	370c      	adds	r7, #12
 80006cc:	46bd      	mov	sp, r7
 80006ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d2:	4770      	bx	lr
 80006d4:	e000e100 	.word	0xe000e100
 80006d8:	e000ed00 	.word	0xe000ed00

080006dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006dc:	b480      	push	{r7}
 80006de:	b089      	sub	sp, #36	; 0x24
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	60f8      	str	r0, [r7, #12]
 80006e4:	60b9      	str	r1, [r7, #8]
 80006e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	f003 0307 	and.w	r3, r3, #7
 80006ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006f0:	69fb      	ldr	r3, [r7, #28]
 80006f2:	f1c3 0307 	rsb	r3, r3, #7
 80006f6:	2b04      	cmp	r3, #4
 80006f8:	bf28      	it	cs
 80006fa:	2304      	movcs	r3, #4
 80006fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006fe:	69fb      	ldr	r3, [r7, #28]
 8000700:	3304      	adds	r3, #4
 8000702:	2b06      	cmp	r3, #6
 8000704:	d902      	bls.n	800070c <NVIC_EncodePriority+0x30>
 8000706:	69fb      	ldr	r3, [r7, #28]
 8000708:	3b03      	subs	r3, #3
 800070a:	e000      	b.n	800070e <NVIC_EncodePriority+0x32>
 800070c:	2300      	movs	r3, #0
 800070e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000710:	f04f 32ff 	mov.w	r2, #4294967295
 8000714:	69bb      	ldr	r3, [r7, #24]
 8000716:	fa02 f303 	lsl.w	r3, r2, r3
 800071a:	43da      	mvns	r2, r3
 800071c:	68bb      	ldr	r3, [r7, #8]
 800071e:	401a      	ands	r2, r3
 8000720:	697b      	ldr	r3, [r7, #20]
 8000722:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000724:	f04f 31ff 	mov.w	r1, #4294967295
 8000728:	697b      	ldr	r3, [r7, #20]
 800072a:	fa01 f303 	lsl.w	r3, r1, r3
 800072e:	43d9      	mvns	r1, r3
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000734:	4313      	orrs	r3, r2
         );
}
 8000736:	4618      	mov	r0, r3
 8000738:	3724      	adds	r7, #36	; 0x24
 800073a:	46bd      	mov	sp, r7
 800073c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000740:	4770      	bx	lr

08000742 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000742:	b580      	push	{r7, lr}
 8000744:	b082      	sub	sp, #8
 8000746:	af00      	add	r7, sp, #0
 8000748:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800074a:	6878      	ldr	r0, [r7, #4]
 800074c:	f7ff ff4c 	bl	80005e8 <__NVIC_SetPriorityGrouping>
}
 8000750:	bf00      	nop
 8000752:	3708      	adds	r7, #8
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}

08000758 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000758:	b580      	push	{r7, lr}
 800075a:	b086      	sub	sp, #24
 800075c:	af00      	add	r7, sp, #0
 800075e:	4603      	mov	r3, r0
 8000760:	60b9      	str	r1, [r7, #8]
 8000762:	607a      	str	r2, [r7, #4]
 8000764:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000766:	2300      	movs	r3, #0
 8000768:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800076a:	f7ff ff61 	bl	8000630 <__NVIC_GetPriorityGrouping>
 800076e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000770:	687a      	ldr	r2, [r7, #4]
 8000772:	68b9      	ldr	r1, [r7, #8]
 8000774:	6978      	ldr	r0, [r7, #20]
 8000776:	f7ff ffb1 	bl	80006dc <NVIC_EncodePriority>
 800077a:	4602      	mov	r2, r0
 800077c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000780:	4611      	mov	r1, r2
 8000782:	4618      	mov	r0, r3
 8000784:	f7ff ff80 	bl	8000688 <__NVIC_SetPriority>
}
 8000788:	bf00      	nop
 800078a:	3718      	adds	r7, #24
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}

08000790 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
 8000796:	4603      	mov	r3, r0
 8000798:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800079a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800079e:	4618      	mov	r0, r3
 80007a0:	f7ff ff54 	bl	800064c <__NVIC_EnableIRQ>
}
 80007a4:	bf00      	nop
 80007a6:	3708      	adds	r7, #8
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}

080007ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b089      	sub	sp, #36	; 0x24
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
 80007b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80007b6:	2300      	movs	r3, #0
 80007b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80007ba:	2300      	movs	r3, #0
 80007bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80007be:	2300      	movs	r3, #0
 80007c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80007c2:	2300      	movs	r3, #0
 80007c4:	61fb      	str	r3, [r7, #28]
 80007c6:	e16b      	b.n	8000aa0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80007c8:	2201      	movs	r2, #1
 80007ca:	69fb      	ldr	r3, [r7, #28]
 80007cc:	fa02 f303 	lsl.w	r3, r2, r3
 80007d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	697a      	ldr	r2, [r7, #20]
 80007d8:	4013      	ands	r3, r2
 80007da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80007dc:	693a      	ldr	r2, [r7, #16]
 80007de:	697b      	ldr	r3, [r7, #20]
 80007e0:	429a      	cmp	r2, r3
 80007e2:	f040 815a 	bne.w	8000a9a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007e6:	683b      	ldr	r3, [r7, #0]
 80007e8:	685b      	ldr	r3, [r3, #4]
 80007ea:	2b01      	cmp	r3, #1
 80007ec:	d00b      	beq.n	8000806 <HAL_GPIO_Init+0x5a>
 80007ee:	683b      	ldr	r3, [r7, #0]
 80007f0:	685b      	ldr	r3, [r3, #4]
 80007f2:	2b02      	cmp	r3, #2
 80007f4:	d007      	beq.n	8000806 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80007f6:	683b      	ldr	r3, [r7, #0]
 80007f8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007fa:	2b11      	cmp	r3, #17
 80007fc:	d003      	beq.n	8000806 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80007fe:	683b      	ldr	r3, [r7, #0]
 8000800:	685b      	ldr	r3, [r3, #4]
 8000802:	2b12      	cmp	r3, #18
 8000804:	d130      	bne.n	8000868 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	689b      	ldr	r3, [r3, #8]
 800080a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800080c:	69fb      	ldr	r3, [r7, #28]
 800080e:	005b      	lsls	r3, r3, #1
 8000810:	2203      	movs	r2, #3
 8000812:	fa02 f303 	lsl.w	r3, r2, r3
 8000816:	43db      	mvns	r3, r3
 8000818:	69ba      	ldr	r2, [r7, #24]
 800081a:	4013      	ands	r3, r2
 800081c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800081e:	683b      	ldr	r3, [r7, #0]
 8000820:	68da      	ldr	r2, [r3, #12]
 8000822:	69fb      	ldr	r3, [r7, #28]
 8000824:	005b      	lsls	r3, r3, #1
 8000826:	fa02 f303 	lsl.w	r3, r2, r3
 800082a:	69ba      	ldr	r2, [r7, #24]
 800082c:	4313      	orrs	r3, r2
 800082e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	69ba      	ldr	r2, [r7, #24]
 8000834:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	685b      	ldr	r3, [r3, #4]
 800083a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800083c:	2201      	movs	r2, #1
 800083e:	69fb      	ldr	r3, [r7, #28]
 8000840:	fa02 f303 	lsl.w	r3, r2, r3
 8000844:	43db      	mvns	r3, r3
 8000846:	69ba      	ldr	r2, [r7, #24]
 8000848:	4013      	ands	r3, r2
 800084a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800084c:	683b      	ldr	r3, [r7, #0]
 800084e:	685b      	ldr	r3, [r3, #4]
 8000850:	091b      	lsrs	r3, r3, #4
 8000852:	f003 0201 	and.w	r2, r3, #1
 8000856:	69fb      	ldr	r3, [r7, #28]
 8000858:	fa02 f303 	lsl.w	r3, r2, r3
 800085c:	69ba      	ldr	r2, [r7, #24]
 800085e:	4313      	orrs	r3, r2
 8000860:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	69ba      	ldr	r2, [r7, #24]
 8000866:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	68db      	ldr	r3, [r3, #12]
 800086c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800086e:	69fb      	ldr	r3, [r7, #28]
 8000870:	005b      	lsls	r3, r3, #1
 8000872:	2203      	movs	r2, #3
 8000874:	fa02 f303 	lsl.w	r3, r2, r3
 8000878:	43db      	mvns	r3, r3
 800087a:	69ba      	ldr	r2, [r7, #24]
 800087c:	4013      	ands	r3, r2
 800087e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	689a      	ldr	r2, [r3, #8]
 8000884:	69fb      	ldr	r3, [r7, #28]
 8000886:	005b      	lsls	r3, r3, #1
 8000888:	fa02 f303 	lsl.w	r3, r2, r3
 800088c:	69ba      	ldr	r2, [r7, #24]
 800088e:	4313      	orrs	r3, r2
 8000890:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	69ba      	ldr	r2, [r7, #24]
 8000896:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000898:	683b      	ldr	r3, [r7, #0]
 800089a:	685b      	ldr	r3, [r3, #4]
 800089c:	2b02      	cmp	r3, #2
 800089e:	d003      	beq.n	80008a8 <HAL_GPIO_Init+0xfc>
 80008a0:	683b      	ldr	r3, [r7, #0]
 80008a2:	685b      	ldr	r3, [r3, #4]
 80008a4:	2b12      	cmp	r3, #18
 80008a6:	d123      	bne.n	80008f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80008a8:	69fb      	ldr	r3, [r7, #28]
 80008aa:	08da      	lsrs	r2, r3, #3
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	3208      	adds	r2, #8
 80008b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80008b6:	69fb      	ldr	r3, [r7, #28]
 80008b8:	f003 0307 	and.w	r3, r3, #7
 80008bc:	009b      	lsls	r3, r3, #2
 80008be:	220f      	movs	r2, #15
 80008c0:	fa02 f303 	lsl.w	r3, r2, r3
 80008c4:	43db      	mvns	r3, r3
 80008c6:	69ba      	ldr	r2, [r7, #24]
 80008c8:	4013      	ands	r3, r2
 80008ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	691a      	ldr	r2, [r3, #16]
 80008d0:	69fb      	ldr	r3, [r7, #28]
 80008d2:	f003 0307 	and.w	r3, r3, #7
 80008d6:	009b      	lsls	r3, r3, #2
 80008d8:	fa02 f303 	lsl.w	r3, r2, r3
 80008dc:	69ba      	ldr	r2, [r7, #24]
 80008de:	4313      	orrs	r3, r2
 80008e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80008e2:	69fb      	ldr	r3, [r7, #28]
 80008e4:	08da      	lsrs	r2, r3, #3
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	3208      	adds	r2, #8
 80008ea:	69b9      	ldr	r1, [r7, #24]
 80008ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80008f6:	69fb      	ldr	r3, [r7, #28]
 80008f8:	005b      	lsls	r3, r3, #1
 80008fa:	2203      	movs	r2, #3
 80008fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000900:	43db      	mvns	r3, r3
 8000902:	69ba      	ldr	r2, [r7, #24]
 8000904:	4013      	ands	r3, r2
 8000906:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	685b      	ldr	r3, [r3, #4]
 800090c:	f003 0203 	and.w	r2, r3, #3
 8000910:	69fb      	ldr	r3, [r7, #28]
 8000912:	005b      	lsls	r3, r3, #1
 8000914:	fa02 f303 	lsl.w	r3, r2, r3
 8000918:	69ba      	ldr	r2, [r7, #24]
 800091a:	4313      	orrs	r3, r2
 800091c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	69ba      	ldr	r2, [r7, #24]
 8000922:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	685b      	ldr	r3, [r3, #4]
 8000928:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800092c:	2b00      	cmp	r3, #0
 800092e:	f000 80b4 	beq.w	8000a9a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000932:	2300      	movs	r3, #0
 8000934:	60fb      	str	r3, [r7, #12]
 8000936:	4b5f      	ldr	r3, [pc, #380]	; (8000ab4 <HAL_GPIO_Init+0x308>)
 8000938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800093a:	4a5e      	ldr	r2, [pc, #376]	; (8000ab4 <HAL_GPIO_Init+0x308>)
 800093c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000940:	6453      	str	r3, [r2, #68]	; 0x44
 8000942:	4b5c      	ldr	r3, [pc, #368]	; (8000ab4 <HAL_GPIO_Init+0x308>)
 8000944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000946:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800094a:	60fb      	str	r3, [r7, #12]
 800094c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800094e:	4a5a      	ldr	r2, [pc, #360]	; (8000ab8 <HAL_GPIO_Init+0x30c>)
 8000950:	69fb      	ldr	r3, [r7, #28]
 8000952:	089b      	lsrs	r3, r3, #2
 8000954:	3302      	adds	r3, #2
 8000956:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800095a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800095c:	69fb      	ldr	r3, [r7, #28]
 800095e:	f003 0303 	and.w	r3, r3, #3
 8000962:	009b      	lsls	r3, r3, #2
 8000964:	220f      	movs	r2, #15
 8000966:	fa02 f303 	lsl.w	r3, r2, r3
 800096a:	43db      	mvns	r3, r3
 800096c:	69ba      	ldr	r2, [r7, #24]
 800096e:	4013      	ands	r3, r2
 8000970:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	4a51      	ldr	r2, [pc, #324]	; (8000abc <HAL_GPIO_Init+0x310>)
 8000976:	4293      	cmp	r3, r2
 8000978:	d02b      	beq.n	80009d2 <HAL_GPIO_Init+0x226>
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	4a50      	ldr	r2, [pc, #320]	; (8000ac0 <HAL_GPIO_Init+0x314>)
 800097e:	4293      	cmp	r3, r2
 8000980:	d025      	beq.n	80009ce <HAL_GPIO_Init+0x222>
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	4a4f      	ldr	r2, [pc, #316]	; (8000ac4 <HAL_GPIO_Init+0x318>)
 8000986:	4293      	cmp	r3, r2
 8000988:	d01f      	beq.n	80009ca <HAL_GPIO_Init+0x21e>
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	4a4e      	ldr	r2, [pc, #312]	; (8000ac8 <HAL_GPIO_Init+0x31c>)
 800098e:	4293      	cmp	r3, r2
 8000990:	d019      	beq.n	80009c6 <HAL_GPIO_Init+0x21a>
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	4a4d      	ldr	r2, [pc, #308]	; (8000acc <HAL_GPIO_Init+0x320>)
 8000996:	4293      	cmp	r3, r2
 8000998:	d013      	beq.n	80009c2 <HAL_GPIO_Init+0x216>
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	4a4c      	ldr	r2, [pc, #304]	; (8000ad0 <HAL_GPIO_Init+0x324>)
 800099e:	4293      	cmp	r3, r2
 80009a0:	d00d      	beq.n	80009be <HAL_GPIO_Init+0x212>
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	4a4b      	ldr	r2, [pc, #300]	; (8000ad4 <HAL_GPIO_Init+0x328>)
 80009a6:	4293      	cmp	r3, r2
 80009a8:	d007      	beq.n	80009ba <HAL_GPIO_Init+0x20e>
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	4a4a      	ldr	r2, [pc, #296]	; (8000ad8 <HAL_GPIO_Init+0x32c>)
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d101      	bne.n	80009b6 <HAL_GPIO_Init+0x20a>
 80009b2:	2307      	movs	r3, #7
 80009b4:	e00e      	b.n	80009d4 <HAL_GPIO_Init+0x228>
 80009b6:	2308      	movs	r3, #8
 80009b8:	e00c      	b.n	80009d4 <HAL_GPIO_Init+0x228>
 80009ba:	2306      	movs	r3, #6
 80009bc:	e00a      	b.n	80009d4 <HAL_GPIO_Init+0x228>
 80009be:	2305      	movs	r3, #5
 80009c0:	e008      	b.n	80009d4 <HAL_GPIO_Init+0x228>
 80009c2:	2304      	movs	r3, #4
 80009c4:	e006      	b.n	80009d4 <HAL_GPIO_Init+0x228>
 80009c6:	2303      	movs	r3, #3
 80009c8:	e004      	b.n	80009d4 <HAL_GPIO_Init+0x228>
 80009ca:	2302      	movs	r3, #2
 80009cc:	e002      	b.n	80009d4 <HAL_GPIO_Init+0x228>
 80009ce:	2301      	movs	r3, #1
 80009d0:	e000      	b.n	80009d4 <HAL_GPIO_Init+0x228>
 80009d2:	2300      	movs	r3, #0
 80009d4:	69fa      	ldr	r2, [r7, #28]
 80009d6:	f002 0203 	and.w	r2, r2, #3
 80009da:	0092      	lsls	r2, r2, #2
 80009dc:	4093      	lsls	r3, r2
 80009de:	69ba      	ldr	r2, [r7, #24]
 80009e0:	4313      	orrs	r3, r2
 80009e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80009e4:	4934      	ldr	r1, [pc, #208]	; (8000ab8 <HAL_GPIO_Init+0x30c>)
 80009e6:	69fb      	ldr	r3, [r7, #28]
 80009e8:	089b      	lsrs	r3, r3, #2
 80009ea:	3302      	adds	r3, #2
 80009ec:	69ba      	ldr	r2, [r7, #24]
 80009ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80009f2:	4b3a      	ldr	r3, [pc, #232]	; (8000adc <HAL_GPIO_Init+0x330>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80009f8:	693b      	ldr	r3, [r7, #16]
 80009fa:	43db      	mvns	r3, r3
 80009fc:	69ba      	ldr	r2, [r7, #24]
 80009fe:	4013      	ands	r3, r2
 8000a00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a02:	683b      	ldr	r3, [r7, #0]
 8000a04:	685b      	ldr	r3, [r3, #4]
 8000a06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d003      	beq.n	8000a16 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000a0e:	69ba      	ldr	r2, [r7, #24]
 8000a10:	693b      	ldr	r3, [r7, #16]
 8000a12:	4313      	orrs	r3, r2
 8000a14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000a16:	4a31      	ldr	r2, [pc, #196]	; (8000adc <HAL_GPIO_Init+0x330>)
 8000a18:	69bb      	ldr	r3, [r7, #24]
 8000a1a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000a1c:	4b2f      	ldr	r3, [pc, #188]	; (8000adc <HAL_GPIO_Init+0x330>)
 8000a1e:	685b      	ldr	r3, [r3, #4]
 8000a20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a22:	693b      	ldr	r3, [r7, #16]
 8000a24:	43db      	mvns	r3, r3
 8000a26:	69ba      	ldr	r2, [r7, #24]
 8000a28:	4013      	ands	r3, r2
 8000a2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	685b      	ldr	r3, [r3, #4]
 8000a30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d003      	beq.n	8000a40 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000a38:	69ba      	ldr	r2, [r7, #24]
 8000a3a:	693b      	ldr	r3, [r7, #16]
 8000a3c:	4313      	orrs	r3, r2
 8000a3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000a40:	4a26      	ldr	r2, [pc, #152]	; (8000adc <HAL_GPIO_Init+0x330>)
 8000a42:	69bb      	ldr	r3, [r7, #24]
 8000a44:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000a46:	4b25      	ldr	r3, [pc, #148]	; (8000adc <HAL_GPIO_Init+0x330>)
 8000a48:	689b      	ldr	r3, [r3, #8]
 8000a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a4c:	693b      	ldr	r3, [r7, #16]
 8000a4e:	43db      	mvns	r3, r3
 8000a50:	69ba      	ldr	r2, [r7, #24]
 8000a52:	4013      	ands	r3, r2
 8000a54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a56:	683b      	ldr	r3, [r7, #0]
 8000a58:	685b      	ldr	r3, [r3, #4]
 8000a5a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d003      	beq.n	8000a6a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000a62:	69ba      	ldr	r2, [r7, #24]
 8000a64:	693b      	ldr	r3, [r7, #16]
 8000a66:	4313      	orrs	r3, r2
 8000a68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000a6a:	4a1c      	ldr	r2, [pc, #112]	; (8000adc <HAL_GPIO_Init+0x330>)
 8000a6c:	69bb      	ldr	r3, [r7, #24]
 8000a6e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000a70:	4b1a      	ldr	r3, [pc, #104]	; (8000adc <HAL_GPIO_Init+0x330>)
 8000a72:	68db      	ldr	r3, [r3, #12]
 8000a74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a76:	693b      	ldr	r3, [r7, #16]
 8000a78:	43db      	mvns	r3, r3
 8000a7a:	69ba      	ldr	r2, [r7, #24]
 8000a7c:	4013      	ands	r3, r2
 8000a7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a80:	683b      	ldr	r3, [r7, #0]
 8000a82:	685b      	ldr	r3, [r3, #4]
 8000a84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d003      	beq.n	8000a94 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000a8c:	69ba      	ldr	r2, [r7, #24]
 8000a8e:	693b      	ldr	r3, [r7, #16]
 8000a90:	4313      	orrs	r3, r2
 8000a92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000a94:	4a11      	ldr	r2, [pc, #68]	; (8000adc <HAL_GPIO_Init+0x330>)
 8000a96:	69bb      	ldr	r3, [r7, #24]
 8000a98:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000a9a:	69fb      	ldr	r3, [r7, #28]
 8000a9c:	3301      	adds	r3, #1
 8000a9e:	61fb      	str	r3, [r7, #28]
 8000aa0:	69fb      	ldr	r3, [r7, #28]
 8000aa2:	2b0f      	cmp	r3, #15
 8000aa4:	f67f ae90 	bls.w	80007c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000aa8:	bf00      	nop
 8000aaa:	3724      	adds	r7, #36	; 0x24
 8000aac:	46bd      	mov	sp, r7
 8000aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab2:	4770      	bx	lr
 8000ab4:	40023800 	.word	0x40023800
 8000ab8:	40013800 	.word	0x40013800
 8000abc:	40020000 	.word	0x40020000
 8000ac0:	40020400 	.word	0x40020400
 8000ac4:	40020800 	.word	0x40020800
 8000ac8:	40020c00 	.word	0x40020c00
 8000acc:	40021000 	.word	0x40021000
 8000ad0:	40021400 	.word	0x40021400
 8000ad4:	40021800 	.word	0x40021800
 8000ad8:	40021c00 	.word	0x40021c00
 8000adc:	40013c00 	.word	0x40013c00

08000ae0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b083      	sub	sp, #12
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
 8000ae8:	460b      	mov	r3, r1
 8000aea:	807b      	strh	r3, [r7, #2]
 8000aec:	4613      	mov	r3, r2
 8000aee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000af0:	787b      	ldrb	r3, [r7, #1]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d003      	beq.n	8000afe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000af6:	887a      	ldrh	r2, [r7, #2]
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000afc:	e003      	b.n	8000b06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000afe:	887b      	ldrh	r3, [r7, #2]
 8000b00:	041a      	lsls	r2, r3, #16
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	619a      	str	r2, [r3, #24]
}
 8000b06:	bf00      	nop
 8000b08:	370c      	adds	r7, #12
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr

08000b12 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000b12:	b480      	push	{r7}
 8000b14:	b083      	sub	sp, #12
 8000b16:	af00      	add	r7, sp, #0
 8000b18:	6078      	str	r0, [r7, #4]
 8000b1a:	460b      	mov	r3, r1
 8000b1c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	695a      	ldr	r2, [r3, #20]
 8000b22:	887b      	ldrh	r3, [r7, #2]
 8000b24:	401a      	ands	r2, r3
 8000b26:	887b      	ldrh	r3, [r7, #2]
 8000b28:	429a      	cmp	r2, r3
 8000b2a:	d104      	bne.n	8000b36 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000b2c:	887b      	ldrh	r3, [r7, #2]
 8000b2e:	041a      	lsls	r2, r3, #16
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8000b34:	e002      	b.n	8000b3c <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8000b36:	887a      	ldrh	r2, [r7, #2]
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	619a      	str	r2, [r3, #24]
}
 8000b3c:	bf00      	nop
 8000b3e:	370c      	adds	r7, #12
 8000b40:	46bd      	mov	sp, r7
 8000b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b46:	4770      	bx	lr

08000b48 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b086      	sub	sp, #24
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d101      	bne.n	8000b5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000b56:	2301      	movs	r3, #1
 8000b58:	e25b      	b.n	8001012 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	f003 0301 	and.w	r3, r3, #1
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d075      	beq.n	8000c52 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000b66:	4ba3      	ldr	r3, [pc, #652]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000b68:	689b      	ldr	r3, [r3, #8]
 8000b6a:	f003 030c 	and.w	r3, r3, #12
 8000b6e:	2b04      	cmp	r3, #4
 8000b70:	d00c      	beq.n	8000b8c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000b72:	4ba0      	ldr	r3, [pc, #640]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000b74:	689b      	ldr	r3, [r3, #8]
 8000b76:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000b7a:	2b08      	cmp	r3, #8
 8000b7c:	d112      	bne.n	8000ba4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000b7e:	4b9d      	ldr	r3, [pc, #628]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000b80:	685b      	ldr	r3, [r3, #4]
 8000b82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000b86:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000b8a:	d10b      	bne.n	8000ba4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b8c:	4b99      	ldr	r3, [pc, #612]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d05b      	beq.n	8000c50 <HAL_RCC_OscConfig+0x108>
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d157      	bne.n	8000c50 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	e236      	b.n	8001012 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	685b      	ldr	r3, [r3, #4]
 8000ba8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000bac:	d106      	bne.n	8000bbc <HAL_RCC_OscConfig+0x74>
 8000bae:	4b91      	ldr	r3, [pc, #580]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4a90      	ldr	r2, [pc, #576]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000bb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bb8:	6013      	str	r3, [r2, #0]
 8000bba:	e01d      	b.n	8000bf8 <HAL_RCC_OscConfig+0xb0>
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	685b      	ldr	r3, [r3, #4]
 8000bc0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000bc4:	d10c      	bne.n	8000be0 <HAL_RCC_OscConfig+0x98>
 8000bc6:	4b8b      	ldr	r3, [pc, #556]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4a8a      	ldr	r2, [pc, #552]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000bcc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bd0:	6013      	str	r3, [r2, #0]
 8000bd2:	4b88      	ldr	r3, [pc, #544]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	4a87      	ldr	r2, [pc, #540]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000bd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bdc:	6013      	str	r3, [r2, #0]
 8000bde:	e00b      	b.n	8000bf8 <HAL_RCC_OscConfig+0xb0>
 8000be0:	4b84      	ldr	r3, [pc, #528]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a83      	ldr	r2, [pc, #524]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000be6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bea:	6013      	str	r3, [r2, #0]
 8000bec:	4b81      	ldr	r3, [pc, #516]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4a80      	ldr	r2, [pc, #512]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000bf2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000bf6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d013      	beq.n	8000c28 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c00:	f7ff fce6 	bl	80005d0 <HAL_GetTick>
 8000c04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c06:	e008      	b.n	8000c1a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c08:	f7ff fce2 	bl	80005d0 <HAL_GetTick>
 8000c0c:	4602      	mov	r2, r0
 8000c0e:	693b      	ldr	r3, [r7, #16]
 8000c10:	1ad3      	subs	r3, r2, r3
 8000c12:	2b64      	cmp	r3, #100	; 0x64
 8000c14:	d901      	bls.n	8000c1a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000c16:	2303      	movs	r3, #3
 8000c18:	e1fb      	b.n	8001012 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c1a:	4b76      	ldr	r3, [pc, #472]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d0f0      	beq.n	8000c08 <HAL_RCC_OscConfig+0xc0>
 8000c26:	e014      	b.n	8000c52 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c28:	f7ff fcd2 	bl	80005d0 <HAL_GetTick>
 8000c2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c2e:	e008      	b.n	8000c42 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c30:	f7ff fcce 	bl	80005d0 <HAL_GetTick>
 8000c34:	4602      	mov	r2, r0
 8000c36:	693b      	ldr	r3, [r7, #16]
 8000c38:	1ad3      	subs	r3, r2, r3
 8000c3a:	2b64      	cmp	r3, #100	; 0x64
 8000c3c:	d901      	bls.n	8000c42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000c3e:	2303      	movs	r3, #3
 8000c40:	e1e7      	b.n	8001012 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c42:	4b6c      	ldr	r3, [pc, #432]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d1f0      	bne.n	8000c30 <HAL_RCC_OscConfig+0xe8>
 8000c4e:	e000      	b.n	8000c52 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	f003 0302 	and.w	r3, r3, #2
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d063      	beq.n	8000d26 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000c5e:	4b65      	ldr	r3, [pc, #404]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000c60:	689b      	ldr	r3, [r3, #8]
 8000c62:	f003 030c 	and.w	r3, r3, #12
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d00b      	beq.n	8000c82 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000c6a:	4b62      	ldr	r3, [pc, #392]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000c6c:	689b      	ldr	r3, [r3, #8]
 8000c6e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000c72:	2b08      	cmp	r3, #8
 8000c74:	d11c      	bne.n	8000cb0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000c76:	4b5f      	ldr	r3, [pc, #380]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000c78:	685b      	ldr	r3, [r3, #4]
 8000c7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d116      	bne.n	8000cb0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c82:	4b5c      	ldr	r3, [pc, #368]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	f003 0302 	and.w	r3, r3, #2
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d005      	beq.n	8000c9a <HAL_RCC_OscConfig+0x152>
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	68db      	ldr	r3, [r3, #12]
 8000c92:	2b01      	cmp	r3, #1
 8000c94:	d001      	beq.n	8000c9a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000c96:	2301      	movs	r3, #1
 8000c98:	e1bb      	b.n	8001012 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c9a:	4b56      	ldr	r3, [pc, #344]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	691b      	ldr	r3, [r3, #16]
 8000ca6:	00db      	lsls	r3, r3, #3
 8000ca8:	4952      	ldr	r1, [pc, #328]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000caa:	4313      	orrs	r3, r2
 8000cac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000cae:	e03a      	b.n	8000d26 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	68db      	ldr	r3, [r3, #12]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d020      	beq.n	8000cfa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000cb8:	4b4f      	ldr	r3, [pc, #316]	; (8000df8 <HAL_RCC_OscConfig+0x2b0>)
 8000cba:	2201      	movs	r2, #1
 8000cbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000cbe:	f7ff fc87 	bl	80005d0 <HAL_GetTick>
 8000cc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cc4:	e008      	b.n	8000cd8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000cc6:	f7ff fc83 	bl	80005d0 <HAL_GetTick>
 8000cca:	4602      	mov	r2, r0
 8000ccc:	693b      	ldr	r3, [r7, #16]
 8000cce:	1ad3      	subs	r3, r2, r3
 8000cd0:	2b02      	cmp	r3, #2
 8000cd2:	d901      	bls.n	8000cd8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000cd4:	2303      	movs	r3, #3
 8000cd6:	e19c      	b.n	8001012 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cd8:	4b46      	ldr	r3, [pc, #280]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f003 0302 	and.w	r3, r3, #2
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d0f0      	beq.n	8000cc6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ce4:	4b43      	ldr	r3, [pc, #268]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	691b      	ldr	r3, [r3, #16]
 8000cf0:	00db      	lsls	r3, r3, #3
 8000cf2:	4940      	ldr	r1, [pc, #256]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000cf4:	4313      	orrs	r3, r2
 8000cf6:	600b      	str	r3, [r1, #0]
 8000cf8:	e015      	b.n	8000d26 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000cfa:	4b3f      	ldr	r3, [pc, #252]	; (8000df8 <HAL_RCC_OscConfig+0x2b0>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d00:	f7ff fc66 	bl	80005d0 <HAL_GetTick>
 8000d04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d06:	e008      	b.n	8000d1a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d08:	f7ff fc62 	bl	80005d0 <HAL_GetTick>
 8000d0c:	4602      	mov	r2, r0
 8000d0e:	693b      	ldr	r3, [r7, #16]
 8000d10:	1ad3      	subs	r3, r2, r3
 8000d12:	2b02      	cmp	r3, #2
 8000d14:	d901      	bls.n	8000d1a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000d16:	2303      	movs	r3, #3
 8000d18:	e17b      	b.n	8001012 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d1a:	4b36      	ldr	r3, [pc, #216]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	f003 0302 	and.w	r3, r3, #2
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d1f0      	bne.n	8000d08 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f003 0308 	and.w	r3, r3, #8
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d030      	beq.n	8000d94 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	695b      	ldr	r3, [r3, #20]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d016      	beq.n	8000d68 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000d3a:	4b30      	ldr	r3, [pc, #192]	; (8000dfc <HAL_RCC_OscConfig+0x2b4>)
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000d40:	f7ff fc46 	bl	80005d0 <HAL_GetTick>
 8000d44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d46:	e008      	b.n	8000d5a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d48:	f7ff fc42 	bl	80005d0 <HAL_GetTick>
 8000d4c:	4602      	mov	r2, r0
 8000d4e:	693b      	ldr	r3, [r7, #16]
 8000d50:	1ad3      	subs	r3, r2, r3
 8000d52:	2b02      	cmp	r3, #2
 8000d54:	d901      	bls.n	8000d5a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000d56:	2303      	movs	r3, #3
 8000d58:	e15b      	b.n	8001012 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d5a:	4b26      	ldr	r3, [pc, #152]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000d5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000d5e:	f003 0302 	and.w	r3, r3, #2
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d0f0      	beq.n	8000d48 <HAL_RCC_OscConfig+0x200>
 8000d66:	e015      	b.n	8000d94 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000d68:	4b24      	ldr	r3, [pc, #144]	; (8000dfc <HAL_RCC_OscConfig+0x2b4>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d6e:	f7ff fc2f 	bl	80005d0 <HAL_GetTick>
 8000d72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d74:	e008      	b.n	8000d88 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d76:	f7ff fc2b 	bl	80005d0 <HAL_GetTick>
 8000d7a:	4602      	mov	r2, r0
 8000d7c:	693b      	ldr	r3, [r7, #16]
 8000d7e:	1ad3      	subs	r3, r2, r3
 8000d80:	2b02      	cmp	r3, #2
 8000d82:	d901      	bls.n	8000d88 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8000d84:	2303      	movs	r3, #3
 8000d86:	e144      	b.n	8001012 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d88:	4b1a      	ldr	r3, [pc, #104]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000d8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000d8c:	f003 0302 	and.w	r3, r3, #2
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d1f0      	bne.n	8000d76 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	f003 0304 	and.w	r3, r3, #4
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	f000 80a0 	beq.w	8000ee2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000da2:	2300      	movs	r3, #0
 8000da4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000da6:	4b13      	ldr	r3, [pc, #76]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000daa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d10f      	bne.n	8000dd2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000db2:	2300      	movs	r3, #0
 8000db4:	60bb      	str	r3, [r7, #8]
 8000db6:	4b0f      	ldr	r3, [pc, #60]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dba:	4a0e      	ldr	r2, [pc, #56]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000dbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dc0:	6413      	str	r3, [r2, #64]	; 0x40
 8000dc2:	4b0c      	ldr	r3, [pc, #48]	; (8000df4 <HAL_RCC_OscConfig+0x2ac>)
 8000dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dca:	60bb      	str	r3, [r7, #8]
 8000dcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000dd2:	4b0b      	ldr	r3, [pc, #44]	; (8000e00 <HAL_RCC_OscConfig+0x2b8>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d121      	bne.n	8000e22 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000dde:	4b08      	ldr	r3, [pc, #32]	; (8000e00 <HAL_RCC_OscConfig+0x2b8>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	4a07      	ldr	r2, [pc, #28]	; (8000e00 <HAL_RCC_OscConfig+0x2b8>)
 8000de4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000de8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000dea:	f7ff fbf1 	bl	80005d0 <HAL_GetTick>
 8000dee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000df0:	e011      	b.n	8000e16 <HAL_RCC_OscConfig+0x2ce>
 8000df2:	bf00      	nop
 8000df4:	40023800 	.word	0x40023800
 8000df8:	42470000 	.word	0x42470000
 8000dfc:	42470e80 	.word	0x42470e80
 8000e00:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e04:	f7ff fbe4 	bl	80005d0 <HAL_GetTick>
 8000e08:	4602      	mov	r2, r0
 8000e0a:	693b      	ldr	r3, [r7, #16]
 8000e0c:	1ad3      	subs	r3, r2, r3
 8000e0e:	2b02      	cmp	r3, #2
 8000e10:	d901      	bls.n	8000e16 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8000e12:	2303      	movs	r3, #3
 8000e14:	e0fd      	b.n	8001012 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e16:	4b81      	ldr	r3, [pc, #516]	; (800101c <HAL_RCC_OscConfig+0x4d4>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d0f0      	beq.n	8000e04 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	689b      	ldr	r3, [r3, #8]
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	d106      	bne.n	8000e38 <HAL_RCC_OscConfig+0x2f0>
 8000e2a:	4b7d      	ldr	r3, [pc, #500]	; (8001020 <HAL_RCC_OscConfig+0x4d8>)
 8000e2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e2e:	4a7c      	ldr	r2, [pc, #496]	; (8001020 <HAL_RCC_OscConfig+0x4d8>)
 8000e30:	f043 0301 	orr.w	r3, r3, #1
 8000e34:	6713      	str	r3, [r2, #112]	; 0x70
 8000e36:	e01c      	b.n	8000e72 <HAL_RCC_OscConfig+0x32a>
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	689b      	ldr	r3, [r3, #8]
 8000e3c:	2b05      	cmp	r3, #5
 8000e3e:	d10c      	bne.n	8000e5a <HAL_RCC_OscConfig+0x312>
 8000e40:	4b77      	ldr	r3, [pc, #476]	; (8001020 <HAL_RCC_OscConfig+0x4d8>)
 8000e42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e44:	4a76      	ldr	r2, [pc, #472]	; (8001020 <HAL_RCC_OscConfig+0x4d8>)
 8000e46:	f043 0304 	orr.w	r3, r3, #4
 8000e4a:	6713      	str	r3, [r2, #112]	; 0x70
 8000e4c:	4b74      	ldr	r3, [pc, #464]	; (8001020 <HAL_RCC_OscConfig+0x4d8>)
 8000e4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e50:	4a73      	ldr	r2, [pc, #460]	; (8001020 <HAL_RCC_OscConfig+0x4d8>)
 8000e52:	f043 0301 	orr.w	r3, r3, #1
 8000e56:	6713      	str	r3, [r2, #112]	; 0x70
 8000e58:	e00b      	b.n	8000e72 <HAL_RCC_OscConfig+0x32a>
 8000e5a:	4b71      	ldr	r3, [pc, #452]	; (8001020 <HAL_RCC_OscConfig+0x4d8>)
 8000e5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e5e:	4a70      	ldr	r2, [pc, #448]	; (8001020 <HAL_RCC_OscConfig+0x4d8>)
 8000e60:	f023 0301 	bic.w	r3, r3, #1
 8000e64:	6713      	str	r3, [r2, #112]	; 0x70
 8000e66:	4b6e      	ldr	r3, [pc, #440]	; (8001020 <HAL_RCC_OscConfig+0x4d8>)
 8000e68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e6a:	4a6d      	ldr	r2, [pc, #436]	; (8001020 <HAL_RCC_OscConfig+0x4d8>)
 8000e6c:	f023 0304 	bic.w	r3, r3, #4
 8000e70:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	689b      	ldr	r3, [r3, #8]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d015      	beq.n	8000ea6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e7a:	f7ff fba9 	bl	80005d0 <HAL_GetTick>
 8000e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e80:	e00a      	b.n	8000e98 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e82:	f7ff fba5 	bl	80005d0 <HAL_GetTick>
 8000e86:	4602      	mov	r2, r0
 8000e88:	693b      	ldr	r3, [r7, #16]
 8000e8a:	1ad3      	subs	r3, r2, r3
 8000e8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d901      	bls.n	8000e98 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8000e94:	2303      	movs	r3, #3
 8000e96:	e0bc      	b.n	8001012 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e98:	4b61      	ldr	r3, [pc, #388]	; (8001020 <HAL_RCC_OscConfig+0x4d8>)
 8000e9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e9c:	f003 0302 	and.w	r3, r3, #2
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d0ee      	beq.n	8000e82 <HAL_RCC_OscConfig+0x33a>
 8000ea4:	e014      	b.n	8000ed0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ea6:	f7ff fb93 	bl	80005d0 <HAL_GetTick>
 8000eaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000eac:	e00a      	b.n	8000ec4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000eae:	f7ff fb8f 	bl	80005d0 <HAL_GetTick>
 8000eb2:	4602      	mov	r2, r0
 8000eb4:	693b      	ldr	r3, [r7, #16]
 8000eb6:	1ad3      	subs	r3, r2, r3
 8000eb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ebc:	4293      	cmp	r3, r2
 8000ebe:	d901      	bls.n	8000ec4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8000ec0:	2303      	movs	r3, #3
 8000ec2:	e0a6      	b.n	8001012 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ec4:	4b56      	ldr	r3, [pc, #344]	; (8001020 <HAL_RCC_OscConfig+0x4d8>)
 8000ec6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ec8:	f003 0302 	and.w	r3, r3, #2
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d1ee      	bne.n	8000eae <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000ed0:	7dfb      	ldrb	r3, [r7, #23]
 8000ed2:	2b01      	cmp	r3, #1
 8000ed4:	d105      	bne.n	8000ee2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ed6:	4b52      	ldr	r3, [pc, #328]	; (8001020 <HAL_RCC_OscConfig+0x4d8>)
 8000ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eda:	4a51      	ldr	r2, [pc, #324]	; (8001020 <HAL_RCC_OscConfig+0x4d8>)
 8000edc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000ee0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	699b      	ldr	r3, [r3, #24]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	f000 8092 	beq.w	8001010 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000eec:	4b4c      	ldr	r3, [pc, #304]	; (8001020 <HAL_RCC_OscConfig+0x4d8>)
 8000eee:	689b      	ldr	r3, [r3, #8]
 8000ef0:	f003 030c 	and.w	r3, r3, #12
 8000ef4:	2b08      	cmp	r3, #8
 8000ef6:	d05c      	beq.n	8000fb2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	699b      	ldr	r3, [r3, #24]
 8000efc:	2b02      	cmp	r3, #2
 8000efe:	d141      	bne.n	8000f84 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f00:	4b48      	ldr	r3, [pc, #288]	; (8001024 <HAL_RCC_OscConfig+0x4dc>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f06:	f7ff fb63 	bl	80005d0 <HAL_GetTick>
 8000f0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f0c:	e008      	b.n	8000f20 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f0e:	f7ff fb5f 	bl	80005d0 <HAL_GetTick>
 8000f12:	4602      	mov	r2, r0
 8000f14:	693b      	ldr	r3, [r7, #16]
 8000f16:	1ad3      	subs	r3, r2, r3
 8000f18:	2b02      	cmp	r3, #2
 8000f1a:	d901      	bls.n	8000f20 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8000f1c:	2303      	movs	r3, #3
 8000f1e:	e078      	b.n	8001012 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f20:	4b3f      	ldr	r3, [pc, #252]	; (8001020 <HAL_RCC_OscConfig+0x4d8>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d1f0      	bne.n	8000f0e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	69da      	ldr	r2, [r3, #28]
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	6a1b      	ldr	r3, [r3, #32]
 8000f34:	431a      	orrs	r2, r3
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f3a:	019b      	lsls	r3, r3, #6
 8000f3c:	431a      	orrs	r2, r3
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f42:	085b      	lsrs	r3, r3, #1
 8000f44:	3b01      	subs	r3, #1
 8000f46:	041b      	lsls	r3, r3, #16
 8000f48:	431a      	orrs	r2, r3
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f4e:	061b      	lsls	r3, r3, #24
 8000f50:	4933      	ldr	r1, [pc, #204]	; (8001020 <HAL_RCC_OscConfig+0x4d8>)
 8000f52:	4313      	orrs	r3, r2
 8000f54:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000f56:	4b33      	ldr	r3, [pc, #204]	; (8001024 <HAL_RCC_OscConfig+0x4dc>)
 8000f58:	2201      	movs	r2, #1
 8000f5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f5c:	f7ff fb38 	bl	80005d0 <HAL_GetTick>
 8000f60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f62:	e008      	b.n	8000f76 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f64:	f7ff fb34 	bl	80005d0 <HAL_GetTick>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	693b      	ldr	r3, [r7, #16]
 8000f6c:	1ad3      	subs	r3, r2, r3
 8000f6e:	2b02      	cmp	r3, #2
 8000f70:	d901      	bls.n	8000f76 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8000f72:	2303      	movs	r3, #3
 8000f74:	e04d      	b.n	8001012 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f76:	4b2a      	ldr	r3, [pc, #168]	; (8001020 <HAL_RCC_OscConfig+0x4d8>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d0f0      	beq.n	8000f64 <HAL_RCC_OscConfig+0x41c>
 8000f82:	e045      	b.n	8001010 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f84:	4b27      	ldr	r3, [pc, #156]	; (8001024 <HAL_RCC_OscConfig+0x4dc>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f8a:	f7ff fb21 	bl	80005d0 <HAL_GetTick>
 8000f8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f90:	e008      	b.n	8000fa4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f92:	f7ff fb1d 	bl	80005d0 <HAL_GetTick>
 8000f96:	4602      	mov	r2, r0
 8000f98:	693b      	ldr	r3, [r7, #16]
 8000f9a:	1ad3      	subs	r3, r2, r3
 8000f9c:	2b02      	cmp	r3, #2
 8000f9e:	d901      	bls.n	8000fa4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8000fa0:	2303      	movs	r3, #3
 8000fa2:	e036      	b.n	8001012 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000fa4:	4b1e      	ldr	r3, [pc, #120]	; (8001020 <HAL_RCC_OscConfig+0x4d8>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d1f0      	bne.n	8000f92 <HAL_RCC_OscConfig+0x44a>
 8000fb0:	e02e      	b.n	8001010 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	699b      	ldr	r3, [r3, #24]
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d101      	bne.n	8000fbe <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	e029      	b.n	8001012 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000fbe:	4b18      	ldr	r3, [pc, #96]	; (8001020 <HAL_RCC_OscConfig+0x4d8>)
 8000fc0:	689b      	ldr	r3, [r3, #8]
 8000fc2:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	69db      	ldr	r3, [r3, #28]
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	d11c      	bne.n	800100c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fdc:	429a      	cmp	r2, r3
 8000fde:	d115      	bne.n	800100c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8000fe0:	68fa      	ldr	r2, [r7, #12]
 8000fe2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	687a      	ldr	r2, [r7, #4]
 8000fea:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000fec:	4293      	cmp	r3, r2
 8000fee:	d10d      	bne.n	800100c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8000ffa:	429a      	cmp	r2, r3
 8000ffc:	d106      	bne.n	800100c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001008:	429a      	cmp	r2, r3
 800100a:	d001      	beq.n	8001010 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800100c:	2301      	movs	r3, #1
 800100e:	e000      	b.n	8001012 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001010:	2300      	movs	r3, #0
}
 8001012:	4618      	mov	r0, r3
 8001014:	3718      	adds	r7, #24
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	40007000 	.word	0x40007000
 8001020:	40023800 	.word	0x40023800
 8001024:	42470060 	.word	0x42470060

08001028 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b084      	sub	sp, #16
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
 8001030:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d101      	bne.n	800103c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001038:	2301      	movs	r3, #1
 800103a:	e0cc      	b.n	80011d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800103c:	4b68      	ldr	r3, [pc, #416]	; (80011e0 <HAL_RCC_ClockConfig+0x1b8>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f003 030f 	and.w	r3, r3, #15
 8001044:	683a      	ldr	r2, [r7, #0]
 8001046:	429a      	cmp	r2, r3
 8001048:	d90c      	bls.n	8001064 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800104a:	4b65      	ldr	r3, [pc, #404]	; (80011e0 <HAL_RCC_ClockConfig+0x1b8>)
 800104c:	683a      	ldr	r2, [r7, #0]
 800104e:	b2d2      	uxtb	r2, r2
 8001050:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001052:	4b63      	ldr	r3, [pc, #396]	; (80011e0 <HAL_RCC_ClockConfig+0x1b8>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f003 030f 	and.w	r3, r3, #15
 800105a:	683a      	ldr	r2, [r7, #0]
 800105c:	429a      	cmp	r2, r3
 800105e:	d001      	beq.n	8001064 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001060:	2301      	movs	r3, #1
 8001062:	e0b8      	b.n	80011d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f003 0302 	and.w	r3, r3, #2
 800106c:	2b00      	cmp	r3, #0
 800106e:	d020      	beq.n	80010b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f003 0304 	and.w	r3, r3, #4
 8001078:	2b00      	cmp	r3, #0
 800107a:	d005      	beq.n	8001088 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800107c:	4b59      	ldr	r3, [pc, #356]	; (80011e4 <HAL_RCC_ClockConfig+0x1bc>)
 800107e:	689b      	ldr	r3, [r3, #8]
 8001080:	4a58      	ldr	r2, [pc, #352]	; (80011e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001082:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001086:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f003 0308 	and.w	r3, r3, #8
 8001090:	2b00      	cmp	r3, #0
 8001092:	d005      	beq.n	80010a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001094:	4b53      	ldr	r3, [pc, #332]	; (80011e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	4a52      	ldr	r2, [pc, #328]	; (80011e4 <HAL_RCC_ClockConfig+0x1bc>)
 800109a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800109e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010a0:	4b50      	ldr	r3, [pc, #320]	; (80011e4 <HAL_RCC_ClockConfig+0x1bc>)
 80010a2:	689b      	ldr	r3, [r3, #8]
 80010a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	689b      	ldr	r3, [r3, #8]
 80010ac:	494d      	ldr	r1, [pc, #308]	; (80011e4 <HAL_RCC_ClockConfig+0x1bc>)
 80010ae:	4313      	orrs	r3, r2
 80010b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f003 0301 	and.w	r3, r3, #1
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d044      	beq.n	8001148 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	2b01      	cmp	r3, #1
 80010c4:	d107      	bne.n	80010d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010c6:	4b47      	ldr	r3, [pc, #284]	; (80011e4 <HAL_RCC_ClockConfig+0x1bc>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d119      	bne.n	8001106 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010d2:	2301      	movs	r3, #1
 80010d4:	e07f      	b.n	80011d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	2b02      	cmp	r3, #2
 80010dc:	d003      	beq.n	80010e6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80010e2:	2b03      	cmp	r3, #3
 80010e4:	d107      	bne.n	80010f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010e6:	4b3f      	ldr	r3, [pc, #252]	; (80011e4 <HAL_RCC_ClockConfig+0x1bc>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d109      	bne.n	8001106 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010f2:	2301      	movs	r3, #1
 80010f4:	e06f      	b.n	80011d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010f6:	4b3b      	ldr	r3, [pc, #236]	; (80011e4 <HAL_RCC_ClockConfig+0x1bc>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f003 0302 	and.w	r3, r3, #2
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d101      	bne.n	8001106 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001102:	2301      	movs	r3, #1
 8001104:	e067      	b.n	80011d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001106:	4b37      	ldr	r3, [pc, #220]	; (80011e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001108:	689b      	ldr	r3, [r3, #8]
 800110a:	f023 0203 	bic.w	r2, r3, #3
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	685b      	ldr	r3, [r3, #4]
 8001112:	4934      	ldr	r1, [pc, #208]	; (80011e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001114:	4313      	orrs	r3, r2
 8001116:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001118:	f7ff fa5a 	bl	80005d0 <HAL_GetTick>
 800111c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800111e:	e00a      	b.n	8001136 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001120:	f7ff fa56 	bl	80005d0 <HAL_GetTick>
 8001124:	4602      	mov	r2, r0
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	1ad3      	subs	r3, r2, r3
 800112a:	f241 3288 	movw	r2, #5000	; 0x1388
 800112e:	4293      	cmp	r3, r2
 8001130:	d901      	bls.n	8001136 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001132:	2303      	movs	r3, #3
 8001134:	e04f      	b.n	80011d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001136:	4b2b      	ldr	r3, [pc, #172]	; (80011e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001138:	689b      	ldr	r3, [r3, #8]
 800113a:	f003 020c 	and.w	r2, r3, #12
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	429a      	cmp	r2, r3
 8001146:	d1eb      	bne.n	8001120 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001148:	4b25      	ldr	r3, [pc, #148]	; (80011e0 <HAL_RCC_ClockConfig+0x1b8>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f003 030f 	and.w	r3, r3, #15
 8001150:	683a      	ldr	r2, [r7, #0]
 8001152:	429a      	cmp	r2, r3
 8001154:	d20c      	bcs.n	8001170 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001156:	4b22      	ldr	r3, [pc, #136]	; (80011e0 <HAL_RCC_ClockConfig+0x1b8>)
 8001158:	683a      	ldr	r2, [r7, #0]
 800115a:	b2d2      	uxtb	r2, r2
 800115c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800115e:	4b20      	ldr	r3, [pc, #128]	; (80011e0 <HAL_RCC_ClockConfig+0x1b8>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f003 030f 	and.w	r3, r3, #15
 8001166:	683a      	ldr	r2, [r7, #0]
 8001168:	429a      	cmp	r2, r3
 800116a:	d001      	beq.n	8001170 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800116c:	2301      	movs	r3, #1
 800116e:	e032      	b.n	80011d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f003 0304 	and.w	r3, r3, #4
 8001178:	2b00      	cmp	r3, #0
 800117a:	d008      	beq.n	800118e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800117c:	4b19      	ldr	r3, [pc, #100]	; (80011e4 <HAL_RCC_ClockConfig+0x1bc>)
 800117e:	689b      	ldr	r3, [r3, #8]
 8001180:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	68db      	ldr	r3, [r3, #12]
 8001188:	4916      	ldr	r1, [pc, #88]	; (80011e4 <HAL_RCC_ClockConfig+0x1bc>)
 800118a:	4313      	orrs	r3, r2
 800118c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f003 0308 	and.w	r3, r3, #8
 8001196:	2b00      	cmp	r3, #0
 8001198:	d009      	beq.n	80011ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800119a:	4b12      	ldr	r3, [pc, #72]	; (80011e4 <HAL_RCC_ClockConfig+0x1bc>)
 800119c:	689b      	ldr	r3, [r3, #8]
 800119e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	691b      	ldr	r3, [r3, #16]
 80011a6:	00db      	lsls	r3, r3, #3
 80011a8:	490e      	ldr	r1, [pc, #56]	; (80011e4 <HAL_RCC_ClockConfig+0x1bc>)
 80011aa:	4313      	orrs	r3, r2
 80011ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80011ae:	f000 f821 	bl	80011f4 <HAL_RCC_GetSysClockFreq>
 80011b2:	4601      	mov	r1, r0
 80011b4:	4b0b      	ldr	r3, [pc, #44]	; (80011e4 <HAL_RCC_ClockConfig+0x1bc>)
 80011b6:	689b      	ldr	r3, [r3, #8]
 80011b8:	091b      	lsrs	r3, r3, #4
 80011ba:	f003 030f 	and.w	r3, r3, #15
 80011be:	4a0a      	ldr	r2, [pc, #40]	; (80011e8 <HAL_RCC_ClockConfig+0x1c0>)
 80011c0:	5cd3      	ldrb	r3, [r2, r3]
 80011c2:	fa21 f303 	lsr.w	r3, r1, r3
 80011c6:	4a09      	ldr	r2, [pc, #36]	; (80011ec <HAL_RCC_ClockConfig+0x1c4>)
 80011c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80011ca:	4b09      	ldr	r3, [pc, #36]	; (80011f0 <HAL_RCC_ClockConfig+0x1c8>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4618      	mov	r0, r3
 80011d0:	f000 fe14 	bl	8001dfc <HAL_InitTick>

  return HAL_OK;
 80011d4:	2300      	movs	r3, #0
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	3710      	adds	r7, #16
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	40023c00 	.word	0x40023c00
 80011e4:	40023800 	.word	0x40023800
 80011e8:	08005cd4 	.word	0x08005cd4
 80011ec:	20000008 	.word	0x20000008
 80011f0:	20000000 	.word	0x20000000

080011f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80011f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011f6:	b085      	sub	sp, #20
 80011f8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80011fa:	2300      	movs	r3, #0
 80011fc:	607b      	str	r3, [r7, #4]
 80011fe:	2300      	movs	r3, #0
 8001200:	60fb      	str	r3, [r7, #12]
 8001202:	2300      	movs	r3, #0
 8001204:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001206:	2300      	movs	r3, #0
 8001208:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800120a:	4b63      	ldr	r3, [pc, #396]	; (8001398 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800120c:	689b      	ldr	r3, [r3, #8]
 800120e:	f003 030c 	and.w	r3, r3, #12
 8001212:	2b04      	cmp	r3, #4
 8001214:	d007      	beq.n	8001226 <HAL_RCC_GetSysClockFreq+0x32>
 8001216:	2b08      	cmp	r3, #8
 8001218:	d008      	beq.n	800122c <HAL_RCC_GetSysClockFreq+0x38>
 800121a:	2b00      	cmp	r3, #0
 800121c:	f040 80b4 	bne.w	8001388 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001220:	4b5e      	ldr	r3, [pc, #376]	; (800139c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001222:	60bb      	str	r3, [r7, #8]
       break;
 8001224:	e0b3      	b.n	800138e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001226:	4b5e      	ldr	r3, [pc, #376]	; (80013a0 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8001228:	60bb      	str	r3, [r7, #8]
      break;
 800122a:	e0b0      	b.n	800138e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800122c:	4b5a      	ldr	r3, [pc, #360]	; (8001398 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001234:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001236:	4b58      	ldr	r3, [pc, #352]	; (8001398 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800123e:	2b00      	cmp	r3, #0
 8001240:	d04a      	beq.n	80012d8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001242:	4b55      	ldr	r3, [pc, #340]	; (8001398 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	099b      	lsrs	r3, r3, #6
 8001248:	f04f 0400 	mov.w	r4, #0
 800124c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001250:	f04f 0200 	mov.w	r2, #0
 8001254:	ea03 0501 	and.w	r5, r3, r1
 8001258:	ea04 0602 	and.w	r6, r4, r2
 800125c:	4629      	mov	r1, r5
 800125e:	4632      	mov	r2, r6
 8001260:	f04f 0300 	mov.w	r3, #0
 8001264:	f04f 0400 	mov.w	r4, #0
 8001268:	0154      	lsls	r4, r2, #5
 800126a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800126e:	014b      	lsls	r3, r1, #5
 8001270:	4619      	mov	r1, r3
 8001272:	4622      	mov	r2, r4
 8001274:	1b49      	subs	r1, r1, r5
 8001276:	eb62 0206 	sbc.w	r2, r2, r6
 800127a:	f04f 0300 	mov.w	r3, #0
 800127e:	f04f 0400 	mov.w	r4, #0
 8001282:	0194      	lsls	r4, r2, #6
 8001284:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001288:	018b      	lsls	r3, r1, #6
 800128a:	1a5b      	subs	r3, r3, r1
 800128c:	eb64 0402 	sbc.w	r4, r4, r2
 8001290:	f04f 0100 	mov.w	r1, #0
 8001294:	f04f 0200 	mov.w	r2, #0
 8001298:	00e2      	lsls	r2, r4, #3
 800129a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800129e:	00d9      	lsls	r1, r3, #3
 80012a0:	460b      	mov	r3, r1
 80012a2:	4614      	mov	r4, r2
 80012a4:	195b      	adds	r3, r3, r5
 80012a6:	eb44 0406 	adc.w	r4, r4, r6
 80012aa:	f04f 0100 	mov.w	r1, #0
 80012ae:	f04f 0200 	mov.w	r2, #0
 80012b2:	0262      	lsls	r2, r4, #9
 80012b4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80012b8:	0259      	lsls	r1, r3, #9
 80012ba:	460b      	mov	r3, r1
 80012bc:	4614      	mov	r4, r2
 80012be:	4618      	mov	r0, r3
 80012c0:	4621      	mov	r1, r4
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	f04f 0400 	mov.w	r4, #0
 80012c8:	461a      	mov	r2, r3
 80012ca:	4623      	mov	r3, r4
 80012cc:	f7fe ffca 	bl	8000264 <__aeabi_uldivmod>
 80012d0:	4603      	mov	r3, r0
 80012d2:	460c      	mov	r4, r1
 80012d4:	60fb      	str	r3, [r7, #12]
 80012d6:	e049      	b.n	800136c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80012d8:	4b2f      	ldr	r3, [pc, #188]	; (8001398 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	099b      	lsrs	r3, r3, #6
 80012de:	f04f 0400 	mov.w	r4, #0
 80012e2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80012e6:	f04f 0200 	mov.w	r2, #0
 80012ea:	ea03 0501 	and.w	r5, r3, r1
 80012ee:	ea04 0602 	and.w	r6, r4, r2
 80012f2:	4629      	mov	r1, r5
 80012f4:	4632      	mov	r2, r6
 80012f6:	f04f 0300 	mov.w	r3, #0
 80012fa:	f04f 0400 	mov.w	r4, #0
 80012fe:	0154      	lsls	r4, r2, #5
 8001300:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001304:	014b      	lsls	r3, r1, #5
 8001306:	4619      	mov	r1, r3
 8001308:	4622      	mov	r2, r4
 800130a:	1b49      	subs	r1, r1, r5
 800130c:	eb62 0206 	sbc.w	r2, r2, r6
 8001310:	f04f 0300 	mov.w	r3, #0
 8001314:	f04f 0400 	mov.w	r4, #0
 8001318:	0194      	lsls	r4, r2, #6
 800131a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800131e:	018b      	lsls	r3, r1, #6
 8001320:	1a5b      	subs	r3, r3, r1
 8001322:	eb64 0402 	sbc.w	r4, r4, r2
 8001326:	f04f 0100 	mov.w	r1, #0
 800132a:	f04f 0200 	mov.w	r2, #0
 800132e:	00e2      	lsls	r2, r4, #3
 8001330:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001334:	00d9      	lsls	r1, r3, #3
 8001336:	460b      	mov	r3, r1
 8001338:	4614      	mov	r4, r2
 800133a:	195b      	adds	r3, r3, r5
 800133c:	eb44 0406 	adc.w	r4, r4, r6
 8001340:	f04f 0100 	mov.w	r1, #0
 8001344:	f04f 0200 	mov.w	r2, #0
 8001348:	02a2      	lsls	r2, r4, #10
 800134a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800134e:	0299      	lsls	r1, r3, #10
 8001350:	460b      	mov	r3, r1
 8001352:	4614      	mov	r4, r2
 8001354:	4618      	mov	r0, r3
 8001356:	4621      	mov	r1, r4
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	f04f 0400 	mov.w	r4, #0
 800135e:	461a      	mov	r2, r3
 8001360:	4623      	mov	r3, r4
 8001362:	f7fe ff7f 	bl	8000264 <__aeabi_uldivmod>
 8001366:	4603      	mov	r3, r0
 8001368:	460c      	mov	r4, r1
 800136a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800136c:	4b0a      	ldr	r3, [pc, #40]	; (8001398 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	0c1b      	lsrs	r3, r3, #16
 8001372:	f003 0303 	and.w	r3, r3, #3
 8001376:	3301      	adds	r3, #1
 8001378:	005b      	lsls	r3, r3, #1
 800137a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800137c:	68fa      	ldr	r2, [r7, #12]
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	fbb2 f3f3 	udiv	r3, r2, r3
 8001384:	60bb      	str	r3, [r7, #8]
      break;
 8001386:	e002      	b.n	800138e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001388:	4b04      	ldr	r3, [pc, #16]	; (800139c <HAL_RCC_GetSysClockFreq+0x1a8>)
 800138a:	60bb      	str	r3, [r7, #8]
      break;
 800138c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800138e:	68bb      	ldr	r3, [r7, #8]
}
 8001390:	4618      	mov	r0, r3
 8001392:	3714      	adds	r7, #20
 8001394:	46bd      	mov	sp, r7
 8001396:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001398:	40023800 	.word	0x40023800
 800139c:	00f42400 	.word	0x00f42400
 80013a0:	007a1200 	.word	0x007a1200

080013a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80013a8:	4b03      	ldr	r3, [pc, #12]	; (80013b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80013aa:	681b      	ldr	r3, [r3, #0]
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	20000008 	.word	0x20000008

080013bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80013c0:	f7ff fff0 	bl	80013a4 <HAL_RCC_GetHCLKFreq>
 80013c4:	4601      	mov	r1, r0
 80013c6:	4b05      	ldr	r3, [pc, #20]	; (80013dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80013c8:	689b      	ldr	r3, [r3, #8]
 80013ca:	0a9b      	lsrs	r3, r3, #10
 80013cc:	f003 0307 	and.w	r3, r3, #7
 80013d0:	4a03      	ldr	r2, [pc, #12]	; (80013e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80013d2:	5cd3      	ldrb	r3, [r2, r3]
 80013d4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80013d8:	4618      	mov	r0, r3
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	40023800 	.word	0x40023800
 80013e0:	08005ce4 	.word	0x08005ce4

080013e4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	220f      	movs	r2, #15
 80013f2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80013f4:	4b12      	ldr	r3, [pc, #72]	; (8001440 <HAL_RCC_GetClockConfig+0x5c>)
 80013f6:	689b      	ldr	r3, [r3, #8]
 80013f8:	f003 0203 	and.w	r2, r3, #3
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001400:	4b0f      	ldr	r3, [pc, #60]	; (8001440 <HAL_RCC_GetClockConfig+0x5c>)
 8001402:	689b      	ldr	r3, [r3, #8]
 8001404:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800140c:	4b0c      	ldr	r3, [pc, #48]	; (8001440 <HAL_RCC_GetClockConfig+0x5c>)
 800140e:	689b      	ldr	r3, [r3, #8]
 8001410:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001418:	4b09      	ldr	r3, [pc, #36]	; (8001440 <HAL_RCC_GetClockConfig+0x5c>)
 800141a:	689b      	ldr	r3, [r3, #8]
 800141c:	08db      	lsrs	r3, r3, #3
 800141e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001426:	4b07      	ldr	r3, [pc, #28]	; (8001444 <HAL_RCC_GetClockConfig+0x60>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f003 020f 	and.w	r2, r3, #15
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	601a      	str	r2, [r3, #0]
}
 8001432:	bf00      	nop
 8001434:	370c      	adds	r7, #12
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	40023800 	.word	0x40023800
 8001444:	40023c00 	.word	0x40023c00

08001448 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d101      	bne.n	800145a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001456:	2301      	movs	r3, #1
 8001458:	e01d      	b.n	8001496 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001460:	b2db      	uxtb	r3, r3
 8001462:	2b00      	cmp	r3, #0
 8001464:	d106      	bne.n	8001474 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2200      	movs	r2, #0
 800146a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f000 f815 	bl	800149e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2202      	movs	r2, #2
 8001478:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681a      	ldr	r2, [r3, #0]
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	3304      	adds	r3, #4
 8001484:	4619      	mov	r1, r3
 8001486:	4610      	mov	r0, r2
 8001488:	f000 f968 	bl	800175c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2201      	movs	r2, #1
 8001490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001494:	2300      	movs	r3, #0
}
 8001496:	4618      	mov	r0, r3
 8001498:	3708      	adds	r7, #8
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}

0800149e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800149e:	b480      	push	{r7}
 80014a0:	b083      	sub	sp, #12
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80014a6:	bf00      	nop
 80014a8:	370c      	adds	r7, #12
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr

080014b2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80014b2:	b480      	push	{r7}
 80014b4:	b085      	sub	sp, #20
 80014b6:	af00      	add	r7, sp, #0
 80014b8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	68da      	ldr	r2, [r3, #12]
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f042 0201 	orr.w	r2, r2, #1
 80014c8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	f003 0307 	and.w	r3, r3, #7
 80014d4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	2b06      	cmp	r3, #6
 80014da:	d007      	beq.n	80014ec <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f042 0201 	orr.w	r2, r2, #1
 80014ea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80014ec:	2300      	movs	r3, #0
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	3714      	adds	r7, #20
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr

080014fa <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80014fa:	b580      	push	{r7, lr}
 80014fc:	b082      	sub	sp, #8
 80014fe:	af00      	add	r7, sp, #0
 8001500:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	691b      	ldr	r3, [r3, #16]
 8001508:	f003 0302 	and.w	r3, r3, #2
 800150c:	2b02      	cmp	r3, #2
 800150e:	d122      	bne.n	8001556 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	68db      	ldr	r3, [r3, #12]
 8001516:	f003 0302 	and.w	r3, r3, #2
 800151a:	2b02      	cmp	r3, #2
 800151c:	d11b      	bne.n	8001556 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f06f 0202 	mvn.w	r2, #2
 8001526:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2201      	movs	r2, #1
 800152c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	699b      	ldr	r3, [r3, #24]
 8001534:	f003 0303 	and.w	r3, r3, #3
 8001538:	2b00      	cmp	r3, #0
 800153a:	d003      	beq.n	8001544 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	f000 f8ee 	bl	800171e <HAL_TIM_IC_CaptureCallback>
 8001542:	e005      	b.n	8001550 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001544:	6878      	ldr	r0, [r7, #4]
 8001546:	f000 f8e0 	bl	800170a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800154a:	6878      	ldr	r0, [r7, #4]
 800154c:	f000 f8f1 	bl	8001732 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2200      	movs	r2, #0
 8001554:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	691b      	ldr	r3, [r3, #16]
 800155c:	f003 0304 	and.w	r3, r3, #4
 8001560:	2b04      	cmp	r3, #4
 8001562:	d122      	bne.n	80015aa <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	68db      	ldr	r3, [r3, #12]
 800156a:	f003 0304 	and.w	r3, r3, #4
 800156e:	2b04      	cmp	r3, #4
 8001570:	d11b      	bne.n	80015aa <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f06f 0204 	mvn.w	r2, #4
 800157a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2202      	movs	r2, #2
 8001580:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	699b      	ldr	r3, [r3, #24]
 8001588:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800158c:	2b00      	cmp	r3, #0
 800158e:	d003      	beq.n	8001598 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	f000 f8c4 	bl	800171e <HAL_TIM_IC_CaptureCallback>
 8001596:	e005      	b.n	80015a4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001598:	6878      	ldr	r0, [r7, #4]
 800159a:	f000 f8b6 	bl	800170a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800159e:	6878      	ldr	r0, [r7, #4]
 80015a0:	f000 f8c7 	bl	8001732 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2200      	movs	r2, #0
 80015a8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	691b      	ldr	r3, [r3, #16]
 80015b0:	f003 0308 	and.w	r3, r3, #8
 80015b4:	2b08      	cmp	r3, #8
 80015b6:	d122      	bne.n	80015fe <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	68db      	ldr	r3, [r3, #12]
 80015be:	f003 0308 	and.w	r3, r3, #8
 80015c2:	2b08      	cmp	r3, #8
 80015c4:	d11b      	bne.n	80015fe <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f06f 0208 	mvn.w	r2, #8
 80015ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2204      	movs	r2, #4
 80015d4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	69db      	ldr	r3, [r3, #28]
 80015dc:	f003 0303 	and.w	r3, r3, #3
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d003      	beq.n	80015ec <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80015e4:	6878      	ldr	r0, [r7, #4]
 80015e6:	f000 f89a 	bl	800171e <HAL_TIM_IC_CaptureCallback>
 80015ea:	e005      	b.n	80015f8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80015ec:	6878      	ldr	r0, [r7, #4]
 80015ee:	f000 f88c 	bl	800170a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015f2:	6878      	ldr	r0, [r7, #4]
 80015f4:	f000 f89d 	bl	8001732 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2200      	movs	r2, #0
 80015fc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	691b      	ldr	r3, [r3, #16]
 8001604:	f003 0310 	and.w	r3, r3, #16
 8001608:	2b10      	cmp	r3, #16
 800160a:	d122      	bne.n	8001652 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	68db      	ldr	r3, [r3, #12]
 8001612:	f003 0310 	and.w	r3, r3, #16
 8001616:	2b10      	cmp	r3, #16
 8001618:	d11b      	bne.n	8001652 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f06f 0210 	mvn.w	r2, #16
 8001622:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2208      	movs	r2, #8
 8001628:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	69db      	ldr	r3, [r3, #28]
 8001630:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001634:	2b00      	cmp	r3, #0
 8001636:	d003      	beq.n	8001640 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	f000 f870 	bl	800171e <HAL_TIM_IC_CaptureCallback>
 800163e:	e005      	b.n	800164c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001640:	6878      	ldr	r0, [r7, #4]
 8001642:	f000 f862 	bl	800170a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001646:	6878      	ldr	r0, [r7, #4]
 8001648:	f000 f873 	bl	8001732 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2200      	movs	r2, #0
 8001650:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	691b      	ldr	r3, [r3, #16]
 8001658:	f003 0301 	and.w	r3, r3, #1
 800165c:	2b01      	cmp	r3, #1
 800165e:	d10e      	bne.n	800167e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	68db      	ldr	r3, [r3, #12]
 8001666:	f003 0301 	and.w	r3, r3, #1
 800166a:	2b01      	cmp	r3, #1
 800166c:	d107      	bne.n	800167e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f06f 0201 	mvn.w	r2, #1
 8001676:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001678:	6878      	ldr	r0, [r7, #4]
 800167a:	f000 fb7d 	bl	8001d78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	691b      	ldr	r3, [r3, #16]
 8001684:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001688:	2b80      	cmp	r3, #128	; 0x80
 800168a:	d10e      	bne.n	80016aa <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	68db      	ldr	r3, [r3, #12]
 8001692:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001696:	2b80      	cmp	r3, #128	; 0x80
 8001698:	d107      	bne.n	80016aa <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80016a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80016a4:	6878      	ldr	r0, [r7, #4]
 80016a6:	f000 f903 	bl	80018b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	691b      	ldr	r3, [r3, #16]
 80016b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016b4:	2b40      	cmp	r3, #64	; 0x40
 80016b6:	d10e      	bne.n	80016d6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	68db      	ldr	r3, [r3, #12]
 80016be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016c2:	2b40      	cmp	r3, #64	; 0x40
 80016c4:	d107      	bne.n	80016d6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80016ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80016d0:	6878      	ldr	r0, [r7, #4]
 80016d2:	f000 f838 	bl	8001746 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	691b      	ldr	r3, [r3, #16]
 80016dc:	f003 0320 	and.w	r3, r3, #32
 80016e0:	2b20      	cmp	r3, #32
 80016e2:	d10e      	bne.n	8001702 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	68db      	ldr	r3, [r3, #12]
 80016ea:	f003 0320 	and.w	r3, r3, #32
 80016ee:	2b20      	cmp	r3, #32
 80016f0:	d107      	bne.n	8001702 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f06f 0220 	mvn.w	r2, #32
 80016fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80016fc:	6878      	ldr	r0, [r7, #4]
 80016fe:	f000 f8cd 	bl	800189c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001702:	bf00      	nop
 8001704:	3708      	adds	r7, #8
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}

0800170a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800170a:	b480      	push	{r7}
 800170c:	b083      	sub	sp, #12
 800170e:	af00      	add	r7, sp, #0
 8001710:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001712:	bf00      	nop
 8001714:	370c      	adds	r7, #12
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr

0800171e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800171e:	b480      	push	{r7}
 8001720:	b083      	sub	sp, #12
 8001722:	af00      	add	r7, sp, #0
 8001724:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001726:	bf00      	nop
 8001728:	370c      	adds	r7, #12
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr

08001732 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001732:	b480      	push	{r7}
 8001734:	b083      	sub	sp, #12
 8001736:	af00      	add	r7, sp, #0
 8001738:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800173a:	bf00      	nop
 800173c:	370c      	adds	r7, #12
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr

08001746 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001746:	b480      	push	{r7}
 8001748:	b083      	sub	sp, #12
 800174a:	af00      	add	r7, sp, #0
 800174c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800174e:	bf00      	nop
 8001750:	370c      	adds	r7, #12
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
	...

0800175c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800175c:	b480      	push	{r7}
 800175e:	b085      	sub	sp, #20
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
 8001764:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	4a40      	ldr	r2, [pc, #256]	; (8001870 <TIM_Base_SetConfig+0x114>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d013      	beq.n	800179c <TIM_Base_SetConfig+0x40>
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800177a:	d00f      	beq.n	800179c <TIM_Base_SetConfig+0x40>
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	4a3d      	ldr	r2, [pc, #244]	; (8001874 <TIM_Base_SetConfig+0x118>)
 8001780:	4293      	cmp	r3, r2
 8001782:	d00b      	beq.n	800179c <TIM_Base_SetConfig+0x40>
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	4a3c      	ldr	r2, [pc, #240]	; (8001878 <TIM_Base_SetConfig+0x11c>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d007      	beq.n	800179c <TIM_Base_SetConfig+0x40>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	4a3b      	ldr	r2, [pc, #236]	; (800187c <TIM_Base_SetConfig+0x120>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d003      	beq.n	800179c <TIM_Base_SetConfig+0x40>
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	4a3a      	ldr	r2, [pc, #232]	; (8001880 <TIM_Base_SetConfig+0x124>)
 8001798:	4293      	cmp	r3, r2
 800179a:	d108      	bne.n	80017ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80017a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	68fa      	ldr	r2, [r7, #12]
 80017aa:	4313      	orrs	r3, r2
 80017ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4a2f      	ldr	r2, [pc, #188]	; (8001870 <TIM_Base_SetConfig+0x114>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d02b      	beq.n	800180e <TIM_Base_SetConfig+0xb2>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017bc:	d027      	beq.n	800180e <TIM_Base_SetConfig+0xb2>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4a2c      	ldr	r2, [pc, #176]	; (8001874 <TIM_Base_SetConfig+0x118>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d023      	beq.n	800180e <TIM_Base_SetConfig+0xb2>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4a2b      	ldr	r2, [pc, #172]	; (8001878 <TIM_Base_SetConfig+0x11c>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d01f      	beq.n	800180e <TIM_Base_SetConfig+0xb2>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4a2a      	ldr	r2, [pc, #168]	; (800187c <TIM_Base_SetConfig+0x120>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d01b      	beq.n	800180e <TIM_Base_SetConfig+0xb2>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	4a29      	ldr	r2, [pc, #164]	; (8001880 <TIM_Base_SetConfig+0x124>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d017      	beq.n	800180e <TIM_Base_SetConfig+0xb2>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	4a28      	ldr	r2, [pc, #160]	; (8001884 <TIM_Base_SetConfig+0x128>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d013      	beq.n	800180e <TIM_Base_SetConfig+0xb2>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	4a27      	ldr	r2, [pc, #156]	; (8001888 <TIM_Base_SetConfig+0x12c>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d00f      	beq.n	800180e <TIM_Base_SetConfig+0xb2>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	4a26      	ldr	r2, [pc, #152]	; (800188c <TIM_Base_SetConfig+0x130>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d00b      	beq.n	800180e <TIM_Base_SetConfig+0xb2>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4a25      	ldr	r2, [pc, #148]	; (8001890 <TIM_Base_SetConfig+0x134>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d007      	beq.n	800180e <TIM_Base_SetConfig+0xb2>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4a24      	ldr	r2, [pc, #144]	; (8001894 <TIM_Base_SetConfig+0x138>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d003      	beq.n	800180e <TIM_Base_SetConfig+0xb2>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4a23      	ldr	r2, [pc, #140]	; (8001898 <TIM_Base_SetConfig+0x13c>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d108      	bne.n	8001820 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001814:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	68db      	ldr	r3, [r3, #12]
 800181a:	68fa      	ldr	r2, [r7, #12]
 800181c:	4313      	orrs	r3, r2
 800181e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	695b      	ldr	r3, [r3, #20]
 800182a:	4313      	orrs	r3, r2
 800182c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	68fa      	ldr	r2, [r7, #12]
 8001832:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	689a      	ldr	r2, [r3, #8]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	4a0a      	ldr	r2, [pc, #40]	; (8001870 <TIM_Base_SetConfig+0x114>)
 8001848:	4293      	cmp	r3, r2
 800184a:	d003      	beq.n	8001854 <TIM_Base_SetConfig+0xf8>
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	4a0c      	ldr	r2, [pc, #48]	; (8001880 <TIM_Base_SetConfig+0x124>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d103      	bne.n	800185c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	691a      	ldr	r2, [r3, #16]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2201      	movs	r2, #1
 8001860:	615a      	str	r2, [r3, #20]
}
 8001862:	bf00      	nop
 8001864:	3714      	adds	r7, #20
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop
 8001870:	40010000 	.word	0x40010000
 8001874:	40000400 	.word	0x40000400
 8001878:	40000800 	.word	0x40000800
 800187c:	40000c00 	.word	0x40000c00
 8001880:	40010400 	.word	0x40010400
 8001884:	40014000 	.word	0x40014000
 8001888:	40014400 	.word	0x40014400
 800188c:	40014800 	.word	0x40014800
 8001890:	40001800 	.word	0x40001800
 8001894:	40001c00 	.word	0x40001c00
 8001898:	40002000 	.word	0x40002000

0800189c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80018a4:	bf00      	nop
 80018a6:	370c      	adds	r7, #12
 80018a8:	46bd      	mov	sp, r7
 80018aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ae:	4770      	bx	lr

080018b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b083      	sub	sp, #12
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80018b8:	bf00      	nop
 80018ba:	370c      	adds	r7, #12
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr

080018c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b08a      	sub	sp, #40	; 0x28
 80018c8:	af02      	add	r7, sp, #8
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018ca:	f7fe fe4b 	bl	8000564 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018ce:	f000 f85b 	bl	8001988 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018d2:	f000 f8c3 	bl	8001a5c <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
	status = xTaskCreate(led_green_handler, "LED_green_task", 200, NULL, 2, &task1_handle);
 80018d6:	f107 030c 	add.w	r3, r7, #12
 80018da:	9301      	str	r3, [sp, #4]
 80018dc:	2302      	movs	r3, #2
 80018de:	9300      	str	r3, [sp, #0]
 80018e0:	2300      	movs	r3, #0
 80018e2:	22c8      	movs	r2, #200	; 0xc8
 80018e4:	4922      	ldr	r1, [pc, #136]	; (8001970 <main+0xac>)
 80018e6:	4823      	ldr	r0, [pc, #140]	; (8001974 <main+0xb0>)
 80018e8:	f000 ff12 	bl	8002710 <xTaskCreate>
 80018ec:	61f8      	str	r0, [r7, #28]
  configASSERT(status == pdPASS);
 80018ee:	69fb      	ldr	r3, [r7, #28]
 80018f0:	2b01      	cmp	r3, #1
 80018f2:	d009      	beq.n	8001908 <main+0x44>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80018f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018f8:	f383 8811 	msr	BASEPRI, r3
 80018fc:	f3bf 8f6f 	isb	sy
 8001900:	f3bf 8f4f 	dsb	sy
 8001904:	61bb      	str	r3, [r7, #24]
 8001906:	e7fe      	b.n	8001906 <main+0x42>

  status = xTaskCreate(led_red_handler, "LED_red_task", 200, NULL, 2, &task2_handle);
 8001908:	f107 0308 	add.w	r3, r7, #8
 800190c:	9301      	str	r3, [sp, #4]
 800190e:	2302      	movs	r3, #2
 8001910:	9300      	str	r3, [sp, #0]
 8001912:	2300      	movs	r3, #0
 8001914:	22c8      	movs	r2, #200	; 0xc8
 8001916:	4918      	ldr	r1, [pc, #96]	; (8001978 <main+0xb4>)
 8001918:	4818      	ldr	r0, [pc, #96]	; (800197c <main+0xb8>)
 800191a:	f000 fef9 	bl	8002710 <xTaskCreate>
 800191e:	61f8      	str	r0, [r7, #28]
  configASSERT(status == pdPASS);
 8001920:	69fb      	ldr	r3, [r7, #28]
 8001922:	2b01      	cmp	r3, #1
 8001924:	d009      	beq.n	800193a <main+0x76>
 8001926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800192a:	f383 8811 	msr	BASEPRI, r3
 800192e:	f3bf 8f6f 	isb	sy
 8001932:	f3bf 8f4f 	dsb	sy
 8001936:	617b      	str	r3, [r7, #20]
 8001938:	e7fe      	b.n	8001938 <main+0x74>

  status = xTaskCreate(led_orange_handler, "LED_orange_task", 200, NULL, 2, &task3_handle);
 800193a:	1d3b      	adds	r3, r7, #4
 800193c:	9301      	str	r3, [sp, #4]
 800193e:	2302      	movs	r3, #2
 8001940:	9300      	str	r3, [sp, #0]
 8001942:	2300      	movs	r3, #0
 8001944:	22c8      	movs	r2, #200	; 0xc8
 8001946:	490e      	ldr	r1, [pc, #56]	; (8001980 <main+0xbc>)
 8001948:	480e      	ldr	r0, [pc, #56]	; (8001984 <main+0xc0>)
 800194a:	f000 fee1 	bl	8002710 <xTaskCreate>
 800194e:	61f8      	str	r0, [r7, #28]
  configASSERT(status == pdPASS);
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	2b01      	cmp	r3, #1
 8001954:	d009      	beq.n	800196a <main+0xa6>
 8001956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800195a:	f383 8811 	msr	BASEPRI, r3
 800195e:	f3bf 8f6f 	isb	sy
 8001962:	f3bf 8f4f 	dsb	sy
 8001966:	613b      	str	r3, [r7, #16]
 8001968:	e7fe      	b.n	8001968 <main+0xa4>

  // Start the FreeRTOS scheduler
  vTaskStartScheduler();
 800196a:	f001 f8a1 	bl	8002ab0 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800196e:	e7fe      	b.n	800196e <main+0xaa>
 8001970:	08005c1c 	.word	0x08005c1c
 8001974:	08001d19 	.word	0x08001d19
 8001978:	08005c2c 	.word	0x08005c2c
 800197c:	08001d39 	.word	0x08001d39
 8001980:	08005c3c 	.word	0x08005c3c
 8001984:	08001d59 	.word	0x08001d59

08001988 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b094      	sub	sp, #80	; 0x50
 800198c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800198e:	f107 0320 	add.w	r3, r7, #32
 8001992:	2230      	movs	r2, #48	; 0x30
 8001994:	2100      	movs	r1, #0
 8001996:	4618      	mov	r0, r3
 8001998:	f004 f92c 	bl	8005bf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800199c:	f107 030c 	add.w	r3, r7, #12
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	605a      	str	r2, [r3, #4]
 80019a6:	609a      	str	r2, [r3, #8]
 80019a8:	60da      	str	r2, [r3, #12]
 80019aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ac:	2300      	movs	r3, #0
 80019ae:	60bb      	str	r3, [r7, #8]
 80019b0:	4b28      	ldr	r3, [pc, #160]	; (8001a54 <SystemClock_Config+0xcc>)
 80019b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b4:	4a27      	ldr	r2, [pc, #156]	; (8001a54 <SystemClock_Config+0xcc>)
 80019b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019ba:	6413      	str	r3, [r2, #64]	; 0x40
 80019bc:	4b25      	ldr	r3, [pc, #148]	; (8001a54 <SystemClock_Config+0xcc>)
 80019be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019c4:	60bb      	str	r3, [r7, #8]
 80019c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019c8:	2300      	movs	r3, #0
 80019ca:	607b      	str	r3, [r7, #4]
 80019cc:	4b22      	ldr	r3, [pc, #136]	; (8001a58 <SystemClock_Config+0xd0>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a21      	ldr	r2, [pc, #132]	; (8001a58 <SystemClock_Config+0xd0>)
 80019d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019d6:	6013      	str	r3, [r2, #0]
 80019d8:	4b1f      	ldr	r3, [pc, #124]	; (8001a58 <SystemClock_Config+0xd0>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019e0:	607b      	str	r3, [r7, #4]
 80019e2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019e4:	2302      	movs	r3, #2
 80019e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019e8:	2301      	movs	r3, #1
 80019ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019ec:	2310      	movs	r3, #16
 80019ee:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019f0:	2302      	movs	r3, #2
 80019f2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019f4:	2300      	movs	r3, #0
 80019f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80019f8:	2308      	movs	r3, #8
 80019fa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 80019fc:	2332      	movs	r3, #50	; 0x32
 80019fe:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001a00:	2304      	movs	r3, #4
 8001a02:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001a04:	2307      	movs	r3, #7
 8001a06:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a08:	f107 0320 	add.w	r3, r7, #32
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f7ff f89b 	bl	8000b48 <HAL_RCC_OscConfig>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a18:	f000 f9c0 	bl	8001d9c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a1c:	230f      	movs	r3, #15
 8001a1e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a20:	2302      	movs	r3, #2
 8001a22:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a24:	2300      	movs	r3, #0
 8001a26:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8001a28:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001a2c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001a2e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001a32:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001a34:	f107 030c 	add.w	r3, r7, #12
 8001a38:	2100      	movs	r1, #0
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f7ff faf4 	bl	8001028 <HAL_RCC_ClockConfig>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001a46:	f000 f9a9 	bl	8001d9c <Error_Handler>
  }
}
 8001a4a:	bf00      	nop
 8001a4c:	3750      	adds	r7, #80	; 0x50
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	40023800 	.word	0x40023800
 8001a58:	40007000 	.word	0x40007000

08001a5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b08c      	sub	sp, #48	; 0x30
 8001a60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a62:	f107 031c 	add.w	r3, r7, #28
 8001a66:	2200      	movs	r2, #0
 8001a68:	601a      	str	r2, [r3, #0]
 8001a6a:	605a      	str	r2, [r3, #4]
 8001a6c:	609a      	str	r2, [r3, #8]
 8001a6e:	60da      	str	r2, [r3, #12]
 8001a70:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a72:	2300      	movs	r3, #0
 8001a74:	61bb      	str	r3, [r7, #24]
 8001a76:	4ba1      	ldr	r3, [pc, #644]	; (8001cfc <MX_GPIO_Init+0x2a0>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7a:	4aa0      	ldr	r2, [pc, #640]	; (8001cfc <MX_GPIO_Init+0x2a0>)
 8001a7c:	f043 0310 	orr.w	r3, r3, #16
 8001a80:	6313      	str	r3, [r2, #48]	; 0x30
 8001a82:	4b9e      	ldr	r3, [pc, #632]	; (8001cfc <MX_GPIO_Init+0x2a0>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a86:	f003 0310 	and.w	r3, r3, #16
 8001a8a:	61bb      	str	r3, [r7, #24]
 8001a8c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a8e:	2300      	movs	r3, #0
 8001a90:	617b      	str	r3, [r7, #20]
 8001a92:	4b9a      	ldr	r3, [pc, #616]	; (8001cfc <MX_GPIO_Init+0x2a0>)
 8001a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a96:	4a99      	ldr	r2, [pc, #612]	; (8001cfc <MX_GPIO_Init+0x2a0>)
 8001a98:	f043 0304 	orr.w	r3, r3, #4
 8001a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a9e:	4b97      	ldr	r3, [pc, #604]	; (8001cfc <MX_GPIO_Init+0x2a0>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa2:	f003 0304 	and.w	r3, r3, #4
 8001aa6:	617b      	str	r3, [r7, #20]
 8001aa8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001aaa:	2300      	movs	r3, #0
 8001aac:	613b      	str	r3, [r7, #16]
 8001aae:	4b93      	ldr	r3, [pc, #588]	; (8001cfc <MX_GPIO_Init+0x2a0>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab2:	4a92      	ldr	r2, [pc, #584]	; (8001cfc <MX_GPIO_Init+0x2a0>)
 8001ab4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ab8:	6313      	str	r3, [r2, #48]	; 0x30
 8001aba:	4b90      	ldr	r3, [pc, #576]	; (8001cfc <MX_GPIO_Init+0x2a0>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001abe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ac2:	613b      	str	r3, [r7, #16]
 8001ac4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	60fb      	str	r3, [r7, #12]
 8001aca:	4b8c      	ldr	r3, [pc, #560]	; (8001cfc <MX_GPIO_Init+0x2a0>)
 8001acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ace:	4a8b      	ldr	r2, [pc, #556]	; (8001cfc <MX_GPIO_Init+0x2a0>)
 8001ad0:	f043 0301 	orr.w	r3, r3, #1
 8001ad4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ad6:	4b89      	ldr	r3, [pc, #548]	; (8001cfc <MX_GPIO_Init+0x2a0>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ada:	f003 0301 	and.w	r3, r3, #1
 8001ade:	60fb      	str	r3, [r7, #12]
 8001ae0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	60bb      	str	r3, [r7, #8]
 8001ae6:	4b85      	ldr	r3, [pc, #532]	; (8001cfc <MX_GPIO_Init+0x2a0>)
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aea:	4a84      	ldr	r2, [pc, #528]	; (8001cfc <MX_GPIO_Init+0x2a0>)
 8001aec:	f043 0302 	orr.w	r3, r3, #2
 8001af0:	6313      	str	r3, [r2, #48]	; 0x30
 8001af2:	4b82      	ldr	r3, [pc, #520]	; (8001cfc <MX_GPIO_Init+0x2a0>)
 8001af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af6:	f003 0302 	and.w	r3, r3, #2
 8001afa:	60bb      	str	r3, [r7, #8]
 8001afc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001afe:	2300      	movs	r3, #0
 8001b00:	607b      	str	r3, [r7, #4]
 8001b02:	4b7e      	ldr	r3, [pc, #504]	; (8001cfc <MX_GPIO_Init+0x2a0>)
 8001b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b06:	4a7d      	ldr	r2, [pc, #500]	; (8001cfc <MX_GPIO_Init+0x2a0>)
 8001b08:	f043 0308 	orr.w	r3, r3, #8
 8001b0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b0e:	4b7b      	ldr	r3, [pc, #492]	; (8001cfc <MX_GPIO_Init+0x2a0>)
 8001b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b12:	f003 0308 	and.w	r3, r3, #8
 8001b16:	607b      	str	r3, [r7, #4]
 8001b18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	2108      	movs	r1, #8
 8001b1e:	4878      	ldr	r0, [pc, #480]	; (8001d00 <MX_GPIO_Init+0x2a4>)
 8001b20:	f7fe ffde 	bl	8000ae0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001b24:	2201      	movs	r2, #1
 8001b26:	2101      	movs	r1, #1
 8001b28:	4876      	ldr	r0, [pc, #472]	; (8001d04 <MX_GPIO_Init+0x2a8>)
 8001b2a:	f7fe ffd9 	bl	8000ae0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8001b2e:	2200      	movs	r2, #0
 8001b30:	f24f 0110 	movw	r1, #61456	; 0xf010
 8001b34:	4874      	ldr	r0, [pc, #464]	; (8001d08 <MX_GPIO_Init+0x2ac>)
 8001b36:	f7fe ffd3 	bl	8000ae0 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001b3a:	2308      	movs	r3, #8
 8001b3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b42:	2300      	movs	r3, #0
 8001b44:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b46:	2300      	movs	r3, #0
 8001b48:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001b4a:	f107 031c 	add.w	r3, r7, #28
 8001b4e:	4619      	mov	r1, r3
 8001b50:	486b      	ldr	r0, [pc, #428]	; (8001d00 <MX_GPIO_Init+0x2a4>)
 8001b52:	f7fe fe2b 	bl	80007ac <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001b56:	2301      	movs	r3, #1
 8001b58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b62:	2300      	movs	r3, #0
 8001b64:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001b66:	f107 031c 	add.w	r3, r7, #28
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4865      	ldr	r0, [pc, #404]	; (8001d04 <MX_GPIO_Init+0x2a8>)
 8001b6e:	f7fe fe1d 	bl	80007ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001b72:	2308      	movs	r3, #8
 8001b74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b76:	2302      	movs	r3, #2
 8001b78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001b82:	2305      	movs	r3, #5
 8001b84:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001b86:	f107 031c 	add.w	r3, r7, #28
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	485d      	ldr	r0, [pc, #372]	; (8001d04 <MX_GPIO_Init+0x2a8>)
 8001b8e:	f7fe fe0d 	bl	80007ac <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001b92:	2301      	movs	r3, #1
 8001b94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001b96:	4b5d      	ldr	r3, [pc, #372]	; (8001d0c <MX_GPIO_Init+0x2b0>)
 8001b98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001b9e:	f107 031c 	add.w	r3, r7, #28
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	485a      	ldr	r0, [pc, #360]	; (8001d10 <MX_GPIO_Init+0x2b4>)
 8001ba6:	f7fe fe01 	bl	80007ac <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001baa:	2310      	movs	r3, #16
 8001bac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bae:	2302      	movs	r3, #2
 8001bb0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001bba:	2306      	movs	r3, #6
 8001bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001bbe:	f107 031c 	add.w	r3, r7, #28
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	4852      	ldr	r0, [pc, #328]	; (8001d10 <MX_GPIO_Init+0x2b4>)
 8001bc6:	f7fe fdf1 	bl	80007ac <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001bca:	23e0      	movs	r3, #224	; 0xe0
 8001bcc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bce:	2302      	movs	r3, #2
 8001bd0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001bda:	2305      	movs	r3, #5
 8001bdc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bde:	f107 031c 	add.w	r3, r7, #28
 8001be2:	4619      	mov	r1, r3
 8001be4:	484a      	ldr	r0, [pc, #296]	; (8001d10 <MX_GPIO_Init+0x2b4>)
 8001be6:	f7fe fde1 	bl	80007ac <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001bea:	2304      	movs	r3, #4
 8001bec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001bf6:	f107 031c 	add.w	r3, r7, #28
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	4845      	ldr	r0, [pc, #276]	; (8001d14 <MX_GPIO_Init+0x2b8>)
 8001bfe:	f7fe fdd5 	bl	80007ac <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001c02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c08:	2302      	movs	r3, #2
 8001c0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c10:	2300      	movs	r3, #0
 8001c12:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001c14:	2305      	movs	r3, #5
 8001c16:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001c18:	f107 031c 	add.w	r3, r7, #28
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	483d      	ldr	r0, [pc, #244]	; (8001d14 <MX_GPIO_Init+0x2b8>)
 8001c20:	f7fe fdc4 	bl	80007ac <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin 
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8001c24:	f24f 0310 	movw	r3, #61456	; 0xf010
 8001c28:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c32:	2300      	movs	r3, #0
 8001c34:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c36:	f107 031c 	add.w	r3, r7, #28
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	4832      	ldr	r0, [pc, #200]	; (8001d08 <MX_GPIO_Init+0x2ac>)
 8001c3e:	f7fe fdb5 	bl	80007ac <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001c42:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8001c46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c48:	2302      	movs	r3, #2
 8001c4a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c50:	2300      	movs	r3, #0
 8001c52:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001c54:	2306      	movs	r3, #6
 8001c56:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c58:	f107 031c 	add.w	r3, r7, #28
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	4829      	ldr	r0, [pc, #164]	; (8001d04 <MX_GPIO_Init+0x2a8>)
 8001c60:	f7fe fda4 	bl	80007ac <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8001c64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8001c72:	f107 031c 	add.w	r3, r7, #28
 8001c76:	4619      	mov	r1, r3
 8001c78:	4825      	ldr	r0, [pc, #148]	; (8001d10 <MX_GPIO_Init+0x2b4>)
 8001c7a:	f7fe fd97 	bl	80007ac <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8001c7e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001c82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c84:	2302      	movs	r3, #2
 8001c86:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001c90:	230a      	movs	r3, #10
 8001c92:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c94:	f107 031c 	add.w	r3, r7, #28
 8001c98:	4619      	mov	r1, r3
 8001c9a:	481d      	ldr	r0, [pc, #116]	; (8001d10 <MX_GPIO_Init+0x2b4>)
 8001c9c:	f7fe fd86 	bl	80007ac <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001ca0:	2320      	movs	r3, #32
 8001ca2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001cac:	f107 031c 	add.w	r3, r7, #28
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	4815      	ldr	r0, [pc, #84]	; (8001d08 <MX_GPIO_Init+0x2ac>)
 8001cb4:	f7fe fd7a 	bl	80007ac <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001cb8:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001cbc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cbe:	2312      	movs	r3, #18
 8001cc0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001cca:	2304      	movs	r3, #4
 8001ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cce:	f107 031c 	add.w	r3, r7, #28
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	480f      	ldr	r0, [pc, #60]	; (8001d14 <MX_GPIO_Init+0x2b8>)
 8001cd6:	f7fe fd69 	bl	80007ac <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001cda:	2302      	movs	r3, #2
 8001cdc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001cde:	4b0b      	ldr	r3, [pc, #44]	; (8001d0c <MX_GPIO_Init+0x2b0>)
 8001ce0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001ce6:	f107 031c 	add.w	r3, r7, #28
 8001cea:	4619      	mov	r1, r3
 8001cec:	4804      	ldr	r0, [pc, #16]	; (8001d00 <MX_GPIO_Init+0x2a4>)
 8001cee:	f7fe fd5d 	bl	80007ac <HAL_GPIO_Init>

}
 8001cf2:	bf00      	nop
 8001cf4:	3730      	adds	r7, #48	; 0x30
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	40023800 	.word	0x40023800
 8001d00:	40021000 	.word	0x40021000
 8001d04:	40020800 	.word	0x40020800
 8001d08:	40020c00 	.word	0x40020c00
 8001d0c:	10120000 	.word	0x10120000
 8001d10:	40020000 	.word	0x40020000
 8001d14:	40020400 	.word	0x40020400

08001d18 <led_green_handler>:

/* USER CODE BEGIN 4 */
static void led_green_handler(void *parameters)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
	while (1)
		{
			HAL_GPIO_TogglePin(GPIOD, LED_GREEN_PIN);
 8001d20:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d24:	4803      	ldr	r0, [pc, #12]	; (8001d34 <led_green_handler+0x1c>)
 8001d26:	f7fe fef4 	bl	8000b12 <HAL_GPIO_TogglePin>
			//HAL_Delay(1000);
			vTaskDelay(pdMS_TO_TICKS(1000));
 8001d2a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001d2e:	f000 fe87 	bl	8002a40 <vTaskDelay>
			HAL_GPIO_TogglePin(GPIOD, LED_GREEN_PIN);
 8001d32:	e7f5      	b.n	8001d20 <led_green_handler+0x8>
 8001d34:	40020c00 	.word	0x40020c00

08001d38 <led_red_handler>:
		}
}

static void led_red_handler(void *parameters)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
	while (1)
		{
			HAL_GPIO_TogglePin(GPIOD, LED_RED_PIN);
 8001d40:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d44:	4803      	ldr	r0, [pc, #12]	; (8001d54 <led_red_handler+0x1c>)
 8001d46:	f7fe fee4 	bl	8000b12 <HAL_GPIO_TogglePin>
			vTaskDelay(pdMS_TO_TICKS(400));
 8001d4a:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001d4e:	f000 fe77 	bl	8002a40 <vTaskDelay>
			HAL_GPIO_TogglePin(GPIOD, LED_RED_PIN);
 8001d52:	e7f5      	b.n	8001d40 <led_red_handler+0x8>
 8001d54:	40020c00 	.word	0x40020c00

08001d58 <led_orange_handler>:
		}
}

static void led_orange_handler(void *parameters)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
	while (1)
		{
			HAL_GPIO_TogglePin(GPIOD, LED_ORANGE_PIN);
 8001d60:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d64:	4803      	ldr	r0, [pc, #12]	; (8001d74 <led_orange_handler+0x1c>)
 8001d66:	f7fe fed4 	bl	8000b12 <HAL_GPIO_TogglePin>
			vTaskDelay(pdMS_TO_TICKS(800));
 8001d6a:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001d6e:	f000 fe67 	bl	8002a40 <vTaskDelay>
			HAL_GPIO_TogglePin(GPIOD, LED_ORANGE_PIN);
 8001d72:	e7f5      	b.n	8001d60 <led_orange_handler+0x8>
 8001d74:	40020c00 	.word	0x40020c00

08001d78 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a04      	ldr	r2, [pc, #16]	; (8001d98 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d101      	bne.n	8001d8e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001d8a:	f7fe fc0d 	bl	80005a8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001d8e:	bf00      	nop
 8001d90:	3708      	adds	r7, #8
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	40001000 	.word	0x40001000

08001d9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001da0:	bf00      	nop
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
	...

08001dac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001db2:	2300      	movs	r3, #0
 8001db4:	607b      	str	r3, [r7, #4]
 8001db6:	4b10      	ldr	r3, [pc, #64]	; (8001df8 <HAL_MspInit+0x4c>)
 8001db8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dba:	4a0f      	ldr	r2, [pc, #60]	; (8001df8 <HAL_MspInit+0x4c>)
 8001dbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dc0:	6453      	str	r3, [r2, #68]	; 0x44
 8001dc2:	4b0d      	ldr	r3, [pc, #52]	; (8001df8 <HAL_MspInit+0x4c>)
 8001dc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001dca:	607b      	str	r3, [r7, #4]
 8001dcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dce:	2300      	movs	r3, #0
 8001dd0:	603b      	str	r3, [r7, #0]
 8001dd2:	4b09      	ldr	r3, [pc, #36]	; (8001df8 <HAL_MspInit+0x4c>)
 8001dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd6:	4a08      	ldr	r2, [pc, #32]	; (8001df8 <HAL_MspInit+0x4c>)
 8001dd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ddc:	6413      	str	r3, [r2, #64]	; 0x40
 8001dde:	4b06      	ldr	r3, [pc, #24]	; (8001df8 <HAL_MspInit+0x4c>)
 8001de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001de6:	603b      	str	r3, [r7, #0]
 8001de8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  vInitPrioGroupValue();
 8001dea:	f002 f829 	bl	8003e40 <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 8001dee:	bf00      	nop
 8001df0:	3708      	adds	r7, #8
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	40023800 	.word	0x40023800

08001dfc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b08c      	sub	sp, #48	; 0x30
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001e04:	2300      	movs	r3, #0
 8001e06:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	6879      	ldr	r1, [r7, #4]
 8001e10:	2036      	movs	r0, #54	; 0x36
 8001e12:	f7fe fca1 	bl	8000758 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 8001e16:	2036      	movs	r0, #54	; 0x36
 8001e18:	f7fe fcba 	bl	8000790 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	60fb      	str	r3, [r7, #12]
 8001e20:	4b1f      	ldr	r3, [pc, #124]	; (8001ea0 <HAL_InitTick+0xa4>)
 8001e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e24:	4a1e      	ldr	r2, [pc, #120]	; (8001ea0 <HAL_InitTick+0xa4>)
 8001e26:	f043 0310 	orr.w	r3, r3, #16
 8001e2a:	6413      	str	r3, [r2, #64]	; 0x40
 8001e2c:	4b1c      	ldr	r3, [pc, #112]	; (8001ea0 <HAL_InitTick+0xa4>)
 8001e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e30:	f003 0310 	and.w	r3, r3, #16
 8001e34:	60fb      	str	r3, [r7, #12]
 8001e36:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e38:	f107 0210 	add.w	r2, r7, #16
 8001e3c:	f107 0314 	add.w	r3, r7, #20
 8001e40:	4611      	mov	r1, r2
 8001e42:	4618      	mov	r0, r3
 8001e44:	f7ff face 	bl	80013e4 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001e48:	f7ff fab8 	bl	80013bc <HAL_RCC_GetPCLK1Freq>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001e52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e54:	4a13      	ldr	r2, [pc, #76]	; (8001ea4 <HAL_InitTick+0xa8>)
 8001e56:	fba2 2303 	umull	r2, r3, r2, r3
 8001e5a:	0c9b      	lsrs	r3, r3, #18
 8001e5c:	3b01      	subs	r3, #1
 8001e5e:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001e60:	4b11      	ldr	r3, [pc, #68]	; (8001ea8 <HAL_InitTick+0xac>)
 8001e62:	4a12      	ldr	r2, [pc, #72]	; (8001eac <HAL_InitTick+0xb0>)
 8001e64:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8001e66:	4b10      	ldr	r3, [pc, #64]	; (8001ea8 <HAL_InitTick+0xac>)
 8001e68:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001e6c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001e6e:	4a0e      	ldr	r2, [pc, #56]	; (8001ea8 <HAL_InitTick+0xac>)
 8001e70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e72:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001e74:	4b0c      	ldr	r3, [pc, #48]	; (8001ea8 <HAL_InitTick+0xac>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e7a:	4b0b      	ldr	r3, [pc, #44]	; (8001ea8 <HAL_InitTick+0xac>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001e80:	4809      	ldr	r0, [pc, #36]	; (8001ea8 <HAL_InitTick+0xac>)
 8001e82:	f7ff fae1 	bl	8001448 <HAL_TIM_Base_Init>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d104      	bne.n	8001e96 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001e8c:	4806      	ldr	r0, [pc, #24]	; (8001ea8 <HAL_InitTick+0xac>)
 8001e8e:	f7ff fb10 	bl	80014b2 <HAL_TIM_Base_Start_IT>
 8001e92:	4603      	mov	r3, r0
 8001e94:	e000      	b.n	8001e98 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3730      	adds	r7, #48	; 0x30
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	40023800 	.word	0x40023800
 8001ea4:	431bde83 	.word	0x431bde83
 8001ea8:	2001976c 	.word	0x2001976c
 8001eac:	40001000 	.word	0x40001000

08001eb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001eb4:	bf00      	nop
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr

08001ebe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ebe:	b480      	push	{r7}
 8001ec0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ec2:	e7fe      	b.n	8001ec2 <HardFault_Handler+0x4>

08001ec4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ec8:	e7fe      	b.n	8001ec8 <MemManage_Handler+0x4>

08001eca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001eca:	b480      	push	{r7}
 8001ecc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ece:	e7fe      	b.n	8001ece <BusFault_Handler+0x4>

08001ed0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ed4:	e7fe      	b.n	8001ed4 <UsageFault_Handler+0x4>

08001ed6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ed6:	b480      	push	{r7}
 8001ed8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001eda:	bf00      	nop
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001ee8:	4802      	ldr	r0, [pc, #8]	; (8001ef4 <TIM6_DAC_IRQHandler+0x10>)
 8001eea:	f7ff fb06 	bl	80014fa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001eee:	bf00      	nop
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	2001976c 	.word	0x2001976c

08001ef8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001efc:	4b08      	ldr	r3, [pc, #32]	; (8001f20 <SystemInit+0x28>)
 8001efe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f02:	4a07      	ldr	r2, [pc, #28]	; (8001f20 <SystemInit+0x28>)
 8001f04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f08:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001f0c:	4b04      	ldr	r3, [pc, #16]	; (8001f20 <SystemInit+0x28>)
 8001f0e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f12:	609a      	str	r2, [r3, #8]
#endif
}
 8001f14:	bf00      	nop
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	e000ed00 	.word	0xe000ed00

08001f24 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001f24:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f5c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001f28:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001f2a:	e003      	b.n	8001f34 <LoopCopyDataInit>

08001f2c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001f2c:	4b0c      	ldr	r3, [pc, #48]	; (8001f60 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001f2e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001f30:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001f32:	3104      	adds	r1, #4

08001f34 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001f34:	480b      	ldr	r0, [pc, #44]	; (8001f64 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001f36:	4b0c      	ldr	r3, [pc, #48]	; (8001f68 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001f38:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001f3a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001f3c:	d3f6      	bcc.n	8001f2c <CopyDataInit>
  ldr  r2, =_sbss
 8001f3e:	4a0b      	ldr	r2, [pc, #44]	; (8001f6c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001f40:	e002      	b.n	8001f48 <LoopFillZerobss>

08001f42 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001f42:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001f44:	f842 3b04 	str.w	r3, [r2], #4

08001f48 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001f48:	4b09      	ldr	r3, [pc, #36]	; (8001f70 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001f4a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001f4c:	d3f9      	bcc.n	8001f42 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001f4e:	f7ff ffd3 	bl	8001ef8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f52:	f003 fe11 	bl	8005b78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f56:	f7ff fcb5 	bl	80018c4 <main>
  bx  lr    
 8001f5a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001f5c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001f60:	08005d08 	.word	0x08005d08
  ldr  r0, =_sdata
 8001f64:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001f68:	20000014 	.word	0x20000014
  ldr  r2, =_sbss
 8001f6c:	20000014 	.word	0x20000014
  ldr  r3, = _ebss
 8001f70:	20019894 	.word	0x20019894

08001f74 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f74:	e7fe      	b.n	8001f74 <ADC_IRQHandler>

08001f76 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001f76:	b480      	push	{r7}
 8001f78:	b083      	sub	sp, #12
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	f103 0208 	add.w	r2, r3, #8
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	f04f 32ff 	mov.w	r2, #4294967295
 8001f8e:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	f103 0208 	add.w	r2, r3, #8
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	f103 0208 	add.w	r2, r3, #8
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001faa:	bf00      	nop
 8001fac:	370c      	adds	r7, #12
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr

08001fb6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001fb6:	b480      	push	{r7}
 8001fb8:	b083      	sub	sp, #12
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001fc4:	bf00      	nop
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr

08001fd0 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b085      	sub	sp, #20
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
 8001fd8:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fe6:	d103      	bne.n	8001ff0 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	691b      	ldr	r3, [r3, #16]
 8001fec:	60fb      	str	r3, [r7, #12]
 8001fee:	e00c      	b.n	800200a <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	3308      	adds	r3, #8
 8001ff4:	60fb      	str	r3, [r7, #12]
 8001ff6:	e002      	b.n	8001ffe <vListInsert+0x2e>
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	60fb      	str	r3, [r7, #12]
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	68ba      	ldr	r2, [r7, #8]
 8002006:	429a      	cmp	r2, r3
 8002008:	d2f6      	bcs.n	8001ff8 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	685a      	ldr	r2, [r3, #4]
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	683a      	ldr	r2, [r7, #0]
 8002018:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	68fa      	ldr	r2, [r7, #12]
 800201e:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	683a      	ldr	r2, [r7, #0]
 8002024:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	687a      	ldr	r2, [r7, #4]
 800202a:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	1c5a      	adds	r2, r3, #1
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	601a      	str	r2, [r3, #0]
}
 8002036:	bf00      	nop
 8002038:	3714      	adds	r7, #20
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr

08002042 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002042:	b480      	push	{r7}
 8002044:	b085      	sub	sp, #20
 8002046:	af00      	add	r7, sp, #0
 8002048:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	691b      	ldr	r3, [r3, #16]
 800204e:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	687a      	ldr	r2, [r7, #4]
 8002056:	6892      	ldr	r2, [r2, #8]
 8002058:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	687a      	ldr	r2, [r7, #4]
 8002060:	6852      	ldr	r2, [r2, #4]
 8002062:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	687a      	ldr	r2, [r7, #4]
 800206a:	429a      	cmp	r2, r3
 800206c:	d103      	bne.n	8002076 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	689a      	ldr	r2, [r3, #8]
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2200      	movs	r2, #0
 800207a:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	1e5a      	subs	r2, r3, #1
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
}
 800208a:	4618      	mov	r0, r3
 800208c:	3714      	adds	r7, #20
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
	...

08002098 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002098:	b590      	push	{r4, r7, lr}
 800209a:	b087      	sub	sp, #28
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
 80020a0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 80020a2:	2301      	movs	r3, #1
 80020a4:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d109      	bne.n	80020c4 <xQueueGenericReset+0x2c>
 80020b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020b4:	f383 8811 	msr	BASEPRI, r3
 80020b8:	f3bf 8f6f 	isb	sy
 80020bc:	f3bf 8f4f 	dsb	sy
 80020c0:	60fb      	str	r3, [r7, #12]
 80020c2:	e7fe      	b.n	80020c2 <xQueueGenericReset+0x2a>

    if( ( pxQueue != NULL ) &&
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d063      	beq.n	8002192 <xQueueGenericReset+0xfa>
        ( pxQueue->uxLength >= 1U ) &&
 80020ca:	693b      	ldr	r3, [r7, #16]
 80020cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d05f      	beq.n	8002192 <xQueueGenericReset+0xfa>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020da:	2000      	movs	r0, #0
 80020dc:	fba2 1203 	umull	r1, r2, r2, r3
 80020e0:	f04f 0300 	mov.w	r3, #0
 80020e4:	f04f 0400 	mov.w	r4, #0
 80020e8:	0013      	movs	r3, r2
 80020ea:	2400      	movs	r4, #0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d000      	beq.n	80020f2 <xQueueGenericReset+0x5a>
 80020f0:	2001      	movs	r0, #1
 80020f2:	4603      	mov	r3, r0
        ( pxQueue->uxLength >= 1U ) &&
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d14c      	bne.n	8002192 <xQueueGenericReset+0xfa>
    {
        taskENTER_CRITICAL();
 80020f8:	f001 ff1c 	bl	8003f34 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002104:	6939      	ldr	r1, [r7, #16]
 8002106:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002108:	fb01 f303 	mul.w	r3, r1, r3
 800210c:	441a      	add	r2, r3
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	2200      	movs	r2, #0
 8002116:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002128:	3b01      	subs	r3, #1
 800212a:	6939      	ldr	r1, [r7, #16]
 800212c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800212e:	fb01 f303 	mul.w	r3, r1, r3
 8002132:	441a      	add	r2, r3
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	22ff      	movs	r2, #255	; 0xff
 800213c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	22ff      	movs	r2, #255	; 0xff
 8002144:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

            if( xNewQueue == pdFALSE )
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d114      	bne.n	8002178 <xQueueGenericReset+0xe0>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	691b      	ldr	r3, [r3, #16]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d01a      	beq.n	800218c <xQueueGenericReset+0xf4>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	3310      	adds	r3, #16
 800215a:	4618      	mov	r0, r3
 800215c:	f001 f812 	bl	8003184 <xTaskRemoveFromEventList>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d012      	beq.n	800218c <xQueueGenericReset+0xf4>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002166:	4b15      	ldr	r3, [pc, #84]	; (80021bc <xQueueGenericReset+0x124>)
 8002168:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800216c:	601a      	str	r2, [r3, #0]
 800216e:	f3bf 8f4f 	dsb	sy
 8002172:	f3bf 8f6f 	isb	sy
 8002176:	e009      	b.n	800218c <xQueueGenericReset+0xf4>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	3310      	adds	r3, #16
 800217c:	4618      	mov	r0, r3
 800217e:	f7ff fefa 	bl	8001f76 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	3324      	adds	r3, #36	; 0x24
 8002186:	4618      	mov	r0, r3
 8002188:	f7ff fef5 	bl	8001f76 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 800218c:	f001 ff00 	bl	8003f90 <vPortExitCritical>
 8002190:	e001      	b.n	8002196 <xQueueGenericReset+0xfe>
    }
    else
    {
        xReturn = pdFAIL;
 8002192:	2300      	movs	r3, #0
 8002194:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d109      	bne.n	80021b0 <xQueueGenericReset+0x118>
 800219c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021a0:	f383 8811 	msr	BASEPRI, r3
 80021a4:	f3bf 8f6f 	isb	sy
 80021a8:	f3bf 8f4f 	dsb	sy
 80021ac:	60bb      	str	r3, [r7, #8]
 80021ae:	e7fe      	b.n	80021ae <xQueueGenericReset+0x116>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 80021b0:	697b      	ldr	r3, [r7, #20]
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	371c      	adds	r7, #28
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd90      	pop	{r4, r7, pc}
 80021ba:	bf00      	nop
 80021bc:	e000ed04 	.word	0xe000ed04

080021c0 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80021c0:	b590      	push	{r4, r7, lr}
 80021c2:	b08b      	sub	sp, #44	; 0x2c
 80021c4:	af02      	add	r7, sp, #8
 80021c6:	60f8      	str	r0, [r7, #12]
 80021c8:	60b9      	str	r1, [r7, #8]
 80021ca:	4613      	mov	r3, r2
 80021cc:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 80021ce:	2300      	movs	r3, #0
 80021d0:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d034      	beq.n	8002242 <xQueueGenericCreate+0x82>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80021d8:	2000      	movs	r0, #0
 80021da:	68ba      	ldr	r2, [r7, #8]
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	fba2 1203 	umull	r1, r2, r2, r3
 80021e2:	f04f 0300 	mov.w	r3, #0
 80021e6:	f04f 0400 	mov.w	r4, #0
 80021ea:	0013      	movs	r3, r2
 80021ec:	2400      	movs	r4, #0
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d000      	beq.n	80021f4 <xQueueGenericCreate+0x34>
 80021f2:	2001      	movs	r0, #1
 80021f4:	4603      	mov	r3, r0
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d123      	bne.n	8002242 <xQueueGenericCreate+0x82>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	68ba      	ldr	r2, [r7, #8]
 80021fe:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002202:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8002206:	d81c      	bhi.n	8002242 <xQueueGenericCreate+0x82>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	68ba      	ldr	r2, [r7, #8]
 800220c:	fb02 f303 	mul.w	r3, r2, r3
 8002210:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002212:	69bb      	ldr	r3, [r7, #24]
 8002214:	3350      	adds	r3, #80	; 0x50
 8002216:	4618      	mov	r0, r3
 8002218:	f001 ff6e 	bl	80040f8 <pvPortMalloc>
 800221c:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 800221e:	69fb      	ldr	r3, [r7, #28]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d01b      	beq.n	800225c <xQueueGenericCreate+0x9c>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002224:	69fb      	ldr	r3, [r7, #28]
 8002226:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	3350      	adds	r3, #80	; 0x50
 800222c:	617b      	str	r3, [r7, #20]
                         * deleted. */
                        pxNewQueue->ucStaticallyAllocated = pdFALSE;
                    }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800222e:	79fa      	ldrb	r2, [r7, #7]
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	9300      	str	r3, [sp, #0]
 8002234:	4613      	mov	r3, r2
 8002236:	697a      	ldr	r2, [r7, #20]
 8002238:	68b9      	ldr	r1, [r7, #8]
 800223a:	68f8      	ldr	r0, [r7, #12]
 800223c:	f000 f813 	bl	8002266 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8002240:	e00c      	b.n	800225c <xQueueGenericCreate+0x9c>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8002242:	69fb      	ldr	r3, [r7, #28]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d109      	bne.n	800225c <xQueueGenericCreate+0x9c>
 8002248:	f04f 0350 	mov.w	r3, #80	; 0x50
 800224c:	f383 8811 	msr	BASEPRI, r3
 8002250:	f3bf 8f6f 	isb	sy
 8002254:	f3bf 8f4f 	dsb	sy
 8002258:	613b      	str	r3, [r7, #16]
 800225a:	e7fe      	b.n	800225a <xQueueGenericCreate+0x9a>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 800225c:	69fb      	ldr	r3, [r7, #28]
    }
 800225e:	4618      	mov	r0, r3
 8002260:	3724      	adds	r7, #36	; 0x24
 8002262:	46bd      	mov	sp, r7
 8002264:	bd90      	pop	{r4, r7, pc}

08002266 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8002266:	b580      	push	{r7, lr}
 8002268:	b084      	sub	sp, #16
 800226a:	af00      	add	r7, sp, #0
 800226c:	60f8      	str	r0, [r7, #12]
 800226e:	60b9      	str	r1, [r7, #8]
 8002270:	607a      	str	r2, [r7, #4]
 8002272:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d103      	bne.n	8002282 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800227a:	69bb      	ldr	r3, [r7, #24]
 800227c:	69ba      	ldr	r2, [r7, #24]
 800227e:	601a      	str	r2, [r3, #0]
 8002280:	e002      	b.n	8002288 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002282:	69bb      	ldr	r3, [r7, #24]
 8002284:	687a      	ldr	r2, [r7, #4]
 8002286:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8002288:	69bb      	ldr	r3, [r7, #24]
 800228a:	68fa      	ldr	r2, [r7, #12]
 800228c:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800228e:	69bb      	ldr	r3, [r7, #24]
 8002290:	68ba      	ldr	r2, [r7, #8]
 8002292:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002294:	2101      	movs	r1, #1
 8002296:	69b8      	ldr	r0, [r7, #24]
 8002298:	f7ff fefe 	bl	8002098 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 800229c:	69bb      	ldr	r3, [r7, #24]
 800229e:	78fa      	ldrb	r2, [r7, #3]
 80022a0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        {
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 80022a4:	78fb      	ldrb	r3, [r7, #3]
 80022a6:	68ba      	ldr	r2, [r7, #8]
 80022a8:	68f9      	ldr	r1, [r7, #12]
 80022aa:	2073      	movs	r0, #115	; 0x73
 80022ac:	f002 fdb4 	bl	8004e18 <SEGGER_SYSVIEW_RecordU32x3>
}
 80022b0:	bf00      	nop
 80022b2:	3710      	adds	r7, #16
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}

080022b8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80022b8:	b590      	push	{r4, r7, lr}
 80022ba:	b08f      	sub	sp, #60	; 0x3c
 80022bc:	af02      	add	r7, sp, #8
 80022be:	60f8      	str	r0, [r7, #12]
 80022c0:	60b9      	str	r1, [r7, #8]
 80022c2:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80022c4:	2300      	movs	r3, #0
 80022c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80022cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d109      	bne.n	80022e6 <xQueueReceive+0x2e>
 80022d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022d6:	f383 8811 	msr	BASEPRI, r3
 80022da:	f3bf 8f6f 	isb	sy
 80022de:	f3bf 8f4f 	dsb	sy
 80022e2:	623b      	str	r3, [r7, #32]
 80022e4:	e7fe      	b.n	80022e4 <xQueueReceive+0x2c>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d103      	bne.n	80022f4 <xQueueReceive+0x3c>
 80022ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d101      	bne.n	80022f8 <xQueueReceive+0x40>
 80022f4:	2301      	movs	r3, #1
 80022f6:	e000      	b.n	80022fa <xQueueReceive+0x42>
 80022f8:	2300      	movs	r3, #0
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d109      	bne.n	8002312 <xQueueReceive+0x5a>
 80022fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002302:	f383 8811 	msr	BASEPRI, r3
 8002306:	f3bf 8f6f 	isb	sy
 800230a:	f3bf 8f4f 	dsb	sy
 800230e:	61fb      	str	r3, [r7, #28]
 8002310:	e7fe      	b.n	8002310 <xQueueReceive+0x58>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002312:	f001 f945 	bl	80035a0 <xTaskGetSchedulerState>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d102      	bne.n	8002322 <xQueueReceive+0x6a>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d101      	bne.n	8002326 <xQueueReceive+0x6e>
 8002322:	2301      	movs	r3, #1
 8002324:	e000      	b.n	8002328 <xQueueReceive+0x70>
 8002326:	2300      	movs	r3, #0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d109      	bne.n	8002340 <xQueueReceive+0x88>
 800232c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002330:	f383 8811 	msr	BASEPRI, r3
 8002334:	f3bf 8f6f 	isb	sy
 8002338:	f3bf 8f4f 	dsb	sy
 800233c:	61bb      	str	r3, [r7, #24]
 800233e:	e7fe      	b.n	800233e <xQueueReceive+0x86>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002340:	f001 fdf8 	bl	8003f34 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002346:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002348:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800234a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800234c:	2b00      	cmp	r3, #0
 800234e:	d031      	beq.n	80023b4 <xQueueReceive+0xfc>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002350:	68b9      	ldr	r1, [r7, #8]
 8002352:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002354:	f000 f8c4 	bl	80024e0 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 8002358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800235a:	4618      	mov	r0, r3
 800235c:	f003 fac4 	bl	80058e8 <SEGGER_SYSVIEW_ShrinkId>
 8002360:	4604      	mov	r4, r0
 8002362:	2000      	movs	r0, #0
 8002364:	f003 fac0 	bl	80058e8 <SEGGER_SYSVIEW_ShrinkId>
 8002368:	4601      	mov	r1, r0
 800236a:	687a      	ldr	r2, [r7, #4]
 800236c:	2301      	movs	r3, #1
 800236e:	9300      	str	r3, [sp, #0]
 8002370:	4613      	mov	r3, r2
 8002372:	460a      	mov	r2, r1
 8002374:	4621      	mov	r1, r4
 8002376:	205c      	movs	r0, #92	; 0x5c
 8002378:	f002 fdc4 	bl	8004f04 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800237c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800237e:	1e5a      	subs	r2, r3, #1
 8002380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002382:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002386:	691b      	ldr	r3, [r3, #16]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d00f      	beq.n	80023ac <xQueueReceive+0xf4>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800238c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800238e:	3310      	adds	r3, #16
 8002390:	4618      	mov	r0, r3
 8002392:	f000 fef7 	bl	8003184 <xTaskRemoveFromEventList>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d007      	beq.n	80023ac <xQueueReceive+0xf4>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800239c:	4b4f      	ldr	r3, [pc, #316]	; (80024dc <xQueueReceive+0x224>)
 800239e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80023a2:	601a      	str	r2, [r3, #0]
 80023a4:	f3bf 8f4f 	dsb	sy
 80023a8:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80023ac:	f001 fdf0 	bl	8003f90 <vPortExitCritical>
                return pdPASS;
 80023b0:	2301      	movs	r3, #1
 80023b2:	e08e      	b.n	80024d2 <xQueueReceive+0x21a>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d115      	bne.n	80023e6 <xQueueReceive+0x12e>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80023ba:	f001 fde9 	bl	8003f90 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 80023be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023c0:	4618      	mov	r0, r3
 80023c2:	f003 fa91 	bl	80058e8 <SEGGER_SYSVIEW_ShrinkId>
 80023c6:	4604      	mov	r4, r0
 80023c8:	2000      	movs	r0, #0
 80023ca:	f003 fa8d 	bl	80058e8 <SEGGER_SYSVIEW_ShrinkId>
 80023ce:	4601      	mov	r1, r0
 80023d0:	687a      	ldr	r2, [r7, #4]
 80023d2:	2301      	movs	r3, #1
 80023d4:	9300      	str	r3, [sp, #0]
 80023d6:	4613      	mov	r3, r2
 80023d8:	460a      	mov	r2, r1
 80023da:	4621      	mov	r1, r4
 80023dc:	205c      	movs	r0, #92	; 0x5c
 80023de:	f002 fd91 	bl	8004f04 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 80023e2:	2300      	movs	r3, #0
 80023e4:	e075      	b.n	80024d2 <xQueueReceive+0x21a>
                }
                else if( xEntryTimeSet == pdFALSE )
 80023e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d106      	bne.n	80023fa <xQueueReceive+0x142>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80023ec:	f107 0310 	add.w	r3, r7, #16
 80023f0:	4618      	mov	r0, r3
 80023f2:	f000 ff9f 	bl	8003334 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80023f6:	2301      	movs	r3, #1
 80023f8:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80023fa:	f001 fdc9 	bl	8003f90 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80023fe:	f000 fbb7 	bl	8002b70 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002402:	f001 fd97 	bl	8003f34 <vPortEnterCritical>
 8002406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002408:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800240c:	b25b      	sxtb	r3, r3
 800240e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002412:	d103      	bne.n	800241c <xQueueReceive+0x164>
 8002414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002416:	2200      	movs	r2, #0
 8002418:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800241c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800241e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002422:	b25b      	sxtb	r3, r3
 8002424:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002428:	d103      	bne.n	8002432 <xQueueReceive+0x17a>
 800242a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800242c:	2200      	movs	r2, #0
 800242e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002432:	f001 fdad 	bl	8003f90 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002436:	1d3a      	adds	r2, r7, #4
 8002438:	f107 0310 	add.w	r3, r7, #16
 800243c:	4611      	mov	r1, r2
 800243e:	4618      	mov	r0, r3
 8002440:	f000 ff8e 	bl	8003360 <xTaskCheckForTimeOut>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d124      	bne.n	8002494 <xQueueReceive+0x1dc>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800244a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800244c:	f000 f8c0 	bl	80025d0 <prvIsQueueEmpty>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d018      	beq.n	8002488 <xQueueReceive+0x1d0>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002458:	3324      	adds	r3, #36	; 0x24
 800245a:	687a      	ldr	r2, [r7, #4]
 800245c:	4611      	mov	r1, r2
 800245e:	4618      	mov	r0, r3
 8002460:	f000 fe24 	bl	80030ac <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002464:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002466:	f000 f861 	bl	800252c <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800246a:	f000 fb8f 	bl	8002b8c <xTaskResumeAll>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	f47f af65 	bne.w	8002340 <xQueueReceive+0x88>
                {
                    portYIELD_WITHIN_API();
 8002476:	4b19      	ldr	r3, [pc, #100]	; (80024dc <xQueueReceive+0x224>)
 8002478:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800247c:	601a      	str	r2, [r3, #0]
 800247e:	f3bf 8f4f 	dsb	sy
 8002482:	f3bf 8f6f 	isb	sy
 8002486:	e75b      	b.n	8002340 <xQueueReceive+0x88>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8002488:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800248a:	f000 f84f 	bl	800252c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800248e:	f000 fb7d 	bl	8002b8c <xTaskResumeAll>
 8002492:	e755      	b.n	8002340 <xQueueReceive+0x88>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8002494:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002496:	f000 f849 	bl	800252c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800249a:	f000 fb77 	bl	8002b8c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800249e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80024a0:	f000 f896 	bl	80025d0 <prvIsQueueEmpty>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	f43f af4a 	beq.w	8002340 <xQueueReceive+0x88>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 80024ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024ae:	4618      	mov	r0, r3
 80024b0:	f003 fa1a 	bl	80058e8 <SEGGER_SYSVIEW_ShrinkId>
 80024b4:	4604      	mov	r4, r0
 80024b6:	2000      	movs	r0, #0
 80024b8:	f003 fa16 	bl	80058e8 <SEGGER_SYSVIEW_ShrinkId>
 80024bc:	4601      	mov	r1, r0
 80024be:	687a      	ldr	r2, [r7, #4]
 80024c0:	2301      	movs	r3, #1
 80024c2:	9300      	str	r3, [sp, #0]
 80024c4:	4613      	mov	r3, r2
 80024c6:	460a      	mov	r2, r1
 80024c8:	4621      	mov	r1, r4
 80024ca:	205c      	movs	r0, #92	; 0x5c
 80024cc:	f002 fd1a 	bl	8004f04 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 80024d0:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3734      	adds	r7, #52	; 0x34
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd90      	pop	{r4, r7, pc}
 80024da:	bf00      	nop
 80024dc:	e000ed04 	.word	0xe000ed04

080024e0 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b082      	sub	sp, #8
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d018      	beq.n	8002524 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	68da      	ldr	r2, [r3, #12]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fa:	441a      	add	r2, r3
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	68da      	ldr	r2, [r3, #12]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	429a      	cmp	r2, r3
 800250a:	d303      	bcc.n	8002514 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	68d9      	ldr	r1, [r3, #12]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800251c:	461a      	mov	r2, r3
 800251e:	6838      	ldr	r0, [r7, #0]
 8002520:	f003 fb5d 	bl	8005bde <memcpy>
    }
}
 8002524:	bf00      	nop
 8002526:	3708      	adds	r7, #8
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}

0800252c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002534:	f001 fcfe 	bl	8003f34 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800253e:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002540:	e011      	b.n	8002566 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002546:	2b00      	cmp	r3, #0
 8002548:	d012      	beq.n	8002570 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	3324      	adds	r3, #36	; 0x24
 800254e:	4618      	mov	r0, r3
 8002550:	f000 fe18 	bl	8003184 <xTaskRemoveFromEventList>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d001      	beq.n	800255e <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 800255a:	f000 ff65 	bl	8003428 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 800255e:	7bfb      	ldrb	r3, [r7, #15]
 8002560:	3b01      	subs	r3, #1
 8002562:	b2db      	uxtb	r3, r3
 8002564:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002566:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800256a:	2b00      	cmp	r3, #0
 800256c:	dce9      	bgt.n	8002542 <prvUnlockQueue+0x16>
 800256e:	e000      	b.n	8002572 <prvUnlockQueue+0x46>
                        break;
 8002570:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	22ff      	movs	r2, #255	; 0xff
 8002576:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 800257a:	f001 fd09 	bl	8003f90 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800257e:	f001 fcd9 	bl	8003f34 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002588:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800258a:	e011      	b.n	80025b0 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	691b      	ldr	r3, [r3, #16]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d012      	beq.n	80025ba <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	3310      	adds	r3, #16
 8002598:	4618      	mov	r0, r3
 800259a:	f000 fdf3 	bl	8003184 <xTaskRemoveFromEventList>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d001      	beq.n	80025a8 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80025a4:	f000 ff40 	bl	8003428 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80025a8:	7bbb      	ldrb	r3, [r7, #14]
 80025aa:	3b01      	subs	r3, #1
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80025b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	dce9      	bgt.n	800258c <prvUnlockQueue+0x60>
 80025b8:	e000      	b.n	80025bc <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80025ba:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	22ff      	movs	r2, #255	; 0xff
 80025c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 80025c4:	f001 fce4 	bl	8003f90 <vPortExitCritical>
}
 80025c8:	bf00      	nop
 80025ca:	3710      	adds	r7, #16
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b084      	sub	sp, #16
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80025d8:	f001 fcac 	bl	8003f34 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d102      	bne.n	80025ea <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80025e4:	2301      	movs	r3, #1
 80025e6:	60fb      	str	r3, [r7, #12]
 80025e8:	e001      	b.n	80025ee <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80025ea:	2300      	movs	r3, #0
 80025ec:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80025ee:	f001 fccf 	bl	8003f90 <vPortExitCritical>

    return xReturn;
 80025f2:	68fb      	ldr	r3, [r7, #12]
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3710      	adds	r7, #16
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}

080025fc <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b086      	sub	sp, #24
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        configASSERT( xQueue );
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d109      	bne.n	8002620 <vQueueAddToRegistry+0x24>
 800260c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002610:	f383 8811 	msr	BASEPRI, r3
 8002614:	f3bf 8f6f 	isb	sy
 8002618:	f3bf 8f4f 	dsb	sy
 800261c:	60fb      	str	r3, [r7, #12]
 800261e:	e7fe      	b.n	800261e <vQueueAddToRegistry+0x22>

        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8002620:	2300      	movs	r3, #0
 8002622:	613b      	str	r3, [r7, #16]

        if( pcQueueName != NULL )
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d024      	beq.n	8002674 <vQueueAddToRegistry+0x78>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800262a:	2300      	movs	r3, #0
 800262c:	617b      	str	r3, [r7, #20]
 800262e:	e01e      	b.n	800266e <vQueueAddToRegistry+0x72>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8002630:	4a1c      	ldr	r2, [pc, #112]	; (80026a4 <vQueueAddToRegistry+0xa8>)
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	00db      	lsls	r3, r3, #3
 8002636:	4413      	add	r3, r2
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	687a      	ldr	r2, [r7, #4]
 800263c:	429a      	cmp	r2, r3
 800263e:	d105      	bne.n	800264c <vQueueAddToRegistry+0x50>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	00db      	lsls	r3, r3, #3
 8002644:	4a17      	ldr	r2, [pc, #92]	; (80026a4 <vQueueAddToRegistry+0xa8>)
 8002646:	4413      	add	r3, r2
 8002648:	613b      	str	r3, [r7, #16]
                    break;
 800264a:	e013      	b.n	8002674 <vQueueAddToRegistry+0x78>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d10a      	bne.n	8002668 <vQueueAddToRegistry+0x6c>
 8002652:	4a14      	ldr	r2, [pc, #80]	; (80026a4 <vQueueAddToRegistry+0xa8>)
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d104      	bne.n	8002668 <vQueueAddToRegistry+0x6c>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	00db      	lsls	r3, r3, #3
 8002662:	4a10      	ldr	r2, [pc, #64]	; (80026a4 <vQueueAddToRegistry+0xa8>)
 8002664:	4413      	add	r3, r2
 8002666:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	3301      	adds	r3, #1
 800266c:	617b      	str	r3, [r7, #20]
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	2b07      	cmp	r3, #7
 8002672:	d9dd      	bls.n	8002630 <vQueueAddToRegistry+0x34>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d00f      	beq.n	800269a <vQueueAddToRegistry+0x9e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	683a      	ldr	r2, [r7, #0]
 800267e:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	687a      	ldr	r2, [r7, #4]
 8002684:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	4618      	mov	r0, r3
 800268a:	f003 f92d 	bl	80058e8 <SEGGER_SYSVIEW_ShrinkId>
 800268e:	4601      	mov	r1, r0
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	461a      	mov	r2, r3
 8002694:	2071      	movs	r0, #113	; 0x71
 8002696:	f002 fb65 	bl	8004d64 <SEGGER_SYSVIEW_RecordU32x2>
        }
    }
 800269a:	bf00      	nop
 800269c:	3718      	adds	r7, #24
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	200197ac 	.word	0x200197ac

080026a8 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b086      	sub	sp, #24
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	60f8      	str	r0, [r7, #12]
 80026b0:	60b9      	str	r1, [r7, #8]
 80026b2:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80026b8:	f001 fc3c 	bl	8003f34 <vPortEnterCritical>
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80026c2:	b25b      	sxtb	r3, r3
 80026c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026c8:	d103      	bne.n	80026d2 <vQueueWaitForMessageRestricted+0x2a>
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	2200      	movs	r2, #0
 80026ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80026d8:	b25b      	sxtb	r3, r3
 80026da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026de:	d103      	bne.n	80026e8 <vQueueWaitForMessageRestricted+0x40>
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	2200      	movs	r2, #0
 80026e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80026e8:	f001 fc52 	bl	8003f90 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d106      	bne.n	8002702 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	3324      	adds	r3, #36	; 0x24
 80026f8:	687a      	ldr	r2, [r7, #4]
 80026fa:	68b9      	ldr	r1, [r7, #8]
 80026fc:	4618      	mov	r0, r3
 80026fe:	f000 fcf9 	bl	80030f4 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8002702:	6978      	ldr	r0, [r7, #20]
 8002704:	f7ff ff12 	bl	800252c <prvUnlockQueue>
    }
 8002708:	bf00      	nop
 800270a:	3718      	adds	r7, #24
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}

08002710 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002710:	b580      	push	{r7, lr}
 8002712:	b08c      	sub	sp, #48	; 0x30
 8002714:	af04      	add	r7, sp, #16
 8002716:	60f8      	str	r0, [r7, #12]
 8002718:	60b9      	str	r1, [r7, #8]
 800271a:	603b      	str	r3, [r7, #0]
 800271c:	4613      	mov	r3, r2
 800271e:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002720:	88fb      	ldrh	r3, [r7, #6]
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	4618      	mov	r0, r3
 8002726:	f001 fce7 	bl	80040f8 <pvPortMalloc>
 800272a:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d00e      	beq.n	8002750 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002732:	2058      	movs	r0, #88	; 0x58
 8002734:	f001 fce0 	bl	80040f8 <pvPortMalloc>
 8002738:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 800273a:	69fb      	ldr	r3, [r7, #28]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d003      	beq.n	8002748 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002740:	69fb      	ldr	r3, [r7, #28]
 8002742:	697a      	ldr	r2, [r7, #20]
 8002744:	631a      	str	r2, [r3, #48]	; 0x30
 8002746:	e005      	b.n	8002754 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFreeStack( pxStack );
 8002748:	6978      	ldr	r0, [r7, #20]
 800274a:	f001 fdb1 	bl	80042b0 <vPortFree>
 800274e:	e001      	b.n	8002754 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002750:	2300      	movs	r3, #0
 8002752:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002754:	69fb      	ldr	r3, [r7, #28]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d013      	beq.n	8002782 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800275a:	88fa      	ldrh	r2, [r7, #6]
 800275c:	2300      	movs	r3, #0
 800275e:	9303      	str	r3, [sp, #12]
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	9302      	str	r3, [sp, #8]
 8002764:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002766:	9301      	str	r3, [sp, #4]
 8002768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800276a:	9300      	str	r3, [sp, #0]
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	68b9      	ldr	r1, [r7, #8]
 8002770:	68f8      	ldr	r0, [r7, #12]
 8002772:	f000 f80e 	bl	8002792 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002776:	69f8      	ldr	r0, [r7, #28]
 8002778:	f000 f8ae 	bl	80028d8 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800277c:	2301      	movs	r3, #1
 800277e:	61bb      	str	r3, [r7, #24]
 8002780:	e002      	b.n	8002788 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002782:	f04f 33ff 	mov.w	r3, #4294967295
 8002786:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002788:	69bb      	ldr	r3, [r7, #24]
    }
 800278a:	4618      	mov	r0, r3
 800278c:	3720      	adds	r7, #32
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}

08002792 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002792:	b580      	push	{r7, lr}
 8002794:	b088      	sub	sp, #32
 8002796:	af00      	add	r7, sp, #0
 8002798:	60f8      	str	r0, [r7, #12]
 800279a:	60b9      	str	r1, [r7, #8]
 800279c:	607a      	str	r2, [r7, #4]
 800279e:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80027a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027a2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	461a      	mov	r2, r3
 80027aa:	21a5      	movs	r1, #165	; 0xa5
 80027ac:	f003 fa22 	bl	8005bf4 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80027b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80027ba:	3b01      	subs	r3, #1
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	4413      	add	r3, r2
 80027c0:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80027c2:	69bb      	ldr	r3, [r7, #24]
 80027c4:	f023 0307 	bic.w	r3, r3, #7
 80027c8:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80027ca:	69bb      	ldr	r3, [r7, #24]
 80027cc:	f003 0307 	and.w	r3, r3, #7
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d009      	beq.n	80027e8 <prvInitialiseNewTask+0x56>
 80027d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027d8:	f383 8811 	msr	BASEPRI, r3
 80027dc:	f3bf 8f6f 	isb	sy
 80027e0:	f3bf 8f4f 	dsb	sy
 80027e4:	617b      	str	r3, [r7, #20]
 80027e6:	e7fe      	b.n	80027e6 <prvInitialiseNewTask+0x54>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d01f      	beq.n	800282e <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80027ee:	2300      	movs	r3, #0
 80027f0:	61fb      	str	r3, [r7, #28]
 80027f2:	e012      	b.n	800281a <prvInitialiseNewTask+0x88>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80027f4:	68ba      	ldr	r2, [r7, #8]
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	4413      	add	r3, r2
 80027fa:	7819      	ldrb	r1, [r3, #0]
 80027fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80027fe:	69fb      	ldr	r3, [r7, #28]
 8002800:	4413      	add	r3, r2
 8002802:	3334      	adds	r3, #52	; 0x34
 8002804:	460a      	mov	r2, r1
 8002806:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002808:	68ba      	ldr	r2, [r7, #8]
 800280a:	69fb      	ldr	r3, [r7, #28]
 800280c:	4413      	add	r3, r2
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d006      	beq.n	8002822 <prvInitialiseNewTask+0x90>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002814:	69fb      	ldr	r3, [r7, #28]
 8002816:	3301      	adds	r3, #1
 8002818:	61fb      	str	r3, [r7, #28]
 800281a:	69fb      	ldr	r3, [r7, #28]
 800281c:	2b09      	cmp	r3, #9
 800281e:	d9e9      	bls.n	80027f4 <prvInitialiseNewTask+0x62>
 8002820:	e000      	b.n	8002824 <prvInitialiseNewTask+0x92>
            {
                break;
 8002822:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002824:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002826:	2200      	movs	r2, #0
 8002828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800282c:	e003      	b.n	8002836 <prvInitialiseNewTask+0xa4>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800282e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002830:	2200      	movs	r2, #0
 8002832:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8002836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002838:	2b04      	cmp	r3, #4
 800283a:	d909      	bls.n	8002850 <prvInitialiseNewTask+0xbe>
 800283c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002840:	f383 8811 	msr	BASEPRI, r3
 8002844:	f3bf 8f6f 	isb	sy
 8002848:	f3bf 8f4f 	dsb	sy
 800284c:	613b      	str	r3, [r7, #16]
 800284e:	e7fe      	b.n	800284e <prvInitialiseNewTask+0xbc>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002850:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002852:	2b04      	cmp	r3, #4
 8002854:	d901      	bls.n	800285a <prvInitialiseNewTask+0xc8>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002856:	2304      	movs	r3, #4
 8002858:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800285a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800285c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800285e:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8002860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002862:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002864:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8002866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002868:	2200      	movs	r2, #0
 800286a:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800286c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800286e:	3304      	adds	r3, #4
 8002870:	4618      	mov	r0, r3
 8002872:	f7ff fba0 	bl	8001fb6 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002878:	3318      	adds	r3, #24
 800287a:	4618      	mov	r0, r3
 800287c:	f7ff fb9b 	bl	8001fb6 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002880:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002882:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002884:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002888:	f1c3 0205 	rsb	r2, r3, #5
 800288c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800288e:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002892:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002894:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8002896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002898:	3350      	adds	r3, #80	; 0x50
 800289a:	2204      	movs	r2, #4
 800289c:	2100      	movs	r1, #0
 800289e:	4618      	mov	r0, r3
 80028a0:	f003 f9a8 	bl	8005bf4 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 80028a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028a6:	3354      	adds	r3, #84	; 0x54
 80028a8:	2201      	movs	r2, #1
 80028aa:	2100      	movs	r1, #0
 80028ac:	4618      	mov	r0, r3
 80028ae:	f003 f9a1 	bl	8005bf4 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80028b2:	683a      	ldr	r2, [r7, #0]
 80028b4:	68f9      	ldr	r1, [r7, #12]
 80028b6:	69b8      	ldr	r0, [r7, #24]
 80028b8:	f001 f99c 	bl	8003bf4 <pxPortInitialiseStack>
 80028bc:	4602      	mov	r2, r0
 80028be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028c0:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80028c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d002      	beq.n	80028ce <prvInitialiseNewTask+0x13c>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80028c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80028cc:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80028ce:	bf00      	nop
 80028d0:	3720      	adds	r7, #32
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
	...

080028d8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80028d8:	b5b0      	push	{r4, r5, r7, lr}
 80028da:	b086      	sub	sp, #24
 80028dc:	af02      	add	r7, sp, #8
 80028de:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80028e0:	f001 fb28 	bl	8003f34 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80028e4:	4b4f      	ldr	r3, [pc, #316]	; (8002a24 <prvAddNewTaskToReadyList+0x14c>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	3301      	adds	r3, #1
 80028ea:	4a4e      	ldr	r2, [pc, #312]	; (8002a24 <prvAddNewTaskToReadyList+0x14c>)
 80028ec:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80028ee:	4b4e      	ldr	r3, [pc, #312]	; (8002a28 <prvAddNewTaskToReadyList+0x150>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d109      	bne.n	800290a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80028f6:	4a4c      	ldr	r2, [pc, #304]	; (8002a28 <prvAddNewTaskToReadyList+0x150>)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80028fc:	4b49      	ldr	r3, [pc, #292]	; (8002a24 <prvAddNewTaskToReadyList+0x14c>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	2b01      	cmp	r3, #1
 8002902:	d110      	bne.n	8002926 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002904:	f000 fdb4 	bl	8003470 <prvInitialiseTaskLists>
 8002908:	e00d      	b.n	8002926 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800290a:	4b48      	ldr	r3, [pc, #288]	; (8002a2c <prvAddNewTaskToReadyList+0x154>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d109      	bne.n	8002926 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002912:	4b45      	ldr	r3, [pc, #276]	; (8002a28 <prvAddNewTaskToReadyList+0x150>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800291c:	429a      	cmp	r2, r3
 800291e:	d802      	bhi.n	8002926 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002920:	4a41      	ldr	r2, [pc, #260]	; (8002a28 <prvAddNewTaskToReadyList+0x150>)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8002926:	4b42      	ldr	r3, [pc, #264]	; (8002a30 <prvAddNewTaskToReadyList+0x158>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	3301      	adds	r3, #1
 800292c:	4a40      	ldr	r2, [pc, #256]	; (8002a30 <prvAddNewTaskToReadyList+0x158>)
 800292e:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002930:	4b3f      	ldr	r3, [pc, #252]	; (8002a30 <prvAddNewTaskToReadyList+0x158>)
 8002932:	681a      	ldr	r2, [r3, #0]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d016      	beq.n	800296c <prvAddNewTaskToReadyList+0x94>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4618      	mov	r0, r3
 8002942:	f002 feab 	bl	800569c <SEGGER_SYSVIEW_OnTaskCreate>
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002956:	461d      	mov	r5, r3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	461c      	mov	r4, r3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002962:	1ae3      	subs	r3, r4, r3
 8002964:	9300      	str	r3, [sp, #0]
 8002966:	462b      	mov	r3, r5
 8002968:	f001 fdbe 	bl	80044e8 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	4618      	mov	r0, r3
 8002970:	f002 ff18 	bl	80057a4 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002978:	2201      	movs	r2, #1
 800297a:	409a      	lsls	r2, r3
 800297c:	4b2d      	ldr	r3, [pc, #180]	; (8002a34 <prvAddNewTaskToReadyList+0x15c>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4313      	orrs	r3, r2
 8002982:	4a2c      	ldr	r2, [pc, #176]	; (8002a34 <prvAddNewTaskToReadyList+0x15c>)
 8002984:	6013      	str	r3, [r2, #0]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800298a:	492b      	ldr	r1, [pc, #172]	; (8002a38 <prvAddNewTaskToReadyList+0x160>)
 800298c:	4613      	mov	r3, r2
 800298e:	009b      	lsls	r3, r3, #2
 8002990:	4413      	add	r3, r2
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	440b      	add	r3, r1
 8002996:	3304      	adds	r3, #4
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	60fb      	str	r3, [r7, #12]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	68fa      	ldr	r2, [r7, #12]
 80029a0:	609a      	str	r2, [r3, #8]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	689a      	ldr	r2, [r3, #8]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	60da      	str	r2, [r3, #12]
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	687a      	ldr	r2, [r7, #4]
 80029b0:	3204      	adds	r2, #4
 80029b2:	605a      	str	r2, [r3, #4]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	1d1a      	adds	r2, r3, #4
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	609a      	str	r2, [r3, #8]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029c0:	4613      	mov	r3, r2
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	4413      	add	r3, r2
 80029c6:	009b      	lsls	r3, r3, #2
 80029c8:	4a1b      	ldr	r2, [pc, #108]	; (8002a38 <prvAddNewTaskToReadyList+0x160>)
 80029ca:	441a      	add	r2, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	615a      	str	r2, [r3, #20]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029d4:	4918      	ldr	r1, [pc, #96]	; (8002a38 <prvAddNewTaskToReadyList+0x160>)
 80029d6:	4613      	mov	r3, r2
 80029d8:	009b      	lsls	r3, r3, #2
 80029da:	4413      	add	r3, r2
 80029dc:	009b      	lsls	r3, r3, #2
 80029de:	440b      	add	r3, r1
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	1c59      	adds	r1, r3, #1
 80029e4:	4814      	ldr	r0, [pc, #80]	; (8002a38 <prvAddNewTaskToReadyList+0x160>)
 80029e6:	4613      	mov	r3, r2
 80029e8:	009b      	lsls	r3, r3, #2
 80029ea:	4413      	add	r3, r2
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	4403      	add	r3, r0
 80029f0:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80029f2:	f001 facd 	bl	8003f90 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80029f6:	4b0d      	ldr	r3, [pc, #52]	; (8002a2c <prvAddNewTaskToReadyList+0x154>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d00e      	beq.n	8002a1c <prvAddNewTaskToReadyList+0x144>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80029fe:	4b0a      	ldr	r3, [pc, #40]	; (8002a28 <prvAddNewTaskToReadyList+0x150>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d207      	bcs.n	8002a1c <prvAddNewTaskToReadyList+0x144>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8002a0c:	4b0b      	ldr	r3, [pc, #44]	; (8002a3c <prvAddNewTaskToReadyList+0x164>)
 8002a0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a12:	601a      	str	r2, [r3, #0]
 8002a14:	f3bf 8f4f 	dsb	sy
 8002a18:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002a1c:	bf00      	nop
 8002a1e:	3710      	adds	r7, #16
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bdb0      	pop	{r4, r5, r7, pc}
 8002a24:	20000108 	.word	0x20000108
 8002a28:	20000030 	.word	0x20000030
 8002a2c:	20000114 	.word	0x20000114
 8002a30:	20000124 	.word	0x20000124
 8002a34:	20000110 	.word	0x20000110
 8002a38:	20000034 	.word	0x20000034
 8002a3c:	e000ed04 	.word	0xe000ed04

08002a40 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b084      	sub	sp, #16
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d01a      	beq.n	8002a88 <vTaskDelay+0x48>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8002a52:	4b15      	ldr	r3, [pc, #84]	; (8002aa8 <vTaskDelay+0x68>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d009      	beq.n	8002a6e <vTaskDelay+0x2e>
 8002a5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a5e:	f383 8811 	msr	BASEPRI, r3
 8002a62:	f3bf 8f6f 	isb	sy
 8002a66:	f3bf 8f4f 	dsb	sy
 8002a6a:	60bb      	str	r3, [r7, #8]
 8002a6c:	e7fe      	b.n	8002a6c <vTaskDelay+0x2c>
            vTaskSuspendAll();
 8002a6e:	f000 f87f 	bl	8002b70 <vTaskSuspendAll>
            {
                traceTASK_DELAY();
 8002a72:	6879      	ldr	r1, [r7, #4]
 8002a74:	2023      	movs	r0, #35	; 0x23
 8002a76:	f002 f939 	bl	8004cec <SEGGER_SYSVIEW_RecordU32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002a7a:	2100      	movs	r1, #0
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	f000 fdad 	bl	80035dc <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8002a82:	f000 f883 	bl	8002b8c <xTaskResumeAll>
 8002a86:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d107      	bne.n	8002a9e <vTaskDelay+0x5e>
        {
            portYIELD_WITHIN_API();
 8002a8e:	4b07      	ldr	r3, [pc, #28]	; (8002aac <vTaskDelay+0x6c>)
 8002a90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a94:	601a      	str	r2, [r3, #0]
 8002a96:	f3bf 8f4f 	dsb	sy
 8002a9a:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8002a9e:	bf00      	nop
 8002aa0:	3710      	adds	r7, #16
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	20000130 	.word	0x20000130
 8002aac:	e000ed04 	.word	0xe000ed04

08002ab0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b086      	sub	sp, #24
 8002ab4:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8002ab6:	4b26      	ldr	r3, [pc, #152]	; (8002b50 <vTaskStartScheduler+0xa0>)
 8002ab8:	9301      	str	r3, [sp, #4]
 8002aba:	2300      	movs	r3, #0
 8002abc:	9300      	str	r3, [sp, #0]
 8002abe:	2300      	movs	r3, #0
 8002ac0:	2282      	movs	r2, #130	; 0x82
 8002ac2:	4924      	ldr	r1, [pc, #144]	; (8002b54 <vTaskStartScheduler+0xa4>)
 8002ac4:	4824      	ldr	r0, [pc, #144]	; (8002b58 <vTaskStartScheduler+0xa8>)
 8002ac6:	f7ff fe23 	bl	8002710 <xTaskCreate>
 8002aca:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	2b01      	cmp	r3, #1
 8002ad0:	d102      	bne.n	8002ad8 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8002ad2:	f000 fe0f 	bl	80036f4 <xTimerCreateTimerTask>
 8002ad6:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d123      	bne.n	8002b26 <vTaskStartScheduler+0x76>
 8002ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ae2:	f383 8811 	msr	BASEPRI, r3
 8002ae6:	f3bf 8f6f 	isb	sy
 8002aea:	f3bf 8f4f 	dsb	sy
 8002aee:	60bb      	str	r3, [r7, #8]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8002af0:	4b1a      	ldr	r3, [pc, #104]	; (8002b5c <vTaskStartScheduler+0xac>)
 8002af2:	f04f 32ff 	mov.w	r2, #4294967295
 8002af6:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002af8:	4b19      	ldr	r3, [pc, #100]	; (8002b60 <vTaskStartScheduler+0xb0>)
 8002afa:	2201      	movs	r2, #1
 8002afc:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002afe:	4b19      	ldr	r3, [pc, #100]	; (8002b64 <vTaskStartScheduler+0xb4>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8002b04:	4b18      	ldr	r3, [pc, #96]	; (8002b68 <vTaskStartScheduler+0xb8>)
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	4b11      	ldr	r3, [pc, #68]	; (8002b50 <vTaskStartScheduler+0xa0>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d102      	bne.n	8002b16 <vTaskStartScheduler+0x66>
 8002b10:	f002 fda8 	bl	8005664 <SEGGER_SYSVIEW_OnIdle>
 8002b14:	e004      	b.n	8002b20 <vTaskStartScheduler+0x70>
 8002b16:	4b14      	ldr	r3, [pc, #80]	; (8002b68 <vTaskStartScheduler+0xb8>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f002 fe00 	bl	8005720 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8002b20:	f001 f8f0 	bl	8003d04 <xPortStartScheduler>
 8002b24:	e00d      	b.n	8002b42 <vTaskStartScheduler+0x92>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b2c:	d109      	bne.n	8002b42 <vTaskStartScheduler+0x92>
 8002b2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b32:	f383 8811 	msr	BASEPRI, r3
 8002b36:	f3bf 8f6f 	isb	sy
 8002b3a:	f3bf 8f4f 	dsb	sy
 8002b3e:	607b      	str	r3, [r7, #4]
 8002b40:	e7fe      	b.n	8002b40 <vTaskStartScheduler+0x90>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002b42:	4b0a      	ldr	r3, [pc, #40]	; (8002b6c <vTaskStartScheduler+0xbc>)
 8002b44:	681b      	ldr	r3, [r3, #0]
}
 8002b46:	bf00      	nop
 8002b48:	3710      	adds	r7, #16
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	2000012c 	.word	0x2000012c
 8002b54:	08005c4c 	.word	0x08005c4c
 8002b58:	08003441 	.word	0x08003441
 8002b5c:	20000128 	.word	0x20000128
 8002b60:	20000114 	.word	0x20000114
 8002b64:	2000010c 	.word	0x2000010c
 8002b68:	20000030 	.word	0x20000030
 8002b6c:	2000000c 	.word	0x2000000c

08002b70 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002b70:	b480      	push	{r7}
 8002b72:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8002b74:	4b04      	ldr	r3, [pc, #16]	; (8002b88 <vTaskSuspendAll+0x18>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	3301      	adds	r3, #1
 8002b7a:	4a03      	ldr	r2, [pc, #12]	; (8002b88 <vTaskSuspendAll+0x18>)
 8002b7c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8002b7e:	bf00      	nop
 8002b80:	46bd      	mov	sp, r7
 8002b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b86:	4770      	bx	lr
 8002b88:	20000130 	.word	0x20000130

08002b8c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b088      	sub	sp, #32
 8002b90:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002b92:	2300      	movs	r3, #0
 8002b94:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8002b96:	2300      	movs	r3, #0
 8002b98:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8002b9a:	4b72      	ldr	r3, [pc, #456]	; (8002d64 <xTaskResumeAll+0x1d8>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d109      	bne.n	8002bb6 <xTaskResumeAll+0x2a>
 8002ba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ba6:	f383 8811 	msr	BASEPRI, r3
 8002baa:	f3bf 8f6f 	isb	sy
 8002bae:	f3bf 8f4f 	dsb	sy
 8002bb2:	607b      	str	r3, [r7, #4]
 8002bb4:	e7fe      	b.n	8002bb4 <xTaskResumeAll+0x28>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8002bb6:	f001 f9bd 	bl	8003f34 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8002bba:	4b6a      	ldr	r3, [pc, #424]	; (8002d64 <xTaskResumeAll+0x1d8>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	3b01      	subs	r3, #1
 8002bc0:	4a68      	ldr	r2, [pc, #416]	; (8002d64 <xTaskResumeAll+0x1d8>)
 8002bc2:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002bc4:	4b67      	ldr	r3, [pc, #412]	; (8002d64 <xTaskResumeAll+0x1d8>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	f040 80c4 	bne.w	8002d56 <xTaskResumeAll+0x1ca>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002bce:	4b66      	ldr	r3, [pc, #408]	; (8002d68 <xTaskResumeAll+0x1dc>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	f000 80bf 	beq.w	8002d56 <xTaskResumeAll+0x1ca>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002bd8:	e08e      	b.n	8002cf8 <xTaskResumeAll+0x16c>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002bda:	4b64      	ldr	r3, [pc, #400]	; (8002d6c <xTaskResumeAll+0x1e0>)
 8002bdc:	68db      	ldr	r3, [r3, #12]
 8002bde:	68db      	ldr	r3, [r3, #12]
 8002be0:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002be6:	613b      	str	r3, [r7, #16]
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	69db      	ldr	r3, [r3, #28]
 8002bec:	69fa      	ldr	r2, [r7, #28]
 8002bee:	6a12      	ldr	r2, [r2, #32]
 8002bf0:	609a      	str	r2, [r3, #8]
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	6a1b      	ldr	r3, [r3, #32]
 8002bf6:	69fa      	ldr	r2, [r7, #28]
 8002bf8:	69d2      	ldr	r2, [r2, #28]
 8002bfa:	605a      	str	r2, [r3, #4]
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	685a      	ldr	r2, [r3, #4]
 8002c00:	69fb      	ldr	r3, [r7, #28]
 8002c02:	3318      	adds	r3, #24
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d103      	bne.n	8002c10 <xTaskResumeAll+0x84>
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	6a1a      	ldr	r2, [r3, #32]
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	605a      	str	r2, [r3, #4]
 8002c10:	69fb      	ldr	r3, [r7, #28]
 8002c12:	2200      	movs	r2, #0
 8002c14:	629a      	str	r2, [r3, #40]	; 0x28
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	1e5a      	subs	r2, r3, #1
 8002c1c:	693b      	ldr	r3, [r7, #16]
 8002c1e:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	695b      	ldr	r3, [r3, #20]
 8002c24:	60fb      	str	r3, [r7, #12]
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	69fa      	ldr	r2, [r7, #28]
 8002c2c:	68d2      	ldr	r2, [r2, #12]
 8002c2e:	609a      	str	r2, [r3, #8]
 8002c30:	69fb      	ldr	r3, [r7, #28]
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	69fa      	ldr	r2, [r7, #28]
 8002c36:	6892      	ldr	r2, [r2, #8]
 8002c38:	605a      	str	r2, [r3, #4]
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	685a      	ldr	r2, [r3, #4]
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	3304      	adds	r3, #4
 8002c42:	429a      	cmp	r2, r3
 8002c44:	d103      	bne.n	8002c4e <xTaskResumeAll+0xc2>
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	68da      	ldr	r2, [r3, #12]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	605a      	str	r2, [r3, #4]
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	2200      	movs	r2, #0
 8002c52:	615a      	str	r2, [r3, #20]
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	1e5a      	subs	r2, r3, #1
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	4618      	mov	r0, r3
 8002c62:	f002 fd9f 	bl	80057a4 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	409a      	lsls	r2, r3
 8002c6e:	4b40      	ldr	r3, [pc, #256]	; (8002d70 <xTaskResumeAll+0x1e4>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	4a3e      	ldr	r2, [pc, #248]	; (8002d70 <xTaskResumeAll+0x1e4>)
 8002c76:	6013      	str	r3, [r2, #0]
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c7c:	493d      	ldr	r1, [pc, #244]	; (8002d74 <xTaskResumeAll+0x1e8>)
 8002c7e:	4613      	mov	r3, r2
 8002c80:	009b      	lsls	r3, r3, #2
 8002c82:	4413      	add	r3, r2
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	440b      	add	r3, r1
 8002c88:	3304      	adds	r3, #4
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	60bb      	str	r3, [r7, #8]
 8002c8e:	69fb      	ldr	r3, [r7, #28]
 8002c90:	68ba      	ldr	r2, [r7, #8]
 8002c92:	609a      	str	r2, [r3, #8]
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	689a      	ldr	r2, [r3, #8]
 8002c98:	69fb      	ldr	r3, [r7, #28]
 8002c9a:	60da      	str	r2, [r3, #12]
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	69fa      	ldr	r2, [r7, #28]
 8002ca2:	3204      	adds	r2, #4
 8002ca4:	605a      	str	r2, [r3, #4]
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	1d1a      	adds	r2, r3, #4
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	609a      	str	r2, [r3, #8]
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cb2:	4613      	mov	r3, r2
 8002cb4:	009b      	lsls	r3, r3, #2
 8002cb6:	4413      	add	r3, r2
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	4a2e      	ldr	r2, [pc, #184]	; (8002d74 <xTaskResumeAll+0x1e8>)
 8002cbc:	441a      	add	r2, r3
 8002cbe:	69fb      	ldr	r3, [r7, #28]
 8002cc0:	615a      	str	r2, [r3, #20]
 8002cc2:	69fb      	ldr	r3, [r7, #28]
 8002cc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cc6:	492b      	ldr	r1, [pc, #172]	; (8002d74 <xTaskResumeAll+0x1e8>)
 8002cc8:	4613      	mov	r3, r2
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	4413      	add	r3, r2
 8002cce:	009b      	lsls	r3, r3, #2
 8002cd0:	440b      	add	r3, r1
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	1c59      	adds	r1, r3, #1
 8002cd6:	4827      	ldr	r0, [pc, #156]	; (8002d74 <xTaskResumeAll+0x1e8>)
 8002cd8:	4613      	mov	r3, r2
 8002cda:	009b      	lsls	r3, r3, #2
 8002cdc:	4413      	add	r3, r2
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	4403      	add	r3, r0
 8002ce2:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002ce4:	69fb      	ldr	r3, [r7, #28]
 8002ce6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ce8:	4b23      	ldr	r3, [pc, #140]	; (8002d78 <xTaskResumeAll+0x1ec>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d302      	bcc.n	8002cf8 <xTaskResumeAll+0x16c>
                    {
                        xYieldPending = pdTRUE;
 8002cf2:	4b22      	ldr	r3, [pc, #136]	; (8002d7c <xTaskResumeAll+0x1f0>)
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002cf8:	4b1c      	ldr	r3, [pc, #112]	; (8002d6c <xTaskResumeAll+0x1e0>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	f47f af6c 	bne.w	8002bda <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d001      	beq.n	8002d0c <xTaskResumeAll+0x180>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002d08:	f000 fc2e 	bl	8003568 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002d0c:	4b1c      	ldr	r3, [pc, #112]	; (8002d80 <xTaskResumeAll+0x1f4>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d010      	beq.n	8002d3a <xTaskResumeAll+0x1ae>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8002d18:	f000 f846 	bl	8002da8 <xTaskIncrementTick>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d002      	beq.n	8002d28 <xTaskResumeAll+0x19c>
                            {
                                xYieldPending = pdTRUE;
 8002d22:	4b16      	ldr	r3, [pc, #88]	; (8002d7c <xTaskResumeAll+0x1f0>)
 8002d24:	2201      	movs	r2, #1
 8002d26:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	3b01      	subs	r3, #1
 8002d2c:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d1f1      	bne.n	8002d18 <xTaskResumeAll+0x18c>

                        xPendedTicks = 0;
 8002d34:	4b12      	ldr	r3, [pc, #72]	; (8002d80 <xTaskResumeAll+0x1f4>)
 8002d36:	2200      	movs	r2, #0
 8002d38:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002d3a:	4b10      	ldr	r3, [pc, #64]	; (8002d7c <xTaskResumeAll+0x1f0>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d009      	beq.n	8002d56 <xTaskResumeAll+0x1ca>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8002d42:	2301      	movs	r3, #1
 8002d44:	61bb      	str	r3, [r7, #24]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8002d46:	4b0f      	ldr	r3, [pc, #60]	; (8002d84 <xTaskResumeAll+0x1f8>)
 8002d48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d4c:	601a      	str	r2, [r3, #0]
 8002d4e:	f3bf 8f4f 	dsb	sy
 8002d52:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002d56:	f001 f91b 	bl	8003f90 <vPortExitCritical>

    return xAlreadyYielded;
 8002d5a:	69bb      	ldr	r3, [r7, #24]
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	3720      	adds	r7, #32
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	20000130 	.word	0x20000130
 8002d68:	20000108 	.word	0x20000108
 8002d6c:	200000c8 	.word	0x200000c8
 8002d70:	20000110 	.word	0x20000110
 8002d74:	20000034 	.word	0x20000034
 8002d78:	20000030 	.word	0x20000030
 8002d7c:	2000011c 	.word	0x2000011c
 8002d80:	20000118 	.word	0x20000118
 8002d84:	e000ed04 	.word	0xe000ed04

08002d88 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8002d8e:	4b05      	ldr	r3, [pc, #20]	; (8002da4 <xTaskGetTickCount+0x1c>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8002d94:	687b      	ldr	r3, [r7, #4]
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	370c      	adds	r7, #12
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr
 8002da2:	bf00      	nop
 8002da4:	2000010c 	.word	0x2000010c

08002da8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b08a      	sub	sp, #40	; 0x28
 8002dac:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002dae:	2300      	movs	r3, #0
 8002db0:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002db2:	4b7f      	ldr	r3, [pc, #508]	; (8002fb0 <xTaskIncrementTick+0x208>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	f040 80ef 	bne.w	8002f9a <xTaskIncrementTick+0x1f2>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002dbc:	4b7d      	ldr	r3, [pc, #500]	; (8002fb4 <xTaskIncrementTick+0x20c>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002dc4:	4a7b      	ldr	r2, [pc, #492]	; (8002fb4 <xTaskIncrementTick+0x20c>)
 8002dc6:	6a3b      	ldr	r3, [r7, #32]
 8002dc8:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002dca:	6a3b      	ldr	r3, [r7, #32]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d11f      	bne.n	8002e10 <xTaskIncrementTick+0x68>
        {
            taskSWITCH_DELAYED_LISTS();
 8002dd0:	4b79      	ldr	r3, [pc, #484]	; (8002fb8 <xTaskIncrementTick+0x210>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d009      	beq.n	8002dee <xTaskIncrementTick+0x46>
 8002dda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dde:	f383 8811 	msr	BASEPRI, r3
 8002de2:	f3bf 8f6f 	isb	sy
 8002de6:	f3bf 8f4f 	dsb	sy
 8002dea:	607b      	str	r3, [r7, #4]
 8002dec:	e7fe      	b.n	8002dec <xTaskIncrementTick+0x44>
 8002dee:	4b72      	ldr	r3, [pc, #456]	; (8002fb8 <xTaskIncrementTick+0x210>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	61fb      	str	r3, [r7, #28]
 8002df4:	4b71      	ldr	r3, [pc, #452]	; (8002fbc <xTaskIncrementTick+0x214>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a6f      	ldr	r2, [pc, #444]	; (8002fb8 <xTaskIncrementTick+0x210>)
 8002dfa:	6013      	str	r3, [r2, #0]
 8002dfc:	4a6f      	ldr	r2, [pc, #444]	; (8002fbc <xTaskIncrementTick+0x214>)
 8002dfe:	69fb      	ldr	r3, [r7, #28]
 8002e00:	6013      	str	r3, [r2, #0]
 8002e02:	4b6f      	ldr	r3, [pc, #444]	; (8002fc0 <xTaskIncrementTick+0x218>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	3301      	adds	r3, #1
 8002e08:	4a6d      	ldr	r2, [pc, #436]	; (8002fc0 <xTaskIncrementTick+0x218>)
 8002e0a:	6013      	str	r3, [r2, #0]
 8002e0c:	f000 fbac 	bl	8003568 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002e10:	4b6c      	ldr	r3, [pc, #432]	; (8002fc4 <xTaskIncrementTick+0x21c>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	6a3a      	ldr	r2, [r7, #32]
 8002e16:	429a      	cmp	r2, r3
 8002e18:	f0c0 80aa 	bcc.w	8002f70 <xTaskIncrementTick+0x1c8>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002e1c:	4b66      	ldr	r3, [pc, #408]	; (8002fb8 <xTaskIncrementTick+0x210>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d104      	bne.n	8002e30 <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002e26:	4b67      	ldr	r3, [pc, #412]	; (8002fc4 <xTaskIncrementTick+0x21c>)
 8002e28:	f04f 32ff 	mov.w	r2, #4294967295
 8002e2c:	601a      	str	r2, [r3, #0]
                    break;
 8002e2e:	e09f      	b.n	8002f70 <xTaskIncrementTick+0x1c8>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e30:	4b61      	ldr	r3, [pc, #388]	; (8002fb8 <xTaskIncrementTick+0x210>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	68db      	ldr	r3, [r3, #12]
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002e3a:	69bb      	ldr	r3, [r7, #24]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8002e40:	6a3a      	ldr	r2, [r7, #32]
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	429a      	cmp	r2, r3
 8002e46:	d203      	bcs.n	8002e50 <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002e48:	4a5e      	ldr	r2, [pc, #376]	; (8002fc4 <xTaskIncrementTick+0x21c>)
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8002e4e:	e08f      	b.n	8002f70 <xTaskIncrementTick+0x1c8>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002e50:	69bb      	ldr	r3, [r7, #24]
 8002e52:	695b      	ldr	r3, [r3, #20]
 8002e54:	613b      	str	r3, [r7, #16]
 8002e56:	69bb      	ldr	r3, [r7, #24]
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	69ba      	ldr	r2, [r7, #24]
 8002e5c:	68d2      	ldr	r2, [r2, #12]
 8002e5e:	609a      	str	r2, [r3, #8]
 8002e60:	69bb      	ldr	r3, [r7, #24]
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	69ba      	ldr	r2, [r7, #24]
 8002e66:	6892      	ldr	r2, [r2, #8]
 8002e68:	605a      	str	r2, [r3, #4]
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	685a      	ldr	r2, [r3, #4]
 8002e6e:	69bb      	ldr	r3, [r7, #24]
 8002e70:	3304      	adds	r3, #4
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d103      	bne.n	8002e7e <xTaskIncrementTick+0xd6>
 8002e76:	69bb      	ldr	r3, [r7, #24]
 8002e78:	68da      	ldr	r2, [r3, #12]
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	605a      	str	r2, [r3, #4]
 8002e7e:	69bb      	ldr	r3, [r7, #24]
 8002e80:	2200      	movs	r2, #0
 8002e82:	615a      	str	r2, [r3, #20]
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	1e5a      	subs	r2, r3, #1
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002e8e:	69bb      	ldr	r3, [r7, #24]
 8002e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d01e      	beq.n	8002ed4 <xTaskIncrementTick+0x12c>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002e96:	69bb      	ldr	r3, [r7, #24]
 8002e98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e9a:	60fb      	str	r3, [r7, #12]
 8002e9c:	69bb      	ldr	r3, [r7, #24]
 8002e9e:	69db      	ldr	r3, [r3, #28]
 8002ea0:	69ba      	ldr	r2, [r7, #24]
 8002ea2:	6a12      	ldr	r2, [r2, #32]
 8002ea4:	609a      	str	r2, [r3, #8]
 8002ea6:	69bb      	ldr	r3, [r7, #24]
 8002ea8:	6a1b      	ldr	r3, [r3, #32]
 8002eaa:	69ba      	ldr	r2, [r7, #24]
 8002eac:	69d2      	ldr	r2, [r2, #28]
 8002eae:	605a      	str	r2, [r3, #4]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	685a      	ldr	r2, [r3, #4]
 8002eb4:	69bb      	ldr	r3, [r7, #24]
 8002eb6:	3318      	adds	r3, #24
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d103      	bne.n	8002ec4 <xTaskIncrementTick+0x11c>
 8002ebc:	69bb      	ldr	r3, [r7, #24]
 8002ebe:	6a1a      	ldr	r2, [r3, #32]
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	605a      	str	r2, [r3, #4]
 8002ec4:	69bb      	ldr	r3, [r7, #24]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	629a      	str	r2, [r3, #40]	; 0x28
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	1e5a      	subs	r2, r3, #1
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002ed4:	69bb      	ldr	r3, [r7, #24]
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f002 fc64 	bl	80057a4 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002edc:	69bb      	ldr	r3, [r7, #24]
 8002ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	409a      	lsls	r2, r3
 8002ee4:	4b38      	ldr	r3, [pc, #224]	; (8002fc8 <xTaskIncrementTick+0x220>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	4a37      	ldr	r2, [pc, #220]	; (8002fc8 <xTaskIncrementTick+0x220>)
 8002eec:	6013      	str	r3, [r2, #0]
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ef2:	4936      	ldr	r1, [pc, #216]	; (8002fcc <xTaskIncrementTick+0x224>)
 8002ef4:	4613      	mov	r3, r2
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	4413      	add	r3, r2
 8002efa:	009b      	lsls	r3, r3, #2
 8002efc:	440b      	add	r3, r1
 8002efe:	3304      	adds	r3, #4
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	60bb      	str	r3, [r7, #8]
 8002f04:	69bb      	ldr	r3, [r7, #24]
 8002f06:	68ba      	ldr	r2, [r7, #8]
 8002f08:	609a      	str	r2, [r3, #8]
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	689a      	ldr	r2, [r3, #8]
 8002f0e:	69bb      	ldr	r3, [r7, #24]
 8002f10:	60da      	str	r2, [r3, #12]
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	69ba      	ldr	r2, [r7, #24]
 8002f18:	3204      	adds	r2, #4
 8002f1a:	605a      	str	r2, [r3, #4]
 8002f1c:	69bb      	ldr	r3, [r7, #24]
 8002f1e:	1d1a      	adds	r2, r3, #4
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	609a      	str	r2, [r3, #8]
 8002f24:	69bb      	ldr	r3, [r7, #24]
 8002f26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f28:	4613      	mov	r3, r2
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	4413      	add	r3, r2
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	4a26      	ldr	r2, [pc, #152]	; (8002fcc <xTaskIncrementTick+0x224>)
 8002f32:	441a      	add	r2, r3
 8002f34:	69bb      	ldr	r3, [r7, #24]
 8002f36:	615a      	str	r2, [r3, #20]
 8002f38:	69bb      	ldr	r3, [r7, #24]
 8002f3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f3c:	4923      	ldr	r1, [pc, #140]	; (8002fcc <xTaskIncrementTick+0x224>)
 8002f3e:	4613      	mov	r3, r2
 8002f40:	009b      	lsls	r3, r3, #2
 8002f42:	4413      	add	r3, r2
 8002f44:	009b      	lsls	r3, r3, #2
 8002f46:	440b      	add	r3, r1
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	1c59      	adds	r1, r3, #1
 8002f4c:	481f      	ldr	r0, [pc, #124]	; (8002fcc <xTaskIncrementTick+0x224>)
 8002f4e:	4613      	mov	r3, r2
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	4413      	add	r3, r2
 8002f54:	009b      	lsls	r3, r3, #2
 8002f56:	4403      	add	r3, r0
 8002f58:	6019      	str	r1, [r3, #0]
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002f5a:	69bb      	ldr	r3, [r7, #24]
 8002f5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f5e:	4b1c      	ldr	r3, [pc, #112]	; (8002fd0 <xTaskIncrementTick+0x228>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f64:	429a      	cmp	r2, r3
 8002f66:	f4ff af59 	bcc.w	8002e1c <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002f6e:	e755      	b.n	8002e1c <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002f70:	4b17      	ldr	r3, [pc, #92]	; (8002fd0 <xTaskIncrementTick+0x228>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f76:	4915      	ldr	r1, [pc, #84]	; (8002fcc <xTaskIncrementTick+0x224>)
 8002f78:	4613      	mov	r3, r2
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	4413      	add	r3, r2
 8002f7e:	009b      	lsls	r3, r3, #2
 8002f80:	440b      	add	r3, r1
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d901      	bls.n	8002f8c <xTaskIncrementTick+0x1e4>
                {
                    xSwitchRequired = pdTRUE;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	627b      	str	r3, [r7, #36]	; 0x24
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8002f8c:	4b11      	ldr	r3, [pc, #68]	; (8002fd4 <xTaskIncrementTick+0x22c>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d007      	beq.n	8002fa4 <xTaskIncrementTick+0x1fc>
                {
                    xSwitchRequired = pdTRUE;
 8002f94:	2301      	movs	r3, #1
 8002f96:	627b      	str	r3, [r7, #36]	; 0x24
 8002f98:	e004      	b.n	8002fa4 <xTaskIncrementTick+0x1fc>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8002f9a:	4b0f      	ldr	r3, [pc, #60]	; (8002fd8 <xTaskIncrementTick+0x230>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	3301      	adds	r3, #1
 8002fa0:	4a0d      	ldr	r2, [pc, #52]	; (8002fd8 <xTaskIncrementTick+0x230>)
 8002fa2:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8002fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3728      	adds	r7, #40	; 0x28
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	20000130 	.word	0x20000130
 8002fb4:	2000010c 	.word	0x2000010c
 8002fb8:	200000c0 	.word	0x200000c0
 8002fbc:	200000c4 	.word	0x200000c4
 8002fc0:	20000120 	.word	0x20000120
 8002fc4:	20000128 	.word	0x20000128
 8002fc8:	20000110 	.word	0x20000110
 8002fcc:	20000034 	.word	0x20000034
 8002fd0:	20000030 	.word	0x20000030
 8002fd4:	2000011c 	.word	0x2000011c
 8002fd8:	20000118 	.word	0x20000118

08002fdc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b086      	sub	sp, #24
 8002fe0:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002fe2:	4b2c      	ldr	r3, [pc, #176]	; (8003094 <vTaskSwitchContext+0xb8>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d003      	beq.n	8002ff2 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8002fea:	4b2b      	ldr	r3, [pc, #172]	; (8003098 <vTaskSwitchContext+0xbc>)
 8002fec:	2201      	movs	r2, #1
 8002fee:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8002ff0:	e04c      	b.n	800308c <vTaskSwitchContext+0xb0>
        xYieldPending = pdFALSE;
 8002ff2:	4b29      	ldr	r3, [pc, #164]	; (8003098 <vTaskSwitchContext+0xbc>)
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002ff8:	4b28      	ldr	r3, [pc, #160]	; (800309c <vTaskSwitchContext+0xc0>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	fab3 f383 	clz	r3, r3
 8003004:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8003006:	7afb      	ldrb	r3, [r7, #11]
 8003008:	f1c3 031f 	rsb	r3, r3, #31
 800300c:	617b      	str	r3, [r7, #20]
 800300e:	4924      	ldr	r1, [pc, #144]	; (80030a0 <vTaskSwitchContext+0xc4>)
 8003010:	697a      	ldr	r2, [r7, #20]
 8003012:	4613      	mov	r3, r2
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	4413      	add	r3, r2
 8003018:	009b      	lsls	r3, r3, #2
 800301a:	440b      	add	r3, r1
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d109      	bne.n	8003036 <vTaskSwitchContext+0x5a>
        __asm volatile
 8003022:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003026:	f383 8811 	msr	BASEPRI, r3
 800302a:	f3bf 8f6f 	isb	sy
 800302e:	f3bf 8f4f 	dsb	sy
 8003032:	607b      	str	r3, [r7, #4]
 8003034:	e7fe      	b.n	8003034 <vTaskSwitchContext+0x58>
 8003036:	697a      	ldr	r2, [r7, #20]
 8003038:	4613      	mov	r3, r2
 800303a:	009b      	lsls	r3, r3, #2
 800303c:	4413      	add	r3, r2
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	4a17      	ldr	r2, [pc, #92]	; (80030a0 <vTaskSwitchContext+0xc4>)
 8003042:	4413      	add	r3, r2
 8003044:	613b      	str	r3, [r7, #16]
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	685a      	ldr	r2, [r3, #4]
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	605a      	str	r2, [r3, #4]
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	685a      	ldr	r2, [r3, #4]
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	3308      	adds	r3, #8
 8003058:	429a      	cmp	r2, r3
 800305a:	d104      	bne.n	8003066 <vTaskSwitchContext+0x8a>
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	685a      	ldr	r2, [r3, #4]
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	605a      	str	r2, [r3, #4]
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	4a0d      	ldr	r2, [pc, #52]	; (80030a4 <vTaskSwitchContext+0xc8>)
 800306e:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8003070:	4b0c      	ldr	r3, [pc, #48]	; (80030a4 <vTaskSwitchContext+0xc8>)
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	4b0c      	ldr	r3, [pc, #48]	; (80030a8 <vTaskSwitchContext+0xcc>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	429a      	cmp	r2, r3
 800307a:	d102      	bne.n	8003082 <vTaskSwitchContext+0xa6>
 800307c:	f002 faf2 	bl	8005664 <SEGGER_SYSVIEW_OnIdle>
}
 8003080:	e004      	b.n	800308c <vTaskSwitchContext+0xb0>
        traceTASK_SWITCHED_IN();
 8003082:	4b08      	ldr	r3, [pc, #32]	; (80030a4 <vTaskSwitchContext+0xc8>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4618      	mov	r0, r3
 8003088:	f002 fb4a 	bl	8005720 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 800308c:	bf00      	nop
 800308e:	3718      	adds	r7, #24
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}
 8003094:	20000130 	.word	0x20000130
 8003098:	2000011c 	.word	0x2000011c
 800309c:	20000110 	.word	0x20000110
 80030a0:	20000034 	.word	0x20000034
 80030a4:	20000030 	.word	0x20000030
 80030a8:	2000012c 	.word	0x2000012c

080030ac <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
 80030b4:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d109      	bne.n	80030d0 <vTaskPlaceOnEventList+0x24>
 80030bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030c0:	f383 8811 	msr	BASEPRI, r3
 80030c4:	f3bf 8f6f 	isb	sy
 80030c8:	f3bf 8f4f 	dsb	sy
 80030cc:	60fb      	str	r3, [r7, #12]
 80030ce:	e7fe      	b.n	80030ce <vTaskPlaceOnEventList+0x22>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80030d0:	4b07      	ldr	r3, [pc, #28]	; (80030f0 <vTaskPlaceOnEventList+0x44>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	3318      	adds	r3, #24
 80030d6:	4619      	mov	r1, r3
 80030d8:	6878      	ldr	r0, [r7, #4]
 80030da:	f7fe ff79 	bl	8001fd0 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80030de:	2101      	movs	r1, #1
 80030e0:	6838      	ldr	r0, [r7, #0]
 80030e2:	f000 fa7b 	bl	80035dc <prvAddCurrentTaskToDelayedList>
}
 80030e6:	bf00      	nop
 80030e8:	3710      	adds	r7, #16
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	20000030 	.word	0x20000030

080030f4 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b086      	sub	sp, #24
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	60f8      	str	r0, [r7, #12]
 80030fc:	60b9      	str	r1, [r7, #8]
 80030fe:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d109      	bne.n	800311a <vTaskPlaceOnEventListRestricted+0x26>
 8003106:	f04f 0350 	mov.w	r3, #80	; 0x50
 800310a:	f383 8811 	msr	BASEPRI, r3
 800310e:	f3bf 8f6f 	isb	sy
 8003112:	f3bf 8f4f 	dsb	sy
 8003116:	613b      	str	r3, [r7, #16]
 8003118:	e7fe      	b.n	8003118 <vTaskPlaceOnEventListRestricted+0x24>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	617b      	str	r3, [r7, #20]
 8003120:	4b17      	ldr	r3, [pc, #92]	; (8003180 <vTaskPlaceOnEventListRestricted+0x8c>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	697a      	ldr	r2, [r7, #20]
 8003126:	61da      	str	r2, [r3, #28]
 8003128:	4b15      	ldr	r3, [pc, #84]	; (8003180 <vTaskPlaceOnEventListRestricted+0x8c>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	697a      	ldr	r2, [r7, #20]
 800312e:	6892      	ldr	r2, [r2, #8]
 8003130:	621a      	str	r2, [r3, #32]
 8003132:	4b13      	ldr	r3, [pc, #76]	; (8003180 <vTaskPlaceOnEventListRestricted+0x8c>)
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	3218      	adds	r2, #24
 800313c:	605a      	str	r2, [r3, #4]
 800313e:	4b10      	ldr	r3, [pc, #64]	; (8003180 <vTaskPlaceOnEventListRestricted+0x8c>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f103 0218 	add.w	r2, r3, #24
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	609a      	str	r2, [r3, #8]
 800314a:	4b0d      	ldr	r3, [pc, #52]	; (8003180 <vTaskPlaceOnEventListRestricted+0x8c>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	68fa      	ldr	r2, [r7, #12]
 8003150:	629a      	str	r2, [r3, #40]	; 0x28
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	1c5a      	adds	r2, r3, #1
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d002      	beq.n	8003168 <vTaskPlaceOnEventListRestricted+0x74>
        {
            xTicksToWait = portMAX_DELAY;
 8003162:	f04f 33ff 	mov.w	r3, #4294967295
 8003166:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8003168:	2024      	movs	r0, #36	; 0x24
 800316a:	f001 fda1 	bl	8004cb0 <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800316e:	6879      	ldr	r1, [r7, #4]
 8003170:	68b8      	ldr	r0, [r7, #8]
 8003172:	f000 fa33 	bl	80035dc <prvAddCurrentTaskToDelayedList>
    }
 8003176:	bf00      	nop
 8003178:	3718      	adds	r7, #24
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	20000030 	.word	0x20000030

08003184 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b08a      	sub	sp, #40	; 0x28
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	68db      	ldr	r3, [r3, #12]
 8003190:	68db      	ldr	r3, [r3, #12]
 8003192:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8003194:	6a3b      	ldr	r3, [r7, #32]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d109      	bne.n	80031ae <xTaskRemoveFromEventList+0x2a>
 800319a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800319e:	f383 8811 	msr	BASEPRI, r3
 80031a2:	f3bf 8f6f 	isb	sy
 80031a6:	f3bf 8f4f 	dsb	sy
 80031aa:	60fb      	str	r3, [r7, #12]
 80031ac:	e7fe      	b.n	80031ac <xTaskRemoveFromEventList+0x28>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80031ae:	6a3b      	ldr	r3, [r7, #32]
 80031b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031b2:	61fb      	str	r3, [r7, #28]
 80031b4:	6a3b      	ldr	r3, [r7, #32]
 80031b6:	69db      	ldr	r3, [r3, #28]
 80031b8:	6a3a      	ldr	r2, [r7, #32]
 80031ba:	6a12      	ldr	r2, [r2, #32]
 80031bc:	609a      	str	r2, [r3, #8]
 80031be:	6a3b      	ldr	r3, [r7, #32]
 80031c0:	6a1b      	ldr	r3, [r3, #32]
 80031c2:	6a3a      	ldr	r2, [r7, #32]
 80031c4:	69d2      	ldr	r2, [r2, #28]
 80031c6:	605a      	str	r2, [r3, #4]
 80031c8:	69fb      	ldr	r3, [r7, #28]
 80031ca:	685a      	ldr	r2, [r3, #4]
 80031cc:	6a3b      	ldr	r3, [r7, #32]
 80031ce:	3318      	adds	r3, #24
 80031d0:	429a      	cmp	r2, r3
 80031d2:	d103      	bne.n	80031dc <xTaskRemoveFromEventList+0x58>
 80031d4:	6a3b      	ldr	r3, [r7, #32]
 80031d6:	6a1a      	ldr	r2, [r3, #32]
 80031d8:	69fb      	ldr	r3, [r7, #28]
 80031da:	605a      	str	r2, [r3, #4]
 80031dc:	6a3b      	ldr	r3, [r7, #32]
 80031de:	2200      	movs	r2, #0
 80031e0:	629a      	str	r2, [r3, #40]	; 0x28
 80031e2:	69fb      	ldr	r3, [r7, #28]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	1e5a      	subs	r2, r3, #1
 80031e8:	69fb      	ldr	r3, [r7, #28]
 80031ea:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80031ec:	4b4b      	ldr	r3, [pc, #300]	; (800331c <xTaskRemoveFromEventList+0x198>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d162      	bne.n	80032ba <xTaskRemoveFromEventList+0x136>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 80031f4:	6a3b      	ldr	r3, [r7, #32]
 80031f6:	695b      	ldr	r3, [r3, #20]
 80031f8:	617b      	str	r3, [r7, #20]
 80031fa:	6a3b      	ldr	r3, [r7, #32]
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	6a3a      	ldr	r2, [r7, #32]
 8003200:	68d2      	ldr	r2, [r2, #12]
 8003202:	609a      	str	r2, [r3, #8]
 8003204:	6a3b      	ldr	r3, [r7, #32]
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	6a3a      	ldr	r2, [r7, #32]
 800320a:	6892      	ldr	r2, [r2, #8]
 800320c:	605a      	str	r2, [r3, #4]
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	685a      	ldr	r2, [r3, #4]
 8003212:	6a3b      	ldr	r3, [r7, #32]
 8003214:	3304      	adds	r3, #4
 8003216:	429a      	cmp	r2, r3
 8003218:	d103      	bne.n	8003222 <xTaskRemoveFromEventList+0x9e>
 800321a:	6a3b      	ldr	r3, [r7, #32]
 800321c:	68da      	ldr	r2, [r3, #12]
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	605a      	str	r2, [r3, #4]
 8003222:	6a3b      	ldr	r3, [r7, #32]
 8003224:	2200      	movs	r2, #0
 8003226:	615a      	str	r2, [r3, #20]
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	1e5a      	subs	r2, r3, #1
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8003232:	6a3b      	ldr	r3, [r7, #32]
 8003234:	4618      	mov	r0, r3
 8003236:	f002 fab5 	bl	80057a4 <SEGGER_SYSVIEW_OnTaskStartReady>
 800323a:	6a3b      	ldr	r3, [r7, #32]
 800323c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800323e:	2201      	movs	r2, #1
 8003240:	409a      	lsls	r2, r3
 8003242:	4b37      	ldr	r3, [pc, #220]	; (8003320 <xTaskRemoveFromEventList+0x19c>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4313      	orrs	r3, r2
 8003248:	4a35      	ldr	r2, [pc, #212]	; (8003320 <xTaskRemoveFromEventList+0x19c>)
 800324a:	6013      	str	r3, [r2, #0]
 800324c:	6a3b      	ldr	r3, [r7, #32]
 800324e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003250:	4934      	ldr	r1, [pc, #208]	; (8003324 <xTaskRemoveFromEventList+0x1a0>)
 8003252:	4613      	mov	r3, r2
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	4413      	add	r3, r2
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	440b      	add	r3, r1
 800325c:	3304      	adds	r3, #4
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	613b      	str	r3, [r7, #16]
 8003262:	6a3b      	ldr	r3, [r7, #32]
 8003264:	693a      	ldr	r2, [r7, #16]
 8003266:	609a      	str	r2, [r3, #8]
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	689a      	ldr	r2, [r3, #8]
 800326c:	6a3b      	ldr	r3, [r7, #32]
 800326e:	60da      	str	r2, [r3, #12]
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	6a3a      	ldr	r2, [r7, #32]
 8003276:	3204      	adds	r2, #4
 8003278:	605a      	str	r2, [r3, #4]
 800327a:	6a3b      	ldr	r3, [r7, #32]
 800327c:	1d1a      	adds	r2, r3, #4
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	609a      	str	r2, [r3, #8]
 8003282:	6a3b      	ldr	r3, [r7, #32]
 8003284:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003286:	4613      	mov	r3, r2
 8003288:	009b      	lsls	r3, r3, #2
 800328a:	4413      	add	r3, r2
 800328c:	009b      	lsls	r3, r3, #2
 800328e:	4a25      	ldr	r2, [pc, #148]	; (8003324 <xTaskRemoveFromEventList+0x1a0>)
 8003290:	441a      	add	r2, r3
 8003292:	6a3b      	ldr	r3, [r7, #32]
 8003294:	615a      	str	r2, [r3, #20]
 8003296:	6a3b      	ldr	r3, [r7, #32]
 8003298:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800329a:	4922      	ldr	r1, [pc, #136]	; (8003324 <xTaskRemoveFromEventList+0x1a0>)
 800329c:	4613      	mov	r3, r2
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	4413      	add	r3, r2
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	440b      	add	r3, r1
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	1c59      	adds	r1, r3, #1
 80032aa:	481e      	ldr	r0, [pc, #120]	; (8003324 <xTaskRemoveFromEventList+0x1a0>)
 80032ac:	4613      	mov	r3, r2
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	4413      	add	r3, r2
 80032b2:	009b      	lsls	r3, r3, #2
 80032b4:	4403      	add	r3, r0
 80032b6:	6019      	str	r1, [r3, #0]
 80032b8:	e01b      	b.n	80032f2 <xTaskRemoveFromEventList+0x16e>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80032ba:	4b1b      	ldr	r3, [pc, #108]	; (8003328 <xTaskRemoveFromEventList+0x1a4>)
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	61bb      	str	r3, [r7, #24]
 80032c0:	6a3b      	ldr	r3, [r7, #32]
 80032c2:	69ba      	ldr	r2, [r7, #24]
 80032c4:	61da      	str	r2, [r3, #28]
 80032c6:	69bb      	ldr	r3, [r7, #24]
 80032c8:	689a      	ldr	r2, [r3, #8]
 80032ca:	6a3b      	ldr	r3, [r7, #32]
 80032cc:	621a      	str	r2, [r3, #32]
 80032ce:	69bb      	ldr	r3, [r7, #24]
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	6a3a      	ldr	r2, [r7, #32]
 80032d4:	3218      	adds	r2, #24
 80032d6:	605a      	str	r2, [r3, #4]
 80032d8:	6a3b      	ldr	r3, [r7, #32]
 80032da:	f103 0218 	add.w	r2, r3, #24
 80032de:	69bb      	ldr	r3, [r7, #24]
 80032e0:	609a      	str	r2, [r3, #8]
 80032e2:	6a3b      	ldr	r3, [r7, #32]
 80032e4:	4a10      	ldr	r2, [pc, #64]	; (8003328 <xTaskRemoveFromEventList+0x1a4>)
 80032e6:	629a      	str	r2, [r3, #40]	; 0x28
 80032e8:	4b0f      	ldr	r3, [pc, #60]	; (8003328 <xTaskRemoveFromEventList+0x1a4>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	3301      	adds	r3, #1
 80032ee:	4a0e      	ldr	r2, [pc, #56]	; (8003328 <xTaskRemoveFromEventList+0x1a4>)
 80032f0:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80032f2:	6a3b      	ldr	r3, [r7, #32]
 80032f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032f6:	4b0d      	ldr	r3, [pc, #52]	; (800332c <xTaskRemoveFromEventList+0x1a8>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032fc:	429a      	cmp	r2, r3
 80032fe:	d905      	bls.n	800330c <xTaskRemoveFromEventList+0x188>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8003300:	2301      	movs	r3, #1
 8003302:	627b      	str	r3, [r7, #36]	; 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8003304:	4b0a      	ldr	r3, [pc, #40]	; (8003330 <xTaskRemoveFromEventList+0x1ac>)
 8003306:	2201      	movs	r2, #1
 8003308:	601a      	str	r2, [r3, #0]
 800330a:	e001      	b.n	8003310 <xTaskRemoveFromEventList+0x18c>
    }
    else
    {
        xReturn = pdFALSE;
 800330c:	2300      	movs	r3, #0
 800330e:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return xReturn;
 8003310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003312:	4618      	mov	r0, r3
 8003314:	3728      	adds	r7, #40	; 0x28
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}
 800331a:	bf00      	nop
 800331c:	20000130 	.word	0x20000130
 8003320:	20000110 	.word	0x20000110
 8003324:	20000034 	.word	0x20000034
 8003328:	200000c8 	.word	0x200000c8
 800332c:	20000030 	.word	0x20000030
 8003330:	2000011c 	.word	0x2000011c

08003334 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003334:	b480      	push	{r7}
 8003336:	b083      	sub	sp, #12
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800333c:	4b06      	ldr	r3, [pc, #24]	; (8003358 <vTaskInternalSetTimeOutState+0x24>)
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8003344:	4b05      	ldr	r3, [pc, #20]	; (800335c <vTaskInternalSetTimeOutState+0x28>)
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	605a      	str	r2, [r3, #4]
}
 800334c:	bf00      	nop
 800334e:	370c      	adds	r7, #12
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr
 8003358:	20000120 	.word	0x20000120
 800335c:	2000010c 	.word	0x2000010c

08003360 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b088      	sub	sp, #32
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
 8003368:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d109      	bne.n	8003384 <xTaskCheckForTimeOut+0x24>
 8003370:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003374:	f383 8811 	msr	BASEPRI, r3
 8003378:	f3bf 8f6f 	isb	sy
 800337c:	f3bf 8f4f 	dsb	sy
 8003380:	613b      	str	r3, [r7, #16]
 8003382:	e7fe      	b.n	8003382 <xTaskCheckForTimeOut+0x22>
    configASSERT( pxTicksToWait );
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d109      	bne.n	800339e <xTaskCheckForTimeOut+0x3e>
 800338a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800338e:	f383 8811 	msr	BASEPRI, r3
 8003392:	f3bf 8f6f 	isb	sy
 8003396:	f3bf 8f4f 	dsb	sy
 800339a:	60fb      	str	r3, [r7, #12]
 800339c:	e7fe      	b.n	800339c <xTaskCheckForTimeOut+0x3c>

    taskENTER_CRITICAL();
 800339e:	f000 fdc9 	bl	8003f34 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80033a2:	4b1f      	ldr	r3, [pc, #124]	; (8003420 <xTaskCheckForTimeOut+0xc0>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	69ba      	ldr	r2, [r7, #24]
 80033ae:	1ad3      	subs	r3, r2, r3
 80033b0:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033ba:	d102      	bne.n	80033c2 <xTaskCheckForTimeOut+0x62>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80033bc:	2300      	movs	r3, #0
 80033be:	61fb      	str	r3, [r7, #28]
 80033c0:	e026      	b.n	8003410 <xTaskCheckForTimeOut+0xb0>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	4b17      	ldr	r3, [pc, #92]	; (8003424 <xTaskCheckForTimeOut+0xc4>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d00a      	beq.n	80033e4 <xTaskCheckForTimeOut+0x84>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	69ba      	ldr	r2, [r7, #24]
 80033d4:	429a      	cmp	r2, r3
 80033d6:	d305      	bcc.n	80033e4 <xTaskCheckForTimeOut+0x84>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80033d8:	2301      	movs	r3, #1
 80033da:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	2200      	movs	r2, #0
 80033e0:	601a      	str	r2, [r3, #0]
 80033e2:	e015      	b.n	8003410 <xTaskCheckForTimeOut+0xb0>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	697a      	ldr	r2, [r7, #20]
 80033ea:	429a      	cmp	r2, r3
 80033ec:	d20b      	bcs.n	8003406 <xTaskCheckForTimeOut+0xa6>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	1ad2      	subs	r2, r2, r3
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f7ff ff9a 	bl	8003334 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003400:	2300      	movs	r3, #0
 8003402:	61fb      	str	r3, [r7, #28]
 8003404:	e004      	b.n	8003410 <xTaskCheckForTimeOut+0xb0>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	2200      	movs	r2, #0
 800340a:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 800340c:	2301      	movs	r3, #1
 800340e:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003410:	f000 fdbe 	bl	8003f90 <vPortExitCritical>

    return xReturn;
 8003414:	69fb      	ldr	r3, [r7, #28]
}
 8003416:	4618      	mov	r0, r3
 8003418:	3720      	adds	r7, #32
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	2000010c 	.word	0x2000010c
 8003424:	20000120 	.word	0x20000120

08003428 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003428:	b480      	push	{r7}
 800342a:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 800342c:	4b03      	ldr	r3, [pc, #12]	; (800343c <vTaskMissedYield+0x14>)
 800342e:	2201      	movs	r2, #1
 8003430:	601a      	str	r2, [r3, #0]
}
 8003432:	bf00      	nop
 8003434:	46bd      	mov	sp, r7
 8003436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343a:	4770      	bx	lr
 800343c:	2000011c 	.word	0x2000011c

08003440 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b082      	sub	sp, #8
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8003448:	f000 f852 	bl	80034f0 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800344c:	4b06      	ldr	r3, [pc, #24]	; (8003468 <prvIdleTask+0x28>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2b01      	cmp	r3, #1
 8003452:	d9f9      	bls.n	8003448 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8003454:	4b05      	ldr	r3, [pc, #20]	; (800346c <prvIdleTask+0x2c>)
 8003456:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800345a:	601a      	str	r2, [r3, #0]
 800345c:	f3bf 8f4f 	dsb	sy
 8003460:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8003464:	e7f0      	b.n	8003448 <prvIdleTask+0x8>
 8003466:	bf00      	nop
 8003468:	20000034 	.word	0x20000034
 800346c:	e000ed04 	.word	0xe000ed04

08003470 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b082      	sub	sp, #8
 8003474:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003476:	2300      	movs	r3, #0
 8003478:	607b      	str	r3, [r7, #4]
 800347a:	e00c      	b.n	8003496 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800347c:	687a      	ldr	r2, [r7, #4]
 800347e:	4613      	mov	r3, r2
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	4413      	add	r3, r2
 8003484:	009b      	lsls	r3, r3, #2
 8003486:	4a12      	ldr	r2, [pc, #72]	; (80034d0 <prvInitialiseTaskLists+0x60>)
 8003488:	4413      	add	r3, r2
 800348a:	4618      	mov	r0, r3
 800348c:	f7fe fd73 	bl	8001f76 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	3301      	adds	r3, #1
 8003494:	607b      	str	r3, [r7, #4]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2b04      	cmp	r3, #4
 800349a:	d9ef      	bls.n	800347c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 800349c:	480d      	ldr	r0, [pc, #52]	; (80034d4 <prvInitialiseTaskLists+0x64>)
 800349e:	f7fe fd6a 	bl	8001f76 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80034a2:	480d      	ldr	r0, [pc, #52]	; (80034d8 <prvInitialiseTaskLists+0x68>)
 80034a4:	f7fe fd67 	bl	8001f76 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80034a8:	480c      	ldr	r0, [pc, #48]	; (80034dc <prvInitialiseTaskLists+0x6c>)
 80034aa:	f7fe fd64 	bl	8001f76 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 80034ae:	480c      	ldr	r0, [pc, #48]	; (80034e0 <prvInitialiseTaskLists+0x70>)
 80034b0:	f7fe fd61 	bl	8001f76 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 80034b4:	480b      	ldr	r0, [pc, #44]	; (80034e4 <prvInitialiseTaskLists+0x74>)
 80034b6:	f7fe fd5e 	bl	8001f76 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80034ba:	4b0b      	ldr	r3, [pc, #44]	; (80034e8 <prvInitialiseTaskLists+0x78>)
 80034bc:	4a05      	ldr	r2, [pc, #20]	; (80034d4 <prvInitialiseTaskLists+0x64>)
 80034be:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80034c0:	4b0a      	ldr	r3, [pc, #40]	; (80034ec <prvInitialiseTaskLists+0x7c>)
 80034c2:	4a05      	ldr	r2, [pc, #20]	; (80034d8 <prvInitialiseTaskLists+0x68>)
 80034c4:	601a      	str	r2, [r3, #0]
}
 80034c6:	bf00      	nop
 80034c8:	3708      	adds	r7, #8
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	20000034 	.word	0x20000034
 80034d4:	20000098 	.word	0x20000098
 80034d8:	200000ac 	.word	0x200000ac
 80034dc:	200000c8 	.word	0x200000c8
 80034e0:	200000dc 	.word	0x200000dc
 80034e4:	200000f4 	.word	0x200000f4
 80034e8:	200000c0 	.word	0x200000c0
 80034ec:	200000c4 	.word	0x200000c4

080034f0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b082      	sub	sp, #8
 80034f4:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80034f6:	e019      	b.n	800352c <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 80034f8:	f000 fd1c 	bl	8003f34 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80034fc:	4b0f      	ldr	r3, [pc, #60]	; (800353c <prvCheckTasksWaitingTermination+0x4c>)
 80034fe:	68db      	ldr	r3, [r3, #12]
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	3304      	adds	r3, #4
 8003508:	4618      	mov	r0, r3
 800350a:	f7fe fd9a 	bl	8002042 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 800350e:	4b0c      	ldr	r3, [pc, #48]	; (8003540 <prvCheckTasksWaitingTermination+0x50>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	3b01      	subs	r3, #1
 8003514:	4a0a      	ldr	r2, [pc, #40]	; (8003540 <prvCheckTasksWaitingTermination+0x50>)
 8003516:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8003518:	4b0a      	ldr	r3, [pc, #40]	; (8003544 <prvCheckTasksWaitingTermination+0x54>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	3b01      	subs	r3, #1
 800351e:	4a09      	ldr	r2, [pc, #36]	; (8003544 <prvCheckTasksWaitingTermination+0x54>)
 8003520:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8003522:	f000 fd35 	bl	8003f90 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8003526:	6878      	ldr	r0, [r7, #4]
 8003528:	f000 f80e 	bl	8003548 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800352c:	4b05      	ldr	r3, [pc, #20]	; (8003544 <prvCheckTasksWaitingTermination+0x54>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d1e1      	bne.n	80034f8 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8003534:	bf00      	nop
 8003536:	3708      	adds	r7, #8
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}
 800353c:	200000dc 	.word	0x200000dc
 8003540:	20000108 	.word	0x20000108
 8003544:	200000f0 	.word	0x200000f0

08003548 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003548:	b580      	push	{r7, lr}
 800354a:	b082      	sub	sp, #8
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFreeStack( pxTCB->pxStack );
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003554:	4618      	mov	r0, r3
 8003556:	f000 feab 	bl	80042b0 <vPortFree>
                vPortFree( pxTCB );
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f000 fea8 	bl	80042b0 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003560:	bf00      	nop
 8003562:	3708      	adds	r7, #8
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}

08003568 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003568:	b480      	push	{r7}
 800356a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800356c:	4b0a      	ldr	r3, [pc, #40]	; (8003598 <prvResetNextTaskUnblockTime+0x30>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d104      	bne.n	8003580 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8003576:	4b09      	ldr	r3, [pc, #36]	; (800359c <prvResetNextTaskUnblockTime+0x34>)
 8003578:	f04f 32ff 	mov.w	r2, #4294967295
 800357c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800357e:	e005      	b.n	800358c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003580:	4b05      	ldr	r3, [pc, #20]	; (8003598 <prvResetNextTaskUnblockTime+0x30>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	68db      	ldr	r3, [r3, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a04      	ldr	r2, [pc, #16]	; (800359c <prvResetNextTaskUnblockTime+0x34>)
 800358a:	6013      	str	r3, [r2, #0]
}
 800358c:	bf00      	nop
 800358e:	46bd      	mov	sp, r7
 8003590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003594:	4770      	bx	lr
 8003596:	bf00      	nop
 8003598:	200000c0 	.word	0x200000c0
 800359c:	20000128 	.word	0x20000128

080035a0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80035a0:	b480      	push	{r7}
 80035a2:	b083      	sub	sp, #12
 80035a4:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80035a6:	4b0b      	ldr	r3, [pc, #44]	; (80035d4 <xTaskGetSchedulerState+0x34>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d102      	bne.n	80035b4 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80035ae:	2301      	movs	r3, #1
 80035b0:	607b      	str	r3, [r7, #4]
 80035b2:	e008      	b.n	80035c6 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80035b4:	4b08      	ldr	r3, [pc, #32]	; (80035d8 <xTaskGetSchedulerState+0x38>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d102      	bne.n	80035c2 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 80035bc:	2302      	movs	r3, #2
 80035be:	607b      	str	r3, [r7, #4]
 80035c0:	e001      	b.n	80035c6 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 80035c2:	2300      	movs	r3, #0
 80035c4:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 80035c6:	687b      	ldr	r3, [r7, #4]
    }
 80035c8:	4618      	mov	r0, r3
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr
 80035d4:	20000114 	.word	0x20000114
 80035d8:	20000130 	.word	0x20000130

080035dc <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b086      	sub	sp, #24
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
 80035e4:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80035e6:	4b3c      	ldr	r3, [pc, #240]	; (80036d8 <prvAddCurrentTaskToDelayedList+0xfc>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	617b      	str	r3, [r7, #20]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80035ec:	4b3b      	ldr	r3, [pc, #236]	; (80036dc <prvAddCurrentTaskToDelayedList+0x100>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	3304      	adds	r3, #4
 80035f2:	4618      	mov	r0, r3
 80035f4:	f7fe fd25 	bl	8002042 <uxListRemove>
 80035f8:	4603      	mov	r3, r0
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d10b      	bne.n	8003616 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80035fe:	4b37      	ldr	r3, [pc, #220]	; (80036dc <prvAddCurrentTaskToDelayedList+0x100>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003604:	2201      	movs	r2, #1
 8003606:	fa02 f303 	lsl.w	r3, r2, r3
 800360a:	43da      	mvns	r2, r3
 800360c:	4b34      	ldr	r3, [pc, #208]	; (80036e0 <prvAddCurrentTaskToDelayedList+0x104>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4013      	ands	r3, r2
 8003612:	4a33      	ldr	r2, [pc, #204]	; (80036e0 <prvAddCurrentTaskToDelayedList+0x104>)
 8003614:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800361c:	d124      	bne.n	8003668 <prvAddCurrentTaskToDelayedList+0x8c>
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d021      	beq.n	8003668 <prvAddCurrentTaskToDelayedList+0x8c>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003624:	4b2f      	ldr	r3, [pc, #188]	; (80036e4 <prvAddCurrentTaskToDelayedList+0x108>)
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	613b      	str	r3, [r7, #16]
 800362a:	4b2c      	ldr	r3, [pc, #176]	; (80036dc <prvAddCurrentTaskToDelayedList+0x100>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	693a      	ldr	r2, [r7, #16]
 8003630:	609a      	str	r2, [r3, #8]
 8003632:	4b2a      	ldr	r3, [pc, #168]	; (80036dc <prvAddCurrentTaskToDelayedList+0x100>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	693a      	ldr	r2, [r7, #16]
 8003638:	6892      	ldr	r2, [r2, #8]
 800363a:	60da      	str	r2, [r3, #12]
 800363c:	4b27      	ldr	r3, [pc, #156]	; (80036dc <prvAddCurrentTaskToDelayedList+0x100>)
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	3204      	adds	r2, #4
 8003646:	605a      	str	r2, [r3, #4]
 8003648:	4b24      	ldr	r3, [pc, #144]	; (80036dc <prvAddCurrentTaskToDelayedList+0x100>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	1d1a      	adds	r2, r3, #4
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	609a      	str	r2, [r3, #8]
 8003652:	4b22      	ldr	r3, [pc, #136]	; (80036dc <prvAddCurrentTaskToDelayedList+0x100>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a23      	ldr	r2, [pc, #140]	; (80036e4 <prvAddCurrentTaskToDelayedList+0x108>)
 8003658:	615a      	str	r2, [r3, #20]
 800365a:	4b22      	ldr	r3, [pc, #136]	; (80036e4 <prvAddCurrentTaskToDelayedList+0x108>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	3301      	adds	r3, #1
 8003660:	4a20      	ldr	r2, [pc, #128]	; (80036e4 <prvAddCurrentTaskToDelayedList+0x108>)
 8003662:	6013      	str	r3, [r2, #0]
 8003664:	bf00      	nop

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8003666:	e032      	b.n	80036ce <prvAddCurrentTaskToDelayedList+0xf2>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8003668:	697a      	ldr	r2, [r7, #20]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	4413      	add	r3, r2
 800366e:	60fb      	str	r3, [r7, #12]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003670:	4b1a      	ldr	r3, [pc, #104]	; (80036dc <prvAddCurrentTaskToDelayedList+0x100>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	68fa      	ldr	r2, [r7, #12]
 8003676:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8003678:	68fa      	ldr	r2, [r7, #12]
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	429a      	cmp	r2, r3
 800367e:	d20f      	bcs.n	80036a0 <prvAddCurrentTaskToDelayedList+0xc4>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8003680:	4b16      	ldr	r3, [pc, #88]	; (80036dc <prvAddCurrentTaskToDelayedList+0x100>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	2104      	movs	r1, #4
 8003686:	4618      	mov	r0, r3
 8003688:	f002 f8ce 	bl	8005828 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800368c:	4b16      	ldr	r3, [pc, #88]	; (80036e8 <prvAddCurrentTaskToDelayedList+0x10c>)
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	4b12      	ldr	r3, [pc, #72]	; (80036dc <prvAddCurrentTaskToDelayedList+0x100>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	3304      	adds	r3, #4
 8003696:	4619      	mov	r1, r3
 8003698:	4610      	mov	r0, r2
 800369a:	f7fe fc99 	bl	8001fd0 <vListInsert>
}
 800369e:	e016      	b.n	80036ce <prvAddCurrentTaskToDelayedList+0xf2>
					traceMOVED_TASK_TO_DELAYED_LIST();
 80036a0:	4b0e      	ldr	r3, [pc, #56]	; (80036dc <prvAddCurrentTaskToDelayedList+0x100>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	2104      	movs	r1, #4
 80036a6:	4618      	mov	r0, r3
 80036a8:	f002 f8be 	bl	8005828 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80036ac:	4b0f      	ldr	r3, [pc, #60]	; (80036ec <prvAddCurrentTaskToDelayedList+0x110>)
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	4b0a      	ldr	r3, [pc, #40]	; (80036dc <prvAddCurrentTaskToDelayedList+0x100>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	3304      	adds	r3, #4
 80036b6:	4619      	mov	r1, r3
 80036b8:	4610      	mov	r0, r2
 80036ba:	f7fe fc89 	bl	8001fd0 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 80036be:	4b0c      	ldr	r3, [pc, #48]	; (80036f0 <prvAddCurrentTaskToDelayedList+0x114>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	68fa      	ldr	r2, [r7, #12]
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d202      	bcs.n	80036ce <prvAddCurrentTaskToDelayedList+0xf2>
                        xNextTaskUnblockTime = xTimeToWake;
 80036c8:	4a09      	ldr	r2, [pc, #36]	; (80036f0 <prvAddCurrentTaskToDelayedList+0x114>)
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	6013      	str	r3, [r2, #0]
}
 80036ce:	bf00      	nop
 80036d0:	3718      	adds	r7, #24
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	bf00      	nop
 80036d8:	2000010c 	.word	0x2000010c
 80036dc:	20000030 	.word	0x20000030
 80036e0:	20000110 	.word	0x20000110
 80036e4:	200000f4 	.word	0x200000f4
 80036e8:	200000c4 	.word	0x200000c4
 80036ec:	200000c0 	.word	0x200000c0
 80036f0:	20000128 	.word	0x20000128

080036f4 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b084      	sub	sp, #16
 80036f8:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80036fa:	2300      	movs	r3, #0
 80036fc:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80036fe:	f000 fa43 	bl	8003b88 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8003702:	4b11      	ldr	r3, [pc, #68]	; (8003748 <xTimerCreateTimerTask+0x54>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d00b      	beq.n	8003722 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 800370a:	4b10      	ldr	r3, [pc, #64]	; (800374c <xTimerCreateTimerTask+0x58>)
 800370c:	9301      	str	r3, [sp, #4]
 800370e:	2302      	movs	r3, #2
 8003710:	9300      	str	r3, [sp, #0]
 8003712:	2300      	movs	r3, #0
 8003714:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003718:	490d      	ldr	r1, [pc, #52]	; (8003750 <xTimerCreateTimerTask+0x5c>)
 800371a:	480e      	ldr	r0, [pc, #56]	; (8003754 <xTimerCreateTimerTask+0x60>)
 800371c:	f7fe fff8 	bl	8002710 <xTaskCreate>
 8003720:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d109      	bne.n	800373c <xTimerCreateTimerTask+0x48>
 8003728:	f04f 0350 	mov.w	r3, #80	; 0x50
 800372c:	f383 8811 	msr	BASEPRI, r3
 8003730:	f3bf 8f6f 	isb	sy
 8003734:	f3bf 8f4f 	dsb	sy
 8003738:	603b      	str	r3, [r7, #0]
 800373a:	e7fe      	b.n	800373a <xTimerCreateTimerTask+0x46>
        return xReturn;
 800373c:	687b      	ldr	r3, [r7, #4]
    }
 800373e:	4618      	mov	r0, r3
 8003740:	3708      	adds	r7, #8
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}
 8003746:	bf00      	nop
 8003748:	20000164 	.word	0x20000164
 800374c:	20000168 	.word	0x20000168
 8003750:	08005c54 	.word	0x08005c54
 8003754:	080037f9 	.word	0x080037f9

08003758 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8003758:	b580      	push	{r7, lr}
 800375a:	b084      	sub	sp, #16
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8003764:	e008      	b.n	8003778 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	699b      	ldr	r3, [r3, #24]
 800376a:	68ba      	ldr	r2, [r7, #8]
 800376c:	4413      	add	r3, r2
 800376e:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	6a1b      	ldr	r3, [r3, #32]
 8003774:	68f8      	ldr	r0, [r7, #12]
 8003776:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	699a      	ldr	r2, [r3, #24]
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	18d1      	adds	r1, r2, r3
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	687a      	ldr	r2, [r7, #4]
 8003784:	68f8      	ldr	r0, [r7, #12]
 8003786:	f000 f8db 	bl	8003940 <prvInsertTimerInActiveList>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d1ea      	bne.n	8003766 <prvReloadTimer+0xe>
        }
    }
 8003790:	bf00      	nop
 8003792:	3710      	adds	r7, #16
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}

08003798 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003798:	b580      	push	{r7, lr}
 800379a:	b084      	sub	sp, #16
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
 80037a0:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037a2:	4b14      	ldr	r3, [pc, #80]	; (80037f4 <prvProcessExpiredTimer+0x5c>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	68db      	ldr	r3, [r3, #12]
 80037aa:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	3304      	adds	r3, #4
 80037b0:	4618      	mov	r0, r3
 80037b2:	f7fe fc46 	bl	8002042 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80037bc:	f003 0304 	and.w	r3, r3, #4
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d005      	beq.n	80037d0 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 80037c4:	683a      	ldr	r2, [r7, #0]
 80037c6:	6879      	ldr	r1, [r7, #4]
 80037c8:	68f8      	ldr	r0, [r7, #12]
 80037ca:	f7ff ffc5 	bl	8003758 <prvReloadTimer>
 80037ce:	e008      	b.n	80037e2 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80037d6:	f023 0301 	bic.w	r3, r3, #1
 80037da:	b2da      	uxtb	r2, r3
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6a1b      	ldr	r3, [r3, #32]
 80037e6:	68f8      	ldr	r0, [r7, #12]
 80037e8:	4798      	blx	r3
    }
 80037ea:	bf00      	nop
 80037ec:	3710      	adds	r7, #16
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	bf00      	nop
 80037f4:	2000015c 	.word	0x2000015c

080037f8 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b084      	sub	sp, #16
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003800:	f107 0308 	add.w	r3, r7, #8
 8003804:	4618      	mov	r0, r3
 8003806:	f000 f857 	bl	80038b8 <prvGetNextExpireTime>
 800380a:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	4619      	mov	r1, r3
 8003810:	68f8      	ldr	r0, [r7, #12]
 8003812:	f000 f803 	bl	800381c <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003816:	f000 f8d5 	bl	80039c4 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800381a:	e7f1      	b.n	8003800 <prvTimerTask+0x8>

0800381c <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 800381c:	b580      	push	{r7, lr}
 800381e:	b084      	sub	sp, #16
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
 8003824:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003826:	f7ff f9a3 	bl	8002b70 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800382a:	f107 0308 	add.w	r3, r7, #8
 800382e:	4618      	mov	r0, r3
 8003830:	f000 f866 	bl	8003900 <prvSampleTimeNow>
 8003834:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d130      	bne.n	800389e <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d10a      	bne.n	8003858 <prvProcessTimerOrBlockTask+0x3c>
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	429a      	cmp	r2, r3
 8003848:	d806      	bhi.n	8003858 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800384a:	f7ff f99f 	bl	8002b8c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800384e:	68f9      	ldr	r1, [r7, #12]
 8003850:	6878      	ldr	r0, [r7, #4]
 8003852:	f7ff ffa1 	bl	8003798 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8003856:	e024      	b.n	80038a2 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d008      	beq.n	8003870 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800385e:	4b13      	ldr	r3, [pc, #76]	; (80038ac <prvProcessTimerOrBlockTask+0x90>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d101      	bne.n	800386c <prvProcessTimerOrBlockTask+0x50>
 8003868:	2301      	movs	r3, #1
 800386a:	e000      	b.n	800386e <prvProcessTimerOrBlockTask+0x52>
 800386c:	2300      	movs	r3, #0
 800386e:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003870:	4b0f      	ldr	r3, [pc, #60]	; (80038b0 <prvProcessTimerOrBlockTask+0x94>)
 8003872:	6818      	ldr	r0, [r3, #0]
 8003874:	687a      	ldr	r2, [r7, #4]
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	1ad3      	subs	r3, r2, r3
 800387a:	683a      	ldr	r2, [r7, #0]
 800387c:	4619      	mov	r1, r3
 800387e:	f7fe ff13 	bl	80026a8 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8003882:	f7ff f983 	bl	8002b8c <xTaskResumeAll>
 8003886:	4603      	mov	r3, r0
 8003888:	2b00      	cmp	r3, #0
 800388a:	d10a      	bne.n	80038a2 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 800388c:	4b09      	ldr	r3, [pc, #36]	; (80038b4 <prvProcessTimerOrBlockTask+0x98>)
 800388e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003892:	601a      	str	r2, [r3, #0]
 8003894:	f3bf 8f4f 	dsb	sy
 8003898:	f3bf 8f6f 	isb	sy
    }
 800389c:	e001      	b.n	80038a2 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800389e:	f7ff f975 	bl	8002b8c <xTaskResumeAll>
    }
 80038a2:	bf00      	nop
 80038a4:	3710      	adds	r7, #16
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	20000160 	.word	0x20000160
 80038b0:	20000164 	.word	0x20000164
 80038b4:	e000ed04 	.word	0xe000ed04

080038b8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80038b8:	b480      	push	{r7}
 80038ba:	b085      	sub	sp, #20
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80038c0:	4b0e      	ldr	r3, [pc, #56]	; (80038fc <prvGetNextExpireTime+0x44>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d101      	bne.n	80038ce <prvGetNextExpireTime+0x16>
 80038ca:	2201      	movs	r2, #1
 80038cc:	e000      	b.n	80038d0 <prvGetNextExpireTime+0x18>
 80038ce:	2200      	movs	r2, #0
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d105      	bne.n	80038e8 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80038dc:	4b07      	ldr	r3, [pc, #28]	; (80038fc <prvGetNextExpireTime+0x44>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	68db      	ldr	r3, [r3, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	60fb      	str	r3, [r7, #12]
 80038e6:	e001      	b.n	80038ec <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80038e8:	2300      	movs	r3, #0
 80038ea:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80038ec:	68fb      	ldr	r3, [r7, #12]
    }
 80038ee:	4618      	mov	r0, r3
 80038f0:	3714      	adds	r7, #20
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop
 80038fc:	2000015c 	.word	0x2000015c

08003900 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8003908:	f7ff fa3e 	bl	8002d88 <xTaskGetTickCount>
 800390c:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800390e:	4b0b      	ldr	r3, [pc, #44]	; (800393c <prvSampleTimeNow+0x3c>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	68fa      	ldr	r2, [r7, #12]
 8003914:	429a      	cmp	r2, r3
 8003916:	d205      	bcs.n	8003924 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003918:	f000 f910 	bl	8003b3c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2201      	movs	r2, #1
 8003920:	601a      	str	r2, [r3, #0]
 8003922:	e002      	b.n	800392a <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2200      	movs	r2, #0
 8003928:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800392a:	4a04      	ldr	r2, [pc, #16]	; (800393c <prvSampleTimeNow+0x3c>)
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8003930:	68fb      	ldr	r3, [r7, #12]
    }
 8003932:	4618      	mov	r0, r3
 8003934:	3710      	adds	r7, #16
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
 800393a:	bf00      	nop
 800393c:	2000016c 	.word	0x2000016c

08003940 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8003940:	b580      	push	{r7, lr}
 8003942:	b086      	sub	sp, #24
 8003944:	af00      	add	r7, sp, #0
 8003946:	60f8      	str	r0, [r7, #12]
 8003948:	60b9      	str	r1, [r7, #8]
 800394a:	607a      	str	r2, [r7, #4]
 800394c:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800394e:	2300      	movs	r3, #0
 8003950:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	68ba      	ldr	r2, [r7, #8]
 8003956:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	68fa      	ldr	r2, [r7, #12]
 800395c:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800395e:	68ba      	ldr	r2, [r7, #8]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	429a      	cmp	r2, r3
 8003964:	d812      	bhi.n	800398c <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	1ad2      	subs	r2, r2, r3
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	699b      	ldr	r3, [r3, #24]
 8003970:	429a      	cmp	r2, r3
 8003972:	d302      	bcc.n	800397a <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003974:	2301      	movs	r3, #1
 8003976:	617b      	str	r3, [r7, #20]
 8003978:	e01b      	b.n	80039b2 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800397a:	4b10      	ldr	r3, [pc, #64]	; (80039bc <prvInsertTimerInActiveList+0x7c>)
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	3304      	adds	r3, #4
 8003982:	4619      	mov	r1, r3
 8003984:	4610      	mov	r0, r2
 8003986:	f7fe fb23 	bl	8001fd0 <vListInsert>
 800398a:	e012      	b.n	80039b2 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800398c:	687a      	ldr	r2, [r7, #4]
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	429a      	cmp	r2, r3
 8003992:	d206      	bcs.n	80039a2 <prvInsertTimerInActiveList+0x62>
 8003994:	68ba      	ldr	r2, [r7, #8]
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	429a      	cmp	r2, r3
 800399a:	d302      	bcc.n	80039a2 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800399c:	2301      	movs	r3, #1
 800399e:	617b      	str	r3, [r7, #20]
 80039a0:	e007      	b.n	80039b2 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80039a2:	4b07      	ldr	r3, [pc, #28]	; (80039c0 <prvInsertTimerInActiveList+0x80>)
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	3304      	adds	r3, #4
 80039aa:	4619      	mov	r1, r3
 80039ac:	4610      	mov	r0, r2
 80039ae:	f7fe fb0f 	bl	8001fd0 <vListInsert>
            }
        }

        return xProcessTimerNow;
 80039b2:	697b      	ldr	r3, [r7, #20]
    }
 80039b4:	4618      	mov	r0, r3
 80039b6:	3718      	adds	r7, #24
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	20000160 	.word	0x20000160
 80039c0:	2000015c 	.word	0x2000015c

080039c4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b088      	sub	sp, #32
 80039c8:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80039ca:	e0a5      	b.n	8003b18 <prvProcessReceivedCommands+0x154>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	f2c0 80a1 	blt.w	8003b16 <prvProcessReceivedCommands+0x152>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80039d8:	69fb      	ldr	r3, [r7, #28]
 80039da:	695b      	ldr	r3, [r3, #20]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d004      	beq.n	80039ea <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80039e0:	69fb      	ldr	r3, [r7, #28]
 80039e2:	3304      	adds	r3, #4
 80039e4:	4618      	mov	r0, r3
 80039e6:	f7fe fb2c 	bl	8002042 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80039ea:	1d3b      	adds	r3, r7, #4
 80039ec:	4618      	mov	r0, r3
 80039ee:	f7ff ff87 	bl	8003900 <prvSampleTimeNow>
 80039f2:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	3b01      	subs	r3, #1
 80039f8:	2b08      	cmp	r3, #8
 80039fa:	f200 808d 	bhi.w	8003b18 <prvProcessReceivedCommands+0x154>
 80039fe:	a201      	add	r2, pc, #4	; (adr r2, 8003a04 <prvProcessReceivedCommands+0x40>)
 8003a00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a04:	08003a29 	.word	0x08003a29
 8003a08:	08003a29 	.word	0x08003a29
 8003a0c:	08003a91 	.word	0x08003a91
 8003a10:	08003aa5 	.word	0x08003aa5
 8003a14:	08003aed 	.word	0x08003aed
 8003a18:	08003a29 	.word	0x08003a29
 8003a1c:	08003a29 	.word	0x08003a29
 8003a20:	08003a91 	.word	0x08003a91
 8003a24:	08003aa5 	.word	0x08003aa5
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a2e:	f043 0301 	orr.w	r3, r3, #1
 8003a32:	b2da      	uxtb	r2, r3
 8003a34:	69fb      	ldr	r3, [r7, #28]
 8003a36:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003a3a:	68fa      	ldr	r2, [r7, #12]
 8003a3c:	69fb      	ldr	r3, [r7, #28]
 8003a3e:	699b      	ldr	r3, [r3, #24]
 8003a40:	18d1      	adds	r1, r2, r3
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	69ba      	ldr	r2, [r7, #24]
 8003a46:	69f8      	ldr	r0, [r7, #28]
 8003a48:	f7ff ff7a 	bl	8003940 <prvInsertTimerInActiveList>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d062      	beq.n	8003b18 <prvProcessReceivedCommands+0x154>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003a52:	69fb      	ldr	r3, [r7, #28]
 8003a54:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a58:	f003 0304 	and.w	r3, r3, #4
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d009      	beq.n	8003a74 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8003a60:	68fa      	ldr	r2, [r7, #12]
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	699b      	ldr	r3, [r3, #24]
 8003a66:	4413      	add	r3, r2
 8003a68:	69ba      	ldr	r2, [r7, #24]
 8003a6a:	4619      	mov	r1, r3
 8003a6c:	69f8      	ldr	r0, [r7, #28]
 8003a6e:	f7ff fe73 	bl	8003758 <prvReloadTimer>
 8003a72:	e008      	b.n	8003a86 <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a7a:	f023 0301 	bic.w	r3, r3, #1
 8003a7e:	b2da      	uxtb	r2, r3
 8003a80:	69fb      	ldr	r3, [r7, #28]
 8003a82:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003a86:	69fb      	ldr	r3, [r7, #28]
 8003a88:	6a1b      	ldr	r3, [r3, #32]
 8003a8a:	69f8      	ldr	r0, [r7, #28]
 8003a8c:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8003a8e:	e043      	b.n	8003b18 <prvProcessReceivedCommands+0x154>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003a90:	69fb      	ldr	r3, [r7, #28]
 8003a92:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a96:	f023 0301 	bic.w	r3, r3, #1
 8003a9a:	b2da      	uxtb	r2, r3
 8003a9c:	69fb      	ldr	r3, [r7, #28]
 8003a9e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8003aa2:	e039      	b.n	8003b18 <prvProcessReceivedCommands+0x154>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003aa4:	69fb      	ldr	r3, [r7, #28]
 8003aa6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003aaa:	f043 0301 	orr.w	r3, r3, #1
 8003aae:	b2da      	uxtb	r2, r3
 8003ab0:	69fb      	ldr	r3, [r7, #28]
 8003ab2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003ab6:	68fa      	ldr	r2, [r7, #12]
 8003ab8:	69fb      	ldr	r3, [r7, #28]
 8003aba:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	699b      	ldr	r3, [r3, #24]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d109      	bne.n	8003ad8 <prvProcessReceivedCommands+0x114>
 8003ac4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ac8:	f383 8811 	msr	BASEPRI, r3
 8003acc:	f3bf 8f6f 	isb	sy
 8003ad0:	f3bf 8f4f 	dsb	sy
 8003ad4:	617b      	str	r3, [r7, #20]
 8003ad6:	e7fe      	b.n	8003ad6 <prvProcessReceivedCommands+0x112>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003ad8:	69fb      	ldr	r3, [r7, #28]
 8003ada:	699a      	ldr	r2, [r3, #24]
 8003adc:	69bb      	ldr	r3, [r7, #24]
 8003ade:	18d1      	adds	r1, r2, r3
 8003ae0:	69bb      	ldr	r3, [r7, #24]
 8003ae2:	69ba      	ldr	r2, [r7, #24]
 8003ae4:	69f8      	ldr	r0, [r7, #28]
 8003ae6:	f7ff ff2b 	bl	8003940 <prvInsertTimerInActiveList>
                        break;
 8003aea:	e015      	b.n	8003b18 <prvProcessReceivedCommands+0x154>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003aec:	69fb      	ldr	r3, [r7, #28]
 8003aee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003af2:	f003 0302 	and.w	r3, r3, #2
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d103      	bne.n	8003b02 <prvProcessReceivedCommands+0x13e>
                                {
                                    vPortFree( pxTimer );
 8003afa:	69f8      	ldr	r0, [r7, #28]
 8003afc:	f000 fbd8 	bl	80042b0 <vPortFree>
 8003b00:	e00a      	b.n	8003b18 <prvProcessReceivedCommands+0x154>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003b02:	69fb      	ldr	r3, [r7, #28]
 8003b04:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b08:	f023 0301 	bic.w	r3, r3, #1
 8003b0c:	b2da      	uxtb	r2, r3
 8003b0e:	69fb      	ldr	r3, [r7, #28]
 8003b10:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8003b14:	e000      	b.n	8003b18 <prvProcessReceivedCommands+0x154>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8003b16:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003b18:	4b07      	ldr	r3, [pc, #28]	; (8003b38 <prvProcessReceivedCommands+0x174>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f107 0108 	add.w	r1, r7, #8
 8003b20:	2200      	movs	r2, #0
 8003b22:	4618      	mov	r0, r3
 8003b24:	f7fe fbc8 	bl	80022b8 <xQueueReceive>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	f47f af4e 	bne.w	80039cc <prvProcessReceivedCommands+0x8>
        }
    }
 8003b30:	bf00      	nop
 8003b32:	3720      	adds	r7, #32
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}
 8003b38:	20000164 	.word	0x20000164

08003b3c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b082      	sub	sp, #8
 8003b40:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003b42:	e009      	b.n	8003b58 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003b44:	4b0e      	ldr	r3, [pc, #56]	; (8003b80 <prvSwitchTimerLists+0x44>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	68db      	ldr	r3, [r3, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8003b4e:	f04f 31ff 	mov.w	r1, #4294967295
 8003b52:	6838      	ldr	r0, [r7, #0]
 8003b54:	f7ff fe20 	bl	8003798 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003b58:	4b09      	ldr	r3, [pc, #36]	; (8003b80 <prvSwitchTimerLists+0x44>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d1f0      	bne.n	8003b44 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8003b62:	4b07      	ldr	r3, [pc, #28]	; (8003b80 <prvSwitchTimerLists+0x44>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8003b68:	4b06      	ldr	r3, [pc, #24]	; (8003b84 <prvSwitchTimerLists+0x48>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a04      	ldr	r2, [pc, #16]	; (8003b80 <prvSwitchTimerLists+0x44>)
 8003b6e:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8003b70:	4a04      	ldr	r2, [pc, #16]	; (8003b84 <prvSwitchTimerLists+0x48>)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6013      	str	r3, [r2, #0]
    }
 8003b76:	bf00      	nop
 8003b78:	3708      	adds	r7, #8
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	2000015c 	.word	0x2000015c
 8003b84:	20000160 	.word	0x20000160

08003b88 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8003b8c:	f000 f9d2 	bl	8003f34 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8003b90:	4b12      	ldr	r3, [pc, #72]	; (8003bdc <prvCheckForValidListAndQueue+0x54>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d11d      	bne.n	8003bd4 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8003b98:	4811      	ldr	r0, [pc, #68]	; (8003be0 <prvCheckForValidListAndQueue+0x58>)
 8003b9a:	f7fe f9ec 	bl	8001f76 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8003b9e:	4811      	ldr	r0, [pc, #68]	; (8003be4 <prvCheckForValidListAndQueue+0x5c>)
 8003ba0:	f7fe f9e9 	bl	8001f76 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8003ba4:	4b10      	ldr	r3, [pc, #64]	; (8003be8 <prvCheckForValidListAndQueue+0x60>)
 8003ba6:	4a0e      	ldr	r2, [pc, #56]	; (8003be0 <prvCheckForValidListAndQueue+0x58>)
 8003ba8:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8003baa:	4b10      	ldr	r3, [pc, #64]	; (8003bec <prvCheckForValidListAndQueue+0x64>)
 8003bac:	4a0d      	ldr	r2, [pc, #52]	; (8003be4 <prvCheckForValidListAndQueue+0x5c>)
 8003bae:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	210c      	movs	r1, #12
 8003bb4:	200a      	movs	r0, #10
 8003bb6:	f7fe fb03 	bl	80021c0 <xQueueGenericCreate>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	4b07      	ldr	r3, [pc, #28]	; (8003bdc <prvCheckForValidListAndQueue+0x54>)
 8003bbe:	601a      	str	r2, [r3, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8003bc0:	4b06      	ldr	r3, [pc, #24]	; (8003bdc <prvCheckForValidListAndQueue+0x54>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d005      	beq.n	8003bd4 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003bc8:	4b04      	ldr	r3, [pc, #16]	; (8003bdc <prvCheckForValidListAndQueue+0x54>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4908      	ldr	r1, [pc, #32]	; (8003bf0 <prvCheckForValidListAndQueue+0x68>)
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f7fe fd14 	bl	80025fc <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003bd4:	f000 f9dc 	bl	8003f90 <vPortExitCritical>
    }
 8003bd8:	bf00      	nop
 8003bda:	bd80      	pop	{r7, pc}
 8003bdc:	20000164 	.word	0x20000164
 8003be0:	20000134 	.word	0x20000134
 8003be4:	20000148 	.word	0x20000148
 8003be8:	2000015c 	.word	0x2000015c
 8003bec:	20000160 	.word	0x20000160
 8003bf0:	08005c5c 	.word	0x08005c5c

08003bf4 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b085      	sub	sp, #20
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	60f8      	str	r0, [r7, #12]
 8003bfc:	60b9      	str	r1, [r7, #8]
 8003bfe:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	3b04      	subs	r3, #4
 8003c04:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003c0c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	3b04      	subs	r3, #4
 8003c12:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	f023 0201 	bic.w	r2, r3, #1
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	3b04      	subs	r3, #4
 8003c22:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8003c24:	4a0c      	ldr	r2, [pc, #48]	; (8003c58 <pxPortInitialiseStack+0x64>)
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	3b14      	subs	r3, #20
 8003c2e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8003c30:	687a      	ldr	r2, [r7, #4]
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	3b04      	subs	r3, #4
 8003c3a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	f06f 0202 	mvn.w	r2, #2
 8003c42:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	3b20      	subs	r3, #32
 8003c48:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
}
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	3714      	adds	r7, #20
 8003c50:	46bd      	mov	sp, r7
 8003c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c56:	4770      	bx	lr
 8003c58:	08003c5d 	.word	0x08003c5d

08003c5c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b085      	sub	sp, #20
 8003c60:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8003c62:	2300      	movs	r3, #0
 8003c64:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8003c66:	4b11      	ldr	r3, [pc, #68]	; (8003cac <prvTaskExitError+0x50>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c6e:	d009      	beq.n	8003c84 <prvTaskExitError+0x28>
 8003c70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c74:	f383 8811 	msr	BASEPRI, r3
 8003c78:	f3bf 8f6f 	isb	sy
 8003c7c:	f3bf 8f4f 	dsb	sy
 8003c80:	60fb      	str	r3, [r7, #12]
 8003c82:	e7fe      	b.n	8003c82 <prvTaskExitError+0x26>
 8003c84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c88:	f383 8811 	msr	BASEPRI, r3
 8003c8c:	f3bf 8f6f 	isb	sy
 8003c90:	f3bf 8f4f 	dsb	sy
 8003c94:	60bb      	str	r3, [r7, #8]
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8003c96:	bf00      	nop
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d0fc      	beq.n	8003c98 <prvTaskExitError+0x3c>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8003c9e:	bf00      	nop
 8003ca0:	3714      	adds	r7, #20
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca8:	4770      	bx	lr
 8003caa:	bf00      	nop
 8003cac:	20000010 	.word	0x20000010

08003cb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8003cb0:	4b07      	ldr	r3, [pc, #28]	; (8003cd0 <pxCurrentTCBConst2>)
 8003cb2:	6819      	ldr	r1, [r3, #0]
 8003cb4:	6808      	ldr	r0, [r1, #0]
 8003cb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cba:	f380 8809 	msr	PSP, r0
 8003cbe:	f3bf 8f6f 	isb	sy
 8003cc2:	f04f 0000 	mov.w	r0, #0
 8003cc6:	f380 8811 	msr	BASEPRI, r0
 8003cca:	4770      	bx	lr
 8003ccc:	f3af 8000 	nop.w

08003cd0 <pxCurrentTCBConst2>:
 8003cd0:	20000030 	.word	0x20000030
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8003cd4:	bf00      	nop
 8003cd6:	bf00      	nop

08003cd8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8003cd8:	4808      	ldr	r0, [pc, #32]	; (8003cfc <prvPortStartFirstTask+0x24>)
 8003cda:	6800      	ldr	r0, [r0, #0]
 8003cdc:	6800      	ldr	r0, [r0, #0]
 8003cde:	f380 8808 	msr	MSP, r0
 8003ce2:	f04f 0000 	mov.w	r0, #0
 8003ce6:	f380 8814 	msr	CONTROL, r0
 8003cea:	b662      	cpsie	i
 8003cec:	b661      	cpsie	f
 8003cee:	f3bf 8f4f 	dsb	sy
 8003cf2:	f3bf 8f6f 	isb	sy
 8003cf6:	df00      	svc	0
 8003cf8:	bf00      	nop
 8003cfa:	0000      	.short	0x0000
 8003cfc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8003d00:	bf00      	nop
 8003d02:	bf00      	nop

08003d04 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b086      	sub	sp, #24
 8003d08:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003d0a:	4b44      	ldr	r3, [pc, #272]	; (8003e1c <xPortStartScheduler+0x118>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a44      	ldr	r2, [pc, #272]	; (8003e20 <xPortStartScheduler+0x11c>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d109      	bne.n	8003d28 <xPortStartScheduler+0x24>
 8003d14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d18:	f383 8811 	msr	BASEPRI, r3
 8003d1c:	f3bf 8f6f 	isb	sy
 8003d20:	f3bf 8f4f 	dsb	sy
 8003d24:	613b      	str	r3, [r7, #16]
 8003d26:	e7fe      	b.n	8003d26 <xPortStartScheduler+0x22>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003d28:	4b3c      	ldr	r3, [pc, #240]	; (8003e1c <xPortStartScheduler+0x118>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a3d      	ldr	r2, [pc, #244]	; (8003e24 <xPortStartScheduler+0x120>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d109      	bne.n	8003d46 <xPortStartScheduler+0x42>
 8003d32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d36:	f383 8811 	msr	BASEPRI, r3
 8003d3a:	f3bf 8f6f 	isb	sy
 8003d3e:	f3bf 8f4f 	dsb	sy
 8003d42:	60fb      	str	r3, [r7, #12]
 8003d44:	e7fe      	b.n	8003d44 <xPortStartScheduler+0x40>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003d46:	4b38      	ldr	r3, [pc, #224]	; (8003e28 <xPortStartScheduler+0x124>)
 8003d48:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	781b      	ldrb	r3, [r3, #0]
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	22ff      	movs	r2, #255	; 0xff
 8003d56:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	781b      	ldrb	r3, [r3, #0]
 8003d5c:	b2db      	uxtb	r3, r3
 8003d5e:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003d60:	78fb      	ldrb	r3, [r7, #3]
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003d68:	b2da      	uxtb	r2, r3
 8003d6a:	4b30      	ldr	r3, [pc, #192]	; (8003e2c <xPortStartScheduler+0x128>)
 8003d6c:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003d6e:	4b30      	ldr	r3, [pc, #192]	; (8003e30 <xPortStartScheduler+0x12c>)
 8003d70:	2207      	movs	r2, #7
 8003d72:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003d74:	e009      	b.n	8003d8a <xPortStartScheduler+0x86>
            {
                ulMaxPRIGROUPValue--;
 8003d76:	4b2e      	ldr	r3, [pc, #184]	; (8003e30 <xPortStartScheduler+0x12c>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	3b01      	subs	r3, #1
 8003d7c:	4a2c      	ldr	r2, [pc, #176]	; (8003e30 <xPortStartScheduler+0x12c>)
 8003d7e:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003d80:	78fb      	ldrb	r3, [r7, #3]
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	005b      	lsls	r3, r3, #1
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003d8a:	78fb      	ldrb	r3, [r7, #3]
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d92:	2b80      	cmp	r3, #128	; 0x80
 8003d94:	d0ef      	beq.n	8003d76 <xPortStartScheduler+0x72>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003d96:	4b26      	ldr	r3, [pc, #152]	; (8003e30 <xPortStartScheduler+0x12c>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f1c3 0307 	rsb	r3, r3, #7
 8003d9e:	2b04      	cmp	r3, #4
 8003da0:	d009      	beq.n	8003db6 <xPortStartScheduler+0xb2>
 8003da2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003da6:	f383 8811 	msr	BASEPRI, r3
 8003daa:	f3bf 8f6f 	isb	sy
 8003dae:	f3bf 8f4f 	dsb	sy
 8003db2:	60bb      	str	r3, [r7, #8]
 8003db4:	e7fe      	b.n	8003db4 <xPortStartScheduler+0xb0>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003db6:	4b1e      	ldr	r3, [pc, #120]	; (8003e30 <xPortStartScheduler+0x12c>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	021b      	lsls	r3, r3, #8
 8003dbc:	4a1c      	ldr	r2, [pc, #112]	; (8003e30 <xPortStartScheduler+0x12c>)
 8003dbe:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003dc0:	4b1b      	ldr	r3, [pc, #108]	; (8003e30 <xPortStartScheduler+0x12c>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003dc8:	4a19      	ldr	r2, [pc, #100]	; (8003e30 <xPortStartScheduler+0x12c>)
 8003dca:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	b2da      	uxtb	r2, r3
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	701a      	strb	r2, [r3, #0]
        }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8003dd4:	4b17      	ldr	r3, [pc, #92]	; (8003e34 <xPortStartScheduler+0x130>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a16      	ldr	r2, [pc, #88]	; (8003e34 <xPortStartScheduler+0x130>)
 8003dda:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003dde:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8003de0:	4b14      	ldr	r3, [pc, #80]	; (8003e34 <xPortStartScheduler+0x130>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a13      	ldr	r2, [pc, #76]	; (8003e34 <xPortStartScheduler+0x130>)
 8003de6:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003dea:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8003dec:	f000 f954 	bl	8004098 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8003df0:	4b11      	ldr	r3, [pc, #68]	; (8003e38 <xPortStartScheduler+0x134>)
 8003df2:	2200      	movs	r2, #0
 8003df4:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8003df6:	f000 f973 	bl	80040e0 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003dfa:	4b10      	ldr	r3, [pc, #64]	; (8003e3c <xPortStartScheduler+0x138>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a0f      	ldr	r2, [pc, #60]	; (8003e3c <xPortStartScheduler+0x138>)
 8003e00:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003e04:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8003e06:	f7ff ff67 	bl	8003cd8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8003e0a:	f7ff f8e7 	bl	8002fdc <vTaskSwitchContext>
    prvTaskExitError();
 8003e0e:	f7ff ff25 	bl	8003c5c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8003e12:	2300      	movs	r3, #0
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3718      	adds	r7, #24
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	e000ed00 	.word	0xe000ed00
 8003e20:	410fc271 	.word	0x410fc271
 8003e24:	410fc270 	.word	0x410fc270
 8003e28:	e000e400 	.word	0xe000e400
 8003e2c:	20000170 	.word	0x20000170
 8003e30:	20000174 	.word	0x20000174
 8003e34:	e000ed20 	.word	0xe000ed20
 8003e38:	20000010 	.word	0x20000010
 8003e3c:	e000ef34 	.word	0xe000ef34

08003e40 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b087      	sub	sp, #28
 8003e44:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003e46:	4b35      	ldr	r3, [pc, #212]	; (8003f1c <vInitPrioGroupValue+0xdc>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a35      	ldr	r2, [pc, #212]	; (8003f20 <vInitPrioGroupValue+0xe0>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d109      	bne.n	8003e64 <vInitPrioGroupValue+0x24>
 8003e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e54:	f383 8811 	msr	BASEPRI, r3
 8003e58:	f3bf 8f6f 	isb	sy
 8003e5c:	f3bf 8f4f 	dsb	sy
 8003e60:	613b      	str	r3, [r7, #16]
 8003e62:	e7fe      	b.n	8003e62 <vInitPrioGroupValue+0x22>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003e64:	4b2d      	ldr	r3, [pc, #180]	; (8003f1c <vInitPrioGroupValue+0xdc>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a2e      	ldr	r2, [pc, #184]	; (8003f24 <vInitPrioGroupValue+0xe4>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d109      	bne.n	8003e82 <vInitPrioGroupValue+0x42>
 8003e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e72:	f383 8811 	msr	BASEPRI, r3
 8003e76:	f3bf 8f6f 	isb	sy
 8003e7a:	f3bf 8f4f 	dsb	sy
 8003e7e:	60fb      	str	r3, [r7, #12]
 8003e80:	e7fe      	b.n	8003e80 <vInitPrioGroupValue+0x40>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003e82:	4b29      	ldr	r3, [pc, #164]	; (8003f28 <vInitPrioGroupValue+0xe8>)
 8003e84:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	781b      	ldrb	r3, [r3, #0]
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	22ff      	movs	r2, #255	; 0xff
 8003e92:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	781b      	ldrb	r3, [r3, #0]
 8003e98:	b2db      	uxtb	r3, r3
 8003e9a:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003e9c:	78fb      	ldrb	r3, [r7, #3]
 8003e9e:	b2db      	uxtb	r3, r3
 8003ea0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003ea4:	b2da      	uxtb	r2, r3
 8003ea6:	4b21      	ldr	r3, [pc, #132]	; (8003f2c <vInitPrioGroupValue+0xec>)
 8003ea8:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003eaa:	4b21      	ldr	r3, [pc, #132]	; (8003f30 <vInitPrioGroupValue+0xf0>)
 8003eac:	2207      	movs	r2, #7
 8003eae:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003eb0:	e009      	b.n	8003ec6 <vInitPrioGroupValue+0x86>
            {
                ulMaxPRIGROUPValue--;
 8003eb2:	4b1f      	ldr	r3, [pc, #124]	; (8003f30 <vInitPrioGroupValue+0xf0>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	3b01      	subs	r3, #1
 8003eb8:	4a1d      	ldr	r2, [pc, #116]	; (8003f30 <vInitPrioGroupValue+0xf0>)
 8003eba:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003ebc:	78fb      	ldrb	r3, [r7, #3]
 8003ebe:	b2db      	uxtb	r3, r3
 8003ec0:	005b      	lsls	r3, r3, #1
 8003ec2:	b2db      	uxtb	r3, r3
 8003ec4:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003ec6:	78fb      	ldrb	r3, [r7, #3]
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ece:	2b80      	cmp	r3, #128	; 0x80
 8003ed0:	d0ef      	beq.n	8003eb2 <vInitPrioGroupValue+0x72>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003ed2:	4b17      	ldr	r3, [pc, #92]	; (8003f30 <vInitPrioGroupValue+0xf0>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f1c3 0307 	rsb	r3, r3, #7
 8003eda:	2b04      	cmp	r3, #4
 8003edc:	d009      	beq.n	8003ef2 <vInitPrioGroupValue+0xb2>
 8003ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ee2:	f383 8811 	msr	BASEPRI, r3
 8003ee6:	f3bf 8f6f 	isb	sy
 8003eea:	f3bf 8f4f 	dsb	sy
 8003eee:	60bb      	str	r3, [r7, #8]
 8003ef0:	e7fe      	b.n	8003ef0 <vInitPrioGroupValue+0xb0>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003ef2:	4b0f      	ldr	r3, [pc, #60]	; (8003f30 <vInitPrioGroupValue+0xf0>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	021b      	lsls	r3, r3, #8
 8003ef8:	4a0d      	ldr	r2, [pc, #52]	; (8003f30 <vInitPrioGroupValue+0xf0>)
 8003efa:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003efc:	4b0c      	ldr	r3, [pc, #48]	; (8003f30 <vInitPrioGroupValue+0xf0>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003f04:	4a0a      	ldr	r2, [pc, #40]	; (8003f30 <vInitPrioGroupValue+0xf0>)
 8003f06:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	b2da      	uxtb	r2, r3
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 8003f10:	bf00      	nop
 8003f12:	371c      	adds	r7, #28
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr
 8003f1c:	e000ed00 	.word	0xe000ed00
 8003f20:	410fc271 	.word	0x410fc271
 8003f24:	410fc270 	.word	0x410fc270
 8003f28:	e000e400 	.word	0xe000e400
 8003f2c:	20000170 	.word	0x20000170
 8003f30:	20000174 	.word	0x20000174

08003f34 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003f34:	b480      	push	{r7}
 8003f36:	b083      	sub	sp, #12
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f3e:	f383 8811 	msr	BASEPRI, r3
 8003f42:	f3bf 8f6f 	isb	sy
 8003f46:	f3bf 8f4f 	dsb	sy
 8003f4a:	607b      	str	r3, [r7, #4]
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8003f4c:	4b0e      	ldr	r3, [pc, #56]	; (8003f88 <vPortEnterCritical+0x54>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	3301      	adds	r3, #1
 8003f52:	4a0d      	ldr	r2, [pc, #52]	; (8003f88 <vPortEnterCritical+0x54>)
 8003f54:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8003f56:	4b0c      	ldr	r3, [pc, #48]	; (8003f88 <vPortEnterCritical+0x54>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d10e      	bne.n	8003f7c <vPortEnterCritical+0x48>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003f5e:	4b0b      	ldr	r3, [pc, #44]	; (8003f8c <vPortEnterCritical+0x58>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d009      	beq.n	8003f7c <vPortEnterCritical+0x48>
 8003f68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f6c:	f383 8811 	msr	BASEPRI, r3
 8003f70:	f3bf 8f6f 	isb	sy
 8003f74:	f3bf 8f4f 	dsb	sy
 8003f78:	603b      	str	r3, [r7, #0]
 8003f7a:	e7fe      	b.n	8003f7a <vPortEnterCritical+0x46>
    }
}
 8003f7c:	bf00      	nop
 8003f7e:	370c      	adds	r7, #12
 8003f80:	46bd      	mov	sp, r7
 8003f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f86:	4770      	bx	lr
 8003f88:	20000010 	.word	0x20000010
 8003f8c:	e000ed04 	.word	0xe000ed04

08003f90 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003f90:	b480      	push	{r7}
 8003f92:	b083      	sub	sp, #12
 8003f94:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8003f96:	4b11      	ldr	r3, [pc, #68]	; (8003fdc <vPortExitCritical+0x4c>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d109      	bne.n	8003fb2 <vPortExitCritical+0x22>
 8003f9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fa2:	f383 8811 	msr	BASEPRI, r3
 8003fa6:	f3bf 8f6f 	isb	sy
 8003faa:	f3bf 8f4f 	dsb	sy
 8003fae:	607b      	str	r3, [r7, #4]
 8003fb0:	e7fe      	b.n	8003fb0 <vPortExitCritical+0x20>
    uxCriticalNesting--;
 8003fb2:	4b0a      	ldr	r3, [pc, #40]	; (8003fdc <vPortExitCritical+0x4c>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	3b01      	subs	r3, #1
 8003fb8:	4a08      	ldr	r2, [pc, #32]	; (8003fdc <vPortExitCritical+0x4c>)
 8003fba:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8003fbc:	4b07      	ldr	r3, [pc, #28]	; (8003fdc <vPortExitCritical+0x4c>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d104      	bne.n	8003fce <vPortExitCritical+0x3e>
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	f383 8811 	msr	BASEPRI, r3
    {
        portENABLE_INTERRUPTS();
    }
}
 8003fce:	bf00      	nop
 8003fd0:	370c      	adds	r7, #12
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr
 8003fda:	bf00      	nop
 8003fdc:	20000010 	.word	0x20000010

08003fe0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8003fe0:	f3ef 8009 	mrs	r0, PSP
 8003fe4:	f3bf 8f6f 	isb	sy
 8003fe8:	4b15      	ldr	r3, [pc, #84]	; (8004040 <pxCurrentTCBConst>)
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	f01e 0f10 	tst.w	lr, #16
 8003ff0:	bf08      	it	eq
 8003ff2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003ff6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ffa:	6010      	str	r0, [r2, #0]
 8003ffc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004000:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004004:	f380 8811 	msr	BASEPRI, r0
 8004008:	f3bf 8f4f 	dsb	sy
 800400c:	f3bf 8f6f 	isb	sy
 8004010:	f7fe ffe4 	bl	8002fdc <vTaskSwitchContext>
 8004014:	f04f 0000 	mov.w	r0, #0
 8004018:	f380 8811 	msr	BASEPRI, r0
 800401c:	bc09      	pop	{r0, r3}
 800401e:	6819      	ldr	r1, [r3, #0]
 8004020:	6808      	ldr	r0, [r1, #0]
 8004022:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004026:	f01e 0f10 	tst.w	lr, #16
 800402a:	bf08      	it	eq
 800402c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004030:	f380 8809 	msr	PSP, r0
 8004034:	f3bf 8f6f 	isb	sy
 8004038:	4770      	bx	lr
 800403a:	bf00      	nop
 800403c:	f3af 8000 	nop.w

08004040 <pxCurrentTCBConst>:
 8004040:	20000030 	.word	0x20000030
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8004044:	bf00      	nop
 8004046:	bf00      	nop

08004048 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b082      	sub	sp, #8
 800404c:	af00      	add	r7, sp, #0
        __asm volatile
 800404e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004052:	f383 8811 	msr	BASEPRI, r3
 8004056:	f3bf 8f6f 	isb	sy
 800405a:	f3bf 8f4f 	dsb	sy
 800405e:	607b      	str	r3, [r7, #4]
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8004060:	f001 fa86 	bl	8005570 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8004064:	f7fe fea0 	bl	8002da8 <xTaskIncrementTick>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d006      	beq.n	800407c <SysTick_Handler+0x34>
        {
			traceISR_EXIT_TO_SCHEDULER();
 800406e:	f001 fadd 	bl	800562c <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004072:	4b08      	ldr	r3, [pc, #32]	; (8004094 <SysTick_Handler+0x4c>)
 8004074:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004078:	601a      	str	r2, [r3, #0]
 800407a:	e001      	b.n	8004080 <SysTick_Handler+0x38>
        }
		else
		{
			traceISR_EXIT();
 800407c:	f001 faba 	bl	80055f4 <SEGGER_SYSVIEW_RecordExitISR>
 8004080:	2300      	movs	r3, #0
 8004082:	603b      	str	r3, [r7, #0]
        __asm volatile
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	f383 8811 	msr	BASEPRI, r3
		}
    }
    portENABLE_INTERRUPTS();
}
 800408a:	bf00      	nop
 800408c:	3708      	adds	r7, #8
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	e000ed04 	.word	0xe000ed04

08004098 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8004098:	b480      	push	{r7}
 800409a:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 800409c:	4b0b      	ldr	r3, [pc, #44]	; (80040cc <vPortSetupTimerInterrupt+0x34>)
 800409e:	2200      	movs	r2, #0
 80040a0:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80040a2:	4b0b      	ldr	r3, [pc, #44]	; (80040d0 <vPortSetupTimerInterrupt+0x38>)
 80040a4:	2200      	movs	r2, #0
 80040a6:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80040a8:	4b0a      	ldr	r3, [pc, #40]	; (80040d4 <vPortSetupTimerInterrupt+0x3c>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a0a      	ldr	r2, [pc, #40]	; (80040d8 <vPortSetupTimerInterrupt+0x40>)
 80040ae:	fba2 2303 	umull	r2, r3, r2, r3
 80040b2:	099b      	lsrs	r3, r3, #6
 80040b4:	4a09      	ldr	r2, [pc, #36]	; (80040dc <vPortSetupTimerInterrupt+0x44>)
 80040b6:	3b01      	subs	r3, #1
 80040b8:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80040ba:	4b04      	ldr	r3, [pc, #16]	; (80040cc <vPortSetupTimerInterrupt+0x34>)
 80040bc:	2207      	movs	r2, #7
 80040be:	601a      	str	r2, [r3, #0]
}
 80040c0:	bf00      	nop
 80040c2:	46bd      	mov	sp, r7
 80040c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c8:	4770      	bx	lr
 80040ca:	bf00      	nop
 80040cc:	e000e010 	.word	0xe000e010
 80040d0:	e000e018 	.word	0xe000e018
 80040d4:	20000008 	.word	0x20000008
 80040d8:	10624dd3 	.word	0x10624dd3
 80040dc:	e000e014 	.word	0xe000e014

080040e0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80040e0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80040f0 <vPortEnableVFP+0x10>
 80040e4:	6801      	ldr	r1, [r0, #0]
 80040e6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80040ea:	6001      	str	r1, [r0, #0]
 80040ec:	4770      	bx	lr
 80040ee:	0000      	.short	0x0000
 80040f0:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 80040f4:	bf00      	nop
 80040f6:	bf00      	nop

080040f8 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b08a      	sub	sp, #40	; 0x28
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8004100:	2300      	movs	r3, #0
 8004102:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8004104:	f7fe fd34 	bl	8002b70 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8004108:	4b63      	ldr	r3, [pc, #396]	; (8004298 <pvPortMalloc+0x1a0>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d101      	bne.n	8004114 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8004110:	f000 f92e 	bl	8004370 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004114:	4b61      	ldr	r3, [pc, #388]	; (800429c <pvPortMalloc+0x1a4>)
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	4013      	ands	r3, r2
 800411c:	2b00      	cmp	r3, #0
 800411e:	f040 80a5 	bne.w	800426c <pvPortMalloc+0x174>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) &&
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d02c      	beq.n	8004182 <pvPortMalloc+0x8a>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8004128:	2208      	movs	r2, #8
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) &&
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	429a      	cmp	r2, r3
 8004132:	d226      	bcs.n	8004182 <pvPortMalloc+0x8a>
            {
                xWantedSize += xHeapStructSize;
 8004134:	2208      	movs	r2, #8
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	4413      	add	r3, r2
 800413a:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	f003 0307 	and.w	r3, r3, #7
 8004142:	2b00      	cmp	r3, #0
 8004144:	d020      	beq.n	8004188 <pvPortMalloc+0x90>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) )
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	f023 0307 	bic.w	r3, r3, #7
 800414c:	3308      	adds	r3, #8
 800414e:	687a      	ldr	r2, [r7, #4]
 8004150:	429a      	cmp	r2, r3
 8004152:	d213      	bcs.n	800417c <pvPortMalloc+0x84>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	f023 0307 	bic.w	r3, r3, #7
 800415a:	3308      	adds	r3, #8
 800415c:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f003 0307 	and.w	r3, r3, #7
 8004164:	2b00      	cmp	r3, #0
 8004166:	d00f      	beq.n	8004188 <pvPortMalloc+0x90>
        __asm volatile
 8004168:	f04f 0350 	mov.w	r3, #80	; 0x50
 800416c:	f383 8811 	msr	BASEPRI, r3
 8004170:	f3bf 8f6f 	isb	sy
 8004174:	f3bf 8f4f 	dsb	sy
 8004178:	617b      	str	r3, [r7, #20]
 800417a:	e7fe      	b.n	800417a <pvPortMalloc+0x82>
                    }
                    else
                    {
                        xWantedSize = 0;
 800417c:	2300      	movs	r3, #0
 800417e:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004180:	e002      	b.n	8004188 <pvPortMalloc+0x90>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else
            {
                xWantedSize = 0;
 8004182:	2300      	movs	r3, #0
 8004184:	607b      	str	r3, [r7, #4]
 8004186:	e000      	b.n	800418a <pvPortMalloc+0x92>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004188:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d06d      	beq.n	800426c <pvPortMalloc+0x174>
 8004190:	4b43      	ldr	r3, [pc, #268]	; (80042a0 <pvPortMalloc+0x1a8>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	687a      	ldr	r2, [r7, #4]
 8004196:	429a      	cmp	r2, r3
 8004198:	d868      	bhi.n	800426c <pvPortMalloc+0x174>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800419a:	4b42      	ldr	r3, [pc, #264]	; (80042a4 <pvPortMalloc+0x1ac>)
 800419c:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800419e:	4b41      	ldr	r3, [pc, #260]	; (80042a4 <pvPortMalloc+0x1ac>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80041a4:	e004      	b.n	80041b0 <pvPortMalloc+0xb8>
                {
                    pxPreviousBlock = pxBlock;
 80041a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041a8:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80041aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80041b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	429a      	cmp	r2, r3
 80041b8:	d903      	bls.n	80041c2 <pvPortMalloc+0xca>
 80041ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d1f1      	bne.n	80041a6 <pvPortMalloc+0xae>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80041c2:	4b35      	ldr	r3, [pc, #212]	; (8004298 <pvPortMalloc+0x1a0>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041c8:	429a      	cmp	r2, r3
 80041ca:	d04f      	beq.n	800426c <pvPortMalloc+0x174>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80041cc:	6a3b      	ldr	r3, [r7, #32]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	2208      	movs	r2, #8
 80041d2:	4413      	add	r3, r2
 80041d4:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80041d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	6a3b      	ldr	r3, [r7, #32]
 80041dc:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80041de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e0:	685a      	ldr	r2, [r3, #4]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	1ad2      	subs	r2, r2, r3
 80041e6:	2308      	movs	r3, #8
 80041e8:	005b      	lsls	r3, r3, #1
 80041ea:	429a      	cmp	r2, r3
 80041ec:	d91e      	bls.n	800422c <pvPortMalloc+0x134>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80041ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	4413      	add	r3, r2
 80041f4:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80041f6:	69bb      	ldr	r3, [r7, #24]
 80041f8:	f003 0307 	and.w	r3, r3, #7
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d009      	beq.n	8004214 <pvPortMalloc+0x11c>
 8004200:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004204:	f383 8811 	msr	BASEPRI, r3
 8004208:	f3bf 8f6f 	isb	sy
 800420c:	f3bf 8f4f 	dsb	sy
 8004210:	613b      	str	r3, [r7, #16]
 8004212:	e7fe      	b.n	8004212 <pvPortMalloc+0x11a>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004216:	685a      	ldr	r2, [r3, #4]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	1ad2      	subs	r2, r2, r3
 800421c:	69bb      	ldr	r3, [r7, #24]
 800421e:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004222:	687a      	ldr	r2, [r7, #4]
 8004224:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004226:	69b8      	ldr	r0, [r7, #24]
 8004228:	f000 f904 	bl	8004434 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800422c:	4b1c      	ldr	r3, [pc, #112]	; (80042a0 <pvPortMalloc+0x1a8>)
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	1ad3      	subs	r3, r2, r3
 8004236:	4a1a      	ldr	r2, [pc, #104]	; (80042a0 <pvPortMalloc+0x1a8>)
 8004238:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800423a:	4b19      	ldr	r3, [pc, #100]	; (80042a0 <pvPortMalloc+0x1a8>)
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	4b1a      	ldr	r3, [pc, #104]	; (80042a8 <pvPortMalloc+0x1b0>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	429a      	cmp	r2, r3
 8004244:	d203      	bcs.n	800424e <pvPortMalloc+0x156>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004246:	4b16      	ldr	r3, [pc, #88]	; (80042a0 <pvPortMalloc+0x1a8>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a17      	ldr	r2, [pc, #92]	; (80042a8 <pvPortMalloc+0x1b0>)
 800424c:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 800424e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004250:	685a      	ldr	r2, [r3, #4]
 8004252:	4b12      	ldr	r3, [pc, #72]	; (800429c <pvPortMalloc+0x1a4>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	431a      	orrs	r2, r3
 8004258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800425a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800425c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800425e:	2200      	movs	r2, #0
 8004260:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8004262:	4b12      	ldr	r3, [pc, #72]	; (80042ac <pvPortMalloc+0x1b4>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	3301      	adds	r3, #1
 8004268:	4a10      	ldr	r2, [pc, #64]	; (80042ac <pvPortMalloc+0x1b4>)
 800426a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800426c:	f7fe fc8e 	bl	8002b8c <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004270:	69fb      	ldr	r3, [r7, #28]
 8004272:	f003 0307 	and.w	r3, r3, #7
 8004276:	2b00      	cmp	r3, #0
 8004278:	d009      	beq.n	800428e <pvPortMalloc+0x196>
 800427a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800427e:	f383 8811 	msr	BASEPRI, r3
 8004282:	f3bf 8f6f 	isb	sy
 8004286:	f3bf 8f4f 	dsb	sy
 800428a:	60fb      	str	r3, [r7, #12]
 800428c:	e7fe      	b.n	800428c <pvPortMalloc+0x194>
    return pvReturn;
 800428e:	69fb      	ldr	r3, [r7, #28]
}
 8004290:	4618      	mov	r0, r3
 8004292:	3728      	adds	r7, #40	; 0x28
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}
 8004298:	20019180 	.word	0x20019180
 800429c:	20019194 	.word	0x20019194
 80042a0:	20019184 	.word	0x20019184
 80042a4:	20019178 	.word	0x20019178
 80042a8:	20019188 	.word	0x20019188
 80042ac:	2001918c 	.word	0x2001918c

080042b0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b086      	sub	sp, #24
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d04b      	beq.n	800435a <vPortFree+0xaa>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80042c2:	2308      	movs	r3, #8
 80042c4:	425b      	negs	r3, r3
 80042c6:	697a      	ldr	r2, [r7, #20]
 80042c8:	4413      	add	r3, r2
 80042ca:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	685a      	ldr	r2, [r3, #4]
 80042d4:	4b23      	ldr	r3, [pc, #140]	; (8004364 <vPortFree+0xb4>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4013      	ands	r3, r2
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d109      	bne.n	80042f2 <vPortFree+0x42>
 80042de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042e2:	f383 8811 	msr	BASEPRI, r3
 80042e6:	f3bf 8f6f 	isb	sy
 80042ea:	f3bf 8f4f 	dsb	sy
 80042ee:	60fb      	str	r3, [r7, #12]
 80042f0:	e7fe      	b.n	80042f0 <vPortFree+0x40>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d009      	beq.n	800430e <vPortFree+0x5e>
 80042fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042fe:	f383 8811 	msr	BASEPRI, r3
 8004302:	f3bf 8f6f 	isb	sy
 8004306:	f3bf 8f4f 	dsb	sy
 800430a:	60bb      	str	r3, [r7, #8]
 800430c:	e7fe      	b.n	800430c <vPortFree+0x5c>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	685a      	ldr	r2, [r3, #4]
 8004312:	4b14      	ldr	r3, [pc, #80]	; (8004364 <vPortFree+0xb4>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4013      	ands	r3, r2
 8004318:	2b00      	cmp	r3, #0
 800431a:	d01e      	beq.n	800435a <vPortFree+0xaa>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d11a      	bne.n	800435a <vPortFree+0xaa>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	685a      	ldr	r2, [r3, #4]
 8004328:	4b0e      	ldr	r3, [pc, #56]	; (8004364 <vPortFree+0xb4>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	43db      	mvns	r3, r3
 800432e:	401a      	ands	r2, r3
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8004334:	f7fe fc1c 	bl	8002b70 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004338:	693b      	ldr	r3, [r7, #16]
 800433a:	685a      	ldr	r2, [r3, #4]
 800433c:	4b0a      	ldr	r3, [pc, #40]	; (8004368 <vPortFree+0xb8>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4413      	add	r3, r2
 8004342:	4a09      	ldr	r2, [pc, #36]	; (8004368 <vPortFree+0xb8>)
 8004344:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004346:	6938      	ldr	r0, [r7, #16]
 8004348:	f000 f874 	bl	8004434 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800434c:	4b07      	ldr	r3, [pc, #28]	; (800436c <vPortFree+0xbc>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	3301      	adds	r3, #1
 8004352:	4a06      	ldr	r2, [pc, #24]	; (800436c <vPortFree+0xbc>)
 8004354:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004356:	f7fe fc19 	bl	8002b8c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800435a:	bf00      	nop
 800435c:	3718      	adds	r7, #24
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}
 8004362:	bf00      	nop
 8004364:	20019194 	.word	0x20019194
 8004368:	20019184 	.word	0x20019184
 800436c:	20019190 	.word	0x20019190

08004370 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004370:	b480      	push	{r7}
 8004372:	b085      	sub	sp, #20
 8004374:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004376:	f44f 33c8 	mov.w	r3, #102400	; 0x19000
 800437a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 800437c:	4b27      	ldr	r3, [pc, #156]	; (800441c <prvHeapInit+0xac>)
 800437e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	f003 0307 	and.w	r3, r3, #7
 8004386:	2b00      	cmp	r3, #0
 8004388:	d00c      	beq.n	80043a4 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	3307      	adds	r3, #7
 800438e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	f023 0307 	bic.w	r3, r3, #7
 8004396:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004398:	68ba      	ldr	r2, [r7, #8]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	1ad3      	subs	r3, r2, r3
 800439e:	4a1f      	ldr	r2, [pc, #124]	; (800441c <prvHeapInit+0xac>)
 80043a0:	4413      	add	r3, r2
 80043a2:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80043a8:	4a1d      	ldr	r2, [pc, #116]	; (8004420 <prvHeapInit+0xb0>)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80043ae:	4b1c      	ldr	r3, [pc, #112]	; (8004420 <prvHeapInit+0xb0>)
 80043b0:	2200      	movs	r2, #0
 80043b2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	68ba      	ldr	r2, [r7, #8]
 80043b8:	4413      	add	r3, r2
 80043ba:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80043bc:	2208      	movs	r2, #8
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	1a9b      	subs	r3, r3, r2
 80043c2:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	f023 0307 	bic.w	r3, r3, #7
 80043ca:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	4a15      	ldr	r2, [pc, #84]	; (8004424 <prvHeapInit+0xb4>)
 80043d0:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80043d2:	4b14      	ldr	r3, [pc, #80]	; (8004424 <prvHeapInit+0xb4>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	2200      	movs	r2, #0
 80043d8:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80043da:	4b12      	ldr	r3, [pc, #72]	; (8004424 <prvHeapInit+0xb4>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	2200      	movs	r2, #0
 80043e0:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	68fa      	ldr	r2, [r7, #12]
 80043ea:	1ad2      	subs	r2, r2, r3
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80043f0:	4b0c      	ldr	r3, [pc, #48]	; (8004424 <prvHeapInit+0xb4>)
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	4a0a      	ldr	r2, [pc, #40]	; (8004428 <prvHeapInit+0xb8>)
 80043fe:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	4a09      	ldr	r2, [pc, #36]	; (800442c <prvHeapInit+0xbc>)
 8004406:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004408:	4b09      	ldr	r3, [pc, #36]	; (8004430 <prvHeapInit+0xc0>)
 800440a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800440e:	601a      	str	r2, [r3, #0]
}
 8004410:	bf00      	nop
 8004412:	3714      	adds	r7, #20
 8004414:	46bd      	mov	sp, r7
 8004416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441a:	4770      	bx	lr
 800441c:	20000178 	.word	0x20000178
 8004420:	20019178 	.word	0x20019178
 8004424:	20019180 	.word	0x20019180
 8004428:	20019188 	.word	0x20019188
 800442c:	20019184 	.word	0x20019184
 8004430:	20019194 	.word	0x20019194

08004434 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004434:	b480      	push	{r7}
 8004436:	b085      	sub	sp, #20
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800443c:	4b28      	ldr	r3, [pc, #160]	; (80044e0 <prvInsertBlockIntoFreeList+0xac>)
 800443e:	60fb      	str	r3, [r7, #12]
 8004440:	e002      	b.n	8004448 <prvInsertBlockIntoFreeList+0x14>
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	60fb      	str	r3, [r7, #12]
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	687a      	ldr	r2, [r7, #4]
 800444e:	429a      	cmp	r2, r3
 8004450:	d8f7      	bhi.n	8004442 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	68ba      	ldr	r2, [r7, #8]
 800445c:	4413      	add	r3, r2
 800445e:	687a      	ldr	r2, [r7, #4]
 8004460:	429a      	cmp	r2, r3
 8004462:	d108      	bne.n	8004476 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	685a      	ldr	r2, [r3, #4]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	441a      	add	r2, r3
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	68ba      	ldr	r2, [r7, #8]
 8004480:	441a      	add	r2, r3
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	429a      	cmp	r2, r3
 8004488:	d118      	bne.n	80044bc <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681a      	ldr	r2, [r3, #0]
 800448e:	4b15      	ldr	r3, [pc, #84]	; (80044e4 <prvInsertBlockIntoFreeList+0xb0>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	429a      	cmp	r2, r3
 8004494:	d00d      	beq.n	80044b2 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	685a      	ldr	r2, [r3, #4]
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	441a      	add	r2, r3
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	601a      	str	r2, [r3, #0]
 80044b0:	e008      	b.n	80044c4 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80044b2:	4b0c      	ldr	r3, [pc, #48]	; (80044e4 <prvInsertBlockIntoFreeList+0xb0>)
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	601a      	str	r2, [r3, #0]
 80044ba:	e003      	b.n	80044c4 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80044c4:	68fa      	ldr	r2, [r7, #12]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	429a      	cmp	r2, r3
 80044ca:	d002      	beq.n	80044d2 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	687a      	ldr	r2, [r7, #4]
 80044d0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80044d2:	bf00      	nop
 80044d4:	3714      	adds	r7, #20
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr
 80044de:	bf00      	nop
 80044e0:	20019178 	.word	0x20019178
 80044e4:	20019180 	.word	0x20019180

080044e8 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b086      	sub	sp, #24
 80044ec:	af02      	add	r7, sp, #8
 80044ee:	60f8      	str	r0, [r7, #12]
 80044f0:	60b9      	str	r1, [r7, #8]
 80044f2:	607a      	str	r2, [r7, #4]
 80044f4:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 80044f6:	2205      	movs	r2, #5
 80044f8:	492b      	ldr	r1, [pc, #172]	; (80045a8 <SYSVIEW_AddTask+0xc0>)
 80044fa:	68b8      	ldr	r0, [r7, #8]
 80044fc:	f001 fb60 	bl	8005bc0 <memcmp>
 8004500:	4603      	mov	r3, r0
 8004502:	2b00      	cmp	r3, #0
 8004504:	d04b      	beq.n	800459e <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8004506:	4b29      	ldr	r3, [pc, #164]	; (80045ac <SYSVIEW_AddTask+0xc4>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	2b07      	cmp	r3, #7
 800450c:	d903      	bls.n	8004516 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800450e:	4828      	ldr	r0, [pc, #160]	; (80045b0 <SYSVIEW_AddTask+0xc8>)
 8004510:	f001 fad6 	bl	8005ac0 <SEGGER_SYSVIEW_Warn>
    return;
 8004514:	e044      	b.n	80045a0 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8004516:	4b25      	ldr	r3, [pc, #148]	; (80045ac <SYSVIEW_AddTask+0xc4>)
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	4926      	ldr	r1, [pc, #152]	; (80045b4 <SYSVIEW_AddTask+0xcc>)
 800451c:	4613      	mov	r3, r2
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	4413      	add	r3, r2
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	440b      	add	r3, r1
 8004526:	68fa      	ldr	r2, [r7, #12]
 8004528:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800452a:	4b20      	ldr	r3, [pc, #128]	; (80045ac <SYSVIEW_AddTask+0xc4>)
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	4921      	ldr	r1, [pc, #132]	; (80045b4 <SYSVIEW_AddTask+0xcc>)
 8004530:	4613      	mov	r3, r2
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	4413      	add	r3, r2
 8004536:	009b      	lsls	r3, r3, #2
 8004538:	440b      	add	r3, r1
 800453a:	3304      	adds	r3, #4
 800453c:	68ba      	ldr	r2, [r7, #8]
 800453e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8004540:	4b1a      	ldr	r3, [pc, #104]	; (80045ac <SYSVIEW_AddTask+0xc4>)
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	491b      	ldr	r1, [pc, #108]	; (80045b4 <SYSVIEW_AddTask+0xcc>)
 8004546:	4613      	mov	r3, r2
 8004548:	009b      	lsls	r3, r3, #2
 800454a:	4413      	add	r3, r2
 800454c:	009b      	lsls	r3, r3, #2
 800454e:	440b      	add	r3, r1
 8004550:	3308      	adds	r3, #8
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8004556:	4b15      	ldr	r3, [pc, #84]	; (80045ac <SYSVIEW_AddTask+0xc4>)
 8004558:	681a      	ldr	r2, [r3, #0]
 800455a:	4916      	ldr	r1, [pc, #88]	; (80045b4 <SYSVIEW_AddTask+0xcc>)
 800455c:	4613      	mov	r3, r2
 800455e:	009b      	lsls	r3, r3, #2
 8004560:	4413      	add	r3, r2
 8004562:	009b      	lsls	r3, r3, #2
 8004564:	440b      	add	r3, r1
 8004566:	330c      	adds	r3, #12
 8004568:	683a      	ldr	r2, [r7, #0]
 800456a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800456c:	4b0f      	ldr	r3, [pc, #60]	; (80045ac <SYSVIEW_AddTask+0xc4>)
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	4910      	ldr	r1, [pc, #64]	; (80045b4 <SYSVIEW_AddTask+0xcc>)
 8004572:	4613      	mov	r3, r2
 8004574:	009b      	lsls	r3, r3, #2
 8004576:	4413      	add	r3, r2
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	440b      	add	r3, r1
 800457c:	3310      	adds	r3, #16
 800457e:	69ba      	ldr	r2, [r7, #24]
 8004580:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8004582:	4b0a      	ldr	r3, [pc, #40]	; (80045ac <SYSVIEW_AddTask+0xc4>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	3301      	adds	r3, #1
 8004588:	4a08      	ldr	r2, [pc, #32]	; (80045ac <SYSVIEW_AddTask+0xc4>)
 800458a:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 800458c:	69bb      	ldr	r3, [r7, #24]
 800458e:	9300      	str	r3, [sp, #0]
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	687a      	ldr	r2, [r7, #4]
 8004594:	68b9      	ldr	r1, [r7, #8]
 8004596:	68f8      	ldr	r0, [r7, #12]
 8004598:	f000 f80e 	bl	80045b8 <SYSVIEW_SendTaskInfo>
 800459c:	e000      	b.n	80045a0 <SYSVIEW_AddTask+0xb8>
    return;
 800459e:	bf00      	nop

}
 80045a0:	3710      	adds	r7, #16
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	08005c64 	.word	0x08005c64
 80045ac:	20019238 	.word	0x20019238
 80045b0:	08005c6c 	.word	0x08005c6c
 80045b4:	20019198 	.word	0x20019198

080045b8 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b08a      	sub	sp, #40	; 0x28
 80045bc:	af00      	add	r7, sp, #0
 80045be:	60f8      	str	r0, [r7, #12]
 80045c0:	60b9      	str	r1, [r7, #8]
 80045c2:	607a      	str	r2, [r7, #4]
 80045c4:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 80045c6:	f107 0314 	add.w	r3, r7, #20
 80045ca:	2214      	movs	r2, #20
 80045cc:	2100      	movs	r1, #0
 80045ce:	4618      	mov	r0, r3
 80045d0:	f001 fb10 	bl	8005bf4 <memset>
  TaskInfo.TaskID     = TaskID;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 80045e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045e6:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 80045e8:	f107 0314 	add.w	r3, r7, #20
 80045ec:	4618      	mov	r0, r3
 80045ee:	f000 fe97 	bl	8005320 <SEGGER_SYSVIEW_SendTaskInfo>
}
 80045f2:	bf00      	nop
 80045f4:	3728      	adds	r7, #40	; 0x28
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}
	...

080045fc <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b084      	sub	sp, #16
 8004600:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 8004602:	4b1e      	ldr	r3, [pc, #120]	; (800467c <USART2_IRQHandler+0x80>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	f003 0320 	and.w	r3, r3, #32
 800460e:	2b00      	cmp	r3, #0
 8004610:	d011      	beq.n	8004636 <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 8004612:	4b1b      	ldr	r3, [pc, #108]	; (8004680 <USART2_IRQHandler+0x84>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	b2db      	uxtb	r3, r3
 8004618:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	f003 030b 	and.w	r3, r3, #11
 8004620:	2b00      	cmp	r3, #0
 8004622:	d108      	bne.n	8004636 <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 8004624:	4b17      	ldr	r3, [pc, #92]	; (8004684 <USART2_IRQHandler+0x88>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d004      	beq.n	8004636 <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 800462c:	4b15      	ldr	r3, [pc, #84]	; (8004684 <USART2_IRQHandler+0x88>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	79fa      	ldrb	r2, [r7, #7]
 8004632:	4610      	mov	r0, r2
 8004634:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800463c:	2b00      	cmp	r3, #0
 800463e:	d01a      	beq.n	8004676 <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 8004640:	4b11      	ldr	r3, [pc, #68]	; (8004688 <USART2_IRQHandler+0x8c>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d015      	beq.n	8004674 <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 8004648:	4b0f      	ldr	r3, [pc, #60]	; (8004688 <USART2_IRQHandler+0x8c>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	1dfa      	adds	r2, r7, #7
 800464e:	4610      	mov	r0, r2
 8004650:	4798      	blx	r3
 8004652:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d106      	bne.n	8004668 <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 800465a:	4b0c      	ldr	r3, [pc, #48]	; (800468c <USART2_IRQHandler+0x90>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a0b      	ldr	r2, [pc, #44]	; (800468c <USART2_IRQHandler+0x90>)
 8004660:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004664:	6013      	str	r3, [r2, #0]
 8004666:	e006      	b.n	8004676 <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 8004668:	4b04      	ldr	r3, [pc, #16]	; (800467c <USART2_IRQHandler+0x80>)
 800466a:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 800466c:	79fa      	ldrb	r2, [r7, #7]
 800466e:	4b04      	ldr	r3, [pc, #16]	; (8004680 <USART2_IRQHandler+0x84>)
 8004670:	601a      	str	r2, [r3, #0]
 8004672:	e000      	b.n	8004676 <USART2_IRQHandler+0x7a>
      return;
 8004674:	bf00      	nop
    }
  }
}
 8004676:	3710      	adds	r7, #16
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}
 800467c:	40004400 	.word	0x40004400
 8004680:	40004404 	.word	0x40004404
 8004684:	2001923c 	.word	0x2001923c
 8004688:	20019240 	.word	0x20019240
 800468c:	4000440c 	.word	0x4000440c

08004690 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 8004690:	b480      	push	{r7}
 8004692:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 8004694:	4b05      	ldr	r3, [pc, #20]	; (80046ac <HIF_UART_EnableTXEInterrupt+0x1c>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a04      	ldr	r2, [pc, #16]	; (80046ac <HIF_UART_EnableTXEInterrupt+0x1c>)
 800469a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800469e:	6013      	str	r3, [r2, #0]
}
 80046a0:	bf00      	nop
 80046a2:	46bd      	mov	sp, r7
 80046a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a8:	4770      	bx	lr
 80046aa:	bf00      	nop
 80046ac:	4000440c 	.word	0x4000440c

080046b0 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 80046b0:	b480      	push	{r7}
 80046b2:	b083      	sub	sp, #12
 80046b4:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 80046b6:	4b24      	ldr	r3, [pc, #144]	; (8004748 <_DoInit+0x98>)
 80046b8:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2203      	movs	r2, #3
 80046be:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2203      	movs	r2, #3
 80046c4:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	4a20      	ldr	r2, [pc, #128]	; (800474c <_DoInit+0x9c>)
 80046ca:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	4a20      	ldr	r2, [pc, #128]	; (8004750 <_DoInit+0xa0>)
 80046d0:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80046d8:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2200      	movs	r2, #0
 80046e4:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a17      	ldr	r2, [pc, #92]	; (800474c <_DoInit+0x9c>)
 80046f0:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a17      	ldr	r2, [pc, #92]	; (8004754 <_DoInit+0xa4>)
 80046f6:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2210      	movs	r2, #16
 80046fc:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2200      	movs	r2, #0
 8004702:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2200      	movs	r2, #0
 8004708:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	3307      	adds	r3, #7
 8004714:	4a10      	ldr	r2, [pc, #64]	; (8004758 <_DoInit+0xa8>)
 8004716:	6810      	ldr	r0, [r2, #0]
 8004718:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 800471a:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4a0e      	ldr	r2, [pc, #56]	; (800475c <_DoInit+0xac>)
 8004722:	6810      	ldr	r0, [r2, #0]
 8004724:	6018      	str	r0, [r3, #0]
 8004726:	8891      	ldrh	r1, [r2, #4]
 8004728:	7992      	ldrb	r2, [r2, #6]
 800472a:	8099      	strh	r1, [r3, #4]
 800472c:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 800472e:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2220      	movs	r2, #32
 8004736:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004738:	f3bf 8f5f 	dmb	sy
}
 800473c:	bf00      	nop
 800473e:	370c      	adds	r7, #12
 8004740:	46bd      	mov	sp, r7
 8004742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004746:	4770      	bx	lr
 8004748:	200197ec 	.word	0x200197ec
 800474c:	08005cbc 	.word	0x08005cbc
 8004750:	20019244 	.word	0x20019244
 8004754:	20019644 	.word	0x20019644
 8004758:	08005cc8 	.word	0x08005cc8
 800475c:	08005ccc 	.word	0x08005ccc

08004760 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8004760:	b580      	push	{r7, lr}
 8004762:	b08c      	sub	sp, #48	; 0x30
 8004764:	af00      	add	r7, sp, #0
 8004766:	60f8      	str	r0, [r7, #12]
 8004768:	60b9      	str	r1, [r7, #8]
 800476a:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 800476c:	4b3e      	ldr	r3, [pc, #248]	; (8004868 <SEGGER_RTT_ReadNoLock+0x108>)
 800476e:	623b      	str	r3, [r7, #32]
 8004770:	6a3b      	ldr	r3, [r7, #32]
 8004772:	781b      	ldrb	r3, [r3, #0]
 8004774:	b2db      	uxtb	r3, r3
 8004776:	2b00      	cmp	r3, #0
 8004778:	d101      	bne.n	800477e <SEGGER_RTT_ReadNoLock+0x1e>
 800477a:	f7ff ff99 	bl	80046b0 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800477e:	68fa      	ldr	r2, [r7, #12]
 8004780:	4613      	mov	r3, r2
 8004782:	005b      	lsls	r3, r3, #1
 8004784:	4413      	add	r3, r2
 8004786:	00db      	lsls	r3, r3, #3
 8004788:	3360      	adds	r3, #96	; 0x60
 800478a:	4a37      	ldr	r2, [pc, #220]	; (8004868 <SEGGER_RTT_ReadNoLock+0x108>)
 800478c:	4413      	add	r3, r2
 800478e:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	691b      	ldr	r3, [r3, #16]
 8004798:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 800479a:	69fb      	ldr	r3, [r7, #28]
 800479c:	68db      	ldr	r3, [r3, #12]
 800479e:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80047a0:	2300      	movs	r3, #0
 80047a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80047a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80047a6:	69bb      	ldr	r3, [r7, #24]
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d92b      	bls.n	8004804 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80047ac:	69fb      	ldr	r3, [r7, #28]
 80047ae:	689a      	ldr	r2, [r3, #8]
 80047b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047b2:	1ad3      	subs	r3, r2, r3
 80047b4:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80047b6:	697a      	ldr	r2, [r7, #20]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	4293      	cmp	r3, r2
 80047bc:	bf28      	it	cs
 80047be:	4613      	movcs	r3, r2
 80047c0:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80047c2:	69fb      	ldr	r3, [r7, #28]
 80047c4:	685a      	ldr	r2, [r3, #4]
 80047c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047c8:	4413      	add	r3, r2
 80047ca:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80047cc:	697a      	ldr	r2, [r7, #20]
 80047ce:	6939      	ldr	r1, [r7, #16]
 80047d0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80047d2:	f001 fa04 	bl	8005bde <memcpy>
    NumBytesRead += NumBytesRem;
 80047d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	4413      	add	r3, r2
 80047dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 80047de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	4413      	add	r3, r2
 80047e4:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 80047e6:	687a      	ldr	r2, [r7, #4]
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80047ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	4413      	add	r3, r2
 80047f4:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 80047f6:	69fb      	ldr	r3, [r7, #28]
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80047fc:	429a      	cmp	r2, r3
 80047fe:	d101      	bne.n	8004804 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8004800:	2300      	movs	r3, #0
 8004802:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8004804:	69ba      	ldr	r2, [r7, #24]
 8004806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004808:	1ad3      	subs	r3, r2, r3
 800480a:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 800480c:	697a      	ldr	r2, [r7, #20]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	4293      	cmp	r3, r2
 8004812:	bf28      	it	cs
 8004814:	4613      	movcs	r3, r2
 8004816:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8004818:	697b      	ldr	r3, [r7, #20]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d019      	beq.n	8004852 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800481e:	69fb      	ldr	r3, [r7, #28]
 8004820:	685a      	ldr	r2, [r3, #4]
 8004822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004824:	4413      	add	r3, r2
 8004826:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004828:	697a      	ldr	r2, [r7, #20]
 800482a:	6939      	ldr	r1, [r7, #16]
 800482c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800482e:	f001 f9d6 	bl	8005bde <memcpy>
    NumBytesRead += NumBytesRem;
 8004832:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004834:	697b      	ldr	r3, [r7, #20]
 8004836:	4413      	add	r3, r2
 8004838:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800483a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	4413      	add	r3, r2
 8004840:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	1ad3      	subs	r3, r2, r3
 8004848:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800484a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	4413      	add	r3, r2
 8004850:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 8004852:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004854:	2b00      	cmp	r3, #0
 8004856:	d002      	beq.n	800485e <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8004858:	69fb      	ldr	r3, [r7, #28]
 800485a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800485c:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800485e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8004860:	4618      	mov	r0, r3
 8004862:	3730      	adds	r7, #48	; 0x30
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}
 8004868:	200197ec 	.word	0x200197ec

0800486c <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 800486c:	b480      	push	{r7}
 800486e:	b087      	sub	sp, #28
 8004870:	af00      	add	r7, sp, #0
 8004872:	60f8      	str	r0, [r7, #12]
 8004874:	60b9      	str	r1, [r7, #8]
 8004876:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8004878:	2300      	movs	r3, #0
 800487a:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 800487c:	e002      	b.n	8004884 <_EncodeStr+0x18>
    Len++;
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	3301      	adds	r3, #1
 8004882:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8004884:	68ba      	ldr	r2, [r7, #8]
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	4413      	add	r3, r2
 800488a:	781b      	ldrb	r3, [r3, #0]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d1f6      	bne.n	800487e <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 8004890:	693a      	ldr	r2, [r7, #16]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	429a      	cmp	r2, r3
 8004896:	d901      	bls.n	800489c <_EncodeStr+0x30>
    Len = Limit;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	2bfe      	cmp	r3, #254	; 0xfe
 80048a0:	d806      	bhi.n	80048b0 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	1c5a      	adds	r2, r3, #1
 80048a6:	60fa      	str	r2, [r7, #12]
 80048a8:	693a      	ldr	r2, [r7, #16]
 80048aa:	b2d2      	uxtb	r2, r2
 80048ac:	701a      	strb	r2, [r3, #0]
 80048ae:	e011      	b.n	80048d4 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	1c5a      	adds	r2, r3, #1
 80048b4:	60fa      	str	r2, [r7, #12]
 80048b6:	22ff      	movs	r2, #255	; 0xff
 80048b8:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	1c5a      	adds	r2, r3, #1
 80048be:	60fa      	str	r2, [r7, #12]
 80048c0:	693a      	ldr	r2, [r7, #16]
 80048c2:	b2d2      	uxtb	r2, r2
 80048c4:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	0a19      	lsrs	r1, r3, #8
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	1c5a      	adds	r2, r3, #1
 80048ce:	60fa      	str	r2, [r7, #12]
 80048d0:	b2ca      	uxtb	r2, r1
 80048d2:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 80048d4:	2300      	movs	r3, #0
 80048d6:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80048d8:	e00a      	b.n	80048f0 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 80048da:	68ba      	ldr	r2, [r7, #8]
 80048dc:	1c53      	adds	r3, r2, #1
 80048de:	60bb      	str	r3, [r7, #8]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	1c59      	adds	r1, r3, #1
 80048e4:	60f9      	str	r1, [r7, #12]
 80048e6:	7812      	ldrb	r2, [r2, #0]
 80048e8:	701a      	strb	r2, [r3, #0]
    n++;
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	3301      	adds	r3, #1
 80048ee:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80048f0:	697a      	ldr	r2, [r7, #20]
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	429a      	cmp	r2, r3
 80048f6:	d3f0      	bcc.n	80048da <_EncodeStr+0x6e>
  }
  return pPayload;
 80048f8:	68fb      	ldr	r3, [r7, #12]
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	371c      	adds	r7, #28
 80048fe:	46bd      	mov	sp, r7
 8004900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004904:	4770      	bx	lr

08004906 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8004906:	b480      	push	{r7}
 8004908:	b083      	sub	sp, #12
 800490a:	af00      	add	r7, sp, #0
 800490c:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	3304      	adds	r3, #4
}
 8004912:	4618      	mov	r0, r3
 8004914:	370c      	adds	r7, #12
 8004916:	46bd      	mov	sp, r7
 8004918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491c:	4770      	bx	lr
	...

08004920 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8004920:	b580      	push	{r7, lr}
 8004922:	b082      	sub	sp, #8
 8004924:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004926:	4b33      	ldr	r3, [pc, #204]	; (80049f4 <_HandleIncomingPacket+0xd4>)
 8004928:	7e1b      	ldrb	r3, [r3, #24]
 800492a:	4618      	mov	r0, r3
 800492c:	1cfb      	adds	r3, r7, #3
 800492e:	2201      	movs	r2, #1
 8004930:	4619      	mov	r1, r3
 8004932:	f7ff ff15 	bl	8004760 <SEGGER_RTT_ReadNoLock>
 8004936:	4603      	mov	r3, r0
 8004938:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2b00      	cmp	r3, #0
 800493e:	dd4d      	ble.n	80049dc <_HandleIncomingPacket+0xbc>
    switch (Cmd) {
 8004940:	78fb      	ldrb	r3, [r7, #3]
 8004942:	2b05      	cmp	r3, #5
 8004944:	d022      	beq.n	800498c <_HandleIncomingPacket+0x6c>
 8004946:	2b05      	cmp	r3, #5
 8004948:	dc0b      	bgt.n	8004962 <_HandleIncomingPacket+0x42>
 800494a:	2b02      	cmp	r3, #2
 800494c:	d015      	beq.n	800497a <_HandleIncomingPacket+0x5a>
 800494e:	2b02      	cmp	r3, #2
 8004950:	dc02      	bgt.n	8004958 <_HandleIncomingPacket+0x38>
 8004952:	2b01      	cmp	r3, #1
 8004954:	d00e      	beq.n	8004974 <_HandleIncomingPacket+0x54>
 8004956:	e034      	b.n	80049c2 <_HandleIncomingPacket+0xa2>
 8004958:	2b03      	cmp	r3, #3
 800495a:	d011      	beq.n	8004980 <_HandleIncomingPacket+0x60>
 800495c:	2b04      	cmp	r3, #4
 800495e:	d012      	beq.n	8004986 <_HandleIncomingPacket+0x66>
 8004960:	e02f      	b.n	80049c2 <_HandleIncomingPacket+0xa2>
 8004962:	2b07      	cmp	r3, #7
 8004964:	d018      	beq.n	8004998 <_HandleIncomingPacket+0x78>
 8004966:	2b07      	cmp	r3, #7
 8004968:	db13      	blt.n	8004992 <_HandleIncomingPacket+0x72>
 800496a:	2b7f      	cmp	r3, #127	; 0x7f
 800496c:	d038      	beq.n	80049e0 <_HandleIncomingPacket+0xc0>
 800496e:	2b80      	cmp	r3, #128	; 0x80
 8004970:	d015      	beq.n	800499e <_HandleIncomingPacket+0x7e>
 8004972:	e026      	b.n	80049c2 <_HandleIncomingPacket+0xa2>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8004974:	f000 fb58 	bl	8005028 <SEGGER_SYSVIEW_Start>
      break;
 8004978:	e037      	b.n	80049ea <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 800497a:	f000 fc11 	bl	80051a0 <SEGGER_SYSVIEW_Stop>
      break;
 800497e:	e034      	b.n	80049ea <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8004980:	f000 fdc6 	bl	8005510 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8004984:	e031      	b.n	80049ea <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8004986:	f000 fdaf 	bl	80054e8 <SEGGER_SYSVIEW_SendTaskList>
      break;
 800498a:	e02e      	b.n	80049ea <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 800498c:	f000 fc2e 	bl	80051ec <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8004990:	e02b      	b.n	80049ea <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8004992:	f001 f857 	bl	8005a44 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8004996:	e028      	b.n	80049ea <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8004998:	f001 f836 	bl	8005a08 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800499c:	e025      	b.n	80049ea <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800499e:	4b15      	ldr	r3, [pc, #84]	; (80049f4 <_HandleIncomingPacket+0xd4>)
 80049a0:	7e1b      	ldrb	r3, [r3, #24]
 80049a2:	4618      	mov	r0, r3
 80049a4:	1cfb      	adds	r3, r7, #3
 80049a6:	2201      	movs	r2, #1
 80049a8:	4619      	mov	r1, r3
 80049aa:	f7ff fed9 	bl	8004760 <SEGGER_RTT_ReadNoLock>
 80049ae:	4603      	mov	r3, r0
 80049b0:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	dd15      	ble.n	80049e4 <_HandleIncomingPacket+0xc4>
        SEGGER_SYSVIEW_SendModule(Cmd);
 80049b8:	78fb      	ldrb	r3, [r7, #3]
 80049ba:	4618      	mov	r0, r3
 80049bc:	f000 ffa4 	bl	8005908 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 80049c0:	e010      	b.n	80049e4 <_HandleIncomingPacket+0xc4>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 80049c2:	78fb      	ldrb	r3, [r7, #3]
 80049c4:	b25b      	sxtb	r3, r3
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	da0e      	bge.n	80049e8 <_HandleIncomingPacket+0xc8>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80049ca:	4b0a      	ldr	r3, [pc, #40]	; (80049f4 <_HandleIncomingPacket+0xd4>)
 80049cc:	7e1b      	ldrb	r3, [r3, #24]
 80049ce:	4618      	mov	r0, r3
 80049d0:	1cfb      	adds	r3, r7, #3
 80049d2:	2201      	movs	r2, #1
 80049d4:	4619      	mov	r1, r3
 80049d6:	f7ff fec3 	bl	8004760 <SEGGER_RTT_ReadNoLock>
      }
      break;
 80049da:	e005      	b.n	80049e8 <_HandleIncomingPacket+0xc8>
    }
  }
 80049dc:	bf00      	nop
 80049de:	e004      	b.n	80049ea <_HandleIncomingPacket+0xca>
      break;
 80049e0:	bf00      	nop
 80049e2:	e002      	b.n	80049ea <_HandleIncomingPacket+0xca>
      break;
 80049e4:	bf00      	nop
 80049e6:	e000      	b.n	80049ea <_HandleIncomingPacket+0xca>
      break;
 80049e8:	bf00      	nop
}
 80049ea:	bf00      	nop
 80049ec:	3708      	adds	r7, #8
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}
 80049f2:	bf00      	nop
 80049f4:	20019654 	.word	0x20019654

080049f8 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b08c      	sub	sp, #48	; 0x30
 80049fc:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 80049fe:	2301      	movs	r3, #1
 8004a00:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8004a02:	1d3b      	adds	r3, r7, #4
 8004a04:	3301      	adds	r3, #1
 8004a06:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8004a08:	69fb      	ldr	r3, [r7, #28]
 8004a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a0c:	4b32      	ldr	r3, [pc, #200]	; (8004ad8 <_TrySendOverflowPacket+0xe0>)
 8004a0e:	695b      	ldr	r3, [r3, #20]
 8004a10:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a12:	e00b      	b.n	8004a2c <_TrySendOverflowPacket+0x34>
 8004a14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a16:	b2da      	uxtb	r2, r3
 8004a18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a1a:	1c59      	adds	r1, r3, #1
 8004a1c:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004a1e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004a22:	b2d2      	uxtb	r2, r2
 8004a24:	701a      	strb	r2, [r3, #0]
 8004a26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a28:	09db      	lsrs	r3, r3, #7
 8004a2a:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a2e:	2b7f      	cmp	r3, #127	; 0x7f
 8004a30:	d8f0      	bhi.n	8004a14 <_TrySendOverflowPacket+0x1c>
 8004a32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a34:	1c5a      	adds	r2, r3, #1
 8004a36:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004a38:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004a3a:	b2d2      	uxtb	r2, r2
 8004a3c:	701a      	strb	r2, [r3, #0]
 8004a3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a40:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004a42:	4b26      	ldr	r3, [pc, #152]	; (8004adc <_TrySendOverflowPacket+0xe4>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004a48:	4b23      	ldr	r3, [pc, #140]	; (8004ad8 <_TrySendOverflowPacket+0xe0>)
 8004a4a:	68db      	ldr	r3, [r3, #12]
 8004a4c:	69ba      	ldr	r2, [r7, #24]
 8004a4e:	1ad3      	subs	r3, r2, r3
 8004a50:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8004a52:	69fb      	ldr	r3, [r7, #28]
 8004a54:	627b      	str	r3, [r7, #36]	; 0x24
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	623b      	str	r3, [r7, #32]
 8004a5a:	e00b      	b.n	8004a74 <_TrySendOverflowPacket+0x7c>
 8004a5c:	6a3b      	ldr	r3, [r7, #32]
 8004a5e:	b2da      	uxtb	r2, r3
 8004a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a62:	1c59      	adds	r1, r3, #1
 8004a64:	6279      	str	r1, [r7, #36]	; 0x24
 8004a66:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004a6a:	b2d2      	uxtb	r2, r2
 8004a6c:	701a      	strb	r2, [r3, #0]
 8004a6e:	6a3b      	ldr	r3, [r7, #32]
 8004a70:	09db      	lsrs	r3, r3, #7
 8004a72:	623b      	str	r3, [r7, #32]
 8004a74:	6a3b      	ldr	r3, [r7, #32]
 8004a76:	2b7f      	cmp	r3, #127	; 0x7f
 8004a78:	d8f0      	bhi.n	8004a5c <_TrySendOverflowPacket+0x64>
 8004a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a7c:	1c5a      	adds	r2, r3, #1
 8004a7e:	627a      	str	r2, [r7, #36]	; 0x24
 8004a80:	6a3a      	ldr	r2, [r7, #32]
 8004a82:	b2d2      	uxtb	r2, r2
 8004a84:	701a      	strb	r2, [r3, #0]
 8004a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a88:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8004a8a:	4b13      	ldr	r3, [pc, #76]	; (8004ad8 <_TrySendOverflowPacket+0xe0>)
 8004a8c:	785b      	ldrb	r3, [r3, #1]
 8004a8e:	4618      	mov	r0, r3
 8004a90:	69fa      	ldr	r2, [r7, #28]
 8004a92:	1d3b      	adds	r3, r7, #4
 8004a94:	1ad3      	subs	r3, r2, r3
 8004a96:	461a      	mov	r2, r3
 8004a98:	1d3b      	adds	r3, r7, #4
 8004a9a:	4619      	mov	r1, r3
 8004a9c:	f7fb fb98 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 8004aa4:	f7ff fdf4 	bl	8004690 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d009      	beq.n	8004ac2 <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8004aae:	4a0a      	ldr	r2, [pc, #40]	; (8004ad8 <_TrySendOverflowPacket+0xe0>)
 8004ab0:	69bb      	ldr	r3, [r7, #24]
 8004ab2:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8004ab4:	4b08      	ldr	r3, [pc, #32]	; (8004ad8 <_TrySendOverflowPacket+0xe0>)
 8004ab6:	781b      	ldrb	r3, [r3, #0]
 8004ab8:	3b01      	subs	r3, #1
 8004aba:	b2da      	uxtb	r2, r3
 8004abc:	4b06      	ldr	r3, [pc, #24]	; (8004ad8 <_TrySendOverflowPacket+0xe0>)
 8004abe:	701a      	strb	r2, [r3, #0]
 8004ac0:	e004      	b.n	8004acc <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8004ac2:	4b05      	ldr	r3, [pc, #20]	; (8004ad8 <_TrySendOverflowPacket+0xe0>)
 8004ac4:	695b      	ldr	r3, [r3, #20]
 8004ac6:	3301      	adds	r3, #1
 8004ac8:	4a03      	ldr	r2, [pc, #12]	; (8004ad8 <_TrySendOverflowPacket+0xe0>)
 8004aca:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8004acc:	693b      	ldr	r3, [r7, #16]
}
 8004ace:	4618      	mov	r0, r3
 8004ad0:	3730      	adds	r7, #48	; 0x30
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}
 8004ad6:	bf00      	nop
 8004ad8:	20019654 	.word	0x20019654
 8004adc:	e0001004 	.word	0xe0001004

08004ae0 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b08a      	sub	sp, #40	; 0x28
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	60f8      	str	r0, [r7, #12]
 8004ae8:	60b9      	str	r1, [r7, #8]
 8004aea:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8004aec:	4b6d      	ldr	r3, [pc, #436]	; (8004ca4 <_SendPacket+0x1c4>)
 8004aee:	781b      	ldrb	r3, [r3, #0]
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d010      	beq.n	8004b16 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8004af4:	4b6b      	ldr	r3, [pc, #428]	; (8004ca4 <_SendPacket+0x1c4>)
 8004af6:	781b      	ldrb	r3, [r3, #0]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	f000 80a5 	beq.w	8004c48 <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8004afe:	4b69      	ldr	r3, [pc, #420]	; (8004ca4 <_SendPacket+0x1c4>)
 8004b00:	781b      	ldrb	r3, [r3, #0]
 8004b02:	2b02      	cmp	r3, #2
 8004b04:	d109      	bne.n	8004b1a <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8004b06:	f7ff ff77 	bl	80049f8 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8004b0a:	4b66      	ldr	r3, [pc, #408]	; (8004ca4 <_SendPacket+0x1c4>)
 8004b0c:	781b      	ldrb	r3, [r3, #0]
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	f040 809c 	bne.w	8004c4c <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 8004b14:	e001      	b.n	8004b1a <_SendPacket+0x3a>
    goto Send;
 8004b16:	bf00      	nop
 8004b18:	e000      	b.n	8004b1c <_SendPacket+0x3c>
Send:
 8004b1a:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2b1f      	cmp	r3, #31
 8004b20:	d809      	bhi.n	8004b36 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8004b22:	4b60      	ldr	r3, [pc, #384]	; (8004ca4 <_SendPacket+0x1c4>)
 8004b24:	69da      	ldr	r2, [r3, #28]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	fa22 f303 	lsr.w	r3, r2, r3
 8004b2c:	f003 0301 	and.w	r3, r3, #1
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	f040 808d 	bne.w	8004c50 <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2b17      	cmp	r3, #23
 8004b3a:	d807      	bhi.n	8004b4c <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	3b01      	subs	r3, #1
 8004b40:	60fb      	str	r3, [r7, #12]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	b2da      	uxtb	r2, r3
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	701a      	strb	r2, [r3, #0]
 8004b4a:	e03d      	b.n	8004bc8 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8004b4c:	68ba      	ldr	r2, [r7, #8]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	1ad3      	subs	r3, r2, r3
 8004b52:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8004b54:	69fb      	ldr	r3, [r7, #28]
 8004b56:	2b7f      	cmp	r3, #127	; 0x7f
 8004b58:	d912      	bls.n	8004b80 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8004b5a:	69fb      	ldr	r3, [r7, #28]
 8004b5c:	09da      	lsrs	r2, r3, #7
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	3b01      	subs	r3, #1
 8004b62:	60fb      	str	r3, [r7, #12]
 8004b64:	b2d2      	uxtb	r2, r2
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8004b6a:	69fb      	ldr	r3, [r7, #28]
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	68fa      	ldr	r2, [r7, #12]
 8004b70:	3a01      	subs	r2, #1
 8004b72:	60fa      	str	r2, [r7, #12]
 8004b74:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004b78:	b2da      	uxtb	r2, r3
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	701a      	strb	r2, [r3, #0]
 8004b7e:	e006      	b.n	8004b8e <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	3b01      	subs	r3, #1
 8004b84:	60fb      	str	r3, [r7, #12]
 8004b86:	69fb      	ldr	r3, [r7, #28]
 8004b88:	b2da      	uxtb	r2, r3
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2b7f      	cmp	r3, #127	; 0x7f
 8004b92:	d912      	bls.n	8004bba <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	09da      	lsrs	r2, r3, #7
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	3b01      	subs	r3, #1
 8004b9c:	60fb      	str	r3, [r7, #12]
 8004b9e:	b2d2      	uxtb	r2, r2
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	b2db      	uxtb	r3, r3
 8004ba8:	68fa      	ldr	r2, [r7, #12]
 8004baa:	3a01      	subs	r2, #1
 8004bac:	60fa      	str	r2, [r7, #12]
 8004bae:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004bb2:	b2da      	uxtb	r2, r3
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	701a      	strb	r2, [r3, #0]
 8004bb8:	e006      	b.n	8004bc8 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	3b01      	subs	r3, #1
 8004bbe:	60fb      	str	r3, [r7, #12]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	b2da      	uxtb	r2, r3
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004bc8:	4b37      	ldr	r3, [pc, #220]	; (8004ca8 <_SendPacket+0x1c8>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004bce:	4b35      	ldr	r3, [pc, #212]	; (8004ca4 <_SendPacket+0x1c4>)
 8004bd0:	68db      	ldr	r3, [r3, #12]
 8004bd2:	69ba      	ldr	r2, [r7, #24]
 8004bd4:	1ad3      	subs	r3, r2, r3
 8004bd6:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	627b      	str	r3, [r7, #36]	; 0x24
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	623b      	str	r3, [r7, #32]
 8004be0:	e00b      	b.n	8004bfa <_SendPacket+0x11a>
 8004be2:	6a3b      	ldr	r3, [r7, #32]
 8004be4:	b2da      	uxtb	r2, r3
 8004be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be8:	1c59      	adds	r1, r3, #1
 8004bea:	6279      	str	r1, [r7, #36]	; 0x24
 8004bec:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004bf0:	b2d2      	uxtb	r2, r2
 8004bf2:	701a      	strb	r2, [r3, #0]
 8004bf4:	6a3b      	ldr	r3, [r7, #32]
 8004bf6:	09db      	lsrs	r3, r3, #7
 8004bf8:	623b      	str	r3, [r7, #32]
 8004bfa:	6a3b      	ldr	r3, [r7, #32]
 8004bfc:	2b7f      	cmp	r3, #127	; 0x7f
 8004bfe:	d8f0      	bhi.n	8004be2 <_SendPacket+0x102>
 8004c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c02:	1c5a      	adds	r2, r3, #1
 8004c04:	627a      	str	r2, [r7, #36]	; 0x24
 8004c06:	6a3a      	ldr	r2, [r7, #32]
 8004c08:	b2d2      	uxtb	r2, r2
 8004c0a:	701a      	strb	r2, [r3, #0]
 8004c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c0e:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8004c10:	4b24      	ldr	r3, [pc, #144]	; (8004ca4 <_SendPacket+0x1c4>)
 8004c12:	785b      	ldrb	r3, [r3, #1]
 8004c14:	4618      	mov	r0, r3
 8004c16:	68ba      	ldr	r2, [r7, #8]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	1ad3      	subs	r3, r2, r3
 8004c1c:	461a      	mov	r2, r3
 8004c1e:	68f9      	ldr	r1, [r7, #12]
 8004c20:	f7fb fad6 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004c24:	4603      	mov	r3, r0
 8004c26:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 8004c28:	f7ff fd32 	bl	8004690 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d003      	beq.n	8004c3a <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8004c32:	4a1c      	ldr	r2, [pc, #112]	; (8004ca4 <_SendPacket+0x1c4>)
 8004c34:	69bb      	ldr	r3, [r7, #24]
 8004c36:	60d3      	str	r3, [r2, #12]
 8004c38:	e00b      	b.n	8004c52 <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8004c3a:	4b1a      	ldr	r3, [pc, #104]	; (8004ca4 <_SendPacket+0x1c4>)
 8004c3c:	781b      	ldrb	r3, [r3, #0]
 8004c3e:	3301      	adds	r3, #1
 8004c40:	b2da      	uxtb	r2, r3
 8004c42:	4b18      	ldr	r3, [pc, #96]	; (8004ca4 <_SendPacket+0x1c4>)
 8004c44:	701a      	strb	r2, [r3, #0]
 8004c46:	e004      	b.n	8004c52 <_SendPacket+0x172>
    goto SendDone;
 8004c48:	bf00      	nop
 8004c4a:	e002      	b.n	8004c52 <_SendPacket+0x172>
      goto SendDone;
 8004c4c:	bf00      	nop
 8004c4e:	e000      	b.n	8004c52 <_SendPacket+0x172>
      goto SendDone;
 8004c50:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8004c52:	4b14      	ldr	r3, [pc, #80]	; (8004ca4 <_SendPacket+0x1c4>)
 8004c54:	7e1b      	ldrb	r3, [r3, #24]
 8004c56:	4619      	mov	r1, r3
 8004c58:	4a14      	ldr	r2, [pc, #80]	; (8004cac <_SendPacket+0x1cc>)
 8004c5a:	460b      	mov	r3, r1
 8004c5c:	005b      	lsls	r3, r3, #1
 8004c5e:	440b      	add	r3, r1
 8004c60:	00db      	lsls	r3, r3, #3
 8004c62:	4413      	add	r3, r2
 8004c64:	336c      	adds	r3, #108	; 0x6c
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	4b0e      	ldr	r3, [pc, #56]	; (8004ca4 <_SendPacket+0x1c4>)
 8004c6a:	7e1b      	ldrb	r3, [r3, #24]
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	490f      	ldr	r1, [pc, #60]	; (8004cac <_SendPacket+0x1cc>)
 8004c70:	4603      	mov	r3, r0
 8004c72:	005b      	lsls	r3, r3, #1
 8004c74:	4403      	add	r3, r0
 8004c76:	00db      	lsls	r3, r3, #3
 8004c78:	440b      	add	r3, r1
 8004c7a:	3370      	adds	r3, #112	; 0x70
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d00b      	beq.n	8004c9a <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8004c82:	4b08      	ldr	r3, [pc, #32]	; (8004ca4 <_SendPacket+0x1c4>)
 8004c84:	789b      	ldrb	r3, [r3, #2]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d107      	bne.n	8004c9a <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8004c8a:	4b06      	ldr	r3, [pc, #24]	; (8004ca4 <_SendPacket+0x1c4>)
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8004c90:	f7ff fe46 	bl	8004920 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8004c94:	4b03      	ldr	r3, [pc, #12]	; (8004ca4 <_SendPacket+0x1c4>)
 8004c96:	2200      	movs	r2, #0
 8004c98:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8004c9a:	bf00      	nop
 8004c9c:	3728      	adds	r7, #40	; 0x28
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}
 8004ca2:	bf00      	nop
 8004ca4:	20019654 	.word	0x20019654
 8004ca8:	e0001004 	.word	0xe0001004
 8004cac:	200197ec 	.word	0x200197ec

08004cb0 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b084      	sub	sp, #16
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004cb8:	f3ef 8311 	mrs	r3, BASEPRI
 8004cbc:	f04f 0120 	mov.w	r1, #32
 8004cc0:	f381 8811 	msr	BASEPRI, r1
 8004cc4:	60fb      	str	r3, [r7, #12]
 8004cc6:	4808      	ldr	r0, [pc, #32]	; (8004ce8 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8004cc8:	f7ff fe1d 	bl	8004906 <_PreparePacket>
 8004ccc:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8004cce:	687a      	ldr	r2, [r7, #4]
 8004cd0:	68b9      	ldr	r1, [r7, #8]
 8004cd2:	68b8      	ldr	r0, [r7, #8]
 8004cd4:	f7ff ff04 	bl	8004ae0 <_SendPacket>
  RECORD_END();
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f383 8811 	msr	BASEPRI, r3
}
 8004cde:	bf00      	nop
 8004ce0:	3710      	adds	r7, #16
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}
 8004ce6:	bf00      	nop
 8004ce8:	20019684 	.word	0x20019684

08004cec <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b088      	sub	sp, #32
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004cf6:	f3ef 8311 	mrs	r3, BASEPRI
 8004cfa:	f04f 0120 	mov.w	r1, #32
 8004cfe:	f381 8811 	msr	BASEPRI, r1
 8004d02:	617b      	str	r3, [r7, #20]
 8004d04:	4816      	ldr	r0, [pc, #88]	; (8004d60 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8004d06:	f7ff fdfe 	bl	8004906 <_PreparePacket>
 8004d0a:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	61fb      	str	r3, [r7, #28]
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	61bb      	str	r3, [r7, #24]
 8004d18:	e00b      	b.n	8004d32 <SEGGER_SYSVIEW_RecordU32+0x46>
 8004d1a:	69bb      	ldr	r3, [r7, #24]
 8004d1c:	b2da      	uxtb	r2, r3
 8004d1e:	69fb      	ldr	r3, [r7, #28]
 8004d20:	1c59      	adds	r1, r3, #1
 8004d22:	61f9      	str	r1, [r7, #28]
 8004d24:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004d28:	b2d2      	uxtb	r2, r2
 8004d2a:	701a      	strb	r2, [r3, #0]
 8004d2c:	69bb      	ldr	r3, [r7, #24]
 8004d2e:	09db      	lsrs	r3, r3, #7
 8004d30:	61bb      	str	r3, [r7, #24]
 8004d32:	69bb      	ldr	r3, [r7, #24]
 8004d34:	2b7f      	cmp	r3, #127	; 0x7f
 8004d36:	d8f0      	bhi.n	8004d1a <SEGGER_SYSVIEW_RecordU32+0x2e>
 8004d38:	69fb      	ldr	r3, [r7, #28]
 8004d3a:	1c5a      	adds	r2, r3, #1
 8004d3c:	61fa      	str	r2, [r7, #28]
 8004d3e:	69ba      	ldr	r2, [r7, #24]
 8004d40:	b2d2      	uxtb	r2, r2
 8004d42:	701a      	strb	r2, [r3, #0]
 8004d44:	69fb      	ldr	r3, [r7, #28]
 8004d46:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8004d48:	687a      	ldr	r2, [r7, #4]
 8004d4a:	68f9      	ldr	r1, [r7, #12]
 8004d4c:	6938      	ldr	r0, [r7, #16]
 8004d4e:	f7ff fec7 	bl	8004ae0 <_SendPacket>
  RECORD_END();
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	f383 8811 	msr	BASEPRI, r3
}
 8004d58:	bf00      	nop
 8004d5a:	3720      	adds	r7, #32
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bd80      	pop	{r7, pc}
 8004d60:	20019684 	.word	0x20019684

08004d64 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b08c      	sub	sp, #48	; 0x30
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	60f8      	str	r0, [r7, #12]
 8004d6c:	60b9      	str	r1, [r7, #8]
 8004d6e:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8004d70:	f3ef 8311 	mrs	r3, BASEPRI
 8004d74:	f04f 0120 	mov.w	r1, #32
 8004d78:	f381 8811 	msr	BASEPRI, r1
 8004d7c:	61fb      	str	r3, [r7, #28]
 8004d7e:	4825      	ldr	r0, [pc, #148]	; (8004e14 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8004d80:	f7ff fdc1 	bl	8004906 <_PreparePacket>
 8004d84:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8004d86:	69bb      	ldr	r3, [r7, #24]
 8004d88:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d92:	e00b      	b.n	8004dac <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8004d94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d96:	b2da      	uxtb	r2, r3
 8004d98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d9a:	1c59      	adds	r1, r3, #1
 8004d9c:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004d9e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004da2:	b2d2      	uxtb	r2, r2
 8004da4:	701a      	strb	r2, [r3, #0]
 8004da6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004da8:	09db      	lsrs	r3, r3, #7
 8004daa:	62bb      	str	r3, [r7, #40]	; 0x28
 8004dac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dae:	2b7f      	cmp	r3, #127	; 0x7f
 8004db0:	d8f0      	bhi.n	8004d94 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8004db2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004db4:	1c5a      	adds	r2, r3, #1
 8004db6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004db8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004dba:	b2d2      	uxtb	r2, r2
 8004dbc:	701a      	strb	r2, [r3, #0]
 8004dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dc0:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	627b      	str	r3, [r7, #36]	; 0x24
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	623b      	str	r3, [r7, #32]
 8004dca:	e00b      	b.n	8004de4 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8004dcc:	6a3b      	ldr	r3, [r7, #32]
 8004dce:	b2da      	uxtb	r2, r3
 8004dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd2:	1c59      	adds	r1, r3, #1
 8004dd4:	6279      	str	r1, [r7, #36]	; 0x24
 8004dd6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004dda:	b2d2      	uxtb	r2, r2
 8004ddc:	701a      	strb	r2, [r3, #0]
 8004dde:	6a3b      	ldr	r3, [r7, #32]
 8004de0:	09db      	lsrs	r3, r3, #7
 8004de2:	623b      	str	r3, [r7, #32]
 8004de4:	6a3b      	ldr	r3, [r7, #32]
 8004de6:	2b7f      	cmp	r3, #127	; 0x7f
 8004de8:	d8f0      	bhi.n	8004dcc <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8004dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dec:	1c5a      	adds	r2, r3, #1
 8004dee:	627a      	str	r2, [r7, #36]	; 0x24
 8004df0:	6a3a      	ldr	r2, [r7, #32]
 8004df2:	b2d2      	uxtb	r2, r2
 8004df4:	701a      	strb	r2, [r3, #0]
 8004df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df8:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8004dfa:	68fa      	ldr	r2, [r7, #12]
 8004dfc:	6979      	ldr	r1, [r7, #20]
 8004dfe:	69b8      	ldr	r0, [r7, #24]
 8004e00:	f7ff fe6e 	bl	8004ae0 <_SendPacket>
  RECORD_END();
 8004e04:	69fb      	ldr	r3, [r7, #28]
 8004e06:	f383 8811 	msr	BASEPRI, r3
}
 8004e0a:	bf00      	nop
 8004e0c:	3730      	adds	r7, #48	; 0x30
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bd80      	pop	{r7, pc}
 8004e12:	bf00      	nop
 8004e14:	20019684 	.word	0x20019684

08004e18 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b08e      	sub	sp, #56	; 0x38
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	60f8      	str	r0, [r7, #12]
 8004e20:	60b9      	str	r1, [r7, #8]
 8004e22:	607a      	str	r2, [r7, #4]
 8004e24:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 8004e26:	f3ef 8311 	mrs	r3, BASEPRI
 8004e2a:	f04f 0120 	mov.w	r1, #32
 8004e2e:	f381 8811 	msr	BASEPRI, r1
 8004e32:	61fb      	str	r3, [r7, #28]
 8004e34:	4832      	ldr	r0, [pc, #200]	; (8004f00 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 8004e36:	f7ff fd66 	bl	8004906 <_PreparePacket>
 8004e3a:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8004e3c:	69bb      	ldr	r3, [r7, #24]
 8004e3e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	637b      	str	r3, [r7, #52]	; 0x34
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	633b      	str	r3, [r7, #48]	; 0x30
 8004e48:	e00b      	b.n	8004e62 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 8004e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e4c:	b2da      	uxtb	r2, r3
 8004e4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e50:	1c59      	adds	r1, r3, #1
 8004e52:	6379      	str	r1, [r7, #52]	; 0x34
 8004e54:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004e58:	b2d2      	uxtb	r2, r2
 8004e5a:	701a      	strb	r2, [r3, #0]
 8004e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e5e:	09db      	lsrs	r3, r3, #7
 8004e60:	633b      	str	r3, [r7, #48]	; 0x30
 8004e62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e64:	2b7f      	cmp	r3, #127	; 0x7f
 8004e66:	d8f0      	bhi.n	8004e4a <SEGGER_SYSVIEW_RecordU32x3+0x32>
 8004e68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e6a:	1c5a      	adds	r2, r3, #1
 8004e6c:	637a      	str	r2, [r7, #52]	; 0x34
 8004e6e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e70:	b2d2      	uxtb	r2, r2
 8004e72:	701a      	strb	r2, [r3, #0]
 8004e74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e76:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e80:	e00b      	b.n	8004e9a <SEGGER_SYSVIEW_RecordU32x3+0x82>
 8004e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e84:	b2da      	uxtb	r2, r3
 8004e86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e88:	1c59      	adds	r1, r3, #1
 8004e8a:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004e8c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004e90:	b2d2      	uxtb	r2, r2
 8004e92:	701a      	strb	r2, [r3, #0]
 8004e94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e96:	09db      	lsrs	r3, r3, #7
 8004e98:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e9c:	2b7f      	cmp	r3, #127	; 0x7f
 8004e9e:	d8f0      	bhi.n	8004e82 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 8004ea0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ea2:	1c5a      	adds	r2, r3, #1
 8004ea4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004ea6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ea8:	b2d2      	uxtb	r2, r2
 8004eaa:	701a      	strb	r2, [r3, #0]
 8004eac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004eae:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	627b      	str	r3, [r7, #36]	; 0x24
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	623b      	str	r3, [r7, #32]
 8004eb8:	e00b      	b.n	8004ed2 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 8004eba:	6a3b      	ldr	r3, [r7, #32]
 8004ebc:	b2da      	uxtb	r2, r3
 8004ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec0:	1c59      	adds	r1, r3, #1
 8004ec2:	6279      	str	r1, [r7, #36]	; 0x24
 8004ec4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004ec8:	b2d2      	uxtb	r2, r2
 8004eca:	701a      	strb	r2, [r3, #0]
 8004ecc:	6a3b      	ldr	r3, [r7, #32]
 8004ece:	09db      	lsrs	r3, r3, #7
 8004ed0:	623b      	str	r3, [r7, #32]
 8004ed2:	6a3b      	ldr	r3, [r7, #32]
 8004ed4:	2b7f      	cmp	r3, #127	; 0x7f
 8004ed6:	d8f0      	bhi.n	8004eba <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8004ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eda:	1c5a      	adds	r2, r3, #1
 8004edc:	627a      	str	r2, [r7, #36]	; 0x24
 8004ede:	6a3a      	ldr	r2, [r7, #32]
 8004ee0:	b2d2      	uxtb	r2, r2
 8004ee2:	701a      	strb	r2, [r3, #0]
 8004ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ee6:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8004ee8:	68fa      	ldr	r2, [r7, #12]
 8004eea:	6979      	ldr	r1, [r7, #20]
 8004eec:	69b8      	ldr	r0, [r7, #24]
 8004eee:	f7ff fdf7 	bl	8004ae0 <_SendPacket>
  RECORD_END();
 8004ef2:	69fb      	ldr	r3, [r7, #28]
 8004ef4:	f383 8811 	msr	BASEPRI, r3
}
 8004ef8:	bf00      	nop
 8004efa:	3738      	adds	r7, #56	; 0x38
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}
 8004f00:	20019684 	.word	0x20019684

08004f04 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b090      	sub	sp, #64	; 0x40
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	60f8      	str	r0, [r7, #12]
 8004f0c:	60b9      	str	r1, [r7, #8]
 8004f0e:	607a      	str	r2, [r7, #4]
 8004f10:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8004f12:	f3ef 8311 	mrs	r3, BASEPRI
 8004f16:	f04f 0120 	mov.w	r1, #32
 8004f1a:	f381 8811 	msr	BASEPRI, r1
 8004f1e:	61fb      	str	r3, [r7, #28]
 8004f20:	4840      	ldr	r0, [pc, #256]	; (8005024 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 8004f22:	f7ff fcf0 	bl	8004906 <_PreparePacket>
 8004f26:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8004f28:	69bb      	ldr	r3, [r7, #24]
 8004f2a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	63bb      	str	r3, [r7, #56]	; 0x38
 8004f34:	e00b      	b.n	8004f4e <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 8004f36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f38:	b2da      	uxtb	r2, r3
 8004f3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f3c:	1c59      	adds	r1, r3, #1
 8004f3e:	63f9      	str	r1, [r7, #60]	; 0x3c
 8004f40:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004f44:	b2d2      	uxtb	r2, r2
 8004f46:	701a      	strb	r2, [r3, #0]
 8004f48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f4a:	09db      	lsrs	r3, r3, #7
 8004f4c:	63bb      	str	r3, [r7, #56]	; 0x38
 8004f4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f50:	2b7f      	cmp	r3, #127	; 0x7f
 8004f52:	d8f0      	bhi.n	8004f36 <SEGGER_SYSVIEW_RecordU32x4+0x32>
 8004f54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f56:	1c5a      	adds	r2, r3, #1
 8004f58:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004f5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004f5c:	b2d2      	uxtb	r2, r2
 8004f5e:	701a      	strb	r2, [r3, #0]
 8004f60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f62:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	637b      	str	r3, [r7, #52]	; 0x34
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	633b      	str	r3, [r7, #48]	; 0x30
 8004f6c:	e00b      	b.n	8004f86 <SEGGER_SYSVIEW_RecordU32x4+0x82>
 8004f6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f70:	b2da      	uxtb	r2, r3
 8004f72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f74:	1c59      	adds	r1, r3, #1
 8004f76:	6379      	str	r1, [r7, #52]	; 0x34
 8004f78:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004f7c:	b2d2      	uxtb	r2, r2
 8004f7e:	701a      	strb	r2, [r3, #0]
 8004f80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f82:	09db      	lsrs	r3, r3, #7
 8004f84:	633b      	str	r3, [r7, #48]	; 0x30
 8004f86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f88:	2b7f      	cmp	r3, #127	; 0x7f
 8004f8a:	d8f0      	bhi.n	8004f6e <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 8004f8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f8e:	1c5a      	adds	r2, r3, #1
 8004f90:	637a      	str	r2, [r7, #52]	; 0x34
 8004f92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f94:	b2d2      	uxtb	r2, r2
 8004f96:	701a      	strb	r2, [r3, #0]
 8004f98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f9a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	62bb      	str	r3, [r7, #40]	; 0x28
 8004fa4:	e00b      	b.n	8004fbe <SEGGER_SYSVIEW_RecordU32x4+0xba>
 8004fa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fa8:	b2da      	uxtb	r2, r3
 8004faa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fac:	1c59      	adds	r1, r3, #1
 8004fae:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004fb0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004fb4:	b2d2      	uxtb	r2, r2
 8004fb6:	701a      	strb	r2, [r3, #0]
 8004fb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fba:	09db      	lsrs	r3, r3, #7
 8004fbc:	62bb      	str	r3, [r7, #40]	; 0x28
 8004fbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fc0:	2b7f      	cmp	r3, #127	; 0x7f
 8004fc2:	d8f0      	bhi.n	8004fa6 <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 8004fc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fc6:	1c5a      	adds	r2, r3, #1
 8004fc8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004fca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004fcc:	b2d2      	uxtb	r2, r2
 8004fce:	701a      	strb	r2, [r3, #0]
 8004fd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fd2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	627b      	str	r3, [r7, #36]	; 0x24
 8004fd8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004fda:	623b      	str	r3, [r7, #32]
 8004fdc:	e00b      	b.n	8004ff6 <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 8004fde:	6a3b      	ldr	r3, [r7, #32]
 8004fe0:	b2da      	uxtb	r2, r3
 8004fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe4:	1c59      	adds	r1, r3, #1
 8004fe6:	6279      	str	r1, [r7, #36]	; 0x24
 8004fe8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004fec:	b2d2      	uxtb	r2, r2
 8004fee:	701a      	strb	r2, [r3, #0]
 8004ff0:	6a3b      	ldr	r3, [r7, #32]
 8004ff2:	09db      	lsrs	r3, r3, #7
 8004ff4:	623b      	str	r3, [r7, #32]
 8004ff6:	6a3b      	ldr	r3, [r7, #32]
 8004ff8:	2b7f      	cmp	r3, #127	; 0x7f
 8004ffa:	d8f0      	bhi.n	8004fde <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8004ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ffe:	1c5a      	adds	r2, r3, #1
 8005000:	627a      	str	r2, [r7, #36]	; 0x24
 8005002:	6a3a      	ldr	r2, [r7, #32]
 8005004:	b2d2      	uxtb	r2, r2
 8005006:	701a      	strb	r2, [r3, #0]
 8005008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800500a:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800500c:	68fa      	ldr	r2, [r7, #12]
 800500e:	6979      	ldr	r1, [r7, #20]
 8005010:	69b8      	ldr	r0, [r7, #24]
 8005012:	f7ff fd65 	bl	8004ae0 <_SendPacket>
  RECORD_END();
 8005016:	69fb      	ldr	r3, [r7, #28]
 8005018:	f383 8811 	msr	BASEPRI, r3
}
 800501c:	bf00      	nop
 800501e:	3740      	adds	r7, #64	; 0x40
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}
 8005024:	20019684 	.word	0x20019684

08005028 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8005028:	b580      	push	{r7, lr}
 800502a:	b08c      	sub	sp, #48	; 0x30
 800502c:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800502e:	4b59      	ldr	r3, [pc, #356]	; (8005194 <SEGGER_SYSVIEW_Start+0x16c>)
 8005030:	2201      	movs	r2, #1
 8005032:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8005034:	f3ef 8311 	mrs	r3, BASEPRI
 8005038:	f04f 0120 	mov.w	r1, #32
 800503c:	f381 8811 	msr	BASEPRI, r1
 8005040:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8005042:	4b54      	ldr	r3, [pc, #336]	; (8005194 <SEGGER_SYSVIEW_Start+0x16c>)
 8005044:	785b      	ldrb	r3, [r3, #1]
 8005046:	220a      	movs	r2, #10
 8005048:	4953      	ldr	r1, [pc, #332]	; (8005198 <SEGGER_SYSVIEW_Start+0x170>)
 800504a:	4618      	mov	r0, r3
 800504c:	f7fb f8c0 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 8005056:	f7ff fb1b 	bl	8004690 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800505a:	200a      	movs	r0, #10
 800505c:	f7ff fe28 	bl	8004cb0 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005060:	f3ef 8311 	mrs	r3, BASEPRI
 8005064:	f04f 0120 	mov.w	r1, #32
 8005068:	f381 8811 	msr	BASEPRI, r1
 800506c:	60bb      	str	r3, [r7, #8]
 800506e:	484b      	ldr	r0, [pc, #300]	; (800519c <SEGGER_SYSVIEW_Start+0x174>)
 8005070:	f7ff fc49 	bl	8004906 <_PreparePacket>
 8005074:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800507e:	4b45      	ldr	r3, [pc, #276]	; (8005194 <SEGGER_SYSVIEW_Start+0x16c>)
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	62bb      	str	r3, [r7, #40]	; 0x28
 8005084:	e00b      	b.n	800509e <SEGGER_SYSVIEW_Start+0x76>
 8005086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005088:	b2da      	uxtb	r2, r3
 800508a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800508c:	1c59      	adds	r1, r3, #1
 800508e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005090:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005094:	b2d2      	uxtb	r2, r2
 8005096:	701a      	strb	r2, [r3, #0]
 8005098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800509a:	09db      	lsrs	r3, r3, #7
 800509c:	62bb      	str	r3, [r7, #40]	; 0x28
 800509e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050a0:	2b7f      	cmp	r3, #127	; 0x7f
 80050a2:	d8f0      	bhi.n	8005086 <SEGGER_SYSVIEW_Start+0x5e>
 80050a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050a6:	1c5a      	adds	r2, r3, #1
 80050a8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80050aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80050ac:	b2d2      	uxtb	r2, r2
 80050ae:	701a      	strb	r2, [r3, #0]
 80050b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050b2:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	627b      	str	r3, [r7, #36]	; 0x24
 80050b8:	4b36      	ldr	r3, [pc, #216]	; (8005194 <SEGGER_SYSVIEW_Start+0x16c>)
 80050ba:	689b      	ldr	r3, [r3, #8]
 80050bc:	623b      	str	r3, [r7, #32]
 80050be:	e00b      	b.n	80050d8 <SEGGER_SYSVIEW_Start+0xb0>
 80050c0:	6a3b      	ldr	r3, [r7, #32]
 80050c2:	b2da      	uxtb	r2, r3
 80050c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050c6:	1c59      	adds	r1, r3, #1
 80050c8:	6279      	str	r1, [r7, #36]	; 0x24
 80050ca:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80050ce:	b2d2      	uxtb	r2, r2
 80050d0:	701a      	strb	r2, [r3, #0]
 80050d2:	6a3b      	ldr	r3, [r7, #32]
 80050d4:	09db      	lsrs	r3, r3, #7
 80050d6:	623b      	str	r3, [r7, #32]
 80050d8:	6a3b      	ldr	r3, [r7, #32]
 80050da:	2b7f      	cmp	r3, #127	; 0x7f
 80050dc:	d8f0      	bhi.n	80050c0 <SEGGER_SYSVIEW_Start+0x98>
 80050de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e0:	1c5a      	adds	r2, r3, #1
 80050e2:	627a      	str	r2, [r7, #36]	; 0x24
 80050e4:	6a3a      	ldr	r2, [r7, #32]
 80050e6:	b2d2      	uxtb	r2, r2
 80050e8:	701a      	strb	r2, [r3, #0]
 80050ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ec:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	61fb      	str	r3, [r7, #28]
 80050f2:	4b28      	ldr	r3, [pc, #160]	; (8005194 <SEGGER_SYSVIEW_Start+0x16c>)
 80050f4:	691b      	ldr	r3, [r3, #16]
 80050f6:	61bb      	str	r3, [r7, #24]
 80050f8:	e00b      	b.n	8005112 <SEGGER_SYSVIEW_Start+0xea>
 80050fa:	69bb      	ldr	r3, [r7, #24]
 80050fc:	b2da      	uxtb	r2, r3
 80050fe:	69fb      	ldr	r3, [r7, #28]
 8005100:	1c59      	adds	r1, r3, #1
 8005102:	61f9      	str	r1, [r7, #28]
 8005104:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005108:	b2d2      	uxtb	r2, r2
 800510a:	701a      	strb	r2, [r3, #0]
 800510c:	69bb      	ldr	r3, [r7, #24]
 800510e:	09db      	lsrs	r3, r3, #7
 8005110:	61bb      	str	r3, [r7, #24]
 8005112:	69bb      	ldr	r3, [r7, #24]
 8005114:	2b7f      	cmp	r3, #127	; 0x7f
 8005116:	d8f0      	bhi.n	80050fa <SEGGER_SYSVIEW_Start+0xd2>
 8005118:	69fb      	ldr	r3, [r7, #28]
 800511a:	1c5a      	adds	r2, r3, #1
 800511c:	61fa      	str	r2, [r7, #28]
 800511e:	69ba      	ldr	r2, [r7, #24]
 8005120:	b2d2      	uxtb	r2, r2
 8005122:	701a      	strb	r2, [r3, #0]
 8005124:	69fb      	ldr	r3, [r7, #28]
 8005126:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	617b      	str	r3, [r7, #20]
 800512c:	2300      	movs	r3, #0
 800512e:	613b      	str	r3, [r7, #16]
 8005130:	e00b      	b.n	800514a <SEGGER_SYSVIEW_Start+0x122>
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	b2da      	uxtb	r2, r3
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	1c59      	adds	r1, r3, #1
 800513a:	6179      	str	r1, [r7, #20]
 800513c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005140:	b2d2      	uxtb	r2, r2
 8005142:	701a      	strb	r2, [r3, #0]
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	09db      	lsrs	r3, r3, #7
 8005148:	613b      	str	r3, [r7, #16]
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	2b7f      	cmp	r3, #127	; 0x7f
 800514e:	d8f0      	bhi.n	8005132 <SEGGER_SYSVIEW_Start+0x10a>
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	1c5a      	adds	r2, r3, #1
 8005154:	617a      	str	r2, [r7, #20]
 8005156:	693a      	ldr	r2, [r7, #16]
 8005158:	b2d2      	uxtb	r2, r2
 800515a:	701a      	strb	r2, [r3, #0]
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005160:	2218      	movs	r2, #24
 8005162:	6839      	ldr	r1, [r7, #0]
 8005164:	6878      	ldr	r0, [r7, #4]
 8005166:	f7ff fcbb 	bl	8004ae0 <_SendPacket>
      RECORD_END();
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005170:	4b08      	ldr	r3, [pc, #32]	; (8005194 <SEGGER_SYSVIEW_Start+0x16c>)
 8005172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005174:	2b00      	cmp	r3, #0
 8005176:	d002      	beq.n	800517e <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 8005178:	4b06      	ldr	r3, [pc, #24]	; (8005194 <SEGGER_SYSVIEW_Start+0x16c>)
 800517a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800517c:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800517e:	f000 f9c7 	bl	8005510 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8005182:	f000 f9b1 	bl	80054e8 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8005186:	f000 fc5d 	bl	8005a44 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800518a:	bf00      	nop
 800518c:	3730      	adds	r7, #48	; 0x30
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}
 8005192:	bf00      	nop
 8005194:	20019654 	.word	0x20019654
 8005198:	08005cec 	.word	0x08005cec
 800519c:	20019684 	.word	0x20019684

080051a0 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b082      	sub	sp, #8
 80051a4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80051a6:	f3ef 8311 	mrs	r3, BASEPRI
 80051aa:	f04f 0120 	mov.w	r1, #32
 80051ae:	f381 8811 	msr	BASEPRI, r1
 80051b2:	607b      	str	r3, [r7, #4]
 80051b4:	480b      	ldr	r0, [pc, #44]	; (80051e4 <SEGGER_SYSVIEW_Stop+0x44>)
 80051b6:	f7ff fba6 	bl	8004906 <_PreparePacket>
 80051ba:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 80051bc:	4b0a      	ldr	r3, [pc, #40]	; (80051e8 <SEGGER_SYSVIEW_Stop+0x48>)
 80051be:	781b      	ldrb	r3, [r3, #0]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d007      	beq.n	80051d4 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 80051c4:	220b      	movs	r2, #11
 80051c6:	6839      	ldr	r1, [r7, #0]
 80051c8:	6838      	ldr	r0, [r7, #0]
 80051ca:	f7ff fc89 	bl	8004ae0 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 80051ce:	4b06      	ldr	r3, [pc, #24]	; (80051e8 <SEGGER_SYSVIEW_Stop+0x48>)
 80051d0:	2200      	movs	r2, #0
 80051d2:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	f383 8811 	msr	BASEPRI, r3
}
 80051da:	bf00      	nop
 80051dc:	3708      	adds	r7, #8
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}
 80051e2:	bf00      	nop
 80051e4:	20019684 	.word	0x20019684
 80051e8:	20019654 	.word	0x20019654

080051ec <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b08c      	sub	sp, #48	; 0x30
 80051f0:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80051f2:	f3ef 8311 	mrs	r3, BASEPRI
 80051f6:	f04f 0120 	mov.w	r1, #32
 80051fa:	f381 8811 	msr	BASEPRI, r1
 80051fe:	60fb      	str	r3, [r7, #12]
 8005200:	4845      	ldr	r0, [pc, #276]	; (8005318 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8005202:	f7ff fb80 	bl	8004906 <_PreparePacket>
 8005206:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005210:	4b42      	ldr	r3, [pc, #264]	; (800531c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	62bb      	str	r3, [r7, #40]	; 0x28
 8005216:	e00b      	b.n	8005230 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8005218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800521a:	b2da      	uxtb	r2, r3
 800521c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800521e:	1c59      	adds	r1, r3, #1
 8005220:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005222:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005226:	b2d2      	uxtb	r2, r2
 8005228:	701a      	strb	r2, [r3, #0]
 800522a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800522c:	09db      	lsrs	r3, r3, #7
 800522e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005232:	2b7f      	cmp	r3, #127	; 0x7f
 8005234:	d8f0      	bhi.n	8005218 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8005236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005238:	1c5a      	adds	r2, r3, #1
 800523a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800523c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800523e:	b2d2      	uxtb	r2, r2
 8005240:	701a      	strb	r2, [r3, #0]
 8005242:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005244:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	627b      	str	r3, [r7, #36]	; 0x24
 800524a:	4b34      	ldr	r3, [pc, #208]	; (800531c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800524c:	689b      	ldr	r3, [r3, #8]
 800524e:	623b      	str	r3, [r7, #32]
 8005250:	e00b      	b.n	800526a <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8005252:	6a3b      	ldr	r3, [r7, #32]
 8005254:	b2da      	uxtb	r2, r3
 8005256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005258:	1c59      	adds	r1, r3, #1
 800525a:	6279      	str	r1, [r7, #36]	; 0x24
 800525c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005260:	b2d2      	uxtb	r2, r2
 8005262:	701a      	strb	r2, [r3, #0]
 8005264:	6a3b      	ldr	r3, [r7, #32]
 8005266:	09db      	lsrs	r3, r3, #7
 8005268:	623b      	str	r3, [r7, #32]
 800526a:	6a3b      	ldr	r3, [r7, #32]
 800526c:	2b7f      	cmp	r3, #127	; 0x7f
 800526e:	d8f0      	bhi.n	8005252 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8005270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005272:	1c5a      	adds	r2, r3, #1
 8005274:	627a      	str	r2, [r7, #36]	; 0x24
 8005276:	6a3a      	ldr	r2, [r7, #32]
 8005278:	b2d2      	uxtb	r2, r2
 800527a:	701a      	strb	r2, [r3, #0]
 800527c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800527e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	61fb      	str	r3, [r7, #28]
 8005284:	4b25      	ldr	r3, [pc, #148]	; (800531c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005286:	691b      	ldr	r3, [r3, #16]
 8005288:	61bb      	str	r3, [r7, #24]
 800528a:	e00b      	b.n	80052a4 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800528c:	69bb      	ldr	r3, [r7, #24]
 800528e:	b2da      	uxtb	r2, r3
 8005290:	69fb      	ldr	r3, [r7, #28]
 8005292:	1c59      	adds	r1, r3, #1
 8005294:	61f9      	str	r1, [r7, #28]
 8005296:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800529a:	b2d2      	uxtb	r2, r2
 800529c:	701a      	strb	r2, [r3, #0]
 800529e:	69bb      	ldr	r3, [r7, #24]
 80052a0:	09db      	lsrs	r3, r3, #7
 80052a2:	61bb      	str	r3, [r7, #24]
 80052a4:	69bb      	ldr	r3, [r7, #24]
 80052a6:	2b7f      	cmp	r3, #127	; 0x7f
 80052a8:	d8f0      	bhi.n	800528c <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 80052aa:	69fb      	ldr	r3, [r7, #28]
 80052ac:	1c5a      	adds	r2, r3, #1
 80052ae:	61fa      	str	r2, [r7, #28]
 80052b0:	69ba      	ldr	r2, [r7, #24]
 80052b2:	b2d2      	uxtb	r2, r2
 80052b4:	701a      	strb	r2, [r3, #0]
 80052b6:	69fb      	ldr	r3, [r7, #28]
 80052b8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	617b      	str	r3, [r7, #20]
 80052be:	2300      	movs	r3, #0
 80052c0:	613b      	str	r3, [r7, #16]
 80052c2:	e00b      	b.n	80052dc <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 80052c4:	693b      	ldr	r3, [r7, #16]
 80052c6:	b2da      	uxtb	r2, r3
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	1c59      	adds	r1, r3, #1
 80052cc:	6179      	str	r1, [r7, #20]
 80052ce:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80052d2:	b2d2      	uxtb	r2, r2
 80052d4:	701a      	strb	r2, [r3, #0]
 80052d6:	693b      	ldr	r3, [r7, #16]
 80052d8:	09db      	lsrs	r3, r3, #7
 80052da:	613b      	str	r3, [r7, #16]
 80052dc:	693b      	ldr	r3, [r7, #16]
 80052de:	2b7f      	cmp	r3, #127	; 0x7f
 80052e0:	d8f0      	bhi.n	80052c4 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	1c5a      	adds	r2, r3, #1
 80052e6:	617a      	str	r2, [r7, #20]
 80052e8:	693a      	ldr	r2, [r7, #16]
 80052ea:	b2d2      	uxtb	r2, r2
 80052ec:	701a      	strb	r2, [r3, #0]
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80052f2:	2218      	movs	r2, #24
 80052f4:	6879      	ldr	r1, [r7, #4]
 80052f6:	68b8      	ldr	r0, [r7, #8]
 80052f8:	f7ff fbf2 	bl	8004ae0 <_SendPacket>
  RECORD_END();
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005302:	4b06      	ldr	r3, [pc, #24]	; (800531c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005306:	2b00      	cmp	r3, #0
 8005308:	d002      	beq.n	8005310 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800530a:	4b04      	ldr	r3, [pc, #16]	; (800531c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800530c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800530e:	4798      	blx	r3
  }
}
 8005310:	bf00      	nop
 8005312:	3730      	adds	r7, #48	; 0x30
 8005314:	46bd      	mov	sp, r7
 8005316:	bd80      	pop	{r7, pc}
 8005318:	20019684 	.word	0x20019684
 800531c:	20019654 	.word	0x20019654

08005320 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8005320:	b580      	push	{r7, lr}
 8005322:	b092      	sub	sp, #72	; 0x48
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8005328:	f3ef 8311 	mrs	r3, BASEPRI
 800532c:	f04f 0120 	mov.w	r1, #32
 8005330:	f381 8811 	msr	BASEPRI, r1
 8005334:	617b      	str	r3, [r7, #20]
 8005336:	486a      	ldr	r0, [pc, #424]	; (80054e0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8005338:	f7ff fae5 	bl	8004906 <_PreparePacket>
 800533c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	647b      	str	r3, [r7, #68]	; 0x44
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	4b66      	ldr	r3, [pc, #408]	; (80054e4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800534c:	691b      	ldr	r3, [r3, #16]
 800534e:	1ad3      	subs	r3, r2, r3
 8005350:	643b      	str	r3, [r7, #64]	; 0x40
 8005352:	e00b      	b.n	800536c <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8005354:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005356:	b2da      	uxtb	r2, r3
 8005358:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800535a:	1c59      	adds	r1, r3, #1
 800535c:	6479      	str	r1, [r7, #68]	; 0x44
 800535e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005362:	b2d2      	uxtb	r2, r2
 8005364:	701a      	strb	r2, [r3, #0]
 8005366:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005368:	09db      	lsrs	r3, r3, #7
 800536a:	643b      	str	r3, [r7, #64]	; 0x40
 800536c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800536e:	2b7f      	cmp	r3, #127	; 0x7f
 8005370:	d8f0      	bhi.n	8005354 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8005372:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005374:	1c5a      	adds	r2, r3, #1
 8005376:	647a      	str	r2, [r7, #68]	; 0x44
 8005378:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800537a:	b2d2      	uxtb	r2, r2
 800537c:	701a      	strb	r2, [r3, #0]
 800537e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005380:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	63bb      	str	r3, [r7, #56]	; 0x38
 800538c:	e00b      	b.n	80053a6 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800538e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005390:	b2da      	uxtb	r2, r3
 8005392:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005394:	1c59      	adds	r1, r3, #1
 8005396:	63f9      	str	r1, [r7, #60]	; 0x3c
 8005398:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800539c:	b2d2      	uxtb	r2, r2
 800539e:	701a      	strb	r2, [r3, #0]
 80053a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053a2:	09db      	lsrs	r3, r3, #7
 80053a4:	63bb      	str	r3, [r7, #56]	; 0x38
 80053a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053a8:	2b7f      	cmp	r3, #127	; 0x7f
 80053aa:	d8f0      	bhi.n	800538e <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 80053ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053ae:	1c5a      	adds	r2, r3, #1
 80053b0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80053b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80053b4:	b2d2      	uxtb	r2, r2
 80053b6:	701a      	strb	r2, [r3, #0]
 80053b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053ba:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	2220      	movs	r2, #32
 80053c2:	4619      	mov	r1, r3
 80053c4:	68f8      	ldr	r0, [r7, #12]
 80053c6:	f7ff fa51 	bl	800486c <_EncodeStr>
 80053ca:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 80053cc:	2209      	movs	r2, #9
 80053ce:	68f9      	ldr	r1, [r7, #12]
 80053d0:	6938      	ldr	r0, [r7, #16]
 80053d2:	f7ff fb85 	bl	8004ae0 <_SendPacket>
  //
  pPayload = pPayloadStart;
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	637b      	str	r3, [r7, #52]	; 0x34
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681a      	ldr	r2, [r3, #0]
 80053e2:	4b40      	ldr	r3, [pc, #256]	; (80054e4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80053e4:	691b      	ldr	r3, [r3, #16]
 80053e6:	1ad3      	subs	r3, r2, r3
 80053e8:	633b      	str	r3, [r7, #48]	; 0x30
 80053ea:	e00b      	b.n	8005404 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 80053ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053ee:	b2da      	uxtb	r2, r3
 80053f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053f2:	1c59      	adds	r1, r3, #1
 80053f4:	6379      	str	r1, [r7, #52]	; 0x34
 80053f6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80053fa:	b2d2      	uxtb	r2, r2
 80053fc:	701a      	strb	r2, [r3, #0]
 80053fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005400:	09db      	lsrs	r3, r3, #7
 8005402:	633b      	str	r3, [r7, #48]	; 0x30
 8005404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005406:	2b7f      	cmp	r3, #127	; 0x7f
 8005408:	d8f0      	bhi.n	80053ec <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800540a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800540c:	1c5a      	adds	r2, r3, #1
 800540e:	637a      	str	r2, [r7, #52]	; 0x34
 8005410:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005412:	b2d2      	uxtb	r2, r2
 8005414:	701a      	strb	r2, [r3, #0]
 8005416:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005418:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	68db      	ldr	r3, [r3, #12]
 8005422:	62bb      	str	r3, [r7, #40]	; 0x28
 8005424:	e00b      	b.n	800543e <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8005426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005428:	b2da      	uxtb	r2, r3
 800542a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800542c:	1c59      	adds	r1, r3, #1
 800542e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005430:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005434:	b2d2      	uxtb	r2, r2
 8005436:	701a      	strb	r2, [r3, #0]
 8005438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800543a:	09db      	lsrs	r3, r3, #7
 800543c:	62bb      	str	r3, [r7, #40]	; 0x28
 800543e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005440:	2b7f      	cmp	r3, #127	; 0x7f
 8005442:	d8f0      	bhi.n	8005426 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8005444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005446:	1c5a      	adds	r2, r3, #1
 8005448:	62fa      	str	r2, [r7, #44]	; 0x2c
 800544a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800544c:	b2d2      	uxtb	r2, r2
 800544e:	701a      	strb	r2, [r3, #0]
 8005450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005452:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	627b      	str	r3, [r7, #36]	; 0x24
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	691b      	ldr	r3, [r3, #16]
 800545c:	623b      	str	r3, [r7, #32]
 800545e:	e00b      	b.n	8005478 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8005460:	6a3b      	ldr	r3, [r7, #32]
 8005462:	b2da      	uxtb	r2, r3
 8005464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005466:	1c59      	adds	r1, r3, #1
 8005468:	6279      	str	r1, [r7, #36]	; 0x24
 800546a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800546e:	b2d2      	uxtb	r2, r2
 8005470:	701a      	strb	r2, [r3, #0]
 8005472:	6a3b      	ldr	r3, [r7, #32]
 8005474:	09db      	lsrs	r3, r3, #7
 8005476:	623b      	str	r3, [r7, #32]
 8005478:	6a3b      	ldr	r3, [r7, #32]
 800547a:	2b7f      	cmp	r3, #127	; 0x7f
 800547c:	d8f0      	bhi.n	8005460 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800547e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005480:	1c5a      	adds	r2, r3, #1
 8005482:	627a      	str	r2, [r7, #36]	; 0x24
 8005484:	6a3a      	ldr	r2, [r7, #32]
 8005486:	b2d2      	uxtb	r2, r2
 8005488:	701a      	strb	r2, [r3, #0]
 800548a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800548c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	61fb      	str	r3, [r7, #28]
 8005492:	2300      	movs	r3, #0
 8005494:	61bb      	str	r3, [r7, #24]
 8005496:	e00b      	b.n	80054b0 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8005498:	69bb      	ldr	r3, [r7, #24]
 800549a:	b2da      	uxtb	r2, r3
 800549c:	69fb      	ldr	r3, [r7, #28]
 800549e:	1c59      	adds	r1, r3, #1
 80054a0:	61f9      	str	r1, [r7, #28]
 80054a2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80054a6:	b2d2      	uxtb	r2, r2
 80054a8:	701a      	strb	r2, [r3, #0]
 80054aa:	69bb      	ldr	r3, [r7, #24]
 80054ac:	09db      	lsrs	r3, r3, #7
 80054ae:	61bb      	str	r3, [r7, #24]
 80054b0:	69bb      	ldr	r3, [r7, #24]
 80054b2:	2b7f      	cmp	r3, #127	; 0x7f
 80054b4:	d8f0      	bhi.n	8005498 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 80054b6:	69fb      	ldr	r3, [r7, #28]
 80054b8:	1c5a      	adds	r2, r3, #1
 80054ba:	61fa      	str	r2, [r7, #28]
 80054bc:	69ba      	ldr	r2, [r7, #24]
 80054be:	b2d2      	uxtb	r2, r2
 80054c0:	701a      	strb	r2, [r3, #0]
 80054c2:	69fb      	ldr	r3, [r7, #28]
 80054c4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 80054c6:	2215      	movs	r2, #21
 80054c8:	68f9      	ldr	r1, [r7, #12]
 80054ca:	6938      	ldr	r0, [r7, #16]
 80054cc:	f7ff fb08 	bl	8004ae0 <_SendPacket>
  RECORD_END();
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	f383 8811 	msr	BASEPRI, r3
}
 80054d6:	bf00      	nop
 80054d8:	3748      	adds	r7, #72	; 0x48
 80054da:	46bd      	mov	sp, r7
 80054dc:	bd80      	pop	{r7, pc}
 80054de:	bf00      	nop
 80054e0:	20019684 	.word	0x20019684
 80054e4:	20019654 	.word	0x20019654

080054e8 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 80054e8:	b580      	push	{r7, lr}
 80054ea:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 80054ec:	4b07      	ldr	r3, [pc, #28]	; (800550c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80054ee:	6a1b      	ldr	r3, [r3, #32]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d008      	beq.n	8005506 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 80054f4:	4b05      	ldr	r3, [pc, #20]	; (800550c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80054f6:	6a1b      	ldr	r3, [r3, #32]
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d003      	beq.n	8005506 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 80054fe:	4b03      	ldr	r3, [pc, #12]	; (800550c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8005500:	6a1b      	ldr	r3, [r3, #32]
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	4798      	blx	r3
  }
}
 8005506:	bf00      	nop
 8005508:	bd80      	pop	{r7, pc}
 800550a:	bf00      	nop
 800550c:	20019654 	.word	0x20019654

08005510 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8005510:	b590      	push	{r4, r7, lr}
 8005512:	b083      	sub	sp, #12
 8005514:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8005516:	4b14      	ldr	r3, [pc, #80]	; (8005568 <SEGGER_SYSVIEW_RecordSystime+0x58>)
 8005518:	6a1b      	ldr	r3, [r3, #32]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d019      	beq.n	8005552 <SEGGER_SYSVIEW_RecordSystime+0x42>
 800551e:	4b12      	ldr	r3, [pc, #72]	; (8005568 <SEGGER_SYSVIEW_RecordSystime+0x58>)
 8005520:	6a1b      	ldr	r3, [r3, #32]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d014      	beq.n	8005552 <SEGGER_SYSVIEW_RecordSystime+0x42>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8005528:	4b0f      	ldr	r3, [pc, #60]	; (8005568 <SEGGER_SYSVIEW_RecordSystime+0x58>)
 800552a:	6a1b      	ldr	r3, [r3, #32]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	4798      	blx	r3
 8005530:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8005534:	6838      	ldr	r0, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8005536:	e9d7 1200 	ldrd	r1, r2, [r7]
 800553a:	f04f 0300 	mov.w	r3, #0
 800553e:	f04f 0400 	mov.w	r4, #0
 8005542:	0013      	movs	r3, r2
 8005544:	2400      	movs	r4, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8005546:	461a      	mov	r2, r3
 8005548:	4601      	mov	r1, r0
 800554a:	200d      	movs	r0, #13
 800554c:	f7ff fc0a 	bl	8004d64 <SEGGER_SYSVIEW_RecordU32x2>
 8005550:	e005      	b.n	800555e <SEGGER_SYSVIEW_RecordSystime+0x4e>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8005552:	4b06      	ldr	r3, [pc, #24]	; (800556c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4619      	mov	r1, r3
 8005558:	200c      	movs	r0, #12
 800555a:	f7ff fbc7 	bl	8004cec <SEGGER_SYSVIEW_RecordU32>
  }
}
 800555e:	bf00      	nop
 8005560:	370c      	adds	r7, #12
 8005562:	46bd      	mov	sp, r7
 8005564:	bd90      	pop	{r4, r7, pc}
 8005566:	bf00      	nop
 8005568:	20019654 	.word	0x20019654
 800556c:	e0001004 	.word	0xe0001004

08005570 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8005570:	b580      	push	{r7, lr}
 8005572:	b086      	sub	sp, #24
 8005574:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005576:	f3ef 8311 	mrs	r3, BASEPRI
 800557a:	f04f 0120 	mov.w	r1, #32
 800557e:	f381 8811 	msr	BASEPRI, r1
 8005582:	60fb      	str	r3, [r7, #12]
 8005584:	4819      	ldr	r0, [pc, #100]	; (80055ec <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8005586:	f7ff f9be 	bl	8004906 <_PreparePacket>
 800558a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8005590:	4b17      	ldr	r3, [pc, #92]	; (80055f0 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005598:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	617b      	str	r3, [r7, #20]
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	613b      	str	r3, [r7, #16]
 80055a2:	e00b      	b.n	80055bc <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	b2da      	uxtb	r2, r3
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	1c59      	adds	r1, r3, #1
 80055ac:	6179      	str	r1, [r7, #20]
 80055ae:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80055b2:	b2d2      	uxtb	r2, r2
 80055b4:	701a      	strb	r2, [r3, #0]
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	09db      	lsrs	r3, r3, #7
 80055ba:	613b      	str	r3, [r7, #16]
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	2b7f      	cmp	r3, #127	; 0x7f
 80055c0:	d8f0      	bhi.n	80055a4 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	1c5a      	adds	r2, r3, #1
 80055c6:	617a      	str	r2, [r7, #20]
 80055c8:	693a      	ldr	r2, [r7, #16]
 80055ca:	b2d2      	uxtb	r2, r2
 80055cc:	701a      	strb	r2, [r3, #0]
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 80055d2:	2202      	movs	r2, #2
 80055d4:	6879      	ldr	r1, [r7, #4]
 80055d6:	68b8      	ldr	r0, [r7, #8]
 80055d8:	f7ff fa82 	bl	8004ae0 <_SendPacket>
  RECORD_END();
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	f383 8811 	msr	BASEPRI, r3
}
 80055e2:	bf00      	nop
 80055e4:	3718      	adds	r7, #24
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}
 80055ea:	bf00      	nop
 80055ec:	20019684 	.word	0x20019684
 80055f0:	e000ed04 	.word	0xe000ed04

080055f4 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b082      	sub	sp, #8
 80055f8:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80055fa:	f3ef 8311 	mrs	r3, BASEPRI
 80055fe:	f04f 0120 	mov.w	r1, #32
 8005602:	f381 8811 	msr	BASEPRI, r1
 8005606:	607b      	str	r3, [r7, #4]
 8005608:	4807      	ldr	r0, [pc, #28]	; (8005628 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 800560a:	f7ff f97c 	bl	8004906 <_PreparePacket>
 800560e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8005610:	2203      	movs	r2, #3
 8005612:	6839      	ldr	r1, [r7, #0]
 8005614:	6838      	ldr	r0, [r7, #0]
 8005616:	f7ff fa63 	bl	8004ae0 <_SendPacket>
  RECORD_END();
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	f383 8811 	msr	BASEPRI, r3
}
 8005620:	bf00      	nop
 8005622:	3708      	adds	r7, #8
 8005624:	46bd      	mov	sp, r7
 8005626:	bd80      	pop	{r7, pc}
 8005628:	20019684 	.word	0x20019684

0800562c <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 800562c:	b580      	push	{r7, lr}
 800562e:	b082      	sub	sp, #8
 8005630:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005632:	f3ef 8311 	mrs	r3, BASEPRI
 8005636:	f04f 0120 	mov.w	r1, #32
 800563a:	f381 8811 	msr	BASEPRI, r1
 800563e:	607b      	str	r3, [r7, #4]
 8005640:	4807      	ldr	r0, [pc, #28]	; (8005660 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8005642:	f7ff f960 	bl	8004906 <_PreparePacket>
 8005646:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8005648:	2212      	movs	r2, #18
 800564a:	6839      	ldr	r1, [r7, #0]
 800564c:	6838      	ldr	r0, [r7, #0]
 800564e:	f7ff fa47 	bl	8004ae0 <_SendPacket>
  RECORD_END();
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	f383 8811 	msr	BASEPRI, r3
}
 8005658:	bf00      	nop
 800565a:	3708      	adds	r7, #8
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}
 8005660:	20019684 	.word	0x20019684

08005664 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8005664:	b580      	push	{r7, lr}
 8005666:	b082      	sub	sp, #8
 8005668:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800566a:	f3ef 8311 	mrs	r3, BASEPRI
 800566e:	f04f 0120 	mov.w	r1, #32
 8005672:	f381 8811 	msr	BASEPRI, r1
 8005676:	607b      	str	r3, [r7, #4]
 8005678:	4807      	ldr	r0, [pc, #28]	; (8005698 <SEGGER_SYSVIEW_OnIdle+0x34>)
 800567a:	f7ff f944 	bl	8004906 <_PreparePacket>
 800567e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8005680:	2211      	movs	r2, #17
 8005682:	6839      	ldr	r1, [r7, #0]
 8005684:	6838      	ldr	r0, [r7, #0]
 8005686:	f7ff fa2b 	bl	8004ae0 <_SendPacket>
  RECORD_END();
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	f383 8811 	msr	BASEPRI, r3
}
 8005690:	bf00      	nop
 8005692:	3708      	adds	r7, #8
 8005694:	46bd      	mov	sp, r7
 8005696:	bd80      	pop	{r7, pc}
 8005698:	20019684 	.word	0x20019684

0800569c <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800569c:	b580      	push	{r7, lr}
 800569e:	b088      	sub	sp, #32
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80056a4:	f3ef 8311 	mrs	r3, BASEPRI
 80056a8:	f04f 0120 	mov.w	r1, #32
 80056ac:	f381 8811 	msr	BASEPRI, r1
 80056b0:	617b      	str	r3, [r7, #20]
 80056b2:	4819      	ldr	r0, [pc, #100]	; (8005718 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 80056b4:	f7ff f927 	bl	8004906 <_PreparePacket>
 80056b8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80056ba:	693b      	ldr	r3, [r7, #16]
 80056bc:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80056be:	4b17      	ldr	r3, [pc, #92]	; (800571c <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 80056c0:	691b      	ldr	r3, [r3, #16]
 80056c2:	687a      	ldr	r2, [r7, #4]
 80056c4:	1ad3      	subs	r3, r2, r3
 80056c6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	61fb      	str	r3, [r7, #28]
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	61bb      	str	r3, [r7, #24]
 80056d0:	e00b      	b.n	80056ea <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 80056d2:	69bb      	ldr	r3, [r7, #24]
 80056d4:	b2da      	uxtb	r2, r3
 80056d6:	69fb      	ldr	r3, [r7, #28]
 80056d8:	1c59      	adds	r1, r3, #1
 80056da:	61f9      	str	r1, [r7, #28]
 80056dc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80056e0:	b2d2      	uxtb	r2, r2
 80056e2:	701a      	strb	r2, [r3, #0]
 80056e4:	69bb      	ldr	r3, [r7, #24]
 80056e6:	09db      	lsrs	r3, r3, #7
 80056e8:	61bb      	str	r3, [r7, #24]
 80056ea:	69bb      	ldr	r3, [r7, #24]
 80056ec:	2b7f      	cmp	r3, #127	; 0x7f
 80056ee:	d8f0      	bhi.n	80056d2 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 80056f0:	69fb      	ldr	r3, [r7, #28]
 80056f2:	1c5a      	adds	r2, r3, #1
 80056f4:	61fa      	str	r2, [r7, #28]
 80056f6:	69ba      	ldr	r2, [r7, #24]
 80056f8:	b2d2      	uxtb	r2, r2
 80056fa:	701a      	strb	r2, [r3, #0]
 80056fc:	69fb      	ldr	r3, [r7, #28]
 80056fe:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8005700:	2208      	movs	r2, #8
 8005702:	68f9      	ldr	r1, [r7, #12]
 8005704:	6938      	ldr	r0, [r7, #16]
 8005706:	f7ff f9eb 	bl	8004ae0 <_SendPacket>
  RECORD_END();
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	f383 8811 	msr	BASEPRI, r3
}
 8005710:	bf00      	nop
 8005712:	3720      	adds	r7, #32
 8005714:	46bd      	mov	sp, r7
 8005716:	bd80      	pop	{r7, pc}
 8005718:	20019684 	.word	0x20019684
 800571c:	20019654 	.word	0x20019654

08005720 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8005720:	b580      	push	{r7, lr}
 8005722:	b088      	sub	sp, #32
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005728:	f3ef 8311 	mrs	r3, BASEPRI
 800572c:	f04f 0120 	mov.w	r1, #32
 8005730:	f381 8811 	msr	BASEPRI, r1
 8005734:	617b      	str	r3, [r7, #20]
 8005736:	4819      	ldr	r0, [pc, #100]	; (800579c <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8005738:	f7ff f8e5 	bl	8004906 <_PreparePacket>
 800573c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800573e:	693b      	ldr	r3, [r7, #16]
 8005740:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005742:	4b17      	ldr	r3, [pc, #92]	; (80057a0 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8005744:	691b      	ldr	r3, [r3, #16]
 8005746:	687a      	ldr	r2, [r7, #4]
 8005748:	1ad3      	subs	r3, r2, r3
 800574a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	61fb      	str	r3, [r7, #28]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	61bb      	str	r3, [r7, #24]
 8005754:	e00b      	b.n	800576e <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8005756:	69bb      	ldr	r3, [r7, #24]
 8005758:	b2da      	uxtb	r2, r3
 800575a:	69fb      	ldr	r3, [r7, #28]
 800575c:	1c59      	adds	r1, r3, #1
 800575e:	61f9      	str	r1, [r7, #28]
 8005760:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005764:	b2d2      	uxtb	r2, r2
 8005766:	701a      	strb	r2, [r3, #0]
 8005768:	69bb      	ldr	r3, [r7, #24]
 800576a:	09db      	lsrs	r3, r3, #7
 800576c:	61bb      	str	r3, [r7, #24]
 800576e:	69bb      	ldr	r3, [r7, #24]
 8005770:	2b7f      	cmp	r3, #127	; 0x7f
 8005772:	d8f0      	bhi.n	8005756 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8005774:	69fb      	ldr	r3, [r7, #28]
 8005776:	1c5a      	adds	r2, r3, #1
 8005778:	61fa      	str	r2, [r7, #28]
 800577a:	69ba      	ldr	r2, [r7, #24]
 800577c:	b2d2      	uxtb	r2, r2
 800577e:	701a      	strb	r2, [r3, #0]
 8005780:	69fb      	ldr	r3, [r7, #28]
 8005782:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8005784:	2204      	movs	r2, #4
 8005786:	68f9      	ldr	r1, [r7, #12]
 8005788:	6938      	ldr	r0, [r7, #16]
 800578a:	f7ff f9a9 	bl	8004ae0 <_SendPacket>
  RECORD_END();
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	f383 8811 	msr	BASEPRI, r3
}
 8005794:	bf00      	nop
 8005796:	3720      	adds	r7, #32
 8005798:	46bd      	mov	sp, r7
 800579a:	bd80      	pop	{r7, pc}
 800579c:	20019684 	.word	0x20019684
 80057a0:	20019654 	.word	0x20019654

080057a4 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b088      	sub	sp, #32
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80057ac:	f3ef 8311 	mrs	r3, BASEPRI
 80057b0:	f04f 0120 	mov.w	r1, #32
 80057b4:	f381 8811 	msr	BASEPRI, r1
 80057b8:	617b      	str	r3, [r7, #20]
 80057ba:	4819      	ldr	r0, [pc, #100]	; (8005820 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 80057bc:	f7ff f8a3 	bl	8004906 <_PreparePacket>
 80057c0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80057c6:	4b17      	ldr	r3, [pc, #92]	; (8005824 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 80057c8:	691b      	ldr	r3, [r3, #16]
 80057ca:	687a      	ldr	r2, [r7, #4]
 80057cc:	1ad3      	subs	r3, r2, r3
 80057ce:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	61fb      	str	r3, [r7, #28]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	61bb      	str	r3, [r7, #24]
 80057d8:	e00b      	b.n	80057f2 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 80057da:	69bb      	ldr	r3, [r7, #24]
 80057dc:	b2da      	uxtb	r2, r3
 80057de:	69fb      	ldr	r3, [r7, #28]
 80057e0:	1c59      	adds	r1, r3, #1
 80057e2:	61f9      	str	r1, [r7, #28]
 80057e4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80057e8:	b2d2      	uxtb	r2, r2
 80057ea:	701a      	strb	r2, [r3, #0]
 80057ec:	69bb      	ldr	r3, [r7, #24]
 80057ee:	09db      	lsrs	r3, r3, #7
 80057f0:	61bb      	str	r3, [r7, #24]
 80057f2:	69bb      	ldr	r3, [r7, #24]
 80057f4:	2b7f      	cmp	r3, #127	; 0x7f
 80057f6:	d8f0      	bhi.n	80057da <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 80057f8:	69fb      	ldr	r3, [r7, #28]
 80057fa:	1c5a      	adds	r2, r3, #1
 80057fc:	61fa      	str	r2, [r7, #28]
 80057fe:	69ba      	ldr	r2, [r7, #24]
 8005800:	b2d2      	uxtb	r2, r2
 8005802:	701a      	strb	r2, [r3, #0]
 8005804:	69fb      	ldr	r3, [r7, #28]
 8005806:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8005808:	2206      	movs	r2, #6
 800580a:	68f9      	ldr	r1, [r7, #12]
 800580c:	6938      	ldr	r0, [r7, #16]
 800580e:	f7ff f967 	bl	8004ae0 <_SendPacket>
  RECORD_END();
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	f383 8811 	msr	BASEPRI, r3
}
 8005818:	bf00      	nop
 800581a:	3720      	adds	r7, #32
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}
 8005820:	20019684 	.word	0x20019684
 8005824:	20019654 	.word	0x20019654

08005828 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8005828:	b580      	push	{r7, lr}
 800582a:	b08a      	sub	sp, #40	; 0x28
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
 8005830:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005832:	f3ef 8311 	mrs	r3, BASEPRI
 8005836:	f04f 0120 	mov.w	r1, #32
 800583a:	f381 8811 	msr	BASEPRI, r1
 800583e:	617b      	str	r3, [r7, #20]
 8005840:	4827      	ldr	r0, [pc, #156]	; (80058e0 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8005842:	f7ff f860 	bl	8004906 <_PreparePacket>
 8005846:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800584c:	4b25      	ldr	r3, [pc, #148]	; (80058e4 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 800584e:	691b      	ldr	r3, [r3, #16]
 8005850:	687a      	ldr	r2, [r7, #4]
 8005852:	1ad3      	subs	r3, r2, r3
 8005854:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	627b      	str	r3, [r7, #36]	; 0x24
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	623b      	str	r3, [r7, #32]
 800585e:	e00b      	b.n	8005878 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8005860:	6a3b      	ldr	r3, [r7, #32]
 8005862:	b2da      	uxtb	r2, r3
 8005864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005866:	1c59      	adds	r1, r3, #1
 8005868:	6279      	str	r1, [r7, #36]	; 0x24
 800586a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800586e:	b2d2      	uxtb	r2, r2
 8005870:	701a      	strb	r2, [r3, #0]
 8005872:	6a3b      	ldr	r3, [r7, #32]
 8005874:	09db      	lsrs	r3, r3, #7
 8005876:	623b      	str	r3, [r7, #32]
 8005878:	6a3b      	ldr	r3, [r7, #32]
 800587a:	2b7f      	cmp	r3, #127	; 0x7f
 800587c:	d8f0      	bhi.n	8005860 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 800587e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005880:	1c5a      	adds	r2, r3, #1
 8005882:	627a      	str	r2, [r7, #36]	; 0x24
 8005884:	6a3a      	ldr	r2, [r7, #32]
 8005886:	b2d2      	uxtb	r2, r2
 8005888:	701a      	strb	r2, [r3, #0]
 800588a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800588c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	61fb      	str	r3, [r7, #28]
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	61bb      	str	r3, [r7, #24]
 8005896:	e00b      	b.n	80058b0 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8005898:	69bb      	ldr	r3, [r7, #24]
 800589a:	b2da      	uxtb	r2, r3
 800589c:	69fb      	ldr	r3, [r7, #28]
 800589e:	1c59      	adds	r1, r3, #1
 80058a0:	61f9      	str	r1, [r7, #28]
 80058a2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80058a6:	b2d2      	uxtb	r2, r2
 80058a8:	701a      	strb	r2, [r3, #0]
 80058aa:	69bb      	ldr	r3, [r7, #24]
 80058ac:	09db      	lsrs	r3, r3, #7
 80058ae:	61bb      	str	r3, [r7, #24]
 80058b0:	69bb      	ldr	r3, [r7, #24]
 80058b2:	2b7f      	cmp	r3, #127	; 0x7f
 80058b4:	d8f0      	bhi.n	8005898 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 80058b6:	69fb      	ldr	r3, [r7, #28]
 80058b8:	1c5a      	adds	r2, r3, #1
 80058ba:	61fa      	str	r2, [r7, #28]
 80058bc:	69ba      	ldr	r2, [r7, #24]
 80058be:	b2d2      	uxtb	r2, r2
 80058c0:	701a      	strb	r2, [r3, #0]
 80058c2:	69fb      	ldr	r3, [r7, #28]
 80058c4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 80058c6:	2207      	movs	r2, #7
 80058c8:	68f9      	ldr	r1, [r7, #12]
 80058ca:	6938      	ldr	r0, [r7, #16]
 80058cc:	f7ff f908 	bl	8004ae0 <_SendPacket>
  RECORD_END();
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	f383 8811 	msr	BASEPRI, r3
}
 80058d6:	bf00      	nop
 80058d8:	3728      	adds	r7, #40	; 0x28
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}
 80058de:	bf00      	nop
 80058e0:	20019684 	.word	0x20019684
 80058e4:	20019654 	.word	0x20019654

080058e8 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 80058e8:	b480      	push	{r7}
 80058ea:	b083      	sub	sp, #12
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 80058f0:	4b04      	ldr	r3, [pc, #16]	; (8005904 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 80058f2:	691b      	ldr	r3, [r3, #16]
 80058f4:	687a      	ldr	r2, [r7, #4]
 80058f6:	1ad3      	subs	r3, r2, r3
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	370c      	adds	r7, #12
 80058fc:	46bd      	mov	sp, r7
 80058fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005902:	4770      	bx	lr
 8005904:	20019654 	.word	0x20019654

08005908 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8005908:	b580      	push	{r7, lr}
 800590a:	b08c      	sub	sp, #48	; 0x30
 800590c:	af00      	add	r7, sp, #0
 800590e:	4603      	mov	r3, r0
 8005910:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8005912:	4b3b      	ldr	r3, [pc, #236]	; (8005a00 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d06d      	beq.n	80059f6 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 800591a:	4b39      	ldr	r3, [pc, #228]	; (8005a00 <SEGGER_SYSVIEW_SendModule+0xf8>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8005920:	2300      	movs	r3, #0
 8005922:	62bb      	str	r3, [r7, #40]	; 0x28
 8005924:	e008      	b.n	8005938 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8005926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005928:	691b      	ldr	r3, [r3, #16]
 800592a:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 800592c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800592e:	2b00      	cmp	r3, #0
 8005930:	d007      	beq.n	8005942 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8005932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005934:	3301      	adds	r3, #1
 8005936:	62bb      	str	r3, [r7, #40]	; 0x28
 8005938:	79fb      	ldrb	r3, [r7, #7]
 800593a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800593c:	429a      	cmp	r2, r3
 800593e:	d3f2      	bcc.n	8005926 <SEGGER_SYSVIEW_SendModule+0x1e>
 8005940:	e000      	b.n	8005944 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8005942:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8005944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005946:	2b00      	cmp	r3, #0
 8005948:	d055      	beq.n	80059f6 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800594a:	f3ef 8311 	mrs	r3, BASEPRI
 800594e:	f04f 0120 	mov.w	r1, #32
 8005952:	f381 8811 	msr	BASEPRI, r1
 8005956:	617b      	str	r3, [r7, #20]
 8005958:	482a      	ldr	r0, [pc, #168]	; (8005a04 <SEGGER_SYSVIEW_SendModule+0xfc>)
 800595a:	f7fe ffd4 	bl	8004906 <_PreparePacket>
 800595e:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8005960:	693b      	ldr	r3, [r7, #16]
 8005962:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	627b      	str	r3, [r7, #36]	; 0x24
 8005968:	79fb      	ldrb	r3, [r7, #7]
 800596a:	623b      	str	r3, [r7, #32]
 800596c:	e00b      	b.n	8005986 <SEGGER_SYSVIEW_SendModule+0x7e>
 800596e:	6a3b      	ldr	r3, [r7, #32]
 8005970:	b2da      	uxtb	r2, r3
 8005972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005974:	1c59      	adds	r1, r3, #1
 8005976:	6279      	str	r1, [r7, #36]	; 0x24
 8005978:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800597c:	b2d2      	uxtb	r2, r2
 800597e:	701a      	strb	r2, [r3, #0]
 8005980:	6a3b      	ldr	r3, [r7, #32]
 8005982:	09db      	lsrs	r3, r3, #7
 8005984:	623b      	str	r3, [r7, #32]
 8005986:	6a3b      	ldr	r3, [r7, #32]
 8005988:	2b7f      	cmp	r3, #127	; 0x7f
 800598a:	d8f0      	bhi.n	800596e <SEGGER_SYSVIEW_SendModule+0x66>
 800598c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800598e:	1c5a      	adds	r2, r3, #1
 8005990:	627a      	str	r2, [r7, #36]	; 0x24
 8005992:	6a3a      	ldr	r2, [r7, #32]
 8005994:	b2d2      	uxtb	r2, r2
 8005996:	701a      	strb	r2, [r3, #0]
 8005998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800599a:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	61fb      	str	r3, [r7, #28]
 80059a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059a2:	689b      	ldr	r3, [r3, #8]
 80059a4:	61bb      	str	r3, [r7, #24]
 80059a6:	e00b      	b.n	80059c0 <SEGGER_SYSVIEW_SendModule+0xb8>
 80059a8:	69bb      	ldr	r3, [r7, #24]
 80059aa:	b2da      	uxtb	r2, r3
 80059ac:	69fb      	ldr	r3, [r7, #28]
 80059ae:	1c59      	adds	r1, r3, #1
 80059b0:	61f9      	str	r1, [r7, #28]
 80059b2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80059b6:	b2d2      	uxtb	r2, r2
 80059b8:	701a      	strb	r2, [r3, #0]
 80059ba:	69bb      	ldr	r3, [r7, #24]
 80059bc:	09db      	lsrs	r3, r3, #7
 80059be:	61bb      	str	r3, [r7, #24]
 80059c0:	69bb      	ldr	r3, [r7, #24]
 80059c2:	2b7f      	cmp	r3, #127	; 0x7f
 80059c4:	d8f0      	bhi.n	80059a8 <SEGGER_SYSVIEW_SendModule+0xa0>
 80059c6:	69fb      	ldr	r3, [r7, #28]
 80059c8:	1c5a      	adds	r2, r3, #1
 80059ca:	61fa      	str	r2, [r7, #28]
 80059cc:	69ba      	ldr	r2, [r7, #24]
 80059ce:	b2d2      	uxtb	r2, r2
 80059d0:	701a      	strb	r2, [r3, #0]
 80059d2:	69fb      	ldr	r3, [r7, #28]
 80059d4:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80059d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	2280      	movs	r2, #128	; 0x80
 80059dc:	4619      	mov	r1, r3
 80059de:	68f8      	ldr	r0, [r7, #12]
 80059e0:	f7fe ff44 	bl	800486c <_EncodeStr>
 80059e4:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 80059e6:	2216      	movs	r2, #22
 80059e8:	68f9      	ldr	r1, [r7, #12]
 80059ea:	6938      	ldr	r0, [r7, #16]
 80059ec:	f7ff f878 	bl	8004ae0 <_SendPacket>
      RECORD_END();
 80059f0:	697b      	ldr	r3, [r7, #20]
 80059f2:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 80059f6:	bf00      	nop
 80059f8:	3730      	adds	r7, #48	; 0x30
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bd80      	pop	{r7, pc}
 80059fe:	bf00      	nop
 8005a00:	2001967c 	.word	0x2001967c
 8005a04:	20019684 	.word	0x20019684

08005a08 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b082      	sub	sp, #8
 8005a0c:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8005a0e:	4b0c      	ldr	r3, [pc, #48]	; (8005a40 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d00f      	beq.n	8005a36 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8005a16:	4b0a      	ldr	r3, [pc, #40]	; (8005a40 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	68db      	ldr	r3, [r3, #12]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d002      	beq.n	8005a2a <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	68db      	ldr	r3, [r3, #12]
 8005a28:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	691b      	ldr	r3, [r3, #16]
 8005a2e:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d1f2      	bne.n	8005a1c <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8005a36:	bf00      	nop
 8005a38:	3708      	adds	r7, #8
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}
 8005a3e:	bf00      	nop
 8005a40:	2001967c 	.word	0x2001967c

08005a44 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b086      	sub	sp, #24
 8005a48:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8005a4a:	f3ef 8311 	mrs	r3, BASEPRI
 8005a4e:	f04f 0120 	mov.w	r1, #32
 8005a52:	f381 8811 	msr	BASEPRI, r1
 8005a56:	60fb      	str	r3, [r7, #12]
 8005a58:	4817      	ldr	r0, [pc, #92]	; (8005ab8 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8005a5a:	f7fe ff54 	bl	8004906 <_PreparePacket>
 8005a5e:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	617b      	str	r3, [r7, #20]
 8005a68:	4b14      	ldr	r3, [pc, #80]	; (8005abc <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8005a6a:	781b      	ldrb	r3, [r3, #0]
 8005a6c:	613b      	str	r3, [r7, #16]
 8005a6e:	e00b      	b.n	8005a88 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	b2da      	uxtb	r2, r3
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	1c59      	adds	r1, r3, #1
 8005a78:	6179      	str	r1, [r7, #20]
 8005a7a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005a7e:	b2d2      	uxtb	r2, r2
 8005a80:	701a      	strb	r2, [r3, #0]
 8005a82:	693b      	ldr	r3, [r7, #16]
 8005a84:	09db      	lsrs	r3, r3, #7
 8005a86:	613b      	str	r3, [r7, #16]
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	2b7f      	cmp	r3, #127	; 0x7f
 8005a8c:	d8f0      	bhi.n	8005a70 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	1c5a      	adds	r2, r3, #1
 8005a92:	617a      	str	r2, [r7, #20]
 8005a94:	693a      	ldr	r2, [r7, #16]
 8005a96:	b2d2      	uxtb	r2, r2
 8005a98:	701a      	strb	r2, [r3, #0]
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8005a9e:	221b      	movs	r2, #27
 8005aa0:	6879      	ldr	r1, [r7, #4]
 8005aa2:	68b8      	ldr	r0, [r7, #8]
 8005aa4:	f7ff f81c 	bl	8004ae0 <_SendPacket>
  RECORD_END();
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	f383 8811 	msr	BASEPRI, r3
}
 8005aae:	bf00      	nop
 8005ab0:	3718      	adds	r7, #24
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd80      	pop	{r7, pc}
 8005ab6:	bf00      	nop
 8005ab8:	20019684 	.word	0x20019684
 8005abc:	20019680 	.word	0x20019680

08005ac0 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b08a      	sub	sp, #40	; 0x28
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005ac8:	f3ef 8311 	mrs	r3, BASEPRI
 8005acc:	f04f 0120 	mov.w	r1, #32
 8005ad0:	f381 8811 	msr	BASEPRI, r1
 8005ad4:	617b      	str	r3, [r7, #20]
 8005ad6:	4827      	ldr	r0, [pc, #156]	; (8005b74 <SEGGER_SYSVIEW_Warn+0xb4>)
 8005ad8:	f7fe ff15 	bl	8004906 <_PreparePacket>
 8005adc:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005ade:	2280      	movs	r2, #128	; 0x80
 8005ae0:	6879      	ldr	r1, [r7, #4]
 8005ae2:	6938      	ldr	r0, [r7, #16]
 8005ae4:	f7fe fec2 	bl	800486c <_EncodeStr>
 8005ae8:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	627b      	str	r3, [r7, #36]	; 0x24
 8005aee:	2301      	movs	r3, #1
 8005af0:	623b      	str	r3, [r7, #32]
 8005af2:	e00b      	b.n	8005b0c <SEGGER_SYSVIEW_Warn+0x4c>
 8005af4:	6a3b      	ldr	r3, [r7, #32]
 8005af6:	b2da      	uxtb	r2, r3
 8005af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005afa:	1c59      	adds	r1, r3, #1
 8005afc:	6279      	str	r1, [r7, #36]	; 0x24
 8005afe:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005b02:	b2d2      	uxtb	r2, r2
 8005b04:	701a      	strb	r2, [r3, #0]
 8005b06:	6a3b      	ldr	r3, [r7, #32]
 8005b08:	09db      	lsrs	r3, r3, #7
 8005b0a:	623b      	str	r3, [r7, #32]
 8005b0c:	6a3b      	ldr	r3, [r7, #32]
 8005b0e:	2b7f      	cmp	r3, #127	; 0x7f
 8005b10:	d8f0      	bhi.n	8005af4 <SEGGER_SYSVIEW_Warn+0x34>
 8005b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b14:	1c5a      	adds	r2, r3, #1
 8005b16:	627a      	str	r2, [r7, #36]	; 0x24
 8005b18:	6a3a      	ldr	r2, [r7, #32]
 8005b1a:	b2d2      	uxtb	r2, r2
 8005b1c:	701a      	strb	r2, [r3, #0]
 8005b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b20:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	61fb      	str	r3, [r7, #28]
 8005b26:	2300      	movs	r3, #0
 8005b28:	61bb      	str	r3, [r7, #24]
 8005b2a:	e00b      	b.n	8005b44 <SEGGER_SYSVIEW_Warn+0x84>
 8005b2c:	69bb      	ldr	r3, [r7, #24]
 8005b2e:	b2da      	uxtb	r2, r3
 8005b30:	69fb      	ldr	r3, [r7, #28]
 8005b32:	1c59      	adds	r1, r3, #1
 8005b34:	61f9      	str	r1, [r7, #28]
 8005b36:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005b3a:	b2d2      	uxtb	r2, r2
 8005b3c:	701a      	strb	r2, [r3, #0]
 8005b3e:	69bb      	ldr	r3, [r7, #24]
 8005b40:	09db      	lsrs	r3, r3, #7
 8005b42:	61bb      	str	r3, [r7, #24]
 8005b44:	69bb      	ldr	r3, [r7, #24]
 8005b46:	2b7f      	cmp	r3, #127	; 0x7f
 8005b48:	d8f0      	bhi.n	8005b2c <SEGGER_SYSVIEW_Warn+0x6c>
 8005b4a:	69fb      	ldr	r3, [r7, #28]
 8005b4c:	1c5a      	adds	r2, r3, #1
 8005b4e:	61fa      	str	r2, [r7, #28]
 8005b50:	69ba      	ldr	r2, [r7, #24]
 8005b52:	b2d2      	uxtb	r2, r2
 8005b54:	701a      	strb	r2, [r3, #0]
 8005b56:	69fb      	ldr	r3, [r7, #28]
 8005b58:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005b5a:	221a      	movs	r2, #26
 8005b5c:	68f9      	ldr	r1, [r7, #12]
 8005b5e:	6938      	ldr	r0, [r7, #16]
 8005b60:	f7fe ffbe 	bl	8004ae0 <_SendPacket>
  RECORD_END();
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	f383 8811 	msr	BASEPRI, r3
}
 8005b6a:	bf00      	nop
 8005b6c:	3728      	adds	r7, #40	; 0x28
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}
 8005b72:	bf00      	nop
 8005b74:	20019684 	.word	0x20019684

08005b78 <__libc_init_array>:
 8005b78:	b570      	push	{r4, r5, r6, lr}
 8005b7a:	4e0d      	ldr	r6, [pc, #52]	; (8005bb0 <__libc_init_array+0x38>)
 8005b7c:	4c0d      	ldr	r4, [pc, #52]	; (8005bb4 <__libc_init_array+0x3c>)
 8005b7e:	1ba4      	subs	r4, r4, r6
 8005b80:	10a4      	asrs	r4, r4, #2
 8005b82:	2500      	movs	r5, #0
 8005b84:	42a5      	cmp	r5, r4
 8005b86:	d109      	bne.n	8005b9c <__libc_init_array+0x24>
 8005b88:	4e0b      	ldr	r6, [pc, #44]	; (8005bb8 <__libc_init_array+0x40>)
 8005b8a:	4c0c      	ldr	r4, [pc, #48]	; (8005bbc <__libc_init_array+0x44>)
 8005b8c:	f000 f83a 	bl	8005c04 <_init>
 8005b90:	1ba4      	subs	r4, r4, r6
 8005b92:	10a4      	asrs	r4, r4, #2
 8005b94:	2500      	movs	r5, #0
 8005b96:	42a5      	cmp	r5, r4
 8005b98:	d105      	bne.n	8005ba6 <__libc_init_array+0x2e>
 8005b9a:	bd70      	pop	{r4, r5, r6, pc}
 8005b9c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005ba0:	4798      	blx	r3
 8005ba2:	3501      	adds	r5, #1
 8005ba4:	e7ee      	b.n	8005b84 <__libc_init_array+0xc>
 8005ba6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005baa:	4798      	blx	r3
 8005bac:	3501      	adds	r5, #1
 8005bae:	e7f2      	b.n	8005b96 <__libc_init_array+0x1e>
 8005bb0:	08005d00 	.word	0x08005d00
 8005bb4:	08005d00 	.word	0x08005d00
 8005bb8:	08005d00 	.word	0x08005d00
 8005bbc:	08005d04 	.word	0x08005d04

08005bc0 <memcmp>:
 8005bc0:	b530      	push	{r4, r5, lr}
 8005bc2:	2400      	movs	r4, #0
 8005bc4:	42a2      	cmp	r2, r4
 8005bc6:	d101      	bne.n	8005bcc <memcmp+0xc>
 8005bc8:	2000      	movs	r0, #0
 8005bca:	e007      	b.n	8005bdc <memcmp+0x1c>
 8005bcc:	5d03      	ldrb	r3, [r0, r4]
 8005bce:	3401      	adds	r4, #1
 8005bd0:	190d      	adds	r5, r1, r4
 8005bd2:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8005bd6:	42ab      	cmp	r3, r5
 8005bd8:	d0f4      	beq.n	8005bc4 <memcmp+0x4>
 8005bda:	1b58      	subs	r0, r3, r5
 8005bdc:	bd30      	pop	{r4, r5, pc}

08005bde <memcpy>:
 8005bde:	b510      	push	{r4, lr}
 8005be0:	1e43      	subs	r3, r0, #1
 8005be2:	440a      	add	r2, r1
 8005be4:	4291      	cmp	r1, r2
 8005be6:	d100      	bne.n	8005bea <memcpy+0xc>
 8005be8:	bd10      	pop	{r4, pc}
 8005bea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005bee:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005bf2:	e7f7      	b.n	8005be4 <memcpy+0x6>

08005bf4 <memset>:
 8005bf4:	4402      	add	r2, r0
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d100      	bne.n	8005bfe <memset+0xa>
 8005bfc:	4770      	bx	lr
 8005bfe:	f803 1b01 	strb.w	r1, [r3], #1
 8005c02:	e7f9      	b.n	8005bf8 <memset+0x4>

08005c04 <_init>:
 8005c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c06:	bf00      	nop
 8005c08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c0a:	bc08      	pop	{r3}
 8005c0c:	469e      	mov	lr, r3
 8005c0e:	4770      	bx	lr

08005c10 <_fini>:
 8005c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c12:	bf00      	nop
 8005c14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c16:	bc08      	pop	{r3}
 8005c18:	469e      	mov	lr, r3
 8005c1a:	4770      	bx	lr
