Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Jun 24 13:39:30 2019
| Host         : jonas-500R5L running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/contador_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/contador_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/contador_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/contador_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/contador_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/contador_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/contador_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/contador_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/contador_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/contador_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/contador_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/contador_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/contador_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/contador_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/contador_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/contador_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/contador_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/contador_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/contador_reg[9]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/current_s_reg[0]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/current_s_reg[1]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/current_s_reg[2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/current_s_reg[3]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/current_s_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/reg_cont/q_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/reg_cont/q_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/reg_cont/q_reg[12]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/reg_cont/q_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/reg_cont/q_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/reg_cont/q_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/reg_cont/q_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/reg_cont/q_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/reg_cont/q_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/reg_cont/q_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/reg_cont/q_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/reg_cont/q_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/pdi_0/U0/controller/reg_cont/q_reg[9]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: design_1_i/vga_driver_0/U0/freq_div0/temporal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 186 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.360        0.000                      0                  848        0.211        0.000                      0                  848        9.500        0.000                       0                   248  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.360        0.000                      0                  848        0.211        0.000                      0                  848        9.500        0.000                       0                   248  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 design_1_i/rom_0/U0/dout_reg_0_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_15/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.159ns  (logic 6.007ns (42.426%)  route 8.152ns (57.574%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 24.906 - 20.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.719     5.388    design_1_i/rom_0/U0/clk
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/rom_0/U0/dout_reg_0_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.842 r  design_1_i/rom_0/U0/dout_reg_0_11/DOADO[0]
                         net (fo=9, routed)           2.431    10.273    design_1_i/pdi_0/U0/datapath/din[11]
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.124    10.397 r  design_1_i/pdi_0/U0/datapath/i___1_carry_i_2/O
                         net (fo=1, routed)           0.000    10.397    design_1_i/pdi_0/U0/datapath/i___1_carry_i_2_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.777 r  design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.777    design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.016 r  design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry__0/O[2]
                         net (fo=4, routed)           0.493    11.510    design_1_i/pdi_0/U0/datapath/R[1]
    SLICE_X27Y33         LUT2 (Prop_lut2_I1_O)        0.301    11.811 r  design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    11.811    design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_10_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.361 r  design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.361    design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_3_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.695 r  design_1_i/pdi_0/U0/datapath/dout[15]_INST_0_i_3/O[1]
                         net (fo=2, routed)           0.675    13.370    design_1_i/pdi_0/L[5]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.946    14.316 r  design_1_i/pdi_0/dout[7]_INST_0_i_1/O[3]
                         net (fo=4, routed)           0.832    15.148    design_1_i/pdi_0/datapath/plusOp[7]
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.307    15.455 f  design_1_i/pdi_0/dout[23]_INST_0_i_13/O
                         net (fo=1, routed)           0.665    16.120    design_1_i/pdi_0/U0/datapath/din[8]_1
    SLICE_X33Y32         LUT6 (Prop_lut6_I3_O)        0.124    16.244 r  design_1_i/pdi_0/U0/datapath/dout[23]_INST_0_i_8/O
                         net (fo=1, routed)           0.433    16.677    design_1_i/pdi_0/U0/datapath/reg_op/din[8]_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    16.801 r  design_1_i/pdi_0/U0/datapath/reg_op/dout[23]_INST_0_i_3/O
                         net (fo=16, routed)          0.677    17.479    design_1_i/pdi_0/U0/datapath/reg_op/dout[23]_INST_0_i_3_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I4_O)        0.124    17.603 r  design_1_i/pdi_0/U0/datapath/reg_op/dout[23]_INST_0/O
                         net (fo=1, routed)           1.944    19.547    design_1_i/vga_driver_0/U0/video_mem_0/rgb_din[15]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_15/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.514    24.906    design_1_i/vga_driver_0/U0/video_mem_0/clk50MHz
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_15/CLKARDCLK
                         clock pessimism              0.277    25.182    
                         clock uncertainty           -0.035    25.147    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    24.906    design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_15
  -------------------------------------------------------------------
                         required time                         24.906    
                         arrival time                         -19.547    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 design_1_i/rom_0/U0/dout_reg_0_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_13/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.931ns  (logic 6.007ns (43.119%)  route 7.924ns (56.880%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 24.911 - 20.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.719     5.388    design_1_i/rom_0/U0/clk
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/rom_0/U0/dout_reg_0_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.842 r  design_1_i/rom_0/U0/dout_reg_0_11/DOADO[0]
                         net (fo=9, routed)           2.431    10.273    design_1_i/pdi_0/U0/datapath/din[11]
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.124    10.397 r  design_1_i/pdi_0/U0/datapath/i___1_carry_i_2/O
                         net (fo=1, routed)           0.000    10.397    design_1_i/pdi_0/U0/datapath/i___1_carry_i_2_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.777 r  design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.777    design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.016 r  design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry__0/O[2]
                         net (fo=4, routed)           0.493    11.510    design_1_i/pdi_0/U0/datapath/R[1]
    SLICE_X27Y33         LUT2 (Prop_lut2_I1_O)        0.301    11.811 r  design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    11.811    design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_10_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.361 r  design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.361    design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_3_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.695 r  design_1_i/pdi_0/U0/datapath/dout[15]_INST_0_i_3/O[1]
                         net (fo=2, routed)           0.675    13.370    design_1_i/pdi_0/L[5]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.946    14.316 r  design_1_i/pdi_0/dout[7]_INST_0_i_1/O[3]
                         net (fo=4, routed)           0.832    15.148    design_1_i/pdi_0/datapath/plusOp[7]
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.307    15.455 f  design_1_i/pdi_0/dout[23]_INST_0_i_13/O
                         net (fo=1, routed)           0.665    16.120    design_1_i/pdi_0/U0/datapath/din[8]_1
    SLICE_X33Y32         LUT6 (Prop_lut6_I3_O)        0.124    16.244 r  design_1_i/pdi_0/U0/datapath/dout[23]_INST_0_i_8/O
                         net (fo=1, routed)           0.433    16.677    design_1_i/pdi_0/U0/datapath/reg_op/din[8]_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    16.801 r  design_1_i/pdi_0/U0/datapath/reg_op/dout[23]_INST_0_i_3/O
                         net (fo=16, routed)          0.612    17.413    design_1_i/pdi_0/U0/datapath/reg_op/dout[23]_INST_0_i_3_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.124    17.537 r  design_1_i/pdi_0/U0/datapath/reg_op/dout[21]_INST_0/O
                         net (fo=1, routed)           1.782    19.319    design_1_i/vga_driver_0/U0/video_mem_0/rgb_din[13]
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_13/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.519    24.911    design_1_i/vga_driver_0/U0/video_mem_0/clk50MHz
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_13/CLKARDCLK
                         clock pessimism              0.277    25.187    
                         clock uncertainty           -0.035    25.152    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    24.911    design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_13
  -------------------------------------------------------------------
                         required time                         24.911    
                         arrival time                         -19.319    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 design_1_i/rom_0/U0/dout_reg_0_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.692ns  (logic 6.007ns (43.873%)  route 7.685ns (56.127%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.719     5.388    design_1_i/rom_0/U0/clk
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/rom_0/U0/dout_reg_0_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.842 r  design_1_i/rom_0/U0/dout_reg_0_11/DOADO[0]
                         net (fo=9, routed)           2.431    10.273    design_1_i/pdi_0/U0/datapath/din[11]
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.124    10.397 r  design_1_i/pdi_0/U0/datapath/i___1_carry_i_2/O
                         net (fo=1, routed)           0.000    10.397    design_1_i/pdi_0/U0/datapath/i___1_carry_i_2_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.777 r  design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.777    design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.016 r  design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry__0/O[2]
                         net (fo=4, routed)           0.493    11.510    design_1_i/pdi_0/U0/datapath/R[1]
    SLICE_X27Y33         LUT2 (Prop_lut2_I1_O)        0.301    11.811 r  design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    11.811    design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_10_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.361 r  design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.361    design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_3_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.695 r  design_1_i/pdi_0/U0/datapath/dout[15]_INST_0_i_3/O[1]
                         net (fo=2, routed)           0.675    13.370    design_1_i/pdi_0/L[5]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.946    14.316 r  design_1_i/pdi_0/dout[7]_INST_0_i_1/O[3]
                         net (fo=4, routed)           0.832    15.148    design_1_i/pdi_0/datapath/plusOp[7]
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.307    15.455 f  design_1_i/pdi_0/dout[23]_INST_0_i_13/O
                         net (fo=1, routed)           0.665    16.120    design_1_i/pdi_0/U0/datapath/din[8]_1
    SLICE_X33Y32         LUT6 (Prop_lut6_I3_O)        0.124    16.244 r  design_1_i/pdi_0/U0/datapath/dout[23]_INST_0_i_8/O
                         net (fo=1, routed)           0.433    16.677    design_1_i/pdi_0/U0/datapath/reg_op/din[8]_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    16.801 r  design_1_i/pdi_0/U0/datapath/reg_op/dout[23]_INST_0_i_3/O
                         net (fo=16, routed)          0.517    17.319    design_1_i/pdi_0/U0/datapath/reg_op/dout[23]_INST_0_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I4_O)        0.124    17.443 r  design_1_i/pdi_0/U0/datapath/reg_op/dout[6]_INST_0/O
                         net (fo=1, routed)           1.637    19.079    design_1_i/vga_driver_0/U0/video_mem_0/rgb_din[3]
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.524    24.916    design_1_i/vga_driver_0/U0/video_mem_0/clk50MHz
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_3/CLKARDCLK
                         clock pessimism              0.277    25.192    
                         clock uncertainty           -0.035    25.157    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    24.916    design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_3
  -------------------------------------------------------------------
                         required time                         24.916    
                         arrival time                         -19.079    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 design_1_i/rom_0/U0/dout_reg_0_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_9/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.462ns  (logic 6.007ns (44.623%)  route 7.455ns (55.377%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.719     5.388    design_1_i/rom_0/U0/clk
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/rom_0/U0/dout_reg_0_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.842 r  design_1_i/rom_0/U0/dout_reg_0_11/DOADO[0]
                         net (fo=9, routed)           2.431    10.273    design_1_i/pdi_0/U0/datapath/din[11]
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.124    10.397 r  design_1_i/pdi_0/U0/datapath/i___1_carry_i_2/O
                         net (fo=1, routed)           0.000    10.397    design_1_i/pdi_0/U0/datapath/i___1_carry_i_2_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.777 r  design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.777    design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.016 r  design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry__0/O[2]
                         net (fo=4, routed)           0.493    11.510    design_1_i/pdi_0/U0/datapath/R[1]
    SLICE_X27Y33         LUT2 (Prop_lut2_I1_O)        0.301    11.811 r  design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    11.811    design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_10_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.361 r  design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.361    design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_3_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.695 r  design_1_i/pdi_0/U0/datapath/dout[15]_INST_0_i_3/O[1]
                         net (fo=2, routed)           0.675    13.370    design_1_i/pdi_0/L[5]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.946    14.316 r  design_1_i/pdi_0/dout[7]_INST_0_i_1/O[3]
                         net (fo=4, routed)           0.832    15.148    design_1_i/pdi_0/datapath/plusOp[7]
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.307    15.455 f  design_1_i/pdi_0/dout[23]_INST_0_i_13/O
                         net (fo=1, routed)           0.665    16.120    design_1_i/pdi_0/U0/datapath/din[8]_1
    SLICE_X33Y32         LUT6 (Prop_lut6_I3_O)        0.124    16.244 r  design_1_i/pdi_0/U0/datapath/dout[23]_INST_0_i_8/O
                         net (fo=1, routed)           0.433    16.677    design_1_i/pdi_0/U0/datapath/reg_op/din[8]_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    16.801 r  design_1_i/pdi_0/U0/datapath/reg_op/dout[23]_INST_0_i_3/O
                         net (fo=16, routed)          0.550    17.352    design_1_i/pdi_0/U0/datapath/reg_op/dout[23]_INST_0_i_3_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.124    17.476 r  design_1_i/pdi_0/U0/datapath/reg_op/dout[14]_INST_0/O
                         net (fo=1, routed)           1.374    18.849    design_1_i/vga_driver_0/U0/video_mem_0/rgb_din[9]
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_9/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.528    24.920    design_1_i/vga_driver_0/U0/video_mem_0/clk50MHz
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_9/CLKARDCLK
                         clock pessimism              0.277    25.196    
                         clock uncertainty           -0.035    25.161    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    24.920    design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_9
  -------------------------------------------------------------------
                         required time                         24.920    
                         arrival time                         -18.849    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.270ns  (required time - arrival time)
  Source:                 design_1_i/rom_0/U0/dout_reg_0_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_14/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.261ns  (logic 6.007ns (45.298%)  route 7.254ns (54.702%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.719     5.388    design_1_i/rom_0/U0/clk
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/rom_0/U0/dout_reg_0_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.842 r  design_1_i/rom_0/U0/dout_reg_0_11/DOADO[0]
                         net (fo=9, routed)           2.431    10.273    design_1_i/pdi_0/U0/datapath/din[11]
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.124    10.397 r  design_1_i/pdi_0/U0/datapath/i___1_carry_i_2/O
                         net (fo=1, routed)           0.000    10.397    design_1_i/pdi_0/U0/datapath/i___1_carry_i_2_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.777 r  design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.777    design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.016 r  design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry__0/O[2]
                         net (fo=4, routed)           0.493    11.510    design_1_i/pdi_0/U0/datapath/R[1]
    SLICE_X27Y33         LUT2 (Prop_lut2_I1_O)        0.301    11.811 r  design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    11.811    design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_10_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.361 r  design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.361    design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_3_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.695 r  design_1_i/pdi_0/U0/datapath/dout[15]_INST_0_i_3/O[1]
                         net (fo=2, routed)           0.675    13.370    design_1_i/pdi_0/L[5]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.946    14.316 r  design_1_i/pdi_0/dout[7]_INST_0_i_1/O[3]
                         net (fo=4, routed)           0.832    15.148    design_1_i/pdi_0/datapath/plusOp[7]
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.307    15.455 f  design_1_i/pdi_0/dout[23]_INST_0_i_13/O
                         net (fo=1, routed)           0.665    16.120    design_1_i/pdi_0/U0/datapath/din[8]_1
    SLICE_X33Y32         LUT6 (Prop_lut6_I3_O)        0.124    16.244 r  design_1_i/pdi_0/U0/datapath/dout[23]_INST_0_i_8/O
                         net (fo=1, routed)           0.433    16.677    design_1_i/pdi_0/U0/datapath/reg_op/din[8]_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    16.801 r  design_1_i/pdi_0/U0/datapath/reg_op/dout[23]_INST_0_i_3/O
                         net (fo=16, routed)          0.674    17.475    design_1_i/pdi_0/U0/datapath/reg_op/dout[23]_INST_0_i_3_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124    17.599 r  design_1_i/pdi_0/U0/datapath/reg_op/dout[22]_INST_0/O
                         net (fo=1, routed)           1.050    18.649    design_1_i/vga_driver_0/U0/video_mem_0/rgb_din[14]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_14/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.527    24.919    design_1_i/vga_driver_0/U0/video_mem_0/clk50MHz
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_14/CLKARDCLK
                         clock pessimism              0.277    25.195    
                         clock uncertainty           -0.035    25.160    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    24.919    design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_14
  -------------------------------------------------------------------
                         required time                         24.919    
                         arrival time                         -18.649    
  -------------------------------------------------------------------
                         slack                                  6.270    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 design_1_i/rom_0/U0/dout_reg_0_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_8/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.181ns  (logic 6.007ns (45.574%)  route 7.174ns (54.426%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.719     5.388    design_1_i/rom_0/U0/clk
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/rom_0/U0/dout_reg_0_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.842 r  design_1_i/rom_0/U0/dout_reg_0_11/DOADO[0]
                         net (fo=9, routed)           2.431    10.273    design_1_i/pdi_0/U0/datapath/din[11]
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.124    10.397 r  design_1_i/pdi_0/U0/datapath/i___1_carry_i_2/O
                         net (fo=1, routed)           0.000    10.397    design_1_i/pdi_0/U0/datapath/i___1_carry_i_2_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.777 r  design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.777    design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.016 r  design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry__0/O[2]
                         net (fo=4, routed)           0.493    11.510    design_1_i/pdi_0/U0/datapath/R[1]
    SLICE_X27Y33         LUT2 (Prop_lut2_I1_O)        0.301    11.811 r  design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    11.811    design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_10_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.361 r  design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.361    design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_3_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.695 r  design_1_i/pdi_0/U0/datapath/dout[15]_INST_0_i_3/O[1]
                         net (fo=2, routed)           0.675    13.370    design_1_i/pdi_0/L[5]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.946    14.316 r  design_1_i/pdi_0/dout[7]_INST_0_i_1/O[3]
                         net (fo=4, routed)           0.832    15.148    design_1_i/pdi_0/datapath/plusOp[7]
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.307    15.455 f  design_1_i/pdi_0/dout[23]_INST_0_i_13/O
                         net (fo=1, routed)           0.665    16.120    design_1_i/pdi_0/U0/datapath/din[8]_1
    SLICE_X33Y32         LUT6 (Prop_lut6_I3_O)        0.124    16.244 r  design_1_i/pdi_0/U0/datapath/dout[23]_INST_0_i_8/O
                         net (fo=1, routed)           0.433    16.677    design_1_i/pdi_0/U0/datapath/reg_op/din[8]_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    16.801 r  design_1_i/pdi_0/U0/datapath/reg_op/dout[23]_INST_0_i_3/O
                         net (fo=16, routed)          0.563    17.364    design_1_i/pdi_0/U0/datapath/reg_op/dout[23]_INST_0_i_3_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124    17.488 r  design_1_i/pdi_0/U0/datapath/reg_op/dout[13]_INST_0/O
                         net (fo=1, routed)           1.080    18.568    design_1_i/vga_driver_0/U0/video_mem_0/rgb_din[8]
    RAMB36_X1Y10         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_8/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.528    24.920    design_1_i/vga_driver_0/U0/video_mem_0/clk50MHz
    RAMB36_X1Y10         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_8/CLKARDCLK
                         clock pessimism              0.277    25.196    
                         clock uncertainty           -0.035    25.161    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    24.920    design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_8
  -------------------------------------------------------------------
                         required time                         24.920    
                         arrival time                         -18.568    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 design_1_i/rom_0/U0/dout_reg_0_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.078ns  (logic 6.007ns (45.931%)  route 7.071ns (54.069%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 24.921 - 20.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.719     5.388    design_1_i/rom_0/U0/clk
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/rom_0/U0/dout_reg_0_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.842 r  design_1_i/rom_0/U0/dout_reg_0_11/DOADO[0]
                         net (fo=9, routed)           2.431    10.273    design_1_i/pdi_0/U0/datapath/din[11]
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.124    10.397 r  design_1_i/pdi_0/U0/datapath/i___1_carry_i_2/O
                         net (fo=1, routed)           0.000    10.397    design_1_i/pdi_0/U0/datapath/i___1_carry_i_2_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.777 r  design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.777    design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.016 r  design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry__0/O[2]
                         net (fo=4, routed)           0.493    11.510    design_1_i/pdi_0/U0/datapath/R[1]
    SLICE_X27Y33         LUT2 (Prop_lut2_I1_O)        0.301    11.811 r  design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    11.811    design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_10_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.361 r  design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.361    design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_3_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.695 r  design_1_i/pdi_0/U0/datapath/dout[15]_INST_0_i_3/O[1]
                         net (fo=2, routed)           0.675    13.370    design_1_i/pdi_0/L[5]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.946    14.316 r  design_1_i/pdi_0/dout[7]_INST_0_i_1/O[3]
                         net (fo=4, routed)           0.832    15.148    design_1_i/pdi_0/datapath/plusOp[7]
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.307    15.455 f  design_1_i/pdi_0/dout[23]_INST_0_i_13/O
                         net (fo=1, routed)           0.665    16.120    design_1_i/pdi_0/U0/datapath/din[8]_1
    SLICE_X33Y32         LUT6 (Prop_lut6_I3_O)        0.124    16.244 r  design_1_i/pdi_0/U0/datapath/dout[23]_INST_0_i_8/O
                         net (fo=1, routed)           0.433    16.677    design_1_i/pdi_0/U0/datapath/reg_op/din[8]_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    16.801 r  design_1_i/pdi_0/U0/datapath/reg_op/dout[23]_INST_0_i_3/O
                         net (fo=16, routed)          0.449    17.251    design_1_i/pdi_0/U0/datapath/reg_op/dout[23]_INST_0_i_3_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.124    17.375 r  design_1_i/pdi_0/U0/datapath/reg_op/dout[12]_INST_0/O
                         net (fo=1, routed)           1.092    18.466    design_1_i/vga_driver_0/U0/video_mem_0/rgb_din[7]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.529    24.921    design_1_i/vga_driver_0/U0/video_mem_0/clk50MHz
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_7/CLKARDCLK
                         clock pessimism              0.277    25.197    
                         clock uncertainty           -0.035    25.162    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    24.921    design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_7
  -------------------------------------------------------------------
                         required time                         24.921    
                         arrival time                         -18.466    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.514ns  (required time - arrival time)
  Source:                 design_1_i/rom_0/U0/dout_reg_0_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.151ns  (logic 6.007ns (45.678%)  route 7.144ns (54.322%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 24.938 - 20.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.719     5.388    design_1_i/rom_0/U0/clk
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/rom_0/U0/dout_reg_0_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.842 r  design_1_i/rom_0/U0/dout_reg_0_11/DOADO[0]
                         net (fo=9, routed)           2.431    10.273    design_1_i/pdi_0/U0/datapath/din[11]
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.124    10.397 r  design_1_i/pdi_0/U0/datapath/i___1_carry_i_2/O
                         net (fo=1, routed)           0.000    10.397    design_1_i/pdi_0/U0/datapath/i___1_carry_i_2_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.777 r  design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.777    design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.016 r  design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry__0/O[2]
                         net (fo=4, routed)           0.493    11.510    design_1_i/pdi_0/U0/datapath/R[1]
    SLICE_X27Y33         LUT2 (Prop_lut2_I1_O)        0.301    11.811 r  design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    11.811    design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_10_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.361 r  design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.361    design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_3_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.695 r  design_1_i/pdi_0/U0/datapath/dout[15]_INST_0_i_3/O[1]
                         net (fo=2, routed)           0.675    13.370    design_1_i/pdi_0/L[5]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.946    14.316 r  design_1_i/pdi_0/dout[7]_INST_0_i_1/O[3]
                         net (fo=4, routed)           0.832    15.148    design_1_i/pdi_0/datapath/plusOp[7]
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.307    15.455 f  design_1_i/pdi_0/dout[23]_INST_0_i_13/O
                         net (fo=1, routed)           0.665    16.120    design_1_i/pdi_0/U0/datapath/din[8]_1
    SLICE_X33Y32         LUT6 (Prop_lut6_I3_O)        0.124    16.244 r  design_1_i/pdi_0/U0/datapath/dout[23]_INST_0_i_8/O
                         net (fo=1, routed)           0.433    16.677    design_1_i/pdi_0/U0/datapath/reg_op/din[8]_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    16.801 r  design_1_i/pdi_0/U0/datapath/reg_op/dout[23]_INST_0_i_3/O
                         net (fo=16, routed)          0.672    17.473    design_1_i/pdi_0/U0/datapath/reg_op/dout[23]_INST_0_i_3_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I4_O)        0.124    17.597 r  design_1_i/pdi_0/U0/datapath/reg_op/dout[3]_INST_0/O
                         net (fo=1, routed)           0.941    18.539    design_1_i/vga_driver_0/U0/video_mem_0/rgb_din[0]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.546    24.938    design_1_i/vga_driver_0/U0/video_mem_0/clk50MHz
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_0/CLKARDCLK
                         clock pessimism              0.391    25.329    
                         clock uncertainty           -0.035    25.293    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    25.052    design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_0
  -------------------------------------------------------------------
                         required time                         25.052    
                         arrival time                         -18.539    
  -------------------------------------------------------------------
                         slack                                  6.514    

Slack (MET) :             6.664ns  (required time - arrival time)
  Source:                 design_1_i/rom_0/U0/dout_reg_0_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.020ns  (logic 6.007ns (46.138%)  route 7.013ns (53.862%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 24.923 - 20.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.719     5.388    design_1_i/rom_0/U0/clk
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/rom_0/U0/dout_reg_0_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.842 r  design_1_i/rom_0/U0/dout_reg_0_11/DOADO[0]
                         net (fo=9, routed)           2.431    10.273    design_1_i/pdi_0/U0/datapath/din[11]
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.124    10.397 r  design_1_i/pdi_0/U0/datapath/i___1_carry_i_2/O
                         net (fo=1, routed)           0.000    10.397    design_1_i/pdi_0/U0/datapath/i___1_carry_i_2_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.777 r  design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.777    design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.016 r  design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry__0/O[2]
                         net (fo=4, routed)           0.493    11.510    design_1_i/pdi_0/U0/datapath/R[1]
    SLICE_X27Y33         LUT2 (Prop_lut2_I1_O)        0.301    11.811 r  design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    11.811    design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_10_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.361 r  design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.361    design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_3_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.695 r  design_1_i/pdi_0/U0/datapath/dout[15]_INST_0_i_3/O[1]
                         net (fo=2, routed)           0.675    13.370    design_1_i/pdi_0/L[5]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.946    14.316 r  design_1_i/pdi_0/dout[7]_INST_0_i_1/O[3]
                         net (fo=4, routed)           0.832    15.148    design_1_i/pdi_0/datapath/plusOp[7]
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.307    15.455 f  design_1_i/pdi_0/dout[23]_INST_0_i_13/O
                         net (fo=1, routed)           0.665    16.120    design_1_i/pdi_0/U0/datapath/din[8]_1
    SLICE_X33Y32         LUT6 (Prop_lut6_I3_O)        0.124    16.244 r  design_1_i/pdi_0/U0/datapath/dout[23]_INST_0_i_8/O
                         net (fo=1, routed)           0.433    16.677    design_1_i/pdi_0/U0/datapath/reg_op/din[8]_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    16.801 r  design_1_i/pdi_0/U0/datapath/reg_op/dout[23]_INST_0_i_3/O
                         net (fo=16, routed)          0.747    17.548    design_1_i/pdi_0/U0/datapath/reg_op/dout[23]_INST_0_i_3_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I4_O)        0.124    17.672 r  design_1_i/pdi_0/U0/datapath/reg_op/dout[5]_INST_0/O
                         net (fo=1, routed)           0.735    18.407    design_1_i/vga_driver_0/U0/video_mem_0/rgb_din[2]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.531    24.923    design_1_i/vga_driver_0/U0/video_mem_0/clk50MHz
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_2/CLKARDCLK
                         clock pessimism              0.425    25.348    
                         clock uncertainty           -0.035    25.312    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    25.071    design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_2
  -------------------------------------------------------------------
                         required time                         25.071    
                         arrival time                         -18.407    
  -------------------------------------------------------------------
                         slack                                  6.664    

Slack (MET) :             6.674ns  (required time - arrival time)
  Source:                 design_1_i/rom_0/U0/dout_reg_0_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_10/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.990ns  (logic 6.007ns (46.243%)  route 6.983ns (53.757%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 24.938 - 20.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.719     5.388    design_1_i/rom_0/U0/clk
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/rom_0/U0/dout_reg_0_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.842 r  design_1_i/rom_0/U0/dout_reg_0_11/DOADO[0]
                         net (fo=9, routed)           2.431    10.273    design_1_i/pdi_0/U0/datapath/din[11]
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.124    10.397 r  design_1_i/pdi_0/U0/datapath/i___1_carry_i_2/O
                         net (fo=1, routed)           0.000    10.397    design_1_i/pdi_0/U0/datapath/i___1_carry_i_2_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.777 r  design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.777    design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.016 r  design_1_i/pdi_0/U0/datapath/multOp_inferred__0/i___1_carry__0/O[2]
                         net (fo=4, routed)           0.493    11.510    design_1_i/pdi_0/U0/datapath/R[1]
    SLICE_X27Y33         LUT2 (Prop_lut2_I1_O)        0.301    11.811 r  design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    11.811    design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_10_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.361 r  design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.361    design_1_i/pdi_0/U0/datapath/dout[11]_INST_0_i_3_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.695 r  design_1_i/pdi_0/U0/datapath/dout[15]_INST_0_i_3/O[1]
                         net (fo=2, routed)           0.675    13.370    design_1_i/pdi_0/L[5]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.946    14.316 r  design_1_i/pdi_0/dout[7]_INST_0_i_1/O[3]
                         net (fo=4, routed)           0.832    15.148    design_1_i/pdi_0/datapath/plusOp[7]
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.307    15.455 f  design_1_i/pdi_0/dout[23]_INST_0_i_13/O
                         net (fo=1, routed)           0.665    16.120    design_1_i/pdi_0/U0/datapath/din[8]_1
    SLICE_X33Y32         LUT6 (Prop_lut6_I3_O)        0.124    16.244 r  design_1_i/pdi_0/U0/datapath/dout[23]_INST_0_i_8/O
                         net (fo=1, routed)           0.433    16.677    design_1_i/pdi_0/U0/datapath/reg_op/din[8]_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    16.801 r  design_1_i/pdi_0/U0/datapath/reg_op/dout[23]_INST_0_i_3/O
                         net (fo=16, routed)          0.568    17.370    design_1_i/pdi_0/U0/datapath/reg_op/dout[23]_INST_0_i_3_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I4_O)        0.124    17.494 r  design_1_i/pdi_0/U0/datapath/reg_op/dout[15]_INST_0/O
                         net (fo=1, routed)           0.884    18.378    design_1_i/vga_driver_0/U0/video_mem_0/rgb_din[10]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_10/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.546    24.938    design_1_i/vga_driver_0/U0/video_mem_0/clk50MHz
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_10/CLKARDCLK
                         clock pessimism              0.391    25.329    
                         clock uncertainty           -0.035    25.293    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    25.052    design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_10
  -------------------------------------------------------------------
                         required time                         25.052    
                         arrival time                         -18.378    
  -------------------------------------------------------------------
                         slack                                  6.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/pdi_0/U0/controller/current_s_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pdi_0/U0/controller/current_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.254ns (73.552%)  route 0.091ns (26.448%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.553     1.465    design_1_i/pdi_0/U0/controller/clk
    SLICE_X30Y26         FDCE                                         r  design_1_i/pdi_0/U0/controller/current_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  design_1_i/pdi_0/U0/controller/current_s_reg[4]/Q
                         net (fo=52, routed)          0.091     1.720    design_1_i/pdi_0/U0/controller/current_s[4]
    SLICE_X30Y26         MUXF7 (Prop_muxf7_S_O)       0.090     1.810 r  design_1_i/pdi_0/U0/controller/current_s_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.810    design_1_i/pdi_0/U0/controller/next_s[4]
    SLICE_X30Y26         FDCE                                         r  design_1_i/pdi_0/U0/controller/current_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.818     1.977    design_1_i/pdi_0/U0/controller/clk
    SLICE_X30Y26         FDCE                                         r  design_1_i/pdi_0/U0/controller/current_s_reg[4]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X30Y26         FDCE (Hold_fdce_C_D)         0.134     1.599    design_1_i/pdi_0/U0/controller/current_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/pdi_0/U0/controller/contador_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pdi_0/U0/controller/contador_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.555     1.467    design_1_i/pdi_0/U0/controller/clk
    SLICE_X33Y21         FDRE                                         r  design_1_i/pdi_0/U0/controller/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  design_1_i/pdi_0/U0/controller/contador_reg[3]/Q
                         net (fo=1, routed)           0.108     1.716    design_1_i/pdi_0/U0/controller/contador_reg_n_0_[3]
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.824 r  design_1_i/pdi_0/U0/controller/contador_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.824    design_1_i/pdi_0/U0/controller/contador_reg[0]_i_3_n_4
    SLICE_X33Y21         FDRE                                         r  design_1_i/pdi_0/U0/controller/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.821     1.980    design_1_i/pdi_0/U0/controller/clk
    SLICE_X33Y21         FDRE                                         r  design_1_i/pdi_0/U0/controller/contador_reg[3]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.105     1.572    design_1_i/pdi_0/U0/controller/contador_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/pdi_0/U0/controller/contador_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pdi_0/U0/controller/contador_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.555     1.467    design_1_i/pdi_0/U0/controller/clk
    SLICE_X33Y22         FDRE                                         r  design_1_i/pdi_0/U0/controller/contador_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  design_1_i/pdi_0/U0/controller/contador_reg[7]/Q
                         net (fo=1, routed)           0.108     1.716    design_1_i/pdi_0/U0/controller/contador_reg_n_0_[7]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.824 r  design_1_i/pdi_0/U0/controller/contador_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.824    design_1_i/pdi_0/U0/controller/contador_reg[4]_i_1_n_4
    SLICE_X33Y22         FDRE                                         r  design_1_i/pdi_0/U0/controller/contador_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.820     1.979    design_1_i/pdi_0/U0/controller/clk
    SLICE_X33Y22         FDRE                                         r  design_1_i/pdi_0/U0/controller/contador_reg[7]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.105     1.572    design_1_i/pdi_0/U0/controller/contador_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/pdi_0/U0/controller/contador_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pdi_0/U0/controller/contador_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.555     1.467    design_1_i/pdi_0/U0/controller/clk
    SLICE_X33Y22         FDRE                                         r  design_1_i/pdi_0/U0/controller/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  design_1_i/pdi_0/U0/controller/contador_reg[4]/Q
                         net (fo=1, routed)           0.105     1.713    design_1_i/pdi_0/U0/controller/contador_reg_n_0_[4]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.828 r  design_1_i/pdi_0/U0/controller/contador_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.828    design_1_i/pdi_0/U0/controller/contador_reg[4]_i_1_n_7
    SLICE_X33Y22         FDRE                                         r  design_1_i/pdi_0/U0/controller/contador_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.820     1.979    design_1_i/pdi_0/U0/controller/clk
    SLICE_X33Y22         FDRE                                         r  design_1_i/pdi_0/U0/controller/contador_reg[4]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.105     1.572    design_1_i/pdi_0/U0/controller/contador_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/pdi_0/U0/controller/cont_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pdi_0/U0/controller/cont_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.313ns (79.806%)  route 0.079ns (20.194%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.555     1.467    design_1_i/pdi_0/U0/controller/clk
    SLICE_X34Y22         FDCE                                         r  design_1_i/pdi_0/U0/controller/cont_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  design_1_i/pdi_0/U0/controller/cont_i_reg[1]/Q
                         net (fo=4, routed)           0.079     1.710    design_1_i/pdi_0/U0/controller/cont_i_reg[1]
    SLICE_X34Y22         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.859 r  design_1_i/pdi_0/U0/controller/cont_i_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.859    design_1_i/pdi_0/U0/controller/cont_i_reg[0]_i_2_n_5
    SLICE_X34Y22         FDCE                                         r  design_1_i/pdi_0/U0/controller/cont_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.821     1.980    design_1_i/pdi_0/U0/controller/clk
    SLICE_X34Y22         FDCE                                         r  design_1_i/pdi_0/U0/controller/cont_i_reg[2]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X34Y22         FDCE (Hold_fdce_C_D)         0.134     1.601    design_1_i/pdi_0/U0/controller/cont_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/pdi_0/U0/controller/contador_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pdi_0/U0/controller/contador_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.553     1.465    design_1_i/pdi_0/U0/controller/clk
    SLICE_X33Y26         FDRE                                         r  design_1_i/pdi_0/U0/controller/contador_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  design_1_i/pdi_0/U0/controller/contador_reg[23]/Q
                         net (fo=2, routed)           0.117     1.723    design_1_i/pdi_0/U0/controller/contador_reg[23]
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  design_1_i/pdi_0/U0/controller/contador_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    design_1_i/pdi_0/U0/controller/contador_reg[20]_i_1_n_4
    SLICE_X33Y26         FDRE                                         r  design_1_i/pdi_0/U0/controller/contador_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.818     1.977    design_1_i/pdi_0/U0/controller/clk
    SLICE_X33Y26         FDRE                                         r  design_1_i/pdi_0/U0/controller/contador_reg[23]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X33Y26         FDRE (Hold_fdre_C_D)         0.105     1.570    design_1_i/pdi_0/U0/controller/contador_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/pdi_0/U0/controller/contador_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pdi_0/U0/controller/contador_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.552     1.464    design_1_i/pdi_0/U0/controller/clk
    SLICE_X33Y25         FDRE                                         r  design_1_i/pdi_0/U0/controller/contador_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  design_1_i/pdi_0/U0/controller/contador_reg[19]/Q
                         net (fo=2, routed)           0.119     1.724    design_1_i/pdi_0/U0/controller/contador_reg[19]
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  design_1_i/pdi_0/U0/controller/contador_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/pdi_0/U0/controller/contador_reg[16]_i_1_n_4
    SLICE_X33Y25         FDRE                                         r  design_1_i/pdi_0/U0/controller/contador_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.817     1.976    design_1_i/pdi_0/U0/controller/clk
    SLICE_X33Y25         FDRE                                         r  design_1_i/pdi_0/U0/controller/contador_reg[19]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X33Y25         FDRE (Hold_fdre_C_D)         0.105     1.569    design_1_i/pdi_0/U0/controller/contador_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/pdi_0/U0/controller/contador_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pdi_0/U0/controller/contador_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.553     1.465    design_1_i/pdi_0/U0/controller/clk
    SLICE_X33Y23         FDRE                                         r  design_1_i/pdi_0/U0/controller/contador_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  design_1_i/pdi_0/U0/controller/contador_reg[11]/Q
                         net (fo=2, routed)           0.119     1.725    design_1_i/pdi_0/U0/controller/contador_reg[11]
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  design_1_i/pdi_0/U0/controller/contador_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    design_1_i/pdi_0/U0/controller/contador_reg[8]_i_1_n_4
    SLICE_X33Y23         FDRE                                         r  design_1_i/pdi_0/U0/controller/contador_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.818     1.977    design_1_i/pdi_0/U0/controller/clk
    SLICE_X33Y23         FDRE                                         r  design_1_i/pdi_0/U0/controller/contador_reg[11]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.105     1.570    design_1_i/pdi_0/U0/controller/contador_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/pdi_0/U0/controller/contador_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pdi_0/U0/controller/contador_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.552     1.464    design_1_i/pdi_0/U0/controller/clk
    SLICE_X33Y24         FDRE                                         r  design_1_i/pdi_0/U0/controller/contador_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  design_1_i/pdi_0/U0/controller/contador_reg[15]/Q
                         net (fo=2, routed)           0.120     1.725    design_1_i/pdi_0/U0/controller/contador_reg[15]
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  design_1_i/pdi_0/U0/controller/contador_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    design_1_i/pdi_0/U0/controller/contador_reg[12]_i_1_n_4
    SLICE_X33Y24         FDRE                                         r  design_1_i/pdi_0/U0/controller/contador_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.817     1.976    design_1_i/pdi_0/U0/controller/clk
    SLICE_X33Y24         FDRE                                         r  design_1_i/pdi_0/U0/controller/contador_reg[15]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X33Y24         FDRE (Hold_fdre_C_D)         0.105     1.569    design_1_i/pdi_0/U0/controller/contador_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/pdi_0/U0/controller/contador_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pdi_0/U0/controller/contador_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.552     1.464    design_1_i/pdi_0/U0/controller/clk
    SLICE_X33Y25         FDRE                                         r  design_1_i/pdi_0/U0/controller/contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  design_1_i/pdi_0/U0/controller/contador_reg[16]/Q
                         net (fo=2, routed)           0.114     1.719    design_1_i/pdi_0/U0/controller/contador_reg[16]
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.834 r  design_1_i/pdi_0/U0/controller/contador_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.834    design_1_i/pdi_0/U0/controller/contador_reg[16]_i_1_n_7
    SLICE_X33Y25         FDRE                                         r  design_1_i/pdi_0/U0/controller/contador_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.817     1.976    design_1_i/pdi_0/U0/controller/clk
    SLICE_X33Y25         FDRE                                         r  design_1_i/pdi_0/U0/controller/contador_reg[16]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X33Y25         FDRE (Hold_fdre_C_D)         0.105     1.569    design_1_i/pdi_0/U0/controller/contador_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y7   design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y10  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y9   design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y11  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y8   design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y9   design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y13  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y11  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y14  design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y4   design_1_i/vga_driver_0/U0/video_mem_0/ram_block_reg_0_2/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y20  design_1_i/pdi_0/U0/controller/addr_dly/int_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y20  design_1_i/pdi_0/U0/controller/addr_dly/int_reg[0][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y21  design_1_i/pdi_0/U0/controller/pixel_addr_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y21  design_1_i/pdi_0/U0/controller/pixel_addr_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y21  design_1_i/pdi_0/U0/controller/pixel_addr_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y21  design_1_i/pdi_0/U0/controller/pixel_addr_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y20  design_1_i/pdi_0/U0/controller/reg_random/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y20  design_1_i/pdi_0/U0/controller/reg_random/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y21  design_1_i/pdi_0/U0/controller/reg_random/q_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y20  design_1_i/pdi_0/U0/controller/reg_random/q_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y24  design_1_i/pdi_0/U0/controller/addr_dly/int_reg[0][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y24  design_1_i/pdi_0/U0/controller/addr_dly/int_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y24  design_1_i/pdi_0/U0/controller/addr_dly/int_reg[0][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y24  design_1_i/pdi_0/U0/controller/addr_dly/int_reg[0][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y24  design_1_i/pdi_0/U0/controller/addr_dly/int_reg[0][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y24  design_1_i/pdi_0/U0/controller/addr_dly/int_reg[0][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y24  design_1_i/pdi_0/U0/controller/addr_dly/int_reg[0][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y24  design_1_i/pdi_0/U0/controller/addr_dly/int_reg[0][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y24  design_1_i/pdi_0/U0/controller/addr_dly/int_reg[0][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y24  design_1_i/pdi_0/U0/controller/addr_dly/int_reg[0][14]/C



