<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE nta PUBLIC '-//Uppaal Team//DTD Flat System 1.6//EN' 'http://www.it.uu.se/research/group/darts/uppaal/flat-1_6.dtd'>
<nta>
	<declaration>/* error detection */
int8_t some_array[1] = { 0 };
void panic() { some_array[2] = 1; }
void todo() { panic(); }

/* Potential known problems:
 * 1. "add" and "addi" (most likely more) allows overflow
 *        which we currently do not. This may cause some issues in the future.
 * 2. All operations are implemented with signed extensions which may cause
 *        unintential side-effects when unsigned arithmetic should be used
 */

/* Values for attacker */
const int32_t MAX_FLIPS = 1;
int remaining_flips = MAX_FLIPS;

/* To keep track of the number of executed instructions */
int32_t executed_instructions = 0;

/* VM Communication */
broadcast chan started;
broadcast chan fetched;
broadcast chan executed;
broadcast chan failed;
broadcast chan finished;

// Data filled in but auto-generator:
typedef struct {
    int32_t code;
    // Mostly always the "rd" register.
    int32_t op1;
    int32_t op2;
    // Mostly always an offset.
    int32_t op3;
} instruction_t;

// The memory available to the program.
// Data: This includes global variables and static variables. 
// Heap: The heap grows upward (toward higher memory addresses) as dynamic
//    memory allocations (e.g., malloc in C) occur.
//     The heap starts right after the global/static data section.
// Stack: The stack grows downward (toward lower memory addresses). It is typically placed at the
//    top of the memory space and moves down as functions call and allocate local variables.
// Ergo. the stack starts at the greatest index. The data starts at
//    the smallest index. The heap starts right after the data.
const int32_t MEMORY_LENGTH = 64;

typedef int[0, MEMORY_LENGTH - 1] address_t;
uint8_t memory[MEMORY_LENGTH];

// Reads a uint8_t from memory starting at "address".
uint8_t r_mem_u8(address_t address) {
    return memory[address];
}
uint8_t mem_u8(address_t address) { return r_mem_u8(address); }

// Reads a uint16_t from memory starting at "address".
uint16_t r_mem_u16(address_t address) {
    return (memory[address + 1] &lt;&lt; 0) |
           (memory[address + 0] &lt;&lt; 8);
}
uint16_t mem_u16(address_t address) { return r_mem_u16(address); }

// Reads a int8_t from memory starting at "address".
int8_t r_mem_i8(address_t address) {
    uint8_t value = memory[address];
    return value &gt; 127 ? value - 256 : value;
}
int8_t mem_i8(address_t address) { return r_mem_i8(address); }

// Reads a int16_t from memory starting at "address".
int16_t r_mem_i16(address_t address) {
    uint16_t mem = r_mem_u16(address);
    return mem &gt; INT16_MAX ? mem - UINT16_MAX - 1 : mem;
}
int16_t mem_i16(address_t address) { return r_mem_i16(address); }

// Reads a int32_t from memory starting at "address".
int32_t r_mem_i32(address_t address) {
    uint16_t high = r_mem_u16(address);
    uint16_t low = r_mem_u16(address + 2);
    if (high &lt; INT16_MAX + 1) {
        return high * (UINT16_MAX + 1) + low;
    } else {
        return (high - (UINT16_MAX + 1)) * (UINT16_MAX + 1) + low;
    }
}
int32_t mem_i32(address_t address) { return r_mem_i32(address); }

// Writes an int8_t to memory starting at "address".
void w_mem_i8(address_t address, int32_t value) {
    memory[address] = value &amp; 255;
}

// Writes an int16_t to memory starting at "address".
void w_mem_i16(address_t address, int32_t value) {
    memory[address + 0] = (value &gt;&gt; 8) &amp; 255;
    memory[address + 1] = (value &gt;&gt; 0) &amp; 255;
}

// Writes an int32_t to memory starting at "address".
void w_mem_i32(address_t address, int32_t value) {
    memory[address + 0] = (value &gt;&gt; 24)  &amp; 255;
    memory[address + 1] = (value &gt;&gt; 16)  &amp; 255;
    memory[address + 2] = (value &gt;&gt; 8) &amp; 255;
    memory[address + 3] = (value &gt;&gt; 0) &amp; 255;
}

const int32_t PROGRAM_LENGTH = 73;


instruction_t program[PROGRAM_LENGTH];

// The program counter (PC) to keep track of which instruction to execute.
// We allow the pc_t to exceed the PROGRAM_LENGTH by one to check when we are done.
typedef int[0, PROGRAM_LENGTH] pc_t;
pc_t pc = 0;

const pc_t verifyPIN = 0;
const pc_t L6 = 20;
const pc_t L4 = 31;
const pc_t L3 = 34;
const pc_t L5 = 38;
const pc_t L7 = 50;
const pc_t L9 = 64;
const pc_t L2 = 68;
const pc_t L8 = 69;

const int32_t GLOBAL_SYMBOLS_SIZE = 11;

const address_t g_countermeasure = 0;
const address_t g_ptc = 1;
const address_t g_authenticated = 2;
const address_t g_userPin = 3;
const address_t g_cardPin = 7;


/* Documentation */
// https://gse.ufsc.br/bezerra/wp-content/uploads/2022/04/Lecture7.pdf
// https://www.cs.sfu.ca/~ashriram/Courses/CS295/assets/notebooks/RISCV/RISCV_CARD.pdf
typedef int[0, 20] opcode_t;
const opcode_t ADDI_CODE = 0;
const opcode_t   SW_CODE = 1;
const opcode_t   LW_CODE = 2;
const opcode_t  LUI_CODE = 3;
const opcode_t   SB_CODE = 4;
const opcode_t    J_CODE = 5;  // Pseudo-instruction. We assume that it is always to a lable (op3).
const opcode_t   LI_CODE = 6;  // Pseudo-instruction.
const opcode_t   LB_CODE = 7;
const opcode_t  BLE_CODE = 8;  // Pseudo-instruction. We assume that it is always to a lable (op3).
const opcode_t  BEQ_CODE = 9;  // We assume that it is always to a lable (op3).
const opcode_t  NOP_CODE = 10;
const opcode_t ANDI_CODE = 11;
const opcode_t SLLI_CODE = 12;
const opcode_t SRAI_CODE = 13;
const opcode_t  ADD_CODE = 14;
const opcode_t  LBU_CODE = 15;
const opcode_t  BNE_CODE = 16;
const opcode_t   MV_CODE = 17; // Pseudo-instruction.
const opcode_t   JR_CODE = 18; // Pseudo-instruction.
const opcode_t SEQZ_CODE = 19; // Pseudo-instruction.
const opcode_t  BLT_CODE = 20; // We assume that it is always to a lable (op3).

/* CPU Registers "https://msyksphinz-self.github.io/riscv-isadoc/html/regs.html" */
typedef int[0, 31] register_t;
const register_t zero = 0;
const register_t ra = 1;
const register_t sp = 2;
const register_t gp = 3;
const register_t tp = 4;
const register_t t0 = 5;
const register_t t1 = 6;
const register_t t2 = 7;
const register_t s0 = 8;
const register_t s1 = 9;
const register_t a0 = 10;
const register_t a1 = 11;
const register_t a2 = 12;
const register_t a3 = 13;
const register_t a4 = 14;
const register_t a5 = 15;
const register_t a6 = 16;
const register_t a7 = 17;
const register_t s2 = 18;
const register_t s3 = 19;
const register_t s4 = 20;
const register_t s5 = 21;
const register_t s6 = 22;
const register_t s7 = 23;
const register_t s8 = 24;
const register_t s9 = 25;
const register_t s10 = 26;
const register_t s11 = 27;
const register_t t3 = 28;
const register_t t4 = 29;
const register_t t5 = 30;
const register_t t6 = 31;
int32_t registers[32];

int32_t symbol_low(int32_t symbol) {
    return symbol &amp; 4095; // The low 12 bits of the symbol.
}

int32_t symbol_high(int32_t symbol) {
    return symbol &amp; -4096; // The high 20 bits of the symbol.
}

instruction_t instruction;

void fetch() {
    instruction = program[pc];
}

void execute() {
    pc += 1;

    if (instruction.code == ADDI_CODE) {
        // Implementation: reg[op1] = reg[op2] + op3
        // Example: "addi a5,a4,1" op1=a5 op2=a4 op3=1
        // Example: "{ ADDI_CODE, a5, a5, -1 }"
        registers[instruction.op1] = registers[instruction.op2] + instruction.op3;
    } else if (instruction.code == SW_CODE) {
        // Implementation: mem[reg[op2] + op3] = reg[op1]
        // Example: "sw a5,-20(s0)" op1=a5 op2=s0 op3=-20
        // Example: "{ SW_CODE, a5, s0, -24 }"
        w_mem_i32(registers[instruction.op2] + instruction.op3, registers[instruction.op1]);
    } else if (instruction.code == LW_CODE) {
        // Implementation: reg[op1] = mem[reg[op2] + op3]
        // Example: "lw a5,-24(s0)" op1=a5 op2=s0 op3=-24
        // Example: "{ LW_CODE, a5, s0, -32 }"
        registers[instruction.op1] = r_mem_i32(registers[instruction.op2] + instruction.op3);
    } else if (instruction.code == LUI_CODE) {
        // Implementation: reg[op1] = op2
        // Example: "lui a5,%hi(g_ptc)" op1=a5 op2=symbol_high(g_ptc)
        // Example: "{ LUI_CODE, a5, symbol_high(g_cardPin), 0 }"
        registers[instruction.op1] = instruction.op2;
    } else if (instruction.code == SB_CODE) {
        // Implementation: mem[reg[op2] + op3] = reg[op1][7:0]
        // Example: "a4,%lo(g_ptc)(a5)" op1=a4 op2=a5 op3=symbol_low(g_ptc)
        // Example: "{ SB_CODE, a5, s0, -25 }"
        w_mem_i8(registers[instruction.op2] + instruction.op3, registers[instruction.op1] &amp; 255); // HERE!
    } else if (instruction.code == J_CODE) {
        // Note: This is a pseudo-instruction.
        // Implementation: pc = lab[op1]
        // Example: "j .L6" op1=L6
        // Example: " { J_CODE, L3, 0, 0 }"
        // We assume that the labels point directly to the pc to jump to.
        pc = instruction.op1;
    } else if (instruction.code == LI_CODE) {
        // Note: This is a pseudo-instruction.
        // Implementation: reg[op1] = op2
        // Example: "li a5,85" op1=a5 op2=85
        // Example: "{ LI_CODE, a5, 4, 0 }"
        registers[instruction.op1] = instruction.op2;
    } else if (instruction.code == LB_CODE) {
        // Implementation: reg[op1] = mem[reg[op2] + op3]
        // Example: "a5,%lo(g_ptc)(a5)" op1=a5 op2=a5 op3=symbol_low(g_ptc)
        // Example: "{ LB_CODE, a5, a5, symbol_low(g_ptc) }"
        registers[instruction.op1] = r_mem_i8(registers[instruction.op2] + instruction.op3);
    } else if (instruction.code == BLE_CODE) {
        // Note: This is a pseudo-instruction.
        // Implementation: if reg[op1] &lt;= reg[op2] then pc = lab[op3]
        // Example: "ble a4,a5,.L9" op1=a4 op2=a5 op3=L9
        // Example: "{ BLE_CODE, a5, zero, L2 }"
        if (registers[instruction.op1] &lt;= registers[instruction.op2]) {
            // We assume that the labels point directly to the pc to jump to.
            pc = instruction.op3;
        }
    } else if (instruction.code == BEQ_CODE) {
        // Implementation: if reg[op1] = reg[op2] then pc = lab[op3]
        // Example: "beq a4,a5,.L3" op1=a4 op2=a5 op3=L3
        // Example: "{ BEQ_CODE, a4, a5, L4 }"
        if (registers[instruction.op1] == registers[instruction.op2]) {
            // We assume that the labels point directly to the pc to jump to.
            pc = instruction.op3;
        }
    } else if (instruction.code == NOP_CODE) {
        // Implementation: zzzZZZ
        // Example: "nop"
    } else if (instruction.code == ANDI_CODE) {
        // Implementation: reg[op1] = reg[op2] &amp; op3
        // Example: "andi a5,a3,0xff" op1=a5 op2=a3 op3=0xff
        // Example: "{ ANDI_CODE, a5, a5, 255 }"
        registers[instruction.op1] = registers[instruction.op2] &amp; instruction.op3;
    } else if (instruction.code == SLLI_CODE) {
        // Implementation: reg[op1] = reg[op2] &lt;&lt; op3
        // Example: "slli a4,a5,24" op1=a4 op2=a5 op3=24
        // Example: "{ SLLI_CODE, a4, a5, 24 }"
        registers[instruction.op1] = registers[instruction.op2] &lt;&lt; instruction.op3;
    } else if (instruction.code == SRAI_CODE) {
        // Implementation: reg[op1] = reg[op2] &gt;&gt; op3
        // Example: "srai a4,a2,24" op1=a4 op2=a2 op3=24
        // Example: "{ SRAI_CODE, a4, a4, 24 }"
        registers[instruction.op1] = registers[instruction.op2] &gt;&gt; instruction.op3;
    } else if (instruction.code == ADD_CODE) {
        // Implementation: reg[op1] = reg[op2] + reg[op3]
        // Example: "add a5,a4,a5" op1=a5 op2=a4 op3=a5
        // Example: "{ ADD_CODE, a5, a4, a5 }"
        registers[instruction.op1] = registers[instruction.op2] + registers[instruction.op3];
    } else if (instruction.code == LBU_CODE) {
        // Implementation: reg[op1] = mem[reg[op2] + op3][7:0]
        // Example: "lbu a4,-26(s0)" op1=a4 op2=s0 op3=-26
        // Example: "{ LBU_CODE, a5, s0, -25 }"
        registers[instruction.op1] = r_mem_u8(registers[instruction.op2] + instruction.op3);
    } else if (instruction.code == BNE_CODE) {
        // Implementation: if reg[op1] != reg[op2] then pc = lab[op3]
        // Example: "bne a4,a5,.L18" op1=14 op2=a5 op3=L18
        // Example: "{ BNE_CODE, a5, a4, L7 }"
        if (registers[instruction.op1] != registers[instruction.op2]) {
            // We assume that the labels point directly to the pc to jump to.
            pc = instruction.op3;
        }
    } else if (instruction.code == MV_CODE) {
        // Note: This is a pseudo-instruction.
        // Implementation: reg[op1] = reg[op2]
        // Example: "mv a0,a5" op1=a0 op2=a5
        // Example: "{ MV_CODE, a0, a5, 0 }"
        registers[instruction.op1] = registers[instruction.op2];
    } else if (instruction.code == JR_CODE) {
        // Note: This is a pseudo-instruction.
        // Implementation: pc = reg[op1]
        // Example: "jr ra" op1=ra
        pc = registers[instruction.op1];
    } else if (instruction.code == SEQZ_CODE) {
        // Note: This is a pseudo-instruction.
        // Implementation: if reg[op2] == 0 then reg[op1] = 1 else reg[op1] = 0
        // Example: "seqz a5,a4" op1=a5 op2=a4
        if (registers[instruction.op2] == 0) {
            registers[instruction.op1] = 1;
        } else {
            registers[instruction.op1] = 0;
        }
    } else if (instruction.code == BLT_CODE) {
        // Implementation: if reg[op1] &lt; reg[op2] then pc = lab[op3]
        // Example: "blt a4,a5,.L5" op1=a4 op2=a5 op3=L5
        if (registers[instruction.op1] &lt; registers[instruction.op2]) {
            // We assume that the labels point directly to the pc to jump to.
            pc = instruction.op3;
        }
    } else {
        panic(); // Unknown instruction type.
    }

    executed_instructions++;
}

bool valid_instruction() {
    if (instruction.code == J_CODE) {
        // Implementation: pc = lab[op1]
        return (instruction.op1 &gt;= 0 &amp;&amp; instruction.op1 &lt; PROGRAM_LENGTH);
    } else if (instruction.code == SB_CODE || instruction.code == LBU_CODE || instruction.code == LB_CODE) {
        //  Implementation SB: mem[reg[op2] + op3] = reg[op1][7:0]
        //  Implementation LB: reg[op1] = mem[reg[op2] + op3]
        // Implementation LBU: reg[op1] = mem[reg[op2] + op3][7:0]
        int32_t address = registers[instruction.op2] + instruction.op3;
        return (address &gt;= 0 &amp;&amp; address &lt; MEMORY_LENGTH);
    }  else if (instruction.code == LW_CODE || instruction.code == SW_CODE) {
        // Implementation SW: mem[reg[op2] + op3] = reg[op1]
        // Implementation LW: reg[op1] = mem[reg[op2] + op3]
        int32_t address = registers[instruction.op2] + instruction.op3;
        return (address &gt;= 0 &amp;&amp; address &lt; MEMORY_LENGTH - 4);
    } else if (instruction.code == ADD_CODE || instruction.code == ADDI_CODE) {
        //  Implementation ADD: reg[op1] = reg[op2] + reg[op3]
        // Implementation ADDI: reg[op1] = reg[op2] + op3

        int32_t lhs = registers[instruction.op2];
        int32_t rhs = instruction.op3;
        if (instruction.code == ADD_CODE) {
            rhs = registers[instruction.op3];
        }

        // Do we overflow?
        if (rhs &gt; 0) {
            return rhs &lt;= (INT32_MAX - lhs);
        } else if (rhs &lt; 0) {
            if (lhs &gt;= 0)
                return rhs &gt;= (INT32_MIN + lhs);
            else
                return rhs &lt; INT32_MIN - lhs;
                // return rhs &gt;= (INT32_MAX + (lhs * -1));
        }
    }

    return true;
}




</declaration>
	<template>
		<name>RegisterCorruption</name>
		<declaration>register_t target;</declaration>
		<location id="id0" x="-153" y="-34">
		</location>
		<location id="id1" x="102" y="-34">
			<name x="110" y="-25">Flip</name>
			<committed/>
		</location>
		<init ref="id0"/>
		<transition id="id2">
			<source ref="id1"/>
			<target ref="id0"/>
			<label kind="select" x="-136" y="42">bit: int[0, 7]</label>
			<label kind="assignment" x="-136" y="59">registers[target] ^= 1 &lt;&lt; bit,
remaining_flips--</label>
			<nail x="102" y="34"/>
			<nail x="-153" y="34"/>
		</transition>
		<transition id="id3">
			<source ref="id0"/>
			<target ref="id1"/>
			<label kind="select" x="-101" y="-93">register: register_t</label>
			<label kind="guard" x="-101" y="-76">remaining_flips &gt; 0</label>
			<label kind="assignment" x="-102" y="-59">target = register</label>
		</transition>
	</template>
	<template>
		<name>InstructionFlip</name>
		<declaration>int32_t target;</declaration>
		<location id="id4" x="-1318" y="-374">
		</location>
		<location id="id5" x="-969" y="-374">
			<committed/>
		</location>
		<location id="id6" x="-638" y="-374">
			<committed/>
		</location>
		<location id="id7" x="-1216" y="-374">
		</location>
		<init ref="id4"/>
		<transition id="id8">
			<source ref="id5"/>
			<target ref="id7"/>
			<label kind="guard" x="-1241" y="-459">target &lt; 0 || target &gt;= PROGRAM_LENGTH</label>
			<nail x="-969" y="-434"/>
			<nail x="-1216" y="-434"/>
		</transition>
		<transition id="id9">
			<source ref="id6"/>
			<target ref="id7"/>
			<nail x="-638" y="-331"/>
			<nail x="-1216" y="-331"/>
		</transition>
		<transition id="id10">
			<source ref="id7"/>
			<target ref="id5"/>
			<label kind="select" x="-1156" y="-416">bit: int[0, 7]</label>
			<label kind="assignment" x="-1190" y="-399">target = pc ^ (1 &lt;&lt; bit)</label>
		</transition>
		<transition id="id11">
			<source ref="id4"/>
			<target ref="id7"/>
			<label kind="synchronisation" x="-1301" y="-399">started?</label>
		</transition>
		<transition id="id12">
			<source ref="id5"/>
			<target ref="id6"/>
			<label kind="guard" x="-960" y="-416">target &gt; 0 &amp;&amp; target &lt; PROGRAM_LENGTH</label>
			<label kind="assignment" x="-935" y="-399">pc = target, remaining_flips--</label>
		</transition>
	</template>
	<template>
		<name>InstructionSkip</name>
		<location id="id13" x="-1488" y="-868">
			<committed/>
		</location>
		<location id="id14" x="-1148" y="-867">
		</location>
		<location id="id15" x="-1607" y="-868">
		</location>
		<init ref="id15"/>
		<transition id="id16">
			<source ref="id15"/>
			<target ref="id13"/>
			<label kind="synchronisation" x="-1581" y="-893">started?</label>
		</transition>
		<transition id="id17">
			<source ref="id14"/>
			<target ref="id14"/>
			<label kind="guard" x="-1241" y="-808">remaining_flips &gt; 0 &amp;&amp;
pc &lt; PROGRAM_LENGTH - 1</label>
			<label kind="synchronisation" x="-1241" y="-766">executed?</label>
			<label kind="assignment" x="-1088" y="-766">pc++</label>
			<nail x="-1250" y="-808"/>
			<nail x="-1063" y="-808"/>
		</transition>
		<transition id="id18">
			<source ref="id13"/>
			<target ref="id14"/>
			<label kind="select" x="-1462" y="-952">initial_pc: int[0, 1]</label>
			<label kind="assignment" x="-1462" y="-935">pc = initial_pc,
remaining_flips = initial_pc &gt; 0 ?
	remaining_flips - 1 : remaining_flips</label>
		</transition>
	</template>
	<template>
		<name>MemoryCorruption</name>
		<declaration>address_t target;</declaration>
		<location id="id19" x="-510" y="-374">
			<committed/>
		</location>
		<location id="id20" x="-756" y="-374">
		</location>
		<location id="id21" x="-875" y="-374">
		</location>
		<init ref="id21"/>
		<transition id="id22">
			<source ref="id19"/>
			<target ref="id20"/>
			<label kind="select" x="-739" y="-348">bit: int[0, 7]</label>
			<label kind="assignment" x="-740" y="-331">memory[target] ^= 1 &lt;&lt; bit,
remaining_flips--</label>
			<nail x="-510" y="-289"/>
			<nail x="-756" y="-289"/>
		</transition>
		<transition id="id23">
			<source ref="id20"/>
			<target ref="id19"/>
			<label kind="select" x="-739" y="-433">address: address_t</label>
			<label kind="guard" x="-739" y="-416">remaining_flips &gt; 0</label>
			<label kind="assignment" x="-740" y="-399">target = address</label>
		</transition>
		<transition id="id24">
			<source ref="id21"/>
			<target ref="id20"/>
			<label kind="synchronisation" x="-849" y="-399">started?</label>
		</transition>
	</template>
	<template>
		<name>StackCorruption</name>
		<declaration>address_t target;</declaration>
		<location id="id25" x="-705" y="-833">
			<committed/>
		</location>
		<location id="id26" x="-960" y="-833">
		</location>
		<location id="id27" x="-1079" y="-833">
		</location>
		<init ref="id27"/>
		<transition id="id28">
			<source ref="id25"/>
			<target ref="id26"/>
			<label kind="select" x="-943" y="-807">bit: int[0, 7]</label>
			<label kind="assignment" x="-944" y="-790">memory[target] ^= 1 &lt;&lt; bit,
remaining_flips--</label>
			<nail x="-705" y="-748"/>
			<nail x="-960" y="-748"/>
		</transition>
		<transition id="id29">
			<source ref="id26"/>
			<target ref="id25"/>
			<label kind="select" x="-943" y="-918">address: address_t</label>
			<label kind="guard" x="-943" y="-901">address &gt;= registers[sp] &amp;&amp;
remaining_flips &gt; 0</label>
			<label kind="assignment" x="-944" y="-858">target = address</label>
		</transition>
		<transition id="id30">
			<source ref="id27"/>
			<target ref="id26"/>
			<label kind="synchronisation" x="-1053" y="-858">started?</label>
		</transition>
	</template>
	<template>
		<name>GlobalsCorruption</name>
		<declaration>address_t target;</declaration>
		<location id="id31" x="-1087" y="-748">
		</location>
		<location id="id32" x="-713" y="-748">
			<committed/>
		</location>
		<location id="id33" x="-968" y="-748">
		</location>
		<init ref="id31"/>
		<transition id="id34">
			<source ref="id32"/>
			<target ref="id33"/>
			<label kind="select" x="-951" y="-722">bit: int[0, 7]</label>
			<label kind="assignment" x="-952" y="-705">memory[target] ^= 1 &lt;&lt; bit,
remaining_flips--</label>
			<nail x="-713" y="-663"/>
			<nail x="-968" y="-663"/>
		</transition>
		<transition id="id35">
			<source ref="id33"/>
			<target ref="id32"/>
			<label kind="select" x="-951" y="-833">address: address_t</label>
			<label kind="guard" x="-951" y="-816">address &lt; GLOBAL_SYMBOLS_SIZE &amp;&amp;
remaining_flips &gt; 0</label>
			<label kind="assignment" x="-952" y="-773">target = address</label>
		</transition>
		<transition id="id36">
			<source ref="id31"/>
			<target ref="id33"/>
			<label kind="synchronisation" x="-1061" y="-773">started?</label>
		</transition>
	</template>
	<template>
		<name>ObsOptimisedRegisterCorruption</name>
		<declaration>// An optional register index which allows NONE_REGISTER.
typedef int[-1, 31] opt_register_t;
const opt_register_t NONE_REGISTER = -1;

opt_register_t target;

bool is_observable(instruction_t instruction) {
    return instruction.code == SW_CODE || instruction.code == SB_CODE;
}

// An instruction can have at most two (2) reads from a register.
// Examples are "ADD_CODE" and "BNE_CODE".
const int MAX_READ_REGISTERS = 2;

// An instruction can have at most a single write to a register.
// Examples are "ANDI_CODE" and "LI_CODE"
const int MAX_WRITE_REGISTERS = 1;

// Computes the registers which an instruction reads from.
opt_register_t res_read_registers[MAX_READ_REGISTERS];
void read_registers(instruction_t instruction) {
    int i;
    for (i = 0; i &lt; MAX_READ_REGISTERS; ++i) {
        res_read_registers[i] = NONE_REGISTER;
    }

    if (instruction.code == ADDI_CODE) {
        // Implementation ADDI_CODE: reg[op1] = reg[op2] + op3
        res_read_registers[0] = instruction.op2;
    } else if (instruction.code == SW_CODE) {
        // Implementation SW_CODE: mem[reg[op2] + op3] = reg[op1]
        res_read_registers[0] = instruction.op1;
        res_read_registers[1] = instruction.op2;
    } else if (instruction.code == LW_CODE) {
        // Implementation LW_CODE: reg[op1] = mem[reg[op2] + op3]
        res_read_registers[0] = instruction.op2;
    } else if (instruction.code == SB_CODE) {
        // Implementation SB_CODE: mem[reg[op2] + op3] = reg[op1][7:0]
        res_read_registers[0] = instruction.op1;
        res_read_registers[1] = instruction.op2;
    } else if (instruction.code == LB_CODE) {
        // Implementation LB_CODE: reg[op1] = mem[reg[op2] + op3]
        res_read_registers[0] = instruction.op2;
    } else if (instruction.code == ANDI_CODE) {
        // Implementation ANDI_CODE: reg[op1] = reg[op2] &amp; op3
        res_read_registers[0] = instruction.op2;
    } else if (instruction.code == SRAI_CODE) {
        // Implementation SRAI_CODE: reg[op1] = reg[op2] &gt;&gt; op3
        res_read_registers[0] = instruction.op2;
    } else if (instruction.code == ADD_CODE) {
        // Implementation ADD_CODE: reg[op1] = reg[op2] + reg[op3]
        res_read_registers[0] = instruction.op2;
        res_read_registers[1] = instruction.op3;
    } else if (instruction.code == LBU_CODE) {
        // Implementation LBU_CODE: reg[op1] = mem[reg[op2] + op3][7:0]
        res_read_registers[0] = instruction.op2;
    } else if (instruction.code == BNE_CODE) {
        // Implementation BNE_CODE: if reg[op1] != reg[op2] then pc = lab[op3]
        res_read_registers[0] = instruction.op1;
        res_read_registers[1] = instruction.op2;
    } else if (instruction.code == MV_CODE) {
        // Implementation MV_CODE: reg[op1] = reg[op2]
        res_read_registers[0] = instruction.op2;
    } else if (instruction.code == JR_CODE) {
        // Implementation JR_CODE: pc = reg[op1]
        res_read_registers[0] = instruction.op1;
    } else if (instruction.code == SEQZ_CODE) {
        // Implementation SEQZ_CODE: if reg[op2] == 0 then reg[op1] = 1 else reg[op1] = 0
        res_read_registers[0] = instruction.op2;
    } else if (instruction.code == BLT_CODE) {
        // Implementation BLT_CODE: if reg[op1] &lt; reg[op2] then pc = lab[op3]
        res_read_registers[0] = instruction.op1;
        res_read_registers[1] = instruction.op2;
    } 
}

// Computes the registers which an instructions writes to.
opt_register_t res_write_registers[MAX_WRITE_REGISTERS];
void write_registers(instruction_t instruction) {
    int i;
    for (i = 0; i &lt; MAX_WRITE_REGISTERS; ++i) {
        res_write_registers[i] = NONE_REGISTER;
    }

    // All of these instructions write to op1 (rd) - per RISC-V spec all instructions does.
    if (instruction.code == ADDI_CODE ||
            instruction.code == LW_CODE ||
            instruction.code == LUI_CODE ||
            instruction.code == LI_CODE ||
            instruction.code == LB_CODE ||
            instruction.code == BLE_CODE ||
            instruction.code == BEQ_CODE ||
            instruction.code == ANDI_CODE ||
            instruction.code == SLLI_CODE ||
            instruction.code == SRAI_CODE ||
            instruction.code == ADD_CODE ||
            instruction.code == LBU_CODE ||
            instruction.code == MV_CODE ||
            instruction.code == SEQZ_CODE) {
        // Implementation ADDI_CODE: reg[op1] = reg[op2] + op3
        // Implementation LW_CODE: reg[op1] = mem[reg[op2] + op3]
        // Implementation LUI_CODE: reg[op1] = op2
        // Implementation LI_CODE: reg[op1] = op2
        // Implementation LB_CODE: reg[op1] = mem[reg[op2] + op3]
        // Implementation BLE_CODE: if reg[op1] &lt;= reg[op2] then pc = lab[op3]
        // Implementation BEQ_CODE: if reg[op1] = reg[op2] then pc = lab[op3]
        // Implementation ANDI_CODE: reg[op1] = reg[op2] &amp; op3
        // Implementation SLLI_CODE: reg[op1] = reg[op2] &lt;&lt; op3
        // Implementation SRAI_CODE: reg[op1] = reg[op2] &gt;&gt; op3
        // Implementation ADD_CODE: reg[op1] = reg[op2] + reg[op3]
        // Implementation LBU_CODE: reg[op1] = mem[reg[op2] + op3][7:0]
        // Implementation MV_CODE: reg[op1] = reg[op2]
        // Implementation SEQZ_CODE: if reg[op2] == 0 then reg[op1] = 1 else reg[op1] = 0
        res_write_registers[0] = instruction.op1;
    }
}

bool is_write(register_t register) {
    int i;
    for (i = 0; i &lt; MAX_WRITE_REGISTERS; ++i) {
        if (res_write_registers[i] == register) {
            return true;
        }
    }
    return false;
}

bool is_read(register_t register) {
    int i;
    for (i = 0; i &lt; MAX_READ_REGISTERS; ++i) {
        if (res_read_registers[i] == register) {
            return true;
        }
    }
    return false;
}</declaration>
		<location id="id37" x="-1283" y="-586">
		</location>
		<location id="id38" x="-1147" y="-586">
		</location>
		<location id="id39" x="-901" y="-587">
			<name x="-884" y="-579">Flip</name>
			<committed/>
		</location>
		<location id="id40" x="-901" y="-680">
			<committed/>
		</location>
		<init ref="id37"/>
		<transition id="id41">
			<source ref="id40"/>
			<target ref="id39"/>
		</transition>
		<transition id="id42">
			<source ref="id40"/>
			<target ref="id38"/>
		</transition>
		<transition id="id43">
			<source ref="id38"/>
			<target ref="id40"/>
			<label kind="guard" x="-1139" y="-722">remaining_flips &gt; 0 &amp;&amp;
is_observable(instruction)</label>
			<label kind="synchronisation" x="-1139" y="-739">executed?</label>
			<nail x="-1147" y="-679"/>
		</transition>
		<transition id="id44">
			<source ref="id39"/>
			<target ref="id38"/>
			<label kind="select" x="-1122" y="-578">register: register_t,
bit: int[0, 7]</label>
			<label kind="assignment" x="-1122" y="-535">registers[register] ^= 1 &lt;&lt; bit,
remaining_flips--</label>
		</transition>
		<transition id="id45">
			<source ref="id37"/>
			<target ref="id38"/>
			<label kind="synchronisation" x="-1249" y="-603">started?</label>
		</transition>
	</template>
	<template>
		<name>OptimisedRegisterCorruption</name>
		<declaration>// An optional register index which allows NONE_REGISTER.
typedef int[-1, 31] opt_register_t;
const opt_register_t NONE_REGISTER = -1;

opt_register_t target;

// An instruction can have at most two (2) reads from a register.
// Examples are "ADD_CODE" and "BNE_CODE".
const int MAX_READ_REGISTERS = 2;

// An instruction can have at most a single write to a register.
// Examples are "ANDI_CODE" and "LI_CODE"
const int MAX_WRITE_REGISTERS = 1;

// Computes the registers which an instruction reads from.
opt_register_t res_read_registers[MAX_READ_REGISTERS];
void read_registers(instruction_t instruction) {
    int i;
    for (i = 0; i &lt; MAX_READ_REGISTERS; ++i) {
        res_read_registers[i] = NONE_REGISTER;
    }

    if (instruction.code == ADDI_CODE) {
        // Implementation ADDI_CODE: reg[op1] = reg[op2] + op3
        res_read_registers[0] = instruction.op2;
    } else if (instruction.code == SW_CODE) {
        // Implementation SW_CODE: mem[reg[op2] + op3] = reg[op1]
        res_read_registers[0] = instruction.op1;
        res_read_registers[1] = instruction.op2;
    } else if (instruction.code == LW_CODE) {
        // Implementation LW_CODE: reg[op1] = mem[reg[op2] + op3]
        res_read_registers[0] = instruction.op2;
    } else if (instruction.code == SB_CODE) {
        // Implementation SB_CODE: mem[reg[op2] + op3] = reg[op1][7:0]
        res_read_registers[0] = instruction.op1;
        res_read_registers[1] = instruction.op2;
    } else if (instruction.code == LB_CODE) {
        // Implementation LB_CODE: reg[op1] = mem[reg[op2] + op3]
        res_read_registers[0] = instruction.op2;
    } else if (instruction.code == ANDI_CODE) {
        // Implementation ANDI_CODE: reg[op1] = reg[op2] &amp; op3
        res_read_registers[0] = instruction.op2;
    } else if (instruction.code == SRAI_CODE) {
        // Implementation SRAI_CODE: reg[op1] = reg[op2] &gt;&gt; op3
        res_read_registers[0] = instruction.op2;
    } else if (instruction.code == ADD_CODE) {
        // Implementation ADD_CODE: reg[op1] = reg[op2] + reg[op3]
        res_read_registers[0] = instruction.op2;
        res_read_registers[1] = instruction.op3;
    } else if (instruction.code == LBU_CODE) {
        // Implementation LBU_CODE: reg[op1] = mem[reg[op2] + op3][7:0]
        res_read_registers[0] = instruction.op2;
    } else if (instruction.code == BNE_CODE) {
        // Implementation BNE_CODE: if reg[op1] != reg[op2] then pc = lab[op3]
        res_read_registers[0] = instruction.op1;
        res_read_registers[1] = instruction.op2;
    } else if (instruction.code == MV_CODE) {
        // Implementation MV_CODE: reg[op1] = reg[op2]
        res_read_registers[0] = instruction.op2;
    } else if (instruction.code == JR_CODE) {
        // Implementation JR_CODE: pc = reg[op1]
        res_read_registers[0] = instruction.op1;
    } else if (instruction.code == SEQZ_CODE) {
        // Implementation SEQZ_CODE: if reg[op2] == 0 then reg[op1] = 1 else reg[op1] = 0
        res_read_registers[0] = instruction.op2;
    } else if (instruction.code == BLT_CODE) {
        // Implementation BLT_CODE: if reg[op1] &lt; reg[op2] then pc = lab[op3]
        res_read_registers[0] = instruction.op1;
        res_read_registers[1] = instruction.op2;
    } 
}

// Computes the registers which an instructions writes to.
opt_register_t res_write_registers[MAX_WRITE_REGISTERS];
void write_registers(instruction_t instruction) {
    int i;
    for (i = 0; i &lt; MAX_WRITE_REGISTERS; ++i) {
        res_write_registers[i] = NONE_REGISTER;
    }

    // All of these instructions write to op1 (rd) - per RISC-V spec all instructions does.
    if (instruction.code == ADDI_CODE ||
            instruction.code == LW_CODE ||
            instruction.code == LUI_CODE ||
            instruction.code == LI_CODE ||
            instruction.code == LB_CODE ||
            instruction.code == BLE_CODE ||
            instruction.code == BEQ_CODE ||
            instruction.code == ANDI_CODE ||
            instruction.code == SLLI_CODE ||
            instruction.code == SRAI_CODE ||
            instruction.code == ADD_CODE ||
            instruction.code == LBU_CODE ||
            instruction.code == MV_CODE ||
            instruction.code == SEQZ_CODE) {
        // Implementation ADDI_CODE: reg[op1] = reg[op2] + op3
        // Implementation LW_CODE: reg[op1] = mem[reg[op2] + op3]
        // Implementation LUI_CODE: reg[op1] = op2
        // Implementation LI_CODE: reg[op1] = op2
        // Implementation LB_CODE: reg[op1] = mem[reg[op2] + op3]
        // Implementation BLE_CODE: if reg[op1] &lt;= reg[op2] then pc = lab[op3]
        // Implementation BEQ_CODE: if reg[op1] = reg[op2] then pc = lab[op3]
        // Implementation ANDI_CODE: reg[op1] = reg[op2] &amp; op3
        // Implementation SLLI_CODE: reg[op1] = reg[op2] &lt;&lt; op3
        // Implementation SRAI_CODE: reg[op1] = reg[op2] &gt;&gt; op3
        // Implementation ADD_CODE: reg[op1] = reg[op2] + reg[op3]
        // Implementation LBU_CODE: reg[op1] = mem[reg[op2] + op3][7:0]
        // Implementation MV_CODE: reg[op1] = reg[op2]
        // Implementation SEQZ_CODE: if reg[op2] == 0 then reg[op1] = 1 else reg[op1] = 0
        res_write_registers[0] = instruction.op1;
    }
}

bool is_write(register_t register) {
    int i;
    for (i = 0; i &lt; MAX_WRITE_REGISTERS; ++i) {
        if (res_write_registers[i] == register) {
            return true;
        }
    }
    return false;
}

bool is_read(register_t register) {
    int i;
    for (i = 0; i &lt; MAX_READ_REGISTERS; ++i) {
        if (res_read_registers[i] == register) {
            return true;
        }
    }
    return false;
}</declaration>
		<location id="id46" x="-1521" y="-484">
		</location>
		<location id="id47" x="-1385" y="-484">
		</location>
		<location id="id48" x="-1181" y="-407">
			<committed/>
		</location>
		<location id="id49" x="-985" y="-484">
			<name x="-977" y="-476">Flip</name>
			<committed/>
		</location>
		<location id="id50" x="-1181" y="-577">
			<committed/>
		</location>
		<init ref="id46"/>
		<transition id="id51">
			<source ref="id48"/>
			<target ref="id49"/>
			<label kind="select" x="-1163" y="-403">register: register_t</label>
			<label kind="guard" x="-1163" y="-386">is_read(register)</label>
			<label kind="assignment" x="-1164" y="-365">target = register</label>
			<nail x="-985" y="-407"/>
		</transition>
		<transition id="id52">
			<source ref="id50"/>
			<target ref="id49"/>
			<label kind="select" x="-1156" y="-637">register: register_t</label>
			<label kind="guard" x="-1156" y="-620">is_write(register)</label>
			<label kind="assignment" x="-1156" y="-603">target = register</label>
			<nail x="-985" y="-577"/>
		</transition>
		<transition id="id53">
			<source ref="id50"/>
			<target ref="id47"/>
		</transition>
		<transition id="id54">
			<source ref="id47"/>
			<target ref="id50"/>
			<label kind="guard" x="-1351" y="-620">remaining_flips &gt; 0</label>
			<label kind="synchronisation" x="-1436" y="-620">executed?</label>
			<label kind="assignment" x="-1428" y="-603">write_registers(instruction)</label>
			<nail x="-1385" y="-577"/>
		</transition>
		<transition id="id55">
			<source ref="id49"/>
			<target ref="id47"/>
			<label kind="select" x="-1189" y="-543">bit: int[0, 7]</label>
			<label kind="assignment" x="-1257" y="-526">registers[target] ^= 1 &lt;&lt; bit,
remaining_flips--</label>
		</transition>
		<transition id="id56">
			<source ref="id48"/>
			<target ref="id47"/>
		</transition>
		<transition id="id57">
			<source ref="id47"/>
			<target ref="id48"/>
			<label kind="guard" x="-1368" y="-399">remaining_flips &gt; 0</label>
			<label kind="synchronisation" x="-1444" y="-399">fetched?</label>
			<label kind="assignment" x="-1444" y="-382">read_registers(instruction)</label>
			<nail x="-1385" y="-407"/>
		</transition>
		<transition id="id58">
			<source ref="id46"/>
			<target ref="id47"/>
			<label kind="synchronisation" x="-1487" y="-501">started?</label>
		</transition>
	</template>
	<template>
		<name x="5" y="5">VM</name>
		<declaration>// Automatically generated.

const int exec_time = 10;
const int eps = 1;

clock runtime; // Used to control the time an instruction takes to execute.

void setup() {
    instruction_t line_0 = { ADDI_CODE, sp, sp, -48 }; // verifyPIN
instruction_t line_1 = { SW_CODE, ra, sp, 44 }; 
instruction_t line_2 = { SW_CODE, s0, sp, 40 }; 
instruction_t line_3 = { ADDI_CODE, s0, sp, 48 }; 
instruction_t line_4 = { LUI_CODE, a5, symbol_high(g_authenticated), 0 }; 
instruction_t line_5 = { LI_CODE, a4, 85, 0 }; 
instruction_t line_6 = { SB_CODE, a4, a5, symbol_low(g_authenticated) }; 
instruction_t line_7 = { LUI_CODE, a5, symbol_high(g_ptc), 0 }; 
instruction_t line_8 = { LB_CODE, a5, a5, symbol_low(g_ptc) }; 
instruction_t line_9 = { BLE_CODE, a5, zero, L2 }; 
instruction_t line_10 = { LUI_CODE, a5, symbol_high(g_userPin), 0 }; 
instruction_t line_11 = { ADDI_CODE, a5, a5, symbol_low(g_userPin) }; 
instruction_t line_12 = { SW_CODE, a5, s0, -24 }; 
instruction_t line_13 = { LUI_CODE, a5, symbol_high(g_cardPin), 0 }; 
instruction_t line_14 = { ADDI_CODE, a5, a5, symbol_low(g_cardPin) }; 
instruction_t line_15 = { SW_CODE, a5, s0, -28 }; 
instruction_t line_16 = { LI_CODE, a5, 4, 0 }; 
instruction_t line_17 = { SB_CODE, a5, s0, -29 }; 
instruction_t line_18 = { SW_CODE, zero, s0, -36 }; 
instruction_t line_19 = { J_CODE, L3, 0, 0 }; 
instruction_t line_20 = { LW_CODE, a5, s0, -36 }; // L6
instruction_t line_21 = { LW_CODE, a4, s0, -24 }; 
instruction_t line_22 = { ADD_CODE, a5, a4, a5 }; 
instruction_t line_23 = { LBU_CODE, a4, a5, 0 }; 
instruction_t line_24 = { LW_CODE, a5, s0, -36 }; 
instruction_t line_25 = { LW_CODE, a3, s0, -28 }; 
instruction_t line_26 = { ADD_CODE, a5, a3, a5 }; 
instruction_t line_27 = { LBU_CODE, a5, a5, 0 }; 
instruction_t line_28 = { BEQ_CODE, a4, a5, L4 }; 
instruction_t line_29 = { LI_CODE, a5, 85, 0 }; 
instruction_t line_30 = { J_CODE, L5, 0, 0 }; 
instruction_t line_31 = { LW_CODE, a5, s0, -36 }; // L4
instruction_t line_32 = { ADDI_CODE, a5, a5, 1 }; 
instruction_t line_33 = { SW_CODE, a5, s0, -36 }; 
instruction_t line_34 = { LBU_CODE, a5, s0, -29 }; // L3
instruction_t line_35 = { LW_CODE, a4, s0, -36 }; 
instruction_t line_36 = { BLT_CODE, a4, a5, L6 }; 
instruction_t line_37 = { LI_CODE, a5, 170, 0 }; 
instruction_t line_38 = { SW_CODE, a5, s0, -20 }; // L5
instruction_t line_39 = { LW_CODE, a4, s0, -20 }; 
instruction_t line_40 = { LI_CODE, a5, 170, 0 }; 
instruction_t line_41 = { BNE_CODE, a4, a5, L7 }; 
instruction_t line_42 = { LUI_CODE, a5, symbol_high(g_ptc), 0 }; 
instruction_t line_43 = { LI_CODE, a4, 3, 0 }; 
instruction_t line_44 = { SB_CODE, a4, a5, symbol_low(g_ptc) }; 
instruction_t line_45 = { LUI_CODE, a5, symbol_high(g_authenticated), 0 }; 
instruction_t line_46 = { LI_CODE, a4, -86, 0 }; 
instruction_t line_47 = { SB_CODE, a4, a5, symbol_low(g_authenticated) }; 
instruction_t line_48 = { LI_CODE, a5, 170, 0 }; 
instruction_t line_49 = { J_CODE, L8, 0, 0 }; 
instruction_t line_50 = { LW_CODE, a4, s0, -20 }; // L7
instruction_t line_51 = { LI_CODE, a5, 85, 0 }; 
instruction_t line_52 = { BNE_CODE, a4, a5, L9 }; 
instruction_t line_53 = { LUI_CODE, a5, symbol_high(g_ptc), 0 }; 
instruction_t line_54 = { LB_CODE, a5, a5, symbol_low(g_ptc) }; 
instruction_t line_55 = { ANDI_CODE, a5, a5, 255 }; 
instruction_t line_56 = { ADDI_CODE, a5, a5, -1 }; 
instruction_t line_57 = { ANDI_CODE, a5, a5, 255 }; 
instruction_t line_58 = { SLLI_CODE, a4, a5, 24 }; 
instruction_t line_59 = { SRAI_CODE, a4, a4, 24 }; 
instruction_t line_60 = { LUI_CODE, a5, symbol_high(g_ptc), 0 }; 
instruction_t line_61 = { SB_CODE, a4, a5, symbol_low(g_ptc) }; 
instruction_t line_62 = { LI_CODE, a5, 85, 0 }; 
instruction_t line_63 = { J_CODE, L8, 0, 0 }; 
instruction_t line_64 = { LUI_CODE, a5, symbol_high(g_countermeasure), 0 }; // L9
instruction_t line_65 = { LI_CODE, a4, 1, 0 }; 
instruction_t line_66 = { SB_CODE, a4, a5, symbol_low(g_countermeasure) }; 
instruction_t line_67 = { NOP_CODE, 0, 0, 0 }; 
instruction_t line_68 = { LI_CODE, a5, 85, 0 }; // L2
instruction_t line_69 = { MV_CODE, a0, a5, 0 }; // L8
instruction_t line_70 = { LW_CODE, ra, sp, 44 }; 
instruction_t line_71 = { LW_CODE, s0, sp, 40 }; 
instruction_t line_72 = { ADDI_CODE, sp, sp, 48 }; 
program[0] = line_0;
program[1] = line_1;
program[2] = line_2;
program[3] = line_3;
program[4] = line_4;
program[5] = line_5;
program[6] = line_6;
program[7] = line_7;
program[8] = line_8;
program[9] = line_9;
program[10] = line_10;
program[11] = line_11;
program[12] = line_12;
program[13] = line_13;
program[14] = line_14;
program[15] = line_15;
program[16] = line_16;
program[17] = line_17;
program[18] = line_18;
program[19] = line_19;
program[20] = line_20;
program[21] = line_21;
program[22] = line_22;
program[23] = line_23;
program[24] = line_24;
program[25] = line_25;
program[26] = line_26;
program[27] = line_27;
program[28] = line_28;
program[29] = line_29;
program[30] = line_30;
program[31] = line_31;
program[32] = line_32;
program[33] = line_33;
program[34] = line_34;
program[35] = line_35;
program[36] = line_36;
program[37] = line_37;
program[38] = line_38;
program[39] = line_39;
program[40] = line_40;
program[41] = line_41;
program[42] = line_42;
program[43] = line_43;
program[44] = line_44;
program[45] = line_45;
program[46] = line_46;
program[47] = line_47;
program[48] = line_48;
program[49] = line_49;
program[50] = line_50;
program[51] = line_51;
program[52] = line_52;
program[53] = line_53;
program[54] = line_54;
program[55] = line_55;
program[56] = line_56;
program[57] = line_57;
program[58] = line_58;
program[59] = line_59;
program[60] = line_60;
program[61] = line_61;
program[62] = line_62;
program[63] = line_63;
program[64] = line_64;
program[65] = line_65;
program[66] = line_66;
program[67] = line_67;
program[68] = line_68;
program[69] = line_69;
program[70] = line_70;
program[71] = line_71;
program[72] = line_72;


memory[0] = 0; // 0'it byte of g_countermeasure
memory[1] = 3; // 0'it byte of g_ptc
memory[2] = 0; // 0'it byte of g_authenticated

memory[3] = 0; // 0'it byte of g_userPin
memory[4] = 0; // 1'it byte of g_userPin
memory[5] = 0; // 2'it byte of g_userPin
memory[6] = 0; // 3'it byte of g_userPin

memory[7] = 1; // 0'it byte of g_cardPin
memory[8] = 1; // 1'it byte of g_cardPin
memory[9] = 1; // 2'it byte of g_cardPin
memory[10] = 1; // 3'it byte of g_cardPin


    // Init Stack Pointer (SP) and Program Counter (PC).
    registers[sp] = MEMORY_LENGTH - 1;
    pc = 0;
}</declaration>
		<location id="id59" x="-986" y="-968">
			<name x="-969" y="-977">FETCHING</name>
			<committed/>
		</location>
		<location id="id60" x="-765" y="-968">
			<name x="-858" y="-977">EXECUTING</name>
			<label kind="invariant" x="-756" y="-960">runtime &lt;= exec_time + eps</label>
		</location>
		<location id="id61" x="-1428" y="-968">
			<committed/>
		</location>
		<location id="id62" x="-1224" y="-900">
			<name x="-1241" y="-892">DONE</name>
		</location>
		<location id="id63" x="-510" y="-968">
			<name x="-519" y="-951">ERR</name>
		</location>
		<location id="id64" x="-1547" y="-968">
			<committed/>
		</location>
		<init ref="id64"/>
		<transition id="id65" controllable="false">
			<source ref="id64"/>
			<target ref="id61"/>
			<label kind="synchronisation" x="-1523" y="-994">started!</label>
			<label kind="assignment" x="-1522" y="-1011">setup()</label>
		</transition>
		<transition id="id66" controllable="false">
			<source ref="id60"/>
			<target ref="id63"/>
			<label kind="guard" x="-706" y="-1011">!valid_instruction()</label>
			<label kind="synchronisation" x="-706" y="-994">failed!</label>
		</transition>
		<transition id="id67" controllable="false">
			<source ref="id59"/>
			<target ref="id62"/>
			<label kind="guard" x="-1190" y="-900">pc == PROGRAM_LENGTH</label>
			<label kind="synchronisation" x="-1190" y="-883">finished!</label>
			<nail x="-1011" y="-900"/>
		</transition>
		<transition id="id68">
			<source ref="id61"/>
			<target ref="id59"/>
			<label kind="select" x="-1411" y="-1130">first:  int[0, 0],
second: int[0, 0],
third:  int[0, 0],
fourth: int[0, 0]</label>
			<label kind="guard" x="-1411" y="-1053">memory[g_userPin + 0] != memory[g_cardPin + 0] &amp;&amp;
memory[g_userPin + 1] != memory[g_cardPin + 1] &amp;&amp;
memory[g_userPin + 2] != memory[g_cardPin + 2] &amp;&amp;
memory[g_userPin + 3] != memory[g_cardPin + 3]</label>
			<label kind="assignment" x="-1258" y="-1130">memory[g_userPin + 0] = first,
memory[g_userPin + 1] = second,
memory[g_userPin + 2] = third,
memory[g_userPin + 3] = fourth</label>
		</transition>
		<transition id="id69" controllable="false">
			<source ref="id60"/>
			<target ref="id59"/>
			<label kind="guard" x="-969" y="-926">valid_instruction() &amp;&amp;
runtime &gt;= exec_time - eps</label>
			<label kind="synchronisation" x="-969" y="-866">executed!</label>
			<label kind="assignment" x="-969" y="-883">execute()</label>
			<nail x="-765" y="-926"/>
			<nail x="-986" y="-926"/>
		</transition>
		<transition id="id70" controllable="false">
			<source ref="id59"/>
			<target ref="id60"/>
			<label kind="guard" x="-977" y="-1071">pc &lt; PROGRAM_LENGTH</label>
			<label kind="synchronisation" x="-977" y="-1037">fetched!</label>
			<label kind="assignment" x="-977" y="-1054">fetch(), runtime = 0</label>
			<nail x="-986" y="-1011"/>
			<nail x="-765" y="-1011"/>
		</transition>
	</template>
	<system>// Place template instantiations here.
vm = VM();
attacker = RegisterCorruption();
// List one or more processes to be composed into a system.
system vm, attacker;
</system>
	<queries>
		<option key="--diagnostic" value="0"/>
		<query>
			<formula>// Goes through all paths and checks if they reach DONE or ERR.</formula>
			<comment/>
		</query>
		<query>
			<formula>A&lt;&gt; vm.DONE || vm.ERR</formula>
			<comment/>
			<result outcome="success" type="quality" timestamp="2025-03-19 12:13:12 +0100">
				<option key="--diagnostic" value="0"/>
			</result>
		</query>
		<query>
			<formula/>
			<comment/>
		</query>
		<query>
			<formula>// The attacker remains undetected at all time.</formula>
			<comment/>
		</query>
		<query>
			<formula>strategy Undetected = control: A[] mem_u8(g_countermeasure) == 0</formula>
			<comment>Pure safety: "control: A[] not(lose)" &lt;=&gt; "control: A[] win"</comment>
			<result outcome="success" type="quality" timestamp="2025-03-19 12:46:46 +0100">
				<option key="--diagnostic" value="0"/>
			</result>
		</query>
		<query>
			<formula>E&lt;&gt; vm.DONE &amp;&amp; mem_u8(g_authenticated) == 170 under Undetected</formula>
			<comment>Is it possible to be authenticated and not crash the VM whilst staying undetected?</comment>
			<result outcome="success" type="quality" timestamp="2025-03-19 12:13:35 +0100">
				<option key="--diagnostic" value="0"/>
			</result>
		</query>
		<query>
			<formula/>
			<comment/>
		</query>
		<query>
			<formula>// The VM finishes the execution and ends in DONE whilst the attacker gets authenticated.</formula>
			<comment/>
		</query>
		<query>
			<formula>strategy Access = control: A&lt;&gt; vm.DONE &amp;&amp; mem_u8(g_authenticated) == 170</formula>
			<comment/>
			<result outcome="success" type="quality" timestamp="2025-03-19 12:13:47 +0100">
				<option key="--diagnostic" value="0"/>
			</result>
		</query>
		<query>
			<formula>E&lt;&gt; mem_u8(g_countermeasure) == 0 &amp;&amp; mem_u8(g_ptc) &gt; 3 under Access</formula>
			<comment>Is it possible to gain undetected access and increase ptc?</comment>
			<result outcome="success" type="quality" timestamp="2025-03-19 12:13:50 +0100">
				<option key="--diagnostic" value="0"/>
			</result>
		</query>
		<query>
			<formula/>
			<comment/>
		</query>
		<query>
			<formula>// The attacker can gain undetected access.</formula>
			<comment/>
		</query>
		<query>
			<formula>strategy UndetectedAccess = control: A&lt;&gt; vm.DONE &amp;&amp; mem_u8(g_authenticated) == 170 under Undetected</formula>
			<comment/>
			<result outcome="success" type="quality" timestamp="2025-03-19 12:46:46 +0100">
				<option key="--diagnostic" value="0"/>
			</result>
		</query>
		<query>
			<formula>E&lt;&gt; vm.DONE &amp;&amp; mem_u8(g_ptc) &gt; 3 under UndetectedAccess</formula>
			<comment>Is it possible to not crash the VM and gain undetected access and increase ptc?</comment>
			<result outcome="success" type="quality" timestamp="2025-03-19 12:14:04 +0100">
				<option key="--diagnostic" value="0"/>
			</result>
		</query>
		<query>
			<formula>E&lt;&gt; !vm.ERR under UndetectedAccess</formula>
			<comment>Is it not possible to crash the VM under a strategy which guarantees that every execution finishes and provides undetected access?</comment>
			<result outcome="success" type="quality" timestamp="2025-03-19 12:14:04 +0100">
				<option key="--diagnostic" value="0"/>
			</result>
		</query>
		<query>
			<formula>E&lt;&gt; mem_u8(g_ptc) &gt; 3 under UndetectedAccess</formula>
			<comment>Is it possible to increase ptc whilst gaining undetected access?</comment>
			<result outcome="success" type="quality" timestamp="2025-03-19 12:14:06 +0100">
				<option key="--diagnostic" value="0"/>
			</result>
		</query>
		<query>
			<formula/>
			<comment/>
		</query>
		<query>
			<formula>// The attacker will always be undected and may gain access</formula>
			<comment/>
		</query>
		<query>
			<formula>strategy WeakUndectedAccess = control: A[mem_u8(g_countermeasure) == 0 W (mem_u8(g_countermeasure) == 0 &amp;&amp; vm.DONE &amp;&amp; mem_u8(g_authenticated) == 170)]</formula>
			<comment>"q RELEASE p" &lt;=&gt; "p WEAK (q &amp;&amp; p)"

In my own words: "p has to holds atleast until p and q, or p must remain true forever" - In other words: "The attacker either stays undetected forever or gains undetected access at some point".

Release ("q RELEASE p"): "p" has to be true until and including the point where "q" first becomes true; if "q" never becomes true, "p" must remain true forever.</comment>
			<result outcome="success" type="quality" timestamp="2025-03-19 12:14:23 +0100">
				<option key="--diagnostic" value="0"/>
			</result>
		</query>
		<query>
			<formula>E&lt;&gt; vm.DONE &amp;&amp; mem_u8(g_authenticated) == 170</formula>
			<comment/>
			<result outcome="success" type="quality" timestamp="2025-03-19 12:14:26 +0100">
				<option key="--diagnostic" value="0"/>
			</result>
		</query>
		<query>
			<formula>E&lt;&gt; mem_u8(g_ptc) &gt; 3 under WeakUndectedAccess</formula>
			<comment/>
			<result outcome="success" type="quality" timestamp="2025-03-19 12:14:34 +0100">
				<option key="--diagnostic" value="0"/>
			</result>
		</query>
		<query>
			<formula>E&lt;&gt; vm.ERR under WeakUndectedAccess</formula>
			<comment/>
			<result outcome="success" type="quality" timestamp="2025-03-19 12:14:35 +0100">
				<option key="--diagnostic" value="0"/>
			</result>
		</query>
		<query>
			<formula>E&lt;&gt; vm.DONE under WeakUndectedAccess</formula>
			<comment/>
			<result outcome="success" type="quality" timestamp="2025-03-19 12:14:35 +0100">
				<option key="--diagnostic" value="0"/>
			</result>
		</query>
		<query>
			<formula/>
			<comment/>
		</query>
		<query>
			<formula>// The attacker never crashes the VM.</formula>
			<comment/>
		</query>
		<query>
			<formula>strategy NoCrash = control: A[] !vm.ERR</formula>
			<comment/>
			<result outcome="success" type="quality" timestamp="2025-03-19 12:14:52 +0100">
				<option key="--diagnostic" value="0"/>
			</result>
		</query>
		<query>
			<formula>E&lt;&gt; vm.DONE &amp;&amp; mem_u8(g_countermeasure) == 0 &amp;&amp; mem_u8(g_authenticated) == 170 under NoCrash</formula>
			<comment/>
			<result outcome="success" type="quality" timestamp="2025-03-19 12:14:56 +0100">
				<option key="--diagnostic" value="0"/>
			</result>
		</query>
		<query>
			<formula/>
			<comment/>
		</query>
		<query>
			<formula/>
			<comment/>
		</query>
		<query>
			<formula/>
			<comment/>
		</query>
		<query>
			<formula/>
			<comment/>
		</query>
		<query>
			<formula/>
			<comment/>
		</query>
		<query>
			<formula/>
			<comment/>
		</query>
	</queries>
</nta>
