module wideexpr_00066(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {-(({1{((ctrl[3]?s4:+(+(5'sb01001))))<<(+(-($signed(1'sb0))))}})>>>(+(&({3{+(s6)}}))))};
  assign y1 = (({2{~^(s0)}})^~($unsigned(s0)))>>>(~&((s0)>>(-(+(5'sb11000)))));
  assign y2 = ~|(((5'sb11001)>>>((ctrl[1]?{2{$signed(5'sb00100)}}:$unsigned((ctrl[7]?(ctrl[7]?3'b000:s7):1'sb0)))))>(((ctrl[2]?((ctrl[4]?+(s3):(ctrl[5]?4'sb0110:3'sb100)))>>>({~^(3'sb010),(s4)>>(s7),$signed(6'sb001111)}):-($signed((ctrl[6]?s5:3'sb100)))))>>(s7)));
  assign y3 = s3;
  assign y4 = s3;
  assign y5 = (ctrl[0]?$signed($signed(6'sb111001)):-((~&(3'sb010))>>(s1)));
  assign y6 = {(((ctrl[0]?(ctrl[4]?s5:s4):$signed(u2)))>>>($unsigned((u7)-(5'sb00000))))>>(u6),{(((ctrl[0]?5'sb11111:s1))>>((u4)<(1'sb0)))<<($signed((s0)^~(s2))),(ctrl[4]?5'sb10100:((ctrl[4]?s2:2'sb11))-($signed(s6)))},6'sb001110};
  assign y7 = s7;
endmodule
