#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe92380 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe60320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xe67c80 .functor NOT 1, L_0xebdde0, C4<0>, C4<0>, C4<0>;
L_0xebdbc0 .functor XOR 2, L_0xebda60, L_0xebdb20, C4<00>, C4<00>;
L_0xebdcd0 .functor XOR 2, L_0xebdbc0, L_0xebdc30, C4<00>, C4<00>;
v0xeba540_0 .net *"_ivl_10", 1 0, L_0xebdc30;  1 drivers
v0xeba640_0 .net *"_ivl_12", 1 0, L_0xebdcd0;  1 drivers
v0xeba720_0 .net *"_ivl_2", 1 0, L_0xebd9c0;  1 drivers
v0xeba7e0_0 .net *"_ivl_4", 1 0, L_0xebda60;  1 drivers
v0xeba8c0_0 .net *"_ivl_6", 1 0, L_0xebdb20;  1 drivers
v0xeba9f0_0 .net *"_ivl_8", 1 0, L_0xebdbc0;  1 drivers
v0xebaad0_0 .net "a", 0 0, v0xeb84a0_0;  1 drivers
v0xebab70_0 .net "b", 0 0, v0xeb8540_0;  1 drivers
v0xebac10_0 .net "c", 0 0, v0xeb85e0_0;  1 drivers
v0xebacb0_0 .var "clk", 0 0;
v0xebad50_0 .net "d", 0 0, v0xeb8720_0;  1 drivers
v0xebadf0_0 .net "out_pos_dut", 0 0, L_0xebd830;  1 drivers
v0xebae90_0 .net "out_pos_ref", 0 0, L_0xebc4d0;  1 drivers
v0xebaf30_0 .net "out_sop_dut", 0 0, L_0xebce90;  1 drivers
v0xebafd0_0 .net "out_sop_ref", 0 0, L_0xe93890;  1 drivers
v0xebb070_0 .var/2u "stats1", 223 0;
v0xebb110_0 .var/2u "strobe", 0 0;
v0xebb2c0_0 .net "tb_match", 0 0, L_0xebdde0;  1 drivers
v0xebb390_0 .net "tb_mismatch", 0 0, L_0xe67c80;  1 drivers
v0xebb430_0 .net "wavedrom_enable", 0 0, v0xeb89f0_0;  1 drivers
v0xebb500_0 .net "wavedrom_title", 511 0, v0xeb8a90_0;  1 drivers
L_0xebd9c0 .concat [ 1 1 0 0], L_0xebc4d0, L_0xe93890;
L_0xebda60 .concat [ 1 1 0 0], L_0xebc4d0, L_0xe93890;
L_0xebdb20 .concat [ 1 1 0 0], L_0xebd830, L_0xebce90;
L_0xebdc30 .concat [ 1 1 0 0], L_0xebc4d0, L_0xe93890;
L_0xebdde0 .cmp/eeq 2, L_0xebd9c0, L_0xebdcd0;
S_0xe649b0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xe60320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe68060 .functor AND 1, v0xeb85e0_0, v0xeb8720_0, C4<1>, C4<1>;
L_0xe68440 .functor NOT 1, v0xeb84a0_0, C4<0>, C4<0>, C4<0>;
L_0xe68820 .functor NOT 1, v0xeb8540_0, C4<0>, C4<0>, C4<0>;
L_0xe68aa0 .functor AND 1, L_0xe68440, L_0xe68820, C4<1>, C4<1>;
L_0xe7fcf0 .functor AND 1, L_0xe68aa0, v0xeb85e0_0, C4<1>, C4<1>;
L_0xe93890 .functor OR 1, L_0xe68060, L_0xe7fcf0, C4<0>, C4<0>;
L_0xebb950 .functor NOT 1, v0xeb8540_0, C4<0>, C4<0>, C4<0>;
L_0xebb9c0 .functor OR 1, L_0xebb950, v0xeb8720_0, C4<0>, C4<0>;
L_0xebbad0 .functor AND 1, v0xeb85e0_0, L_0xebb9c0, C4<1>, C4<1>;
L_0xebbb90 .functor NOT 1, v0xeb84a0_0, C4<0>, C4<0>, C4<0>;
L_0xebbc60 .functor OR 1, L_0xebbb90, v0xeb8540_0, C4<0>, C4<0>;
L_0xebbcd0 .functor AND 1, L_0xebbad0, L_0xebbc60, C4<1>, C4<1>;
L_0xebbe50 .functor NOT 1, v0xeb8540_0, C4<0>, C4<0>, C4<0>;
L_0xebbec0 .functor OR 1, L_0xebbe50, v0xeb8720_0, C4<0>, C4<0>;
L_0xebbde0 .functor AND 1, v0xeb85e0_0, L_0xebbec0, C4<1>, C4<1>;
L_0xebc050 .functor NOT 1, v0xeb84a0_0, C4<0>, C4<0>, C4<0>;
L_0xebc150 .functor OR 1, L_0xebc050, v0xeb8720_0, C4<0>, C4<0>;
L_0xebc210 .functor AND 1, L_0xebbde0, L_0xebc150, C4<1>, C4<1>;
L_0xebc3c0 .functor XNOR 1, L_0xebbcd0, L_0xebc210, C4<0>, C4<0>;
v0xe675b0_0 .net *"_ivl_0", 0 0, L_0xe68060;  1 drivers
v0xe679b0_0 .net *"_ivl_12", 0 0, L_0xebb950;  1 drivers
v0xe67d90_0 .net *"_ivl_14", 0 0, L_0xebb9c0;  1 drivers
v0xe68170_0 .net *"_ivl_16", 0 0, L_0xebbad0;  1 drivers
v0xe68550_0 .net *"_ivl_18", 0 0, L_0xebbb90;  1 drivers
v0xe68930_0 .net *"_ivl_2", 0 0, L_0xe68440;  1 drivers
v0xe68bb0_0 .net *"_ivl_20", 0 0, L_0xebbc60;  1 drivers
v0xeb6a10_0 .net *"_ivl_24", 0 0, L_0xebbe50;  1 drivers
v0xeb6af0_0 .net *"_ivl_26", 0 0, L_0xebbec0;  1 drivers
v0xeb6bd0_0 .net *"_ivl_28", 0 0, L_0xebbde0;  1 drivers
v0xeb6cb0_0 .net *"_ivl_30", 0 0, L_0xebc050;  1 drivers
v0xeb6d90_0 .net *"_ivl_32", 0 0, L_0xebc150;  1 drivers
v0xeb6e70_0 .net *"_ivl_36", 0 0, L_0xebc3c0;  1 drivers
L_0x7fa34b3c5018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xeb6f30_0 .net *"_ivl_38", 0 0, L_0x7fa34b3c5018;  1 drivers
v0xeb7010_0 .net *"_ivl_4", 0 0, L_0xe68820;  1 drivers
v0xeb70f0_0 .net *"_ivl_6", 0 0, L_0xe68aa0;  1 drivers
v0xeb71d0_0 .net *"_ivl_8", 0 0, L_0xe7fcf0;  1 drivers
v0xeb72b0_0 .net "a", 0 0, v0xeb84a0_0;  alias, 1 drivers
v0xeb7370_0 .net "b", 0 0, v0xeb8540_0;  alias, 1 drivers
v0xeb7430_0 .net "c", 0 0, v0xeb85e0_0;  alias, 1 drivers
v0xeb74f0_0 .net "d", 0 0, v0xeb8720_0;  alias, 1 drivers
v0xeb75b0_0 .net "out_pos", 0 0, L_0xebc4d0;  alias, 1 drivers
v0xeb7670_0 .net "out_sop", 0 0, L_0xe93890;  alias, 1 drivers
v0xeb7730_0 .net "pos0", 0 0, L_0xebbcd0;  1 drivers
v0xeb77f0_0 .net "pos1", 0 0, L_0xebc210;  1 drivers
L_0xebc4d0 .functor MUXZ 1, L_0x7fa34b3c5018, L_0xebbcd0, L_0xebc3c0, C4<>;
S_0xeb7970 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xe60320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xeb84a0_0 .var "a", 0 0;
v0xeb8540_0 .var "b", 0 0;
v0xeb85e0_0 .var "c", 0 0;
v0xeb8680_0 .net "clk", 0 0, v0xebacb0_0;  1 drivers
v0xeb8720_0 .var "d", 0 0;
v0xeb8810_0 .var/2u "fail", 0 0;
v0xeb88b0_0 .var/2u "fail1", 0 0;
v0xeb8950_0 .net "tb_match", 0 0, L_0xebdde0;  alias, 1 drivers
v0xeb89f0_0 .var "wavedrom_enable", 0 0;
v0xeb8a90_0 .var "wavedrom_title", 511 0;
E_0xe73620/0 .event negedge, v0xeb8680_0;
E_0xe73620/1 .event posedge, v0xeb8680_0;
E_0xe73620 .event/or E_0xe73620/0, E_0xe73620/1;
S_0xeb7ca0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xeb7970;
 .timescale -12 -12;
v0xeb7ee0_0 .var/2s "i", 31 0;
E_0xe734c0 .event posedge, v0xeb8680_0;
S_0xeb7fe0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xeb7970;
 .timescale -12 -12;
v0xeb81e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xeb82c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xeb7970;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xeb8c70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xe60320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xebc680 .functor AND 1, v0xeb85e0_0, v0xeb8720_0, C4<1>, C4<1>;
L_0xebc930 .functor NOT 1, v0xeb84a0_0, C4<0>, C4<0>, C4<0>;
L_0xebc9c0 .functor NOT 1, v0xeb8540_0, C4<0>, C4<0>, C4<0>;
L_0xebcb40 .functor AND 1, L_0xebc930, L_0xebc9c0, C4<1>, C4<1>;
L_0xebcc80 .functor AND 1, L_0xebcb40, v0xeb85e0_0, C4<1>, C4<1>;
L_0xebcd40 .functor OR 1, L_0xebc680, L_0xebcc80, C4<0>, C4<0>;
L_0xebce90 .functor BUFZ 1, L_0xebcd40, C4<0>, C4<0>, C4<0>;
L_0xebcfa0 .functor NOT 1, v0xeb8540_0, C4<0>, C4<0>, C4<0>;
L_0xebd060 .functor OR 1, L_0xebcfa0, v0xeb8720_0, C4<0>, C4<0>;
L_0xebd120 .functor AND 1, v0xeb85e0_0, L_0xebd060, C4<1>, C4<1>;
L_0xebd240 .functor NOT 1, v0xeb84a0_0, C4<0>, C4<0>, C4<0>;
L_0xebd3c0 .functor AND 1, L_0xebd240, v0xeb8720_0, C4<1>, C4<1>;
L_0xebd4a0 .functor NOT 1, v0xeb84a0_0, C4<0>, C4<0>, C4<0>;
L_0xebd510 .functor AND 1, L_0xebd4a0, v0xeb8540_0, C4<1>, C4<1>;
L_0xebd430 .functor OR 1, L_0xebd3c0, L_0xebd510, C4<0>, C4<0>;
v0xeb8e30_0 .net *"_ivl_14", 0 0, L_0xebcfa0;  1 drivers
v0xeb8f10_0 .net *"_ivl_16", 0 0, L_0xebd060;  1 drivers
v0xeb8ff0_0 .net *"_ivl_2", 0 0, L_0xebc930;  1 drivers
v0xeb90e0_0 .net *"_ivl_20", 0 0, L_0xebd240;  1 drivers
v0xeb91c0_0 .net *"_ivl_22", 0 0, L_0xebd3c0;  1 drivers
v0xeb92f0_0 .net *"_ivl_24", 0 0, L_0xebd4a0;  1 drivers
v0xeb93d0_0 .net *"_ivl_26", 0 0, L_0xebd510;  1 drivers
v0xeb94b0_0 .net *"_ivl_30", 0 0, L_0xebd6f0;  1 drivers
L_0x7fa34b3c5060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xeb9570_0 .net *"_ivl_32", 0 0, L_0x7fa34b3c5060;  1 drivers
v0xeb96e0_0 .net *"_ivl_4", 0 0, L_0xebc9c0;  1 drivers
v0xeb97c0_0 .net *"_ivl_6", 0 0, L_0xebcb40;  1 drivers
v0xeb98a0_0 .net "a", 0 0, v0xeb84a0_0;  alias, 1 drivers
v0xeb9940_0 .net "b", 0 0, v0xeb8540_0;  alias, 1 drivers
v0xeb9a30_0 .net "c", 0 0, v0xeb85e0_0;  alias, 1 drivers
v0xeb9b20_0 .net "d", 0 0, v0xeb8720_0;  alias, 1 drivers
v0xeb9c10_0 .net "out_pos", 0 0, L_0xebd830;  alias, 1 drivers
v0xeb9cd0_0 .net "out_sop", 0 0, L_0xebce90;  alias, 1 drivers
v0xeb9ea0_0 .net "pos0", 0 0, L_0xebd120;  1 drivers
v0xeb9f60_0 .net "pos1", 0 0, L_0xebd430;  1 drivers
v0xeba020_0 .net "sop0", 0 0, L_0xebc680;  1 drivers
v0xeba0e0_0 .net "sop1", 0 0, L_0xebcc80;  1 drivers
v0xeba1a0_0 .net "sop2", 0 0, L_0xebcd40;  1 drivers
L_0xebd6f0 .cmp/eeq 1, L_0xebd120, L_0xebd430;
L_0xebd830 .functor MUXZ 1, L_0x7fa34b3c5060, L_0xebd120, L_0xebd6f0, C4<>;
S_0xeba320 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xe60320;
 .timescale -12 -12;
E_0xe5c9f0 .event anyedge, v0xebb110_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xebb110_0;
    %nor/r;
    %assign/vec4 v0xebb110_0, 0;
    %wait E_0xe5c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xeb7970;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xeb8810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xeb88b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xeb7970;
T_4 ;
    %wait E_0xe73620;
    %load/vec4 v0xeb8950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xeb8810_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xeb7970;
T_5 ;
    %wait E_0xe734c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeb8720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb85e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb8540_0, 0;
    %assign/vec4 v0xeb84a0_0, 0;
    %wait E_0xe734c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeb8720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb85e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb8540_0, 0;
    %assign/vec4 v0xeb84a0_0, 0;
    %wait E_0xe734c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeb8720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb85e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb8540_0, 0;
    %assign/vec4 v0xeb84a0_0, 0;
    %wait E_0xe734c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeb8720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb85e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb8540_0, 0;
    %assign/vec4 v0xeb84a0_0, 0;
    %wait E_0xe734c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeb8720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb85e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb8540_0, 0;
    %assign/vec4 v0xeb84a0_0, 0;
    %wait E_0xe734c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeb8720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb85e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb8540_0, 0;
    %assign/vec4 v0xeb84a0_0, 0;
    %wait E_0xe734c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeb8720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb85e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb8540_0, 0;
    %assign/vec4 v0xeb84a0_0, 0;
    %wait E_0xe734c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeb8720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb85e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb8540_0, 0;
    %assign/vec4 v0xeb84a0_0, 0;
    %wait E_0xe734c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeb8720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb85e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb8540_0, 0;
    %assign/vec4 v0xeb84a0_0, 0;
    %wait E_0xe734c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeb8720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb85e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb8540_0, 0;
    %assign/vec4 v0xeb84a0_0, 0;
    %wait E_0xe734c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeb8720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb85e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb8540_0, 0;
    %assign/vec4 v0xeb84a0_0, 0;
    %wait E_0xe734c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeb8720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb85e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb8540_0, 0;
    %assign/vec4 v0xeb84a0_0, 0;
    %wait E_0xe734c0;
    %load/vec4 v0xeb8810_0;
    %store/vec4 v0xeb88b0_0, 0, 1;
    %fork t_1, S_0xeb7ca0;
    %jmp t_0;
    .scope S_0xeb7ca0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xeb7ee0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xeb7ee0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xe734c0;
    %load/vec4 v0xeb7ee0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xeb8720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb85e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb8540_0, 0;
    %assign/vec4 v0xeb84a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xeb7ee0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xeb7ee0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xeb7970;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe73620;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xeb8720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb85e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb8540_0, 0;
    %assign/vec4 v0xeb84a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xeb8810_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xeb88b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xe60320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xebacb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xebb110_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xe60320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xebacb0_0;
    %inv;
    %store/vec4 v0xebacb0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xe60320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xeb8680_0, v0xebb390_0, v0xebaad0_0, v0xebab70_0, v0xebac10_0, v0xebad50_0, v0xebafd0_0, v0xebaf30_0, v0xebae90_0, v0xebadf0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xe60320;
T_9 ;
    %load/vec4 v0xebb070_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xebb070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xebb070_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xebb070_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xebb070_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xebb070_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xebb070_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xebb070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xebb070_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xebb070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xe60320;
T_10 ;
    %wait E_0xe73620;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xebb070_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xebb070_0, 4, 32;
    %load/vec4 v0xebb2c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xebb070_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xebb070_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xebb070_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xebb070_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xebafd0_0;
    %load/vec4 v0xebafd0_0;
    %load/vec4 v0xebaf30_0;
    %xor;
    %load/vec4 v0xebafd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xebb070_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xebb070_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xebb070_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xebb070_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xebae90_0;
    %load/vec4 v0xebae90_0;
    %load/vec4 v0xebadf0_0;
    %xor;
    %load/vec4 v0xebae90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xebb070_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xebb070_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xebb070_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xebb070_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/machine/ece241_2013_q2/iter9/response0/top_module.sv";
