{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701820409235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701820409235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 17:53:29 2023 " "Processing started: Tue Dec  5 17:53:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701820409235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820409235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TwoFuncCalculator -c TwoFuncCalculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off TwoFuncCalculator -c TwoFuncCalculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820409235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701820409523 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701820409523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axm2604/desktop/term project/edgedetect/edgedetect.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axm2604/desktop/term project/edgedetect/edgedetect.v" { { "Info" "ISGN_ENTITY_NAME" "1 EdgeDetect " "Found entity 1: EdgeDetect" {  } { { "../EdgeDetect/EdgeDetect.v" "" { Text "C:/Users/axm2604/Desktop/Term Project/EdgeDetect/EdgeDetect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701820415667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820415667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axm2604/desktop/term project/control unit/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axm2604/desktop/term project/control unit/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "../Control Unit/Control_Unit.v" "" { Text "C:/Users/axm2604/Desktop/Term Project/Control Unit/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701820415668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820415668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axm2604/desktop/lab5/part 1/lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axm2604/desktop/lab5/part 1/lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5 " "Found entity 1: Lab5" {  } { { "../../Lab5/Part 1/Lab5.v" "" { Text "C:/Users/axm2604/Desktop/Lab5/Part 1/Lab5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701820415670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820415670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axm2604/desktop/lab6/part 2/addersubtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axm2604/desktop/lab6/part 2/addersubtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtractor " "Found entity 1: AdderSubtractor" {  } { { "../../Lab6/Part 2/AdderSubtractor.v" "" { Text "C:/Users/axm2604/Desktop/Lab6/Part 2/AdderSubtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701820415671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820415671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axm2604/desktop/lab6/part 1/fulladderbehave.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axm2604/desktop/lab6/part 1/fulladderbehave.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdderBehave " "Found entity 1: FullAdderBehave" {  } { { "../../Lab6/Part 1/FullAdderBehave.v" "" { Text "C:/Users/axm2604/Desktop/Lab6/Part 1/FullAdderBehave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701820415672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820415672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axm2604/desktop/lab8/twofunctionau/twofunctionau.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axm2604/desktop/lab8/twofunctionau/twofunctionau.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwoFunctionAU " "Found entity 1: TwoFunctionAU" {  } { { "../../Lab8/TwoFunctionAU/TwoFunctionAU.v" "" { Text "C:/Users/axm2604/Desktop/Lab8/TwoFunctionAU/TwoFunctionAU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701820415674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820415674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axm2604/desktop/lab8/nbitregister/nbitregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axm2604/desktop/lab8/nbitregister/nbitregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 NBitRegister " "Found entity 1: NBitRegister" {  } { { "../../Lab8/NBitRegister/NBitRegister.v" "" { Text "C:/Users/axm2604/Desktop/Lab8/NBitRegister/NBitRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701820415675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820415675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axm2604/desktop/lab10/twosign/twosign.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axm2604/desktop/lab10/twosign/twosign.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoSIGN " "Found entity 1: twoSIGN" {  } { { "../../Lab10/twoSIGN/twoSIGN.v" "" { Text "C:/Users/axm2604/Desktop/Lab10/twoSIGN/twoSIGN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701820415676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820415676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axm2604/desktop/lab10/shift_reg/shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axm2604/desktop/lab10/shift_reg/shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "../../Lab10/shift_reg/shift_reg.v" "" { Text "C:/Users/axm2604/Desktop/Lab10/shift_reg/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701820415678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820415678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axm2604/desktop/lab10/keypad_input/keypad_input.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axm2604/desktop/lab10/keypad_input/keypad_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_input " "Found entity 1: keypad_input" {  } { { "../../Lab10/keypad_input/keypad_input.v" "" { Text "C:/Users/axm2604/Desktop/Lab10/keypad_input/keypad_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701820415679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820415679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axm2604/desktop/lab10/keypad_fsm/keypad_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axm2604/desktop/lab10/keypad_fsm/keypad_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "../../Lab10/keypad_fsm/keypad_fsm.v" "" { Text "C:/Users/axm2604/Desktop/Lab10/keypad_fsm/keypad_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701820415680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820415680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axm2604/desktop/lab10/keypad_decoder/keypad_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axm2604/desktop/lab10/keypad_decoder/keypad_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "../../Lab10/keypad_decoder/keypad_decoder.v" "" { Text "C:/Users/axm2604/Desktop/Lab10/keypad_decoder/keypad_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701820415681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820415681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axm2604/desktop/lab10/keypad_base/keypad_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axm2604/desktop/lab10/keypad_base/keypad_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "../../Lab10/keypad_base/keypad_base.v" "" { Text "C:/Users/axm2604/Desktop/Lab10/keypad_base/keypad_base.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701820415683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820415683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axm2604/desktop/lab10/inputunit/inputunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axm2604/desktop/lab10/inputunit/inputunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 InputUnit " "Found entity 1: InputUnit" {  } { { "../../Lab10/InputUnit/InputUnit.v" "" { Text "C:/Users/axm2604/Desktop/Lab10/InputUnit/InputUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701820415684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820415684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axm2604/desktop/lab10/halfadder/halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axm2604/desktop/lab10/halfadder/halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../../Lab10/HalfAdder/HalfAdder.v" "" { Text "C:/Users/axm2604/Desktop/Lab10/HalfAdder/HalfAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701820415685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820415685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axm2604/desktop/lab10/clock_div/clock_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axm2604/desktop/lab10/clock_div/clock_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "../../Lab10/clock_div/clock_div.v" "" { Text "C:/Users/axm2604/Desktop/Lab10/clock_div/clock_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701820415687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820415687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axm2604/desktop/lab10/bcd2binarysm/bcd2binarysm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axm2604/desktop/lab10/bcd2binarysm/bcd2binarysm.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD2BinarySM " "Found entity 1: BCD2BinarySM" {  } { { "../../Lab10/BCD2BinarySM/BCD2BinarySM.v" "" { Text "C:/Users/axm2604/Desktop/Lab10/BCD2BinarySM/BCD2BinarySM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701820415688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820415688 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/axm2604/Desktop/Lab 9/twoSIGN/twoSIGN.v C:/Users/axm2604/Desktop/Lab10/twoSIGN/twoSIGN.v " "File \"C:/Users/axm2604/Desktop/Lab 9/twoSIGN/twoSIGN.v\" is a duplicate of already analyzed file \"C:/Users/axm2604/Desktop/Lab10/twoSIGN/twoSIGN.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701820415689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axm2604/desktop/lab 9/twosign/twosign.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/axm2604/desktop/lab 9/twosign/twosign.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820415689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axm2604/desktop/lab 9/sign2seven/sign2seven.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axm2604/desktop/lab 9/sign2seven/sign2seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign2seven " "Found entity 1: sign2seven" {  } { { "../../Lab 9/sign2seven/sign2seven.v" "" { Text "C:/Users/axm2604/Desktop/Lab 9/sign2seven/sign2seven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701820415690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820415690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axm2604/desktop/lab 9/outputunit/outputunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axm2604/desktop/lab 9/outputunit/outputunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputUnit " "Found entity 1: OutputUnit" {  } { { "../../Lab 9/OutputUnit/OutputUnit.v" "" { Text "C:/Users/axm2604/Desktop/Lab 9/OutputUnit/OutputUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701820415691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820415691 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/axm2604/Desktop/Lab 9/HalfAdder/HalfAdder.v C:/Users/axm2604/Desktop/Lab10/HalfAdder/HalfAdder.v " "File \"C:/Users/axm2604/Desktop/Lab 9/HalfAdder/HalfAdder.v\" is a duplicate of already analyzed file \"C:/Users/axm2604/Desktop/Lab10/HalfAdder/HalfAdder.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701820415692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axm2604/desktop/lab 9/halfadder/halfadder.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/axm2604/desktop/lab 9/halfadder/halfadder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820415693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axm2604/desktop/lab 9/binary2bcd/binary2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axm2604/desktop/lab 9/binary2bcd/binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2bcd " "Found entity 1: binary2bcd" {  } { { "../../Lab 9/binary2bcd/binary2bcd.v" "" { Text "C:/Users/axm2604/Desktop/Lab 9/binary2bcd/binary2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701820415694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820415694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axm2604/desktop/lab 9/bcd2seven/bcd2seven.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axm2604/desktop/lab 9/bcd2seven/bcd2seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2seven " "Found entity 1: bcd2seven" {  } { { "../../Lab 9/bcd2seven/bcd2seven.v" "" { Text "C:/Users/axm2604/Desktop/Lab 9/bcd2seven/bcd2seven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701820415695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820415695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axm2604/desktop/lab 9/add3/add3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axm2604/desktop/lab 9/add3/add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "../../Lab 9/add3/add3.v" "" { Text "C:/Users/axm2604/Desktop/Lab 9/add3/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701820415696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820415696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/demux.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeMux " "Found entity 1: DeMux" {  } { { "output_files/DeMux.v" "" { Text "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/output_files/DeMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701820415697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820415697 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "Mux.v" "" { Text "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1701820415699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701820415699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820415699 ""}
{ "Warning" "WSGN_SEARCH_FILE" "twofunccalculator.v 1 1 " "Using design file twofunccalculator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TwoFuncCalculator " "Found entity 1: TwoFuncCalculator" {  } { { "twofunccalculator.v" "" { Text "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/twofunccalculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701820415756 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701820415756 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TwoFuncCalculator " "Elaborating entity \"TwoFuncCalculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701820415758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputUnit InputUnit:InputUnit_inst " "Elaborating entity \"InputUnit\" for hierarchy \"InputUnit:InputUnit_inst\"" {  } { { "twofunccalculator.v" "InputUnit_inst" { Text "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/twofunccalculator.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820415759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_input InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst " "Elaborating entity \"keypad_input\" for hierarchy \"InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\"" {  } { { "../../Lab10/InputUnit/InputUnit.v" "keypad_input_inst" { Text "C:/Users/axm2604/Desktop/Lab10/InputUnit/InputUnit.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820415760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_base InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base " "Elaborating entity \"keypad_base\" for hierarchy \"InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\"" {  } { { "../../Lab10/keypad_input/keypad_input.v" "keypad_base" { Text "C:/Users/axm2604/Desktop/Lab10/keypad_input/keypad_input.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820415761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider " "Elaborating entity \"clock_div\" for hierarchy \"InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\"" {  } { { "../../Lab10/keypad_base/keypad_base.v" "keypad_clock_divider" { Text "C:/Users/axm2604/Desktop/Lab10/keypad_base/keypad_base.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820415762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_fsm InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm " "Elaborating entity \"keypad_fsm\" for hierarchy \"InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm\"" {  } { { "../../Lab10/keypad_base/keypad_base.v" "keypad_fsm" { Text "C:/Users/axm2604/Desktop/Lab10/keypad_base/keypad_base.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820415763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_decoder InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder " "Elaborating entity \"keypad_decoder\" for hierarchy \"InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\"" {  } { { "../../Lab10/keypad_base/keypad_base.v" "keypad_key_decoder" { Text "C:/Users/axm2604/Desktop/Lab10/keypad_base/keypad_base.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820415764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|shift_reg:shift_reg " "Elaborating entity \"shift_reg\" for hierarchy \"InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|shift_reg:shift_reg\"" {  } { { "../../Lab10/keypad_input/keypad_input.v" "shift_reg" { Text "C:/Users/axm2604/Desktop/Lab10/keypad_input/keypad_input.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820415765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2BinarySM InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM_inst " "Elaborating entity \"BCD2BinarySM\" for hierarchy \"InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM_inst\"" {  } { { "../../Lab10/InputUnit/InputUnit.v" "BCD2BinarySM_inst" { Text "C:/Users/axm2604/Desktop/Lab10/InputUnit/InputUnit.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820415766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoSIGN InputUnit:InputUnit_inst\|twoSIGN:twoSIGN_inst " "Elaborating entity \"twoSIGN\" for hierarchy \"InputUnit:InputUnit_inst\|twoSIGN:twoSIGN_inst\"" {  } { { "../../Lab10/InputUnit/InputUnit.v" "twoSIGN_inst" { Text "C:/Users/axm2604/Desktop/Lab10/InputUnit/InputUnit.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820415767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder InputUnit:InputUnit_inst\|twoSIGN:twoSIGN_inst\|HalfAdder:twosFor\[0\].HalfAdder_inst " "Elaborating entity \"HalfAdder\" for hierarchy \"InputUnit:InputUnit_inst\|twoSIGN:twoSIGN_inst\|HalfAdder:twosFor\[0\].HalfAdder_inst\"" {  } { { "../../Lab10/twoSIGN/twoSIGN.v" "twosFor\[0\].HalfAdder_inst" { Text "C:/Users/axm2604/Desktop/Lab10/twoSIGN/twoSIGN.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820415768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:Control_Unit_inst " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:Control_Unit_inst\"" {  } { { "twofunccalculator.v" "Control_Unit_inst" { Text "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/twofunccalculator.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820415772 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AddSub Control_Unit.v(39) " "Verilog HDL Always Construct warning at Control_Unit.v(39): inferring latch(es) for variable \"AddSub\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit/Control_Unit.v" "" { Text "C:/Users/axm2604/Desktop/Term Project/Control Unit/Control_Unit.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701820415773 "|TwoFuncCalculator|Control_Unit:Control_Unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddSub Control_Unit.v(39) " "Inferred latch for \"AddSub\" at Control_Unit.v(39)" {  } { { "../Control Unit/Control_Unit.v" "" { Text "C:/Users/axm2604/Desktop/Term Project/Control Unit/Control_Unit.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820415774 "|TwoFuncCalculator|Control_Unit:Control_Unit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst " "Elaborating entity \"clock_div\" for hierarchy \"Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst\"" {  } { { "../Control Unit/Control_Unit.v" "clock_div_inst" { Text "C:/Users/axm2604/Desktop/Term Project/Control Unit/Control_Unit.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820415781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EdgeDetect Control_Unit:Control_Unit_inst\|EdgeDetect:edge_detect_inst " "Elaborating entity \"EdgeDetect\" for hierarchy \"Control_Unit:Control_Unit_inst\|EdgeDetect:edge_detect_inst\"" {  } { { "../Control Unit/Control_Unit.v" "edge_detect_inst" { Text "C:/Users/axm2604/Desktop/Term Project/Control Unit/Control_Unit.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820415782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoFunctionAU TwoFunctionAU:TwoFunctionAU_inst " "Elaborating entity \"TwoFunctionAU\" for hierarchy \"TwoFunctionAU:TwoFunctionAU_inst\"" {  } { { "twofunccalculator.v" "TwoFunctionAU_inst" { Text "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/twofunccalculator.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820415783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NBitRegister TwoFunctionAU:TwoFunctionAU_inst\|NBitRegister:RegA " "Elaborating entity \"NBitRegister\" for hierarchy \"TwoFunctionAU:TwoFunctionAU_inst\|NBitRegister:RegA\"" {  } { { "../../Lab8/TwoFunctionAU/TwoFunctionAU.v" "RegA" { Text "C:/Users/axm2604/Desktop/Lab8/TwoFunctionAU/TwoFunctionAU.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820415785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NBitRegister TwoFunctionAU:TwoFunctionAU_inst\|NBitRegister:RegCC " "Elaborating entity \"NBitRegister\" for hierarchy \"TwoFunctionAU:TwoFunctionAU_inst\|NBitRegister:RegCC\"" {  } { { "../../Lab8/TwoFunctionAU/TwoFunctionAU.v" "RegCC" { Text "C:/Users/axm2604/Desktop/Lab8/TwoFunctionAU/TwoFunctionAU.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820415786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtractor TwoFunctionAU:TwoFunctionAU_inst\|AdderSubtractor:Calculator " "Elaborating entity \"AdderSubtractor\" for hierarchy \"TwoFunctionAU:TwoFunctionAU_inst\|AdderSubtractor:Calculator\"" {  } { { "../../Lab8/TwoFunctionAU/TwoFunctionAU.v" "Calculator" { Text "C:/Users/axm2604/Desktop/Lab8/TwoFunctionAU/TwoFunctionAU.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820415787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdderBehave TwoFunctionAU:TwoFunctionAU_inst\|AdderSubtractor:Calculator\|FullAdderBehave:s0 " "Elaborating entity \"FullAdderBehave\" for hierarchy \"TwoFunctionAU:TwoFunctionAU_inst\|AdderSubtractor:Calculator\|FullAdderBehave:s0\"" {  } { { "../../Lab6/Part 2/AdderSubtractor.v" "s0" { Text "C:/Users/axm2604/Desktop/Lab6/Part 2/AdderSubtractor.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820415788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:Mux_inst " "Elaborating entity \"Mux\" for hierarchy \"Mux:Mux_inst\"" {  } { { "twofunccalculator.v" "Mux_inst" { Text "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/twofunccalculator.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820415792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputUnit OutputUnit:OutputUnit_inst " "Elaborating entity \"OutputUnit\" for hierarchy \"OutputUnit:OutputUnit_inst\"" {  } { { "twofunccalculator.v" "OutputUnit_inst" { Text "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/twofunccalculator.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820415793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2bcd OutputUnit:OutputUnit_inst\|binary2bcd:mod2 " "Elaborating entity \"binary2bcd\" for hierarchy \"OutputUnit:OutputUnit_inst\|binary2bcd:mod2\"" {  } { { "../../Lab 9/OutputUnit/OutputUnit.v" "mod2" { Text "C:/Users/axm2604/Desktop/Lab 9/OutputUnit/OutputUnit.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820415797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 OutputUnit:OutputUnit_inst\|binary2bcd:mod2\|add3:m1 " "Elaborating entity \"add3\" for hierarchy \"OutputUnit:OutputUnit_inst\|binary2bcd:mod2\|add3:m1\"" {  } { { "../../Lab 9/binary2bcd/binary2bcd.v" "m1" { Text "C:/Users/axm2604/Desktop/Lab 9/binary2bcd/binary2bcd.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820415798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2seven OutputUnit:OutputUnit_inst\|bcd2seven:display1 " "Elaborating entity \"bcd2seven\" for hierarchy \"OutputUnit:OutputUnit_inst\|bcd2seven:display1\"" {  } { { "../../Lab 9/OutputUnit/OutputUnit.v" "display1" { Text "C:/Users/axm2604/Desktop/Lab 9/OutputUnit/OutputUnit.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820415802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign2seven OutputUnit:OutputUnit_inst\|sign2seven:display4 " "Elaborating entity \"sign2seven\" for hierarchy \"OutputUnit:OutputUnit_inst\|sign2seven:display4\"" {  } { { "../../Lab 9/OutputUnit/OutputUnit.v" "display4" { Text "C:/Users/axm2604/Desktop/Lab 9/OutputUnit/OutputUnit.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820415804 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0 " "Found clock multiplexer InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0" {  } { { "../../Lab10/keypad_decoder/keypad_decoder.v" "" { Text "C:/Users/axm2604/Desktop/Lab10/keypad_decoder/keypad_decoder.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1701820416075 "|TwoFuncCalculator|InputUnit:InputUnit_inst|keypad_input:keypad_input_inst|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|WideOr4~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Control_Unit:Control_Unit_inst\|WideOr2~0 " "Found clock multiplexer Control_Unit:Control_Unit_inst\|WideOr2~0" {  } { { "../Control Unit/Control_Unit.v" "" { Text "C:/Users/axm2604/Desktop/Term Project/Control Unit/Control_Unit.v" 80 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1701820416075 "|TwoFuncCalculator|Control_Unit:Control_Unit_inst|WideOr2~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Control_Unit:Control_Unit_inst\|WideOr1~0 " "Found clock multiplexer Control_Unit:Control_Unit_inst\|WideOr1~0" {  } { { "../Control Unit/Control_Unit.v" "" { Text "C:/Users/axm2604/Desktop/Term Project/Control Unit/Control_Unit.v" 80 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1701820416075 "|TwoFuncCalculator|Control_Unit:Control_Unit_inst|WideOr1~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1701820416075 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM_inst\|Mult0\"" {  } { { "../../Lab10/BCD2BinarySM/BCD2BinarySM.v" "Mult0" { Text "C:/Users/axm2604/Desktop/Lab10/BCD2BinarySM/BCD2BinarySM.v" 6 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701820416098 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701820416098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "../../Lab10/BCD2BinarySM/BCD2BinarySM.v" "" { Text "C:/Users/axm2604/Desktop/Lab10/BCD2BinarySM/BCD2BinarySM.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820416131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701820416131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701820416131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701820416131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701820416131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701820416131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701820416131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701820416131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701820416131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701820416131 ""}  } { { "../../Lab10/BCD2BinarySM/BCD2BinarySM.v" "" { Text "C:/Users/axm2604/Desktop/Lab10/BCD2BinarySM/BCD2BinarySM.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701820416131 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../../Lab10/BCD2BinarySM/BCD2BinarySM.v" "" { Text "C:/Users/axm2604/Desktop/Lab10/BCD2BinarySM/BCD2BinarySM.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820416156 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../../Lab10/BCD2BinarySM/BCD2BinarySM.v" "" { Text "C:/Users/axm2604/Desktop/Lab10/BCD2BinarySM/BCD2BinarySM.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820416170 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"InputUnit:InputUnit_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../../Lab10/BCD2BinarySM/BCD2BinarySM.v" "" { Text "C:/Users/axm2604/Desktop/Lab10/BCD2BinarySM/BCD2BinarySM.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820416182 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701820416306 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "twofunccalculator.v" "" { Text "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/twofunccalculator.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701820416400 "|TwoFuncCalculator|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "twofunccalculator.v" "" { Text "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/twofunccalculator.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701820416400 "|TwoFuncCalculator|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "twofunccalculator.v" "" { Text "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/twofunccalculator.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701820416400 "|TwoFuncCalculator|HEX2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701820416400 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701820416451 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701820416867 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701820416994 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701820416994 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clearentry " "No output dependent on input pin \"clearentry\"" {  } { { "twofunccalculator.v" "" { Text "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/twofunccalculator.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701820417041 "|TwoFuncCalculator|clearentry"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701820417041 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "394 " "Implemented 394 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701820417041 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701820417041 ""} { "Info" "ICUT_CUT_TM_LCELLS" "349 " "Implemented 349 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701820417041 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701820417041 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701820417064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 17:53:37 2023 " "Processing ended: Tue Dec  5 17:53:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701820417064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701820417064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701820417064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701820417064 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701820418157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701820418157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 17:53:37 2023 " "Processing started: Tue Dec  5 17:53:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701820418157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701820418157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TwoFuncCalculator -c TwoFuncCalculator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TwoFuncCalculator -c TwoFuncCalculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701820418157 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701820418230 ""}
{ "Info" "0" "" "Project  = TwoFuncCalculator" {  } {  } 0 0 "Project  = TwoFuncCalculator" 0 0 "Fitter" 0 0 1701820418230 ""}
{ "Info" "0" "" "Revision = TwoFuncCalculator" {  } {  } 0 0 "Revision = TwoFuncCalculator" 0 0 "Fitter" 0 0 1701820418230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701820418295 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701820418296 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TwoFuncCalculator 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"TwoFuncCalculator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701820418305 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701820418333 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701820418333 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701820418492 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701820418497 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701820418595 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701820418595 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701820418595 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701820418595 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701820418595 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701820418595 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701820418595 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701820418595 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701820418595 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701820418595 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701820418595 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701820418595 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701820418595 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701820418595 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/" { { 0 { 0 ""} 0 793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701820418597 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/" { { 0 { 0 ""} 0 795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701820418597 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/" { { 0 { 0 ""} 0 797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701820418597 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/" { { 0 { 0 ""} 0 799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701820418597 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/" { { 0 { 0 ""} 0 801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701820418597 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/" { { 0 { 0 ""} 0 803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701820418597 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/" { { 0 { 0 ""} 0 805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701820418597 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/" { { 0 { 0 ""} 0 807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701820418597 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701820418597 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701820418598 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701820418598 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701820418598 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701820418598 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701820418599 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 45 " "No exact pin location assignment(s) for 1 pins of 45 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701820418900 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701820419284 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TwoFuncCalculator.sdc " "Synopsys Design Constraints File file not found: 'TwoFuncCalculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701820419284 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701820419284 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701820419288 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701820419289 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701820419289 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701820419312 ""}  } { { "twofunccalculator.v" "" { Text "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/twofunccalculator.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/" { { 0 { 0 ""} 0 787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701820419312 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|valid  " "Automatically promoted node InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701820419312 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Unit:Control_Unit_inst\|EdgeDetect:edge_detect_inst\|in_delay " "Destination node Control_Unit:Control_Unit_inst\|EdgeDetect:edge_detect_inst\|in_delay" {  } { { "../EdgeDetect/EdgeDetect.v" "" { Text "C:/Users/axm2604/Desktop/Term Project/EdgeDetect/EdgeDetect.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701820419312 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Unit:Control_Unit_inst\|EdgeDetect:edge_detect_inst\|out " "Destination node Control_Unit:Control_Unit_inst\|EdgeDetect:edge_detect_inst\|out" {  } { { "../EdgeDetect/EdgeDetect.v" "" { Text "C:/Users/axm2604/Desktop/Term Project/EdgeDetect/EdgeDetect.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701820419312 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Unit:Control_Unit_inst\|Mux2~0 " "Destination node Control_Unit:Control_Unit_inst\|Mux2~0" {  } { { "../Control Unit/Control_Unit.v" "" { Text "C:/Users/axm2604/Desktop/Term Project/Control Unit/Control_Unit.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701820419312 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701820419312 ""}  } { { "../../Lab10/keypad_base/keypad_base.v" "" { Text "C:/Users/axm2604/Desktop/Lab10/keypad_base/keypad_base.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701820419312 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Control_Unit:Control_Unit_inst\|WideOr1  " "Automatically promoted node Control_Unit:Control_Unit_inst\|WideOr1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701820419312 ""}  } { { "../Control Unit/Control_Unit.v" "" { Text "C:/Users/axm2604/Desktop/Term Project/Control Unit/Control_Unit.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701820419312 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Control_Unit:Control_Unit_inst\|WideOr2  " "Automatically promoted node Control_Unit:Control_Unit_inst\|WideOr2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701820419312 ""}  } { { "../Control Unit/Control_Unit.v" "" { Text "C:/Users/axm2604/Desktop/Term Project/Control Unit/Control_Unit.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701820419312 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst\|clk_track  " "Automatically promoted node Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst\|clk_track " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701820419312 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Unit:Control_Unit_inst\|state\[1\] " "Destination node Control_Unit:Control_Unit_inst\|state\[1\]" {  } { { "../Control Unit/Control_Unit.v" "" { Text "C:/Users/axm2604/Desktop/Term Project/Control Unit/Control_Unit.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701820419312 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Unit:Control_Unit_inst\|state\[2\] " "Destination node Control_Unit:Control_Unit_inst\|state\[2\]" {  } { { "../Control Unit/Control_Unit.v" "" { Text "C:/Users/axm2604/Desktop/Term Project/Control Unit/Control_Unit.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701820419312 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst\|clk_track~0 " "Destination node Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst\|clk_track~0" {  } { { "../../Lab10/clock_div/clock_div.v" "" { Text "C:/Users/axm2604/Desktop/Lab10/clock_div/clock_div.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701820419312 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701820419312 ""}  } { { "../../Lab10/clock_div/clock_div.v" "" { Text "C:/Users/axm2604/Desktop/Lab10/clock_div/clock_div.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701820419312 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701820419634 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701820419634 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701820419634 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701820419635 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701820419636 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701820419636 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701820419636 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701820419637 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701820419637 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701820419638 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701820419638 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1701820419658 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1701820419658 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1701820419658 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701820419660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701820419660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701820419660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 7 41 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701820419660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 2 46 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701820419660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701820419660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 13 47 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701820419660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 22 30 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 22 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701820419660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701820419660 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1701820419660 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1701820419660 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701820419748 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701820419752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701820420957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701820421075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701820421095 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701820423062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701820423062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701820423491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701820424804 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701820424804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701820426026 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701820426026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701820426029 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701820426184 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701820426192 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701820426489 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701820426489 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701820426899 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701820427737 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/output_files/TwoFuncCalculator.fit.smsg " "Generated suppressed messages file C:/Users/axm2604/Desktop/Term Project/TwoFuncCalculator/output_files/TwoFuncCalculator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701820428101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5644 " "Peak virtual memory: 5644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701820428468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 17:53:48 2023 " "Processing ended: Tue Dec  5 17:53:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701820428468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701820428468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701820428468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701820428468 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701820429440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701820429440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 17:53:49 2023 " "Processing started: Tue Dec  5 17:53:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701820429440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701820429440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TwoFuncCalculator -c TwoFuncCalculator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TwoFuncCalculator -c TwoFuncCalculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701820429441 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701820429652 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701820430959 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701820431057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701820431865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 17:53:51 2023 " "Processing ended: Tue Dec  5 17:53:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701820431865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701820431865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701820431865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701820431865 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701820432512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701820432953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701820432953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 17:53:52 2023 " "Processing started: Tue Dec  5 17:53:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701820432953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701820432953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TwoFuncCalculator -c TwoFuncCalculator " "Command: quartus_sta TwoFuncCalculator -c TwoFuncCalculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701820432953 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701820433034 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701820433172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701820433172 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701820433200 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701820433200 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701820433385 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TwoFuncCalculator.sdc " "Synopsys Design Constraints File file not found: 'TwoFuncCalculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701820433400 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701820433401 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Row\[0\] Row\[0\] " "create_clock -period 1.000 -name Row\[0\] Row\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701820433402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " "create_clock -period 1.000 -name InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701820433402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701820433402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Control_Unit:Control_Unit_inst\|state\[0\] Control_Unit:Control_Unit_inst\|state\[0\] " "create_clock -period 1.000 -name Control_Unit:Control_Unit_inst\|state\[0\] Control_Unit:Control_Unit_inst\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701820433402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst\|clk_track Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst\|clk_track " "create_clock -period 1.000 -name Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst\|clk_track Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst\|clk_track" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701820433402 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701820433402 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701820433404 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701820433405 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701820433405 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701820433412 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1701820433419 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701820433422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.485 " "Worst-case setup slack is -9.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820433424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820433424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.485             -79.043 Control_Unit:Control_Unit_inst\|state\[0\]  " "   -9.485             -79.043 Control_Unit:Control_Unit_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820433424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.144            -173.826 clk  " "   -7.144            -173.826 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820433424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.260             -19.265 Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst\|clk_track  " "   -5.260             -19.265 Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820433424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.592             -40.687 Row\[0\]  " "   -3.592             -40.687 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820433424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.339             -13.090 InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -2.339             -13.090 InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820433424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701820433424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.188 " "Worst-case hold slack is -0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820433428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820433428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.188              -0.373 Row\[0\]  " "   -0.188              -0.373 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820433428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.378               0.000 InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820433428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 Control_Unit:Control_Unit_inst\|state\[0\]  " "    0.505               0.000 Control_Unit:Control_Unit_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820433428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 clk  " "    0.623               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820433428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.969               0.000 Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst\|clk_track  " "    0.969               0.000 Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820433428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701820433428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.049 " "Worst-case recovery slack is -2.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820433430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820433430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.049             -31.156 Control_Unit:Control_Unit_inst\|state\[0\]  " "   -2.049             -31.156 Control_Unit:Control_Unit_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820433430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701820433430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.256 " "Worst-case removal slack is 0.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820433432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820433432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 Control_Unit:Control_Unit_inst\|state\[0\]  " "    0.256               0.000 Control_Unit:Control_Unit_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820433432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701820433432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820433434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820433434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -107.734 Row\[0\]  " "   -3.000            -107.734 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820433434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -95.598 clk  " "   -3.000             -95.598 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820433434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 Control_Unit:Control_Unit_inst\|state\[0\]  " "   -1.403             -22.448 Control_Unit:Control_Unit_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820433434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.403             -11.224 InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820433434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst\|clk_track  " "   -1.403              -5.612 Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820433434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701820433434 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701820433444 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701820433462 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701820433942 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701820434010 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701820434019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.798 " "Worst-case setup slack is -8.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.798             -71.959 Control_Unit:Control_Unit_inst\|state\[0\]  " "   -8.798             -71.959 Control_Unit:Control_Unit_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.448            -150.953 clk  " "   -6.448            -150.953 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.781             -17.396 Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst\|clk_track  " "   -4.781             -17.396 Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.318             -36.500 Row\[0\]  " "   -3.318             -36.500 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.132             -11.573 InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -2.132             -11.573 InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701820434022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.281 " "Worst-case hold slack is -0.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.281              -0.772 Row\[0\]  " "   -0.281              -0.772 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.339               0.000 InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 Control_Unit:Control_Unit_inst\|state\[0\]  " "    0.408               0.000 Control_Unit:Control_Unit_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576               0.000 clk  " "    0.576               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.842               0.000 Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst\|clk_track  " "    0.842               0.000 Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701820434028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.992 " "Worst-case recovery slack is -1.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.992             -29.623 Control_Unit:Control_Unit_inst\|state\[0\]  " "   -1.992             -29.623 Control_Unit:Control_Unit_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701820434032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.316 " "Worst-case removal slack is 0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 Control_Unit:Control_Unit_inst\|state\[0\]  " "    0.316               0.000 Control_Unit:Control_Unit_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701820434035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -99.717 Row\[0\]  " "   -3.000             -99.717 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -95.598 clk  " "   -3.000             -95.598 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 Control_Unit:Control_Unit_inst\|state\[0\]  " "   -1.403             -22.448 Control_Unit:Control_Unit_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.403             -11.224 InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst\|clk_track  " "   -1.403              -5.612 Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701820434037 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701820434047 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701820434189 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701820434192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.468 " "Worst-case setup slack is -3.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.468             -26.110 Control_Unit:Control_Unit_inst\|state\[0\]  " "   -3.468             -26.110 Control_Unit:Control_Unit_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.331             -33.377 clk  " "   -2.331             -33.377 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.922              -7.231 Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst\|clk_track  " "   -1.922              -7.231 Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.478             -17.826 Row\[0\]  " "   -1.478             -17.826 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.974              -3.637 InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -0.974              -3.637 InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701820434194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.112 " "Worst-case hold slack is -0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.112              -0.265 Row\[0\]  " "   -0.112              -0.265 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.166               0.000 InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 clk  " "    0.239               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 Control_Unit:Control_Unit_inst\|state\[0\]  " "    0.256               0.000 Control_Unit:Control_Unit_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst\|clk_track  " "    0.377               0.000 Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701820434198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.566 " "Worst-case recovery slack is -0.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.566              -8.627 Control_Unit:Control_Unit_inst\|state\[0\]  " "   -0.566              -8.627 Control_Unit:Control_Unit_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701820434201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.018 " "Worst-case removal slack is 0.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 Control_Unit:Control_Unit_inst\|state\[0\]  " "    0.018               0.000 Control_Unit:Control_Unit_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701820434203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -71.101 clk  " "   -3.000             -71.101 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.352 Row\[0\]  " "   -3.000             -52.352 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 Control_Unit:Control_Unit_inst\|state\[0\]  " "   -1.000             -16.000 Control_Unit:Control_Unit_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.000              -8.000 InputUnit:InputUnit_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst\|clk_track  " "   -1.000              -4.000 Control_Unit:Control_Unit_inst\|clock_div:clock_div_inst\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701820434205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701820434205 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701820434895 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701820434897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701820434947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 17:53:54 2023 " "Processing ended: Tue Dec  5 17:53:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701820434947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701820434947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701820434947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701820434947 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus Prime Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701820435682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701820445166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701820445167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 17:54:05 2023 " "Processing started: Tue Dec  5 17:54:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701820445167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1701820445167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp TwoFuncCalculator -c TwoFuncCalculator --netlist_type=sgate " "Command: quartus_npp TwoFuncCalculator -c TwoFuncCalculator --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1701820445167 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1701820445298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701820445321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 17:54:05 2023 " "Processing ended: Tue Dec  5 17:54:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701820445321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701820445321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701820445321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1701820445321 ""}
