#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001084440 .scope module, "TestBench" "TestBench" 2 15;
 .timescale -9 -12;
v0000000001133d00_0 .var "CLK", 0 0;
v0000000001134e80_0 .var "RST", 0 0;
v0000000001134f20_0 .var/i "count", 31 0;
v0000000001133120_0 .var/i "end_count", 31 0;
v0000000001133440_0 .var/i "handle", 31 0;
S_0000000001093910 .scope module, "cpu" "Simple_Single_CPU" 2 24, 3 11 0, S_0000000001084440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
L_00000000010d4980 .functor AND 1, v00000000010d8a10_0, L_0000000001147e70, C4<1>, C4<1>;
v0000000001134520_0 .net "ALUSrc", 0 0, v00000000010d88d0_0;  1 drivers
v00000000011343e0_0 .net "ALU_control", 3 0, v00000000010d74d0_0;  1 drivers
v00000000011336c0_0 .net "ALU_op", 3 0, v00000000010d7610_0;  1 drivers
v0000000001134480_0 .net "Branch", 0 0, v00000000010d8a10_0;  1 drivers
v0000000001133b20_0 .net "Mux_ALUSrc_w", 31 0, L_0000000001147f10;  1 drivers
v00000000011345c0_0 .net "RSdata", 31 0, L_00000000010d4670;  1 drivers
v0000000001134660_0 .net "RTdata", 31 0, L_00000000010d46e0;  1 drivers
v0000000001134980_0 .net "RegDst", 0 0, v00000000010d8150_0;  1 drivers
v0000000001134700_0 .net "RegWrite", 0 0, v00000000010d77f0_0;  1 drivers
v0000000001133800_0 .net "WriteReg1", 4 0, L_0000000001133620;  1 drivers
v00000000011348e0_0 .net "clk_i", 0 0, v0000000001133d00_0;  1 drivers
v00000000011347a0_0 .net "imm", 31 0, v00000000011340c0_0;  1 drivers
v0000000001133300_0 .net "imm_sl", 31 0, L_0000000001147330;  1 drivers
v0000000001134840_0 .net "instr_w", 31 0, v00000000010d8dd0_0;  1 drivers
v00000000011333a0_0 .net "pc", 31 0, v00000000010d81f0_0;  1 drivers
v0000000001134d40_0 .net "pc_back", 31 0, L_0000000001147bf0;  1 drivers
v0000000001134ac0_0 .net "pc_back_pre", 31 0, L_0000000001147790;  1 drivers
v0000000001134b60_0 .net "pc_next", 31 0, L_00000000011334e0;  1 drivers
v0000000001133c60_0 .net "result", 31 0, v00000000010d8970_0;  1 drivers
v0000000001134c00_0 .net "rst_i", 0 0, v0000000001134e80_0;  1 drivers
v0000000001134de0_0 .net "zero", 0 0, L_0000000001147e70;  1 drivers
L_0000000001133760 .part v00000000010d8dd0_0, 16, 5;
L_00000000011338a0 .part v00000000010d8dd0_0, 11, 5;
L_00000000011482d0 .part v00000000010d8dd0_0, 21, 5;
L_0000000001148190 .part v00000000010d8dd0_0, 16, 5;
L_00000000011476f0 .part v00000000010d8dd0_0, 26, 6;
L_00000000011487d0 .part v00000000010d8dd0_0, 0, 6;
L_0000000001147650 .part v00000000010d8dd0_0, 0, 16;
S_0000000001093aa0 .scope module, "AC" "ALU_Ctrl" 3 96, 4 12 0, S_0000000001093910;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i";
    .port_info 1 /INPUT 4 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
v00000000010d74d0_0 .var "ALUCtrl_o", 3 0;
v00000000010d8bf0_0 .net "ALUOp_i", 3 0, v00000000010d7610_0;  alias, 1 drivers
v00000000010d92d0_0 .net "funct_i", 5 0, L_00000000011487d0;  1 drivers
E_00000000010cef90 .event edge, v00000000010d8bf0_0, v00000000010d92d0_0;
S_00000000010b4040 .scope module, "ALU" "ALU" 3 114, 5 12 0, S_0000000001093910;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /INPUT 4 "ctrl_i";
    .port_info 3 /OUTPUT 32 "result_o";
    .port_info 4 /OUTPUT 1 "zero_o";
L_00000000014f0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000010d85b0_0 .net/2u *"_s0", 31 0, L_00000000014f0160;  1 drivers
v00000000010d8510_0 .net *"_s2", 0 0, L_0000000001148d70;  1 drivers
L_00000000014f01a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000000010d8010_0 .net/2s *"_s4", 1 0, L_00000000014f01a8;  1 drivers
L_00000000014f01f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010d7750_0 .net/2s *"_s6", 1 0, L_00000000014f01f0;  1 drivers
v00000000010d8ab0_0 .net *"_s8", 1 0, L_0000000001147830;  1 drivers
v00000000010d8650_0 .net "ctrl_i", 3 0, v00000000010d74d0_0;  alias, 1 drivers
v00000000010d8970_0 .var "result_o", 31 0;
v00000000010d7a70_0 .net "src1_i", 31 0, L_00000000010d4670;  alias, 1 drivers
v00000000010d7570_0 .net "src2_i", 31 0, L_0000000001147f10;  alias, 1 drivers
v00000000010d9050_0 .net "zero_o", 0 0, L_0000000001147e70;  alias, 1 drivers
E_00000000010cf350 .event edge, v00000000010d74d0_0, v00000000010d7a70_0, v00000000010d7570_0;
L_0000000001148d70 .cmp/eq 32, v00000000010d8970_0, L_00000000014f0160;
L_0000000001147830 .functor MUXZ 2, L_00000000014f01f0, L_00000000014f01a8, L_0000000001148d70, C4<>;
L_0000000001147e70 .part L_0000000001147830, 0, 1;
S_00000000010b41d0 .scope module, "Adder1" "Adder" 3 57, 6 12 0, S_0000000001093910;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
L_00000000014f0088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000010d80b0_0 .net "src1_i", 31 0, L_00000000014f0088;  1 drivers
v00000000010d8d30_0 .net "src2_i", 31 0, v00000000010d81f0_0;  alias, 1 drivers
v00000000010d86f0_0 .net "sum_o", 31 0, L_00000000011334e0;  alias, 1 drivers
L_00000000011334e0 .arith/sum 32, L_00000000014f0088, v00000000010d81f0_0;
S_00000000010b1300 .scope module, "Adder2" "Adder" 3 122, 6 12 0, S_0000000001093910;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v00000000010d7b10_0 .net "src1_i", 31 0, L_00000000011334e0;  alias, 1 drivers
v00000000010d7f70_0 .net "src2_i", 31 0, L_0000000001147330;  alias, 1 drivers
v00000000010d8830_0 .net "sum_o", 31 0, L_0000000001147790;  alias, 1 drivers
L_0000000001147790 .arith/sum 32, L_00000000011334e0, L_0000000001147330;
S_00000000010b1490 .scope module, "Decoder" "Decoder" 3 87, 7 12 0, S_0000000001093910;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_op_i";
    .port_info 1 /OUTPUT 1 "RegWrite_o";
    .port_info 2 /OUTPUT 4 "ALU_op_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 1 "RegDst_o";
    .port_info 5 /OUTPUT 1 "Branch_o";
v00000000010d88d0_0 .var "ALUSrc_o", 0 0;
v00000000010d7610_0 .var "ALU_op_o", 3 0;
v00000000010d8a10_0 .var "Branch_o", 0 0;
v00000000010d8150_0 .var "RegDst_o", 0 0;
v00000000010d77f0_0 .var "RegWrite_o", 0 0;
v00000000010d7e30_0 .net "instr_op_i", 5 0, L_00000000011476f0;  1 drivers
E_00000000010ced50 .event edge, v00000000010d7e30_0;
S_00000000010b0630 .scope module, "IM" "Instr_Memory" 3 63, 8 12 0, S_0000000001093910;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
v00000000010d8f10 .array "Instr_Mem", 31 0, 31 0;
v00000000010d7930_0 .var/i "i", 31 0;
v00000000010d8dd0_0 .var "instr_o", 31 0;
v00000000010d7890_0 .net "pc_addr_i", 31 0, v00000000010d81f0_0;  alias, 1 drivers
E_00000000010ceb10 .event edge, v00000000010d8d30_0;
S_00000000010b07c0 .scope module, "Mux_ALUSrc" "MUX_2to1" 3 107, 9 12 0, S_0000000001093910;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000010cea50 .param/l "size" 0 9 19, +C4<00000000000000000000000000100000>;
v00000000010d8470_0 .net "data0_i", 31 0, L_00000000010d46e0;  alias, 1 drivers
v00000000010d8e70_0 .net "data1_i", 31 0, v00000000011340c0_0;  alias, 1 drivers
v00000000010d79d0_0 .net "data_o", 31 0, L_0000000001147f10;  alias, 1 drivers
v00000000010d8290_0 .net "select_i", 0 0, v00000000010d88d0_0;  alias, 1 drivers
L_0000000001147f10 .functor MUXZ 32, L_00000000010d46e0, v00000000011340c0_0, v00000000010d88d0_0, C4<>;
S_00000000010a3590 .scope module, "Mux_PC_Source" "MUX_2to1" 3 133, 9 12 0, S_0000000001093910;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000010cf250 .param/l "size" 0 9 19, +C4<00000000000000000000000000100000>;
v00000000010d76b0_0 .net "data0_i", 31 0, L_00000000011334e0;  alias, 1 drivers
v00000000010d7c50_0 .net "data1_i", 31 0, L_0000000001147790;  alias, 1 drivers
v00000000010d9230_0 .net "data_o", 31 0, L_0000000001147bf0;  alias, 1 drivers
v00000000010d7bb0_0 .net "select_i", 0 0, L_00000000010d4980;  1 drivers
L_0000000001147bf0 .functor MUXZ 32, L_00000000011334e0, L_0000000001147790, L_00000000010d4980, C4<>;
S_00000000010a3720 .scope module, "Mux_Write_Reg" "MUX_2to1" 3 68, 9 12 0, S_0000000001093910;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data0_i";
    .port_info 1 /INPUT 5 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 5 "data_o";
P_00000000010ce510 .param/l "size" 0 9 19, +C4<00000000000000000000000000000101>;
v00000000010d8fb0_0 .net "data0_i", 4 0, L_0000000001133760;  1 drivers
v00000000010d8c90_0 .net "data1_i", 4 0, L_00000000011338a0;  1 drivers
v00000000010d7cf0_0 .net "data_o", 4 0, L_0000000001133620;  alias, 1 drivers
v00000000010d7d90_0 .net "select_i", 0 0, v00000000010d8150_0;  alias, 1 drivers
L_0000000001133620 .functor MUXZ 5, L_0000000001133760, L_00000000011338a0, v00000000010d8150_0, C4<>;
S_00000000010a2e20 .scope module, "PC" "ProgramCounter" 3 50, 10 12 0, S_0000000001093910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "pc_in_i";
    .port_info 3 /OUTPUT 32 "pc_out_o";
v00000000010d83d0_0 .net "clk_i", 0 0, v0000000001133d00_0;  alias, 1 drivers
v00000000010d7ed0_0 .net "pc_in_i", 31 0, L_0000000001147bf0;  alias, 1 drivers
v00000000010d81f0_0 .var "pc_out_o", 31 0;
v00000000010d8b50_0 .net "rst_i", 0 0, v0000000001134e80_0;  alias, 1 drivers
E_00000000010cf290 .event posedge, v00000000010d83d0_0;
S_00000000010a2fb0 .scope module, "RF" "Reg_File" 3 75, 11 11 0, S_0000000001093910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_00000000010d4670 .functor BUFZ 32, L_0000000001133940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000010d46e0 .functor BUFZ 32, L_0000000001148f50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000010d8330_0 .net "RDaddr_i", 4 0, L_0000000001133620;  alias, 1 drivers
v00000000010d9190_0 .net "RDdata_i", 31 0, v00000000010d8970_0;  alias, 1 drivers
v00000000010d9370_0 .net "RSaddr_i", 4 0, L_00000000011482d0;  1 drivers
v0000000001133080_0 .net "RSdata_o", 31 0, L_00000000010d4670;  alias, 1 drivers
v0000000001133580_0 .net "RTaddr_i", 4 0, L_0000000001148190;  1 drivers
v0000000001133e40_0 .net "RTdata_o", 31 0, L_00000000010d46e0;  alias, 1 drivers
v0000000001134340_0 .net "RegWrite_i", 0 0, v00000000010d77f0_0;  alias, 1 drivers
v0000000001134020 .array/s "Reg_File", 31 0, 31 0;
v0000000001134200_0 .net *"_s0", 31 0, L_0000000001133940;  1 drivers
v0000000001133ee0_0 .net *"_s10", 6 0, L_0000000001147dd0;  1 drivers
L_00000000014f0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001134ca0_0 .net *"_s13", 1 0, L_00000000014f0118;  1 drivers
v0000000001134160_0 .net *"_s2", 6 0, L_00000000011485f0;  1 drivers
L_00000000014f00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001133f80_0 .net *"_s5", 1 0, L_00000000014f00d0;  1 drivers
v0000000001133da0_0 .net *"_s8", 31 0, L_0000000001148f50;  1 drivers
v00000000011331c0_0 .net "clk_i", 0 0, v0000000001133d00_0;  alias, 1 drivers
v00000000011339e0_0 .net "rst_i", 0 0, v0000000001134e80_0;  alias, 1 drivers
E_00000000010cee10 .event posedge, v00000000010d83d0_0, v00000000010d8b50_0;
L_0000000001133940 .array/port v0000000001134020, L_00000000011485f0;
L_00000000011485f0 .concat [ 5 2 0 0], L_00000000011482d0, L_00000000014f00d0;
L_0000000001148f50 .array/port v0000000001134020, L_0000000001147dd0;
L_0000000001147dd0 .concat [ 5 2 0 0], L_0000000001148190, L_00000000014f0118;
S_00000000010a1480 .scope module, "SE" "Sign_Extend" 3 102, 12 12 0, S_0000000001093910;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0000000001133a80_0 .net "data_i", 15 0, L_0000000001147650;  1 drivers
v00000000011340c0_0 .var "data_o", 31 0;
E_00000000010ce590 .event edge, v0000000001133a80_0;
S_00000000010a1610 .scope module, "Shifter" "Shift_Left_Two_32" 3 128, 13 8 0, S_0000000001093910;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0000000001133bc0_0 .net *"_s1", 29 0, L_0000000001147470;  1 drivers
L_00000000014f0238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001133260_0 .net/2u *"_s2", 1 0, L_00000000014f0238;  1 drivers
v0000000001134a20_0 .net "data_i", 31 0, v00000000011340c0_0;  alias, 1 drivers
v00000000011342a0_0 .net "data_o", 31 0, L_0000000001147330;  alias, 1 drivers
L_0000000001147470 .part v00000000011340c0_0, 0, 30;
L_0000000001147330 .concat [ 2 30 0 0], L_00000000014f0238, L_0000000001147470;
    .scope S_00000000010a2e20;
T_0 ;
    %wait E_00000000010cf290;
    %load/vec4 v00000000010d8b50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000010d81f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000010d7ed0_0;
    %assign/vec4 v00000000010d81f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000010b0630;
T_1 ;
    %wait E_00000000010ceb10;
    %load/vec4 v00000000010d7890_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v00000000010d8f10, 4;
    %store/vec4 v00000000010d8dd0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000010b0630;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010d7930_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000000010d7930_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000010d7930_0;
    %store/vec4a v00000000010d8f10, 4, 0;
    %load/vec4 v00000000010d7930_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000010d7930_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 8 39 "$readmemb", "CO_P2_test_data1.txt", v00000000010d8f10 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000000010a2fb0;
T_3 ;
    %wait E_00000000010cee10;
    %load/vec4 v00000000011339e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000001134340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000000010d9190_0;
    %load/vec4 v00000000010d8330_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000000010d8330_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000001134020, 4;
    %load/vec4 v00000000010d8330_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134020, 0, 4;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000010b1490;
T_4 ;
    %wait E_00000000010ced50;
    %load/vec4 v00000000010d7e30_0;
    %parti/s 4, 0, 2;
    %store/vec4 v00000000010d7610_0, 0, 4;
    %load/vec4 v00000000010d7e30_0;
    %parti/s 1, 2, 3;
    %store/vec4 v00000000010d8a10_0, 0, 1;
    %load/vec4 v00000000010d7e30_0;
    %parti/s 1, 3, 3;
    %store/vec4 v00000000010d88d0_0, 0, 1;
    %load/vec4 v00000000010d7e30_0;
    %parti/s 1, 2, 3;
    %inv;
    %store/vec4 v00000000010d77f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010d8150_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000001093aa0;
T_5 ;
    %wait E_00000000010cef90;
    %load/vec4 v00000000010d8bf0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v00000000010d8bf0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v00000000010d8bf0_0;
    %parti/s 1, 2, 3;
    %or;
    %inv;
    %load/vec4 v00000000010d92d0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000010d92d0_0;
    %parti/s 1, 3, 3;
    %or;
    %and;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000010d74d0_0, 4, 1;
    %load/vec4 v00000000010d8bf0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v00000000010d8bf0_0;
    %parti/s 1, 2, 3;
    %or;
    %inv;
    %load/vec4 v00000000010d92d0_0;
    %parti/s 1, 2, 3;
    %and;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000010d74d0_0, 4, 1;
    %load/vec4 v00000000010d8bf0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v00000000010d8bf0_0;
    %parti/s 1, 2, 3;
    %or;
    %load/vec4 v00000000010d8bf0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v00000000010d8bf0_0;
    %parti/s 1, 2, 3;
    %or;
    %inv;
    %load/vec4 v00000000010d92d0_0;
    %parti/s 1, 1, 2;
    %and;
    %or;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000010d74d0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000010d74d0_0, 4, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000010a1480;
T_6 ;
    %wait E_00000000010ce590;
    %load/vec4 v0000000001133a80_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0000000001133a80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000011340c0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000000001133a80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000011340c0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000010b4040;
T_7 ;
    %wait E_00000000010cf350;
    %load/vec4 v00000000010d8650_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v00000000010d7a70_0;
    %load/vec4 v00000000010d7570_0;
    %add;
    %assign/vec4 v00000000010d8970_0, 0;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v00000000010d7a70_0;
    %load/vec4 v00000000010d7570_0;
    %sub;
    %assign/vec4 v00000000010d8970_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v00000000010d7a70_0;
    %load/vec4 v00000000010d7570_0;
    %and;
    %assign/vec4 v00000000010d8970_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v00000000010d7a70_0;
    %load/vec4 v00000000010d7570_0;
    %or;
    %assign/vec4 v00000000010d8970_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v00000000010d7a70_0;
    %load/vec4 v00000000010d7570_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %assign/vec4 v00000000010d8970_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000001084440;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0000000001133d00_0;
    %inv;
    %store/vec4 v0000000001133d00_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000001084440;
T_9 ;
    %vpi_func 2 34 "$fopen" 32, "CO_P2_Result.txt" {0 0 0};
    %store/vec4 v0000000001133440_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001133d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001134e80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001134f20_0, 0, 32;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0000000001133120_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001134e80_0, 0, 1;
    %delay 250000, 0;
    %vpi_call 2 40 "$fclose", v0000000001133440_0 {0 0 0};
    %vpi_call 2 40 "$stop" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000000001084440;
T_10 ;
    %wait E_00000000010cf290;
    %load/vec4 v0000000001134f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001134f20_0, 0, 32;
    %load/vec4 v0000000001134f20_0;
    %cmpi/e 25, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 2 47 "$fdisplay", v0000000001133440_0, "r0=%d\012r1=%d\012r2=%d\012r3=%d\012r4=%d\012r5=%d\012r6=%d\012r7=%d\012r8=%d\012r9=%d\012r10=%d\012r11=%d\012r12=%d", &A<v0000000001134020, 0>, &A<v0000000001134020, 1>, &A<v0000000001134020, 2>, &A<v0000000001134020, 3>, &A<v0000000001134020, 4>, &A<v0000000001134020, 5>, &A<v0000000001134020, 6>, &A<v0000000001134020, 7>, &A<v0000000001134020, 8>, &A<v0000000001134020, 9>, &A<v0000000001134020, 10>, &A<v0000000001134020, 11>, &A<v0000000001134020, 12> {0 0 0};
T_10.0 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "Test_Bench.v";
    "Simple_Single_CPUx.v";
    "ALU_Ctrl.v";
    "ALU.v";
    "Adder.v";
    "Decoder.v";
    "Instr_Memory.v";
    "MUX_2to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Sign_Extend.v";
    "Shift_Left_Two_32.v";
