ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"wifi.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.WifiPrintf,"ax",%progbits
  20              		.align	1
  21              		.global	WifiPrintf
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	WifiPrintf:
  27              	.LVL0:
  28              	.LFB243:
  29              		.file 1 "App/Src/wifi.c"
   1:App/Src/wifi.c **** #include "wifi.h"
   2:App/Src/wifi.c **** #include "main.h"
   3:App/Src/wifi.c **** #include "cmsis_os.h"
   4:App/Src/wifi.c **** #include <string.h>
   5:App/Src/wifi.c **** #include <stdarg.h>
   6:App/Src/wifi.c **** #include "user_tool.h"
   7:App/Src/wifi.c **** #include "flash.h"
   8:App/Src/wifi.c **** #include <stdio.h>
   9:App/Src/wifi.c **** 
  10:App/Src/wifi.c **** #define WIFI_RECEIVE_BUFF_NUMBER    2000
  11:App/Src/wifi.c **** #define WIFI_TRANSMIT_BUFF_NUMBER   300
  12:App/Src/wifi.c **** #define WIFI_UART_TICK_CLEAR         100//ms
  13:App/Src/wifi.c **** 
  14:App/Src/wifi.c **** extern UART_HandleTypeDef huart3;
  15:App/Src/wifi.c **** static uint16_t wifi_Rx_Cnt = 0;		//
  16:App/Src/wifi.c **** static uint8_t wifiRxBuf;
  17:App/Src/wifi.c **** uint8_t g_wifiRxBuff[WIFI_RECEIVE_BUFF_NUMBER] = {0};
  18:App/Src/wifi.c **** uint8_t g_wifiTxBuff[WIFI_TRANSMIT_BUFF_NUMBER] = {0};
  19:App/Src/wifi.c **** uint8_t g_wifiATStatus = 0;
  20:App/Src/wifi.c **** 
  21:App/Src/wifi.c **** uint8_t g_wifiState = WIFI_NOT_CONNECT;
  22:App/Src/wifi.c **** uint8_t g_mesState = 0;
  23:App/Src/wifi.c **** char g_ipName[20] = {0};
  24:App/Src/wifi.c **** 
  25:App/Src/wifi.c **** void WifiPrintf(char* fmt,...)  
  26:App/Src/wifi.c **** {  
  30              		.loc 1 26 1 view -0
  31              		.cfi_startproc
  32              		@ args = 4, pretend = 16, frame = 8
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 2


  33              		@ frame_needed = 0, uses_anonymous_args = 1
  34              		.loc 1 26 1 is_stmt 0 view .LVU1
  35 0000 0FB4     		push	{r0, r1, r2, r3}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 16
  38              		.cfi_offset 0, -16
  39              		.cfi_offset 1, -12
  40              		.cfi_offset 2, -8
  41              		.cfi_offset 3, -4
  42 0002 F0B5     		push	{r4, r5, r6, r7, lr}
  43              	.LCFI1:
  44              		.cfi_def_cfa_offset 36
  45              		.cfi_offset 4, -36
  46              		.cfi_offset 5, -32
  47              		.cfi_offset 6, -28
  48              		.cfi_offset 7, -24
  49              		.cfi_offset 14, -20
  50 0004 83B0     		sub	sp, sp, #12
  51              	.LCFI2:
  52              		.cfi_def_cfa_offset 48
  53 0006 08AD     		add	r5, sp, #32
  54 0008 55F8047B 		ldr	r7, [r5], #4
  27:App/Src/wifi.c **** 	va_list ap;//
  55              		.loc 1 27 2 is_stmt 1 view .LVU2
  28:App/Src/wifi.c **** 	memset(g_wifiTxBuff, 0, WIFI_TRANSMIT_BUFF_NUMBER);
  56              		.loc 1 28 2 view .LVU3
  57 000c 0E4C     		ldr	r4, .L3
  58 000e 4FF49676 		mov	r6, #300
  59 0012 3246     		mov	r2, r6
  60 0014 0021     		movs	r1, #0
  61 0016 2046     		mov	r0, r4
  62 0018 FFF7FEFF 		bl	memset
  63              	.LVL1:
  29:App/Src/wifi.c **** 	va_start(ap, fmt);//
  64              		.loc 1 29 2 view .LVU4
  65 001c 0195     		str	r5, [sp, #4]
  30:App/Src/wifi.c **** 	vsnprintf((char*)g_wifiTxBuff, WIFI_TRANSMIT_BUFF_NUMBER, fmt, ap);//
  66              		.loc 1 30 2 view .LVU5
  67 001e 2B46     		mov	r3, r5
  68 0020 3A46     		mov	r2, r7
  69 0022 3146     		mov	r1, r6
  70 0024 2046     		mov	r0, r4
  71 0026 FFF7FEFF 		bl	vsnprintf
  72              	.LVL2:
  31:App/Src/wifi.c **** 	va_end(ap);
  73              		.loc 1 31 2 view .LVU6
  32:App/Src/wifi.c **** 	HAL_UART_Transmit(&huart3, g_wifiTxBuff, strlen((char*)g_wifiTxBuff), 1000);
  74              		.loc 1 32 2 view .LVU7
  75              		.loc 1 32 43 is_stmt 0 view .LVU8
  76 002a 2046     		mov	r0, r4
  77 002c FFF7FEFF 		bl	strlen
  78              	.LVL3:
  79              		.loc 1 32 2 view .LVU9
  80 0030 4FF47A73 		mov	r3, #1000
  81 0034 82B2     		uxth	r2, r0
  82 0036 2146     		mov	r1, r4
  83 0038 0448     		ldr	r0, .L3+4
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 3


  84 003a FFF7FEFF 		bl	HAL_UART_Transmit
  85              	.LVL4:
  33:App/Src/wifi.c **** }
  86              		.loc 1 33 1 view .LVU10
  87 003e 03B0     		add	sp, sp, #12
  88              	.LCFI3:
  89              		.cfi_def_cfa_offset 36
  90              		@ sp needed
  91 0040 BDE8F040 		pop	{r4, r5, r6, r7, lr}
  92              	.LCFI4:
  93              		.cfi_restore 14
  94              		.cfi_restore 7
  95              		.cfi_restore 6
  96              		.cfi_restore 5
  97              		.cfi_restore 4
  98              		.cfi_def_cfa_offset 16
  99 0044 04B0     		add	sp, sp, #16
 100              	.LCFI5:
 101              		.cfi_restore 3
 102              		.cfi_restore 2
 103              		.cfi_restore 1
 104              		.cfi_restore 0
 105              		.cfi_def_cfa_offset 0
 106 0046 7047     		bx	lr
 107              	.L4:
 108              		.align	2
 109              	.L3:
 110 0048 00000000 		.word	.LANCHOR0
 111 004c 00000000 		.word	huart3
 112              		.cfi_endproc
 113              	.LFE243:
 115              		.section	.rodata.wifi_usart_init.str1.4,"aMS",%progbits,1
 116              		.align	2
 117              	.LC0:
 118 0000 77696669 		.ascii	"wifi usart init success......\012\000"
 118      20757361 
 118      72742069 
 118      6E697420 
 118      73756363 
 119              		.section	.text.wifi_usart_init,"ax",%progbits
 120              		.align	1
 121              		.global	wifi_usart_init
 122              		.syntax unified
 123              		.thumb
 124              		.thumb_func
 126              	wifi_usart_init:
 127              	.LFB244:
  34:App/Src/wifi.c **** 
  35:App/Src/wifi.c **** void wifi_usart_init(void)
  36:App/Src/wifi.c **** {
 128              		.loc 1 36 1 is_stmt 1 view -0
 129              		.cfi_startproc
 130              		@ args = 0, pretend = 0, frame = 0
 131              		@ frame_needed = 0, uses_anonymous_args = 0
 132 0000 08B5     		push	{r3, lr}
 133              	.LCFI6:
 134              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 4


 135              		.cfi_offset 3, -8
 136              		.cfi_offset 14, -4
  37:App/Src/wifi.c **** 	HAL_UART_Receive_IT(&huart3, &wifiRxBuf, 1);		
 137              		.loc 1 37 2 view .LVU12
 138 0002 0122     		movs	r2, #1
 139 0004 0B49     		ldr	r1, .L7
 140 0006 0C48     		ldr	r0, .L7+4
 141 0008 FFF7FEFF 		bl	HAL_UART_Receive_IT
 142              	.LVL5:
  38:App/Src/wifi.c ****     memset(g_wifiRxBuff, 0x00, sizeof(g_wifiRxBuff));
 143              		.loc 1 38 5 view .LVU13
 144 000c 4FF4FA62 		mov	r2, #2000
 145 0010 0021     		movs	r1, #0
 146 0012 0A48     		ldr	r0, .L7+8
 147 0014 FFF7FEFF 		bl	memset
 148              	.LVL6:
  39:App/Src/wifi.c **** 	memset(g_wifiTxBuff, 0x00, sizeof(g_wifiTxBuff));
 149              		.loc 1 39 2 view .LVU14
 150 0018 4FF49672 		mov	r2, #300
 151 001c 0021     		movs	r1, #0
 152 001e 0848     		ldr	r0, .L7+12
 153 0020 FFF7FEFF 		bl	memset
 154              	.LVL7:
  40:App/Src/wifi.c ****     osDelay(100);
 155              		.loc 1 40 5 view .LVU15
 156 0024 6420     		movs	r0, #100
 157 0026 FFF7FEFF 		bl	osDelay
 158              	.LVL8:
  41:App/Src/wifi.c ****     UsbPrintf("wifi usart init success......\n");
 159              		.loc 1 41 5 view .LVU16
 160 002a 0648     		ldr	r0, .L7+16
 161 002c FFF7FEFF 		bl	UsbPrintf
 162              	.LVL9:
  42:App/Src/wifi.c **** }
 163              		.loc 1 42 1 is_stmt 0 view .LVU17
 164 0030 08BD     		pop	{r3, pc}
 165              	.L8:
 166 0032 00BF     		.align	2
 167              	.L7:
 168 0034 00000000 		.word	.LANCHOR1
 169 0038 00000000 		.word	huart3
 170 003c 00000000 		.word	.LANCHOR2
 171 0040 00000000 		.word	.LANCHOR0
 172 0044 00000000 		.word	.LC0
 173              		.cfi_endproc
 174              	.LFE244:
 176              		.section	.text.clear_wifi_buffer,"ax",%progbits
 177              		.align	1
 178              		.global	clear_wifi_buffer
 179              		.syntax unified
 180              		.thumb
 181              		.thumb_func
 183              	clear_wifi_buffer:
 184              	.LFB245:
  43:App/Src/wifi.c **** 
  44:App/Src/wifi.c **** void clear_wifi_buffer(void)
  45:App/Src/wifi.c **** {
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 5


 185              		.loc 1 45 1 is_stmt 1 view -0
 186              		.cfi_startproc
 187              		@ args = 0, pretend = 0, frame = 0
 188              		@ frame_needed = 0, uses_anonymous_args = 0
 189 0000 08B5     		push	{r3, lr}
 190              	.LCFI7:
 191              		.cfi_def_cfa_offset 8
 192              		.cfi_offset 3, -8
 193              		.cfi_offset 14, -4
  46:App/Src/wifi.c **** 	memset(g_wifiRxBuff, 0, WIFI_RECEIVE_BUFF_NUMBER);
 194              		.loc 1 46 2 view .LVU19
 195 0002 4FF4FA62 		mov	r2, #2000
 196 0006 0021     		movs	r1, #0
 197 0008 0348     		ldr	r0, .L11
 198 000a FFF7FEFF 		bl	memset
 199              	.LVL10:
  47:App/Src/wifi.c **** 	wifi_Rx_Cnt = 0;
 200              		.loc 1 47 2 view .LVU20
 201              		.loc 1 47 14 is_stmt 0 view .LVU21
 202 000e 034B     		ldr	r3, .L11+4
 203 0010 0022     		movs	r2, #0
 204 0012 1A80     		strh	r2, [r3]	@ movhi
  48:App/Src/wifi.c **** }
 205              		.loc 1 48 1 view .LVU22
 206 0014 08BD     		pop	{r3, pc}
 207              	.L12:
 208 0016 00BF     		.align	2
 209              	.L11:
 210 0018 00000000 		.word	.LANCHOR2
 211 001c 00000000 		.word	.LANCHOR3
 212              		.cfi_endproc
 213              	.LFE245:
 215              		.section	.text.wifi_usart_receive,"ax",%progbits
 216              		.align	1
 217              		.global	wifi_usart_receive
 218              		.syntax unified
 219              		.thumb
 220              		.thumb_func
 222              	wifi_usart_receive:
 223              	.LFB246:
  49:App/Src/wifi.c **** 
  50:App/Src/wifi.c **** void wifi_usart_receive(void)
  51:App/Src/wifi.c **** {
 224              		.loc 1 51 1 is_stmt 1 view -0
 225              		.cfi_startproc
 226              		@ args = 0, pretend = 0, frame = 0
 227              		@ frame_needed = 0, uses_anonymous_args = 0
 228 0000 08B5     		push	{r3, lr}
 229              	.LCFI8:
 230              		.cfi_def_cfa_offset 8
 231              		.cfi_offset 3, -8
 232              		.cfi_offset 14, -4
  52:App/Src/wifi.c **** 	if (wifi_Rx_Cnt < WIFI_RECEIVE_BUFF_NUMBER && g_wifiATStatus == 0) {
 233              		.loc 1 52 2 view .LVU24
 234              		.loc 1 52 18 is_stmt 0 view .LVU25
 235 0002 0E4B     		ldr	r3, .L17
 236 0004 1B88     		ldrh	r3, [r3]
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 6


 237              		.loc 1 52 5 view .LVU26
 238 0006 B3F5FA6F 		cmp	r3, #2000
 239 000a 09D2     		bcs	.L14
 240              		.loc 1 52 63 discriminator 1 view .LVU27
 241 000c 0C4A     		ldr	r2, .L17+4
 242 000e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 243              		.loc 1 52 45 discriminator 1 view .LVU28
 244 0010 32B9     		cbnz	r2, .L14
  53:App/Src/wifi.c **** 		g_wifiRxBuff[wifi_Rx_Cnt] = wifiRxBuf;
 245              		.loc 1 53 3 is_stmt 1 view .LVU29
 246              		.loc 1 53 29 is_stmt 0 view .LVU30
 247 0012 0C4A     		ldr	r2, .L17+8
 248 0014 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 249 0016 0C4A     		ldr	r2, .L17+12
 250 0018 D154     		strb	r1, [r2, r3]
  54:App/Src/wifi.c **** 		wifi_Rx_Cnt++;
 251              		.loc 1 54 3 is_stmt 1 view .LVU31
 252              		.loc 1 54 14 is_stmt 0 view .LVU32
 253 001a 0133     		adds	r3, r3, #1
 254 001c 074A     		ldr	r2, .L17
 255 001e 1380     		strh	r3, [r2]	@ movhi
 256              	.L14:
  55:App/Src/wifi.c **** 	}
  56:App/Src/wifi.c **** 	if (wifi_Rx_Cnt >= WIFI_RECEIVE_BUFF_NUMBER) {
 257              		.loc 1 56 2 is_stmt 1 view .LVU33
 258              		.loc 1 56 18 is_stmt 0 view .LVU34
 259 0020 064B     		ldr	r3, .L17
 260 0022 1B88     		ldrh	r3, [r3]
 261              		.loc 1 56 5 view .LVU35
 262 0024 B3F5FA6F 		cmp	r3, #2000
 263 0028 02D3     		bcc	.L15
  57:App/Src/wifi.c **** 		g_wifiATStatus = 1;
 264              		.loc 1 57 3 is_stmt 1 view .LVU36
 265              		.loc 1 57 18 is_stmt 0 view .LVU37
 266 002a 054B     		ldr	r3, .L17+4
 267 002c 0122     		movs	r2, #1
 268 002e 1A70     		strb	r2, [r3]
 269              	.L15:
  58:App/Src/wifi.c **** 	}
  59:App/Src/wifi.c **** 	HAL_UART_Receive_IT(&huart3, &wifiRxBuf, 1);
 270              		.loc 1 59 2 is_stmt 1 view .LVU38
 271 0030 0122     		movs	r2, #1
 272 0032 0449     		ldr	r1, .L17+8
 273 0034 0548     		ldr	r0, .L17+16
 274 0036 FFF7FEFF 		bl	HAL_UART_Receive_IT
 275              	.LVL11:
  60:App/Src/wifi.c **** 
  61:App/Src/wifi.c **** }
 276              		.loc 1 61 1 is_stmt 0 view .LVU39
 277 003a 08BD     		pop	{r3, pc}
 278              	.L18:
 279              		.align	2
 280              	.L17:
 281 003c 00000000 		.word	.LANCHOR3
 282 0040 00000000 		.word	.LANCHOR4
 283 0044 00000000 		.word	.LANCHOR1
 284 0048 00000000 		.word	.LANCHOR2
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 7


 285 004c 00000000 		.word	huart3
 286              		.cfi_endproc
 287              	.LFE246:
 289              		.section	.rodata.wifi_set_restart.str1.4,"aMS",%progbits,1
 290              		.align	2
 291              	.LC1:
 292 0000 2B2B2B00 		.ascii	"+++\000"
 293              		.align	2
 294              	.LC2:
 295 0004 41542B52 		.ascii	"AT+RST\015\012\000"
 295      53540D0A 
 295      00
 296 000d 000000   		.align	2
 297              	.LC3:
 298 0010 72656164 		.ascii	"ready\000"
 298      7900
 299 0016 0000     		.align	2
 300              	.LC4:
 301 0018 77696669 		.ascii	"wifi restart OK\012\000"
 301      20726573 
 301      74617274 
 301      204F4B0A 
 301      00
 302 0029 000000   		.align	2
 303              	.LC5:
 304 002c 77696669 		.ascii	"wifi usart channel is error\012\000"
 304      20757361 
 304      72742063 
 304      68616E6E 
 304      656C2069 
 305              		.section	.text.wifi_set_restart,"ax",%progbits
 306              		.align	1
 307              		.global	wifi_set_restart
 308              		.syntax unified
 309              		.thumb
 310              		.thumb_func
 312              	wifi_set_restart:
 313              	.LFB247:
  62:App/Src/wifi.c **** 
  63:App/Src/wifi.c **** uint8_t wifi_set_restart(void)
  64:App/Src/wifi.c **** {
 314              		.loc 1 64 1 is_stmt 1 view -0
 315              		.cfi_startproc
 316              		@ args = 0, pretend = 0, frame = 0
 317              		@ frame_needed = 0, uses_anonymous_args = 0
 318 0000 10B5     		push	{r4, lr}
 319              	.LCFI9:
 320              		.cfi_def_cfa_offset 8
 321              		.cfi_offset 4, -8
 322              		.cfi_offset 14, -4
  65:App/Src/wifi.c **** 	uint16_t i;
 323              		.loc 1 65 2 view .LVU41
  66:App/Src/wifi.c **** 
  67:App/Src/wifi.c **** 	WifiPrintf("+++");//先退出透传模式
 324              		.loc 1 67 2 view .LVU42
 325 0002 1648     		ldr	r0, .L29
 326 0004 FFF7FEFF 		bl	WifiPrintf
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 8


 327              	.LVL12:
  68:App/Src/wifi.c **** 	clear_wifi_buffer();
 328              		.loc 1 68 2 view .LVU43
 329 0008 FFF7FEFF 		bl	clear_wifi_buffer
 330              	.LVL13:
  69:App/Src/wifi.c **** 	osDelay(50);
 331              		.loc 1 69 2 view .LVU44
 332 000c 3220     		movs	r0, #50
 333 000e FFF7FEFF 		bl	osDelay
 334              	.LVL14:
  70:App/Src/wifi.c **** 	WifiPrintf("AT+RST\r\n");
 335              		.loc 1 70 2 view .LVU45
 336 0012 1348     		ldr	r0, .L29+4
 337 0014 FFF7FEFF 		bl	WifiPrintf
 338              	.LVL15:
  71:App/Src/wifi.c **** 	for (i = 0; i < 100; i++) {
 339              		.loc 1 71 2 view .LVU46
 340              		.loc 1 71 9 is_stmt 0 view .LVU47
 341 0018 0024     		movs	r4, #0
 342              	.LVL16:
 343              	.L20:
 344              		.loc 1 71 14 is_stmt 1 discriminator 1 view .LVU48
 345              		.loc 1 71 2 is_stmt 0 discriminator 1 view .LVU49
 346 001a 632C     		cmp	r4, #99
 347 001c 12D8     		bhi	.L22
  72:App/Src/wifi.c **** 		osDelay(20);
 348              		.loc 1 72 3 is_stmt 1 view .LVU50
 349 001e 1420     		movs	r0, #20
 350 0020 FFF7FEFF 		bl	osDelay
 351              	.LVL17:
  73:App/Src/wifi.c **** 		if (strSearch((char*)g_wifiRxBuff, "ready") >= 0) {
 352              		.loc 1 73 3 view .LVU51
 353              		.loc 1 73 7 is_stmt 0 view .LVU52
 354 0024 0F49     		ldr	r1, .L29+8
 355 0026 1048     		ldr	r0, .L29+12
 356 0028 FFF7FEFF 		bl	strSearch
 357              	.LVL18:
 358              		.loc 1 73 6 view .LVU53
 359 002c 0028     		cmp	r0, #0
 360 002e 04DA     		bge	.L27
  74:App/Src/wifi.c **** 			UsbPrintf("wifi restart OK\n");
  75:App/Src/wifi.c **** 			clear_wifi_buffer();
  76:App/Src/wifi.c **** 			break;
  77:App/Src/wifi.c **** 		}
  78:App/Src/wifi.c **** 		//UsbPrintf("%s", (char*)g_wifiRxBuff);
  79:App/Src/wifi.c **** 		clear_wifi_buffer();
 361              		.loc 1 79 3 is_stmt 1 discriminator 2 view .LVU54
 362 0030 FFF7FEFF 		bl	clear_wifi_buffer
 363              	.LVL19:
  71:App/Src/wifi.c **** 		osDelay(20);
 364              		.loc 1 71 23 discriminator 2 view .LVU55
  71:App/Src/wifi.c **** 		osDelay(20);
 365              		.loc 1 71 24 is_stmt 0 discriminator 2 view .LVU56
 366 0034 0134     		adds	r4, r4, #1
 367              	.LVL20:
  71:App/Src/wifi.c **** 		osDelay(20);
 368              		.loc 1 71 24 discriminator 2 view .LVU57
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 9


 369 0036 A4B2     		uxth	r4, r4
 370              	.LVL21:
  71:App/Src/wifi.c **** 		osDelay(20);
 371              		.loc 1 71 24 discriminator 2 view .LVU58
 372 0038 EFE7     		b	.L20
 373              	.L27:
  74:App/Src/wifi.c **** 			UsbPrintf("wifi restart OK\n");
 374              		.loc 1 74 4 is_stmt 1 view .LVU59
 375 003a 0C48     		ldr	r0, .L29+16
 376 003c FFF7FEFF 		bl	UsbPrintf
 377              	.LVL22:
  75:App/Src/wifi.c **** 			break;
 378              		.loc 1 75 4 view .LVU60
 379 0040 FFF7FEFF 		bl	clear_wifi_buffer
 380              	.LVL23:
  76:App/Src/wifi.c **** 		}
 381              		.loc 1 76 4 view .LVU61
 382              	.L22:
  80:App/Src/wifi.c **** 	}
  81:App/Src/wifi.c **** 	if (i == 100) {
 383              		.loc 1 81 2 view .LVU62
 384              		.loc 1 81 5 is_stmt 0 view .LVU63
 385 0044 642C     		cmp	r4, #100
 386 0046 01D0     		beq	.L28
  82:App/Src/wifi.c **** 		UsbPrintf("wifi usart channel is error\n");
  83:App/Src/wifi.c **** 		g_wifiState = WIFI_NOT_CONNECT;
  84:App/Src/wifi.c **** 		return 0;
  85:App/Src/wifi.c **** 	}
  86:App/Src/wifi.c **** 	return 1;
 387              		.loc 1 86 9 view .LVU64
 388 0048 0120     		movs	r0, #1
 389              	.L24:
  87:App/Src/wifi.c **** }
 390              		.loc 1 87 1 view .LVU65
 391 004a 10BD     		pop	{r4, pc}
 392              	.LVL24:
 393              	.L28:
  82:App/Src/wifi.c **** 		UsbPrintf("wifi usart channel is error\n");
 394              		.loc 1 82 3 is_stmt 1 view .LVU66
 395 004c 0848     		ldr	r0, .L29+20
 396 004e FFF7FEFF 		bl	UsbPrintf
 397              	.LVL25:
  83:App/Src/wifi.c **** 		return 0;
 398              		.loc 1 83 3 view .LVU67
  83:App/Src/wifi.c **** 		return 0;
 399              		.loc 1 83 15 is_stmt 0 view .LVU68
 400 0052 0020     		movs	r0, #0
 401 0054 074B     		ldr	r3, .L29+24
 402 0056 1870     		strb	r0, [r3]
  84:App/Src/wifi.c **** 	}
 403              		.loc 1 84 3 is_stmt 1 view .LVU69
  84:App/Src/wifi.c **** 	}
 404              		.loc 1 84 10 is_stmt 0 view .LVU70
 405 0058 F7E7     		b	.L24
 406              	.L30:
 407 005a 00BF     		.align	2
 408              	.L29:
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 10


 409 005c 00000000 		.word	.LC1
 410 0060 04000000 		.word	.LC2
 411 0064 10000000 		.word	.LC3
 412 0068 00000000 		.word	.LANCHOR2
 413 006c 18000000 		.word	.LC4
 414 0070 2C000000 		.word	.LC5
 415 0074 00000000 		.word	.LANCHOR5
 416              		.cfi_endproc
 417              	.LFE247:
 419              		.section	.rodata.wifi_connect_system.str1.4,"aMS",%progbits,1
 420              		.align	2
 421              	.LC6:
 422 0000 41542B43 		.ascii	"AT+CWJAP=\"d-wave5\",\"wave101203409\"\015\012\000"
 422      574A4150 
 422      3D22642D 
 422      77617665 
 422      35222C22 
 423 0025 000000   		.align	2
 424              	.LC7:
 425 0028 4F4B00   		.ascii	"OK\000"
 426 002b 00       		.align	2
 427              	.LC8:
 428 002c 636F6E6E 		.ascii	"connect wifi OK\012\000"
 428      65637420 
 428      77696669 
 428      204F4B0A 
 428      00
 429 003d 000000   		.align	2
 430              	.LC9:
 431 0040 257300   		.ascii	"%s\000"
 432 0043 00       		.align	2
 433              	.LC10:
 434 0044 63616E27 		.ascii	"can't connect wifi\012\000"
 434      7420636F 
 434      6E6E6563 
 434      74207769 
 434      66690A00 
 435              		.align	2
 436              	.LC11:
 437 0058 41542B43 		.ascii	"AT+CIFSR\015\012\000"
 437      49465352 
 437      0D0A00
 438 0063 00       		.align	2
 439              	.LC12:
 440 0064 53544149 		.ascii	"STAIP\000"
 440      5000
 441 006a 0000     		.align	2
 442              	.LC13:
 443 006c 2200     		.ascii	"\"\000"
 444 006e 0000     		.align	2
 445              	.LC14:
 446 0070 49503A25 		.ascii	"IP:%s\012\000"
 446      730A00
 447 0077 00       		.align	2
 448              	.LC15:
 449 0078 69702061 		.ascii	"ip address is error\012\000"
 449      64647265 
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 11


 449      73732069 
 449      73206572 
 449      726F720A 
 450              		.section	.text.wifi_connect_system,"ax",%progbits
 451              		.align	1
 452              		.global	wifi_connect_system
 453              		.syntax unified
 454              		.thumb
 455              		.thumb_func
 457              	wifi_connect_system:
 458              	.LFB248:
  88:App/Src/wifi.c **** 
  89:App/Src/wifi.c **** uint8_t wifi_connect_system(void)
  90:App/Src/wifi.c **** {
 459              		.loc 1 90 1 is_stmt 1 view -0
 460              		.cfi_startproc
 461              		@ args = 0, pretend = 0, frame = 0
 462              		@ frame_needed = 0, uses_anonymous_args = 0
 463 0000 38B5     		push	{r3, r4, r5, lr}
 464              	.LCFI10:
 465              		.cfi_def_cfa_offset 16
 466              		.cfi_offset 3, -16
 467              		.cfi_offset 4, -12
 468              		.cfi_offset 5, -8
 469              		.cfi_offset 14, -4
  91:App/Src/wifi.c **** 	uint16_t i;
 470              		.loc 1 91 2 view .LVU72
  92:App/Src/wifi.c **** 	int left, right;
 471              		.loc 1 92 2 view .LVU73
  93:App/Src/wifi.c **** 
  94:App/Src/wifi.c **** 	clear_wifi_buffer();
 472              		.loc 1 94 2 view .LVU74
 473 0002 FFF7FEFF 		bl	clear_wifi_buffer
 474              	.LVL26:
  95:App/Src/wifi.c **** 	WifiPrintf("AT+CWJAP=\"d-wave5\",\"wave101203409\"\r\n");
 475              		.loc 1 95 2 view .LVU75
 476 0006 2D48     		ldr	r0, .L51
 477 0008 FFF7FEFF 		bl	WifiPrintf
 478              	.LVL27:
  96:App/Src/wifi.c **** 	for (i = 0; i < 1000; i++) {
 479              		.loc 1 96 2 view .LVU76
 480              		.loc 1 96 9 is_stmt 0 view .LVU77
 481 000c 0024     		movs	r4, #0
 482              	.LVL28:
 483              	.L32:
 484              		.loc 1 96 14 is_stmt 1 discriminator 1 view .LVU78
 485              		.loc 1 96 2 is_stmt 0 discriminator 1 view .LVU79
 486 000e B4F57A7F 		cmp	r4, #1000
 487 0012 10D2     		bcs	.L34
  97:App/Src/wifi.c **** 		osDelay(10);
 488              		.loc 1 97 3 is_stmt 1 view .LVU80
 489 0014 0A20     		movs	r0, #10
 490 0016 FFF7FEFF 		bl	osDelay
 491              	.LVL29:
  98:App/Src/wifi.c **** 		if (strSearch((char*)g_wifiRxBuff, "OK") >= 0) {
 492              		.loc 1 98 3 view .LVU81
 493              		.loc 1 98 7 is_stmt 0 view .LVU82
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 12


 494 001a 2949     		ldr	r1, .L51+4
 495 001c 2948     		ldr	r0, .L51+8
 496 001e FFF7FEFF 		bl	strSearch
 497              	.LVL30:
 498              		.loc 1 98 6 view .LVU83
 499 0022 0028     		cmp	r0, #0
 500 0024 02DA     		bge	.L48
  96:App/Src/wifi.c **** 	for (i = 0; i < 1000; i++) {
 501              		.loc 1 96 24 is_stmt 1 discriminator 2 view .LVU84
  96:App/Src/wifi.c **** 	for (i = 0; i < 1000; i++) {
 502              		.loc 1 96 25 is_stmt 0 discriminator 2 view .LVU85
 503 0026 0134     		adds	r4, r4, #1
 504              	.LVL31:
  96:App/Src/wifi.c **** 	for (i = 0; i < 1000; i++) {
 505              		.loc 1 96 25 discriminator 2 view .LVU86
 506 0028 A4B2     		uxth	r4, r4
 507              	.LVL32:
  96:App/Src/wifi.c **** 	for (i = 0; i < 1000; i++) {
 508              		.loc 1 96 25 discriminator 2 view .LVU87
 509 002a F0E7     		b	.L32
 510              	.L48:
  99:App/Src/wifi.c **** 			UsbPrintf("connect wifi OK\n");
 511              		.loc 1 99 4 is_stmt 1 view .LVU88
 512 002c 2648     		ldr	r0, .L51+12
 513 002e FFF7FEFF 		bl	UsbPrintf
 514              	.LVL33:
 100:App/Src/wifi.c **** 			clear_wifi_buffer();	
 515              		.loc 1 100 4 view .LVU89
 516 0032 FFF7FEFF 		bl	clear_wifi_buffer
 517              	.LVL34:
 101:App/Src/wifi.c **** 			break;
 518              		.loc 1 101 4 view .LVU90
 519              	.L34:
 102:App/Src/wifi.c **** 		}
 103:App/Src/wifi.c **** 	}
 104:App/Src/wifi.c **** 	if (i == 1000) {//等待10s超时
 520              		.loc 1 104 2 view .LVU91
 521              		.loc 1 104 5 is_stmt 0 view .LVU92
 522 0036 B4F57A7F 		cmp	r4, #1000
 523 003a 04D0     		beq	.L49
 105:App/Src/wifi.c **** 		UsbPrintf("%s", (char*)g_wifiRxBuff);
 106:App/Src/wifi.c **** 		UsbPrintf("can't connect wifi\n");
 107:App/Src/wifi.c **** 		g_wifiState = WIFI_NOT_CONNECT;
 108:App/Src/wifi.c **** 		return 0;
 109:App/Src/wifi.c **** 	}
 110:App/Src/wifi.c **** 
 111:App/Src/wifi.c **** 	WifiPrintf("AT+CIFSR\r\n");//获取IP地址
 524              		.loc 1 111 2 is_stmt 1 view .LVU93
 525 003c 2348     		ldr	r0, .L51+16
 526 003e FFF7FEFF 		bl	WifiPrintf
 527              	.LVL35:
 112:App/Src/wifi.c **** 	for (i = 0; i < 100; i++) {
 528              		.loc 1 112 2 view .LVU94
 529              		.loc 1 112 9 is_stmt 0 view .LVU95
 530 0042 0024     		movs	r4, #0
 531              		.loc 1 112 2 view .LVU96
 532 0044 1EE0     		b	.L38
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 13


 533              	.LVL36:
 534              	.L49:
 105:App/Src/wifi.c **** 		UsbPrintf("%s", (char*)g_wifiRxBuff);
 535              		.loc 1 105 3 is_stmt 1 view .LVU97
 536 0046 1F49     		ldr	r1, .L51+8
 537 0048 2148     		ldr	r0, .L51+20
 538 004a FFF7FEFF 		bl	UsbPrintf
 539              	.LVL37:
 106:App/Src/wifi.c **** 		g_wifiState = WIFI_NOT_CONNECT;
 540              		.loc 1 106 3 view .LVU98
 541 004e 2148     		ldr	r0, .L51+24
 542 0050 FFF7FEFF 		bl	UsbPrintf
 543              	.LVL38:
 107:App/Src/wifi.c **** 		return 0;
 544              		.loc 1 107 3 view .LVU99
 107:App/Src/wifi.c **** 		return 0;
 545              		.loc 1 107 15 is_stmt 0 view .LVU100
 546 0054 0020     		movs	r0, #0
 547 0056 204B     		ldr	r3, .L51+28
 548 0058 1870     		strb	r0, [r3]
 108:App/Src/wifi.c **** 	}
 549              		.loc 1 108 3 is_stmt 1 view .LVU101
 108:App/Src/wifi.c **** 	}
 550              		.loc 1 108 10 is_stmt 0 view .LVU102
 551 005a 10E0     		b	.L37
 552              	.LVL39:
 553              	.L42:
 554              	.LBB6:
 113:App/Src/wifi.c **** 		osDelay(10);
 114:App/Src/wifi.c **** 		left = strSearch((char*)g_wifiRxBuff, "STAIP");
 115:App/Src/wifi.c **** 		if (left >= 0) {
 116:App/Src/wifi.c **** 			left += 7;
 117:App/Src/wifi.c **** 			right = strSearch((char*)(g_wifiRxBuff + left), "\"");
 118:App/Src/wifi.c **** 			if (right >= 0) {
 119:App/Src/wifi.c **** 				right += left;
 120:App/Src/wifi.c **** 				for (int j = 0; j < (right - left); j++) {
 121:App/Src/wifi.c **** 					g_ipName[j] = g_wifiRxBuff[left + j];
 555              		.loc 1 121 6 is_stmt 1 discriminator 3 view .LVU103
 556              		.loc 1 121 38 is_stmt 0 discriminator 3 view .LVU104
 557 005c 5A19     		adds	r2, r3, r5
 558              		.loc 1 121 32 discriminator 3 view .LVU105
 559 005e 1949     		ldr	r1, .L51+8
 560 0060 895C     		ldrb	r1, [r1, r2]	@ zero_extendqisi2
 561              		.loc 1 121 18 discriminator 3 view .LVU106
 562 0062 1E4A     		ldr	r2, .L51+32
 563 0064 D154     		strb	r1, [r2, r3]
 120:App/Src/wifi.c **** 					g_ipName[j] = g_wifiRxBuff[left + j];
 564              		.loc 1 120 41 is_stmt 1 discriminator 3 view .LVU107
 120:App/Src/wifi.c **** 					g_ipName[j] = g_wifiRxBuff[left + j];
 565              		.loc 1 120 42 is_stmt 0 discriminator 3 view .LVU108
 566 0066 0133     		adds	r3, r3, #1
 567              	.LVL40:
 568              	.L40:
 120:App/Src/wifi.c **** 					g_ipName[j] = g_wifiRxBuff[left + j];
 569              		.loc 1 120 21 is_stmt 1 discriminator 1 view .LVU109
 120:App/Src/wifi.c **** 					g_ipName[j] = g_wifiRxBuff[left + j];
 570              		.loc 1 120 5 is_stmt 0 discriminator 1 view .LVU110
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 14


 571 0068 8342     		cmp	r3, r0
 572 006a F7DB     		blt	.L42
 573              	.LVL41:
 574              	.L41:
 120:App/Src/wifi.c **** 					g_ipName[j] = g_wifiRxBuff[left + j];
 575              		.loc 1 120 5 discriminator 1 view .LVU111
 576              	.LBE6:
 122:App/Src/wifi.c **** 				}
 123:App/Src/wifi.c **** 			}
 124:App/Src/wifi.c **** 			UsbPrintf("IP:%s\n", g_ipName);
 577              		.loc 1 124 4 is_stmt 1 view .LVU112
 578 006c 1B49     		ldr	r1, .L51+32
 579 006e 1C48     		ldr	r0, .L51+36
 580 0070 FFF7FEFF 		bl	UsbPrintf
 581              	.LVL42:
 125:App/Src/wifi.c **** 			clear_wifi_buffer();
 582              		.loc 1 125 4 view .LVU113
 583 0074 FFF7FEFF 		bl	clear_wifi_buffer
 584              	.LVL43:
 126:App/Src/wifi.c **** 			break;
 585              		.loc 1 126 4 view .LVU114
 586              	.L43:
 127:App/Src/wifi.c **** 		}
 128:App/Src/wifi.c **** 	}
 129:App/Src/wifi.c **** 	if (i == 100) {
 587              		.loc 1 129 2 view .LVU115
 588              		.loc 1 129 5 is_stmt 0 view .LVU116
 589 0078 642C     		cmp	r4, #100
 590 007a 18D0     		beq	.L50
 130:App/Src/wifi.c **** 		UsbPrintf("ip address is error\n");
 131:App/Src/wifi.c **** 		g_wifiState = WIFI_NOT_CONNECT;
 132:App/Src/wifi.c **** 		return 0;
 133:App/Src/wifi.c **** 	}
 134:App/Src/wifi.c **** 
 135:App/Src/wifi.c **** 	return 1;
 591              		.loc 1 135 9 view .LVU117
 592 007c 0120     		movs	r0, #1
 593              	.L37:
 136:App/Src/wifi.c **** }
 594              		.loc 1 136 1 view .LVU118
 595 007e 38BD     		pop	{r3, r4, r5, pc}
 596              	.LVL44:
 597              	.L39:
 112:App/Src/wifi.c **** 		osDelay(10);
 598              		.loc 1 112 23 is_stmt 1 discriminator 2 view .LVU119
 112:App/Src/wifi.c **** 		osDelay(10);
 599              		.loc 1 112 24 is_stmt 0 discriminator 2 view .LVU120
 600 0080 0134     		adds	r4, r4, #1
 601              	.LVL45:
 112:App/Src/wifi.c **** 		osDelay(10);
 602              		.loc 1 112 24 discriminator 2 view .LVU121
 603 0082 A4B2     		uxth	r4, r4
 604              	.LVL46:
 605              	.L38:
 112:App/Src/wifi.c **** 		osDelay(10);
 606              		.loc 1 112 14 is_stmt 1 discriminator 1 view .LVU122
 112:App/Src/wifi.c **** 		osDelay(10);
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 15


 607              		.loc 1 112 2 is_stmt 0 discriminator 1 view .LVU123
 608 0084 632C     		cmp	r4, #99
 609 0086 F7D8     		bhi	.L43
 113:App/Src/wifi.c **** 		left = strSearch((char*)g_wifiRxBuff, "STAIP");
 610              		.loc 1 113 3 is_stmt 1 view .LVU124
 611 0088 0A20     		movs	r0, #10
 612 008a FFF7FEFF 		bl	osDelay
 613              	.LVL47:
 114:App/Src/wifi.c **** 		if (left >= 0) {
 614              		.loc 1 114 3 view .LVU125
 114:App/Src/wifi.c **** 		if (left >= 0) {
 615              		.loc 1 114 10 is_stmt 0 view .LVU126
 616 008e 1549     		ldr	r1, .L51+40
 617 0090 0C48     		ldr	r0, .L51+8
 618 0092 FFF7FEFF 		bl	strSearch
 619              	.LVL48:
 115:App/Src/wifi.c **** 			left += 7;
 620              		.loc 1 115 3 is_stmt 1 view .LVU127
 115:App/Src/wifi.c **** 			left += 7;
 621              		.loc 1 115 6 is_stmt 0 view .LVU128
 622 0096 0028     		cmp	r0, #0
 115:App/Src/wifi.c **** 			left += 7;
 623              		.loc 1 115 6 view .LVU129
 624 0098 F2DB     		blt	.L39
 116:App/Src/wifi.c **** 			right = strSearch((char*)(g_wifiRxBuff + left), "\"");
 625              		.loc 1 116 4 is_stmt 1 view .LVU130
 116:App/Src/wifi.c **** 			right = strSearch((char*)(g_wifiRxBuff + left), "\"");
 626              		.loc 1 116 9 is_stmt 0 view .LVU131
 627 009a C51D     		adds	r5, r0, #7
 628              	.LVL49:
 117:App/Src/wifi.c **** 			if (right >= 0) {
 629              		.loc 1 117 4 is_stmt 1 view .LVU132
 117:App/Src/wifi.c **** 			if (right >= 0) {
 630              		.loc 1 117 12 is_stmt 0 view .LVU133
 631 009c 1249     		ldr	r1, .L51+44
 632 009e 0948     		ldr	r0, .L51+8
 633 00a0 2844     		add	r0, r0, r5
 634 00a2 FFF7FEFF 		bl	strSearch
 635              	.LVL50:
 118:App/Src/wifi.c **** 				right += left;
 636              		.loc 1 118 4 is_stmt 1 view .LVU134
 118:App/Src/wifi.c **** 				right += left;
 637              		.loc 1 118 7 is_stmt 0 view .LVU135
 638 00a6 0028     		cmp	r0, #0
 118:App/Src/wifi.c **** 				right += left;
 639              		.loc 1 118 7 view .LVU136
 640 00a8 E0DB     		blt	.L41
 641              	.LBB7:
 120:App/Src/wifi.c **** 					g_ipName[j] = g_wifiRxBuff[left + j];
 642              		.loc 1 120 14 view .LVU137
 643 00aa 0023     		movs	r3, #0
 644 00ac DCE7     		b	.L40
 645              	.LVL51:
 646              	.L50:
 120:App/Src/wifi.c **** 					g_ipName[j] = g_wifiRxBuff[left + j];
 647              		.loc 1 120 14 view .LVU138
 648              	.LBE7:
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 16


 130:App/Src/wifi.c **** 		g_wifiState = WIFI_NOT_CONNECT;
 649              		.loc 1 130 3 is_stmt 1 view .LVU139
 650 00ae 0F48     		ldr	r0, .L51+48
 651 00b0 FFF7FEFF 		bl	UsbPrintf
 652              	.LVL52:
 131:App/Src/wifi.c **** 		return 0;
 653              		.loc 1 131 3 view .LVU140
 131:App/Src/wifi.c **** 		return 0;
 654              		.loc 1 131 15 is_stmt 0 view .LVU141
 655 00b4 0020     		movs	r0, #0
 656 00b6 084B     		ldr	r3, .L51+28
 657 00b8 1870     		strb	r0, [r3]
 132:App/Src/wifi.c **** 	}
 658              		.loc 1 132 3 is_stmt 1 view .LVU142
 132:App/Src/wifi.c **** 	}
 659              		.loc 1 132 10 is_stmt 0 view .LVU143
 660 00ba E0E7     		b	.L37
 661              	.L52:
 662              		.align	2
 663              	.L51:
 664 00bc 00000000 		.word	.LC6
 665 00c0 28000000 		.word	.LC7
 666 00c4 00000000 		.word	.LANCHOR2
 667 00c8 2C000000 		.word	.LC8
 668 00cc 58000000 		.word	.LC11
 669 00d0 40000000 		.word	.LC9
 670 00d4 44000000 		.word	.LC10
 671 00d8 00000000 		.word	.LANCHOR5
 672 00dc 00000000 		.word	.LANCHOR6
 673 00e0 70000000 		.word	.LC14
 674 00e4 64000000 		.word	.LC12
 675 00e8 6C000000 		.word	.LC13
 676 00ec 78000000 		.word	.LC15
 677              		.cfi_endproc
 678              	.LFE248:
 680              		.section	.rodata.wifi_building_tcpip.str1.4,"aMS",%progbits,1
 681              		.align	2
 682              	.LC16:
 683 0000 41542B43 		.ascii	"AT+CIPSTART=\"TCP\",\"192.168.1.33\",8385\015\012\000"
 683      49505354 
 683      4152543D 
 683      22544350 
 683      222C2231 
 684              		.align	2
 685              	.LC17:
 686 0028 434F4E4E 		.ascii	"CONNECTED\000"
 686      45435445 
 686      4400
 687 0032 0000     		.align	2
 688              	.LC18:
 689 0034 74637020 		.ascii	"tcp connect OK\012\000"
 689      636F6E6E 
 689      65637420 
 689      4F4B0A00 
 690              		.align	2
 691              	.LC19:
 692 0044 434C4F53 		.ascii	"CLOSED\000"
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 17


 692      454400
 693 004b 00       		.align	2
 694              	.LC20:
 695 004c 74637020 		.ascii	"tcp connect need to try\012\000"
 695      636F6E6E 
 695      65637420 
 695      6E656564 
 695      20746F20 
 696 0065 000000   		.align	2
 697              	.LC21:
 698 0068 74637020 		.ascii	"tcp connect is error\012\000"
 698      636F6E6E 
 698      65637420 
 698      69732065 
 698      72726F72 
 699              		.section	.text.wifi_building_tcpip,"ax",%progbits
 700              		.align	1
 701              		.global	wifi_building_tcpip
 702              		.syntax unified
 703              		.thumb
 704              		.thumb_func
 706              	wifi_building_tcpip:
 707              	.LFB249:
 137:App/Src/wifi.c **** 
 138:App/Src/wifi.c **** uint8_t wifi_building_tcpip(void)
 139:App/Src/wifi.c **** {
 708              		.loc 1 139 1 is_stmt 1 view -0
 709              		.cfi_startproc
 710              		@ args = 0, pretend = 0, frame = 0
 711              		@ frame_needed = 0, uses_anonymous_args = 0
 712 0000 10B5     		push	{r4, lr}
 713              	.LCFI11:
 714              		.cfi_def_cfa_offset 8
 715              		.cfi_offset 4, -8
 716              		.cfi_offset 14, -4
 140:App/Src/wifi.c **** 	uint16_t i;
 717              		.loc 1 140 2 view .LVU145
 141:App/Src/wifi.c **** 	//WifiPrintf("AT+CIPSTART=\"TCP\",\"192.168.1.86\",8080\r\n");
 142:App/Src/wifi.c **** 	WifiPrintf("AT+CIPSTART=\"TCP\",\"192.168.1.33\",8385\r\n");
 718              		.loc 1 142 2 view .LVU146
 719 0002 1D48     		ldr	r0, .L64
 720 0004 FFF7FEFF 		bl	WifiPrintf
 721              	.LVL53:
 143:App/Src/wifi.c **** 	for (i = 0; i < 1000; i++) {
 722              		.loc 1 143 2 view .LVU147
 723              		.loc 1 143 9 is_stmt 0 view .LVU148
 724 0008 0024     		movs	r4, #0
 725              		.loc 1 143 2 view .LVU149
 726 000a 0EE0     		b	.L54
 727              	.LVL54:
 728              	.L55:
 144:App/Src/wifi.c **** 		osDelay(10);
 145:App/Src/wifi.c **** 		if (strSearch((char*)g_wifiRxBuff, "OK") >= 0 || strSearch((char*)g_wifiRxBuff, "CONNECTED") >= 0
 146:App/Src/wifi.c **** 			UsbPrintf("tcp connect OK\n");
 729              		.loc 1 146 4 is_stmt 1 view .LVU150
 730 000c 1B48     		ldr	r0, .L64+4
 731 000e FFF7FEFF 		bl	UsbPrintf
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 18


 732              	.LVL55:
 147:App/Src/wifi.c **** 			clear_wifi_buffer();
 733              		.loc 1 147 4 view .LVU151
 734 0012 FFF7FEFF 		bl	clear_wifi_buffer
 735              	.LVL56:
 148:App/Src/wifi.c **** 			g_wifiState = WIFI_CONNECTED_CMD;
 736              		.loc 1 148 4 view .LVU152
 737              		.loc 1 148 16 is_stmt 0 view .LVU153
 738 0016 1A4B     		ldr	r3, .L64+8
 739 0018 0322     		movs	r2, #3
 740 001a 1A70     		strb	r2, [r3]
 149:App/Src/wifi.c **** 			break;
 741              		.loc 1 149 4 is_stmt 1 view .LVU154
 742              	.L57:
 150:App/Src/wifi.c **** 		} else if (strSearch((char*)g_wifiRxBuff, "CLOSED") >= 0) {
 151:App/Src/wifi.c **** 			UsbPrintf("tcp connect need to try\n");
 152:App/Src/wifi.c **** 			clear_wifi_buffer();
 153:App/Src/wifi.c **** 			g_wifiState = WIFI_BEFOR_TCP;
 154:App/Src/wifi.c **** 			return 0;
 155:App/Src/wifi.c **** 		}
 156:App/Src/wifi.c ****  	}
 157:App/Src/wifi.c **** 	if (i == 1000) {
 743              		.loc 1 157 2 view .LVU155
 744              		.loc 1 157 5 is_stmt 0 view .LVU156
 745 001c B4F57A7F 		cmp	r4, #1000
 746 0020 25D0     		beq	.L63
 158:App/Src/wifi.c **** 		UsbPrintf("tcp connect is error\n");
 159:App/Src/wifi.c **** 		return 0;
 160:App/Src/wifi.c **** 	}
 161:App/Src/wifi.c **** 	return 1;
 747              		.loc 1 161 9 view .LVU157
 748 0022 0120     		movs	r0, #1
 749              	.L59:
 162:App/Src/wifi.c **** }
 750              		.loc 1 162 1 view .LVU158
 751 0024 10BD     		pop	{r4, pc}
 752              	.LVL57:
 753              	.L58:
 143:App/Src/wifi.c **** 		osDelay(10);
 754              		.loc 1 143 24 is_stmt 1 discriminator 2 view .LVU159
 143:App/Src/wifi.c **** 		osDelay(10);
 755              		.loc 1 143 25 is_stmt 0 discriminator 2 view .LVU160
 756 0026 0134     		adds	r4, r4, #1
 757              	.LVL58:
 143:App/Src/wifi.c **** 		osDelay(10);
 758              		.loc 1 143 25 discriminator 2 view .LVU161
 759 0028 A4B2     		uxth	r4, r4
 760              	.LVL59:
 761              	.L54:
 143:App/Src/wifi.c **** 		osDelay(10);
 762              		.loc 1 143 14 is_stmt 1 discriminator 1 view .LVU162
 143:App/Src/wifi.c **** 		osDelay(10);
 763              		.loc 1 143 2 is_stmt 0 discriminator 1 view .LVU163
 764 002a B4F57A7F 		cmp	r4, #1000
 765 002e F5D2     		bcs	.L57
 144:App/Src/wifi.c **** 		if (strSearch((char*)g_wifiRxBuff, "OK") >= 0 || strSearch((char*)g_wifiRxBuff, "CONNECTED") >= 0
 766              		.loc 1 144 3 is_stmt 1 view .LVU164
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 19


 767 0030 0A20     		movs	r0, #10
 768 0032 FFF7FEFF 		bl	osDelay
 769              	.LVL60:
 145:App/Src/wifi.c **** 			UsbPrintf("tcp connect OK\n");
 770              		.loc 1 145 3 view .LVU165
 145:App/Src/wifi.c **** 			UsbPrintf("tcp connect OK\n");
 771              		.loc 1 145 7 is_stmt 0 view .LVU166
 772 0036 1349     		ldr	r1, .L64+12
 773 0038 1348     		ldr	r0, .L64+16
 774 003a FFF7FEFF 		bl	strSearch
 775              	.LVL61:
 145:App/Src/wifi.c **** 			UsbPrintf("tcp connect OK\n");
 776              		.loc 1 145 6 view .LVU167
 777 003e 0028     		cmp	r0, #0
 778 0040 E4DA     		bge	.L55
 145:App/Src/wifi.c **** 			UsbPrintf("tcp connect OK\n");
 779              		.loc 1 145 52 discriminator 1 view .LVU168
 780 0042 1249     		ldr	r1, .L64+20
 781 0044 1048     		ldr	r0, .L64+16
 782 0046 FFF7FEFF 		bl	strSearch
 783              	.LVL62:
 145:App/Src/wifi.c **** 			UsbPrintf("tcp connect OK\n");
 784              		.loc 1 145 49 discriminator 1 view .LVU169
 785 004a 0028     		cmp	r0, #0
 786 004c DEDA     		bge	.L55
 150:App/Src/wifi.c **** 			UsbPrintf("tcp connect need to try\n");
 787              		.loc 1 150 10 is_stmt 1 view .LVU170
 150:App/Src/wifi.c **** 			UsbPrintf("tcp connect need to try\n");
 788              		.loc 1 150 14 is_stmt 0 view .LVU171
 789 004e 1049     		ldr	r1, .L64+24
 790 0050 0D48     		ldr	r0, .L64+16
 791 0052 FFF7FEFF 		bl	strSearch
 792              	.LVL63:
 150:App/Src/wifi.c **** 			UsbPrintf("tcp connect need to try\n");
 793              		.loc 1 150 13 view .LVU172
 794 0056 0028     		cmp	r0, #0
 795 0058 E5DB     		blt	.L58
 151:App/Src/wifi.c **** 			clear_wifi_buffer();
 796              		.loc 1 151 4 is_stmt 1 view .LVU173
 797 005a 0E48     		ldr	r0, .L64+28
 798 005c FFF7FEFF 		bl	UsbPrintf
 799              	.LVL64:
 152:App/Src/wifi.c **** 			g_wifiState = WIFI_BEFOR_TCP;
 800              		.loc 1 152 4 view .LVU174
 801 0060 FFF7FEFF 		bl	clear_wifi_buffer
 802              	.LVL65:
 153:App/Src/wifi.c **** 			return 0;
 803              		.loc 1 153 4 view .LVU175
 153:App/Src/wifi.c **** 			return 0;
 804              		.loc 1 153 16 is_stmt 0 view .LVU176
 805 0064 064B     		ldr	r3, .L64+8
 806 0066 0222     		movs	r2, #2
 807 0068 1A70     		strb	r2, [r3]
 154:App/Src/wifi.c **** 		}
 808              		.loc 1 154 4 is_stmt 1 view .LVU177
 154:App/Src/wifi.c **** 		}
 809              		.loc 1 154 11 is_stmt 0 view .LVU178
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 20


 810 006a 0020     		movs	r0, #0
 811 006c DAE7     		b	.L59
 812              	.L63:
 158:App/Src/wifi.c **** 		return 0;
 813              		.loc 1 158 3 is_stmt 1 view .LVU179
 814 006e 0A48     		ldr	r0, .L64+32
 815 0070 FFF7FEFF 		bl	UsbPrintf
 816              	.LVL66:
 159:App/Src/wifi.c **** 	}
 817              		.loc 1 159 3 view .LVU180
 159:App/Src/wifi.c **** 	}
 818              		.loc 1 159 10 is_stmt 0 view .LVU181
 819 0074 0020     		movs	r0, #0
 820 0076 D5E7     		b	.L59
 821              	.L65:
 822              		.align	2
 823              	.L64:
 824 0078 00000000 		.word	.LC16
 825 007c 34000000 		.word	.LC18
 826 0080 00000000 		.word	.LANCHOR5
 827 0084 28000000 		.word	.LC7
 828 0088 00000000 		.word	.LANCHOR2
 829 008c 28000000 		.word	.LC17
 830 0090 44000000 		.word	.LC19
 831 0094 4C000000 		.word	.LC20
 832 0098 68000000 		.word	.LC21
 833              		.cfi_endproc
 834              	.LFE249:
 836              		.section	.rodata.wifi_set_free_communicate.str1.4,"aMS",%progbits,1
 837              		.align	2
 838              	.LC22:
 839 0000 41542B43 		.ascii	"AT+CIPMODE=1\015\012\000"
 839      49504D4F 
 839      44453D31 
 839      0D0A00
 840 000f 00       		.align	2
 841              	.LC23:
 842 0010 73657420 		.ascii	"set ipmode OK\012\000"
 842      69706D6F 
 842      6465204F 
 842      4B0A00
 843 001f 00       		.align	2
 844              	.LC24:
 845 0020 4552524F 		.ascii	"ERROR\000"
 845      5200
 846 0026 0000     		.align	2
 847              	.LC25:
 848 0028 66726565 		.ascii	"free mode is error\012\000"
 848      206D6F64 
 848      65206973 
 848      20657272 
 848      6F720A00 
 849              		.align	2
 850              	.LC26:
 851 003c 73657420 		.ascii	"set ipmode is error\012\000"
 851      69706D6F 
 851      64652069 
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 21


 851      73206572 
 851      726F720A 
 852 0051 000000   		.align	2
 853              	.LC27:
 854 0054 41542B43 		.ascii	"AT+CIPSEND\015\012\000"
 854      49505345 
 854      4E440D0A 
 854      00
 855 0061 000000   		.align	2
 856              	.LC28:
 857 0064 3E00     		.ascii	">\000"
 858 0066 0000     		.align	2
 859              	.LC29:
 860 0068 66726565 		.ascii	"free communicate is starting...\012\000"
 860      20636F6D 
 860      6D756E69 
 860      63617465 
 860      20697320 
 861              		.section	.text.wifi_set_free_communicate,"ax",%progbits
 862              		.align	1
 863              		.global	wifi_set_free_communicate
 864              		.syntax unified
 865              		.thumb
 866              		.thumb_func
 868              	wifi_set_free_communicate:
 869              	.LFB250:
 163:App/Src/wifi.c **** 
 164:App/Src/wifi.c **** uint8_t wifi_set_free_communicate(void)
 165:App/Src/wifi.c **** {
 870              		.loc 1 165 1 is_stmt 1 view -0
 871              		.cfi_startproc
 872              		@ args = 0, pretend = 0, frame = 0
 873              		@ frame_needed = 0, uses_anonymous_args = 0
 874 0000 70B5     		push	{r4, r5, r6, lr}
 875              	.LCFI12:
 876              		.cfi_def_cfa_offset 16
 877              		.cfi_offset 4, -16
 878              		.cfi_offset 5, -12
 879              		.cfi_offset 6, -8
 880              		.cfi_offset 14, -4
 166:App/Src/wifi.c **** 	int i;
 881              		.loc 1 166 2 view .LVU183
 167:App/Src/wifi.c **** 	int left;
 882              		.loc 1 167 2 view .LVU184
 168:App/Src/wifi.c **** 
 169:App/Src/wifi.c **** 	g_wifiState = WIFI_CONNECTED_CMD;
 883              		.loc 1 169 2 view .LVU185
 884              		.loc 1 169 14 is_stmt 0 view .LVU186
 885 0002 344B     		ldr	r3, .L87
 886 0004 0322     		movs	r2, #3
 887 0006 1A70     		strb	r2, [r3]
 170:App/Src/wifi.c **** 	WifiPrintf("AT+CIPMODE=1\r\n");
 888              		.loc 1 170 2 is_stmt 1 view .LVU187
 889 0008 3348     		ldr	r0, .L87+4
 890 000a FFF7FEFF 		bl	WifiPrintf
 891              	.LVL67:
 171:App/Src/wifi.c **** 	for (i = 0; i < 100; i++) {
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 22


 892              		.loc 1 171 2 view .LVU188
 893              		.loc 1 171 9 is_stmt 0 view .LVU189
 894 000e 0024     		movs	r4, #0
 895              	.LVL68:
 896              	.L67:
 897              		.loc 1 171 14 is_stmt 1 discriminator 1 view .LVU190
 898              		.loc 1 171 2 is_stmt 0 discriminator 1 view .LVU191
 899 0010 632C     		cmp	r4, #99
 900 0012 15DC     		bgt	.L69
 172:App/Src/wifi.c **** 		osDelay(10);
 901              		.loc 1 172 3 is_stmt 1 view .LVU192
 902 0014 0A20     		movs	r0, #10
 903 0016 FFF7FEFF 		bl	osDelay
 904              	.LVL69:
 173:App/Src/wifi.c **** 		left = strSearch((char*)g_wifiRxBuff, "OK");
 905              		.loc 1 173 3 view .LVU193
 906              		.loc 1 173 10 is_stmt 0 view .LVU194
 907 001a 3049     		ldr	r1, .L87+8
 908 001c 3048     		ldr	r0, .L87+12
 909 001e FFF7FEFF 		bl	strSearch
 910              	.LVL70:
 174:App/Src/wifi.c **** 		if (left >= 0) {
 911              		.loc 1 174 3 is_stmt 1 view .LVU195
 912              		.loc 1 174 6 is_stmt 0 view .LVU196
 913 0022 0028     		cmp	r0, #0
 914 0024 07DA     		bge	.L81
 175:App/Src/wifi.c **** 			UsbPrintf("set ipmode OK\n");
 176:App/Src/wifi.c **** 			clear_wifi_buffer();
 177:App/Src/wifi.c **** 			break;
 178:App/Src/wifi.c **** 		} else if (strSearch((char*)g_wifiRxBuff, "ERROR") >= 0) {
 915              		.loc 1 178 10 is_stmt 1 view .LVU197
 916              		.loc 1 178 14 is_stmt 0 view .LVU198
 917 0026 2F49     		ldr	r1, .L87+16
 918 0028 2D48     		ldr	r0, .L87+12
 919              	.LVL71:
 920              		.loc 1 178 14 view .LVU199
 921 002a FFF7FEFF 		bl	strSearch
 922              	.LVL72:
 923              		.loc 1 178 13 view .LVU200
 924 002e 0028     		cmp	r0, #0
 925 0030 25DA     		bge	.L82
 171:App/Src/wifi.c **** 		osDelay(10);
 926              		.loc 1 171 23 is_stmt 1 discriminator 2 view .LVU201
 171:App/Src/wifi.c **** 		osDelay(10);
 927              		.loc 1 171 24 is_stmt 0 discriminator 2 view .LVU202
 928 0032 0134     		adds	r4, r4, #1
 929              	.LVL73:
 171:App/Src/wifi.c **** 		osDelay(10);
 930              		.loc 1 171 24 discriminator 2 view .LVU203
 931 0034 ECE7     		b	.L67
 932              	.LVL74:
 933              	.L81:
 175:App/Src/wifi.c **** 			UsbPrintf("set ipmode OK\n");
 934              		.loc 1 175 4 is_stmt 1 view .LVU204
 935 0036 2C48     		ldr	r0, .L87+20
 936              	.LVL75:
 175:App/Src/wifi.c **** 			UsbPrintf("set ipmode OK\n");
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 23


 937              		.loc 1 175 4 is_stmt 0 view .LVU205
 938 0038 FFF7FEFF 		bl	UsbPrintf
 939              	.LVL76:
 176:App/Src/wifi.c **** 			break;
 940              		.loc 1 176 4 is_stmt 1 view .LVU206
 941 003c FFF7FEFF 		bl	clear_wifi_buffer
 942              	.LVL77:
 177:App/Src/wifi.c **** 		} else if (strSearch((char*)g_wifiRxBuff, "ERROR") >= 0) {
 943              		.loc 1 177 4 view .LVU207
 944              	.L69:
 179:App/Src/wifi.c **** 			clear_wifi_buffer();
 180:App/Src/wifi.c **** 			g_wifiState = WIFI_BEFOR_TCP;
 181:App/Src/wifi.c **** 			UsbPrintf("free mode is error\n");
 182:App/Src/wifi.c **** 			return 0;
 183:App/Src/wifi.c **** 		}
 184:App/Src/wifi.c **** 	}
 185:App/Src/wifi.c **** 	if (i == 100) {
 945              		.loc 1 185 2 view .LVU208
 946              		.loc 1 185 5 is_stmt 0 view .LVU209
 947 0040 642C     		cmp	r4, #100
 948 0042 26D0     		beq	.L83
 186:App/Src/wifi.c **** 		UsbPrintf("set ipmode is error\n");
 187:App/Src/wifi.c **** 		return 0;
 188:App/Src/wifi.c **** 	}
 189:App/Src/wifi.c **** 
 190:App/Src/wifi.c **** 	WifiPrintf("AT+CIPSEND\r\n");
 949              		.loc 1 190 2 is_stmt 1 view .LVU210
 950 0044 2948     		ldr	r0, .L87+24
 951 0046 FFF7FEFF 		bl	WifiPrintf
 952              	.LVL78:
 191:App/Src/wifi.c **** 	for (i = 0; i < 100; i++) {
 953              		.loc 1 191 2 view .LVU211
 954              		.loc 1 191 9 is_stmt 0 view .LVU212
 955 004a 0026     		movs	r6, #0
 956              	.LVL79:
 957              	.L74:
 958              		.loc 1 191 14 is_stmt 1 discriminator 1 view .LVU213
 959              		.loc 1 191 2 is_stmt 0 discriminator 1 view .LVU214
 960 004c 632E     		cmp	r6, #99
 961 004e 2ADC     		bgt	.L76
 192:App/Src/wifi.c **** 		osDelay(10);
 962              		.loc 1 192 3 is_stmt 1 view .LVU215
 963 0050 0A20     		movs	r0, #10
 964 0052 FFF7FEFF 		bl	osDelay
 965              	.LVL80:
 193:App/Src/wifi.c **** 		left = strSearch((char*)g_wifiRxBuff, ">");
 966              		.loc 1 193 3 view .LVU216
 967              		.loc 1 193 10 is_stmt 0 view .LVU217
 968 0056 264D     		ldr	r5, .L87+28
 969 0058 214C     		ldr	r4, .L87+12
 970 005a 2946     		mov	r1, r5
 971 005c 2046     		mov	r0, r4
 972 005e FFF7FEFF 		bl	strSearch
 973              	.LVL81:
 194:App/Src/wifi.c **** 		if (strSearch((char*)g_wifiRxBuff, ">") >= 0) {
 974              		.loc 1 194 3 is_stmt 1 view .LVU218
 975              		.loc 1 194 7 is_stmt 0 view .LVU219
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 24


 976 0062 2946     		mov	r1, r5
 977 0064 2046     		mov	r0, r4
 978 0066 FFF7FEFF 		bl	strSearch
 979              	.LVL82:
 980              		.loc 1 194 6 view .LVU220
 981 006a 0028     		cmp	r0, #0
 982 006c 16DA     		bge	.L84
 195:App/Src/wifi.c **** 			clear_wifi_buffer();
 196:App/Src/wifi.c **** 			g_wifiState = WIFI_CONNECTED_FREE;
 197:App/Src/wifi.c **** 			break;
 198:App/Src/wifi.c **** 		} else if (strSearch((char*)g_wifiRxBuff, "ERROR") >= 0) {
 983              		.loc 1 198 10 is_stmt 1 view .LVU221
 984              		.loc 1 198 14 is_stmt 0 view .LVU222
 985 006e 1D49     		ldr	r1, .L87+16
 986 0070 1B48     		ldr	r0, .L87+12
 987 0072 FFF7FEFF 		bl	strSearch
 988              	.LVL83:
 989              		.loc 1 198 13 view .LVU223
 990 0076 0028     		cmp	r0, #0
 991 0078 1CDA     		bge	.L85
 191:App/Src/wifi.c **** 		osDelay(10);
 992              		.loc 1 191 23 is_stmt 1 discriminator 2 view .LVU224
 191:App/Src/wifi.c **** 		osDelay(10);
 993              		.loc 1 191 24 is_stmt 0 discriminator 2 view .LVU225
 994 007a 0136     		adds	r6, r6, #1
 995              	.LVL84:
 191:App/Src/wifi.c **** 		osDelay(10);
 996              		.loc 1 191 24 discriminator 2 view .LVU226
 997 007c E6E7     		b	.L74
 998              	.LVL85:
 999              	.L82:
 179:App/Src/wifi.c **** 			g_wifiState = WIFI_BEFOR_TCP;
 1000              		.loc 1 179 4 is_stmt 1 view .LVU227
 1001 007e FFF7FEFF 		bl	clear_wifi_buffer
 1002              	.LVL86:
 180:App/Src/wifi.c **** 			UsbPrintf("free mode is error\n");
 1003              		.loc 1 180 4 view .LVU228
 180:App/Src/wifi.c **** 			UsbPrintf("free mode is error\n");
 1004              		.loc 1 180 16 is_stmt 0 view .LVU229
 1005 0082 144B     		ldr	r3, .L87
 1006 0084 0222     		movs	r2, #2
 1007 0086 1A70     		strb	r2, [r3]
 181:App/Src/wifi.c **** 			return 0;
 1008              		.loc 1 181 4 is_stmt 1 view .LVU230
 1009 0088 1A48     		ldr	r0, .L87+32
 1010 008a FFF7FEFF 		bl	UsbPrintf
 1011              	.LVL87:
 182:App/Src/wifi.c **** 		}
 1012              		.loc 1 182 4 view .LVU231
 182:App/Src/wifi.c **** 		}
 1013              		.loc 1 182 11 is_stmt 0 view .LVU232
 1014 008e 0020     		movs	r0, #0
 1015              	.LVL88:
 1016              	.L71:
 199:App/Src/wifi.c **** 			clear_wifi_buffer();
 200:App/Src/wifi.c **** 			g_wifiState = WIFI_BEFOR_TCP;
 201:App/Src/wifi.c **** 			UsbPrintf("free mode is error\n");
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 25


 202:App/Src/wifi.c **** 			return 0;
 203:App/Src/wifi.c **** 		}
 204:App/Src/wifi.c **** 	}
 205:App/Src/wifi.c **** 	if (i == 100) {
 206:App/Src/wifi.c **** 		UsbPrintf("free mode is error\n");
 207:App/Src/wifi.c **** 		return 0;
 208:App/Src/wifi.c **** 	}
 209:App/Src/wifi.c **** 	UsbPrintf("free communicate is starting...\n");
 210:App/Src/wifi.c **** 	return 1;
 211:App/Src/wifi.c **** }
 1017              		.loc 1 211 1 view .LVU233
 1018 0090 70BD     		pop	{r4, r5, r6, pc}
 1019              	.LVL89:
 1020              	.L83:
 186:App/Src/wifi.c **** 		return 0;
 1021              		.loc 1 186 3 is_stmt 1 view .LVU234
 1022 0092 1948     		ldr	r0, .L87+36
 1023 0094 FFF7FEFF 		bl	UsbPrintf
 1024              	.LVL90:
 187:App/Src/wifi.c **** 	}
 1025              		.loc 1 187 3 view .LVU235
 187:App/Src/wifi.c **** 	}
 1026              		.loc 1 187 10 is_stmt 0 view .LVU236
 1027 0098 0020     		movs	r0, #0
 1028 009a F9E7     		b	.L71
 1029              	.LVL91:
 1030              	.L84:
 195:App/Src/wifi.c **** 			g_wifiState = WIFI_CONNECTED_FREE;
 1031              		.loc 1 195 4 is_stmt 1 view .LVU237
 1032 009c FFF7FEFF 		bl	clear_wifi_buffer
 1033              	.LVL92:
 196:App/Src/wifi.c **** 			break;
 1034              		.loc 1 196 4 view .LVU238
 196:App/Src/wifi.c **** 			break;
 1035              		.loc 1 196 16 is_stmt 0 view .LVU239
 1036 00a0 0C4B     		ldr	r3, .L87
 1037 00a2 0422     		movs	r2, #4
 1038 00a4 1A70     		strb	r2, [r3]
 197:App/Src/wifi.c **** 		} else if (strSearch((char*)g_wifiRxBuff, "ERROR") >= 0) {
 1039              		.loc 1 197 4 is_stmt 1 view .LVU240
 1040              	.L76:
 205:App/Src/wifi.c **** 		UsbPrintf("free mode is error\n");
 1041              		.loc 1 205 2 view .LVU241
 205:App/Src/wifi.c **** 		UsbPrintf("free mode is error\n");
 1042              		.loc 1 205 5 is_stmt 0 view .LVU242
 1043 00a6 642E     		cmp	r6, #100
 1044 00a8 0ED0     		beq	.L86
 209:App/Src/wifi.c **** 	return 1;
 1045              		.loc 1 209 2 is_stmt 1 view .LVU243
 1046 00aa 1448     		ldr	r0, .L87+40
 1047 00ac FFF7FEFF 		bl	UsbPrintf
 1048              	.LVL93:
 210:App/Src/wifi.c **** }
 1049              		.loc 1 210 2 view .LVU244
 210:App/Src/wifi.c **** }
 1050              		.loc 1 210 9 is_stmt 0 view .LVU245
 1051 00b0 0120     		movs	r0, #1
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 26


 1052 00b2 EDE7     		b	.L71
 1053              	.L85:
 199:App/Src/wifi.c **** 			g_wifiState = WIFI_BEFOR_TCP;
 1054              		.loc 1 199 4 is_stmt 1 view .LVU246
 1055 00b4 FFF7FEFF 		bl	clear_wifi_buffer
 1056              	.LVL94:
 200:App/Src/wifi.c **** 			UsbPrintf("free mode is error\n");
 1057              		.loc 1 200 4 view .LVU247
 200:App/Src/wifi.c **** 			UsbPrintf("free mode is error\n");
 1058              		.loc 1 200 16 is_stmt 0 view .LVU248
 1059 00b8 064B     		ldr	r3, .L87
 1060 00ba 0222     		movs	r2, #2
 1061 00bc 1A70     		strb	r2, [r3]
 201:App/Src/wifi.c **** 			return 0;
 1062              		.loc 1 201 4 is_stmt 1 view .LVU249
 1063 00be 0D48     		ldr	r0, .L87+32
 1064 00c0 FFF7FEFF 		bl	UsbPrintf
 1065              	.LVL95:
 202:App/Src/wifi.c **** 		}
 1066              		.loc 1 202 4 view .LVU250
 202:App/Src/wifi.c **** 		}
 1067              		.loc 1 202 11 is_stmt 0 view .LVU251
 1068 00c4 0020     		movs	r0, #0
 1069 00c6 E3E7     		b	.L71
 1070              	.L86:
 206:App/Src/wifi.c **** 		return 0;
 1071              		.loc 1 206 3 is_stmt 1 view .LVU252
 1072 00c8 0A48     		ldr	r0, .L87+32
 1073 00ca FFF7FEFF 		bl	UsbPrintf
 1074              	.LVL96:
 207:App/Src/wifi.c **** 	}
 1075              		.loc 1 207 3 view .LVU253
 207:App/Src/wifi.c **** 	}
 1076              		.loc 1 207 10 is_stmt 0 view .LVU254
 1077 00ce 0020     		movs	r0, #0
 1078 00d0 DEE7     		b	.L71
 1079              	.L88:
 1080 00d2 00BF     		.align	2
 1081              	.L87:
 1082 00d4 00000000 		.word	.LANCHOR5
 1083 00d8 00000000 		.word	.LC22
 1084 00dc 28000000 		.word	.LC7
 1085 00e0 00000000 		.word	.LANCHOR2
 1086 00e4 20000000 		.word	.LC24
 1087 00e8 10000000 		.word	.LC23
 1088 00ec 54000000 		.word	.LC27
 1089 00f0 64000000 		.word	.LC28
 1090 00f4 28000000 		.word	.LC25
 1091 00f8 3C000000 		.word	.LC26
 1092 00fc 68000000 		.word	.LC29
 1093              		.cfi_endproc
 1094              	.LFE250:
 1096              		.section	.text.wifi_set_cmd_communicate,"ax",%progbits
 1097              		.align	1
 1098              		.global	wifi_set_cmd_communicate
 1099              		.syntax unified
 1100              		.thumb
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 27


 1101              		.thumb_func
 1103              	wifi_set_cmd_communicate:
 1104              	.LFB251:
 212:App/Src/wifi.c **** 
 213:App/Src/wifi.c **** 
 214:App/Src/wifi.c **** uint8_t wifi_set_cmd_communicate(void)
 215:App/Src/wifi.c **** {
 1105              		.loc 1 215 1 is_stmt 1 view -0
 1106              		.cfi_startproc
 1107              		@ args = 0, pretend = 0, frame = 0
 1108              		@ frame_needed = 0, uses_anonymous_args = 0
 1109 0000 08B5     		push	{r3, lr}
 1110              	.LCFI13:
 1111              		.cfi_def_cfa_offset 8
 1112              		.cfi_offset 3, -8
 1113              		.cfi_offset 14, -4
 216:App/Src/wifi.c **** 	WifiPrintf("+++");
 1114              		.loc 1 216 2 view .LVU256
 1115 0002 0448     		ldr	r0, .L91
 1116 0004 FFF7FEFF 		bl	WifiPrintf
 1117              	.LVL97:
 217:App/Src/wifi.c **** 	g_wifiState = WIFI_CONNECTED_CMD;
 1118              		.loc 1 217 2 view .LVU257
 1119              		.loc 1 217 14 is_stmt 0 view .LVU258
 1120 0008 034B     		ldr	r3, .L91+4
 1121 000a 0322     		movs	r2, #3
 1122 000c 1A70     		strb	r2, [r3]
 218:App/Src/wifi.c **** 	return 1;
 1123              		.loc 1 218 2 is_stmt 1 view .LVU259
 219:App/Src/wifi.c **** }
 1124              		.loc 1 219 1 is_stmt 0 view .LVU260
 1125 000e 0120     		movs	r0, #1
 1126 0010 08BD     		pop	{r3, pc}
 1127              	.L92:
 1128 0012 00BF     		.align	2
 1129              	.L91:
 1130 0014 00000000 		.word	.LC1
 1131 0018 00000000 		.word	.LANCHOR5
 1132              		.cfi_endproc
 1133              	.LFE251:
 1135              		.section	.text.connect_wifi,"ax",%progbits
 1136              		.align	1
 1137              		.global	connect_wifi
 1138              		.syntax unified
 1139              		.thumb
 1140              		.thumb_func
 1142              	connect_wifi:
 1143              	.LFB252:
 220:App/Src/wifi.c **** 
 221:App/Src/wifi.c **** void connect_wifi(void)
 222:App/Src/wifi.c **** {
 1144              		.loc 1 222 1 is_stmt 1 view -0
 1145              		.cfi_startproc
 1146              		@ args = 0, pretend = 0, frame = 0
 1147              		@ frame_needed = 0, uses_anonymous_args = 0
 1148 0000 08B5     		push	{r3, lr}
 1149              	.LCFI14:
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 28


 1150              		.cfi_def_cfa_offset 8
 1151              		.cfi_offset 3, -8
 1152              		.cfi_offset 14, -4
 223:App/Src/wifi.c **** 	g_wifiState = WIFI_CONNECTING;
 1153              		.loc 1 223 2 view .LVU262
 1154              		.loc 1 223 14 is_stmt 0 view .LVU263
 1155 0002 094B     		ldr	r3, .L97
 1156 0004 0122     		movs	r2, #1
 1157 0006 1A70     		strb	r2, [r3]
 224:App/Src/wifi.c ****  	if (wifi_set_restart() == 0) {
 1158              		.loc 1 224 3 is_stmt 1 view .LVU264
 1159              		.loc 1 224 7 is_stmt 0 view .LVU265
 1160 0008 FFF7FEFF 		bl	wifi_set_restart
 1161              	.LVL98:
 1162              		.loc 1 224 6 view .LVU266
 1163 000c 00B9     		cbnz	r0, .L96
 1164              	.L93:
 225:App/Src/wifi.c **** 		return;
 226:App/Src/wifi.c **** 	}
 227:App/Src/wifi.c ****  	if (wifi_connect_system() == 0) {
 228:App/Src/wifi.c **** 		return;
 229:App/Src/wifi.c **** 	}
 230:App/Src/wifi.c ****  	if (wifi_building_tcpip() == 0) {
 231:App/Src/wifi.c **** 		return;
 232:App/Src/wifi.c **** 	}
 233:App/Src/wifi.c **** 	if (wifi_set_free_communicate() == 0) {
 234:App/Src/wifi.c **** 		return;
 235:App/Src/wifi.c **** 	}
 236:App/Src/wifi.c **** }
 1165              		.loc 1 236 1 view .LVU267
 1166 000e 08BD     		pop	{r3, pc}
 1167              	.L96:
 227:App/Src/wifi.c **** 		return;
 1168              		.loc 1 227 3 is_stmt 1 view .LVU268
 227:App/Src/wifi.c **** 		return;
 1169              		.loc 1 227 7 is_stmt 0 view .LVU269
 1170 0010 FFF7FEFF 		bl	wifi_connect_system
 1171              	.LVL99:
 227:App/Src/wifi.c **** 		return;
 1172              		.loc 1 227 6 view .LVU270
 1173 0014 0028     		cmp	r0, #0
 1174 0016 FAD0     		beq	.L93
 230:App/Src/wifi.c **** 		return;
 1175              		.loc 1 230 3 is_stmt 1 view .LVU271
 230:App/Src/wifi.c **** 		return;
 1176              		.loc 1 230 7 is_stmt 0 view .LVU272
 1177 0018 FFF7FEFF 		bl	wifi_building_tcpip
 1178              	.LVL100:
 230:App/Src/wifi.c **** 		return;
 1179              		.loc 1 230 6 view .LVU273
 1180 001c 0028     		cmp	r0, #0
 1181 001e F6D0     		beq	.L93
 233:App/Src/wifi.c **** 		return;
 1182              		.loc 1 233 2 is_stmt 1 view .LVU274
 233:App/Src/wifi.c **** 		return;
 1183              		.loc 1 233 6 is_stmt 0 view .LVU275
 1184 0020 FFF7FEFF 		bl	wifi_set_free_communicate
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 29


 1185              	.LVL101:
 1186 0024 F3E7     		b	.L93
 1187              	.L98:
 1188 0026 00BF     		.align	2
 1189              	.L97:
 1190 0028 00000000 		.word	.LANCHOR5
 1191              		.cfi_endproc
 1192              	.LFE252:
 1194              		.section	.rodata.wifi_cmd_update.str1.4,"aMS",%progbits,1
 1195              		.align	2
 1196              	.LC30:
 1197 0000 3D00     		.ascii	"=\000"
 1198 0002 0000     		.align	2
 1199              	.LC31:
 1200 0004 77696669 		.ascii	"wifi cmd update:%s\012\000"
 1200      20636D64 
 1200      20757064 
 1200      6174653A 
 1200      25730A00 
 1201              		.align	2
 1202              	.LC32:
 1203 0018 696E7075 		.ascii	"input error\012\000"
 1203      74206572 
 1203      726F720A 
 1203      00
 1204              		.section	.text.wifi_cmd_update,"ax",%progbits
 1205              		.align	1
 1206              		.global	wifi_cmd_update
 1207              		.syntax unified
 1208              		.thumb
 1209              		.thumb_func
 1211              	wifi_cmd_update:
 1212              	.LVL102:
 1213              	.LFB253:
 237:App/Src/wifi.c **** 
 238:App/Src/wifi.c **** void wifi_cmd_update(char* command)
 239:App/Src/wifi.c **** {
 1214              		.loc 1 239 1 is_stmt 1 view -0
 1215              		.cfi_startproc
 1216              		@ args = 0, pretend = 0, frame = 0
 1217              		@ frame_needed = 0, uses_anonymous_args = 0
 1218              		.loc 1 239 1 is_stmt 0 view .LVU277
 1219 0000 38B5     		push	{r3, r4, r5, lr}
 1220              	.LCFI15:
 1221              		.cfi_def_cfa_offset 16
 1222              		.cfi_offset 3, -16
 1223              		.cfi_offset 4, -12
 1224              		.cfi_offset 5, -8
 1225              		.cfi_offset 14, -4
 1226 0002 0546     		mov	r5, r0
 240:App/Src/wifi.c **** 	int len;
 1227              		.loc 1 240 2 is_stmt 1 view .LVU278
 241:App/Src/wifi.c **** 
 242:App/Src/wifi.c **** 	len = strSearch(command, "=");
 1228              		.loc 1 242 2 view .LVU279
 1229              		.loc 1 242 8 is_stmt 0 view .LVU280
 1230 0004 1749     		ldr	r1, .L104
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 30


 1231 0006 FFF7FEFF 		bl	strSearch
 1232              	.LVL103:
 243:App/Src/wifi.c **** 	if (len > 0 && strlen(command) > len + 1) {
 1233              		.loc 1 243 2 is_stmt 1 view .LVU281
 1234              		.loc 1 243 5 is_stmt 0 view .LVU282
 1235 000a 041E     		subs	r4, r0, #0
 1236 000c 05DD     		ble	.L100
 1237              		.loc 1 243 17 discriminator 1 view .LVU283
 1238 000e 2846     		mov	r0, r5
 1239              	.LVL104:
 1240              		.loc 1 243 17 discriminator 1 view .LVU284
 1241 0010 FFF7FEFF 		bl	strlen
 1242              	.LVL105:
 1243              		.loc 1 243 39 discriminator 1 view .LVU285
 1244 0014 631C     		adds	r3, r4, #1
 1245              		.loc 1 243 14 discriminator 1 view .LVU286
 1246 0016 9842     		cmp	r0, r3
 1247 0018 03D8     		bhi	.L103
 1248              	.L100:
 244:App/Src/wifi.c **** 		ClearStateFlash(CLEAR_ONLY_VERSION);
 245:App/Src/wifi.c **** 		SaveStringToFlash(command + len + 1, FLASH_VERSION_ADDR);//更新版本号
 246:App/Src/wifi.c **** 		SetUpdateStateFlash(SYSTEM_WIFI_UPDATE);
 247:App/Src/wifi.c **** 		WifiPrintf("OK");
 248:App/Src/wifi.c **** 		UsbPrintf("wifi cmd update:%s\n", command + len + 1);
 249:App/Src/wifi.c **** 		NVIC_SystemReset();//重启
 250:App/Src/wifi.c **** 	} else {
 251:App/Src/wifi.c **** 		UsbPrintf("input error\n");
 1249              		.loc 1 251 3 is_stmt 1 view .LVU287
 1250 001a 1348     		ldr	r0, .L104+4
 1251 001c FFF7FEFF 		bl	UsbPrintf
 1252              	.LVL106:
 252:App/Src/wifi.c **** 		return;
 1253              		.loc 1 252 3 view .LVU288
 253:App/Src/wifi.c **** 	}
 254:App/Src/wifi.c **** }
 1254              		.loc 1 254 1 is_stmt 0 view .LVU289
 1255 0020 38BD     		pop	{r3, r4, r5, pc}
 1256              	.LVL107:
 1257              	.L103:
 244:App/Src/wifi.c **** 		SaveStringToFlash(command + len + 1, FLASH_VERSION_ADDR);//更新版本号
 1258              		.loc 1 244 3 is_stmt 1 view .LVU290
 1259 0022 0220     		movs	r0, #2
 1260 0024 FFF7FEFF 		bl	ClearStateFlash
 1261              	.LVL108:
 245:App/Src/wifi.c **** 		SetUpdateStateFlash(SYSTEM_WIFI_UPDATE);
 1262              		.loc 1 245 3 view .LVU291
 245:App/Src/wifi.c **** 		SetUpdateStateFlash(SYSTEM_WIFI_UPDATE);
 1263              		.loc 1 245 35 is_stmt 0 view .LVU292
 1264 0028 0134     		adds	r4, r4, #1
 1265              	.LVL109:
 245:App/Src/wifi.c **** 		SetUpdateStateFlash(SYSTEM_WIFI_UPDATE);
 1266              		.loc 1 245 3 view .LVU293
 1267 002a 2C44     		add	r4, r4, r5
 1268              	.LVL110:
 245:App/Src/wifi.c **** 		SetUpdateStateFlash(SYSTEM_WIFI_UPDATE);
 1269              		.loc 1 245 3 view .LVU294
 1270 002c 0F49     		ldr	r1, .L104+8
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 31


 1271 002e 2046     		mov	r0, r4
 1272 0030 FFF7FEFF 		bl	SaveStringToFlash
 1273              	.LVL111:
 246:App/Src/wifi.c **** 		WifiPrintf("OK");
 1274              		.loc 1 246 3 is_stmt 1 view .LVU295
 1275 0034 3220     		movs	r0, #50
 1276 0036 FFF7FEFF 		bl	SetUpdateStateFlash
 1277              	.LVL112:
 247:App/Src/wifi.c **** 		UsbPrintf("wifi cmd update:%s\n", command + len + 1);
 1278              		.loc 1 247 3 view .LVU296
 1279 003a 0D48     		ldr	r0, .L104+12
 1280 003c FFF7FEFF 		bl	WifiPrintf
 1281              	.LVL113:
 248:App/Src/wifi.c **** 		NVIC_SystemReset();//重启
 1282              		.loc 1 248 3 view .LVU297
 1283 0040 2146     		mov	r1, r4
 1284 0042 0C48     		ldr	r0, .L104+16
 1285 0044 FFF7FEFF 		bl	UsbPrintf
 1286              	.LVL114:
 249:App/Src/wifi.c **** 	} else {
 1287              		.loc 1 249 3 view .LVU298
 1288              	.LBB14:
 1289              	.LBI14:
 1290              		.file 2 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 32


  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 33


  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 34


 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 35


 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:Drivers/CMSIS/Include/core_cm4.h **** 
 208:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Drivers/CMSIS/Include/core_cm4.h **** /**
 210:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Drivers/CMSIS/Include/core_cm4.h **** 
 212:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Drivers/CMSIS/Include/core_cm4.h **** */
 216:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Drivers/CMSIS/Include/core_cm4.h **** #else
 219:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** 
 224:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Drivers/CMSIS/Include/core_cm4.h **** 
 231:Drivers/CMSIS/Include/core_cm4.h **** 
 232:Drivers/CMSIS/Include/core_cm4.h **** 
 233:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 237:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:Drivers/CMSIS/Include/core_cm4.h **** /**
 245:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Drivers/CMSIS/Include/core_cm4.h **** */
 248:Drivers/CMSIS/Include/core_cm4.h **** 
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Drivers/CMSIS/Include/core_cm4.h ****   @{
 254:Drivers/CMSIS/Include/core_cm4.h ****  */
 255:Drivers/CMSIS/Include/core_cm4.h **** 
 256:Drivers/CMSIS/Include/core_cm4.h **** /**
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Drivers/CMSIS/Include/core_cm4.h ****  */
 259:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 260:Drivers/CMSIS/Include/core_cm4.h **** {
 261:Drivers/CMSIS/Include/core_cm4.h ****   struct
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 36


 262:Drivers/CMSIS/Include/core_cm4.h ****   {
 263:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:Drivers/CMSIS/Include/core_cm4.h **** 
 275:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Drivers/CMSIS/Include/core_cm4.h **** 
 279:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Drivers/CMSIS/Include/core_cm4.h **** 
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Drivers/CMSIS/Include/core_cm4.h **** 
 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Drivers/CMSIS/Include/core_cm4.h **** 
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Drivers/CMSIS/Include/core_cm4.h **** 
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Drivers/CMSIS/Include/core_cm4.h **** 
 294:Drivers/CMSIS/Include/core_cm4.h **** 
 295:Drivers/CMSIS/Include/core_cm4.h **** /**
 296:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Drivers/CMSIS/Include/core_cm4.h ****  */
 298:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 299:Drivers/CMSIS/Include/core_cm4.h **** {
 300:Drivers/CMSIS/Include/core_cm4.h ****   struct
 301:Drivers/CMSIS/Include/core_cm4.h ****   {
 302:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 307:Drivers/CMSIS/Include/core_cm4.h **** 
 308:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Drivers/CMSIS/Include/core_cm4.h **** 
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /**
 314:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Drivers/CMSIS/Include/core_cm4.h ****  */
 316:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 317:Drivers/CMSIS/Include/core_cm4.h **** {
 318:Drivers/CMSIS/Include/core_cm4.h ****   struct
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 37


 319:Drivers/CMSIS/Include/core_cm4.h ****   {
 320:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:Drivers/CMSIS/Include/core_cm4.h **** 
 336:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Drivers/CMSIS/Include/core_cm4.h **** 
 340:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Drivers/CMSIS/Include/core_cm4.h **** 
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Drivers/CMSIS/Include/core_cm4.h **** 
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Drivers/CMSIS/Include/core_cm4.h **** 
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Drivers/CMSIS/Include/core_cm4.h **** 
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm4.h **** 
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm4.h **** 
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** 
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Drivers/CMSIS/Include/core_cm4.h **** 
 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm4.h **** 
 367:Drivers/CMSIS/Include/core_cm4.h **** 
 368:Drivers/CMSIS/Include/core_cm4.h **** /**
 369:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Drivers/CMSIS/Include/core_cm4.h ****  */
 371:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 372:Drivers/CMSIS/Include/core_cm4.h **** {
 373:Drivers/CMSIS/Include/core_cm4.h ****   struct
 374:Drivers/CMSIS/Include/core_cm4.h ****   {
 375:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 38


 376:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:Drivers/CMSIS/Include/core_cm4.h **** 
 383:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Drivers/CMSIS/Include/core_cm4.h **** 
 387:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Drivers/CMSIS/Include/core_cm4.h **** 
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Drivers/CMSIS/Include/core_cm4.h **** 
 393:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** 
 396:Drivers/CMSIS/Include/core_cm4.h **** /**
 397:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Drivers/CMSIS/Include/core_cm4.h ****   @{
 401:Drivers/CMSIS/Include/core_cm4.h ****  */
 402:Drivers/CMSIS/Include/core_cm4.h **** 
 403:Drivers/CMSIS/Include/core_cm4.h **** /**
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Drivers/CMSIS/Include/core_cm4.h ****  */
 406:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 407:Drivers/CMSIS/Include/core_cm4.h **** {
 408:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:Drivers/CMSIS/Include/core_cm4.h **** 
 423:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Drivers/CMSIS/Include/core_cm4.h **** 
 427:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Drivers/CMSIS/Include/core_cm4.h **** 
 429:Drivers/CMSIS/Include/core_cm4.h **** 
 430:Drivers/CMSIS/Include/core_cm4.h **** /**
 431:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 39


 433:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Drivers/CMSIS/Include/core_cm4.h ****   @{
 435:Drivers/CMSIS/Include/core_cm4.h ****  */
 436:Drivers/CMSIS/Include/core_cm4.h **** 
 437:Drivers/CMSIS/Include/core_cm4.h **** /**
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Drivers/CMSIS/Include/core_cm4.h ****  */
 440:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 441:Drivers/CMSIS/Include/core_cm4.h **** {
 442:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:Drivers/CMSIS/Include/core_cm4.h **** 
 465:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Drivers/CMSIS/Include/core_cm4.h **** 
 469:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Drivers/CMSIS/Include/core_cm4.h **** 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Drivers/CMSIS/Include/core_cm4.h **** 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Drivers/CMSIS/Include/core_cm4.h **** 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Drivers/CMSIS/Include/core_cm4.h **** 
 481:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** 
 485:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Drivers/CMSIS/Include/core_cm4.h **** 
 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 40


 490:Drivers/CMSIS/Include/core_cm4.h **** 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm4.h **** 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm4.h **** 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm4.h **** 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm4.h **** 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm4.h **** 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm4.h **** 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm4.h **** 
 512:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** 
 516:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm4.h **** 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm4.h **** 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm4.h **** 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm4.h **** 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm4.h **** 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm4.h **** 
 538:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** 
 542:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 41


 547:Drivers/CMSIS/Include/core_cm4.h **** 
 548:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** 
 552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm4.h **** 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm4.h **** 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm4.h **** 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm4.h **** 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm4.h **** 
 567:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** 
 571:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm4.h **** 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm4.h **** 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm4.h **** 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm4.h **** 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm4.h **** 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm4.h **** 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm4.h **** 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm4.h **** 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm4.h **** 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 42


 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm4.h **** 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm4.h **** 
 610:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** 
 614:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm4.h **** 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm4.h **** 
 620:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** 
 624:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** 
 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm4.h **** 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm4.h **** 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm4.h **** 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm4.h **** 
 639:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Drivers/CMSIS/Include/core_cm4.h **** 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Drivers/CMSIS/Include/core_cm4.h **** 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Drivers/CMSIS/Include/core_cm4.h **** 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Drivers/CMSIS/Include/core_cm4.h **** 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Drivers/CMSIS/Include/core_cm4.h **** 
 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 43


 661:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** 
 665:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Drivers/CMSIS/Include/core_cm4.h **** 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Drivers/CMSIS/Include/core_cm4.h **** 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Drivers/CMSIS/Include/core_cm4.h **** 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Drivers/CMSIS/Include/core_cm4.h **** 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Drivers/CMSIS/Include/core_cm4.h **** 
 680:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** 
 684:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm4.h **** 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm4.h **** 
 690:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Drivers/CMSIS/Include/core_cm4.h **** 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Drivers/CMSIS/Include/core_cm4.h **** 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Drivers/CMSIS/Include/core_cm4.h **** 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Drivers/CMSIS/Include/core_cm4.h **** 
 706:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** 
 709:Drivers/CMSIS/Include/core_cm4.h **** /**
 710:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Drivers/CMSIS/Include/core_cm4.h ****   @{
 714:Drivers/CMSIS/Include/core_cm4.h ****  */
 715:Drivers/CMSIS/Include/core_cm4.h **** 
 716:Drivers/CMSIS/Include/core_cm4.h **** /**
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 44


 718:Drivers/CMSIS/Include/core_cm4.h ****  */
 719:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 720:Drivers/CMSIS/Include/core_cm4.h **** {
 721:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:Drivers/CMSIS/Include/core_cm4.h **** 
 726:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Drivers/CMSIS/Include/core_cm4.h **** 
 730:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Drivers/CMSIS/Include/core_cm4.h **** 
 734:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Drivers/CMSIS/Include/core_cm4.h **** 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Drivers/CMSIS/Include/core_cm4.h **** 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Drivers/CMSIS/Include/core_cm4.h **** 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Drivers/CMSIS/Include/core_cm4.h **** 
 746:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** 
 749:Drivers/CMSIS/Include/core_cm4.h **** /**
 750:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Drivers/CMSIS/Include/core_cm4.h ****   @{
 754:Drivers/CMSIS/Include/core_cm4.h ****  */
 755:Drivers/CMSIS/Include/core_cm4.h **** 
 756:Drivers/CMSIS/Include/core_cm4.h **** /**
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Drivers/CMSIS/Include/core_cm4.h ****  */
 759:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 760:Drivers/CMSIS/Include/core_cm4.h **** {
 761:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:Drivers/CMSIS/Include/core_cm4.h **** 
 767:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Drivers/CMSIS/Include/core_cm4.h **** 
 771:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Drivers/CMSIS/Include/core_cm4.h **** 
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 45


 775:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Drivers/CMSIS/Include/core_cm4.h **** 
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Drivers/CMSIS/Include/core_cm4.h **** 
 780:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** 
 784:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** 
 788:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** 
 792:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Drivers/CMSIS/Include/core_cm4.h **** 
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Drivers/CMSIS/Include/core_cm4.h **** 
 798:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** 
 801:Drivers/CMSIS/Include/core_cm4.h **** /**
 802:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Drivers/CMSIS/Include/core_cm4.h ****   @{
 806:Drivers/CMSIS/Include/core_cm4.h ****  */
 807:Drivers/CMSIS/Include/core_cm4.h **** 
 808:Drivers/CMSIS/Include/core_cm4.h **** /**
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Drivers/CMSIS/Include/core_cm4.h ****  */
 811:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 812:Drivers/CMSIS/Include/core_cm4.h **** {
 813:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 814:Drivers/CMSIS/Include/core_cm4.h ****   {
 815:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 46


 832:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 846:Drivers/CMSIS/Include/core_cm4.h **** 
 847:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Drivers/CMSIS/Include/core_cm4.h **** 
 851:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Drivers/CMSIS/Include/core_cm4.h **** 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Drivers/CMSIS/Include/core_cm4.h **** 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Drivers/CMSIS/Include/core_cm4.h **** 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Drivers/CMSIS/Include/core_cm4.h **** 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Drivers/CMSIS/Include/core_cm4.h **** 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Drivers/CMSIS/Include/core_cm4.h **** 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Drivers/CMSIS/Include/core_cm4.h **** 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Drivers/CMSIS/Include/core_cm4.h **** 
 876:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Drivers/CMSIS/Include/core_cm4.h **** 
 879:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Drivers/CMSIS/Include/core_cm4.h **** 
 883:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Drivers/CMSIS/Include/core_cm4.h **** 
 887:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 47


 889:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Drivers/CMSIS/Include/core_cm4.h **** 
 895:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Drivers/CMSIS/Include/core_cm4.h **** 
 898:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Drivers/CMSIS/Include/core_cm4.h **** 
 901:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Drivers/CMSIS/Include/core_cm4.h **** 
 903:Drivers/CMSIS/Include/core_cm4.h **** 
 904:Drivers/CMSIS/Include/core_cm4.h **** /**
 905:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Drivers/CMSIS/Include/core_cm4.h ****   @{
 909:Drivers/CMSIS/Include/core_cm4.h ****  */
 910:Drivers/CMSIS/Include/core_cm4.h **** 
 911:Drivers/CMSIS/Include/core_cm4.h **** /**
 912:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Drivers/CMSIS/Include/core_cm4.h ****  */
 914:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 915:Drivers/CMSIS/Include/core_cm4.h **** {
 916:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 940:Drivers/CMSIS/Include/core_cm4.h **** 
 941:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Drivers/CMSIS/Include/core_cm4.h **** 
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 48


 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Drivers/CMSIS/Include/core_cm4.h **** 
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Drivers/CMSIS/Include/core_cm4.h **** 
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Drivers/CMSIS/Include/core_cm4.h **** 
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Drivers/CMSIS/Include/core_cm4.h **** 
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Drivers/CMSIS/Include/core_cm4.h **** 
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Drivers/CMSIS/Include/core_cm4.h **** 
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Drivers/CMSIS/Include/core_cm4.h **** 
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Drivers/CMSIS/Include/core_cm4.h **** 
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Drivers/CMSIS/Include/core_cm4.h **** 
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Drivers/CMSIS/Include/core_cm4.h **** 
 981:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Drivers/CMSIS/Include/core_cm4.h **** 
 984:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Drivers/CMSIS/Include/core_cm4.h **** 
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Drivers/CMSIS/Include/core_cm4.h **** 
 993:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Drivers/CMSIS/Include/core_cm4.h **** 
 996:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Drivers/CMSIS/Include/core_cm4.h **** 
1000:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 49


1003:Drivers/CMSIS/Include/core_cm4.h **** 
1004:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Drivers/CMSIS/Include/core_cm4.h **** 
1008:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Drivers/CMSIS/Include/core_cm4.h **** 
1012:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Drivers/CMSIS/Include/core_cm4.h **** 
1016:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Drivers/CMSIS/Include/core_cm4.h **** 
1020:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Drivers/CMSIS/Include/core_cm4.h **** 
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Drivers/CMSIS/Include/core_cm4.h **** 
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Drivers/CMSIS/Include/core_cm4.h **** 
1033:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Drivers/CMSIS/Include/core_cm4.h **** 
1036:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Drivers/CMSIS/Include/core_cm4.h **** 
1039:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Drivers/CMSIS/Include/core_cm4.h **** 
1042:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Drivers/CMSIS/Include/core_cm4.h **** 
1045:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Drivers/CMSIS/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Drivers/CMSIS/Include/core_cm4.h **** 
1050:Drivers/CMSIS/Include/core_cm4.h **** 
1051:Drivers/CMSIS/Include/core_cm4.h **** /**
1052:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Drivers/CMSIS/Include/core_cm4.h ****   @{
1056:Drivers/CMSIS/Include/core_cm4.h ****  */
1057:Drivers/CMSIS/Include/core_cm4.h **** 
1058:Drivers/CMSIS/Include/core_cm4.h **** /**
1059:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 50


1060:Drivers/CMSIS/Include/core_cm4.h ****  */
1061:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1062:Drivers/CMSIS/Include/core_cm4.h **** {
1063:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:Drivers/CMSIS/Include/core_cm4.h **** 
1093:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:Drivers/CMSIS/Include/core_cm4.h **** 
1097:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:Drivers/CMSIS/Include/core_cm4.h **** 
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:Drivers/CMSIS/Include/core_cm4.h **** 
1110:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:Drivers/CMSIS/Include/core_cm4.h **** 
1114:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 51


1117:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:Drivers/CMSIS/Include/core_cm4.h **** 
1121:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:Drivers/CMSIS/Include/core_cm4.h **** 
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:Drivers/CMSIS/Include/core_cm4.h **** 
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:Drivers/CMSIS/Include/core_cm4.h **** 
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:Drivers/CMSIS/Include/core_cm4.h **** 
1140:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:Drivers/CMSIS/Include/core_cm4.h **** 
1143:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:Drivers/CMSIS/Include/core_cm4.h **** 
1147:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:Drivers/CMSIS/Include/core_cm4.h **** 
1150:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Drivers/CMSIS/Include/core_cm4.h **** 
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Drivers/CMSIS/Include/core_cm4.h **** 
1157:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Drivers/CMSIS/Include/core_cm4.h **** 
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Drivers/CMSIS/Include/core_cm4.h **** 
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Drivers/CMSIS/Include/core_cm4.h **** 
1172:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 52


1174:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:Drivers/CMSIS/Include/core_cm4.h **** 
1176:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:Drivers/CMSIS/Include/core_cm4.h **** 
1179:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:Drivers/CMSIS/Include/core_cm4.h **** 
1183:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:Drivers/CMSIS/Include/core_cm4.h **** 
1187:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:Drivers/CMSIS/Include/core_cm4.h **** 
1190:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:Drivers/CMSIS/Include/core_cm4.h **** 
1193:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Drivers/CMSIS/Include/core_cm4.h **** 
1206:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:Drivers/CMSIS/Include/core_cm4.h **** 
1209:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:Drivers/CMSIS/Include/core_cm4.h **** 
1211:Drivers/CMSIS/Include/core_cm4.h **** 
1212:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:Drivers/CMSIS/Include/core_cm4.h **** /**
1214:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:Drivers/CMSIS/Include/core_cm4.h ****   @{
1218:Drivers/CMSIS/Include/core_cm4.h ****  */
1219:Drivers/CMSIS/Include/core_cm4.h **** 
1220:Drivers/CMSIS/Include/core_cm4.h **** /**
1221:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:Drivers/CMSIS/Include/core_cm4.h ****  */
1223:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1224:Drivers/CMSIS/Include/core_cm4.h **** {
1225:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 53


1231:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1237:Drivers/CMSIS/Include/core_cm4.h **** 
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:Drivers/CMSIS/Include/core_cm4.h **** 
1240:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** 
1250:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** 
1254:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** 
1257:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** 
1260:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** 
1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** 
1274:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:Drivers/CMSIS/Include/core_cm4.h **** 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:Drivers/CMSIS/Include/core_cm4.h **** 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:Drivers/CMSIS/Include/core_cm4.h **** 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:Drivers/CMSIS/Include/core_cm4.h **** 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 54


1288:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:Drivers/CMSIS/Include/core_cm4.h **** 
1290:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:Drivers/CMSIS/Include/core_cm4.h **** 
1293:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:Drivers/CMSIS/Include/core_cm4.h **** 
1296:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:Drivers/CMSIS/Include/core_cm4.h **** 
1299:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:Drivers/CMSIS/Include/core_cm4.h **** 
1302:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:Drivers/CMSIS/Include/core_cm4.h **** 
1305:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:Drivers/CMSIS/Include/core_cm4.h **** 
1308:Drivers/CMSIS/Include/core_cm4.h **** 
1309:Drivers/CMSIS/Include/core_cm4.h **** /**
1310:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:Drivers/CMSIS/Include/core_cm4.h ****   @{
1314:Drivers/CMSIS/Include/core_cm4.h ****  */
1315:Drivers/CMSIS/Include/core_cm4.h **** 
1316:Drivers/CMSIS/Include/core_cm4.h **** /**
1317:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:Drivers/CMSIS/Include/core_cm4.h ****  */
1319:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1320:Drivers/CMSIS/Include/core_cm4.h **** {
1321:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1328:Drivers/CMSIS/Include/core_cm4.h **** 
1329:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 55


1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:Drivers/CMSIS/Include/core_cm4.h **** 
1348:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:Drivers/CMSIS/Include/core_cm4.h **** 
1351:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:Drivers/CMSIS/Include/core_cm4.h **** 
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:Drivers/CMSIS/Include/core_cm4.h **** 
1357:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:Drivers/CMSIS/Include/core_cm4.h **** 
1361:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:Drivers/CMSIS/Include/core_cm4.h **** 
1368:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:Drivers/CMSIS/Include/core_cm4.h **** 
1371:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:Drivers/CMSIS/Include/core_cm4.h **** 
1374:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:Drivers/CMSIS/Include/core_cm4.h **** 
1393:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:Drivers/CMSIS/Include/core_cm4.h **** 
1396:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:Drivers/CMSIS/Include/core_cm4.h **** 
1399:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 56


1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:Drivers/CMSIS/Include/core_cm4.h **** 
1406:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:Drivers/CMSIS/Include/core_cm4.h **** 
1409:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:Drivers/CMSIS/Include/core_cm4.h **** 
1412:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:Drivers/CMSIS/Include/core_cm4.h **** 
1414:Drivers/CMSIS/Include/core_cm4.h **** 
1415:Drivers/CMSIS/Include/core_cm4.h **** /**
1416:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:Drivers/CMSIS/Include/core_cm4.h ****   @{
1420:Drivers/CMSIS/Include/core_cm4.h ****  */
1421:Drivers/CMSIS/Include/core_cm4.h **** 
1422:Drivers/CMSIS/Include/core_cm4.h **** /**
1423:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:Drivers/CMSIS/Include/core_cm4.h ****  */
1425:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1426:Drivers/CMSIS/Include/core_cm4.h **** {
1427:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1432:Drivers/CMSIS/Include/core_cm4.h **** 
1433:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:Drivers/CMSIS/Include/core_cm4.h **** 
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:Drivers/CMSIS/Include/core_cm4.h **** 
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:Drivers/CMSIS/Include/core_cm4.h **** 
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:Drivers/CMSIS/Include/core_cm4.h **** 
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 57


1459:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:Drivers/CMSIS/Include/core_cm4.h **** 
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:Drivers/CMSIS/Include/core_cm4.h **** 
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:Drivers/CMSIS/Include/core_cm4.h **** 
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:Drivers/CMSIS/Include/core_cm4.h **** 
1470:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:Drivers/CMSIS/Include/core_cm4.h **** 
1474:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** 
1477:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:Drivers/CMSIS/Include/core_cm4.h **** 
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:Drivers/CMSIS/Include/core_cm4.h **** 
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:Drivers/CMSIS/Include/core_cm4.h **** 
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:Drivers/CMSIS/Include/core_cm4.h **** 
1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:Drivers/CMSIS/Include/core_cm4.h **** 
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:Drivers/CMSIS/Include/core_cm4.h **** 
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:Drivers/CMSIS/Include/core_cm4.h **** 
1508:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:Drivers/CMSIS/Include/core_cm4.h **** 
1511:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:Drivers/CMSIS/Include/core_cm4.h **** 
1514:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 58


1516:Drivers/CMSIS/Include/core_cm4.h **** 
1517:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:Drivers/CMSIS/Include/core_cm4.h **** 
1519:Drivers/CMSIS/Include/core_cm4.h **** 
1520:Drivers/CMSIS/Include/core_cm4.h **** /**
1521:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:Drivers/CMSIS/Include/core_cm4.h ****   @{
1525:Drivers/CMSIS/Include/core_cm4.h ****  */
1526:Drivers/CMSIS/Include/core_cm4.h **** 
1527:Drivers/CMSIS/Include/core_cm4.h **** /**
1528:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:Drivers/CMSIS/Include/core_cm4.h **** */
1533:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:Drivers/CMSIS/Include/core_cm4.h **** 
1535:Drivers/CMSIS/Include/core_cm4.h **** /**
1536:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:Drivers/CMSIS/Include/core_cm4.h **** */
1541:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:Drivers/CMSIS/Include/core_cm4.h **** 
1543:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:Drivers/CMSIS/Include/core_cm4.h **** 
1545:Drivers/CMSIS/Include/core_cm4.h **** 
1546:Drivers/CMSIS/Include/core_cm4.h **** /**
1547:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:Drivers/CMSIS/Include/core_cm4.h ****   @{
1551:Drivers/CMSIS/Include/core_cm4.h ****  */
1552:Drivers/CMSIS/Include/core_cm4.h **** 
1553:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:Drivers/CMSIS/Include/core_cm4.h **** 
1563:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:Drivers/CMSIS/Include/core_cm4.h **** 
1572:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 59


1573:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:Drivers/CMSIS/Include/core_cm4.h **** #endif
1576:Drivers/CMSIS/Include/core_cm4.h **** 
1577:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:Drivers/CMSIS/Include/core_cm4.h **** 
1580:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1581:Drivers/CMSIS/Include/core_cm4.h **** 
1582:Drivers/CMSIS/Include/core_cm4.h **** 
1583:Drivers/CMSIS/Include/core_cm4.h **** 
1584:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1585:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1587:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1588:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1589:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1590:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1591:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1592:Drivers/CMSIS/Include/core_cm4.h **** /**
1593:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:Drivers/CMSIS/Include/core_cm4.h **** */
1595:Drivers/CMSIS/Include/core_cm4.h **** 
1596:Drivers/CMSIS/Include/core_cm4.h **** 
1597:Drivers/CMSIS/Include/core_cm4.h **** 
1598:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:Drivers/CMSIS/Include/core_cm4.h **** /**
1600:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:Drivers/CMSIS/Include/core_cm4.h ****   @{
1604:Drivers/CMSIS/Include/core_cm4.h ****  */
1605:Drivers/CMSIS/Include/core_cm4.h **** 
1606:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1610:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:Drivers/CMSIS/Include/core_cm4.h **** #else
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:Drivers/CMSIS/Include/core_cm4.h **** 
1626:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Drivers/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:Drivers/CMSIS/Include/core_cm4.h ****   #endif
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 60


1630:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:Drivers/CMSIS/Include/core_cm4.h **** #else
1632:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:Drivers/CMSIS/Include/core_cm4.h **** 
1636:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:Drivers/CMSIS/Include/core_cm4.h **** 
1638:Drivers/CMSIS/Include/core_cm4.h **** 
1639:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:Drivers/CMSIS/Include/core_cm4.h **** 
1647:Drivers/CMSIS/Include/core_cm4.h **** 
1648:Drivers/CMSIS/Include/core_cm4.h **** /**
1649:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:Drivers/CMSIS/Include/core_cm4.h ****  */
1657:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:Drivers/CMSIS/Include/core_cm4.h **** {
1659:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1660:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:Drivers/CMSIS/Include/core_cm4.h **** 
1662:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:Drivers/CMSIS/Include/core_cm4.h **** }
1669:Drivers/CMSIS/Include/core_cm4.h **** 
1670:Drivers/CMSIS/Include/core_cm4.h **** 
1671:Drivers/CMSIS/Include/core_cm4.h **** /**
1672:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:Drivers/CMSIS/Include/core_cm4.h ****  */
1676:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:Drivers/CMSIS/Include/core_cm4.h **** {
1678:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:Drivers/CMSIS/Include/core_cm4.h **** }
1680:Drivers/CMSIS/Include/core_cm4.h **** 
1681:Drivers/CMSIS/Include/core_cm4.h **** 
1682:Drivers/CMSIS/Include/core_cm4.h **** /**
1683:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 61


1687:Drivers/CMSIS/Include/core_cm4.h ****  */
1688:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:Drivers/CMSIS/Include/core_cm4.h **** {
1690:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:Drivers/CMSIS/Include/core_cm4.h ****   {
1692:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:Drivers/CMSIS/Include/core_cm4.h ****   }
1694:Drivers/CMSIS/Include/core_cm4.h **** }
1695:Drivers/CMSIS/Include/core_cm4.h **** 
1696:Drivers/CMSIS/Include/core_cm4.h **** 
1697:Drivers/CMSIS/Include/core_cm4.h **** /**
1698:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1704:Drivers/CMSIS/Include/core_cm4.h ****  */
1705:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:Drivers/CMSIS/Include/core_cm4.h **** {
1707:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:Drivers/CMSIS/Include/core_cm4.h ****   {
1709:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:Drivers/CMSIS/Include/core_cm4.h ****   }
1711:Drivers/CMSIS/Include/core_cm4.h ****   else
1712:Drivers/CMSIS/Include/core_cm4.h ****   {
1713:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1714:Drivers/CMSIS/Include/core_cm4.h ****   }
1715:Drivers/CMSIS/Include/core_cm4.h **** }
1716:Drivers/CMSIS/Include/core_cm4.h **** 
1717:Drivers/CMSIS/Include/core_cm4.h **** 
1718:Drivers/CMSIS/Include/core_cm4.h **** /**
1719:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1720:Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1723:Drivers/CMSIS/Include/core_cm4.h ****  */
1724:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:Drivers/CMSIS/Include/core_cm4.h **** {
1726:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:Drivers/CMSIS/Include/core_cm4.h ****   {
1728:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
1730:Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
1731:Drivers/CMSIS/Include/core_cm4.h ****   }
1732:Drivers/CMSIS/Include/core_cm4.h **** }
1733:Drivers/CMSIS/Include/core_cm4.h **** 
1734:Drivers/CMSIS/Include/core_cm4.h **** 
1735:Drivers/CMSIS/Include/core_cm4.h **** /**
1736:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1742:Drivers/CMSIS/Include/core_cm4.h ****  */
1743:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 62


1744:Drivers/CMSIS/Include/core_cm4.h **** {
1745:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:Drivers/CMSIS/Include/core_cm4.h ****   {
1747:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:Drivers/CMSIS/Include/core_cm4.h ****   }
1749:Drivers/CMSIS/Include/core_cm4.h ****   else
1750:Drivers/CMSIS/Include/core_cm4.h ****   {
1751:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1752:Drivers/CMSIS/Include/core_cm4.h ****   }
1753:Drivers/CMSIS/Include/core_cm4.h **** }
1754:Drivers/CMSIS/Include/core_cm4.h **** 
1755:Drivers/CMSIS/Include/core_cm4.h **** 
1756:Drivers/CMSIS/Include/core_cm4.h **** /**
1757:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1761:Drivers/CMSIS/Include/core_cm4.h ****  */
1762:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:Drivers/CMSIS/Include/core_cm4.h **** {
1764:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:Drivers/CMSIS/Include/core_cm4.h ****   {
1766:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:Drivers/CMSIS/Include/core_cm4.h ****   }
1768:Drivers/CMSIS/Include/core_cm4.h **** }
1769:Drivers/CMSIS/Include/core_cm4.h **** 
1770:Drivers/CMSIS/Include/core_cm4.h **** 
1771:Drivers/CMSIS/Include/core_cm4.h **** /**
1772:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1776:Drivers/CMSIS/Include/core_cm4.h ****  */
1777:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:Drivers/CMSIS/Include/core_cm4.h **** {
1779:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:Drivers/CMSIS/Include/core_cm4.h ****   {
1781:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:Drivers/CMSIS/Include/core_cm4.h ****   }
1783:Drivers/CMSIS/Include/core_cm4.h **** }
1784:Drivers/CMSIS/Include/core_cm4.h **** 
1785:Drivers/CMSIS/Include/core_cm4.h **** 
1786:Drivers/CMSIS/Include/core_cm4.h **** /**
1787:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1788:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1792:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1793:Drivers/CMSIS/Include/core_cm4.h ****  */
1794:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:Drivers/CMSIS/Include/core_cm4.h **** {
1796:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1797:Drivers/CMSIS/Include/core_cm4.h ****   {
1798:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1799:Drivers/CMSIS/Include/core_cm4.h ****   }
1800:Drivers/CMSIS/Include/core_cm4.h ****   else
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 63


1801:Drivers/CMSIS/Include/core_cm4.h ****   {
1802:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1803:Drivers/CMSIS/Include/core_cm4.h ****   }
1804:Drivers/CMSIS/Include/core_cm4.h **** }
1805:Drivers/CMSIS/Include/core_cm4.h **** 
1806:Drivers/CMSIS/Include/core_cm4.h **** 
1807:Drivers/CMSIS/Include/core_cm4.h **** /**
1808:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1809:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1812:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:Drivers/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:Drivers/CMSIS/Include/core_cm4.h ****  */
1816:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1817:Drivers/CMSIS/Include/core_cm4.h **** {
1818:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1819:Drivers/CMSIS/Include/core_cm4.h ****   {
1820:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1821:Drivers/CMSIS/Include/core_cm4.h ****   }
1822:Drivers/CMSIS/Include/core_cm4.h ****   else
1823:Drivers/CMSIS/Include/core_cm4.h ****   {
1824:Drivers/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1825:Drivers/CMSIS/Include/core_cm4.h ****   }
1826:Drivers/CMSIS/Include/core_cm4.h **** }
1827:Drivers/CMSIS/Include/core_cm4.h **** 
1828:Drivers/CMSIS/Include/core_cm4.h **** 
1829:Drivers/CMSIS/Include/core_cm4.h **** /**
1830:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1831:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1832:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1833:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1834:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1835:Drivers/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1836:Drivers/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1837:Drivers/CMSIS/Include/core_cm4.h ****  */
1838:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1839:Drivers/CMSIS/Include/core_cm4.h **** {
1840:Drivers/CMSIS/Include/core_cm4.h **** 
1841:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1842:Drivers/CMSIS/Include/core_cm4.h ****   {
1843:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1844:Drivers/CMSIS/Include/core_cm4.h ****   }
1845:Drivers/CMSIS/Include/core_cm4.h ****   else
1846:Drivers/CMSIS/Include/core_cm4.h ****   {
1847:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1848:Drivers/CMSIS/Include/core_cm4.h ****   }
1849:Drivers/CMSIS/Include/core_cm4.h **** }
1850:Drivers/CMSIS/Include/core_cm4.h **** 
1851:Drivers/CMSIS/Include/core_cm4.h **** 
1852:Drivers/CMSIS/Include/core_cm4.h **** /**
1853:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1854:Drivers/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1855:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1856:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1857:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 64


1858:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1859:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1860:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1861:Drivers/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1862:Drivers/CMSIS/Include/core_cm4.h ****  */
1863:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1864:Drivers/CMSIS/Include/core_cm4.h **** {
1865:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1866:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1867:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1868:Drivers/CMSIS/Include/core_cm4.h **** 
1869:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1870:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1871:Drivers/CMSIS/Include/core_cm4.h **** 
1872:Drivers/CMSIS/Include/core_cm4.h ****   return (
1873:Drivers/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1874:Drivers/CMSIS/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1875:Drivers/CMSIS/Include/core_cm4.h ****          );
1876:Drivers/CMSIS/Include/core_cm4.h **** }
1877:Drivers/CMSIS/Include/core_cm4.h **** 
1878:Drivers/CMSIS/Include/core_cm4.h **** 
1879:Drivers/CMSIS/Include/core_cm4.h **** /**
1880:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Decode Priority
1881:Drivers/CMSIS/Include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1882:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value and subpriority value.
1883:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1884:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1885:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1886:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1887:Drivers/CMSIS/Include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1888:Drivers/CMSIS/Include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1889:Drivers/CMSIS/Include/core_cm4.h ****  */
1890:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1891:Drivers/CMSIS/Include/core_cm4.h **** {
1892:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1893:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1894:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1895:Drivers/CMSIS/Include/core_cm4.h **** 
1896:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1897:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1898:Drivers/CMSIS/Include/core_cm4.h **** 
1899:Drivers/CMSIS/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1900:Drivers/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1901:Drivers/CMSIS/Include/core_cm4.h **** }
1902:Drivers/CMSIS/Include/core_cm4.h **** 
1903:Drivers/CMSIS/Include/core_cm4.h **** 
1904:Drivers/CMSIS/Include/core_cm4.h **** /**
1905:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Vector
1906:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1907:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1908:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1909:Drivers/CMSIS/Include/core_cm4.h ****            VTOR must been relocated to SRAM before.
1910:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1911:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1912:Drivers/CMSIS/Include/core_cm4.h ****  */
1913:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1914:Drivers/CMSIS/Include/core_cm4.h **** {
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 65


1915:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1916:Drivers/CMSIS/Include/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1917:Drivers/CMSIS/Include/core_cm4.h **** }
1918:Drivers/CMSIS/Include/core_cm4.h **** 
1919:Drivers/CMSIS/Include/core_cm4.h **** 
1920:Drivers/CMSIS/Include/core_cm4.h **** /**
1921:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Vector
1922:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1923:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1924:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1925:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1926:Drivers/CMSIS/Include/core_cm4.h ****   \return                 Address of interrupt handler function
1927:Drivers/CMSIS/Include/core_cm4.h ****  */
1928:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1929:Drivers/CMSIS/Include/core_cm4.h **** {
1930:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1931:Drivers/CMSIS/Include/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1932:Drivers/CMSIS/Include/core_cm4.h **** }
1933:Drivers/CMSIS/Include/core_cm4.h **** 
1934:Drivers/CMSIS/Include/core_cm4.h **** 
1935:Drivers/CMSIS/Include/core_cm4.h **** /**
1936:Drivers/CMSIS/Include/core_cm4.h ****   \brief   System Reset
1937:Drivers/CMSIS/Include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1938:Drivers/CMSIS/Include/core_cm4.h ****  */
1939:Drivers/CMSIS/Include/core_cm4.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
 1291              		.loc 2 1939 34 view .LVU299
 1292              	.LBB15:
1940:Drivers/CMSIS/Include/core_cm4.h **** {
1941:Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
 1293              		.loc 2 1941 3 view .LVU300
 1294              	.LBB16:
 1295              	.LBI16:
 1296              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 66


  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 67


  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 68


 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 69


 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 70


 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 71


 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 72


 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 73


 424:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 74


 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 75


 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 76


 595:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 77


 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 78


 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 79


 766:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 80


 823:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 1297              		.loc 3 877 27 view .LVU301
 1298              	.LBB17:
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 81


 878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 1299              		.loc 3 879 3 view .LVU302
 1300              		.syntax unified
 1301              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1302 0048 BFF34F8F 		dsb 0xF
 1303              	@ 0 "" 2
 1304              		.thumb
 1305              		.syntax unified
 1306              	.LBE17:
 1307              	.LBE16:
1942:Drivers/CMSIS/Include/core_cm4.h ****                                                                        buffered write are completed
1943:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 1308              		.loc 2 1943 3 view .LVU303
1944:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 1309              		.loc 2 1944 32 is_stmt 0 view .LVU304
 1310 004c 0A49     		ldr	r1, .L104+20
 1311 004e CA68     		ldr	r2, [r1, #12]
 1312              		.loc 2 1944 40 view .LVU305
 1313 0050 02F4E062 		and	r2, r2, #1792
1943:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 1314              		.loc 2 1943 17 view .LVU306
 1315 0054 094B     		ldr	r3, .L104+24
 1316 0056 1343     		orrs	r3, r3, r2
1943:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 1317              		.loc 2 1943 15 view .LVU307
 1318 0058 CB60     		str	r3, [r1, #12]
1945:Drivers/CMSIS/Include/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1946:Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
 1319              		.loc 2 1946 3 is_stmt 1 view .LVU308
 1320              	.LBB18:
 1321              	.LBI18:
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1322              		.loc 3 877 27 view .LVU309
 1323              	.LBB19:
 1324              		.loc 3 879 3 view .LVU310
 1325              		.syntax unified
 1326              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1327 005a BFF34F8F 		dsb 0xF
 1328              	@ 0 "" 2
 1329              		.thumb
 1330              		.syntax unified
 1331              	.L101:
 1332              	.LBE19:
 1333              	.LBE18:
1947:Drivers/CMSIS/Include/core_cm4.h **** 
1948:Drivers/CMSIS/Include/core_cm4.h ****   for(;;)                                                           /* wait until reset */
 1334              		.loc 2 1948 3 view .LVU311
1949:Drivers/CMSIS/Include/core_cm4.h ****   {
1950:Drivers/CMSIS/Include/core_cm4.h ****     __NOP();
 1335              		.loc 2 1950 5 view .LVU312
 1336              		.syntax unified
 1337              	@ 1950 "Drivers/CMSIS/Include/core_cm4.h" 1
 1338 005e 00BF     		nop
 1339              	@ 0 "" 2
1948:Drivers/CMSIS/Include/core_cm4.h ****   {
 1340              		.loc 2 1948 8 view .LVU313
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 82


 1341              		.thumb
 1342              		.syntax unified
 1343 0060 FDE7     		b	.L101
 1344              	.L105:
 1345 0062 00BF     		.align	2
 1346              	.L104:
 1347 0064 00000000 		.word	.LC30
 1348 0068 18000000 		.word	.LC32
 1349 006c 00C10008 		.word	134267136
 1350 0070 28000000 		.word	.LC7
 1351 0074 04000000 		.word	.LC31
 1352 0078 00ED00E0 		.word	-536810240
 1353 007c 0400FA05 		.word	100270084
 1354              	.LBE15:
 1355              	.LBE14:
 1356              		.cfi_endproc
 1357              	.LFE253:
 1359              		.section	.rodata.WifiMassage.str1.4,"aMS",%progbits,1
 1360              		.align	2
 1361              	.LC33:
 1362 0000 41545E55 		.ascii	"AT^UPDATE\000"
 1362      50444154 
 1362      4500
 1363              		.section	.text.WifiMassage,"ax",%progbits
 1364              		.align	1
 1365              		.global	WifiMassage
 1366              		.syntax unified
 1367              		.thumb
 1368              		.thumb_func
 1370              	WifiMassage:
 1371              	.LFB254:
 255:App/Src/wifi.c **** 
 256:App/Src/wifi.c **** void WifiMassage(void)
 257:App/Src/wifi.c **** {
 1372              		.loc 1 257 1 view -0
 1373              		.cfi_startproc
 1374              		@ args = 0, pretend = 0, frame = 0
 1375              		@ frame_needed = 0, uses_anonymous_args = 0
 1376 0000 08B5     		push	{r3, lr}
 1377              	.LCFI16:
 1378              		.cfi_def_cfa_offset 8
 1379              		.cfi_offset 3, -8
 1380              		.cfi_offset 14, -4
 258:App/Src/wifi.c ****     // int num;
 259:App/Src/wifi.c ****     static uint16_t wifiTick = 0;
 1381              		.loc 1 259 5 view .LVU315
 260:App/Src/wifi.c ****     static uint16_t lastWifiRx = 0;
 1382              		.loc 1 260 5 view .LVU316
 261:App/Src/wifi.c ****     if (wifi_Rx_Cnt == 0) {
 1383              		.loc 1 261 5 view .LVU317
 1384              		.loc 1 261 21 is_stmt 0 view .LVU318
 1385 0002 194B     		ldr	r3, .L116
 1386 0004 1B88     		ldrh	r3, [r3]
 1387              		.loc 1 261 8 view .LVU319
 1388 0006 03B3     		cbz	r3, .L114
 262:App/Src/wifi.c ****         wifiTick = 0;
 263:App/Src/wifi.c ****         lastWifiRx = 0;
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 83


 264:App/Src/wifi.c ****         return;
 265:App/Src/wifi.c ****     }
 266:App/Src/wifi.c ****     if (wifi_Rx_Cnt > lastWifiRx) {
 1389              		.loc 1 266 5 is_stmt 1 view .LVU320
 1390              		.loc 1 266 21 is_stmt 0 view .LVU321
 1391 0008 184A     		ldr	r2, .L116+4
 1392 000a 1288     		ldrh	r2, [r2]
 1393              		.loc 1 266 8 view .LVU322
 1394 000c 9342     		cmp	r3, r2
 1395 000e 21D9     		bls	.L109
 267:App/Src/wifi.c ****         lastWifiRx = wifi_Rx_Cnt;
 1396              		.loc 1 267 9 is_stmt 1 view .LVU323
 1397              		.loc 1 267 20 is_stmt 0 view .LVU324
 1398 0010 164A     		ldr	r2, .L116+4
 1399 0012 1380     		strh	r3, [r2]	@ movhi
 268:App/Src/wifi.c ****         wifiTick = 0;
 1400              		.loc 1 268 9 is_stmt 1 view .LVU325
 1401              		.loc 1 268 18 is_stmt 0 view .LVU326
 1402 0014 164B     		ldr	r3, .L116+8
 1403 0016 0022     		movs	r2, #0
 1404 0018 1A80     		strh	r2, [r3]	@ movhi
 1405              	.L110:
 269:App/Src/wifi.c ****     } else {
 270:App/Src/wifi.c ****         wifiTick++;
 271:App/Src/wifi.c ****     }
 272:App/Src/wifi.c ****     if (wifiTick >= WIFI_UART_TICK_CLEAR || g_wifiATStatus == 1) {
 1406              		.loc 1 272 5 is_stmt 1 view .LVU327
 1407              		.loc 1 272 18 is_stmt 0 view .LVU328
 1408 001a 154B     		ldr	r3, .L116+8
 1409 001c 1B88     		ldrh	r3, [r3]
 1410              		.loc 1 272 8 view .LVU329
 1411 001e 632B     		cmp	r3, #99
 1412 0020 03D8     		bhi	.L111
 1413              		.loc 1 272 60 discriminator 1 view .LVU330
 1414 0022 144B     		ldr	r3, .L116+12
 1415 0024 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1416              		.loc 1 272 42 discriminator 1 view .LVU331
 1417 0026 012B     		cmp	r3, #1
 1418 0028 0ED1     		bne	.L106
 1419              	.L111:
 273:App/Src/wifi.c **** 		if (strSearch((char*)g_wifiRxBuff, "AT^UPDATE") >= 0) {
 1420              		.loc 1 273 3 is_stmt 1 view .LVU332
 1421              		.loc 1 273 7 is_stmt 0 view .LVU333
 1422 002a 1349     		ldr	r1, .L116+16
 1423 002c 1348     		ldr	r0, .L116+20
 1424 002e FFF7FEFF 		bl	strSearch
 1425              	.LVL115:
 1426              		.loc 1 273 6 view .LVU334
 1427 0032 0028     		cmp	r0, #0
 1428 0034 13DA     		bge	.L115
 1429              	.L112:
 274:App/Src/wifi.c **** 			wifi_cmd_update((char*)g_wifiRxBuff);
 275:App/Src/wifi.c **** 		} 
 276:App/Src/wifi.c ****         // else {
 277:App/Src/wifi.c **** 		// 	UsbPrintf("%s", (char*)g_wifiRxBuff);
 278:App/Src/wifi.c **** 		// }
 279:App/Src/wifi.c **** 		clear_wifi_buffer();
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 84


 1430              		.loc 1 279 3 is_stmt 1 view .LVU335
 1431 0036 FFF7FEFF 		bl	clear_wifi_buffer
 1432              	.LVL116:
 280:App/Src/wifi.c ****         g_wifiATStatus = 0;
 1433              		.loc 1 280 9 view .LVU336
 1434              		.loc 1 280 24 is_stmt 0 view .LVU337
 1435 003a 0023     		movs	r3, #0
 1436 003c 0D4A     		ldr	r2, .L116+12
 1437 003e 1370     		strb	r3, [r2]
 281:App/Src/wifi.c ****         wifiTick = 0;
 1438              		.loc 1 281 9 is_stmt 1 view .LVU338
 1439              		.loc 1 281 18 is_stmt 0 view .LVU339
 1440 0040 0B4A     		ldr	r2, .L116+8
 1441 0042 1380     		strh	r3, [r2]	@ movhi
 282:App/Src/wifi.c ****         lastWifiRx = 0;
 1442              		.loc 1 282 9 is_stmt 1 view .LVU340
 1443              		.loc 1 282 20 is_stmt 0 view .LVU341
 1444 0044 094A     		ldr	r2, .L116+4
 1445 0046 1380     		strh	r3, [r2]	@ movhi
 1446              	.L106:
 283:App/Src/wifi.c **** 	}
 284:App/Src/wifi.c **** }
 1447              		.loc 1 284 1 view .LVU342
 1448 0048 08BD     		pop	{r3, pc}
 1449              	.L114:
 262:App/Src/wifi.c ****         lastWifiRx = 0;
 1450              		.loc 1 262 9 is_stmt 1 view .LVU343
 262:App/Src/wifi.c ****         lastWifiRx = 0;
 1451              		.loc 1 262 18 is_stmt 0 view .LVU344
 1452 004a 094A     		ldr	r2, .L116+8
 1453 004c 1380     		strh	r3, [r2]	@ movhi
 263:App/Src/wifi.c ****         return;
 1454              		.loc 1 263 9 is_stmt 1 view .LVU345
 263:App/Src/wifi.c ****         return;
 1455              		.loc 1 263 20 is_stmt 0 view .LVU346
 1456 004e 074A     		ldr	r2, .L116+4
 1457 0050 1380     		strh	r3, [r2]	@ movhi
 264:App/Src/wifi.c ****     }
 1458              		.loc 1 264 9 is_stmt 1 view .LVU347
 1459 0052 F9E7     		b	.L106
 1460              	.L109:
 270:App/Src/wifi.c ****     }
 1461              		.loc 1 270 9 view .LVU348
 270:App/Src/wifi.c ****     }
 1462              		.loc 1 270 17 is_stmt 0 view .LVU349
 1463 0054 064A     		ldr	r2, .L116+8
 1464 0056 1388     		ldrh	r3, [r2]
 1465 0058 0133     		adds	r3, r3, #1
 1466 005a 1380     		strh	r3, [r2]	@ movhi
 1467 005c DDE7     		b	.L110
 1468              	.L115:
 274:App/Src/wifi.c **** 		} 
 1469              		.loc 1 274 4 is_stmt 1 view .LVU350
 1470 005e 0748     		ldr	r0, .L116+20
 1471 0060 FFF7FEFF 		bl	wifi_cmd_update
 1472              	.LVL117:
 1473 0064 E7E7     		b	.L112
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 85


 1474              	.L117:
 1475 0066 00BF     		.align	2
 1476              	.L116:
 1477 0068 00000000 		.word	.LANCHOR3
 1478 006c 00000000 		.word	.LANCHOR8
 1479 0070 00000000 		.word	.LANCHOR7
 1480 0074 00000000 		.word	.LANCHOR4
 1481 0078 00000000 		.word	.LC33
 1482 007c 00000000 		.word	.LANCHOR2
 1483              		.cfi_endproc
 1484              	.LFE254:
 1486              		.section	.rodata.handshake_mes_system.str1.4,"aMS",%progbits,1
 1487              		.align	2
 1488              	.LC34:
 1489 0000 25632563 		.ascii	"%c%c%c%s\000"
 1489      25632573 
 1489      00
 1490 0009 000000   		.align	2
 1491              	.LC35:
 1492 000c 6D657320 		.ascii	"mes shakehand ok\012\000"
 1492      7368616B 
 1492      6568616E 
 1492      64206F6B 
 1492      0A00
 1493 001e 0000     		.align	2
 1494              	.LC36:
 1495 0020 4E4700   		.ascii	"NG\000"
 1496 0023 00       		.align	2
 1497              	.LC37:
 1498 0024 6D657320 		.ascii	"mes shakehand timeout, restart wifi\012\000"
 1498      7368616B 
 1498      6568616E 
 1498      64207469 
 1498      6D656F75 
 1499              		.section	.text.handshake_mes_system,"ax",%progbits
 1500              		.align	1
 1501              		.global	handshake_mes_system
 1502              		.syntax unified
 1503              		.thumb
 1504              		.thumb_func
 1506              	handshake_mes_system:
 1507              	.LFB255:
 285:App/Src/wifi.c **** 
 286:App/Src/wifi.c **** void handshake_mes_system(void)
 287:App/Src/wifi.c **** {
 1508              		.loc 1 287 1 view -0
 1509              		.cfi_startproc
 1510              		@ args = 0, pretend = 0, frame = 16
 1511              		@ frame_needed = 0, uses_anonymous_args = 0
 1512 0000 10B5     		push	{r4, lr}
 1513              	.LCFI17:
 1514              		.cfi_def_cfa_offset 8
 1515              		.cfi_offset 4, -8
 1516              		.cfi_offset 14, -4
 1517 0002 86B0     		sub	sp, sp, #24
 1518              	.LCFI18:
 1519              		.cfi_def_cfa_offset 32
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 86


 288:App/Src/wifi.c **** 	int i;
 1520              		.loc 1 288 2 view .LVU352
 289:App/Src/wifi.c **** 	char BSN[BSN_NAME_LENGTH] = {0};
 1521              		.loc 1 289 2 view .LVU353
 1522              		.loc 1 289 7 is_stmt 0 view .LVU354
 1523 0004 0024     		movs	r4, #0
 1524 0006 0294     		str	r4, [sp, #8]
 1525 0008 0394     		str	r4, [sp, #12]
 1526 000a 0494     		str	r4, [sp, #16]
 1527 000c 0594     		str	r4, [sp, #20]
 290:App/Src/wifi.c ****     GetStringFromFlash(BSN, BSN_NAME_LENGTH - 1, FLASH_BSN_ADDR);
 1528              		.loc 1 290 5 is_stmt 1 view .LVU355
 1529 000e 364A     		ldr	r2, .L137
 1530 0010 0F21     		movs	r1, #15
 1531 0012 02A8     		add	r0, sp, #8
 1532 0014 FFF7FEFF 		bl	GetStringFromFlash
 1533              	.LVL118:
 291:App/Src/wifi.c ****     WifiPrintf("%c%c%c%s", BSN[0], BSN[1], BSN[2], g_ipName);
 1534              		.loc 1 291 5 view .LVU356
 1535 0018 344B     		ldr	r3, .L137+4
 1536 001a 0093     		str	r3, [sp]
 1537 001c 9DF80A30 		ldrb	r3, [sp, #10]	@ zero_extendqisi2
 1538 0020 9DF80920 		ldrb	r2, [sp, #9]	@ zero_extendqisi2
 1539 0024 9DF80810 		ldrb	r1, [sp, #8]	@ zero_extendqisi2
 1540 0028 3148     		ldr	r0, .L137+8
 1541 002a FFF7FEFF 		bl	WifiPrintf
 1542              	.LVL119:
 292:App/Src/wifi.c ****     for (i = 0; i < 20; i++) {
 1543              		.loc 1 292 5 view .LVU357
 1544              	.L119:
 1545              		.loc 1 292 17 discriminator 1 view .LVU358
 1546              		.loc 1 292 5 is_stmt 0 discriminator 1 view .LVU359
 1547 002e 132C     		cmp	r4, #19
 1548 0030 1FDC     		bgt	.L131
 293:App/Src/wifi.c ****         osDelay(20);
 1549              		.loc 1 293 9 is_stmt 1 view .LVU360
 1550 0032 1420     		movs	r0, #20
 1551 0034 FFF7FEFF 		bl	osDelay
 1552              	.LVL120:
 294:App/Src/wifi.c ****         if (strSearch((char*)g_wifiRxBuff, "OK") >= 0) {
 1553              		.loc 1 294 9 view .LVU361
 1554              		.loc 1 294 13 is_stmt 0 view .LVU362
 1555 0038 2E49     		ldr	r1, .L137+12
 1556 003a 2F48     		ldr	r0, .L137+16
 1557 003c FFF7FEFF 		bl	strSearch
 1558              	.LVL121:
 1559              		.loc 1 294 12 view .LVU363
 1560 0040 0028     		cmp	r0, #0
 1561 0042 07DA     		bge	.L132
 295:App/Src/wifi.c **** 			clear_wifi_buffer();
 296:App/Src/wifi.c ****             g_mesState = 1;
 297:App/Src/wifi.c ****             UsbPrintf("mes shakehand ok\n");
 298:App/Src/wifi.c ****             return;
 299:App/Src/wifi.c ****         } else if (strSearch((char*)g_wifiRxBuff, "NG") >= 0) {
 1562              		.loc 1 299 16 is_stmt 1 view .LVU364
 1563              		.loc 1 299 20 is_stmt 0 view .LVU365
 1564 0044 2D49     		ldr	r1, .L137+20
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 87


 1565 0046 2C48     		ldr	r0, .L137+16
 1566 0048 FFF7FEFF 		bl	strSearch
 1567              	.LVL122:
 1568              		.loc 1 299 19 view .LVU366
 1569 004c 0028     		cmp	r0, #0
 1570 004e 0ADA     		bge	.L133
 292:App/Src/wifi.c ****         osDelay(20);
 1571              		.loc 1 292 25 is_stmt 1 discriminator 2 view .LVU367
 292:App/Src/wifi.c ****         osDelay(20);
 1572              		.loc 1 292 26 is_stmt 0 discriminator 2 view .LVU368
 1573 0050 0134     		adds	r4, r4, #1
 1574              	.LVL123:
 292:App/Src/wifi.c ****         osDelay(20);
 1575              		.loc 1 292 26 discriminator 2 view .LVU369
 1576 0052 ECE7     		b	.L119
 1577              	.L132:
 295:App/Src/wifi.c **** 			clear_wifi_buffer();
 1578              		.loc 1 295 4 is_stmt 1 view .LVU370
 1579 0054 FFF7FEFF 		bl	clear_wifi_buffer
 1580              	.LVL124:
 296:App/Src/wifi.c ****             UsbPrintf("mes shakehand ok\n");
 1581              		.loc 1 296 13 view .LVU371
 296:App/Src/wifi.c ****             UsbPrintf("mes shakehand ok\n");
 1582              		.loc 1 296 24 is_stmt 0 view .LVU372
 1583 0058 294B     		ldr	r3, .L137+24
 1584 005a 0122     		movs	r2, #1
 1585 005c 1A70     		strb	r2, [r3]
 297:App/Src/wifi.c ****             return;
 1586              		.loc 1 297 13 is_stmt 1 view .LVU373
 1587 005e 2948     		ldr	r0, .L137+28
 1588 0060 FFF7FEFF 		bl	UsbPrintf
 1589              	.LVL125:
 298:App/Src/wifi.c ****         } else if (strSearch((char*)g_wifiRxBuff, "NG") >= 0) {
 1590              		.loc 1 298 13 view .LVU374
 1591 0064 07E0     		b	.L118
 1592              	.L133:
 300:App/Src/wifi.c **** 			clear_wifi_buffer();
 1593              		.loc 1 300 4 view .LVU375
 1594 0066 FFF7FEFF 		bl	clear_wifi_buffer
 1595              	.LVL126:
 301:App/Src/wifi.c ****             g_mesState = 0;
 1596              		.loc 1 301 13 view .LVU376
 1597              		.loc 1 301 24 is_stmt 0 view .LVU377
 1598 006a 254B     		ldr	r3, .L137+24
 1599 006c 0022     		movs	r2, #0
 1600 006e 1A70     		strb	r2, [r3]
 302:App/Src/wifi.c ****             return;
 1601              		.loc 1 302 13 is_stmt 1 view .LVU378
 1602 0070 01E0     		b	.L118
 1603              	.L131:
 303:App/Src/wifi.c ****         }
 304:App/Src/wifi.c ****     }
 305:App/Src/wifi.c ****     if (i == 20) {
 1604              		.loc 1 305 5 view .LVU379
 1605              		.loc 1 305 8 is_stmt 0 view .LVU380
 1606 0072 142C     		cmp	r4, #20
 1607 0074 01D0     		beq	.L134
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 88


 1608              	.L118:
 306:App/Src/wifi.c **** 		WifiPrintf("%c%c%c%s", BSN[0], BSN[1], BSN[2], g_ipName);
 307:App/Src/wifi.c **** 		for (i = 0; i < 50; i++) {
 308:App/Src/wifi.c **** 			osDelay(20);
 309:App/Src/wifi.c **** 			if (strSearch((char*)g_wifiRxBuff, "OK") >= 0) {
 310:App/Src/wifi.c **** 				clear_wifi_buffer();
 311:App/Src/wifi.c **** 				g_mesState = 1;
 312:App/Src/wifi.c **** 				UsbPrintf("mes shakehand ok\n");
 313:App/Src/wifi.c **** 				return;
 314:App/Src/wifi.c **** 			} else if (strSearch((char*)g_wifiRxBuff, "NG") >= 0) {
 315:App/Src/wifi.c **** 				clear_wifi_buffer();
 316:App/Src/wifi.c **** 				g_mesState = 0;
 317:App/Src/wifi.c **** 				return;
 318:App/Src/wifi.c **** 			}
 319:App/Src/wifi.c **** 		}
 320:App/Src/wifi.c ****         UsbPrintf("mes shakehand timeout, restart wifi\n");
 321:App/Src/wifi.c ****         g_mesState = 0;
 322:App/Src/wifi.c ****         g_wifiState = WIFI_NOT_CONNECT;
 323:App/Src/wifi.c ****     }
 324:App/Src/wifi.c **** }
 1609              		.loc 1 324 1 view .LVU381
 1610 0076 06B0     		add	sp, sp, #24
 1611              	.LCFI19:
 1612              		.cfi_remember_state
 1613              		.cfi_def_cfa_offset 8
 1614              		@ sp needed
 1615 0078 10BD     		pop	{r4, pc}
 1616              	.LVL127:
 1617              	.L134:
 1618              	.LCFI20:
 1619              		.cfi_restore_state
 306:App/Src/wifi.c **** 		WifiPrintf("%c%c%c%s", BSN[0], BSN[1], BSN[2], g_ipName);
 1620              		.loc 1 306 3 is_stmt 1 view .LVU382
 1621 007a 1C4B     		ldr	r3, .L137+4
 1622 007c 0093     		str	r3, [sp]
 1623 007e 9DF80A30 		ldrb	r3, [sp, #10]	@ zero_extendqisi2
 1624 0082 9DF80920 		ldrb	r2, [sp, #9]	@ zero_extendqisi2
 1625 0086 9DF80810 		ldrb	r1, [sp, #8]	@ zero_extendqisi2
 1626 008a 1948     		ldr	r0, .L137+8
 1627 008c FFF7FEFF 		bl	WifiPrintf
 1628              	.LVL128:
 307:App/Src/wifi.c **** 			osDelay(20);
 1629              		.loc 1 307 3 view .LVU383
 307:App/Src/wifi.c **** 			osDelay(20);
 1630              		.loc 1 307 10 is_stmt 0 view .LVU384
 1631 0090 0024     		movs	r4, #0
 307:App/Src/wifi.c **** 			osDelay(20);
 1632              		.loc 1 307 3 view .LVU385
 1633 0092 09E0     		b	.L125
 1634              	.LVL129:
 1635              	.L136:
 310:App/Src/wifi.c **** 				g_mesState = 1;
 1636              		.loc 1 310 5 is_stmt 1 view .LVU386
 1637 0094 FFF7FEFF 		bl	clear_wifi_buffer
 1638              	.LVL130:
 311:App/Src/wifi.c **** 				UsbPrintf("mes shakehand ok\n");
 1639              		.loc 1 311 5 view .LVU387
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 89


 311:App/Src/wifi.c **** 				UsbPrintf("mes shakehand ok\n");
 1640              		.loc 1 311 16 is_stmt 0 view .LVU388
 1641 0098 194B     		ldr	r3, .L137+24
 1642 009a 0122     		movs	r2, #1
 1643 009c 1A70     		strb	r2, [r3]
 312:App/Src/wifi.c **** 				return;
 1644              		.loc 1 312 5 is_stmt 1 view .LVU389
 1645 009e 1948     		ldr	r0, .L137+28
 1646 00a0 FFF7FEFF 		bl	UsbPrintf
 1647              	.LVL131:
 313:App/Src/wifi.c **** 			} else if (strSearch((char*)g_wifiRxBuff, "NG") >= 0) {
 1648              		.loc 1 313 5 view .LVU390
 1649 00a4 E7E7     		b	.L118
 1650              	.L127:
 307:App/Src/wifi.c **** 			osDelay(20);
 1651              		.loc 1 307 23 discriminator 2 view .LVU391
 307:App/Src/wifi.c **** 			osDelay(20);
 1652              		.loc 1 307 24 is_stmt 0 discriminator 2 view .LVU392
 1653 00a6 0134     		adds	r4, r4, #1
 1654              	.LVL132:
 1655              	.L125:
 307:App/Src/wifi.c **** 			osDelay(20);
 1656              		.loc 1 307 15 is_stmt 1 discriminator 1 view .LVU393
 307:App/Src/wifi.c **** 			osDelay(20);
 1657              		.loc 1 307 3 is_stmt 0 discriminator 1 view .LVU394
 1658 00a8 312C     		cmp	r4, #49
 1659 00aa 14DC     		bgt	.L135
 308:App/Src/wifi.c **** 			if (strSearch((char*)g_wifiRxBuff, "OK") >= 0) {
 1660              		.loc 1 308 4 is_stmt 1 view .LVU395
 1661 00ac 1420     		movs	r0, #20
 1662 00ae FFF7FEFF 		bl	osDelay
 1663              	.LVL133:
 309:App/Src/wifi.c **** 				clear_wifi_buffer();
 1664              		.loc 1 309 4 view .LVU396
 309:App/Src/wifi.c **** 				clear_wifi_buffer();
 1665              		.loc 1 309 8 is_stmt 0 view .LVU397
 1666 00b2 1049     		ldr	r1, .L137+12
 1667 00b4 1048     		ldr	r0, .L137+16
 1668 00b6 FFF7FEFF 		bl	strSearch
 1669              	.LVL134:
 309:App/Src/wifi.c **** 				clear_wifi_buffer();
 1670              		.loc 1 309 7 view .LVU398
 1671 00ba 0028     		cmp	r0, #0
 1672 00bc EADA     		bge	.L136
 314:App/Src/wifi.c **** 				clear_wifi_buffer();
 1673              		.loc 1 314 11 is_stmt 1 view .LVU399
 314:App/Src/wifi.c **** 				clear_wifi_buffer();
 1674              		.loc 1 314 15 is_stmt 0 view .LVU400
 1675 00be 0F49     		ldr	r1, .L137+20
 1676 00c0 0D48     		ldr	r0, .L137+16
 1677 00c2 FFF7FEFF 		bl	strSearch
 1678              	.LVL135:
 314:App/Src/wifi.c **** 				clear_wifi_buffer();
 1679              		.loc 1 314 14 view .LVU401
 1680 00c6 0028     		cmp	r0, #0
 1681 00c8 EDDB     		blt	.L127
 315:App/Src/wifi.c **** 				g_mesState = 0;
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 90


 1682              		.loc 1 315 5 is_stmt 1 view .LVU402
 1683 00ca FFF7FEFF 		bl	clear_wifi_buffer
 1684              	.LVL136:
 316:App/Src/wifi.c **** 				return;
 1685              		.loc 1 316 5 view .LVU403
 316:App/Src/wifi.c **** 				return;
 1686              		.loc 1 316 16 is_stmt 0 view .LVU404
 1687 00ce 0C4B     		ldr	r3, .L137+24
 1688 00d0 0022     		movs	r2, #0
 1689 00d2 1A70     		strb	r2, [r3]
 317:App/Src/wifi.c **** 			}
 1690              		.loc 1 317 5 is_stmt 1 view .LVU405
 1691 00d4 CFE7     		b	.L118
 1692              	.L135:
 320:App/Src/wifi.c ****         g_mesState = 0;
 1693              		.loc 1 320 9 view .LVU406
 1694 00d6 0C48     		ldr	r0, .L137+32
 1695 00d8 FFF7FEFF 		bl	UsbPrintf
 1696              	.LVL137:
 321:App/Src/wifi.c ****         g_wifiState = WIFI_NOT_CONNECT;
 1697              		.loc 1 321 9 view .LVU407
 321:App/Src/wifi.c ****         g_wifiState = WIFI_NOT_CONNECT;
 1698              		.loc 1 321 20 is_stmt 0 view .LVU408
 1699 00dc 0023     		movs	r3, #0
 1700 00de 084A     		ldr	r2, .L137+24
 1701 00e0 1370     		strb	r3, [r2]
 322:App/Src/wifi.c ****     }
 1702              		.loc 1 322 9 is_stmt 1 view .LVU409
 322:App/Src/wifi.c ****     }
 1703              		.loc 1 322 21 is_stmt 0 view .LVU410
 1704 00e2 0A4A     		ldr	r2, .L137+36
 1705 00e4 1370     		strb	r3, [r2]
 1706 00e6 C6E7     		b	.L118
 1707              	.L138:
 1708              		.align	2
 1709              	.L137:
 1710 00e8 40C10008 		.word	134267200
 1711 00ec 00000000 		.word	.LANCHOR6
 1712 00f0 00000000 		.word	.LC34
 1713 00f4 28000000 		.word	.LC7
 1714 00f8 00000000 		.word	.LANCHOR2
 1715 00fc 20000000 		.word	.LC36
 1716 0100 00000000 		.word	.LANCHOR9
 1717 0104 0C000000 		.word	.LC35
 1718 0108 24000000 		.word	.LC37
 1719 010c 00000000 		.word	.LANCHOR5
 1720              		.cfi_endproc
 1721              	.LFE255:
 1723              		.section	.text.wifi_heart,"ax",%progbits
 1724              		.align	1
 1725              		.global	wifi_heart
 1726              		.syntax unified
 1727              		.thumb
 1728              		.thumb_func
 1730              	wifi_heart:
 1731              	.LFB256:
 325:App/Src/wifi.c **** 
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 91


 326:App/Src/wifi.c **** void wifi_heart(void)
 327:App/Src/wifi.c **** {
 1732              		.loc 1 327 1 is_stmt 1 view -0
 1733              		.cfi_startproc
 1734              		@ args = 0, pretend = 0, frame = 0
 1735              		@ frame_needed = 0, uses_anonymous_args = 0
 1736 0000 08B5     		push	{r3, lr}
 1737              	.LCFI21:
 1738              		.cfi_def_cfa_offset 8
 1739              		.cfi_offset 3, -8
 1740              		.cfi_offset 14, -4
 328:App/Src/wifi.c **** 	static uint32_t lastTick = 0;
 1741              		.loc 1 328 2 view .LVU412
 329:App/Src/wifi.c **** 
 330:App/Src/wifi.c **** 	if (g_wifiState == WIFI_CONNECTED_FREE) {
 1742              		.loc 1 330 2 view .LVU413
 1743              		.loc 1 330 18 is_stmt 0 view .LVU414
 1744 0002 204B     		ldr	r3, .L151
 1745 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1746              		.loc 1 330 5 view .LVU415
 1747 0006 042B     		cmp	r3, #4
 1748 0008 08D0     		beq	.L146
 331:App/Src/wifi.c **** 		WifiMassage();
 332:App/Src/wifi.c **** 		if (HAL_GetTick() < lastTick + 60000) {return;}//每分钟发个消息确认是否在线
 333:App/Src/wifi.c **** 		lastTick = HAL_GetTick();
 334:App/Src/wifi.c ****         handshake_mes_system();
 335:App/Src/wifi.c **** 	} else {
 336:App/Src/wifi.c **** 		if (HAL_GetTick() < lastTick + 4000) {return;}
 1749              		.loc 1 336 3 is_stmt 1 view .LVU416
 1750              		.loc 1 336 7 is_stmt 0 view .LVU417
 1751 000a FFF7FEFF 		bl	HAL_GetTick
 1752              	.LVL138:
 1753              		.loc 1 336 32 view .LVU418
 1754 000e 1E4B     		ldr	r3, .L151+4
 1755 0010 1B68     		ldr	r3, [r3]
 1756 0012 03F57A63 		add	r3, r3, #4000
 1757              		.loc 1 336 6 view .LVU419
 1758 0016 9842     		cmp	r0, r3
 1759 0018 12D2     		bcs	.L147
 1760              	.L139:
 337:App/Src/wifi.c **** 		lastTick = HAL_GetTick();
 338:App/Src/wifi.c **** 		
 339:App/Src/wifi.c **** 		if (g_wifiState == WIFI_CONNECTED_CMD) {
 340:App/Src/wifi.c **** 			wifi_set_free_communicate();
 341:App/Src/wifi.c **** 		} else if (g_wifiState == WIFI_BEFOR_TCP) {
 342:App/Src/wifi.c **** 			if (wifi_building_tcpip() == 0) {
 343:App/Src/wifi.c **** 				return;
 344:App/Src/wifi.c **** 			}
 345:App/Src/wifi.c **** 			if (wifi_set_free_communicate() == 0) {
 346:App/Src/wifi.c **** 				return;
 347:App/Src/wifi.c **** 			}
 348:App/Src/wifi.c **** 		} else if (g_wifiState == WIFI_NOT_CONNECT){
 349:App/Src/wifi.c **** 			connect_wifi();
 350:App/Src/wifi.c **** 		}
 351:App/Src/wifi.c ****         if (g_wifiState == WIFI_CONNECTED_FREE) {
 352:App/Src/wifi.c ****            handshake_mes_system(); 
 353:App/Src/wifi.c ****         }
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 92


 354:App/Src/wifi.c **** 	}
 355:App/Src/wifi.c **** }
 1761              		.loc 1 355 1 view .LVU420
 1762 001a 08BD     		pop	{r3, pc}
 1763              	.L146:
 331:App/Src/wifi.c **** 		WifiMassage();
 1764              		.loc 1 331 3 is_stmt 1 view .LVU421
 1765 001c FFF7FEFF 		bl	WifiMassage
 1766              	.LVL139:
 332:App/Src/wifi.c **** 		lastTick = HAL_GetTick();
 1767              		.loc 1 332 3 view .LVU422
 332:App/Src/wifi.c **** 		lastTick = HAL_GetTick();
 1768              		.loc 1 332 7 is_stmt 0 view .LVU423
 1769 0020 FFF7FEFF 		bl	HAL_GetTick
 1770              	.LVL140:
 332:App/Src/wifi.c **** 		lastTick = HAL_GetTick();
 1771              		.loc 1 332 32 view .LVU424
 1772 0024 184B     		ldr	r3, .L151+4
 1773 0026 1B68     		ldr	r3, [r3]
 1774 0028 03F56A43 		add	r3, r3, #59904
 1775 002c 6033     		adds	r3, r3, #96
 332:App/Src/wifi.c **** 		lastTick = HAL_GetTick();
 1776              		.loc 1 332 6 view .LVU425
 1777 002e 9842     		cmp	r0, r3
 1778 0030 F3D3     		bcc	.L139
 333:App/Src/wifi.c ****         handshake_mes_system();
 1779              		.loc 1 333 3 is_stmt 1 view .LVU426
 333:App/Src/wifi.c ****         handshake_mes_system();
 1780              		.loc 1 333 14 is_stmt 0 view .LVU427
 1781 0032 FFF7FEFF 		bl	HAL_GetTick
 1782              	.LVL141:
 333:App/Src/wifi.c ****         handshake_mes_system();
 1783              		.loc 1 333 12 view .LVU428
 1784 0036 144B     		ldr	r3, .L151+4
 1785 0038 1860     		str	r0, [r3]
 334:App/Src/wifi.c **** 	} else {
 1786              		.loc 1 334 9 is_stmt 1 view .LVU429
 1787 003a FFF7FEFF 		bl	handshake_mes_system
 1788              	.LVL142:
 1789 003e ECE7     		b	.L139
 1790              	.L147:
 337:App/Src/wifi.c **** 		
 1791              		.loc 1 337 3 view .LVU430
 337:App/Src/wifi.c **** 		
 1792              		.loc 1 337 14 is_stmt 0 view .LVU431
 1793 0040 FFF7FEFF 		bl	HAL_GetTick
 1794              	.LVL143:
 337:App/Src/wifi.c **** 		
 1795              		.loc 1 337 12 view .LVU432
 1796 0044 104B     		ldr	r3, .L151+4
 1797 0046 1860     		str	r0, [r3]
 339:App/Src/wifi.c **** 			wifi_set_free_communicate();
 1798              		.loc 1 339 3 is_stmt 1 view .LVU433
 339:App/Src/wifi.c **** 			wifi_set_free_communicate();
 1799              		.loc 1 339 19 is_stmt 0 view .LVU434
 1800 0048 0E4B     		ldr	r3, .L151
 1801 004a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 93


 339:App/Src/wifi.c **** 			wifi_set_free_communicate();
 1802              		.loc 1 339 6 view .LVU435
 1803 004c 032B     		cmp	r3, #3
 1804 004e 09D0     		beq	.L148
 341:App/Src/wifi.c **** 			if (wifi_building_tcpip() == 0) {
 1805              		.loc 1 341 10 is_stmt 1 view .LVU436
 341:App/Src/wifi.c **** 			if (wifi_building_tcpip() == 0) {
 1806              		.loc 1 341 13 is_stmt 0 view .LVU437
 1807 0050 022B     		cmp	r3, #2
 1808 0052 0AD0     		beq	.L149
 348:App/Src/wifi.c **** 			connect_wifi();
 1809              		.loc 1 348 10 is_stmt 1 view .LVU438
 348:App/Src/wifi.c **** 			connect_wifi();
 1810              		.loc 1 348 13 is_stmt 0 view .LVU439
 1811 0054 93B1     		cbz	r3, .L150
 1812              	.L143:
 351:App/Src/wifi.c ****            handshake_mes_system(); 
 1813              		.loc 1 351 9 is_stmt 1 view .LVU440
 351:App/Src/wifi.c ****            handshake_mes_system(); 
 1814              		.loc 1 351 25 is_stmt 0 view .LVU441
 1815 0056 0B4B     		ldr	r3, .L151
 1816 0058 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 351:App/Src/wifi.c ****            handshake_mes_system(); 
 1817              		.loc 1 351 12 view .LVU442
 1818 005a 042B     		cmp	r3, #4
 1819 005c DDD1     		bne	.L139
 352:App/Src/wifi.c ****         }
 1820              		.loc 1 352 12 is_stmt 1 view .LVU443
 1821 005e FFF7FEFF 		bl	handshake_mes_system
 1822              	.LVL144:
 1823 0062 DAE7     		b	.L139
 1824              	.L148:
 340:App/Src/wifi.c **** 		} else if (g_wifiState == WIFI_BEFOR_TCP) {
 1825              		.loc 1 340 4 view .LVU444
 1826 0064 FFF7FEFF 		bl	wifi_set_free_communicate
 1827              	.LVL145:
 1828 0068 F5E7     		b	.L143
 1829              	.L149:
 342:App/Src/wifi.c **** 				return;
 1830              		.loc 1 342 4 view .LVU445
 342:App/Src/wifi.c **** 				return;
 1831              		.loc 1 342 8 is_stmt 0 view .LVU446
 1832 006a FFF7FEFF 		bl	wifi_building_tcpip
 1833              	.LVL146:
 342:App/Src/wifi.c **** 				return;
 1834              		.loc 1 342 7 view .LVU447
 1835 006e 0028     		cmp	r0, #0
 1836 0070 D3D0     		beq	.L139
 345:App/Src/wifi.c **** 				return;
 1837              		.loc 1 345 4 is_stmt 1 view .LVU448
 345:App/Src/wifi.c **** 				return;
 1838              		.loc 1 345 8 is_stmt 0 view .LVU449
 1839 0072 FFF7FEFF 		bl	wifi_set_free_communicate
 1840              	.LVL147:
 345:App/Src/wifi.c **** 				return;
 1841              		.loc 1 345 7 view .LVU450
 1842 0076 0028     		cmp	r0, #0
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 94


 1843 0078 EDD1     		bne	.L143
 1844 007a CEE7     		b	.L139
 1845              	.L150:
 349:App/Src/wifi.c **** 		}
 1846              		.loc 1 349 4 is_stmt 1 view .LVU451
 1847 007c FFF7FEFF 		bl	connect_wifi
 1848              	.LVL148:
 1849 0080 E9E7     		b	.L143
 1850              	.L152:
 1851 0082 00BF     		.align	2
 1852              	.L151:
 1853 0084 00000000 		.word	.LANCHOR5
 1854 0088 00000000 		.word	.LANCHOR10
 1855              		.cfi_endproc
 1856              	.LFE256:
 1858              		.section	.text.StartWifiTask,"ax",%progbits
 1859              		.align	1
 1860              		.global	StartWifiTask
 1861              		.syntax unified
 1862              		.thumb
 1863              		.thumb_func
 1865              	StartWifiTask:
 1866              	.LVL149:
 1867              	.LFB257:
 356:App/Src/wifi.c **** 
 357:App/Src/wifi.c **** void StartWifiTask(void const * argument)
 358:App/Src/wifi.c **** {
 1868              		.loc 1 358 1 view -0
 1869              		.cfi_startproc
 1870              		@ Volatile: function does not return.
 1871              		@ args = 0, pretend = 0, frame = 0
 1872              		@ frame_needed = 0, uses_anonymous_args = 0
 1873              		.loc 1 358 1 is_stmt 0 view .LVU453
 1874 0000 08B5     		push	{r3, lr}
 1875              	.LCFI22:
 1876              		.cfi_def_cfa_offset 8
 1877              		.cfi_offset 3, -8
 1878              		.cfi_offset 14, -4
 359:App/Src/wifi.c ****     wifi_usart_init();
 1879              		.loc 1 359 5 is_stmt 1 view .LVU454
 1880 0002 FFF7FEFF 		bl	wifi_usart_init
 1881              	.LVL150:
 1882              	.L154:
 360:App/Src/wifi.c ****     while (1) {
 1883              		.loc 1 360 5 discriminator 1 view .LVU455
 361:App/Src/wifi.c ****         osDelay(5);
 1884              		.loc 1 361 9 discriminator 1 view .LVU456
 1885 0006 0520     		movs	r0, #5
 1886 0008 FFF7FEFF 		bl	osDelay
 1887              	.LVL151:
 362:App/Src/wifi.c ****         wifi_heart();
 1888              		.loc 1 362 9 discriminator 1 view .LVU457
 1889 000c FFF7FEFF 		bl	wifi_heart
 1890              	.LVL152:
 360:App/Src/wifi.c ****     while (1) {
 1891              		.loc 1 360 11 discriminator 1 view .LVU458
 1892 0010 F9E7     		b	.L154
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 95


 1893              		.cfi_endproc
 1894              	.LFE257:
 1896              		.global	g_ipName
 1897              		.global	g_mesState
 1898              		.global	g_wifiState
 1899              		.global	g_wifiATStatus
 1900              		.global	g_wifiTxBuff
 1901              		.global	g_wifiRxBuff
 1902              		.section	.bss.g_ipName,"aw",%nobits
 1903              		.align	2
 1904              		.set	.LANCHOR6,. + 0
 1907              	g_ipName:
 1908 0000 00000000 		.space	20
 1908      00000000 
 1908      00000000 
 1908      00000000 
 1908      00000000 
 1909              		.section	.bss.g_mesState,"aw",%nobits
 1910              		.set	.LANCHOR9,. + 0
 1913              	g_mesState:
 1914 0000 00       		.space	1
 1915              		.section	.bss.g_wifiATStatus,"aw",%nobits
 1916              		.set	.LANCHOR4,. + 0
 1919              	g_wifiATStatus:
 1920 0000 00       		.space	1
 1921              		.section	.bss.g_wifiRxBuff,"aw",%nobits
 1922              		.align	2
 1923              		.set	.LANCHOR2,. + 0
 1926              	g_wifiRxBuff:
 1927 0000 00000000 		.space	2000
 1927      00000000 
 1927      00000000 
 1927      00000000 
 1927      00000000 
 1928              		.section	.bss.g_wifiState,"aw",%nobits
 1929              		.set	.LANCHOR5,. + 0
 1932              	g_wifiState:
 1933 0000 00       		.space	1
 1934              		.section	.bss.g_wifiTxBuff,"aw",%nobits
 1935              		.align	2
 1936              		.set	.LANCHOR0,. + 0
 1939              	g_wifiTxBuff:
 1940 0000 00000000 		.space	300
 1940      00000000 
 1940      00000000 
 1940      00000000 
 1940      00000000 
 1941              		.section	.bss.lastTick.0,"aw",%nobits
 1942              		.align	2
 1943              		.set	.LANCHOR10,. + 0
 1946              	lastTick.0:
 1947 0000 00000000 		.space	4
 1948              		.section	.bss.lastWifiRx.1,"aw",%nobits
 1949              		.align	1
 1950              		.set	.LANCHOR8,. + 0
 1953              	lastWifiRx.1:
 1954 0000 0000     		.space	2
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 96


 1955              		.section	.bss.wifiRxBuf,"aw",%nobits
 1956              		.set	.LANCHOR1,. + 0
 1959              	wifiRxBuf:
 1960 0000 00       		.space	1
 1961              		.section	.bss.wifiTick.2,"aw",%nobits
 1962              		.align	1
 1963              		.set	.LANCHOR7,. + 0
 1966              	wifiTick.2:
 1967 0000 0000     		.space	2
 1968              		.section	.bss.wifi_Rx_Cnt,"aw",%nobits
 1969              		.align	1
 1970              		.set	.LANCHOR3,. + 0
 1973              	wifi_Rx_Cnt:
 1974 0000 0000     		.space	2
 1975              		.text
 1976              	.Letext0:
 1977              		.file 4 "e:\\stm32-gcc\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\machine\\_default_
 1978              		.file 5 "e:\\stm32-gcc\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 1979              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1980              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1981              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1982              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1983              		.file 10 "App/Inc/wifi.h"
 1984              		.file 11 "e:\\stm32-gcc\\gcc-arm-none-eabi-10.3-2021.10\\lib\\gcc\\arm-none-eabi\\10.3.1\\include\
 1985              		.file 12 "Device/Inc/flash.h"
 1986              		.file 13 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
 1987              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1988              		.file 15 "Device/Inc/user_tool.h"
 1989              		.file 16 "Core/Inc/main.h"
 1990              		.file 17 "e:\\stm32-gcc\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\string.h"
 1991              		.file 18 "e:\\stm32-gcc\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\stdio.h"
 1992              		.file 19 "<built-in>"
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 97


DEFINED SYMBOLS
                            *ABS*:00000000 wifi.c
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:20     .text.WifiPrintf:00000000 $t
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:26     .text.WifiPrintf:00000000 WifiPrintf
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:110    .text.WifiPrintf:00000048 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:116    .rodata.wifi_usart_init.str1.4:00000000 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:120    .text.wifi_usart_init:00000000 $t
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:126    .text.wifi_usart_init:00000000 wifi_usart_init
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:168    .text.wifi_usart_init:00000034 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:177    .text.clear_wifi_buffer:00000000 $t
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:183    .text.clear_wifi_buffer:00000000 clear_wifi_buffer
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:210    .text.clear_wifi_buffer:00000018 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:216    .text.wifi_usart_receive:00000000 $t
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:222    .text.wifi_usart_receive:00000000 wifi_usart_receive
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:281    .text.wifi_usart_receive:0000003c $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:290    .rodata.wifi_set_restart.str1.4:00000000 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:306    .text.wifi_set_restart:00000000 $t
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:312    .text.wifi_set_restart:00000000 wifi_set_restart
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:409    .text.wifi_set_restart:0000005c $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:420    .rodata.wifi_connect_system.str1.4:00000000 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:451    .text.wifi_connect_system:00000000 $t
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:457    .text.wifi_connect_system:00000000 wifi_connect_system
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:664    .text.wifi_connect_system:000000bc $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:681    .rodata.wifi_building_tcpip.str1.4:00000000 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:700    .text.wifi_building_tcpip:00000000 $t
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:706    .text.wifi_building_tcpip:00000000 wifi_building_tcpip
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:824    .text.wifi_building_tcpip:00000078 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:837    .rodata.wifi_set_free_communicate.str1.4:00000000 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:862    .text.wifi_set_free_communicate:00000000 $t
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:868    .text.wifi_set_free_communicate:00000000 wifi_set_free_communicate
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1082   .text.wifi_set_free_communicate:000000d4 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1097   .text.wifi_set_cmd_communicate:00000000 $t
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1103   .text.wifi_set_cmd_communicate:00000000 wifi_set_cmd_communicate
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1130   .text.wifi_set_cmd_communicate:00000014 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1136   .text.connect_wifi:00000000 $t
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1142   .text.connect_wifi:00000000 connect_wifi
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1190   .text.connect_wifi:00000028 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1195   .rodata.wifi_cmd_update.str1.4:00000000 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1205   .text.wifi_cmd_update:00000000 $t
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1211   .text.wifi_cmd_update:00000000 wifi_cmd_update
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1347   .text.wifi_cmd_update:00000064 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1360   .rodata.WifiMassage.str1.4:00000000 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1364   .text.WifiMassage:00000000 $t
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1370   .text.WifiMassage:00000000 WifiMassage
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1477   .text.WifiMassage:00000068 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1487   .rodata.handshake_mes_system.str1.4:00000000 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1500   .text.handshake_mes_system:00000000 $t
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1506   .text.handshake_mes_system:00000000 handshake_mes_system
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1710   .text.handshake_mes_system:000000e8 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1724   .text.wifi_heart:00000000 $t
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1730   .text.wifi_heart:00000000 wifi_heart
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1853   .text.wifi_heart:00000084 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1859   .text.StartWifiTask:00000000 $t
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1865   .text.StartWifiTask:00000000 StartWifiTask
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1907   .bss.g_ipName:00000000 g_ipName
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1913   .bss.g_mesState:00000000 g_mesState
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1932   .bss.g_wifiState:00000000 g_wifiState
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s 			page 98


C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1919   .bss.g_wifiATStatus:00000000 g_wifiATStatus
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1939   .bss.g_wifiTxBuff:00000000 g_wifiTxBuff
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1926   .bss.g_wifiRxBuff:00000000 g_wifiRxBuff
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1903   .bss.g_ipName:00000000 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1914   .bss.g_mesState:00000000 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1920   .bss.g_wifiATStatus:00000000 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1922   .bss.g_wifiRxBuff:00000000 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1933   .bss.g_wifiState:00000000 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1935   .bss.g_wifiTxBuff:00000000 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1942   .bss.lastTick.0:00000000 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1946   .bss.lastTick.0:00000000 lastTick.0
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1949   .bss.lastWifiRx.1:00000000 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1953   .bss.lastWifiRx.1:00000000 lastWifiRx.1
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1959   .bss.wifiRxBuf:00000000 wifiRxBuf
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1960   .bss.wifiRxBuf:00000000 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1962   .bss.wifiTick.2:00000000 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1966   .bss.wifiTick.2:00000000 wifiTick.2
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1969   .bss.wifi_Rx_Cnt:00000000 $d
C:\Users\86158\AppData\Local\Temp\ccmLS4BA.s:1973   .bss.wifi_Rx_Cnt:00000000 wifi_Rx_Cnt

UNDEFINED SYMBOLS
memset
vsnprintf
strlen
HAL_UART_Transmit
huart3
HAL_UART_Receive_IT
osDelay
UsbPrintf
strSearch
ClearStateFlash
SaveStringToFlash
SetUpdateStateFlash
GetStringFromFlash
HAL_GetTick
