# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 7
attribute \src "dut.sv:3.1-9.10"
attribute \top 1
module \gate
  attribute \init 33'xxxxxxxxxxxxxxxxxxxxxxxxxxxx1x11x
  attribute \src "dut.sv:3.13-3.14"
  wire width 33 output 1 \a
  wire \genblk1[0].x
  wire width 2 \genblk1[1].x
  connect { \a [32:5] \a [3] \a [0] } 30'000000000000000000000000000000
  connect \genblk1[0].x \a [4]
  connect \genblk1[1].x \a [2:1]
end
