# SETTINGS ../simusched tareas.tsk 3 1 2 SchedRR 3 2 2 3
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
BLOCK 3 1
CPU 3 0 0
# CONTEXT CPU 1 3
CPU 3 2 2
UNBLOCK 4 1
CPU 4 0 0
CPU 4 3 1
# CONTEXT CPU 2 4
BLOCK 5 0
# CONTEXT CPU 0 5
CPU 5 3 1
CPU 5 4 2
BLOCK 6 3
UNBLOCK 6 0
CPU 6 5 0
# CONTEXT CPU 1 6
CPU 6 4 2
UNBLOCK 7 3
# CONTEXT CPU 0 7
CPU 7 6 1
CPU 7 4 2
CPU 8 7 0
# CONTEXT CPU 1 8
# CONTEXT CPU 2 8
CPU 9 7 0
CPU 9 8 1
CPU 9 9 2
CPU 10 7 0
CPU 10 8 1
CPU 10 9 2
BLOCK 11 7
BLOCK 11 8
# CONTEXT CPU 0 11
# CONTEXT CPU 1 11
CPU 11 9 2
UNBLOCK 12 7
UNBLOCK 12 8
CPU 12 10 0
CPU 12 11 1
# CONTEXT CPU 2 12
BLOCK 13 10
# CONTEXT CPU 0 13
CPU 13 11 1
CPU 13 12 2
UNBLOCK 14 10
CPU 14 13 0
# CONTEXT CPU 1 14
CPU 14 12 2
BLOCK 15 12
CPU 15 13 0
CPU 15 14 1
# CONTEXT CPU 2 15
BLOCK 16 14
UNBLOCK 16 12
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
# CONTEXT CPU 2 16
UNBLOCK 17 14
# CONTEXT CPU 0 17
# CONTEXT CPU 1 17
# CONTEXT CPU 2 17
# CONTEXT CPU 0 18
# CONTEXT CPU 1 18
CPU 18 1 2
CPU 19 2 0
CPU 19 0 1
CPU 19 1 2
CPU 20 2 0
CPU 20 0 1
# CONTEXT CPU 2 20
CPU 21 2 0
CPU 21 0 1
# CONTEXT CPU 2 21
CPU 22 2 0
# CONTEXT CPU 1 22
# CONTEXT CPU 2 22
# CONTEXT CPU 0 23
# CONTEXT CPU 1 23
CPU 23 3 2
# CONTEXT CPU 0 24
# CONTEXT CPU 1 24
CPU 24 3 2
# CONTEXT CPU 0 25
CPU 25 5 1
CPU 25 3 2
CPU 26 6 0
CPU 26 5 1
# CONTEXT CPU 2 26
CPU 27 6 0
CPU 27 5 1
CPU 27 4 2
CPU 28 6 0
# CONTEXT CPU 1 28
CPU 28 4 2
BLOCK 29 4
CPU 29 6 0
# CONTEXT CPU 1 29
# CONTEXT CPU 2 29
BLOCK 30 6
UNBLOCK 30 4
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
UNBLOCK 31 6
# CONTEXT CPU 0 31
CPU 31 7 1
# CONTEXT CPU 2 31
# CONTEXT CPU 0 32
CPU 32 7 1
CPU 32 8 2
CPU 33 9 0
CPU 33 7 1
CPU 33 8 2
BLOCK 34 8
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
# CONTEXT CPU 2 34
UNBLOCK 35 8
CPU 35 10 0
CPU 35 11 1
CPU 35 12 2
BLOCK 36 11
CPU 36 10 0
# CONTEXT CPU 1 36
# CONTEXT CPU 2 36
UNBLOCK 37 11
CPU 37 10 0
# CONTEXT CPU 1 37
# CONTEXT CPU 2 37
BLOCK 38 10
# CONTEXT CPU 0 38
# CONTEXT CPU 1 38
# CONTEXT CPU 2 38
UNBLOCK 39 10
# CONTEXT CPU 0 39
CPU 39 13 1
CPU 39 14 2
BLOCK 40 13
BLOCK 40 14
# CONTEXT CPU 0 40
# CONTEXT CPU 1 40
# CONTEXT CPU 2 40
UNBLOCK 41 13
UNBLOCK 41 14
CPU 41 1 0
CPU 41 0 1
# CONTEXT CPU 2 41
CPU 42 1 0
CPU 42 0 1
# CONTEXT CPU 2 42
EXIT 43 0 1
# CONTEXT CPU 0 43
# CONTEXT CPU 1 43
CPU 43 2 2
BLOCK 44 2
# CONTEXT CPU 0 44
CPU 44 5 1
# CONTEXT CPU 2 44
UNBLOCK 45 2
# CONTEXT CPU 0 45
CPU 45 5 1
CPU 45 4 2
CPU 46 3 0
CPU 46 5 1
CPU 46 4 2
BLOCK 47 5
CPU 47 3 0
# CONTEXT CPU 1 47
CPU 47 4 2
UNBLOCK 48 5
CPU 48 3 0
# CONTEXT CPU 1 48
# CONTEXT CPU 2 48
CPU 49 3 0
# CONTEXT CPU 1 49
# CONTEXT CPU 2 49
EXIT 50 3 0
# CONTEXT CPU 0 50
CPU 50 6 1
# CONTEXT CPU 2 50
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
CPU 51 9 2
BLOCK 52 9
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
# CONTEXT CPU 2 52
UNBLOCK 53 9
CPU 53 7 0
# CONTEXT CPU 1 53
CPU 53 12 2
CPU 54 7 0
CPU 54 8 1
CPU 54 12 2
BLOCK 55 12
CPU 55 7 0
CPU 55 8 1
# CONTEXT CPU 2 55
EXIT 56 7 0
UNBLOCK 56 12
# CONTEXT CPU 0 56
CPU 56 8 1
# CONTEXT CPU 2 56
CPU 57 10 0
# CONTEXT CPU 1 57
# CONTEXT CPU 2 57
CPU 58 10 0
CPU 58 13 1
CPU 58 11 2
BLOCK 59 11
CPU 59 10 0
CPU 59 13 1
# CONTEXT CPU 2 59
BLOCK 60 13
UNBLOCK 60 11
CPU 60 10 0
# CONTEXT CPU 1 60
CPU 60 14 2
BLOCK 61 14
UNBLOCK 61 13
# CONTEXT CPU 0 61
# CONTEXT CPU 1 61
# CONTEXT CPU 2 61
UNBLOCK 62 14
# CONTEXT CPU 0 62
# CONTEXT CPU 1 62
# CONTEXT CPU 2 62
# CONTEXT CPU 0 63
CPU 63 1 1
# CONTEXT CPU 2 63
CPU 64 2 0
CPU 64 1 1
CPU 64 5 2
EXIT 65 2 0
# CONTEXT CPU 0 65
# CONTEXT CPU 1 65
CPU 65 5 2
EXIT 66 5 2
# CONTEXT CPU 0 66
CPU 66 6 1
# CONTEXT CPU 2 66
# CONTEXT CPU 0 67
CPU 67 6 1
CPU 67 9 2
CPU 68 4 0
CPU 68 6 1
CPU 68 9 2
EXIT 69 4 0
EXIT 69 6 1
BLOCK 69 9
# CONTEXT CPU 0 69
# CONTEXT CPU 1 69
# CONTEXT CPU 2 69
UNBLOCK 70 9
# CONTEXT CPU 0 70
CPU 70 8 1
CPU 70 11 2
# CONTEXT CPU 0 71
CPU 71 8 1
CPU 71 11 2
EXIT 72 8 1
CPU 72 12 0
# CONTEXT CPU 1 72
# CONTEXT CPU 2 72
CPU 73 12 0
CPU 73 13 1
# CONTEXT CPU 2 73
BLOCK 74 12
BLOCK 74 13
# CONTEXT CPU 0 74
# CONTEXT CPU 1 74
# CONTEXT CPU 2 74
UNBLOCK 75 12
UNBLOCK 75 13
# CONTEXT CPU 0 75
CPU 75 1 1
CPU 75 10 2
EXIT 76 1 1
EXIT 76 10 2
# CONTEXT CPU 0 76
# CONTEXT CPU 1 76
# CONTEXT CPU 2 76
CPU 77 14 0
# CONTEXT CPU 1 77
CPU 77 11 2
BLOCK 78 14
# CONTEXT CPU 0 78
# CONTEXT CPU 1 78
CPU 78 11 2
UNBLOCK 79 14
CPU 79 12 0
CPU 79 9 1
CPU 79 11 2
BLOCK 80 12
EXIT 80 11 2
# CONTEXT CPU 0 80
CPU 80 9 1
# CONTEXT CPU 2 80
EXIT 81 9 1
UNBLOCK 81 12
# CONTEXT CPU 0 81
# CONTEXT CPU 1 81
# CONTEXT CPU 2 81
# CONTEXT CPU 0 82
# CONTEXT CPU 1 82
# CONTEXT CPU 2 82
CPU 83 13 0
# CONTEXT CPU 1 83
CPU 83 14 2
BLOCK 84 14
CPU 84 13 0
CPU 84 12 1
CPU 84 -1 2
BLOCK 85 13
EXIT 85 12 1
UNBLOCK 85 14
# CONTEXT CPU 0 85
CPU 85 -1 1
CPU 85 -1 2
UNBLOCK 86 13
# CONTEXT CPU 0 86
# CONTEXT CPU 1 86
CPU 86 -1 2
# CONTEXT CPU 0 87
# CONTEXT CPU 1 87
CPU 87 -1 2
CPU 88 14 0
# CONTEXT CPU 1 88
CPU 88 -1 2
BLOCK 89 14
CPU 89 -1 0
CPU 89 13 1
CPU 89 -1 2
EXIT 90 13 1
UNBLOCK 90 14
# CONTEXT CPU 0 90
CPU 90 -1 1
CPU 90 -1 2
CPU 91 14 0
CPU 91 -1 1
CPU 91 -1 2
BLOCK 92 14
CPU 92 -1 0
CPU 92 -1 1
CPU 92 -1 2
UNBLOCK 93 14
# CONTEXT CPU 0 93
CPU 93 -1 1
CPU 93 -1 2
CPU 94 14 0
CPU 94 -1 1
CPU 94 -1 2
BLOCK 95 14
CPU 95 -1 0
CPU 95 -1 1
CPU 95 -1 2
UNBLOCK 96 14
# CONTEXT CPU 0 96
CPU 96 -1 1
CPU 96 -1 2
CPU 97 14 0
CPU 97 -1 1
CPU 97 -1 2
EXIT 98 14 0
CPU 98 -1 0
CPU 98 -1 1
CPU 98 -1 2
