<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="arty_uart_calculator_dlmb_v10_0_synth_1" LaunchDir="D:/FPGA_Projects/arty_uart_calculator/arty_uart_calculator.runs/arty_uart_calculator_dlmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="arty_uart_calculator_lmb_bram_0_synth_1" LaunchDir="D:/FPGA_Projects/arty_uart_calculator/arty_uart_calculator.runs/arty_uart_calculator_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="arty_uart_calculator_microblaze_0_axi_intc_0_synth_1" LaunchDir="D:/FPGA_Projects/arty_uart_calculator/arty_uart_calculator.runs/arty_uart_calculator_microblaze_0_axi_intc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="arty_uart_calculator_axi_uartlite_0_0_synth_1" LaunchDir="D:/FPGA_Projects/arty_uart_calculator/arty_uart_calculator.runs/arty_uart_calculator_axi_uartlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="arty_uart_calculator_microblaze_0_0_synth_1" LaunchDir="D:/FPGA_Projects/arty_uart_calculator/arty_uart_calculator.runs/arty_uart_calculator_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="arty_uart_calculator_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="D:/FPGA_Projects/arty_uart_calculator/arty_uart_calculator.runs/arty_uart_calculator_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="arty_uart_calculator_mdm_1_0_synth_1" LaunchDir="D:/FPGA_Projects/arty_uart_calculator/arty_uart_calculator.runs/arty_uart_calculator_mdm_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="arty_uart_calculator_rst_clk_wiz_1_100M_0_synth_1" LaunchDir="D:/FPGA_Projects/arty_uart_calculator/arty_uart_calculator.runs/arty_uart_calculator_rst_clk_wiz_1_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="arty_uart_calculator_ilmb_v10_0_synth_1" LaunchDir="D:/FPGA_Projects/arty_uart_calculator/arty_uart_calculator.runs/arty_uart_calculator_ilmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="arty_uart_calculator_dlmb_v10_0_synth_1"/>
	</Run>
	<Run Id="arty_uart_calculator_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="D:/FPGA_Projects/arty_uart_calculator/arty_uart_calculator.runs/arty_uart_calculator_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="arty_uart_calculator_clk_wiz_1_0_synth_1" LaunchDir="D:/FPGA_Projects/arty_uart_calculator/arty_uart_calculator.runs/arty_uart_calculator_clk_wiz_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="arty_uart_calculator_xbar_0_synth_1" LaunchDir="D:/FPGA_Projects/arty_uart_calculator/arty_uart_calculator.runs/arty_uart_calculator_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="arty_uart_calculator_reset_inv_0_0_synth_1" LaunchDir="D:/FPGA_Projects/arty_uart_calculator/arty_uart_calculator.runs/arty_uart_calculator_reset_inv_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/FPGA_Projects/arty_uart_calculator/arty_uart_calculator.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="arty_uart_calculator_dlmb_v10_0_synth_1"/>
		<Parent Id="arty_uart_calculator_lmb_bram_0_synth_1"/>
		<Parent Id="arty_uart_calculator_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="arty_uart_calculator_axi_uartlite_0_0_synth_1"/>
		<Parent Id="arty_uart_calculator_microblaze_0_0_synth_1"/>
		<Parent Id="arty_uart_calculator_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="arty_uart_calculator_mdm_1_0_synth_1"/>
		<Parent Id="arty_uart_calculator_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="arty_uart_calculator_ilmb_v10_0_synth_1"/>
		<Parent Id="arty_uart_calculator_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="arty_uart_calculator_clk_wiz_1_0_synth_1"/>
		<Parent Id="arty_uart_calculator_xbar_0_synth_1"/>
		<Parent Id="arty_uart_calculator_reset_inv_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/FPGA_Projects/arty_uart_calculator/arty_uart_calculator.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design">
		<Parent Id="synth_1"/>
		<Parent Id="arty_uart_calculator_dlmb_v10_0_synth_1"/>
		<Parent Id="arty_uart_calculator_lmb_bram_0_synth_1"/>
		<Parent Id="arty_uart_calculator_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="arty_uart_calculator_axi_uartlite_0_0_synth_1"/>
		<Parent Id="arty_uart_calculator_microblaze_0_0_synth_1"/>
		<Parent Id="arty_uart_calculator_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="arty_uart_calculator_mdm_1_0_synth_1"/>
		<Parent Id="arty_uart_calculator_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="arty_uart_calculator_ilmb_v10_0_synth_1"/>
		<Parent Id="arty_uart_calculator_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="arty_uart_calculator_clk_wiz_1_0_synth_1"/>
		<Parent Id="arty_uart_calculator_xbar_0_synth_1"/>
		<Parent Id="arty_uart_calculator_reset_inv_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

