# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition
# Date created = 11:03:22  wrzesień 23, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		SchedulerModule_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE22F17C6
set_global_assignment -name TOP_LEVEL_ENTITY Main
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.0.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:03:22  WRZESIEń 23, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "17.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name STRATIXV_CONFIGURATION_SCHEME "PASSIVE SERIAL"
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "AS INPUT TRI-STATED"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS OFF
set_global_assignment -name SMART_RECOMPILE ON
set_global_assignment -name NUM_PARALLEL_PROCESSORS 2
set_global_assignment -name VHDL_INPUT_VERSION VHDL_2008
set_global_assignment -name VHDL_SHOW_LMF_MAPPING_MESSAGES OFF
set_global_assignment -name TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS OFF
set_location_assignment PIN_L3 -to LED[7]
set_location_assignment PIN_B1 -to LED[6]
set_location_assignment PIN_F3 -to LED[5]
set_location_assignment PIN_D1 -to LED[4]
set_location_assignment PIN_A11 -to LED[3]
set_location_assignment PIN_B13 -to LED[2]
set_location_assignment PIN_A13 -to LED[1]
set_location_assignment PIN_A15 -to LED[0]
set_location_assignment PIN_R8 -to CLOCK_50
set_location_assignment PIN_M1 -to DIPSW[0]
set_location_assignment PIN_T8 -to DIPSW[1]
set_location_assignment PIN_B9 -to DIPSW[2]
set_location_assignment PIN_M15 -to DIPSW[3]
set_location_assignment PIN_F1 -to EEPROM_SDA
set_location_assignment PIN_F2 -to EEPROM_SCL
set_location_assignment PIN_J15 -to KEY[0]
set_location_assignment PIN_E1 -to KEY[1]
set_location_assignment PIN_T10 -to MLTPLX_CH[0]
set_location_assignment PIN_R11 -to MLTPLX_CH[1]
set_location_assignment PIN_P11 -to MLTPLX_CH[2]
set_location_assignment PIN_R10 -to MLTPLX_CH[3]
set_location_assignment PIN_R13 -to REG_CLK
set_location_assignment PIN_R12 -to REG_DATA
set_location_assignment PIN_T11 -to REG_LATCH
set_location_assignment PIN_P2 -to SDRAM_addr[0]
set_location_assignment PIN_N5 -to SDRAM_addr[1]
set_location_assignment PIN_N6 -to SDRAM_addr[2]
set_location_assignment PIN_M8 -to SDRAM_addr[3]
set_location_assignment PIN_P8 -to SDRAM_addr[4]
set_location_assignment PIN_T7 -to SDRAM_addr[5]
set_location_assignment PIN_N8 -to SDRAM_addr[6]
set_location_assignment PIN_T6 -to SDRAM_addr[7]
set_location_assignment PIN_R1 -to SDRAM_addr[8]
set_location_assignment PIN_P1 -to SDRAM_addr[9]
set_location_assignment PIN_N2 -to SDRAM_addr[10]
set_location_assignment PIN_N1 -to SDRAM_addr[11]
set_location_assignment PIN_L4 -to SDRAM_addr[12]
set_location_assignment PIN_M7 -to SDRAM_bank_addr[0]
set_location_assignment PIN_M6 -to SDRAM_bank_addr[1]
set_location_assignment PIN_L1 -to SDRAM_cas_n
set_location_assignment PIN_R4 -to SDRAM_clk
set_location_assignment PIN_L7 -to SDRAM_clock_enable
set_location_assignment PIN_P6 -to SDRAM_cs_n
set_location_assignment PIN_R6 -to SDRAM_data_mask[0]
set_location_assignment PIN_T5 -to SDRAM_data_mask[1]
set_location_assignment PIN_L2 -to SDRAM_ras_n
set_location_assignment PIN_C2 -to SDRAM_we_n
set_location_assignment PIN_G2 -to SDRAM_data[0]
set_location_assignment PIN_G1 -to SDRAM_data[1]
set_location_assignment PIN_L8 -to SDRAM_data[2]
set_location_assignment PIN_K5 -to SDRAM_data[3]
set_location_assignment PIN_K2 -to SDRAM_data[4]
set_location_assignment PIN_J2 -to SDRAM_data[5]
set_location_assignment PIN_J1 -to SDRAM_data[6]
set_location_assignment PIN_R7 -to SDRAM_data[7]
set_location_assignment PIN_T4 -to SDRAM_data[8]
set_location_assignment PIN_T2 -to SDRAM_data[9]
set_location_assignment PIN_T3 -to SDRAM_data[10]
set_location_assignment PIN_R3 -to SDRAM_data[11]
set_location_assignment PIN_R5 -to SDRAM_data[12]
set_location_assignment PIN_P3 -to SDRAM_data[13]
set_location_assignment PIN_N3 -to SDRAM_data[14]
set_location_assignment PIN_K1 -to SDRAM_data[15]
set_global_assignment -name QIP_FILE ext/div_signed.qip -library ext
set_global_assignment -name QIP_FILE ext/div24.qip -library ext
set_global_assignment -name VHDL_FILE utils/clock_divider_a.vhdl -library utils
set_global_assignment -name VHDL_FILE utils/clock_divider.vhdl -library utils
set_global_assignment -name VHDL_FILE modules/Storage_a.vhdl -library modules
set_global_assignment -name VHDL_FILE modules/Storage.vhdl -library modules
set_global_assignment -name VHDL_FILE ext/sdram_controller.vhdl -library ext
set_global_assignment -name VERILOG_FILE ext/sdram_controller.v -library ext
set_global_assignment -name VHDL_FILE ext/i2c_master.vhdl -library ext
set_global_assignment -name VHDL_FILE drivers/eeprom_a.vhdl -library drivers
set_global_assignment -name VHDL_FILE drivers/eeprom.vhdl -library drivers
set_global_assignment -name VHDL_FILE drivers/sdram_a.vhdl -library drivers
set_global_assignment -name VHDL_FILE drivers/sdram.vhdl -library drivers
set_global_assignment -name VHDL_FILE Main_a.vhdl
set_global_assignment -name VHDL_FILE Main.vhdl
set_global_assignment -name VHDL_FILE utils/types.vhdl -library utils
set_global_assignment -name VHDL_FILE modules/Sensor_a.vhdl -library modules
set_global_assignment -name VHDL_FILE modules/Sensor.vhdl -library modules
set_global_assignment -name VHDL_FILE modules/Scheduler_a.vhdl -library modules
set_global_assignment -name VHDL_FILE modules/Scheduler.vhdl -library modules
set_global_assignment -name VHDL_FILE ext/spi_master.vhdl -library ext
set_global_assignment -name QIP_FILE ext/div16.qip -library ext
set_global_assignment -name VHDL_FILE drivers/lps331ap_a.vhdl -library drivers
set_global_assignment -name VHDL_FILE drivers/lps331ap.vhdl -library drivers
set_global_assignment -name VHDL_FILE drivers/gp2y1010_a.vhdl -library drivers
set_global_assignment -name VHDL_FILE drivers/gp2y1010.vhdl -library drivers
set_global_assignment -name VHDL_FILE drivers/dht11_a.vhdl -library drivers
set_global_assignment -name VHDL_FILE drivers/dht11.vhdl -library drivers
set_global_assignment -name VHDL_FILE drivers/de0nano_adc_a.vhdl -library drivers
set_global_assignment -name VHDL_FILE drivers/de0nano_adc.vhdl -library drivers
set_global_assignment -name QIP_FILE ext/mult24.qip
set_global_assignment -name QIP_FILE ext/sdram_clk_pll.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top