{"vcs1":{"timestamp_begin":1681614830.725320271, "rt":0.77, "ut":0.21, "st":0.12}}
{"vcselab":{"timestamp_begin":1681614831.526601595, "rt":0.92, "ut":0.20, "st":0.11}}
{"link":{"timestamp_begin":1681614832.472115421, "rt":0.81, "ut":0.06, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681614830.430314728}
{"VCS_COMP_START_TIME": 1681614830.430314728}
{"VCS_COMP_END_TIME": 1681614833.958232149}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338308}}
{"stitch_vcselab": {"peak_mem": 222680}}
