{"vcs1":{"timestamp_begin":1730464044.202883918, "rt":1.55, "ut":0.49, "st":0.33}}
{"vcselab":{"timestamp_begin":1730464045.829449377, "rt":1.05, "ut":0.27, "st":0.23}}
{"link":{"timestamp_begin":1730464046.951349608, "rt":0.34, "ut":0.12, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730464043.554254905}
{"VCS_COMP_START_TIME": 1730464043.554254905}
{"VCS_COMP_END_TIME": 1730464053.704528011}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331024}}
{"stitch_vcselab": {"peak_mem": 223360}}
