<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wdb" id="1">
         <top_modules>
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="14" />
   <wave_markers>
   </wave_markers>
   <wvobject db_ref_id="1" type="logic" fp_name="design_1_i/util_vector_logic_5_Res">
      <obj_property name="ElementShortName">design_1_i/util_vector_logic_5_Res</obj_property>
      <obj_property name="ObjectShortName">design_1_i/util_vector_logic_5_Res</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" type="logic" fp_name="design_1_i/axi_gpio_0_gpio2_io_o">
      <obj_property name="ElementShortName">design_1_i/axi_gpio_0_gpio2_io_o</obj_property>
      <obj_property name="ObjectShortName">design_1_i/axi_gpio_0_gpio2_io_o</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" type="array" fp_name="design_1_i/bram_control_0_bram_din">
      <obj_property name="ElementShortName">design_1_i/bram_control_0_bram_din[31:0]</obj_property>
      <obj_property name="ObjectShortName">design_1_i/bram_control_0_bram_din[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" type="logic" fp_name="design_1_i/bram_control_0_bram_en">
      <obj_property name="ElementShortName">design_1_i/bram_control_0_bram_en</obj_property>
      <obj_property name="ObjectShortName">design_1_i/bram_control_0_bram_en</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" type="array" fp_name="design_1_i/bram_control_0_bram_we">
      <obj_property name="ElementShortName">design_1_i/bram_control_0_bram_we[3:0]</obj_property>
      <obj_property name="ObjectShortName">design_1_i/bram_control_0_bram_we[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" type="logic" fp_name="design_1_i/lfsr_filter_0_s_out">
      <obj_property name="ElementShortName">design_1_i/lfsr_filter_0_s_out</obj_property>
      <obj_property name="ObjectShortName">design_1_i/lfsr_filter_0_s_out</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" type="logic" fp_name="design_1_i/util_vector_logic_1_Res">
      <obj_property name="ElementShortName">design_1_i/util_vector_logic_1_Res</obj_property>
      <obj_property name="ObjectShortName">design_1_i/util_vector_logic_1_Res</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" type="logic" fp_name="design_1_i/c_shift_ram_0_Q">
      <obj_property name="ElementShortName">design_1_i/c_shift_ram_0_Q</obj_property>
      <obj_property name="ObjectShortName">design_1_i/c_shift_ram_0_Q</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" type="logic" fp_name="design_1_i/util_vector_logic_3_Res">
      <obj_property name="ElementShortName">design_1_i/util_vector_logic_3_Res</obj_property>
      <obj_property name="ObjectShortName">design_1_i/util_vector_logic_3_Res</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" type="logic" fp_name="design_1_i/trng_control_0_lfsr_load_en">
      <obj_property name="ElementShortName">design_1_i/trng_control_0_lfsr_load_en</obj_property>
      <obj_property name="ObjectShortName">design_1_i/trng_control_0_lfsr_load_en</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" type="logic" fp_name="design_1_i/util_vector_logic_2_Res">
      <obj_property name="ElementShortName">design_1_i/util_vector_logic_2_Res</obj_property>
      <obj_property name="ObjectShortName">design_1_i/util_vector_logic_2_Res</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" type="logic" fp_name="design_1_i/Op1_1">
      <obj_property name="ElementShortName">design_1_i/Op1_1</obj_property>
      <obj_property name="ObjectShortName">design_1_i/Op1_1</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" type="logic" fp_name="design_1_i/axi_gpio_0_ip2intc_irpt">
      <obj_property name="ElementShortName">design_1_i/axi_gpio_0_ip2intc_irpt</obj_property>
      <obj_property name="ObjectShortName">design_1_i/axi_gpio_0_ip2intc_irpt</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" type="logic" fp_name="design_1_i/bram_control_0_bram_full">
      <obj_property name="ElementShortName">design_1_i/bram_control_0_bram_full</obj_property>
      <obj_property name="ObjectShortName">design_1_i/bram_control_0_bram_full</obj_property>
   </wvobject>
</wave_config>
