$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 ' clk $end
  $var wire  1 # io_ckl $end
  $var wire  1 $ io_rst_n $end
  $var wire  1 % io_sys_clk $end
  $var wire  1 & io_sys_rst_n $end
  $var wire  1 ( reset $end
  $scope module sys $end
   $var wire  1 ' clk $end
   $var wire  1 ) clkarea_rst_one $end
   $var wire  1 # io_ckl $end
   $var wire  1 $ io_rst_n $end
   $var wire  1 % io_sys_clk $end
   $var wire  1 & io_sys_rst_n $end
   $var wire  1 ( reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
1'
0(
0)
