{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708607181890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708607181890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 22 16:06:21 2024 " "Processing started: Thu Feb 22 16:06:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708607181890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708607181890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VHDLstart03 -c VHDLstart03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off VHDLstart03 -c VHDLstart03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708607181890 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1708607182090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count250000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count250000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Count250000-Behavioral " "Found design unit 1: Count250000-Behavioral" {  } { { "Count250000.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/Count250000.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708607182438 ""} { "Info" "ISGN_ENTITY_NAME" "1 Count250000 " "Found entity 1: Count250000" {  } { { "Count250000.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/Count250000.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708607182438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708607182438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamicillumination4indicators.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dynamicillumination4indicators.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DynamicIllumination4Indicators-Behavioral " "Found design unit 1: DynamicIllumination4Indicators-Behavioral" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708607182439 ""} { "Info" "ISGN_ENTITY_NAME" "1 DynamicIllumination4Indicators " "Found entity 1: DynamicIllumination4Indicators" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708607182439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708607182439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdlstart03.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vhdlstart03.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VHDLstart03 " "Found entity 1: VHDLstart03" {  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708607182440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708607182440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataconversionunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataconversionunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataConversionUnit-Behavioral " "Found design unit 1: DataConversionUnit-Behavioral" {  } { { "DataConversionUnit.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DataConversionUnit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708607182442 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataConversionUnit " "Found entity 1: DataConversionUnit" {  } { { "DataConversionUnit.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DataConversionUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708607182442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708607182442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalfilter8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitalfilter8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalFilter8-Behavioral " "Found design unit 1: DigitalFilter8-Behavioral" {  } { { "DigitalFilter8.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DigitalFilter8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708607182443 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalFilter8 " "Found entity 1: DigitalFilter8" {  } { { "DigitalFilter8.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DigitalFilter8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708607182443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708607182443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiveruart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receiveruart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReceiverUART-Behavioral " "Found design unit 1: ReceiverUART-Behavioral" {  } { { "ReceiverUART.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/ReceiverUART.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708607182445 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReceiverUART " "Found entity 1: ReceiverUART" {  } { { "ReceiverUART.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/ReceiverUART.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708607182445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708607182445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitteruart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmitteruart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TransmitterUART-Behavioral " "Found design unit 1: TransmitterUART-Behavioral" {  } { { "TransmitterUART.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/TransmitterUART.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708607182446 ""} { "Info" "ISGN_ENTITY_NAME" "1 TransmitterUART " "Found entity 1: TransmitterUART" {  } { { "TransmitterUART.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/TransmitterUART.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708607182446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708607182446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file setter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Setter-Behavioral " "Found design unit 1: Setter-Behavioral" {  } { { "Setter.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/Setter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708607182448 ""} { "Info" "ISGN_ENTITY_NAME" "1 Setter " "Found entity 1: Setter" {  } { { "Setter.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/Setter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708607182448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708607182448 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VHDLstart03 " "Elaborating entity \"VHDLstart03\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1708607182472 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "indicator " "Converted elements in bus name \"indicator\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "indicator\[3..0\] indicator3..0 " "Converted element name(s) from \"indicator\[3..0\]\" to \"indicator3..0\"" {  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 88 560 776 232 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708607182473 ""}  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 88 560 776 232 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1708607182473 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "indicator0 " "Converted elements in bus name \"indicator0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "indicator0\[6..0\] indicator06..0 " "Converted element name(s) from \"indicator0\[6..0\]\" to \"indicator06..0\"" {  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 88 560 776 232 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708607182473 ""}  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 88 560 776 232 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1708607182473 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "indicator1 " "Converted elements in bus name \"indicator1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "indicator1\[6..0\] indicator16..0 " "Converted element name(s) from \"indicator1\[6..0\]\" to \"indicator16..0\"" {  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 88 560 776 232 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708607182473 ""}  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 88 560 776 232 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1708607182473 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "indicator2 " "Converted elements in bus name \"indicator2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "indicator2\[6..0\] indicator26..0 " "Converted element name(s) from \"indicator2\[6..0\]\" to \"indicator26..0\"" {  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 88 560 776 232 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708607182473 ""}  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 88 560 776 232 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1708607182473 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "indicator3 " "Converted elements in bus name \"indicator3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "indicator3\[6..0\] indicator36..0 " "Converted element name(s) from \"indicator3\[6..0\]\" to \"indicator36..0\"" {  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 88 560 776 232 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708607182473 ""}  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 88 560 776 232 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1708607182473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TransmitterUART TransmitterUART:inst15 " "Elaborating entity \"TransmitterUART\" for hierarchy \"TransmitterUART:inst15\"" {  } { { "VHDLstart03.bdf" "inst15" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 448 696 848 560 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708607182474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Setter Setter:inst14 " "Elaborating entity \"Setter\" for hierarchy \"Setter:inst14\"" {  } { { "VHDLstart03.bdf" "inst14" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 568 496 656 712 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708607182476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalFilter8 DigitalFilter8:inst7 " "Elaborating entity \"DigitalFilter8\" for hierarchy \"DigitalFilter8:inst7\"" {  } { { "VHDLstart03.bdf" "inst7" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 440 312 456 520 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708607182477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DynamicIllumination4Indicators DynamicIllumination4Indicators:inst2 " "Elaborating entity \"DynamicIllumination4Indicators\" for hierarchy \"DynamicIllumination4Indicators:inst2\"" {  } { { "VHDLstart03.bdf" "inst2" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 88 560 776 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708607182480 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable DynamicIllumination4Indicators.vhd(36) " "VHDL Process Statement warning at DynamicIllumination4Indicators.vhd(36): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708607182481 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indicator0 DynamicIllumination4Indicators.vhd(36) " "VHDL Process Statement warning at DynamicIllumination4Indicators.vhd(36): signal \"indicator0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708607182481 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable DynamicIllumination4Indicators.vhd(37) " "VHDL Process Statement warning at DynamicIllumination4Indicators.vhd(37): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708607182481 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indicator1 DynamicIllumination4Indicators.vhd(37) " "VHDL Process Statement warning at DynamicIllumination4Indicators.vhd(37): signal \"indicator1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708607182481 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable DynamicIllumination4Indicators.vhd(38) " "VHDL Process Statement warning at DynamicIllumination4Indicators.vhd(38): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708607182481 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indicator2 DynamicIllumination4Indicators.vhd(38) " "VHDL Process Statement warning at DynamicIllumination4Indicators.vhd(38): signal \"indicator2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708607182481 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable DynamicIllumination4Indicators.vhd(39) " "VHDL Process Statement warning at DynamicIllumination4Indicators.vhd(39): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708607182481 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indicator3 DynamicIllumination4Indicators.vhd(39) " "VHDL Process Statement warning at DynamicIllumination4Indicators.vhd(39): signal \"indicator3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708607182481 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "indicator DynamicIllumination4Indicators.vhd(33) " "VHDL Process Statement warning at DynamicIllumination4Indicators.vhd(33): inferring latch(es) for signal or variable \"indicator\", which holds its previous value in one or more paths through the process" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1708607182481 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "segment DynamicIllumination4Indicators.vhd(33) " "VHDL Process Statement warning at DynamicIllumination4Indicators.vhd(33): inferring latch(es) for signal or variable \"segment\", which holds its previous value in one or more paths through the process" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1708607182481 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[0\] DynamicIllumination4Indicators.vhd(33) " "Inferred latch for \"segment\[0\]\" at DynamicIllumination4Indicators.vhd(33)" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708607182481 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[1\] DynamicIllumination4Indicators.vhd(33) " "Inferred latch for \"segment\[1\]\" at DynamicIllumination4Indicators.vhd(33)" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708607182481 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[2\] DynamicIllumination4Indicators.vhd(33) " "Inferred latch for \"segment\[2\]\" at DynamicIllumination4Indicators.vhd(33)" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708607182481 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[3\] DynamicIllumination4Indicators.vhd(33) " "Inferred latch for \"segment\[3\]\" at DynamicIllumination4Indicators.vhd(33)" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708607182481 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[4\] DynamicIllumination4Indicators.vhd(33) " "Inferred latch for \"segment\[4\]\" at DynamicIllumination4Indicators.vhd(33)" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708607182481 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[5\] DynamicIllumination4Indicators.vhd(33) " "Inferred latch for \"segment\[5\]\" at DynamicIllumination4Indicators.vhd(33)" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708607182481 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[6\] DynamicIllumination4Indicators.vhd(33) " "Inferred latch for \"segment\[6\]\" at DynamicIllumination4Indicators.vhd(33)" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708607182482 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indicator\[0\] DynamicIllumination4Indicators.vhd(33) " "Inferred latch for \"indicator\[0\]\" at DynamicIllumination4Indicators.vhd(33)" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708607182482 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indicator\[1\] DynamicIllumination4Indicators.vhd(33) " "Inferred latch for \"indicator\[1\]\" at DynamicIllumination4Indicators.vhd(33)" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708607182482 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indicator\[2\] DynamicIllumination4Indicators.vhd(33) " "Inferred latch for \"indicator\[2\]\" at DynamicIllumination4Indicators.vhd(33)" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708607182482 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indicator\[3\] DynamicIllumination4Indicators.vhd(33) " "Inferred latch for \"indicator\[3\]\" at DynamicIllumination4Indicators.vhd(33)" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708607182482 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count250000 Count250000:inst " "Elaborating entity \"Count250000\" for hierarchy \"Count250000:inst\"" {  } { { "VHDLstart03.bdf" "inst" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 88 312 456 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708607182482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataConversionUnit DataConversionUnit:inst1 " "Elaborating entity \"DataConversionUnit\" for hierarchy \"DataConversionUnit:inst1\"" {  } { { "VHDLstart03.bdf" "inst1" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 184 312 504 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708607182484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReceiverUART ReceiverUART:inst6 " "Elaborating entity \"ReceiverUART\" for hierarchy \"ReceiverUART:inst6\"" {  } { { "VHDLstart03.bdf" "inst6" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 336 488 640 448 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708607182485 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "indicator\[3\] VCC " "Pin \"indicator\[3\]\" is stuck at VCC" {  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 128 880 1056 144 "indicator\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708607182963 "|VHDLstart03|indicator[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indicator\[2\] VCC " "Pin \"indicator\[2\]\" is stuck at VCC" {  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 128 880 1056 144 "indicator\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708607182963 "|VHDLstart03|indicator[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1708607182963 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1708607183056 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1708607183218 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1708607183346 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708607183346 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 392 80 248 408 "rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708607183388 "|VHDLstart03|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1708607183388 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "202 " "Implemented 202 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1708607183388 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1708607183388 ""} { "Info" "ICUT_CUT_TM_LCELLS" "182 " "Implemented 182 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1708607183388 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1708607183388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708607183408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 22 16:06:23 2024 " "Processing ended: Thu Feb 22 16:06:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708607183408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708607183408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708607183408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708607183408 ""}
