INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Sander/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab2_17_Feb_2021/Lab2_17_Feb_2021.srcs/sim_1/new/decoder5x32_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder5x32_tb'
