/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire [9:0] _03_;
  reg [4:0] _04_;
  reg [4:0] _05_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [12:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [10:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire [19:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [21:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = !(celloutsig_1_1z[10] ? in_data[191] : celloutsig_1_6z);
  assign celloutsig_0_6z = !(celloutsig_0_2z ? celloutsig_0_4z : celloutsig_0_5z);
  assign celloutsig_0_16z = !(in_data[8] ? celloutsig_0_1z : celloutsig_0_11z);
  assign celloutsig_0_21z = !(celloutsig_0_17z[1] ? in_data[23] : celloutsig_0_8z);
  assign celloutsig_0_26z = !(celloutsig_0_20z ? celloutsig_0_6z : celloutsig_0_3z);
  assign celloutsig_0_50z = ~(celloutsig_0_29z | celloutsig_0_15z[2]);
  assign celloutsig_0_60z = ~(celloutsig_0_37z | celloutsig_0_26z);
  assign celloutsig_0_1z = ~(in_data[51] | in_data[54]);
  assign celloutsig_0_12z = ~(celloutsig_0_10z | celloutsig_0_2z);
  assign celloutsig_0_14z = ~(celloutsig_0_2z | in_data[6]);
  assign celloutsig_0_59z = ~((celloutsig_0_45z[3] | celloutsig_0_15z[2]) & celloutsig_0_50z);
  assign celloutsig_1_4z = ~((_00_ | celloutsig_1_1z[10]) & celloutsig_1_0z[7]);
  assign celloutsig_0_34z = ~((celloutsig_0_27z | celloutsig_0_32z[5]) & (celloutsig_0_2z | celloutsig_0_19z[0]));
  assign celloutsig_0_5z = ~((celloutsig_0_3z | in_data[29]) & (celloutsig_0_1z | celloutsig_0_4z));
  assign celloutsig_1_3z = ~((celloutsig_1_0z[11] | _01_) & (celloutsig_1_1z[2] | in_data[177]));
  assign celloutsig_0_20z = ~((celloutsig_0_12z | celloutsig_0_3z) & (celloutsig_0_2z | in_data[1]));
  assign celloutsig_0_2z = ~((in_data[62] | in_data[95]) & (in_data[20] | in_data[67]));
  assign celloutsig_0_32z = { celloutsig_0_9z[7:0], celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_31z } + { celloutsig_0_17z[5:0], celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_29z };
  assign celloutsig_1_9z = _02_ + in_data[173:171];
  assign celloutsig_0_19z = celloutsig_0_9z + { celloutsig_0_17z, celloutsig_0_4z };
  reg [9:0] _26_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _26_ <= 10'h000;
    else _26_ <= in_data[169:160];
  assign { _01_, _03_[8:6], _00_, _02_, _03_[1:0] } = _26_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 5'h00;
    else _04_ <= in_data[121:117];
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 5'h00;
    else _05_ <= in_data[52:48];
  assign celloutsig_0_37z = { celloutsig_0_35z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_12z } >= { celloutsig_0_0z[5:3], celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_19z };
  assign celloutsig_0_3z = { in_data[35:34], celloutsig_0_2z, celloutsig_0_0z } || in_data[20:12];
  assign celloutsig_0_31z = celloutsig_0_23z & ~(celloutsig_0_3z);
  assign celloutsig_0_27z = celloutsig_0_19z[8] & ~(celloutsig_0_21z);
  assign celloutsig_1_0z = in_data[161:148] * in_data[122:109];
  assign celloutsig_1_15z = celloutsig_1_7z ? { celloutsig_1_1z[3], celloutsig_1_3z, celloutsig_1_4z } : celloutsig_1_5z[16:14];
  assign celloutsig_0_17z = celloutsig_0_11z ? { in_data[68], celloutsig_0_2z, celloutsig_0_0z } : { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z, 1'h0, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_35z = { celloutsig_0_32z[8:2], celloutsig_0_20z, celloutsig_0_34z } != celloutsig_0_22z[11:3];
  assign celloutsig_1_6z = { _00_, _02_[2:1] } !== celloutsig_1_5z[14:12];
  assign celloutsig_0_23z = { in_data[28:21], celloutsig_0_6z } !== { celloutsig_0_0z[5:4], celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_0_29z = celloutsig_0_5z & celloutsig_0_3z;
  assign celloutsig_0_11z = | { celloutsig_0_9z[8:5], celloutsig_0_4z };
  assign celloutsig_0_13z = | { celloutsig_0_12z, celloutsig_0_9z[6:1], celloutsig_0_7z };
  assign celloutsig_0_7z = ~^ in_data[31:29];
  assign celloutsig_0_10z = ^ { celloutsig_0_0z[3:0], celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_45z = { celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_38z, celloutsig_0_34z } >> { celloutsig_0_19z[1], _05_, celloutsig_0_1z, celloutsig_0_20z };
  assign celloutsig_1_13z = { in_data[161:145], celloutsig_1_9z } >> { _01_, _03_[8:6], _00_, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_19z = celloutsig_1_13z[8:3] >> { celloutsig_1_15z[2], _04_ };
  assign celloutsig_0_15z = { in_data[58], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_6z } >> { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[55:50] <<< in_data[36:31];
  assign celloutsig_1_5z = { celloutsig_1_0z[8:2], celloutsig_1_4z, celloutsig_1_1z } <<< { _03_[7:6], _00_, _02_, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_18z = { in_data[122:119], celloutsig_1_4z } <<< celloutsig_1_13z[16:12];
  assign celloutsig_0_9z = { in_data[42:35], celloutsig_0_6z } <<< { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_22z = { in_data[94:85], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_14z } <<< { celloutsig_0_9z[1:0], celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_10z, _05_ };
  assign celloutsig_1_1z = celloutsig_1_0z >>> celloutsig_1_0z;
  assign celloutsig_0_4z = ~((in_data[58] & celloutsig_0_3z) | celloutsig_0_0z[1]);
  assign celloutsig_0_38z = ~((celloutsig_0_35z & celloutsig_0_22z[4]) | (_05_[3] & celloutsig_0_6z));
  assign celloutsig_0_8z = ~((celloutsig_0_3z & celloutsig_0_0z[3]) | (celloutsig_0_1z & celloutsig_0_6z));
  assign { _03_[9], _03_[5:2] } = { _01_, _00_, _02_ };
  assign { out_data[132:128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
