# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.06
# platform  : Linux 4.18.0-553.30.1.el8_10.x86_64
# version   : 2024.06p002 64 bits
# build date: 2024.09.02 16:28:38 UTC
# ----------------------------------------
# started   : 2024-12-09 14:39:14 EST
# hostname  : micro11.(none)
# pid       : 1781449
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:37997' '-style' 'windows' '-data' 'AAAAfnicY2RgYLCp////PwMYMD6A0Aw2jAyoAMRnQhUJbEChGRhYYZqRNYkxlDDkMxQwxDMUM5QxJDLoAfnJDDlgeQDxagtE' '-proj' '/homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/jgproject/sessionLogs/session_0' '-init' '-hidden' '/homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/jgproject/.tmp/.initCmds.tcl' 'top_sva.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/user/stud/fall23/ym3000/.config/cadence/jasper.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
% analyze -sv09 ../RTL/top.v
ERROR (ESW046): The file "../RTL/top.v" does not exist.

ERROR: problem encountered at line 4 in file top_sva.tcl

% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[ERROR (VERI-1128)] ../../RTL/top.v(1): 'Hclk' is not declared
[ERROR (VERI-1128)] ../../RTL/top.v(1): 'Hresetn' is not declared
[ERROR (VERI-1171)] ../../RTL/top.v(3): port 'clk' is not defined
[ERROR (VERI-1171)] ../../RTL/top.v(3): port 'rst' is not defined
[ERROR (VERI-1072)] ../../RTL/top.v(27): module 'Bridge_Top' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] ../../RTL/top.v(1): 'Hclk' is not declared
	[ERROR (VERI-1128)] ../../RTL/top.v(1): 'Hresetn' is not declared
	[ERROR (VERI-1171)] ../../RTL/top.v(3): port 'clk' is not defined
	[ERROR (VERI-1171)] ../../RTL/top.v(3): port 'rst' is not defined
	[ERROR (VERI-1072)] ../../RTL/top.v(27): module 'Bridge_Top' is ignored due to previous errors
ERROR at line 4 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 5 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[ERROR (VERI-1128)] ../../RTL/top.v(1): 'Hclk' is not declared
[ERROR (VERI-1128)] ../../RTL/top.v(1): 'Hresetn' is not declared
[ERROR (VERI-1171)] ../../RTL/top.v(3): port 'clk' is not defined
[ERROR (VERI-1171)] ../../RTL/top.v(3): port 'rst' is not defined
[ERROR (VERI-1072)] ../../RTL/top.v(27): module 'Bridge_Top' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] ../../RTL/top.v(1): 'Hclk' is not declared
	[ERROR (VERI-1128)] ../../RTL/top.v(1): 'Hresetn' is not declared
	[ERROR (VERI-1171)] ../../RTL/top.v(3): port 'clk' is not defined
	[ERROR (VERI-1171)] ../../RTL/top.v(3): port 'rst' is not defined
	[ERROR (VERI-1072)] ../../RTL/top.v(27): module 'Bridge_Top' is ignored due to previous errors
ERROR at line 4 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 5 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% elaborate -top top
INFO (ISW003): Top module name is "top".
[ERROR (VERI-8034)] Module top has not been analyzed yet
[ERROR (VDB-9017)] Module top could not be elaborated
Summary of errors detected:
	[ERROR (VERI-8034)] Module top has not been analyzed yet
	[ERROR (VDB-9017)] Module top could not be elaborated
ERROR at line 5 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[ERROR (VERI-2094)] top_sva.sv(258): target top could not be found; bind is not performed
[ERROR (VDB-9017)] Module Bridge_Top could not be elaborated
Summary of errors detected:
	[ERROR (VERI-2094)] top_sva.sv(258): target top could not be found; bind is not performed
	[ERROR (VDB-9017)] Module Bridge_Top could not be elaborated
ERROR at line 5 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1063)] ../../RTL/top.v(22): instantiating unknown module 'AHB_slave_interface'
[WARN (VERI-1063)] ../../RTL/top.v(24): instantiating unknown module 'APB_FSM'
ERROR (ENL058): Unable to elaborate module/entity "AHB_slave_interface" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m AHB_slave_interface" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "APB_FSM" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m APB_FSM" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
[ERROR (VDB-9017)] Module Bridge_Top could not be elaborated
Summary of errors detected:
	ERROR (ENL058): Unable to elaborate module/entity "AHB_slave_interface" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m AHB_slave_interface" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "APB_FSM" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m APB_FSM" if you want to black box this module/entity.
	[ERROR (VDB-9017)] Module Bridge_Top could not be elaborated
ERROR at line 5 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[ERROR (VERI-2094)] top_sva.sv(258): target top could not be found; bind is not performed
[ERROR (VDB-9017)] Module Bridge_Top could not be elaborated
Summary of errors detected:
	[ERROR (VERI-2094)] top_sva.sv(258): target top could not be found; bind is not performed
	[ERROR (VDB-9017)] Module Bridge_Top could not be elaborated
ERROR at line 5 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1063)] ../../RTL/top.v(22): instantiating unknown module 'AHB_slave_interface'
[WARN (VERI-1063)] ../../RTL/top.v(24): instantiating unknown module 'APB_FSM'
ERROR (ENL058): Unable to elaborate module/entity "AHB_slave_interface" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m AHB_slave_interface" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "APB_FSM" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m APB_FSM" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
[ERROR (VDB-9017)] Module Bridge_Top could not be elaborated
Summary of errors detected:
	ERROR (ENL058): Unable to elaborate module/entity "AHB_slave_interface" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m AHB_slave_interface" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "APB_FSM" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m APB_FSM" if you want to black box this module/entity.
	[ERROR (VDB-9017)] Module Bridge_Top could not be elaborated
ERROR at line 5 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
[ERROR (VERI-1137)] ../../RTL/AHB_Interface.v(99): syntax error near 'output'
[ERROR (VERI-2344)] ../../RTL/AHB_Interface.v(99): SystemVerilog 2009 keyword 'output' used in incorrect context
Summary of errors detected:
	[ERROR (VERI-1137)] ../../RTL/AHB_Interface.v(99): syntax error near 'output'
	[ERROR (VERI-2344)] ../../RTL/AHB_Interface.v(99): SystemVerilog 2009 keyword 'output' used in incorrect context
ERROR at line 5 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
WARNING (WOBS004): top_sva.sv(227): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(229): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(231): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(233): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 41 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 234 of 372 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_same_HR_PR_data" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_haddr1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwrite1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwdata1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pselx1:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_haddr1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwrite1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwdata1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pselx1" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.18 s]
0.0.N: Proof Simplification Iteration 3	[0.18 s]
0.0.N: Proof Simplification Iteration 4	[0.18 s]
0.0.N: Proof Simplification Iteration 5	[0.18 s]
0.0.N: Proof Simplification Iteration 6	[0.18 s]
0.0.N: Proof Simplification Iteration 7	[0.18 s]
0.0.N: Proof Simplification Iteration 8	[0.18 s]
0.0.N: Proof Simplification Iteration 9	[0.18 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.18 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 29
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1787106@micro11(local) jg_1781449_micro11_1
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 32 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 32 was found for the property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1" in 0.01 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 32 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 32 was found for the property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1" in 0.01 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1" was covered in 3 cycles in 0.03 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_read:precondition1" was covered in 1 cycles in 0.03 s by the incidental trace "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_read_addr0:precondition1" was covered in 1 cycles in 0.03 s by the incidental trace "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_read:precondition1" was covered in 1 cycles in 0.03 s by the incidental trace "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1" was covered in 3 cycles in 0.03 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1"	[0.07 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1"	[0.07 s].
0.0.Hp: Proofgrid shell started at 1787107@micro11(local) jg_1781449_micro11_1
0: ProofGrid usable level: 25
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_Hreadyout_penable_read"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "Bridge_Top.chk_top.assert_Hreadyout_penable_read" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_Hreadyout_penable_read" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.cover_burst_of_reads" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_Hreadyout_penable_read".
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_Hreadyout_penable_read"	[0.08 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_Hreadyout_penable_write"	[0.00 s].
0: ProofGrid usable level: 23
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "Bridge_Top.chk_top.assert_Hreadyout_penable_write" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.assert_Hreadyout_penable_write" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_write_addr0:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_Hreadyout_penable_write".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_write" in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_Hreadyout_penable_write".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.cover_burst_of_writes" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_Hreadyout_penable_write".
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_Hreadyout_penable_write"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_no_penable_2cycles"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 64 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 64 was found for the property "Bridge_Top.chk_top.assert_no_penable_2cycles" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr1:precondition1" was covered in 1 cycles in 0.00 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr2:precondition1" was covered in 1 cycles in 0.03 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr1:precondition1" was covered in 1 cycles in 0.05 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr2:precondition1" was covered in 1 cycles in 0.09 s.
0.0.Ht: Proofgrid shell started at 1787138@micro11(local) jg_1781449_micro11_1
0.0.Bm: Proofgrid shell started at 1787139@micro11(local) jg_1781449_micro11_1
0.0.Mpcustom4: Proofgrid shell started at 1787140@micro11(local) jg_1781449_micro11_1
0.0.Oh: Proofgrid shell started at 1787141@micro11(local) jg_1781449_micro11_1
0.0.L: Proofgrid shell started at 1787142@micro11(local) jg_1781449_micro11_1
0.0.B: Proofgrid shell started at 1787143@micro11(local) jg_1781449_micro11_1
0.0.AM: Proofgrid shell started at 1787144@micro11(local) jg_1781449_micro11_1
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.assert_no_penable_2cycles" was proven in 0.11 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_no_penable_2cycles"	[0.11 s].
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.assert_valid_Psel" was proven in 0.11 s.
0.0.Hp: Trace Attempt  2	[0.03 s]
0.0.Hp: A trace with 2 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr0" in 0.11 s.
0.0.Hp: A trace with 2 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr1" in 0.13 s.
0.0.Hp: A trace with 2 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr2" in 0.15 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_after_write_3waitSates:precondition1" was covered in 2 cycles in 0.18 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_back_to_back" was covered in 2 cycles in 0.18 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_write_2_addrs" was covered in 2 cycles in 0.21 s.
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.read_after_write1" was proven in 0.23 s.
0.0.Hp: Trace Attempt  3	[0.05 s]
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr0" in 0.23 s.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr1" in 0.26 s.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr2" in 0.28 s.
0.0.Hp: Trace Attempt  4	[0.07 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_read" in 0.31 s.
0.0.Hp: Trace Attempt  5	[0.09 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.09 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.assert_read_after_write_3waitSates" in 0.33 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.49 s]
0.0.Hp: Trace Attempt  6	[0.09 s]
0.0.Hp: A trace with 6 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.read_after_write1:precondition1" was covered in 6 cycles in 0.36 s.
0.0.Hp: All properties determined. [0.22 s]
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.Oh: All properties determined. [0.25 s]
0.0.L: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.B: All properties determined. [0.25 s]
0.0.AM: Requesting engine job to terminate
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_write_addr0"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_write_addr0:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_write_addr0:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_write_addr0"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_read_after_write_3waitSates"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_read_after_write_3waitSates"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.read_after_write1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.read_after_write1:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.50 s)
0: ProofGrid usable level: 0
0.0.Mpcustom4: All properties determined. [0.25 s]
0.0.N: All properties determined. [0.09 s]
0.0.Ht: All properties determined. [0.25 s]
0.0.Bm: All properties determined. [0.25 s]
0.0.Mpcustom4: Exited with Success (@ 0.50 s)
0.0.Oh: Exited with Success (@ 0.50 s)
0.0.L: All properties determined. [0.25 s]
0.0.B: Exited with Success (@ 0.50 s)
0.0.AM: All properties determined. [0.25 s]
0.0.L: Exited with Success (@ 0.50 s)
0.0.N: Exited with Success (@ 0.50 s)
0.0.Ht: Exited with Success (@ 0.50 s)
0.0.AM: Exited with Success (@ 0.50 s)
0.0.Bm: Exited with Success (@ 0.50 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 33.60 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.09        0.49        0.00       83.74 %
     Hp        0.10        0.46        0.00       82.20 %
     Ht        0.25        0.00        0.00        0.00 %
     Bm        0.24        0.00        0.00        0.00 %
    Mpcustom4        0.24        0.00        0.00        0.00 %
     Oh        0.24        0.00        0.00        0.00 %
      L        0.24        0.00        0.00        0.00 %
      B        0.24        0.00        0.00        0.00 %
     AM        0.23        0.00        0.00        0.00 %
    all        0.21        0.11        0.00       33.60 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.88        0.95        0.00

    Data read    : 95.65 kiB
    Data written : 5.18 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 6 times for a total of 0.453 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 41
                 assertions                   : 19
                  - proven                    : 8 (42.1053%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 11 (57.8947%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 22
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 22 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_Hreadyout_penable_read -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_Hreadyout_penable_read".
cex
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_read_addr2 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_read_addr2".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
WARNING (WOBS004): top_sva.sv(227): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(229): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(231): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(233): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 41 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 234 of 372 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_same_HR_PR_data" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_haddr1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwrite1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwdata1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pselx1:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_haddr1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwrite1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwdata1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pselx1" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.14 s]
0.0.N: Proof Simplification Iteration 3	[0.14 s]
0.0.N: Proof Simplification Iteration 4	[0.14 s]
0.0.N: Proof Simplification Iteration 5	[0.14 s]
0.0.N: Proof Simplification Iteration 6	[0.14 s]
0.0.N: Proof Simplification Iteration 7	[0.14 s]
0.0.N: Proof Simplification Iteration 8	[0.14 s]
0.0.N: Proof Simplification Iteration 9	[0.14 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.14 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 29
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1789148@micro11(local) jg_1781449_micro11_2
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_read:precondition1" was covered in 1 cycles in 0.02 s.
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr0:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_read:precondition1" was covered in 1 cycles in 0.05 s.
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr1:precondition1" was covered in 1 cycles in 0.09 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr2:precondition1" was covered in 1 cycles in 0.11 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr0:precondition1" was covered in 1 cycles in 0.13 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr1:precondition1" was covered in 1 cycles in 0.16 s.
0: ProofGrid usable level: 22
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr2:precondition1" was covered in 1 cycles in 0.18 s.
0.0.Ht: Proofgrid shell started at 1789179@micro11(local) jg_1781449_micro11_2
0.0.Bm: Proofgrid shell started at 1789180@micro11(local) jg_1781449_micro11_2
0.0.Mpcustom4: Proofgrid shell started at 1789181@micro11(local) jg_1781449_micro11_2
0.0.Oh: Proofgrid shell started at 1789182@micro11(local) jg_1781449_micro11_2
0.0.L: Proofgrid shell started at 1789183@micro11(local) jg_1781449_micro11_2
0.0.N: Proofgrid shell started at 1789147@micro11(local) jg_1781449_micro11_2
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.assert_valid_Psel" was proven in 0.20 s.
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr0" in 0.20 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr1" in 0.23 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr2" in 0.25 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_after_write_3waitSates:precondition1" was covered in 2 cycles in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_back_to_back" was covered in 2 cycles in 0.27 s.
0: ProofGrid usable level: 15
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_write_2_addrs" was covered in 2 cycles in 0.31 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_burst_of_writes" was covered in 2 cycles in 0.31 s.
0.0.B: Proofgrid shell started at 1789259@micro11(local) jg_1781449_micro11_2
0.0.AM: Proofgrid shell started at 1789260@micro11(local) jg_1781449_micro11_2
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.assert_no_penable_2cycles" was proven in 0.34 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.read_after_write1" was proven in 0.34 s.
0.0.Hp: Trace Attempt  3	[0.06 s]
0.0.Hp: A trace with 3 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1" was covered in 3 cycles in 0.34 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1" was covered in 3 cycles in 0.34 s.
0.0.Hp: A trace with 3 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_Hreadyout_penable_read" in 0.36 s.
0.0.Hp: A trace with 3 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr0" in 0.39 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_write" in 0.39 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr1" in 0.41 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr2" in 0.44 s.
0.0.Hp: A trace with 3 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_burst_of_reads" was covered in 3 cycles in 0.47 s.
0.0.Hp: Trace Attempt  4	[0.08 s]
0.0.Hp: A trace with 4 cycles was found. [0.08 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.assert_Hreadyout_penable_write" in 0.50 s.
0.0.Hp: A trace with 4 cycles was found. [0.08 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_read" in 0.52 s.
0.0.Hp: Trace Attempt  5	[0.17 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.18 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.assert_read_after_write_3waitSates" in 0.55 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.45 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: Trace Attempt  6	[0.18 s]
0.0.Hp: A trace with 6 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.read_after_write1:precondition1" was covered in 6 cycles in 0.58 s.
0.0.Hp: All properties determined. [0.18 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.12 s]
0.0.Ht: Trace Attempt  2	[0.12 s]
0.0.Ht: Trace Attempt  3	[0.12 s]
0.0.Ht: Trace Attempt  4	[0.12 s]
0.0.Ht: Trace Attempt  5	[0.13 s]
0.0.Ht: Trace Attempt  6	[0.13 s]
0.0.Ht: All properties determined. [0.13 s]
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.13 s]
0.0.Bm: Trace Attempt  2	[0.13 s]
0.0.Bm: Trace Attempt  3	[0.13 s]
0.0.Bm: Trace Attempt  4	[0.13 s]
0.0.Bm: Trace Attempt  5	[0.14 s]
0.0.Bm: Trace Attempt  6	[0.14 s]
0.0.Bm: All properties determined. [0.14 s]
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Trace Attempt  1	[0.12 s]
0.0.Mpcustom4: Trace Attempt  2	[0.12 s]
0.0.Mpcustom4: Trace Attempt  3	[0.15 s]
0.0.Mpcustom4: Trace Attempt  3	[0.15 s]
0.0.Mpcustom4: Trace Attempt  4	[0.15 s]
0.0.Mpcustom4: Trace Attempt  5	[0.16 s]
0.0.Mpcustom4: Trace Attempt  3	[0.16 s]
0.0.Mpcustom4: Trace Attempt  4	[0.16 s]
0.0.Mpcustom4: Trace Attempt  5	[0.16 s]
0.0.Mpcustom4: Trace Attempt  5	[0.16 s]
0.0.Mpcustom4: Trace Attempt  5	[0.17 s]
0.0.Mpcustom4: Trace Attempt  5	[0.17 s]
0.0.Mpcustom4: All properties determined. [0.17 s]
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: bwd trail(1): 1 0.0034125s
0.0.Oh: All properties either determined or skipped. [0.13 s]
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.L: Trace Attempt  3	[0.14 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.cover_burst_of_writes (2) }
0.0.L: Trace Attempt  3	[0.15 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.15 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.assert_Hreadyout_penable_write <4> }
0.0.L: Trace Attempt  3	[0.15 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.read_after_write1:precondition1 (5) }
0.0.L: Trace Attempt  3	[0.15 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.assert_read_after_write_3waitSates:precondition1 (6) }
0.0.L: Trace Attempt  3	[0.16 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.assert_same_HPwrite_write <7> }
0.0.L: Trace Attempt  3	[0.16 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.assert_read_addr1 <8> }
0.0.L: Trace Attempt  3	[0.16 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.assert_Hreadyout_penable_read <9> }
0.0.L: Trace Attempt  3	[0.17 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.assert_read_addr2 <10> }
0.0.L: Trace Attempt  3	[0.17 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.assert_read_addr0 <11> }
0.0.L: Trace Attempt  3	[0.17 s]
0.0.L: Trace Attempt  4	[0.17 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.assert_write_addr0 <13> }
0.0.L: Trace Attempt  3	[0.18 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.assert_same_HPwrite_read <14> }
0.0.L: Trace Attempt  3	[0.18 s]
0.0.L: All properties determined. [0.18 s]
0.0.B: Requesting engine job to terminate
0.0.B: All properties determined. [0.17 s]
0.0.AM: Requesting engine job to terminate
0.0.AM: All properties determined. [0.16 s]
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_Hreadyout_penable_write"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_Hreadyout_penable_write"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.read_after_write1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.read_after_write1:precondition1"	[0.00 s].
0.0.N: All properties determined. [0.02 s]
0.0.Hp: Exited with Success (@ 0.57 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 0.57 s)
0.0.Bm: Exited with Success (@ 0.57 s)
0.0.Mpcustom4: Exited with Success (@ 0.57 s)
0.0.Oh: Exited with Success (@ 0.57 s)
0.0.L: Exited with Success (@ 0.57 s)
0.0.B: Exited with Success (@ 0.57 s)
0.0.AM: Exited with Success (@ 0.57 s)
0.0.N: Exited with Success (@ 0.57 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 51.66 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.25        0.17        0.00       39.99 %
     Hp        0.08        0.45        0.00       84.94 %
     Ht        0.16        0.17        0.00       50.36 %
     Bm        0.16        0.17        0.00       50.83 %
    Mpcustom4        0.16        0.17        0.00       50.96 %
     Oh        0.16        0.17        0.00       51.31 %
      L        0.16        0.17        0.00       51.49 %
      B        0.12        0.00        0.00        0.00 %
     AM        0.10        0.00        0.00        0.00 %
    all        0.15        0.16        0.00       51.66 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.35        1.44        0.00

    Data read    : 222.63 kiB
    Data written : 5.38 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 7 times for a total of 0.543 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 41
                 assertions                   : 19
                  - proven                    : 8 (42.1053%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 11 (57.8947%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 22
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 22 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_Hreadyout_penable_read -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_Hreadyout_penable_read".
cex
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_Hreadyout_penable_read -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_Hreadyout_penable_read".
cex
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_Hreadyout_penable_read -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_Hreadyout_penable_read".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
WARNING (WOBS004): top_sva.sv(227): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(229): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(231): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(233): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 41 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 229 of 367 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_same_HR_PR_data" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_Hreadyout_penable_read" was proven in 0.00 s.
0: Found proofs for 2 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_haddr1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwrite1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwdata1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pselx1:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_haddr1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwrite1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwdata1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pselx1" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.15 s]
0.0.N: Proof Simplification Iteration 3	[0.15 s]
0.0.N: Proof Simplification Iteration 4	[0.15 s]
0.0.N: Proof Simplification Iteration 5	[0.15 s]
0.0.N: Proof Simplification Iteration 6	[0.15 s]
0.0.N: Proof Simplification Iteration 7	[0.15 s]
0.0.N: Proof Simplification Iteration 8	[0.15 s]
0.0.N: Proof Simplification Iteration 9	[0.15 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.16 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 28
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1796919@micro11(local) jg_1781449_micro11_3
0.0.N: Proofgrid shell started at 1796918@micro11(local) jg_1781449_micro11_3
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 32 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 32 was found for the property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 32 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 32 was found for the property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_read:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_read_addr0:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_read:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1"	[0.06 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1"	[0.06 s].
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr1:precondition1" was covered in 1 cycles in 0.07 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr2:precondition1" was covered in 1 cycles in 0.14 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr0:precondition1" was covered in 1 cycles in 0.16 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr1:precondition1" was covered in 1 cycles in 0.20 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr2:precondition1" was covered in 1 cycles in 0.23 s.
0: ProofGrid usable level: 19
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_Hreadyout_penable_write"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "Bridge_Top.chk_top.assert_Hreadyout_penable_write" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.assert_Hreadyout_penable_write" in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_write" in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_Hreadyout_penable_write".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.cover_burst_of_writes" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_Hreadyout_penable_write".
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_Hreadyout_penable_write"	[0.03 s].
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.assert_valid_Psel" was proven in 0.28 s.
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr0" in 0.28 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr1" in 0.30 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr2" in 0.33 s.
INFO (IPF054): 0.0.Hp: A min_length bound of 3 was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_write" in 0.35 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_after_write_3waitSates:precondition1" was covered in 2 cycles in 0.35 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_back_to_back" was covered in 2 cycles in 0.35 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_write_2_addrs" was covered in 2 cycles in 0.39 s.
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.assert_no_penable_2cycles" was proven in 0.41 s.
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.read_after_write1" was proven in 0.41 s.
0.0.Hp: Trace Attempt  3	[0.05 s]
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr0" in 0.41 s.
0.0.Hp: A trace with 3 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr1" in 0.44 s.
0.0.Hp: A trace with 3 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr2" in 0.48 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_burst_of_reads" was covered in 3 cycles in 0.51 s.
0.0.Hp: Trace Attempt  4	[0.08 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.08 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_read" in 0.54 s.
0.0.Ht: Proofgrid shell started at 1796950@micro11(local) jg_1781449_micro11_3
0.0.Bm: Proofgrid shell started at 1796951@micro11(local) jg_1781449_micro11_3
0.0.Mpcustom4: Proofgrid shell started at 1796952@micro11(local) jg_1781449_micro11_3
0.0.Oh: Proofgrid shell started at 1796953@micro11(local) jg_1781449_micro11_3
0.0.L: Proofgrid shell started at 1796954@micro11(local) jg_1781449_micro11_3
0.0.B: Proofgrid shell started at 1797030@micro11(local) jg_1781449_micro11_3
0.0.AM: Proofgrid shell started at 1797031@micro11(local) jg_1781449_micro11_3
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_no_penable_2cycles"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_no_penable_2cycles"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_write_addr1"	[0.00 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_write_addr1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_write_addr2"	[0.00 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_write_addr2"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_same_HPwrite_read"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_same_HPwrite_read"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_read_after_write_3waitSates"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.assert_read_after_write_3waitSates" in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_read_after_write_3waitSates"	[0.03 s].
0.0.Hp: Trace Attempt  5	[0.09 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.52 s]
0.0.Hp: Trace Attempt  6	[0.10 s]
0.0.Hp: A trace with 6 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.read_after_write1:precondition1" was covered in 6 cycles in 0.60 s.
0.0.Hp: All properties determined. [0.10 s]
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.52 s)
0: ProofGrid usable level: 0
0.0.B: Requesting engine job to terminate
0.0.B: All properties determined. [0.00 s]
0.0.Ht: All properties determined. [0.00 s]
0.0.Bm: All properties determined. [0.00 s]
0.0.Oh: All properties determined. [0.00 s]
0.0.Mpcustom4: All properties determined. [0.00 s]
0.0.Oh: Exited with Success (@ 0.52 s)
0.0.B: Exited with Success (@ 0.52 s)
0.0.AM: Requesting engine job to terminate
0.0.AM: All properties determined. [0.00 s]
0.0.N: All properties determined. [0.12 s]
0.0.Ht: Exited with Success (@ 0.52 s)
0.0.Bm: Exited with Success (@ 0.52 s)
0.0.Mpcustom4: Exited with Success (@ 0.52 s)
0.0.L: Requesting engine job to terminate
0.0.L: All properties determined. [0.00 s]
0.0.AM: Exited with Success (@ 0.52 s)
0.0.N: Exited with Success (@ 0.52 s)
0.0.L: Exited with Success (@ 0.53 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 21.95 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.11        0.51        0.00       82.44 %
     Hp        0.10        0.51        0.00       83.94 %
     Ht        0.52        0.00        0.00        0.00 %
     Bm        0.52        0.00        0.00        0.00 %
    Mpcustom4        0.51        0.00        0.00        0.00 %
     Oh        0.51        0.00        0.00        0.00 %
      L        0.51        0.00        0.00        0.00 %
      B        0.44        0.00        0.00        0.00 %
     AM        0.43        0.00        0.00        0.00 %
    all        0.41        0.11        0.00       21.95 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.65        1.03        0.00

    Data read    : 103.86 kiB
    Data written : 5.05 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 6 times for a total of 0.49 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 41
                 assertions                   : 19
                  - proven                    : 9 (47.3684%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 10 (52.6316%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 22
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 22 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_Hreadyout_penable_write -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_Hreadyout_penable_write".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
WARNING (WOBS004): top_sva.sv(227): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(229): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(231): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(233): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 41 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 223 of 361 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_same_HR_PR_data" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_Hreadyout_penable_read" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_Hreadyout_penable_write" was proven in 0.00 s.
0: Found proofs for 3 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_haddr1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwrite1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwdata1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pselx1:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_haddr1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwrite1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwdata1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pselx1" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.20 s]
0.0.N: Proof Simplification Iteration 3	[0.20 s]
0.0.N: Proof Simplification Iteration 4	[0.20 s]
0.0.N: Proof Simplification Iteration 5	[0.20 s]
0.0.N: Proof Simplification Iteration 6	[0.20 s]
0.0.N: Proof Simplification Iteration 7	[0.20 s]
0.0.N: Proof Simplification Iteration 8	[0.20 s]
0.0.N: Proof Simplification Iteration 9	[0.20 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.21 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1797985@micro11(local) jg_1781449_micro11_4
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 1797984@micro11(local) jg_1781449_micro11_4
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_read:precondition1" was covered in 1 cycles in 0.01 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr0:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_read:precondition1" was covered in 1 cycles in 0.05 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr1:precondition1" was covered in 1 cycles in 0.10 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr2:precondition1" was covered in 1 cycles in 0.12 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr0:precondition1" was covered in 1 cycles in 0.16 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr1:precondition1" was covered in 1 cycles in 0.19 s.
0: ProofGrid usable level: 20
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr2:precondition1" was covered in 1 cycles in 0.22 s.
0: ProofGrid usable level: 19
0.0.Ht: Proofgrid shell started at 1798016@micro11(local) jg_1781449_micro11_4
0.0.Bm: Proofgrid shell started at 1798017@micro11(local) jg_1781449_micro11_4
0.0.Mpcustom4: Proofgrid shell started at 1798018@micro11(local) jg_1781449_micro11_4
0.0.Oh: Proofgrid shell started at 1798019@micro11(local) jg_1781449_micro11_4
0.0.L: Proofgrid shell started at 1798020@micro11(local) jg_1781449_micro11_4
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.assert_valid_Psel" was proven in 0.25 s.
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr0" in 0.25 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr1" in 0.28 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr2" in 0.30 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_after_write_3waitSates:precondition1" was covered in 2 cycles in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_back_to_back" was covered in 2 cycles in 0.33 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_write_2_addrs" was covered in 2 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_burst_of_writes" was covered in 2 cycles in 0.37 s.
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.assert_no_penable_2cycles" was proven in 0.39 s.
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.read_after_write1" was proven in 0.39 s.
0.0.Hp: Trace Attempt  3	[0.05 s]
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1" was covered in 3 cycles in 0.39 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1" was covered in 3 cycles in 0.39 s.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr0" in 0.42 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_write" in 0.42 s.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr1" in 0.45 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr2" in 0.48 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_burst_of_reads" was covered in 3 cycles in 0.54 s.
0.0.Hp: Trace Attempt  4	[0.07 s]
0.0.Hp: A trace with 4 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_read" in 0.58 s.
0.0.Hp: Trace Attempt  5	[0.09 s]
0.0.Hp: A trace with 5 cycles was found. [0.09 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.assert_read_after_write_3waitSates" in 0.62 s.
0.0.B: Proofgrid shell started at 1798096@micro11(local) jg_1781449_micro11_4
0.0.AM: Proofgrid shell started at 1798097@micro11(local) jg_1781449_micro11_4
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.48 s]
0.0.Hp: Trace Attempt  6	[0.20 s]
0.0.Hp: A trace with 6 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.read_after_write1:precondition1" was covered in 6 cycles in 0.65 s.
0.0.Hp: All properties determined. [0.20 s]
0.0.B: Requesting engine job to terminate
0.0.B: All properties determined. [0.00 s]
0.0.Hp: Exited with Success (@ 0.48 s)
0: ProofGrid usable level: 0
0.0.AM: Requesting engine job to terminate
0.0.AM: All properties determined. [0.00 s]
0.0.AM: Exited with Success (@ 0.49 s)
0.0.B: Exited with Success (@ 0.49 s)
0.0.N: Interrupted. [0.32 s]
0.0.Ht: Interrupted. [0.32 s]
0.0.Bm: Interrupted. [0.32 s]
0.0.Mpcustom4: Interrupted. [0.32 s]
0.0.Oh: Interrupted. [0.32 s]
0.0.L: Interrupted. [0.32 s]
0.0.Ht: Exited with Success (@ 0.52 s)
0.0.Bm: Exited with Success (@ 0.52 s)
0.0.Mpcustom4: Exited with Success (@ 0.52 s)
0.0.Oh: Exited with Success (@ 0.52 s)
0.0.L: Exited with Success (@ 0.52 s)
0.0.N: Exited with Success (@ 0.53 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 21.62 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.11        0.00        0.00        0.02 %
     Hp        0.09        0.48        0.00       84.42 %
     Ht        0.20        0.00        0.00        0.10 %
     Bm        0.19        0.00        0.00        0.09 %
    Mpcustom4        0.19        0.00        0.00        0.08 %
     Oh        0.19        0.00        0.00        0.07 %
      L        0.19        0.00        0.00        0.06 %
      B        0.29        0.00        0.00        0.00 %
     AM        0.29        0.00        0.00        0.00 %
    all        0.19        0.05        0.00       21.62 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.74        0.48        0.00

    Data read    : 80.37 kiB
    Data written : 5.57 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 5 times for a total of 0.461 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 41
                 assertions                   : 19
                  - proven                    : 10 (52.6316%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 9 (47.3684%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 22
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 22 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_read_addr0 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_read_addr0".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
WARNING (WOBS004): top_sva.sv(227): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(229): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(231): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(233): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 41 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 225 of 363 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_same_HR_PR_data" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_Hreadyout_penable_read" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_Hreadyout_penable_write" was proven in 0.00 s.
0: Found proofs for 3 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_haddr1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwrite1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwdata1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pselx1:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_haddr1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwrite1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwdata1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pselx1" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.21 s]
0.0.N: Proof Simplification Iteration 3	[0.21 s]
0.0.N: Proof Simplification Iteration 4	[0.21 s]
0.0.N: Proof Simplification Iteration 5	[0.21 s]
0.0.N: Proof Simplification Iteration 6	[0.21 s]
0.0.N: Proof Simplification Iteration 7	[0.21 s]
0.0.N: Proof Simplification Iteration 8	[0.21 s]
0.0.N: Proof Simplification Iteration 9	[0.21 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.22 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1800359@micro11(local) jg_1781449_micro11_5
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 1800358@micro11(local) jg_1781449_micro11_5
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_read:precondition1" was covered in 1 cycles in 0.01 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr0:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_read:precondition1" was covered in 1 cycles in 0.05 s.
0: ProofGrid usable level: 24
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr1:precondition1" was covered in 1 cycles in 0.13 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr2:precondition1" was covered in 1 cycles in 0.16 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr0:precondition1" was covered in 1 cycles in 0.20 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr1:precondition1" was covered in 1 cycles in 0.23 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr2:precondition1" was covered in 1 cycles in 0.26 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Proofgrid shell started at 1800390@micro11(local) jg_1781449_micro11_5
0.0.Bm: Proofgrid shell started at 1800391@micro11(local) jg_1781449_micro11_5
0.0.Mpcustom4: Proofgrid shell started at 1800392@micro11(local) jg_1781449_micro11_5
0.0.Oh: Proofgrid shell started at 1800393@micro11(local) jg_1781449_micro11_5
0.0.L: Proofgrid shell started at 1800394@micro11(local) jg_1781449_micro11_5
0.0.B: Proofgrid shell started at 1800395@micro11(local) jg_1781449_micro11_5
0.0.AM: Proofgrid shell started at 1800396@micro11(local) jg_1781449_micro11_5
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.assert_valid_Psel" was proven in 0.29 s.
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr0" in 0.29 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr1" in 0.32 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr2" in 0.36 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_after_write_3waitSates:precondition1" was covered in 2 cycles in 0.38 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_back_to_back" was covered in 2 cycles in 0.38 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_write_2_addrs" was covered in 2 cycles in 0.41 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_burst_of_writes" was covered in 2 cycles in 0.41 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.assert_no_penable_2cycles" was proven in 0.43 s.
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.read_after_write1" was proven in 0.43 s.
0.0.Hp: Trace Attempt  3	[0.05 s]
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1" was covered in 3 cycles in 0.44 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1" was covered in 3 cycles in 0.44 s.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr0" in 0.47 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_write" in 0.47 s.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr1" in 0.51 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr2" in 0.55 s.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_burst_of_reads" was covered in 3 cycles in 0.58 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: Trace Attempt  4	[0.07 s]
0.0.Hp: A trace with 4 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_read" in 0.61 s.
0.0.Hp: Trace Attempt  5	[0.09 s]
0.0.Hp: A trace with 5 cycles was found. [0.09 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.assert_read_after_write_3waitSates" in 0.64 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1"	[0.00 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_same_HPwrite_read"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_same_HPwrite_read"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_read_after_write_3waitSates"	[0.00 s].
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.57 s]
0.0.Hp: Trace Attempt  6	[0.24 s]
0.0.Hp: A trace with 6 cycles was found. [0.24 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.read_after_write1:precondition1" was covered in 6 cycles in 0.69 s.
0.0.Hp: All properties determined. [0.25 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_read_after_write_3waitSates"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.read_after_write1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.read_after_write1:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.57 s)
0: ProofGrid usable level: 0
0.0.N: All properties determined. [0.00 s]
0.0.Ht: Interrupted. [0.33 s]
0.0.Bm: Interrupted. [0.33 s]
0.0.L: Interrupted. [0.33 s]
0.0.AM: Interrupted. [0.33 s]
0.0.N: Exited with Success (@ 0.57 s)
0.0.Ht: Exited with Success (@ 0.57 s)
0.0.Bm: Exited with Success (@ 0.57 s)
0.0.L: Exited with Success (@ 0.57 s)
0.0.AM: Exited with Success (@ 0.57 s)
0.0.Mpcustom4: Interrupted. [0.33 s]
0.0.B: Interrupted. [0.33 s]
0.0.Oh: Interrupted. [0.33 s]
0.0.B: Exited with Success (@ 0.57 s)
0.0.Mpcustom4: Exited with Success (@ 0.57 s)
0.0.Oh: Exited with Success (@ 0.57 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 32.55 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.33        0.00       72.74 %
     Hp        0.09        0.56        0.00       85.57 %
     Ht        0.24        0.00        0.00        0.13 %
     Bm        0.24        0.00        0.00        0.12 %
    Mpcustom4        0.24        0.00        0.00        0.11 %
     Oh        0.23        0.00        0.00        0.10 %
      L        0.23        0.00        0.00        0.09 %
      B        0.22        0.00        0.00        0.08 %
     AM        0.22        0.00        0.00        0.07 %
    all        0.20        0.10        0.00       32.55 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.84        0.89        0.00

    Data read    : 90.91 kiB
    Data written : 6.30 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 6 times for a total of 0.535 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 41
                 assertions                   : 19
                  - proven                    : 10 (52.6316%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 9 (47.3684%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 22
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 22 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_read_addr0 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_read_addr0".
cex
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_read_addr0 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_read_addr0".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
WARNING (WOBS004): top_sva.sv(227): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(229): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(231): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(233): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 41 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 223 of 361 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_same_HR_PR_data" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_Hreadyout_penable_read" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_Hreadyout_penable_write" was proven in 0.00 s.
0: Found proofs for 3 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_haddr1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwrite1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwdata1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pselx1:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_haddr1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwrite1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwdata1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pselx1" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.16 s]
0.0.N: Proof Simplification Iteration 3	[0.16 s]
0.0.N: Proof Simplification Iteration 4	[0.17 s]
0.0.N: Proof Simplification Iteration 5	[0.17 s]
0.0.N: Proof Simplification Iteration 6	[0.17 s]
0.0.N: Proof Simplification Iteration 7	[0.17 s]
0.0.N: Proof Simplification Iteration 8	[0.17 s]
0.0.N: Proof Simplification Iteration 9	[0.17 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.17 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1800984@micro11(local) jg_1781449_micro11_6
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 32 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 32 was found for the property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 32 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 32 was found for the property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_read:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_read_addr0:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_read:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1" was covered in 3 cycles in 0.00 s.
0: ProofGrid usable level: 23
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1"	[0.07 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1"	[0.07 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_no_penable_2cycles"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 64 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 64 was found for the property "Bridge_Top.chk_top.assert_no_penable_2cycles" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Proofgrid shell started at 1800985@micro11(local) jg_1781449_micro11_6
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.assert_no_penable_2cycles" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_no_penable_2cycles"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_valid_Psel"	[0.00 s].
0: ProofGrid usable level: 22
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "Bridge_Top.chk_top.assert_valid_Psel" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.assert_valid_Psel" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_valid_Psel"	[0.00 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr1:precondition1" was covered in 1 cycles in 0.00 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr2:precondition1" was covered in 1 cycles in 0.08 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr0:precondition1" was covered in 1 cycles in 0.12 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr1:precondition1" was covered in 1 cycles in 0.15 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr2:precondition1" was covered in 1 cycles in 0.18 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Proofgrid shell started at 1801016@micro11(local) jg_1781449_micro11_6
0.0.Bm: Proofgrid shell started at 1801017@micro11(local) jg_1781449_micro11_6
0.0.Mpcustom4: Proofgrid shell started at 1801018@micro11(local) jg_1781449_micro11_6
0.0.Oh: Proofgrid shell started at 1801019@micro11(local) jg_1781449_micro11_6
0.0.L: Proofgrid shell started at 1801020@micro11(local) jg_1781449_micro11_6
0.0.B: Proofgrid shell started at 1801021@micro11(local) jg_1781449_micro11_6
0.0.AM: Proofgrid shell started at 1801022@micro11(local) jg_1781449_micro11_6
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_read_addr0"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "Bridge_Top.chk_top.assert_read_addr0" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr0" in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_read_addr0"	[0.03 s].
0.0.Hp: Trace Attempt  2	[0.04 s]
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr1" in 0.24 s.
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr2" in 0.27 s.
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_after_write_3waitSates:precondition1" was covered in 2 cycles in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_back_to_back" was covered in 2 cycles in 0.30 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_write_2_addrs" was covered in 2 cycles in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_burst_of_writes" was covered in 2 cycles in 0.33 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.read_after_write1" was proven in 0.37 s.
0.0.Hp: Trace Attempt  3	[0.07 s]
0.0.Hp: A trace with 3 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr0" in 0.37 s.
0.0.Hp: A trace with 3 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr1" in 0.40 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_write" in 0.40 s.
0.0.Hp: A trace with 3 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr2" in 0.42 s.
0.0.Hp: A trace with 3 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_burst_of_reads" was covered in 3 cycles in 0.45 s.
0.0.Hp: Trace Attempt  4	[0.09 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.09 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_read" in 0.47 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: Trace Attempt  5	[0.11 s]
0.0.Hp: A trace with 5 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.assert_read_after_write_3waitSates" in 0.50 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.56 s]
0.0.Hp: Trace Attempt  6	[0.12 s]
0.0.Hp: A trace with 6 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.read_after_write1:precondition1" was covered in 6 cycles in 0.52 s.
0.0.Hp: All properties determined. [0.25 s]
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.B: All properties determined. [0.29 s]
0.0.AM: Requesting engine job to terminate
0.0.AM: All properties determined. [0.29 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_read_addr1"	[0.00 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_read_addr1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_write_addr0"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_write_addr0"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_read_after_write_3waitSates"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_read_after_write_3waitSates"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.56 s)
0: ProofGrid usable level: 0
0.0.Oh: All properties determined. [0.29 s]
0.0.L: All properties determined. [0.29 s]
0.0.N: All properties determined. [0.15 s]
0.0.Ht: All properties determined. [0.30 s]
0.0.Bm: All properties determined. [0.30 s]
0.0.Oh: Exited with Success (@ 0.56 s)
0.0.L: Exited with Success (@ 0.56 s)
0.0.B: Exited with Success (@ 0.56 s)
0.0.AM: Exited with Success (@ 0.56 s)
0.0.N: Exited with Success (@ 0.56 s)
0.0.Mpcustom4: All properties determined. [0.30 s]
0.0.Ht: Exited with Success (@ 0.56 s)
0.0.Bm: Exited with Success (@ 0.56 s)
0.0.Mpcustom4: Exited with Success (@ 0.57 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 35.29 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.10        0.56        0.00       85.31 %
     Hp        0.11        0.54        0.00       83.35 %
     Ht        0.27        0.00        0.00        0.00 %
     Bm        0.26        0.00        0.00        0.00 %
    Mpcustom4        0.26        0.00        0.00        0.00 %
     Oh        0.26        0.00        0.00        0.00 %
      L        0.26        0.00        0.00        0.00 %
      B        0.26        0.00        0.00        0.00 %
     AM        0.24        0.00        0.00        0.00 %
    all        0.22        0.12        0.00       35.29 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.02        1.10        0.00

    Data read    : 91.67 kiB
    Data written : 4.94 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 6 times for a total of 0.511 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 41
                 assertions                   : 19
                  - proven                    : 10 (52.6316%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 9 (47.3684%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 22
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 22 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_read_addr0 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_read_addr0".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
WARNING (WOBS004): top_sva.sv(227): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(229): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(231): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(233): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 41 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 225 of 363 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_same_HR_PR_data" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_Hreadyout_penable_read" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_Hreadyout_penable_write" was proven in 0.00 s.
0: Found proofs for 3 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_haddr1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwrite1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwdata1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pselx1:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_haddr1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwrite1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwdata1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pselx1" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.30 s]
0.0.N: Proof Simplification Iteration 3	[0.30 s]
0.0.N: Proof Simplification Iteration 4	[0.30 s]
0.0.N: Proof Simplification Iteration 5	[0.31 s]
0.0.N: Proof Simplification Iteration 6	[0.31 s]
0.0.N: Proof Simplification Iteration 7	[0.31 s]
0.0.N: Proof Simplification Iteration 8	[0.31 s]
0.0.N: Proof Simplification Iteration 9	[0.31 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.31 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1801607@micro11(local) jg_1781449_micro11_7
0.0.N: Proofgrid shell started at 1801606@micro11(local) jg_1781449_micro11_7
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_read:precondition1" was covered in 1 cycles in 0.00 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr0:precondition1" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_read:precondition1" was covered in 1 cycles in 0.07 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr1:precondition1" was covered in 1 cycles in 0.11 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr2:precondition1" was covered in 1 cycles in 0.15 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr0:precondition1" was covered in 1 cycles in 0.21 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr1:precondition1" was covered in 1 cycles in 0.25 s.
0: ProofGrid usable level: 20
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr2:precondition1" was covered in 1 cycles in 0.30 s.
0: ProofGrid usable level: 19
0.0.Ht: Proofgrid shell started at 1801638@micro11(local) jg_1781449_micro11_7
0.0.Bm: Proofgrid shell started at 1801639@micro11(local) jg_1781449_micro11_7
0.0.Mpcustom4: Proofgrid shell started at 1801640@micro11(local) jg_1781449_micro11_7
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.assert_valid_Psel" was proven in 0.35 s.
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr0" in 0.35 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr1" in 0.39 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr2" in 0.42 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_after_write_3waitSates:precondition1" was covered in 2 cycles in 0.46 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_back_to_back" was covered in 2 cycles in 0.46 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_write_2_addrs" was covered in 2 cycles in 0.51 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_burst_of_writes" was covered in 2 cycles in 0.51 s.
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.assert_no_penable_2cycles" was proven in 0.56 s.
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.read_after_write1" was proven in 0.56 s.
0.0.Hp: Trace Attempt  3	[0.05 s]
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1" was covered in 3 cycles in 0.56 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1" was covered in 3 cycles in 0.56 s.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr0" in 0.61 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_write" in 0.61 s.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr1" in 0.67 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr2" in 0.71 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_burst_of_reads" was covered in 3 cycles in 0.79 s.
0.0.Hp: Trace Attempt  4	[0.07 s]
0.0.Hp: A trace with 4 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_read" in 0.88 s.
0.0.Hp: Trace Attempt  5	[0.08 s]
0.0.Hp: A trace with 5 cycles was found. [0.08 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.assert_read_after_write_3waitSates" in 0.91 s.
0.0.Oh: Proofgrid shell started at 1801686@micro11(local) jg_1781449_micro11_7
0.0.L: Proofgrid shell started at 1801687@micro11(local) jg_1781449_micro11_7
0.0.B: Proofgrid shell started at 1801688@micro11(local) jg_1781449_micro11_7
0.0.AM: Proofgrid shell started at 1801689@micro11(local) jg_1781449_micro11_7
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.73 s]
0.0.Hp: Trace Attempt  6	[0.26 s]
0.0.Hp: A trace with 6 cycles was found. [0.27 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.read_after_write1:precondition1" was covered in 6 cycles in 0.95 s.
0.0.Hp: All properties determined. [0.27 s]
0.0.Oh: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.B: All properties determined. [0.00 s]
0.0.AM: Requesting engine job to terminate
0.0.AM: All properties determined. [0.00 s]
0.0.Hp: Exited with Success (@ 0.73 s)
0: ProofGrid usable level: 0
0.0.AM: Exited with Success (@ 0.73 s)
0.0.Ht: Interrupted. [0.47 s]
0.0.Bm: Interrupted. [0.46 s]
0.0.Mpcustom4: Interrupted. [0.46 s]
0.0.L: Requesting engine job to terminate
0.0.L: All properties determined. [0.00 s]
0.0.B: Exited with Success (@ 0.73 s)
0.0.Mpcustom4: Exited with Success (@ 0.73 s)
0.0.Oh: All properties determined. [0.00 s]
0.0.L: Exited with Success (@ 0.73 s)
0.0.Ht: Exited with Success (@ 0.73 s)
0.0.Bm: Exited with Success (@ 0.73 s)
0.0.Oh: Exited with Success (@ 0.73 s)
0.0.N: Interrupted. [0.46 s]
0.0.N: Exited with Success (@ 0.73 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 20.25 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.10        0.00        0.00        0.02 %
     Hp        0.08        0.72        0.00       89.67 %
     Ht        0.26        0.00        0.00        0.08 %
     Bm        0.26        0.00        0.00        0.06 %
    Mpcustom4        0.26        0.00        0.00        0.05 %
     Oh        0.47        0.00        0.00        0.00 %
      L        0.47        0.00        0.00        0.00 %
      B        0.47        0.00        0.00        0.00 %
     AM        0.46        0.00        0.00        0.00 %
    all        0.32        0.08        0.00       20.25 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.84        0.72        0.00

    Data read    : 80.29 kiB
    Data written : 5.11 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 5 times for a total of 0.701 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 41
                 assertions                   : 19
                  - proven                    : 10 (52.6316%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 9 (47.3684%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 22
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 22 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_read_addr0 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_read_addr0".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
WARNING (WOBS004): top_sva.sv(227): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(229): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(231): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(233): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 41 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 223 of 361 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_same_HR_PR_data" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_Hreadyout_penable_read" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_Hreadyout_penable_write" was proven in 0.00 s.
0: Found proofs for 3 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_haddr1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwrite1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwdata1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pselx1:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_haddr1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwrite1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwdata1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pselx1" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.15 s]
0.0.N: Proof Simplification Iteration 3	[0.15 s]
0.0.N: Proof Simplification Iteration 4	[0.15 s]
0.0.N: Proof Simplification Iteration 5	[0.15 s]
0.0.N: Proof Simplification Iteration 6	[0.15 s]
0.0.N: Proof Simplification Iteration 7	[0.15 s]
0.0.N: Proof Simplification Iteration 8	[0.15 s]
0.0.N: Proof Simplification Iteration 9	[0.15 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.16 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1801905@micro11(local) jg_1781449_micro11_8
0.0.Hp: Proofgrid shell started at 1801906@micro11(local) jg_1781449_micro11_8
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 32 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 32 was found for the property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 32 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 32 was found for the property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_read:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_read_addr0:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_read:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1"	[0.06 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1"	[0.06 s].
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr1:precondition1" was covered in 1 cycles in 0.07 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr2:precondition1" was covered in 1 cycles in 0.11 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr0:precondition1" was covered in 1 cycles in 0.14 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr1:precondition1" was covered in 1 cycles in 0.16 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr2:precondition1" was covered in 1 cycles in 0.20 s.
0.0.Ht: Proofgrid shell started at 1801937@micro11(local) jg_1781449_micro11_8
0.0.Bm: Proofgrid shell started at 1801938@micro11(local) jg_1781449_micro11_8
0.0.Mpcustom4: Proofgrid shell started at 1801939@micro11(local) jg_1781449_micro11_8
0.0.Oh: Proofgrid shell started at 1801940@micro11(local) jg_1781449_micro11_8
0.0.L: Proofgrid shell started at 1801941@micro11(local) jg_1781449_micro11_8
0.0.B: Proofgrid shell started at 1801942@micro11(local) jg_1781449_micro11_8
0.0.AM: Proofgrid shell started at 1801943@micro11(local) jg_1781449_micro11_8
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_no_penable_2cycles"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 64 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 64 was found for the property "Bridge_Top.chk_top.assert_no_penable_2cycles" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.assert_no_penable_2cycles" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_no_penable_2cycles"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.assert_valid_Psel" was proven in 0.24 s.
0.0.Hp: Trace Attempt  2	[0.04 s]
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr0" in 0.24 s.
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr1" in 0.27 s.
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr2" in 0.30 s.
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_after_write_3waitSates:precondition1" was covered in 2 cycles in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_back_to_back" was covered in 2 cycles in 0.32 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_write_2_addrs" was covered in 2 cycles in 0.35 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_burst_of_writes" was covered in 2 cycles in 0.35 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.read_after_write1" was proven in 0.37 s.
0.0.Hp: Trace Attempt  3	[0.06 s]
0.0.Hp: A trace with 3 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr0" in 0.37 s.
0.0.Hp: A trace with 3 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr1" in 0.42 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_write" in 0.42 s.
0.0.Hp: A trace with 3 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr2" in 0.45 s.
0.0.Hp: A trace with 3 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_burst_of_reads" was covered in 3 cycles in 0.48 s.
0.0.Hp: Trace Attempt  4	[0.08 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.08 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_read" in 0.51 s.
0.0.Hp: Job connection closed, grace period 600s
0.0.Hp: Trace Attempt  5	[0.10 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.assert_read_after_write_3waitSates" in 0.54 s.
0.0.N: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.52 s]
0.0.Hp: Trace Attempt  6	[0.11 s]
0.0.Hp: A trace with 6 cycles was found. [0.11 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.read_after_write1:precondition1" was covered in 6 cycles in 0.58 s.
0.0.Hp: All properties determined. [0.21 s]
0.0.Hp: Connection failure (write), message was 'Broken pipe'
0.0.Ht: Requesting engine job to terminate
0.0.Ht: All properties determined. [0.30 s]
0.0.Bm: Requesting engine job to terminate
0.0.Bm: All properties determined. [0.30 s]
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.Oh: All properties determined. [0.30 s]
0.0.L: Requesting engine job to terminate
0.0.L: All properties determined. [0.30 s]
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.AM: All properties determined. [0.30 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_write_addr0"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_write_addr0"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_same_HPwrite_read"	[0.00 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_same_HPwrite_read"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_read_after_write_3waitSates"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_read_after_write_3waitSates"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.read_after_write1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.read_after_write1:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.52 s)
0: ProofGrid usable level: 0
0.0.Mpcustom4: All properties determined. [0.31 s]
0.0.Oh: Exited with Success (@ 0.53 s)
0.0.L: Exited with Success (@ 0.53 s)
0.0.Ht: Exited with Success (@ 0.53 s)
0.0.Bm: Exited with Success (@ 0.53 s)
0.0.B: All properties determined. [0.31 s]
0.0.AM: Exited with Success (@ 0.53 s)
0.0.Mpcustom4: Exited with Success (@ 0.53 s)
0.0.N: All properties determined. [0.13 s]
0.0.B: Exited with Success (@ 0.53 s)
0.0.N: Exited with Success (@ 0.53 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 34.50 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.52        0.00       81.37 %
     Hp        0.11        0.39        0.00       78.52 %
     Ht        0.22        0.00        0.00        0.00 %
     Bm        0.22        0.00        0.00        0.00 %
    Mpcustom4        0.21        0.00        0.00        0.00 %
     Oh        0.21        0.00        0.00        0.00 %
      L        0.21        0.00        0.00        0.00 %
      B        0.21        0.00        0.00        0.00 %
     AM        0.21        0.00        0.00        0.00 %
    all        0.19        0.10        0.00       34.50 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.71        0.90        0.00

    Data read    : 100.88 kiB
    Data written : 4.86 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 5 times for a total of 0.504 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 41
                 assertions                   : 19
                  - proven                    : 10 (52.6316%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 9 (47.3684%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 22
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 22 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_read_addr0 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_read_addr0".
cex
[<embedded>] % prove -bg -all
INFO (IPF036): Starting proof on task: "<embedded>", 0 properties to prove with 10 already proven/unreachable
background 1
INFO (IPF060): There are no unresolved assertions in task: <embedded>
INFO (IPF059): 1: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 41
                 assertions                   : 19
                  - proven                    : 10 (52.6316%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 9 (47.3684%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 22
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 22 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_read_addr0 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_read_addr0".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
WARNING (WOBS004): top_sva.sv(227): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(229): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(231): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(233): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 41 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 223 of 361 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_same_HR_PR_data" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_Hreadyout_penable_read" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_Hreadyout_penable_write" was proven in 0.00 s.
0: Found proofs for 3 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_haddr1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwrite1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwdata1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pselx1:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_haddr1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwrite1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwdata1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pselx1" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.17 s]
0.0.N: Proof Simplification Iteration 3	[0.17 s]
0.0.N: Proof Simplification Iteration 4	[0.17 s]
0.0.N: Proof Simplification Iteration 5	[0.17 s]
0.0.N: Proof Simplification Iteration 6	[0.17 s]
0.0.N: Proof Simplification Iteration 7	[0.17 s]
0.0.N: Proof Simplification Iteration 8	[0.17 s]
0.0.N: Proof Simplification Iteration 9	[0.17 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.17 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1802202@micro11(local) jg_1781449_micro11_9
0.0.Hp: Proofgrid shell started at 1802203@micro11(local) jg_1781449_micro11_9
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1"	[0.00 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 32 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 32 was found for the property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 32 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 32 was found for the property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_read:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_read_addr0:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_read:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1"	[0.06 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1"	[0.06 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_no_penable_2cycles"	[0.00 s].
0: ProofGrid usable level: 23
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 64 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 64 was found for the property "Bridge_Top.chk_top.assert_no_penable_2cycles" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.assert_no_penable_2cycles" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_no_penable_2cycles"	[0.00 s].
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr1:precondition1" was covered in 1 cycles in 0.00 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr2:precondition1" was covered in 1 cycles in 0.06 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr0:precondition1" was covered in 1 cycles in 0.09 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr1:precondition1" was covered in 1 cycles in 0.13 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr2:precondition1" was covered in 1 cycles in 0.15 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_valid_Psel"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "Bridge_Top.chk_top.assert_valid_Psel" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.assert_valid_Psel" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_valid_Psel"	[0.00 s].
0.0.Hp: Trace Attempt  2	[0.05 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr0" in 0.18 s.
0.0.Hp: A trace with 2 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr1" in 0.20 s.
0.0.Hp: A trace with 2 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr2" in 0.23 s.
0.0.Hp: A trace with 2 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_after_write_3waitSates:precondition1" was covered in 2 cycles in 0.25 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_back_to_back" was covered in 2 cycles in 0.25 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_write_2_addrs" was covered in 2 cycles in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_burst_of_writes" was covered in 2 cycles in 0.28 s.
0.0.Ht: Proofgrid shell started at 1802234@micro11(local) jg_1781449_micro11_9
0.0.Bm: Proofgrid shell started at 1802235@micro11(local) jg_1781449_micro11_9
0.0.Mpcustom4: Proofgrid shell started at 1802236@micro11(local) jg_1781449_micro11_9
0.0.Oh: Proofgrid shell started at 1802237@micro11(local) jg_1781449_micro11_9
0.0.L: Proofgrid shell started at 1802238@micro11(local) jg_1781449_micro11_9
0.0.B: Proofgrid shell started at 1802239@micro11(local) jg_1781449_micro11_9
0.0.AM: Proofgrid shell started at 1802240@micro11(local) jg_1781449_micro11_9
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_read_addr1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_read_addr1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_write_addr0"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1024 was found for the property "Bridge_Top.chk_top.assert_write_addr0" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr0" in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_write" in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_write_addr0".
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_write_addr0"	[0.02 s].
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.read_after_write1" was proven in 0.33 s.
0.0.Hp: Trace Attempt  3	[0.08 s]
0.0.Hp: A trace with 3 cycles was found. [0.08 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr1" in 0.33 s.
0.0.Hp: A trace with 3 cycles was found. [0.08 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr2" in 0.36 s.
0.0.Hp: A trace with 3 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_burst_of_reads" was covered in 3 cycles in 0.38 s.
0.0.Hp: Trace Attempt  4	[0.10 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_read" in 0.41 s.
0.0.Hp: Trace Attempt  5	[0.12 s]
0.0.Hp: A trace with 5 cycles was found. [0.12 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.assert_read_after_write_3waitSates" in 0.43 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.47 s]
0.0.Hp: Trace Attempt  6	[0.12 s]
0.0.Hp: A trace with 6 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.read_after_write1:precondition1" was covered in 6 cycles in 0.46 s.
0.0.Hp: All properties determined. [0.13 s]
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_write_addr1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_write_addr1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_same_HPwrite_read"	[0.00 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_same_HPwrite_read"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_read_after_write_3waitSates"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_read_after_write_3waitSates"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.read_after_write1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.read_after_write1:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.47 s)
0: ProofGrid usable level: 0
0.0.Bm: All properties determined. [0.20 s]
0.0.AM: All properties determined. [0.20 s]
0.0.Ht: All properties determined. [0.20 s]
0.0.Bm: Exited with Success (@ 0.47 s)
0.0.Mpcustom4: All properties determined. [0.20 s]
0.0.Oh: All properties determined. [0.20 s]
0.0.L: All properties determined. [0.20 s]
0.0.AM: Exited with Success (@ 0.47 s)
0.0.N: All properties determined. [0.08 s]
0.0.Ht: Exited with Success (@ 0.47 s)
0.0.Mpcustom4: Exited with Success (@ 0.47 s)
0.0.Oh: Exited with Success (@ 0.47 s)
0.0.N: Exited with Success (@ 0.47 s)
0.0.B: All properties determined. [0.21 s]
0.0.L: Exited with Success (@ 0.47 s)
0.0.B: Exited with Success (@ 0.48 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 31.22 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.10        0.47        0.00       81.59 %
     Hp        0.10        0.46        0.00       82.27 %
     Ht        0.27        0.00        0.00        0.00 %
     Bm        0.27        0.00        0.00        0.00 %
    Mpcustom4        0.26        0.00        0.00        0.00 %
     Oh        0.26        0.00        0.00        0.00 %
      L        0.26        0.00        0.00        0.00 %
      B        0.26        0.00        0.00        0.00 %
     AM        0.26        0.00        0.00        0.00 %
    all        0.23        0.10        0.00       31.22 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.05        0.93        0.00

    Data read    : 103.06 kiB
    Data written : 5.21 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 6 times for a total of 0.447 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 41
                 assertions                   : 19
                  - proven                    : 10 (52.6316%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 9 (47.3684%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 22
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 22 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_read_addr0 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_read_addr0".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
WARNING (WOBS004): top_sva.sv(227): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(229): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(231): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(233): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
WARNING (WOBS004): top_sva.sv(227): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(229): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(231): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(233): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 41 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 225 of 363 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_same_HR_PR_data" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_Hreadyout_penable_read" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_Hreadyout_penable_write" was proven in 0.00 s.
0: Found proofs for 3 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_haddr1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwrite1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwdata1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pselx1:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_haddr1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwrite1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwdata1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pselx1" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.15 s]
0.0.N: Proof Simplification Iteration 3	[0.15 s]
0.0.N: Proof Simplification Iteration 4	[0.15 s]
0.0.N: Proof Simplification Iteration 5	[0.15 s]
0.0.N: Proof Simplification Iteration 6	[0.15 s]
0.0.N: Proof Simplification Iteration 7	[0.15 s]
0.0.N: Proof Simplification Iteration 8	[0.15 s]
0.0.N: Proof Simplification Iteration 9	[0.16 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.16 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1802517@micro11(local) jg_1781449_micro11_10
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 1802516@micro11(local) jg_1781449_micro11_10
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_read:precondition1" was covered in 1 cycles in 0.02 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr0:precondition1" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_read:precondition1" was covered in 1 cycles in 0.07 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr1:precondition1" was covered in 1 cycles in 0.13 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr2:precondition1" was covered in 1 cycles in 0.15 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr0:precondition1" was covered in 1 cycles in 0.18 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr1:precondition1" was covered in 1 cycles in 0.22 s.
0: ProofGrid usable level: 20
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr2:precondition1" was covered in 1 cycles in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.assert_valid_Psel" was proven in 0.28 s.
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr0" in 0.28 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr1" in 0.31 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr2" in 0.34 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_after_write_3waitSates:precondition1" was covered in 2 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_back_to_back" was covered in 2 cycles in 0.37 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_write_2_addrs" was covered in 2 cycles in 0.39 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_burst_of_writes" was covered in 2 cycles in 0.39 s.
0.0.Ht: Proofgrid shell started at 1802548@micro11(local) jg_1781449_micro11_10
0.0.Bm: Proofgrid shell started at 1802549@micro11(local) jg_1781449_micro11_10
0.0.Mpcustom4: Proofgrid shell started at 1802550@micro11(local) jg_1781449_micro11_10
0.0.Oh: Proofgrid shell started at 1802551@micro11(local) jg_1781449_micro11_10
0.0.L: Proofgrid shell started at 1802552@micro11(local) jg_1781449_micro11_10
0.0.B: Proofgrid shell started at 1802553@micro11(local) jg_1781449_micro11_10
0.0.AM: Proofgrid shell started at 1802644@micro11(local) jg_1781449_micro11_10
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.assert_no_penable_2cycles" was proven in 0.42 s.
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.read_after_write1" was proven in 0.42 s.
0.0.Hp: Trace Attempt  3	[0.05 s]
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1" was covered in 3 cycles in 0.42 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1" was covered in 3 cycles in 0.42 s.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr0" in 0.46 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_write" in 0.46 s.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr1" in 0.50 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr2" in 0.53 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_burst_of_reads" was covered in 3 cycles in 0.56 s.
0.0.Hp: Trace Attempt  4	[0.07 s]
0.0.Hp: A trace with 4 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_read" in 0.62 s.
0.0.Hp: Trace Attempt  5	[0.08 s]
0.0.Hp: A trace with 5 cycles was found. [0.08 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.assert_read_after_write_3waitSates" in 0.66 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.54 s]
0.0.Hp: Trace Attempt  6	[0.09 s]
0.0.Hp: A trace with 6 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.read_after_write1:precondition1" was covered in 6 cycles in 0.69 s.
0.0.Hp: All properties determined. [0.09 s]
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
0.0.L: All properties determined. [0.16 s]
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_same_HPwrite_read"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_same_HPwrite_read"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_read_after_write_3waitSates"	[0.00 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_read_after_write_3waitSates"	[0.00 s].
0.0.N: All properties determined. [0.00 s]
0.0.Hp: Exited with Success (@ 0.54 s)
0: ProofGrid usable level: 0
0.0.Oh: All properties determined. [0.16 s]
0.0.Ht: All properties determined. [0.16 s]
0.0.Bm: All properties determined. [0.16 s]
0.0.Mpcustom4: All properties determined. [0.16 s]
0.0.Oh: Exited with Success (@ 0.54 s)
0.0.L: Exited with Success (@ 0.54 s)
0.0.B: All properties determined. [0.16 s]
0.0.AM: All properties determined. [0.16 s]
0.0.N: Exited with Success (@ 0.54 s)
0.0.Ht: Exited with Success (@ 0.54 s)
0.0.Bm: Exited with Success (@ 0.54 s)
0.0.Mpcustom4: Exited with Success (@ 0.54 s)
0.0.B: Exited with Success (@ 0.54 s)
0.0.AM: Exited with Success (@ 0.54 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 21.23 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.16        0.00       58.25 %
     Hp        0.08        0.53        0.00       86.37 %
     Ht        0.38        0.00        0.00        0.00 %
     Bm        0.37        0.00        0.00        0.00 %
    Mpcustom4        0.37        0.00        0.00        0.00 %
     Oh        0.37        0.00        0.00        0.00 %
      L        0.37        0.00        0.00        0.00 %
      B        0.37        0.00        0.00        0.00 %
     AM        0.15        0.00        0.00        0.00 %
    all        0.29        0.08        0.00       21.23 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.58        0.70        0.00

    Data read    : 85.90 kiB
    Data written : 4.61 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 5 times for a total of 0.505 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 41
                 assertions                   : 19
                  - proven                    : 10 (52.6316%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 9 (47.3684%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 22
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 22 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_read_addr0 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_read_addr0".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
WARNING (WOBS004): top_sva.sv(227): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(229): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(231): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(233): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 41 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 223 of 361 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_same_HR_PR_data" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_Hreadyout_penable_read" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_Hreadyout_penable_write" was proven in 0.00 s.
0: Found proofs for 3 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_haddr1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwrite1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwdata1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pselx1:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_haddr1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwrite1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwdata1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pselx1" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.15 s]
0.0.N: Proof Simplification Iteration 3	[0.15 s]
0.0.N: Proof Simplification Iteration 4	[0.15 s]
0.0.N: Proof Simplification Iteration 5	[0.15 s]
0.0.N: Proof Simplification Iteration 6	[0.15 s]
0.0.N: Proof Simplification Iteration 7	[0.15 s]
0.0.N: Proof Simplification Iteration 8	[0.15 s]
0.0.N: Proof Simplification Iteration 9	[0.15 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.16 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1802840@micro11(local) jg_1781449_micro11_11
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 1802839@micro11(local) jg_1781449_micro11_11
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_read:precondition1" was covered in 1 cycles in 0.04 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr0:precondition1" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_read:precondition1" was covered in 1 cycles in 0.07 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr1:precondition1" was covered in 1 cycles in 0.12 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr2:precondition1" was covered in 1 cycles in 0.15 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr0:precondition1" was covered in 1 cycles in 0.18 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr1:precondition1" was covered in 1 cycles in 0.22 s.
0: ProofGrid usable level: 20
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr2:precondition1" was covered in 1 cycles in 0.25 s.
0.0.Ht: Proofgrid shell started at 1802871@micro11(local) jg_1781449_micro11_11
0.0.Bm: Proofgrid shell started at 1802872@micro11(local) jg_1781449_micro11_11
0.0.Mpcustom4: Proofgrid shell started at 1802873@micro11(local) jg_1781449_micro11_11
0.0.Oh: Proofgrid shell started at 1802874@micro11(local) jg_1781449_micro11_11
0.0.L: Proofgrid shell started at 1802875@micro11(local) jg_1781449_micro11_11
0.0.B: Proofgrid shell started at 1802876@micro11(local) jg_1781449_micro11_11
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.assert_valid_Psel" was proven in 0.27 s.
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr0" in 0.28 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr1" in 0.30 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr2" in 0.33 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_after_write_3waitSates:precondition1" was covered in 2 cycles in 0.35 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_back_to_back" was covered in 2 cycles in 0.35 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_write_2_addrs" was covered in 2 cycles in 0.38 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_burst_of_writes" was covered in 2 cycles in 0.38 s.
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.assert_no_penable_2cycles" was proven in 0.40 s.
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.read_after_write1" was proven in 0.40 s.
0.0.Hp: Trace Attempt  3	[0.05 s]
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1" was covered in 3 cycles in 0.40 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1" was covered in 3 cycles in 0.40 s.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr0" in 0.43 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_write" in 0.43 s.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr1" in 0.45 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr2" in 0.48 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_burst_of_reads" was covered in 3 cycles in 0.50 s.
0.0.Hp: Trace Attempt  4	[0.07 s]
0.0.Hp: A trace with 4 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_read" in 0.53 s.
0.0.Hp: Trace Attempt  5	[0.09 s]
0.0.Hp: A trace with 5 cycles was found. [0.09 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.assert_read_after_write_3waitSates" in 0.57 s.
0.0.AM: Proofgrid shell started at 1802967@micro11(local) jg_1781449_micro11_11
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.49 s]
0.0.Hp: Trace Attempt  6	[0.23 s]
0.0.Hp: A trace with 6 cycles was found. [0.23 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.read_after_write1:precondition1" was covered in 6 cycles in 0.59 s.
0.0.Hp: All properties determined. [0.23 s]
0.0.AM: Requesting engine job to terminate
0.0.AM: All properties determined. [0.00 s]
0.0.Hp: Exited with Success (@ 0.49 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.27 s]
0.0.Oh: Interrupted. [0.27 s]
0.0.Bm: Interrupted. [0.27 s]
0.0.Mpcustom4: Interrupted. [0.27 s]
0.0.AM: Exited with Success (@ 0.49 s)
0.0.Mpcustom4: Exited with Success (@ 0.49 s)
0.0.Oh: Exited with Success (@ 0.49 s)
0.0.B: Interrupted. [0.27 s]
0.0.N: Interrupted. [0.27 s]
0.0.Ht: Exited with Success (@ 0.49 s)
0.0.Bm: Exited with Success (@ 0.49 s)
0.0.L: Interrupted. [0.27 s]
0.0.B: Exited with Success (@ 0.49 s)
0.0.N: Exited with Success (@ 0.49 s)
0.0.L: Exited with Success (@ 0.50 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 21.63 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.11        0.00        0.00        0.02 %
     Hp        0.08        0.49        0.00       85.27 %
     Ht        0.22        0.00        0.00        0.11 %
     Bm        0.22        0.00        0.00        0.10 %
    Mpcustom4        0.22        0.00        0.00        0.09 %
     Oh        0.22        0.00        0.00        0.08 %
      L        0.22        0.00        0.00        0.07 %
      B        0.20        0.00        0.00        0.05 %
     AM        0.27        0.00        0.00        0.00 %
    all        0.20        0.05        0.00       21.63 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.77        0.49        0.00

    Data read    : 80.38 kiB
    Data written : 5.87 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 5 times for a total of 0.45 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 41
                 assertions                   : 19
                  - proven                    : 10 (52.6316%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 9 (47.3684%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 22
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 22 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_read_addr0 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_read_addr0".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
WARNING (WOBS004): top_sva.sv(227): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(229): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(231): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(233): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 41 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 225 of 363 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_same_HR_PR_data" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_Hreadyout_penable_read" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_Hreadyout_penable_write" was proven in 0.00 s.
0: Found proofs for 3 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_haddr1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwrite1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwdata1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pselx1:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_haddr1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwrite1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwdata1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pselx1" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.28 s]
0.0.N: Proof Simplification Iteration 3	[0.29 s]
0.0.N: Proof Simplification Iteration 4	[0.29 s]
0.0.N: Proof Simplification Iteration 5	[0.29 s]
0.0.N: Proof Simplification Iteration 6	[0.29 s]
0.0.N: Proof Simplification Iteration 7	[0.29 s]
0.0.N: Proof Simplification Iteration 8	[0.29 s]
0.0.N: Proof Simplification Iteration 9	[0.29 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.29 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1803451@micro11(local) jg_1781449_micro11_12
0.0.N: Proofgrid shell started at 1803450@micro11(local) jg_1781449_micro11_12
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_read:precondition1" was covered in 1 cycles in 0.00 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr0:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_read:precondition1" was covered in 1 cycles in 0.05 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr1:precondition1" was covered in 1 cycles in 0.10 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr2:precondition1" was covered in 1 cycles in 0.15 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr0:precondition1" was covered in 1 cycles in 0.17 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr1:precondition1" was covered in 1 cycles in 0.24 s.
0: ProofGrid usable level: 20
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr2:precondition1" was covered in 1 cycles in 0.28 s.
0.0.Ht: Proofgrid shell started at 1803482@micro11(local) jg_1781449_micro11_12
0.0.Bm: Proofgrid shell started at 1803483@micro11(local) jg_1781449_micro11_12
0.0.Mpcustom4: Proofgrid shell started at 1803484@micro11(local) jg_1781449_micro11_12
0.0.Oh: Proofgrid shell started at 1803485@micro11(local) jg_1781449_micro11_12
0.0.L: Proofgrid shell started at 1803486@micro11(local) jg_1781449_micro11_12
0.0.B: Proofgrid shell started at 1803487@micro11(local) jg_1781449_micro11_12
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 32 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 32 was found for the property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 32 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 32 was found for the property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1"	[0.06 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1"	[0.06 s].
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.assert_valid_Psel" was proven in 0.41 s.
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr0" in 0.41 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr1" in 0.48 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr2" in 0.52 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_after_write_3waitSates:precondition1" was covered in 2 cycles in 0.56 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_back_to_back" was covered in 2 cycles in 0.56 s.
0.0.Hp: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_write_2_addrs" was covered in 2 cycles in 0.60 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_burst_of_writes" was covered in 2 cycles in 0.60 s.
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.assert_no_penable_2cycles" was proven in 0.64 s.
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.read_after_write1" was proven in 0.64 s.
0.0.Hp: Trace Attempt  3	[0.05 s]
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr0" in 0.64 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_write" in 0.64 s.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr1" in 0.68 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr2" in 0.72 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_burst_of_reads" was covered in 3 cycles in 0.74 s.
0.0.AM: Proofgrid shell started at 1803578@micro11(local) jg_1781449_micro11_12
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_no_penable_2cycles"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_no_penable_2cycles"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_same_HPwrite_read"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 256 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 256 was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_read" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_read" in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_same_HPwrite_read"	[0.03 s].
0.0.Hp: Trace Attempt  4	[0.07 s]
0.0.Hp: Trace Attempt  5	[0.09 s]
0.0.Hp: A trace with 5 cycles was found. [0.09 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.assert_read_after_write_3waitSates" in 0.79 s.
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.75 s]
0.0.Hp: Trace Attempt  6	[0.27 s]
0.0.Hp: A trace with 6 cycles was found. [0.27 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.read_after_write1:precondition1" was covered in 6 cycles in 0.84 s.
0.0.Hp: All properties determined. [0.27 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.75 s)
0: ProofGrid usable level: 0
0.0.Bm: Interrupted. [0.48 s]
0.0.Mpcustom4: All properties determined. [0.48 s]
0.0.Oh: All properties determined. [0.48 s]
0.0.L: All properties determined. [0.48 s]
0.0.B: All properties determined. [0.48 s]
0.0.AM: All properties determined. [0.00 s]
0.0.N: All properties determined. [0.19 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: All properties determined. [0.48 s]
0.0.Bm: Exited with Success (@ 0.76 s)
0.0.Mpcustom4: Exited with Success (@ 0.76 s)
0.0.Oh: Exited with Success (@ 0.76 s)
0.0.L: Exited with Success (@ 0.76 s)
0.0.B: Exited with Success (@ 0.76 s)
0.0.N: Exited with Success (@ 0.76 s)
0.0.Ht: Exited with Success (@ 0.76 s)
0.0.AM: Exited with Success (@ 0.76 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 39.06 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.73        0.00       85.39 %
     Hp        0.10        0.74        0.00       87.55 %
     Ht        0.28        0.00        0.00        0.24 %
     Bm        0.27        0.00        0.00        0.24 %
    Mpcustom4        0.26        0.00        0.00        0.23 %
     Oh        0.26        0.00        0.00        0.23 %
      L        0.26        0.00        0.00        0.22 %
      B        0.25        0.00        0.00        0.21 %
     AM        0.48        0.00        0.00        0.00 %
    all        0.25        0.16        0.00       39.06 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.29        1.47        0.00

    Data read    : 92.49 kiB
    Data written : 6.30 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 5 times for a total of 0.707 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 41
                 assertions                   : 19
                  - proven                    : 10 (52.6316%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 9 (47.3684%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 22
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 22 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_read_addr0 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_read_addr0".
cex
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.507 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
