

<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
  <title>GPIO Abstraction Layer &mdash; Xila  documentation</title>
  

  
  <link rel="stylesheet" href="../../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../../../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../../../_static/css/theme.css" type="text/css" />

  
  

  
  

  

  
  <!--[if lt IE 9]>
    <script src="../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../../../" src="../../../_static/documentation_options.js"></script>
        <script data-url_root="../../../" id="documentation_options" src="../../../_static/documentation_options.js"></script>
        <script src="../../../_static/jquery.js"></script>
        <script src="../../../_static/underscore.js"></script>
        <script src="../../../_static/doctools.js"></script>
    
    <script type="text/javascript" src="../../../_static/js/theme.js"></script>

    
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../../../index.html">
          

          
            
            <img src="../../../_static/Xila.png" class="logo" alt="Logo"/>
          
          </a>

          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p class="caption" role="heading"><span class="caption-text">Introduction</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Introduction/Presentation.html">Presentation</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Use</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Use/Getting%20Started.html">Getting Started</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Develop</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../Getting%20Started.html">Getting Started</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Miscellaneous</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Miscellaneous/Release%20notes.html">Release notes</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Miscellaneous/About.html">About</a></li>
</ul>

            
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../index.html">Xila</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          

















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../../index.html" class="icon icon-home"></a> &raquo;</li>
        
      <li>GPIO Abstraction Layer</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
          
            <a href="../../../_sources/Develop/Software/Abstraction/GPIO.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="gpio-abstraction-layer">
<h1>GPIO Abstraction Layer<a class="headerlink" href="#gpio-abstraction-layer" title="Permalink to this headline">¶</a></h1>
<p>Here you will find a full description of the GPIO library.</p>
<div class="section" id="api-reference">
<h2>API Reference<a class="headerlink" href="#api-reference" title="Permalink to this headline">¶</a></h2>
<dl class="cpp class">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_ClassE">
<span id="_CPPv3N10Xila_Class10GPIO_ClassE"></span><span id="_CPPv2N10Xila_Class10GPIO_ClassE"></span><span id="Xila_Class::GPIO_Class"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class"></span><span class="k"><span class="pre">class</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="n"><span class="pre">Xila_Class</span></span><span class="p"><span class="pre">::</span></span></span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_Class</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_ClassE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>GPIO management class. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-types">Public Types</p>
<dl class="cpp enum">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class14Digital_StatesE">
<span id="_CPPv3N10Xila_Class10GPIO_Class14Digital_StatesE"></span><span id="_CPPv2N10Xila_Class10GPIO_Class14Digital_StatesE"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a476ef78e4ebbbce44ae4bc5a82eb914b"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Digital_States</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class14Digital_StatesE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Digital IOs states. </p>
<p><em>Values:</em></p>
<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class14Digital_States3LowE">
<span id="_CPPv3N10Xila_Class10GPIO_Class14Digital_States3LowE"></span><span id="_CPPv2N10Xila_Class10GPIO_Class14Digital_States3LowE"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a476ef78e4ebbbce44ae4bc5a82eb914ba8e2f6845a0f1263573fa1f7351047757"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Low</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class14Digital_States3LowE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Low state. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class14Digital_States4HighE">
<span id="_CPPv3N10Xila_Class10GPIO_Class14Digital_States4HighE"></span><span id="_CPPv2N10Xila_Class10GPIO_Class14Digital_States4HighE"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a476ef78e4ebbbce44ae4bc5a82eb914ba58d99dc2621426b9b22ee47becca04d1"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">High</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class14Digital_States4HighE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>High state. </p>
</dd></dl>

</dd></dl>

<dl class="cpp enum">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class5ModesE">
<span id="_CPPv3N10Xila_Class10GPIO_Class5ModesE"></span><span id="_CPPv2N10Xila_Class10GPIO_Class5ModesE"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a5f8475f7571a2b465d633353d8fcdbfc"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Modes</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class5ModesE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>IOs modes. </p>
<p><em>Values:</em></p>
<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class5Modes5InputE">
<span id="_CPPv3N10Xila_Class10GPIO_Class5Modes5InputE"></span><span id="_CPPv2N10Xila_Class10GPIO_Class5Modes5InputE"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a5f8475f7571a2b465d633353d8fcdbfca744a1c47f17384ceb34b3c686963cd75"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Input</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class5Modes5InputE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Input. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class5Modes6OutputE">
<span id="_CPPv3N10Xila_Class10GPIO_Class5Modes6OutputE"></span><span id="_CPPv2N10Xila_Class10GPIO_Class5Modes6OutputE"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a5f8475f7571a2b465d633353d8fcdbfcad19f97e127de37752a423ca8309dcdb2"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Output</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class5Modes6OutputE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Output. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class5Modes7Pull_UpE">
<span id="_CPPv3N10Xila_Class10GPIO_Class5Modes7Pull_UpE"></span><span id="_CPPv2N10Xila_Class10GPIO_Class5Modes7Pull_UpE"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a5f8475f7571a2b465d633353d8fcdbfca144491ba7170bb51a8d13457dff0f252"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Pull_Up</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class5Modes7Pull_UpE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Pull up resitor. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class5Modes13Input_Pull_UpE">
<span id="_CPPv3N10Xila_Class10GPIO_Class5Modes13Input_Pull_UpE"></span><span id="_CPPv2N10Xila_Class10GPIO_Class5Modes13Input_Pull_UpE"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a5f8475f7571a2b465d633353d8fcdbfcae103a76f9cc27b04c341da8343242864"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Input_Pull_Up</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class5Modes13Input_Pull_UpE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Input with a pull up resitor. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class5Modes9Pull_DownE">
<span id="_CPPv3N10Xila_Class10GPIO_Class5Modes9Pull_DownE"></span><span id="_CPPv2N10Xila_Class10GPIO_Class5Modes9Pull_DownE"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a5f8475f7571a2b465d633353d8fcdbfca879615a66fb550387508041c6e1d1428"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Pull_Down</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class5Modes9Pull_DownE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Pull down resitor. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class5Modes15Input_Pull_DownE">
<span id="_CPPv3N10Xila_Class10GPIO_Class5Modes15Input_Pull_DownE"></span><span id="_CPPv2N10Xila_Class10GPIO_Class5Modes15Input_Pull_DownE"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a5f8475f7571a2b465d633353d8fcdbfcab23f38db1c99be10860ca250a0de03ff"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Input_Pull_Down</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class5Modes15Input_Pull_DownE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Input with a pull down reistor. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class5Modes10Open_DrainE">
<span id="_CPPv3N10Xila_Class10GPIO_Class5Modes10Open_DrainE"></span><span id="_CPPv2N10Xila_Class10GPIO_Class5Modes10Open_DrainE"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a5f8475f7571a2b465d633353d8fcdbfcaddc6ed829794710b0b2abffaf044f59a"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Open_Drain</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class5Modes10Open_DrainE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Open drain (nothing connected). </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class5Modes17Output_Open_DrainE">
<span id="_CPPv3N10Xila_Class10GPIO_Class5Modes17Output_Open_DrainE"></span><span id="_CPPv2N10Xila_Class10GPIO_Class5Modes17Output_Open_DrainE"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a5f8475f7571a2b465d633353d8fcdbfcaf4759436a568039e197216570f1d299a"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Output_Open_Drain</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class5Modes17Output_Open_DrainE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Output with open drain by default. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class5Modes7SpecialE">
<span id="_CPPv3N10Xila_Class10GPIO_Class5Modes7SpecialE"></span><span id="_CPPv2N10Xila_Class10GPIO_Class5Modes7SpecialE"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a5f8475f7571a2b465d633353d8fcdbfcad6a1eb23eb80e84f5fca1d6e6f5f7da1"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Special</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class5Modes7SpecialE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Special. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class5Modes10Function_1E">
<span id="_CPPv3N10Xila_Class10GPIO_Class5Modes10Function_1E"></span><span id="_CPPv2N10Xila_Class10GPIO_Class5Modes10Function_1E"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a5f8475f7571a2b465d633353d8fcdbfcadbb78999341dde39ae503789ca600c7b"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Function_1</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class5Modes10Function_1E" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Function 1. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class5Modes10Function_2E">
<span id="_CPPv3N10Xila_Class10GPIO_Class5Modes10Function_2E"></span><span id="_CPPv2N10Xila_Class10GPIO_Class5Modes10Function_2E"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a5f8475f7571a2b465d633353d8fcdbfca6fc55a47c4dd7d02a5cf13015f000261"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Function_2</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class5Modes10Function_2E" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Function 2. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class5Modes10Function_3E">
<span id="_CPPv3N10Xila_Class10GPIO_Class5Modes10Function_3E"></span><span id="_CPPv2N10Xila_Class10GPIO_Class5Modes10Function_3E"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a5f8475f7571a2b465d633353d8fcdbfca45f1287a031f95b856af4e5177c1299c"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Function_3</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class5Modes10Function_3E" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Function 3. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class5Modes10Function_4E">
<span id="_CPPv3N10Xila_Class10GPIO_Class5Modes10Function_4E"></span><span id="_CPPv2N10Xila_Class10GPIO_Class5Modes10Function_4E"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a5f8475f7571a2b465d633353d8fcdbfcae8dc621aa284b13899edeb7e498056ef"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Function_4</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class5Modes10Function_4E" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Function 4. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class5Modes10Function_5E">
<span id="_CPPv3N10Xila_Class10GPIO_Class5Modes10Function_5E"></span><span id="_CPPv2N10Xila_Class10GPIO_Class5Modes10Function_5E"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a5f8475f7571a2b465d633353d8fcdbfca3e005602b8354fce4940f5dd90b20676"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Function_5</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class5Modes10Function_5E" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Function 5. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class5Modes10Function_6E">
<span id="_CPPv3N10Xila_Class10GPIO_Class5Modes10Function_6E"></span><span id="_CPPv2N10Xila_Class10GPIO_Class5Modes10Function_6E"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a5f8475f7571a2b465d633353d8fcdbfca4fee26c1f992cfe8476820a85a45c208"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Function_6</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class5Modes10Function_6E" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Function 6. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class5Modes6AnalogE">
<span id="_CPPv3N10Xila_Class10GPIO_Class5Modes6AnalogE"></span><span id="_CPPv2N10Xila_Class10GPIO_Class5Modes6AnalogE"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a5f8475f7571a2b465d633353d8fcdbfca0103143bffe62a5ce7991cab6c57e540"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Analog</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class5Modes6AnalogE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Analog. </p>
</dd></dl>

</dd></dl>

<dl class="cpp enum">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class15Interrupt_ModesE">
<span id="_CPPv3N10Xila_Class10GPIO_Class15Interrupt_ModesE"></span><span id="_CPPv2N10Xila_Class10GPIO_Class15Interrupt_ModesE"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1acb2a4750713a181d8c988c524191b014"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Interrupt_Modes</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class15Interrupt_ModesE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Interrupt modes. </p>
<p><em>Values:</em></p>
<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class15Interrupt_Modes8DisabledE">
<span id="_CPPv3N10Xila_Class10GPIO_Class15Interrupt_Modes8DisabledE"></span><span id="_CPPv2N10Xila_Class10GPIO_Class15Interrupt_Modes8DisabledE"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1acb2a4750713a181d8c988c524191b014a52c0aa4cd81d541c68eebd43af859d03"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Disabled</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class15Interrupt_Modes8DisabledE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>No interrupt. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class15Interrupt_Modes6RisingE">
<span id="_CPPv3N10Xila_Class10GPIO_Class15Interrupt_Modes6RisingE"></span><span id="_CPPv2N10Xila_Class10GPIO_Class15Interrupt_Modes6RisingE"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1acb2a4750713a181d8c988c524191b014a708bba428e0bcd6db1054903303651f6"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Rising</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class15Interrupt_Modes6RisingE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Triggered when signal rise. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class15Interrupt_Modes7FallingE">
<span id="_CPPv3N10Xila_Class10GPIO_Class15Interrupt_Modes7FallingE"></span><span id="_CPPv2N10Xila_Class10GPIO_Class15Interrupt_Modes7FallingE"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1acb2a4750713a181d8c988c524191b014a16219b7240b92b41289cd1acffb2dcca"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Falling</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class15Interrupt_Modes7FallingE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Triggered when signal fall. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class15Interrupt_Modes6ChangeE">
<span id="_CPPv3N10Xila_Class10GPIO_Class15Interrupt_Modes6ChangeE"></span><span id="_CPPv2N10Xila_Class10GPIO_Class15Interrupt_Modes6ChangeE"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1acb2a4750713a181d8c988c524191b014a5f3ad6926ebcda668893f054bb07fa20"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Change</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class15Interrupt_Modes6ChangeE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Triggered when signal fall or rise. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class15Interrupt_Modes6On_LowE">
<span id="_CPPv3N10Xila_Class10GPIO_Class15Interrupt_Modes6On_LowE"></span><span id="_CPPv2N10Xila_Class10GPIO_Class15Interrupt_Modes6On_LowE"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1acb2a4750713a181d8c988c524191b014ab67233c7464880e32cd06daab3936664"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">On_Low</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class15Interrupt_Modes6On_LowE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Triggered on low state. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class15Interrupt_Modes7On_HighE">
<span id="_CPPv3N10Xila_Class10GPIO_Class15Interrupt_Modes7On_HighE"></span><span id="_CPPv2N10Xila_Class10GPIO_Class15Interrupt_Modes7On_HighE"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1acb2a4750713a181d8c988c524191b014acdb8cf43b0dc1d8fab3e8df708ac6863"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">On_High</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class15Interrupt_Modes7On_HighE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Triggered on high state. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class15Interrupt_Modes9On_Low_WEE">
<span id="_CPPv3N10Xila_Class10GPIO_Class15Interrupt_Modes9On_Low_WEE"></span><span id="_CPPv2N10Xila_Class10GPIO_Class15Interrupt_Modes9On_Low_WEE"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1acb2a4750713a181d8c988c524191b014a61a25f35d146ce0ef056080ca65fc861"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">On_Low_WE</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class15Interrupt_Modes9On_Low_WEE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Triggered on low state. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class15Interrupt_Modes10On_High_WEE">
<span id="_CPPv3N10Xila_Class10GPIO_Class15Interrupt_Modes10On_High_WEE"></span><span id="_CPPv2N10Xila_Class10GPIO_Class15Interrupt_Modes10On_High_WEE"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1acb2a4750713a181d8c988c524191b014a495d2faef0d4809a30745c1e165ab218"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">On_High_WE</span></span></span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class15Interrupt_Modes10On_High_WEE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Triggered on high state. </p>
</dd></dl>

</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-functions">Public Functions</p>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class10GPIO_ClassEv">
<span id="_CPPv3N10Xila_Class10GPIO_Class10GPIO_ClassEv"></span><span id="_CPPv2N10Xila_Class10GPIO_Class10GPIO_ClassEv"></span><span id="Xila_Class::GPIO_Class::GPIO_Class"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1aa1e1263e2be3527f88d29ba716553b35"></span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_Class</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class10GPIO_ClassEv" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Construct a new <a class="reference internal" href="../Core.html#class_xila___class_1_1_g_p_i_o___class_1aa1e1263e2be3527f88d29ba716553b35"><span class="std std-ref">Xila_Class::GPIO_Class::GPIO_Class</span></a> object. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class8Set_ModeE7uint8_t7uint8_t">
<span id="_CPPv3N10Xila_Class10GPIO_Class8Set_ModeE7uint8_t7uint8_t"></span><span id="_CPPv2N10Xila_Class10GPIO_Class8Set_ModeE7uint8_t7uint8_t"></span><span id="Xila_Class::GPIO_Class::Set_Mode__uint8_t.uint8_t"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a4d61aa3002e4d810c8446430ce979c2f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Set_Mode</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">Pin</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">Mode</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class8Set_ModeE7uint8_t7uint8_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set GPIO mode. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>Pin</strong> – Involved GPIO. </p></li>
<li><p><strong>Mode</strong> – Mode. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class16Valid_Output_PinE7uint8_t">
<span id="_CPPv3N10Xila_Class10GPIO_Class16Valid_Output_PinE7uint8_t"></span><span id="_CPPv2N10Xila_Class10GPIO_Class16Valid_Output_PinE7uint8_t"></span><span id="Xila_Class::GPIO_Class::Valid_Output_Pin__uint8_t"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a390fe5acf401820f1866d15286f5e3d0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">Xila_Class</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">Event</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Valid_Output_Pin</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">Pin</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class16Valid_Output_PinE7uint8_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Check if a GPIO is valid for output purpose. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>Pin</strong> – Involved GPIO. </p>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>Xila_Class::Event </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class13Digital_WriteE7uint8_t7uint8_t">
<span id="_CPPv3N10Xila_Class10GPIO_Class13Digital_WriteE7uint8_t7uint8_t"></span><span id="_CPPv2N10Xila_Class10GPIO_Class13Digital_WriteE7uint8_t7uint8_t"></span><span id="Xila_Class::GPIO_Class::Digital_Write__uint8_t.uint8_t"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1ae0884fdc33e1d1fd732381945b97431b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Digital_Write</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">Pin</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">State</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class13Digital_WriteE7uint8_t7uint8_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set GPIO digital state. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>Pin</strong> – Involved GPIO. </p></li>
<li><p><strong>State</strong> – GPIO state to set. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class12Digital_ReadE7uint8_t">
<span id="_CPPv3N10Xila_Class10GPIO_Class12Digital_ReadE7uint8_t"></span><span id="_CPPv2N10Xila_Class10GPIO_Class12Digital_ReadE7uint8_t"></span><span id="Xila_Class::GPIO_Class::Digital_Read__uint8_t"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1ac148f7cfbefb87451768ae29dc858ba3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">int16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Digital_Read</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">Pin</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class12Digital_ReadE7uint8_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Read GPIO digital state. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>Pin</strong> – Involved GPIO. </p>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>int16_t GPIO state. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class17Valid_Digital_PinE7uint8_t">
<span id="_CPPv3N10Xila_Class10GPIO_Class17Valid_Digital_PinE7uint8_t"></span><span id="_CPPv2N10Xila_Class10GPIO_Class17Valid_Digital_PinE7uint8_t"></span><span id="Xila_Class::GPIO_Class::Valid_Digital_Pin__uint8_t"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a21d1f6d8fa83d00defbd9785f00347bc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">Xila_Class</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">Event</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Valid_Digital_Pin</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">Pin</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class17Valid_Digital_PinE7uint8_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Check if a GPIO pin is suitable for digital signals. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>Pin</strong> – Involved GPIO. </p>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>Xila_Class::Event </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class11Analog_ReadE7uint8_t">
<span id="_CPPv3N10Xila_Class10GPIO_Class11Analog_ReadE7uint8_t"></span><span id="_CPPv2N10Xila_Class10GPIO_Class11Analog_ReadE7uint8_t"></span><span id="Xila_Class::GPIO_Class::Analog_Read__uint8_t"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a6c4bd630f11edcae695bbc70b26e3a03"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Analog_Read</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">Pin</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class11Analog_ReadE7uint8_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Read GPIO voltage value. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>Pin</strong> – Involved GPIO. </p>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>uint16_t GPIO voltage value (between 0 and 4095). </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class23Analog_Read_Milli_VoltsE7uint8_t">
<span id="_CPPv3N10Xila_Class10GPIO_Class23Analog_Read_Milli_VoltsE7uint8_t"></span><span id="_CPPv2N10Xila_Class10GPIO_Class23Analog_Read_Milli_VoltsE7uint8_t"></span><span id="Xila_Class::GPIO_Class::Analog_Read_Milli_Volts__uint8_t"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a8341f8743b3a8dae4f4101789e9e5e75"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Analog_Read_Milli_Volts</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">Pin</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class23Analog_Read_Milli_VoltsE7uint8_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Read GPIO voltage. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>Pin</strong> – Involved GPIO. </p>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>uint32_t GPIO voltage value in millivolts. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class25Set_Voltage_Reference_PinE7uint8_t">
<span id="_CPPv3N10Xila_Class10GPIO_Class25Set_Voltage_Reference_PinE7uint8_t"></span><span id="_CPPv2N10Xila_Class10GPIO_Class25Set_Voltage_Reference_PinE7uint8_t"></span><span id="Xila_Class::GPIO_Class::Set_Voltage_Reference_Pin__uint8_t"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1ac1055a2b12728edf4f945d215b4591b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Set_Voltage_Reference_Pin</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">Pin</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class25Set_Voltage_Reference_PinE7uint8_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set voltage reference pin for for ADC measurements. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>Pin</strong> – Involved GPIO. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class20Set_Read_ResolutionsE7uint8_t">
<span id="_CPPv3N10Xila_Class10GPIO_Class20Set_Read_ResolutionsE7uint8_t"></span><span id="_CPPv2N10Xila_Class10GPIO_Class20Set_Read_ResolutionsE7uint8_t"></span><span id="Xila_Class::GPIO_Class::Set_Read_Resolutions__uint8_t"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1ac892af21b737fcd2310cee112659a081"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Set_Read_Resolutions</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">Bits_Resolution</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class20Set_Read_ResolutionsE7uint8_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set read resolution of ADC measurements. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>Bits_Resolution</strong> – Bit resolution. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class9Set_WidthE7uint8_t">
<span id="_CPPv3N10Xila_Class10GPIO_Class9Set_WidthE7uint8_t"></span><span id="_CPPv2N10Xila_Class10GPIO_Class9Set_WidthE7uint8_t"></span><span id="Xila_Class::GPIO_Class::Set_Width__uint8_t"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a8a74f82f1bb7b86a673a62192497b1dd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Set_Width</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">Bits_Width</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class9Set_WidthE7uint8_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set bit width of ADC measurements. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>Bits_Width</strong> – Bit width. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class17Set_Clock_DividerE7uint8_t">
<span id="_CPPv3N10Xila_Class10GPIO_Class17Set_Clock_DividerE7uint8_t"></span><span id="_CPPv2N10Xila_Class10GPIO_Class17Set_Clock_DividerE7uint8_t"></span><span id="Xila_Class::GPIO_Class::Set_Clock_Divider__uint8_t"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a17c712ca4f31f346ecd223e767213386"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Set_Clock_Divider</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">Clock_Divider</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class17Set_Clock_DividerE7uint8_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set clock divider. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>Clock_Divider</strong> – Clock divider. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class15Set_AttenuationE7uint8_t">
<span id="_CPPv3N10Xila_Class10GPIO_Class15Set_AttenuationE7uint8_t"></span><span id="_CPPv2N10Xila_Class10GPIO_Class15Set_AttenuationE7uint8_t"></span><span id="Xila_Class::GPIO_Class::Set_Attenuation__uint8_t"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a05d2b65a023a5eea8bc6d8f84579e711"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Set_Attenuation</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">Attenuation</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class15Set_AttenuationE7uint8_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set GPIOs attenuation for ADC measurements. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>Attenuation</strong> – Attenuation. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class15Set_AttenuationE7uint8_t7uint8_t">
<span id="_CPPv3N10Xila_Class10GPIO_Class15Set_AttenuationE7uint8_t7uint8_t"></span><span id="_CPPv2N10Xila_Class10GPIO_Class15Set_AttenuationE7uint8_t7uint8_t"></span><span id="Xila_Class::GPIO_Class::Set_Attenuation__uint8_t.uint8_t"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a5bbef1476ad0d2b4979a6b02ca35e1e7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Set_Attenuation</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">Pin</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">Attenuation</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class15Set_AttenuationE7uint8_t7uint8_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set GPIO attenuation for ADC measurements. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>Pin</strong> – Involved GPIO. </p></li>
<li><p><strong>Attenuation</strong> – Attenuation. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class16Attach_InterruptE7uint8_tPFvvE7int16_t">
<span id="_CPPv3N10Xila_Class10GPIO_Class16Attach_InterruptE7uint8_tPFvvE7int16_t"></span><span id="_CPPv2N10Xila_Class10GPIO_Class16Attach_InterruptE7uint8_tPFvvE7int16_t"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a5e392a9291b7b6ecdbad9e2db3e6fcc1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Attach_Interrupt</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">Pin</span></span>, <span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="p"><span class="pre">(</span></span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">Function_Pointer</span></span><span class="p"><span class="pre">)</span></span><span class="p"><span class="pre">(</span></span><span class="kt"><span class="pre">void</span></span><span class="p"><span class="pre">)</span></span>, <span class="n"><span class="pre">int16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">Mode</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class16Attach_InterruptE7uint8_tPFvvE7int16_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set an interrupt. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>Pin</strong> – Involved GPIO. </p></li>
<li><p><strong>Function_Pointer</strong> – <strong>[in]</strong> Function pointer. </p></li>
<li><p><strong>Mode</strong> – Interrupt mode. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class25Attach_Interrupt_ArgumentE7uint8_tPFvPvEPv7int16_t">
<span id="_CPPv3N10Xila_Class10GPIO_Class25Attach_Interrupt_ArgumentE7uint8_tPFvPvEPv7int16_t"></span><span id="_CPPv2N10Xila_Class10GPIO_Class25Attach_Interrupt_ArgumentE7uint8_tPFvPvEPv7int16_t"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1af3df535781f6106d1dfbe36f341ff4ca"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Attach_Interrupt_Argument</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">Pin</span></span>, <span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="p"><span class="pre">(</span></span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">Function_Pointer</span></span><span class="p"><span class="pre">)</span></span><span class="p"><span class="pre">(</span></span><span class="kt"><span class="pre">void</span></span><span class="p"><span class="pre">*</span></span><span class="p"><span class="pre">)</span></span>, <span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">Argument</span></span>, <span class="n"><span class="pre">int16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">Mode</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class25Attach_Interrupt_ArgumentE7uint8_tPFvPvEPv7int16_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set an interrupt with an argument passed to the hadling function. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>Pin</strong> – Involved GPIO. </p></li>
<li><p><strong>Function_Pointer</strong> – Function pointer. </p></li>
<li><p><strong>Argument</strong> – Argument passed to the function. </p></li>
<li><p><strong>Mode</strong> – Interrupt mode. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4N10Xila_Class10GPIO_Class16Detach_InterruptE7uint8_t">
<span id="_CPPv3N10Xila_Class10GPIO_Class16Detach_InterruptE7uint8_t"></span><span id="_CPPv2N10Xila_Class10GPIO_Class16Detach_InterruptE7uint8_t"></span><span id="Xila_Class::GPIO_Class::Detach_Interrupt__uint8_t"></span><span class="target" id="class_xila___class_1_1_g_p_i_o___class_1a74ddd7b5e8d265dbff3b29b2a6b25eb1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">Detach_Interrupt</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">Pin</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N10Xila_Class10GPIO_Class16Detach_InterruptE7uint8_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Detach interrupt from a GPIO. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>Pin</strong> – Involved GPIO. </p>
</dd>
</dl>
</dd></dl>

</div>
</dd></dl>

</div>
</div>


           </div>
           
          </div>
          <footer>

  <hr/>

  <div role="contentinfo">
    <p>
        &#169; Copyright 2021, Alix ANNERAUD.

    </p>
  </div>
    
    
    
    Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    
    provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>
        </div>
      </div>

    </section>

  </div>
  

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>