// Seed: 3348983618
module module_0;
  generate
    logic id_0;
    logic id_1;
  endgenerate
  assign id_1 = 1;
  assign id_1 = 1;
endmodule
`timescale 1ps / 1ps `default_nettype wire
module module_1 (
    input id_0
);
  logic id_1;
  logic id_2;
  logic id_3;
  logic id_4;
  type_0 id_5 (
      .id_0(id_4),
      .id_1(1)
  );
endmodule
