// Seed: 2923133582
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input uwire id_2
);
endmodule
module module_1 #(
    parameter id_1 = 32'd59,
    parameter id_4 = 32'd63
) (
    input  wand  id_0,
    output uwire _id_1
);
  wire id_3["" : id_1  -  id_1];
  logic [id_1 : -1] _id_4;
  ;
  wire id_5;
  wire [1 : 1] id_6;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
  logic [7:0] id_7;
  integer [id_4  ^  -1 : id_4] id_8;
  ;
  assign id_7[1+:id_4] = id_0 + id_8;
endmodule
