var DataHeading = 'Code'; var dataJson = {"arch":{"ispc":true,"isunix":false,"ismac":false},"build":"EkalmanF_ac_sim/EKF","ref":false,"current":[],"files":[{"name":"Innovation.vhd","type":"source","group":"model","path":"hdl_prj\\hdlsrc\\EkalmanF_ac_sim","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: hdl_prj\\hdlsrc\\EkalmanF_ac_sim\\Innovation.vhd\n-- Created: 2026-01-12 14:16:47\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Innovation\n-- Source Path: EkalmanF_ac_sim/EKF/Innovation\n-- Hierarchy Level: 1\n-- Model version: 1.76\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\nUSE work.EKF_pkg.ALL;\n\nENTITY Innovation IS\n  PORT( x_k_k_1                           :   IN    vector_of_std_logic_vector32(0 TO 3);  -- sfix32_En20 [4]\n        z_k                               :   IN    vector_of_std_logic_vector32(0 TO 3);  -- sfix32_En20 [4]\n        H                                 :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        y_k                               :   OUT   vector_of_std_logic_vector32(0 TO 3)  -- sfix32_En20 [4]\n        );\nEND Innovation;\n\n\nARCHITECTURE rtl OF Innovation IS\n\n  -- Constants\n  CONSTANT select_indices0_data           : vector_of_signed8(0 TO 15) := \n    (to_signed(16#01#, 8), to_signed(16#05#, 8), to_signed(16#09#, 8), to_signed(16#0D#, 8), to_signed(16#02#, 8),\n     to_signed(16#06#, 8), to_signed(16#0A#, 8), to_signed(16#0E#, 8), to_signed(16#03#, 8), to_signed(16#07#, 8),\n     to_signed(16#0B#, 8), to_signed(16#0F#, 8), to_signed(16#04#, 8), to_signed(16#08#, 8), to_signed(16#0C#, 8),\n     to_signed(16#10#, 8));  -- int8 [16]\n  CONSTANT select_indices1_data           : vector_of_signed8(0 TO 15) := \n    (to_signed(16#01#, 8), to_signed(16#02#, 8), to_signed(16#03#, 8), to_signed(16#04#, 8), to_signed(16#01#, 8),\n     to_signed(16#02#, 8), to_signed(16#03#, 8), to_signed(16#04#, 8), to_signed(16#01#, 8), to_signed(16#02#, 8),\n     to_signed(16#03#, 8), to_signed(16#04#, 8), to_signed(16#01#, 8), to_signed(16#02#, 8), to_signed(16#03#, 8),\n     to_signed(16#04#, 8));  -- int8 [16]\n\n  -- Signals\n  SIGNAL H_signed                         : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL s                                : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL selector_out                     : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL s_1                              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL x_k_k_1_signed                   : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL selector_out_1                   : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL s_2                              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL MMul_dot_product_out             : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL reshape_out                      : matrix_of_signed64(0 TO 3, 0 TO 3);  -- sfix64_En40 [4x4]\n  SIGNAL selector_out_2                   : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL selector_out_3                   : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL MMul_add_01_out                  : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL selector_out_4                   : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL MMul_add_12_out                  : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL z_k_signed                       : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL selector_out_5                   : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL s_3                              : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL MatrixMultiply_out1              : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL Add_sub_cast                     : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL Add_out1                         : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL Data_Type_Conversion_out1        : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n\nBEGIN\n  outputgen3: FOR k IN 0 TO 3 GENERATE\n    outputgen4: FOR k1 IN 0 TO 3 GENERATE\n      H_signed(k, k1) <= signed(H(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  s_gen1: FOR d1 IN 0 TO 3 GENERATE\n    s_gen: FOR d0 IN 0 TO 3 GENERATE\n      s(d0 + (d1 * 4)) <= H_signed(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n\n  selector_out_gen: FOR ii_select IN 0 TO 15 GENERATE\n    selector_out(ii_select) <= s(to_integer(resize(select_indices0_data(ii_select), 32) - 1));\n  END GENERATE selector_out_gen;\n\n\n  s_1_gen: FOR d0 IN 0 TO 15 GENERATE\n    s_1(d0) <= selector_out(d0);\n  END GENERATE;\n\n  outputgen2: FOR k IN 0 TO 3 GENERATE\n    x_k_k_1_signed(k) <= signed(x_k_k_1(k));\n  END GENERATE;\n\n\n  selector_out_1_gen: FOR ii_select1 IN 0 TO 15 GENERATE\n    selector_out_1(ii_select1) <= x_k_k_1_signed(to_integer(resize(select_indices1_data(ii_select1), 32) - 1));\n  END GENERATE selector_out_1_gen;\n\n\n  s_2_gen: FOR d0 IN 0 TO 15 GENERATE\n    s_2(d0) <= selector_out_1(d0);\n  END GENERATE;\n\n\n  MMul_dot_product_out_gen: FOR t_0 IN 0 TO 15 GENERATE\n    MMul_dot_product_out(t_0) <= s_1(t_0) * s_2(t_0);\n  END GENERATE MMul_dot_product_out_gen;\n\n\n  reshape_out_gen1: FOR d1 IN 0 TO 3 GENERATE\n    reshape_out_gen: FOR d0 IN 0 TO 3 GENERATE\n      reshape_out(d0, d1) <= MMul_dot_product_out(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n\n  selector_out_2_gen: FOR t_01 IN 0 TO 3 GENERATE\n    selector_out_2(t_01) <= reshape_out(0, t_01);\n  END GENERATE selector_out_2_gen;\n\n\n\n  selector_out_3_gen: FOR t_02 IN 0 TO 3 GENERATE\n    selector_out_3(t_02) <= reshape_out(1, t_02);\n  END GENERATE selector_out_3_gen;\n\n\n\n  MMul_add_01_out_gen: FOR t_03 IN 0 TO 3 GENERATE\n    MMul_add_01_out(t_03) <= selector_out_2(t_03) + selector_out_3(t_03);\n  END GENERATE MMul_add_01_out_gen;\n\n\n\n  selector_out_4_gen: FOR t_04 IN 0 TO 3 GENERATE\n    selector_out_4(t_04) <= reshape_out(2, t_04);\n  END GENERATE selector_out_4_gen;\n\n\n\n  MMul_add_12_out_gen: FOR t_05 IN 0 TO 3 GENERATE\n    MMul_add_12_out(t_05) <= MMul_add_01_out(t_05) + selector_out_4(t_05);\n  END GENERATE MMul_add_12_out_gen;\n\n\n  outputgen1: FOR k IN 0 TO 3 GENERATE\n    z_k_signed(k) <= signed(z_k(k));\n  END GENERATE;\n\n\n  selector_out_5_gen: FOR t_06 IN 0 TO 3 GENERATE\n    selector_out_5(t_06) <= reshape_out(3, t_06);\n  END GENERATE selector_out_5_gen;\n\n\n\n  s_3_gen: FOR t_07 IN 0 TO 3 GENERATE\n    s_3(t_07) <= MMul_add_12_out(t_07) + selector_out_5(t_07);\n  END GENERATE s_3_gen;\n\n\n  MatrixMultiply_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n    MatrixMultiply_out1(d0) <= s_3(d0);\n  END GENERATE;\n\n\n  Add_out1_gen: FOR t_08 IN 0 TO 3 GENERATE\n    Add_sub_cast(t_08) <= resize(z_k_signed(t_08) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 64);\n    Add_out1(t_08) <= Add_sub_cast(t_08) - MatrixMultiply_out1(t_08);\n  END GENERATE Add_out1_gen;\n\n\n\n  Data_Type_Conversion_out1_gen: FOR ii IN 0 TO 3 GENERATE\n    Data_Type_Conversion_out1(ii) <= Add_out1(ii)(51 DOWNTO 20);\n  END GENERATE Data_Type_Conversion_out1_gen;\n\n\n  outputgen: FOR k IN 0 TO 3 GENERATE\n    y_k(k) <= std_logic_vector(Data_Type_Conversion_out1(k));\n  END GENERATE;\n\nEND rtl;\n\n"},{"name":"Inverse_aprox.vhd","type":"source","group":"model","path":"hdl_prj\\hdlsrc\\EkalmanF_ac_sim","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: hdl_prj\\hdlsrc\\EkalmanF_ac_sim\\Inverse_aprox.vhd\n-- Created: 2026-01-12 14:16:47\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Inverse_aprox\n-- Source Path: EkalmanF_ac_sim/EKF/Kalman Gain Calculation/Inverse_aprox\n-- Hierarchy Level: 2\n-- Model version: 1.76\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\nUSE work.EKF_pkg.ALL;\n\nENTITY Inverse_aprox IS\n  PORT( P_k                               :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        C                                 :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T1                                :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T2                                :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T3                                :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T4                                :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T5                                :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T6                                :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T7                                :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T8                                :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T9                                :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T10                               :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T11                               :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T12                               :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T13                               :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T14                               :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T15                               :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T16                               :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        S_k_inv                           :   OUT   matrix_of_std_logic_vector33(0 TO 3, 0 TO 3)  -- sfix33_En20 [4x4]\n        );\nEND Inverse_aprox;\n\n\nARCHITECTURE rtl OF Inverse_aprox IS\n\n  -- Constants\n  CONSTANT nc                             : matrix_of_signed67(0 TO 3, 0 TO 3) := \n    (( signed'(\"0000000000000000000000000010000000000000000000000000000000000000000\"), to_signed(0, 67),\n     to_signed(0, 67), to_signed(0, 67) ), ( to_signed(0, 67),\n     signed'(\"0000000000000000000000000010000000000000000000000000000000000000000\"), to_signed(0, 67),\n     to_signed(0, 67) ), ( to_signed(0, 67), to_signed(0, 67),\n     signed'(\"0000000000000000000000000010000000000000000000000000000000000000000\"), to_signed(0, 67) ),\n     ( to_signed(0, 67), to_signed(0, 67), to_signed(0, 67),\n     signed'(\"0000000000000000000000000010000000000000000000000000000000000000000\") ));  -- sfix67 [4x4]\n\n  -- Signals\n  SIGNAL P_k_signed                       : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL C_signed                         : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL T1_signed                        : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL T2_signed                        : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL T3_signed                        : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL T4_signed                        : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL T5_signed                        : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL T6_signed                        : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL T7_signed                        : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL T8_signed                        : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL T9_signed                        : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL T10_signed                       : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL T11_signed                       : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL T12_signed                       : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL T13_signed                       : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL T14_signed                       : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL T15_signed                       : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL T16_signed                       : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL S_k_inv_tmp                      : matrix_of_signed33(0 TO 3, 0 TO 3);  -- sfix33_En20 [4x4]\n\nBEGIN\n  outputgen36: FOR k IN 0 TO 3 GENERATE\n    outputgen37: FOR k1 IN 0 TO 3 GENERATE\n      P_k_signed(k, k1) <= signed(P_k(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen34: FOR k IN 0 TO 3 GENERATE\n    outputgen35: FOR k1 IN 0 TO 3 GENERATE\n      C_signed(k, k1) <= signed(C(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen32: FOR k IN 0 TO 3 GENERATE\n    outputgen33: FOR k1 IN 0 TO 3 GENERATE\n      T1_signed(k, k1) <= signed(T1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen30: FOR k IN 0 TO 3 GENERATE\n    outputgen31: FOR k1 IN 0 TO 3 GENERATE\n      T2_signed(k, k1) <= signed(T2(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen28: FOR k IN 0 TO 3 GENERATE\n    outputgen29: FOR k1 IN 0 TO 3 GENERATE\n      T3_signed(k, k1) <= signed(T3(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen26: FOR k IN 0 TO 3 GENERATE\n    outputgen27: FOR k1 IN 0 TO 3 GENERATE\n      T4_signed(k, k1) <= signed(T4(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen24: FOR k IN 0 TO 3 GENERATE\n    outputgen25: FOR k1 IN 0 TO 3 GENERATE\n      T5_signed(k, k1) <= signed(T5(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen22: FOR k IN 0 TO 3 GENERATE\n    outputgen23: FOR k1 IN 0 TO 3 GENERATE\n      T6_signed(k, k1) <= signed(T6(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen20: FOR k IN 0 TO 3 GENERATE\n    outputgen21: FOR k1 IN 0 TO 3 GENERATE\n      T7_signed(k, k1) <= signed(T7(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen18: FOR k IN 0 TO 3 GENERATE\n    outputgen19: FOR k1 IN 0 TO 3 GENERATE\n      T8_signed(k, k1) <= signed(T8(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen16: FOR k IN 0 TO 3 GENERATE\n    outputgen17: FOR k1 IN 0 TO 3 GENERATE\n      T9_signed(k, k1) <= signed(T9(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen14: FOR k IN 0 TO 3 GENERATE\n    outputgen15: FOR k1 IN 0 TO 3 GENERATE\n      T10_signed(k, k1) <= signed(T10(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen12: FOR k IN 0 TO 3 GENERATE\n    outputgen13: FOR k1 IN 0 TO 3 GENERATE\n      T11_signed(k, k1) <= signed(T11(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen10: FOR k IN 0 TO 3 GENERATE\n    outputgen11: FOR k1 IN 0 TO 3 GENERATE\n      T12_signed(k, k1) <= signed(T12(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen8: FOR k IN 0 TO 3 GENERATE\n    outputgen9: FOR k1 IN 0 TO 3 GENERATE\n      T13_signed(k, k1) <= signed(T13(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen6: FOR k IN 0 TO 3 GENERATE\n    outputgen7: FOR k1 IN 0 TO 3 GENERATE\n      T14_signed(k, k1) <= signed(T14(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen4: FOR k IN 0 TO 3 GENERATE\n    outputgen5: FOR k1 IN 0 TO 3 GENERATE\n      T15_signed(k, k1) <= signed(T15(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen2: FOR k IN 0 TO 3 GENERATE\n    outputgen3: FOR k1 IN 0 TO 3 GENERATE\n      T16_signed(k, k1) <= signed(T16(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  Inverse_aprox_1_output : PROCESS (C_signed, P_k_signed, T10_signed, T11_signed, T12_signed, T13_signed,\n       T14_signed, T15_signed, T16_signed, T1_signed, T2_signed, T3_signed,\n       T4_signed, T5_signed, T6_signed, T7_signed, T8_signed, T9_signed)\n    VARIABLE Z : matrix_of_signed67(0 TO 3, 0 TO 3);\n    VARIABLE sub_cast : signed(66 DOWNTO 0);\n    VARIABLE sub_cast_0 : signed(67 DOWNTO 0);\n    VARIABLE sub_cast_1 : signed(67 DOWNTO 0);\n    VARIABLE sub_temp : signed(67 DOWNTO 0);\n    VARIABLE sub_cast_2 : signed(32 DOWNTO 0);\n    VARIABLE mul_temp : signed(98 DOWNTO 0);\n    VARIABLE add_cast : signed(100 DOWNTO 0);\n    VARIABLE mul_temp_0 : signed(98 DOWNTO 0);\n    VARIABLE add_cast_0 : signed(100 DOWNTO 0);\n    VARIABLE add_temp : signed(100 DOWNTO 0);\n    VARIABLE add_cast_1 : signed(101 DOWNTO 0);\n    VARIABLE mul_temp_1 : signed(98 DOWNTO 0);\n    VARIABLE add_cast_2 : signed(101 DOWNTO 0);\n    VARIABLE add_temp_0 : signed(101 DOWNTO 0);\n    VARIABLE add_cast_3 : signed(102 DOWNTO 0);\n    VARIABLE mul_temp_2 : signed(98 DOWNTO 0);\n    VARIABLE add_cast_4 : signed(102 DOWNTO 0);\n    VARIABLE add_temp_1 : signed(102 DOWNTO 0);\n    VARIABLE add_cast_5 : signed(103 DOWNTO 0);\n    VARIABLE mul_temp_3 : signed(98 DOWNTO 0);\n    VARIABLE add_cast_6 : signed(103 DOWNTO 0);\n    VARIABLE add_temp_2 : signed(103 DOWNTO 0);\n    VARIABLE add_cast_7 : signed(104 DOWNTO 0);\n    VARIABLE mul_temp_4 : signed(98 DOWNTO 0);\n    VARIABLE add_cast_8 : signed(104 DOWNTO 0);\n    VARIABLE add_temp_3 : signed(104 DOWNTO 0);\n    VARIABLE add_cast_9 : signed(105 DOWNTO 0);\n    VARIABLE mul_temp_5 : signed(98 DOWNTO 0);\n    VARIABLE add_cast_10 : signed(105 DOWNTO 0);\n    VARIABLE add_temp_4 : signed(105 DOWNTO 0);\n    VARIABLE add_cast_11 : signed(106 DOWNTO 0);\n    VARIABLE mul_temp_6 : signed(98 DOWNTO 0);\n    VARIABLE add_cast_12 : signed(106 DOWNTO 0);\n    VARIABLE add_temp_5 : signed(106 DOWNTO 0);\n    VARIABLE add_cast_13 : signed(107 DOWNTO 0);\n    VARIABLE mul_temp_7 : signed(98 DOWNTO 0);\n    VARIABLE add_cast_14 : signed(107 DOWNTO 0);\n    VARIABLE add_temp_6 : signed(107 DOWNTO 0);\n    VARIABLE add_cast_15 : signed(108 DOWNTO 0);\n    VARIABLE mul_temp_8 : signed(98 DOWNTO 0);\n    VARIABLE add_cast_16 : signed(108 DOWNTO 0);\n    VARIABLE add_temp_7 : signed(108 DOWNTO 0);\n    VARIABLE add_cast_17 : signed(109 DOWNTO 0);\n    VARIABLE mul_temp_9 : signed(98 DOWNTO 0);\n    VARIABLE add_cast_18 : signed(109 DOWNTO 0);\n    VARIABLE add_temp_8 : signed(109 DOWNTO 0);\n    VARIABLE add_cast_19 : signed(110 DOWNTO 0);\n    VARIABLE mul_temp_10 : signed(98 DOWNTO 0);\n    VARIABLE add_cast_20 : signed(110 DOWNTO 0);\n    VARIABLE add_temp_9 : signed(110 DOWNTO 0);\n    VARIABLE add_cast_21 : signed(111 DOWNTO 0);\n    VARIABLE mul_temp_11 : signed(98 DOWNTO 0);\n    VARIABLE add_cast_22 : signed(111 DOWNTO 0);\n    VARIABLE add_temp_10 : signed(111 DOWNTO 0);\n    VARIABLE add_cast_23 : signed(112 DOWNTO 0);\n    VARIABLE mul_temp_12 : signed(98 DOWNTO 0);\n    VARIABLE add_cast_24 : signed(112 DOWNTO 0);\n    VARIABLE add_temp_11 : signed(112 DOWNTO 0);\n    VARIABLE add_cast_25 : signed(113 DOWNTO 0);\n    VARIABLE mul_temp_13 : signed(98 DOWNTO 0);\n    VARIABLE add_cast_26 : signed(113 DOWNTO 0);\n    VARIABLE add_temp_12 : signed(113 DOWNTO 0);\n    VARIABLE add_cast_27 : signed(114 DOWNTO 0);\n    VARIABLE mul_temp_14 : signed(98 DOWNTO 0);\n    VARIABLE add_cast_28 : signed(114 DOWNTO 0);\n    VARIABLE add_temp_13 : signed(114 DOWNTO 0);\n    VARIABLE sub_cast_3 : signed(31 DOWNTO 0);\n    VARIABLE sub_cast_4 : signed(32 DOWNTO 0);\n  BEGIN\n    sub_temp := to_signed(0, 68);\n    mul_temp := to_signed(0, 99);\n    mul_temp_0 := to_signed(0, 99);\n    add_temp := to_signed(0, 101);\n    mul_temp_1 := to_signed(0, 99);\n    add_temp_0 := to_signed(0, 102);\n    mul_temp_2 := to_signed(0, 99);\n    add_temp_1 := to_signed(0, 103);\n    mul_temp_3 := to_signed(0, 99);\n    add_temp_2 := to_signed(0, 104);\n    mul_temp_4 := to_signed(0, 99);\n    add_temp_3 := to_signed(0, 105);\n    mul_temp_5 := to_signed(0, 99);\n    add_temp_4 := to_signed(0, 106);\n    mul_temp_6 := to_signed(0, 99);\n    add_temp_5 := to_signed(0, 107);\n    mul_temp_7 := to_signed(0, 99);\n    add_temp_6 := to_signed(0, 108);\n    mul_temp_8 := to_signed(0, 99);\n    add_temp_7 := to_signed(0, 109);\n    mul_temp_9 := to_signed(0, 99);\n    add_temp_8 := to_signed(0, 110);\n    mul_temp_10 := to_signed(0, 99);\n    add_temp_9 := to_signed(0, 111);\n    mul_temp_11 := to_signed(0, 99);\n    add_temp_10 := to_signed(0, 112);\n    mul_temp_12 := to_signed(0, 99);\n    add_temp_11 := to_signed(0, 113);\n    mul_temp_13 := to_signed(0, 99);\n    add_temp_12 := to_signed(0, 114);\n    mul_temp_14 := to_signed(0, 99);\n    add_temp_13 := to_signed(0, 115);\n    sub_cast := to_signed(0, 67);\n    sub_cast_0 := to_signed(0, 68);\n    sub_cast_1 := to_signed(0, 68);\n    sub_cast_2 := to_signed(0, 33);\n    add_cast := to_signed(0, 101);\n    add_cast_0 := to_signed(0, 101);\n    add_cast_1 := to_signed(0, 102);\n    add_cast_2 := to_signed(0, 102);\n    add_cast_3 := to_signed(0, 103);\n    add_cast_4 := to_signed(0, 103);\n    add_cast_5 := to_signed(0, 104);\n    add_cast_6 := to_signed(0, 104);\n    add_cast_7 := to_signed(0, 105);\n    add_cast_8 := to_signed(0, 105);\n    add_cast_9 := to_signed(0, 106);\n    add_cast_10 := to_signed(0, 106);\n    add_cast_11 := to_signed(0, 107);\n    add_cast_12 := to_signed(0, 107);\n    add_cast_13 := to_signed(0, 108);\n    add_cast_14 := to_signed(0, 108);\n    add_cast_15 := to_signed(0, 109);\n    add_cast_16 := to_signed(0, 109);\n    add_cast_17 := to_signed(0, 110);\n    add_cast_18 := to_signed(0, 110);\n    add_cast_19 := to_signed(0, 111);\n    add_cast_20 := to_signed(0, 111);\n    add_cast_21 := to_signed(0, 112);\n    add_cast_22 := to_signed(0, 112);\n    add_cast_23 := to_signed(0, 113);\n    add_cast_24 := to_signed(0, 113);\n    add_cast_25 := to_signed(0, 114);\n    add_cast_26 := to_signed(0, 114);\n    add_cast_27 := to_signed(0, 115);\n    add_cast_28 := to_signed(0, 115);\n    sub_cast_3 := to_signed(0, 32);\n    sub_cast_4 := to_signed(0, 33);\n\n    FOR t_1 IN 0 TO 3 LOOP\n      FOR t_0 IN 0 TO 3 LOOP\n        sub_cast := resize(P_k_signed(t_0, t_1) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 67);\n        sub_cast_0 := resize(sub_cast, 68);\n        sub_cast_1 := resize(nc(t_0, t_1), 68);\n        sub_temp := sub_cast_0 - sub_cast_1;\n        IF (sub_temp(67) = '0') AND (sub_temp(66) /= '0') THEN \n          Z(t_0, t_1) := \"0111111111111111111111111111111111111111111111111111111111111111111\";\n        ELSIF (sub_temp(67) = '1') AND (sub_temp(66) /= '1') THEN \n          Z(t_0, t_1) := \"1000000000000000000000000000000000000000000000000000000000000000000\";\n        ELSE \n          Z(t_0, t_1) := sub_temp(66 DOWNTO 0);\n        END IF;\n      END LOOP;\n    END LOOP;\n    FOR t_3 IN 0 TO 3 LOOP\n      FOR t_2 IN 0 TO 3 LOOP\n        sub_cast_2 := resize(C_signed(t_2, t_3), 33);\n        mul_temp := T1_signed(t_2, t_3) * Z(0, 0);\n        add_cast := resize(mul_temp, 101);\n        mul_temp_0 := T2_signed(t_2, t_3) * Z(0, 1);\n        add_cast_0 := resize(mul_temp_0, 101);\n        add_temp := add_cast + add_cast_0;\n        add_cast_1 := resize(add_temp, 102);\n        mul_temp_1 := T3_signed(t_2, t_3) * Z(0, 2);\n        add_cast_2 := resize(mul_temp_1, 102);\n        add_temp_0 := add_cast_1 + add_cast_2;\n        add_cast_3 := resize(add_temp_0, 103);\n        mul_temp_2 := T4_signed(t_2, t_3) * Z(0, 3);\n        add_cast_4 := resize(mul_temp_2, 103);\n        add_temp_1 := add_cast_3 + add_cast_4;\n        add_cast_5 := resize(add_temp_1, 104);\n        mul_temp_3 := T5_signed(t_2, t_3) * Z(1, 0);\n        add_cast_6 := resize(mul_temp_3, 104);\n        add_temp_2 := add_cast_5 + add_cast_6;\n        add_cast_7 := resize(add_temp_2, 105);\n        mul_temp_4 := T6_signed(t_2, t_3) * Z(1, 1);\n        add_cast_8 := resize(mul_temp_4, 105);\n        add_temp_3 := add_cast_7 + add_cast_8;\n        add_cast_9 := resize(add_temp_3, 106);\n        mul_temp_5 := T7_signed(t_2, t_3) * Z(1, 2);\n        add_cast_10 := resize(mul_temp_5, 106);\n        add_temp_4 := add_cast_9 + add_cast_10;\n        add_cast_11 := resize(add_temp_4, 107);\n        mul_temp_6 := T8_signed(t_2, t_3) * Z(1, 3);\n        add_cast_12 := resize(mul_temp_6, 107);\n        add_temp_5 := add_cast_11 + add_cast_12;\n        add_cast_13 := resize(add_temp_5, 108);\n        mul_temp_7 := T9_signed(t_2, t_3) * Z(2, 0);\n        add_cast_14 := resize(mul_temp_7, 108);\n        add_temp_6 := add_cast_13 + add_cast_14;\n        add_cast_15 := resize(add_temp_6, 109);\n        mul_temp_8 := T10_signed(t_2, t_3) * Z(2, 1);\n        add_cast_16 := resize(mul_temp_8, 109);\n        add_temp_7 := add_cast_15 + add_cast_16;\n        add_cast_17 := resize(add_temp_7, 110);\n        mul_temp_9 := T11_signed(t_2, t_3) * Z(2, 2);\n        add_cast_18 := resize(mul_temp_9, 110);\n        add_temp_8 := add_cast_17 + add_cast_18;\n        add_cast_19 := resize(add_temp_8, 111);\n        mul_temp_10 := T12_signed(t_2, t_3) * Z(2, 3);\n        add_cast_20 := resize(mul_temp_10, 111);\n        add_temp_9 := add_cast_19 + add_cast_20;\n        add_cast_21 := resize(add_temp_9, 112);\n        mul_temp_11 := T13_signed(t_2, t_3) * Z(3, 0);\n        add_cast_22 := resize(mul_temp_11, 112);\n        add_temp_10 := add_cast_21 + add_cast_22;\n        add_cast_23 := resize(add_temp_10, 113);\n        mul_temp_12 := T14_signed(t_2, t_3) * Z(3, 1);\n        add_cast_24 := resize(mul_temp_12, 113);\n        add_temp_11 := add_cast_23 + add_cast_24;\n        add_cast_25 := resize(add_temp_11, 114);\n        mul_temp_13 := T15_signed(t_2, t_3) * Z(3, 2);\n        add_cast_26 := resize(mul_temp_13, 114);\n        add_temp_12 := add_cast_25 + add_cast_26;\n        add_cast_27 := resize(add_temp_12, 115);\n        mul_temp_14 := T16_signed(t_2, t_3) * Z(3, 3);\n        add_cast_28 := resize(mul_temp_14, 115);\n        add_temp_13 := add_cast_27 + add_cast_28;\n        IF ((add_temp_13(114) = '0') AND (add_temp_13(113 DOWNTO 71) /= \"0000000000000000000000000000000000000000000\")) OR ((add_temp_13(114) = '0') AND (add_temp_13(71 DOWNTO 40) = X\"7FFFFFFF\")) THEN \n          sub_cast_3 := X\"7FFFFFFF\";\n        ELSIF (add_temp_13(114) = '1') AND (add_temp_13(113 DOWNTO 71) /= \"1111111111111111111111111111111111111111111\") THEN \n          sub_cast_3 := X\"80000000\";\n        ELSE \n          sub_cast_3 := add_temp_13(71 DOWNTO 40) + ('0' & add_temp_13(39));\n        END IF;\n        sub_cast_4 := resize(sub_cast_3, 33);\n        S_k_inv_tmp(t_2, t_3) <= sub_cast_2 - sub_cast_4;\n      END LOOP;\n    END LOOP;\n\n  END PROCESS Inverse_aprox_1_output;\n\n\n  outputgen: FOR k IN 0 TO 3 GENERATE\n    outputgen1: FOR k1 IN 0 TO 3 GENERATE\n      S_k_inv(k, k1) <= std_logic_vector(S_k_inv_tmp(k, k1));\n    END GENERATE;\n  END GENERATE;\n\nEND rtl;\n\n"},{"name":"Kalman_Gain_Calculation.vhd","type":"source","group":"model","path":"hdl_prj\\hdlsrc\\EkalmanF_ac_sim","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: hdl_prj\\hdlsrc\\EkalmanF_ac_sim\\Kalman_Gain_Calculation.vhd\n-- Created: 2026-01-12 14:16:47\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Kalman_Gain_Calculation\n-- Source Path: EkalmanF_ac_sim/EKF/Kalman Gain Calculation\n-- Hierarchy Level: 1\n-- Model version: 1.76\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\nUSE work.EKF_pkg.ALL;\n\nENTITY Kalman_Gain_Calculation IS\n  PORT( P_k_k_1                           :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        H                                 :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        C                                 :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T1                                :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T2                                :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T3                                :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T4                                :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T5                                :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T6                                :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T7                                :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T8                                :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T9                                :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T10                               :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T11                               :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T12                               :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T13                               :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T14                               :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T15                               :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        T16                               :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        K_k                               :   OUT   matrix_of_std_logic_vector32(0 TO 3, 0 TO 3)  -- sfix32_En20 [4x4]\n        );\nEND Kalman_Gain_Calculation;\n\n\nARCHITECTURE rtl OF Kalman_Gain_Calculation IS\n\n  -- Component Declarations\n  COMPONENT Inverse_aprox\n    PORT( P_k                             :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          C                               :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T1                              :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T2                              :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T3                              :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T4                              :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T5                              :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T6                              :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T7                              :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T8                              :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T9                              :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T10                             :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T11                             :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T12                             :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T13                             :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T14                             :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T15                             :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T16                             :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          S_k_inv                         :   OUT   matrix_of_std_logic_vector33(0 TO 3, 0 TO 3)  -- sfix33_En20 [4x4]\n          );\n  END COMPONENT;\n\n  -- Component Configuration Statements\n  FOR ALL : Inverse_aprox\n    USE ENTITY work.Inverse_aprox(rtl);\n\n  -- Constants\n  CONSTANT select_indices0_data           : vector_of_signed8(0 TO 63) := \n    (to_signed(16#01#, 8), to_signed(16#05#, 8), to_signed(16#09#, 8), to_signed(16#0D#, 8), to_signed(16#02#, 8),\n     to_signed(16#06#, 8), to_signed(16#0A#, 8), to_signed(16#0E#, 8), to_signed(16#03#, 8), to_signed(16#07#, 8),\n     to_signed(16#0B#, 8), to_signed(16#0F#, 8), to_signed(16#04#, 8), to_signed(16#08#, 8), to_signed(16#0C#, 8),\n     to_signed(16#10#, 8), to_signed(16#01#, 8), to_signed(16#05#, 8), to_signed(16#09#, 8), to_signed(16#0D#, 8),\n     to_signed(16#02#, 8), to_signed(16#06#, 8), to_signed(16#0A#, 8), to_signed(16#0E#, 8), to_signed(16#03#, 8),\n     to_signed(16#07#, 8), to_signed(16#0B#, 8), to_signed(16#0F#, 8), to_signed(16#04#, 8), to_signed(16#08#, 8),\n     to_signed(16#0C#, 8), to_signed(16#10#, 8), to_signed(16#01#, 8), to_signed(16#05#, 8), to_signed(16#09#, 8),\n     to_signed(16#0D#, 8), to_signed(16#02#, 8), to_signed(16#06#, 8), to_signed(16#0A#, 8), to_signed(16#0E#, 8),\n     to_signed(16#03#, 8), to_signed(16#07#, 8), to_signed(16#0B#, 8), to_signed(16#0F#, 8), to_signed(16#04#, 8),\n     to_signed(16#08#, 8), to_signed(16#0C#, 8), to_signed(16#10#, 8), to_signed(16#01#, 8), to_signed(16#05#, 8),\n     to_signed(16#09#, 8), to_signed(16#0D#, 8), to_signed(16#02#, 8), to_signed(16#06#, 8), to_signed(16#0A#, 8),\n     to_signed(16#0E#, 8), to_signed(16#03#, 8), to_signed(16#07#, 8), to_signed(16#0B#, 8), to_signed(16#0F#, 8),\n     to_signed(16#04#, 8), to_signed(16#08#, 8), to_signed(16#0C#, 8), to_signed(16#10#, 8));  -- int8 [64]\n  CONSTANT select_indices1_data           : vector_of_signed8(0 TO 63) := \n    (to_signed(16#01#, 8), to_signed(16#02#, 8), to_signed(16#03#, 8), to_signed(16#04#, 8), to_signed(16#01#, 8),\n     to_signed(16#02#, 8), to_signed(16#03#, 8), to_signed(16#04#, 8), to_signed(16#01#, 8), to_signed(16#02#, 8),\n     to_signed(16#03#, 8), to_signed(16#04#, 8), to_signed(16#01#, 8), to_signed(16#02#, 8), to_signed(16#03#, 8),\n     to_signed(16#04#, 8), to_signed(16#05#, 8), to_signed(16#06#, 8), to_signed(16#07#, 8), to_signed(16#08#, 8),\n     to_signed(16#05#, 8), to_signed(16#06#, 8), to_signed(16#07#, 8), to_signed(16#08#, 8), to_signed(16#05#, 8),\n     to_signed(16#06#, 8), to_signed(16#07#, 8), to_signed(16#08#, 8), to_signed(16#05#, 8), to_signed(16#06#, 8),\n     to_signed(16#07#, 8), to_signed(16#08#, 8), to_signed(16#09#, 8), to_signed(16#0A#, 8), to_signed(16#0B#, 8),\n     to_signed(16#0C#, 8), to_signed(16#09#, 8), to_signed(16#0A#, 8), to_signed(16#0B#, 8), to_signed(16#0C#, 8),\n     to_signed(16#09#, 8), to_signed(16#0A#, 8), to_signed(16#0B#, 8), to_signed(16#0C#, 8), to_signed(16#09#, 8),\n     to_signed(16#0A#, 8), to_signed(16#0B#, 8), to_signed(16#0C#, 8), to_signed(16#0D#, 8), to_signed(16#0E#, 8),\n     to_signed(16#0F#, 8), to_signed(16#10#, 8), to_signed(16#0D#, 8), to_signed(16#0E#, 8), to_signed(16#0F#, 8),\n     to_signed(16#10#, 8), to_signed(16#0D#, 8), to_signed(16#0E#, 8), to_signed(16#0F#, 8), to_signed(16#10#, 8),\n     to_signed(16#0D#, 8), to_signed(16#0E#, 8), to_signed(16#0F#, 8), to_signed(16#10#, 8));  -- int8 [64]\n  CONSTANT select_indices0_data_2         : vector_of_signed8(0 TO 63) := \n    (to_signed(16#01#, 8), to_signed(16#05#, 8), to_signed(16#09#, 8), to_signed(16#0D#, 8), to_signed(16#02#, 8),\n     to_signed(16#06#, 8), to_signed(16#0A#, 8), to_signed(16#0E#, 8), to_signed(16#03#, 8), to_signed(16#07#, 8),\n     to_signed(16#0B#, 8), to_signed(16#0F#, 8), to_signed(16#04#, 8), to_signed(16#08#, 8), to_signed(16#0C#, 8),\n     to_signed(16#10#, 8), to_signed(16#01#, 8), to_signed(16#05#, 8), to_signed(16#09#, 8), to_signed(16#0D#, 8),\n     to_signed(16#02#, 8), to_signed(16#06#, 8), to_signed(16#0A#, 8), to_signed(16#0E#, 8), to_signed(16#03#, 8),\n     to_signed(16#07#, 8), to_signed(16#0B#, 8), to_signed(16#0F#, 8), to_signed(16#04#, 8), to_signed(16#08#, 8),\n     to_signed(16#0C#, 8), to_signed(16#10#, 8), to_signed(16#01#, 8), to_signed(16#05#, 8), to_signed(16#09#, 8),\n     to_signed(16#0D#, 8), to_signed(16#02#, 8), to_signed(16#06#, 8), to_signed(16#0A#, 8), to_signed(16#0E#, 8),\n     to_signed(16#03#, 8), to_signed(16#07#, 8), to_signed(16#0B#, 8), to_signed(16#0F#, 8), to_signed(16#04#, 8),\n     to_signed(16#08#, 8), to_signed(16#0C#, 8), to_signed(16#10#, 8), to_signed(16#01#, 8), to_signed(16#05#, 8),\n     to_signed(16#09#, 8), to_signed(16#0D#, 8), to_signed(16#02#, 8), to_signed(16#06#, 8), to_signed(16#0A#, 8),\n     to_signed(16#0E#, 8), to_signed(16#03#, 8), to_signed(16#07#, 8), to_signed(16#0B#, 8), to_signed(16#0F#, 8),\n     to_signed(16#04#, 8), to_signed(16#08#, 8), to_signed(16#0C#, 8), to_signed(16#10#, 8));  -- int8 [64]\n  CONSTANT select_indices1_data_2         : vector_of_signed8(0 TO 63) := \n    (to_signed(16#01#, 8), to_signed(16#02#, 8), to_signed(16#03#, 8), to_signed(16#04#, 8), to_signed(16#01#, 8),\n     to_signed(16#02#, 8), to_signed(16#03#, 8), to_signed(16#04#, 8), to_signed(16#01#, 8), to_signed(16#02#, 8),\n     to_signed(16#03#, 8), to_signed(16#04#, 8), to_signed(16#01#, 8), to_signed(16#02#, 8), to_signed(16#03#, 8),\n     to_signed(16#04#, 8), to_signed(16#05#, 8), to_signed(16#06#, 8), to_signed(16#07#, 8), to_signed(16#08#, 8),\n     to_signed(16#05#, 8), to_signed(16#06#, 8), to_signed(16#07#, 8), to_signed(16#08#, 8), to_signed(16#05#, 8),\n     to_signed(16#06#, 8), to_signed(16#07#, 8), to_signed(16#08#, 8), to_signed(16#05#, 8), to_signed(16#06#, 8),\n     to_signed(16#07#, 8), to_signed(16#08#, 8), to_signed(16#09#, 8), to_signed(16#0A#, 8), to_signed(16#0B#, 8),\n     to_signed(16#0C#, 8), to_signed(16#09#, 8), to_signed(16#0A#, 8), to_signed(16#0B#, 8), to_signed(16#0C#, 8),\n     to_signed(16#09#, 8), to_signed(16#0A#, 8), to_signed(16#0B#, 8), to_signed(16#0C#, 8), to_signed(16#09#, 8),\n     to_signed(16#0A#, 8), to_signed(16#0B#, 8), to_signed(16#0C#, 8), to_signed(16#0D#, 8), to_signed(16#0E#, 8),\n     to_signed(16#0F#, 8), to_signed(16#10#, 8), to_signed(16#0D#, 8), to_signed(16#0E#, 8), to_signed(16#0F#, 8),\n     to_signed(16#10#, 8), to_signed(16#0D#, 8), to_signed(16#0E#, 8), to_signed(16#0F#, 8), to_signed(16#10#, 8),\n     to_signed(16#0D#, 8), to_signed(16#0E#, 8), to_signed(16#0F#, 8), to_signed(16#10#, 8));  -- int8 [64]\n\n  -- Signals\n  SIGNAL P_k_k_1_signed                   : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL s                                : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL selector_out                     : vector_of_signed32(0 TO 63);  -- sfix32_En20 [64]\n  SIGNAL s_1                              : vector_of_signed32(0 TO 63);  -- sfix32_En20 [64]\n  SIGNAL H_signed                         : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL Transpose_out1                   : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL s_2                              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL selector_out_1                   : vector_of_signed32(0 TO 63);  -- sfix32_En20 [64]\n  SIGNAL s_3                              : vector_of_signed32(0 TO 63);  -- sfix32_En20 [64]\n  SIGNAL MMul_dot_product_out             : vector_of_signed64(0 TO 63);  -- sfix64_En40 [64]\n  SIGNAL reshape_out                      : matrix_of_signed64(0 TO 3, 0 TO 15);  -- sfix64_En40 [4x16]\n  SIGNAL selector_out_2                   : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL selector_out_3                   : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL MMul_add_01_out                  : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL selector_out_4                   : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL MMul_add_12_out                  : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL selector_out_5                   : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL s_4                              : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL selector_out_6                   : vector_of_signed64(0 TO 63);  -- sfix64_En40 [64]\n  SIGNAL s_5                              : vector_of_signed64(0 TO 63);  -- sfix64_En40 [64]\n  SIGNAL S_k_inv                          : matrix_of_std_logic_vector33(0 TO 3, 0 TO 3);  -- ufix33 [4x4]\n  SIGNAL S_k_inv_signed                   : matrix_of_signed33(0 TO 3, 0 TO 3);  -- sfix33_En20 [4x4]\n  SIGNAL c13_S_k_inv                      : vector_of_signed33(0 TO 15);  -- sfix33_En20 [16]\n  SIGNAL c13_Data_Type_Conversion1_out1   : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL Data_Type_Conversion1_out1       : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL s_6                              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL selector_out_7                   : vector_of_signed32(0 TO 63);  -- sfix32_En20 [64]\n  SIGNAL s_7                              : vector_of_signed32(0 TO 63);  -- sfix32_En20 [64]\n  SIGNAL MMul_dot_product_out_1           : vector_of_signed96(0 TO 63);  -- sfix96_En60 [64]\n  SIGNAL reshape_out_1                    : matrix_of_signed96(0 TO 3, 0 TO 15);  -- sfix96_En60 [4x16]\n  SIGNAL selector_out_8                   : vector_of_signed96(0 TO 15);  -- sfix96_En60 [16]\n  SIGNAL selector_out_9                   : vector_of_signed96(0 TO 15);  -- sfix96_En60 [16]\n  SIGNAL MMul_add_01_out_1                : vector_of_signed96(0 TO 15);  -- sfix96_En60 [16]\n  SIGNAL selector_out_10                  : vector_of_signed96(0 TO 15);  -- sfix96_En60 [16]\n  SIGNAL MMul_add_12_out_1                : vector_of_signed96(0 TO 15);  -- sfix96_En60 [16]\n  SIGNAL selector_out_11                  : vector_of_signed96(0 TO 15);  -- sfix96_En60 [16]\n  SIGNAL s_8                              : vector_of_signed96(0 TO 15);  -- sfix96_En60 [16]\n  SIGNAL Product2_out1                    : matrix_of_signed96(0 TO 3, 0 TO 3);  -- sfix96_En60 [4x4]\n  SIGNAL c15_Product2_out1                : vector_of_signed96(0 TO 15);  -- sfix96_En60 [16]\n  SIGNAL c15_Data_Type_Conversion2_out1   : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL Data_Type_Conversion2_out1       : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n\nBEGIN\n  u_Inverse_aprox : Inverse_aprox\n    PORT MAP( P_k => P_k_k_1,  -- sfix32_En20 [4x4]\n              C => C,  -- sfix32_En20 [4x4]\n              T1 => T1,  -- sfix32_En20 [4x4]\n              T2 => T2,  -- sfix32_En20 [4x4]\n              T3 => T3,  -- sfix32_En20 [4x4]\n              T4 => T4,  -- sfix32_En20 [4x4]\n              T5 => T5,  -- sfix32_En20 [4x4]\n              T6 => T6,  -- sfix32_En20 [4x4]\n              T7 => T7,  -- sfix32_En20 [4x4]\n              T8 => T8,  -- sfix32_En20 [4x4]\n              T9 => T9,  -- sfix32_En20 [4x4]\n              T10 => T10,  -- sfix32_En20 [4x4]\n              T11 => T11,  -- sfix32_En20 [4x4]\n              T12 => T12,  -- sfix32_En20 [4x4]\n              T13 => T13,  -- sfix32_En20 [4x4]\n              T14 => T14,  -- sfix32_En20 [4x4]\n              T15 => T15,  -- sfix32_En20 [4x4]\n              T16 => T16,  -- sfix32_En20 [4x4]\n              S_k_inv => S_k_inv  -- sfix33_En20 [4x4]\n              );\n\n  outputgen6: FOR k IN 0 TO 3 GENERATE\n    outputgen7: FOR k1 IN 0 TO 3 GENERATE\n      P_k_k_1_signed(k, k1) <= signed(P_k_k_1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  s_gen1: FOR d1 IN 0 TO 3 GENERATE\n    s_gen: FOR d0 IN 0 TO 3 GENERATE\n      s(d0 + (d1 * 4)) <= P_k_k_1_signed(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n\n  selector_out_gen: FOR ii_select IN 0 TO 63 GENERATE\n    selector_out(ii_select) <= s(to_integer(resize(select_indices0_data(ii_select), 32) - 1));\n  END GENERATE selector_out_gen;\n\n\n  s_1_gen: FOR d0 IN 0 TO 63 GENERATE\n    s_1(d0) <= selector_out(d0);\n  END GENERATE;\n\n  outputgen4: FOR k IN 0 TO 3 GENERATE\n    outputgen5: FOR k1 IN 0 TO 3 GENERATE\n      H_signed(k, k1) <= signed(H(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n\n  Transpose_out1_gen: FOR t_1 IN 0 TO 3 GENERATE\n    Transpose_out1_gen_1: FOR t_0 IN 0 TO 3 GENERATE\n      Transpose_out1(t_0, t_1) <= H_signed(t_1, t_0);\n    END GENERATE Transpose_out1_gen_1;\n  END GENERATE Transpose_out1_gen;\n\n\n  s_2_gen1: FOR d1 IN 0 TO 3 GENERATE\n    s_2_gen: FOR d0 IN 0 TO 3 GENERATE\n      s_2(d0 + (d1 * 4)) <= Transpose_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n\n  selector_out_1_gen: FOR ii_select1 IN 0 TO 63 GENERATE\n    selector_out_1(ii_select1) <= s_2(to_integer(resize(select_indices1_data(ii_select1), 32) - 1));\n  END GENERATE selector_out_1_gen;\n\n\n  s_3_gen: FOR d0 IN 0 TO 63 GENERATE\n    s_3(d0) <= selector_out_1(d0);\n  END GENERATE;\n\n\n  MMul_dot_product_out_gen: FOR t_01 IN 0 TO 63 GENERATE\n    MMul_dot_product_out(t_01) <= s_1(t_01) * s_3(t_01);\n  END GENERATE MMul_dot_product_out_gen;\n\n\n  reshape_out_gen1: FOR d1 IN 0 TO 15 GENERATE\n    reshape_out_gen: FOR d0 IN 0 TO 3 GENERATE\n      reshape_out(d0, d1) <= MMul_dot_product_out(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n\n  selector_out_2_gen: FOR t_02 IN 0 TO 15 GENERATE\n    selector_out_2(t_02) <= reshape_out(0, t_02);\n  END GENERATE selector_out_2_gen;\n\n\n\n  selector_out_3_gen: FOR t_03 IN 0 TO 15 GENERATE\n    selector_out_3(t_03) <= reshape_out(1, t_03);\n  END GENERATE selector_out_3_gen;\n\n\n\n  MMul_add_01_out_gen: FOR t_04 IN 0 TO 15 GENERATE\n    MMul_add_01_out(t_04) <= selector_out_2(t_04) + selector_out_3(t_04);\n  END GENERATE MMul_add_01_out_gen;\n\n\n\n  selector_out_4_gen: FOR t_05 IN 0 TO 15 GENERATE\n    selector_out_4(t_05) <= reshape_out(2, t_05);\n  END GENERATE selector_out_4_gen;\n\n\n\n  MMul_add_12_out_gen: FOR t_06 IN 0 TO 15 GENERATE\n    MMul_add_12_out(t_06) <= MMul_add_01_out(t_06) + selector_out_4(t_06);\n  END GENERATE MMul_add_12_out_gen;\n\n\n\n  selector_out_5_gen: FOR t_07 IN 0 TO 15 GENERATE\n    selector_out_5(t_07) <= reshape_out(3, t_07);\n  END GENERATE selector_out_5_gen;\n\n\n\n  s_4_gen: FOR t_08 IN 0 TO 15 GENERATE\n    s_4(t_08) <= MMul_add_12_out(t_08) + selector_out_5(t_08);\n  END GENERATE s_4_gen;\n\n\n\n  selector_out_6_gen: FOR ii_select2 IN 0 TO 63 GENERATE\n    selector_out_6(ii_select2) <= s_4(to_integer(resize(select_indices0_data_2(ii_select2), 32) - 1));\n  END GENERATE selector_out_6_gen;\n\n\n  s_5_gen: FOR d0 IN 0 TO 63 GENERATE\n    s_5(d0) <= selector_out_6(d0);\n  END GENERATE;\n\n  outputgen2: FOR k IN 0 TO 3 GENERATE\n    outputgen3: FOR k1 IN 0 TO 3 GENERATE\n      S_k_inv_signed(k, k1) <= signed(S_k_inv(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  c13_S_k_inv_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c13_S_k_inv_gen: FOR d0 IN 0 TO 3 GENERATE\n      c13_S_k_inv(d0 + (d1 * 4)) <= S_k_inv_signed(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n\n  c13_Data_Type_Conversion1_out1_gen: FOR ii IN 0 TO 15 GENERATE\n    c13_Data_Type_Conversion1_out1(ii) <= c13_S_k_inv(ii)(31 DOWNTO 0);\n  END GENERATE c13_Data_Type_Conversion1_out1_gen;\n\n\n  Data_Type_Conversion1_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Data_Type_Conversion1_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Data_Type_Conversion1_out1(d0, d1) <= c13_Data_Type_Conversion1_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  s_6_gen1: FOR d1 IN 0 TO 3 GENERATE\n    s_6_gen: FOR d0 IN 0 TO 3 GENERATE\n      s_6(d0 + (d1 * 4)) <= Data_Type_Conversion1_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n\n  selector_out_7_gen: FOR ii_select3 IN 0 TO 63 GENERATE\n    selector_out_7(ii_select3) <= s_6(to_integer(resize(select_indices1_data_2(ii_select3), 32) - 1));\n  END GENERATE selector_out_7_gen;\n\n\n  s_7_gen: FOR d0 IN 0 TO 63 GENERATE\n    s_7(d0) <= selector_out_7(d0);\n  END GENERATE;\n\n\n  MMul_dot_product_out_1_gen: FOR t_09 IN 0 TO 63 GENERATE\n    MMul_dot_product_out_1(t_09) <= s_5(t_09) * s_7(t_09);\n  END GENERATE MMul_dot_product_out_1_gen;\n\n\n  reshape_out_1_gen1: FOR d1 IN 0 TO 15 GENERATE\n    reshape_out_1_gen: FOR d0 IN 0 TO 3 GENERATE\n      reshape_out_1(d0, d1) <= MMul_dot_product_out_1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n\n  selector_out_8_gen: FOR t_010 IN 0 TO 15 GENERATE\n    selector_out_8(t_010) <= reshape_out_1(0, t_010);\n  END GENERATE selector_out_8_gen;\n\n\n\n  selector_out_9_gen: FOR t_011 IN 0 TO 15 GENERATE\n    selector_out_9(t_011) <= reshape_out_1(1, t_011);\n  END GENERATE selector_out_9_gen;\n\n\n\n  MMul_add_01_out_1_gen: FOR t_012 IN 0 TO 15 GENERATE\n    MMul_add_01_out_1(t_012) <= selector_out_8(t_012) + selector_out_9(t_012);\n  END GENERATE MMul_add_01_out_1_gen;\n\n\n\n  selector_out_10_gen: FOR t_013 IN 0 TO 15 GENERATE\n    selector_out_10(t_013) <= reshape_out_1(2, t_013);\n  END GENERATE selector_out_10_gen;\n\n\n\n  MMul_add_12_out_1_gen: FOR t_014 IN 0 TO 15 GENERATE\n    MMul_add_12_out_1(t_014) <= MMul_add_01_out_1(t_014) + selector_out_10(t_014);\n  END GENERATE MMul_add_12_out_1_gen;\n\n\n\n  selector_out_11_gen: FOR t_015 IN 0 TO 15 GENERATE\n    selector_out_11(t_015) <= reshape_out_1(3, t_015);\n  END GENERATE selector_out_11_gen;\n\n\n\n  s_8_gen: FOR t_016 IN 0 TO 15 GENERATE\n    s_8(t_016) <= MMul_add_12_out_1(t_016) + selector_out_11(t_016);\n  END GENERATE s_8_gen;\n\n\n  Product2_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Product2_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Product2_out1(d0, d1) <= s_8(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  c15_Product2_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c15_Product2_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      c15_Product2_out1(d0 + (d1 * 4)) <= Product2_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n\n  c15_Data_Type_Conversion2_out1_gen: FOR ii1 IN 0 TO 15 GENERATE\n    c15_Data_Type_Conversion2_out1(ii1) <= c15_Product2_out1(ii1)(71 DOWNTO 40);\n  END GENERATE c15_Data_Type_Conversion2_out1_gen;\n\n\n  Data_Type_Conversion2_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Data_Type_Conversion2_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Data_Type_Conversion2_out1(d0, d1) <= c15_Data_Type_Conversion2_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen: FOR k IN 0 TO 3 GENERATE\n    outputgen1: FOR k1 IN 0 TO 3 GENERATE\n      K_k(k, k1) <= std_logic_vector(Data_Type_Conversion2_out1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\nEND rtl;\n\n"},{"name":"New_Innovation.vhd","type":"source","group":"model","path":"hdl_prj\\hdlsrc\\EkalmanF_ac_sim","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: hdl_prj\\hdlsrc\\EkalmanF_ac_sim\\New_Innovation.vhd\n-- Created: 2026-01-12 14:16:47\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: New_Innovation\n-- Source Path: EkalmanF_ac_sim/EKF/New Innovation\n-- Hierarchy Level: 1\n-- Model version: 1.76\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\nUSE work.EKF_pkg.ALL;\n\nENTITY New_Innovation IS\n  PORT( x_k_k                             :   IN    vector_of_std_logic_vector32(0 TO 3);  -- sfix32_En20 [4]\n        z_k                               :   IN    vector_of_std_logic_vector32(0 TO 3);  -- sfix32_En20 [4]\n        H                                 :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        y_k_k                             :   OUT   vector_of_std_logic_vector32(0 TO 3)  -- sfix32_En20 [4]\n        );\nEND New_Innovation;\n\n\nARCHITECTURE rtl OF New_Innovation IS\n\n  -- Constants\n  CONSTANT select_indices0_data           : vector_of_signed8(0 TO 15) := \n    (to_signed(16#01#, 8), to_signed(16#05#, 8), to_signed(16#09#, 8), to_signed(16#0D#, 8), to_signed(16#02#, 8),\n     to_signed(16#06#, 8), to_signed(16#0A#, 8), to_signed(16#0E#, 8), to_signed(16#03#, 8), to_signed(16#07#, 8),\n     to_signed(16#0B#, 8), to_signed(16#0F#, 8), to_signed(16#04#, 8), to_signed(16#08#, 8), to_signed(16#0C#, 8),\n     to_signed(16#10#, 8));  -- int8 [16]\n  CONSTANT select_indices1_data           : vector_of_signed8(0 TO 15) := \n    (to_signed(16#01#, 8), to_signed(16#02#, 8), to_signed(16#03#, 8), to_signed(16#04#, 8), to_signed(16#01#, 8),\n     to_signed(16#02#, 8), to_signed(16#03#, 8), to_signed(16#04#, 8), to_signed(16#01#, 8), to_signed(16#02#, 8),\n     to_signed(16#03#, 8), to_signed(16#04#, 8), to_signed(16#01#, 8), to_signed(16#02#, 8), to_signed(16#03#, 8),\n     to_signed(16#04#, 8));  -- int8 [16]\n\n  -- Signals\n  SIGNAL H_signed                         : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL s                                : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL selector_out                     : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL s_1                              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL x_k_k_signed                     : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL selector_out_1                   : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL s_2                              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL MMul_dot_product_out             : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL reshape_out                      : matrix_of_signed64(0 TO 3, 0 TO 3);  -- sfix64_En40 [4x4]\n  SIGNAL selector_out_2                   : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL selector_out_3                   : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL MMul_add_01_out                  : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL selector_out_4                   : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL MMul_add_12_out                  : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL z_k_signed                       : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL selector_out_5                   : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL s_3                              : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL Matrix_Multiply_out1             : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL Add_sub_cast                     : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL Add_out1                         : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL Data_Type_Conversion_out1        : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n\nBEGIN\n  outputgen3: FOR k IN 0 TO 3 GENERATE\n    outputgen4: FOR k1 IN 0 TO 3 GENERATE\n      H_signed(k, k1) <= signed(H(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  s_gen1: FOR d1 IN 0 TO 3 GENERATE\n    s_gen: FOR d0 IN 0 TO 3 GENERATE\n      s(d0 + (d1 * 4)) <= H_signed(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n\n  selector_out_gen: FOR ii_select IN 0 TO 15 GENERATE\n    selector_out(ii_select) <= s(to_integer(resize(select_indices0_data(ii_select), 32) - 1));\n  END GENERATE selector_out_gen;\n\n\n  s_1_gen: FOR d0 IN 0 TO 15 GENERATE\n    s_1(d0) <= selector_out(d0);\n  END GENERATE;\n\n  outputgen2: FOR k IN 0 TO 3 GENERATE\n    x_k_k_signed(k) <= signed(x_k_k(k));\n  END GENERATE;\n\n\n  selector_out_1_gen: FOR ii_select1 IN 0 TO 15 GENERATE\n    selector_out_1(ii_select1) <= x_k_k_signed(to_integer(resize(select_indices1_data(ii_select1), 32) - 1));\n  END GENERATE selector_out_1_gen;\n\n\n  s_2_gen: FOR d0 IN 0 TO 15 GENERATE\n    s_2(d0) <= selector_out_1(d0);\n  END GENERATE;\n\n\n  MMul_dot_product_out_gen: FOR t_0 IN 0 TO 15 GENERATE\n    MMul_dot_product_out(t_0) <= s_1(t_0) * s_2(t_0);\n  END GENERATE MMul_dot_product_out_gen;\n\n\n  reshape_out_gen1: FOR d1 IN 0 TO 3 GENERATE\n    reshape_out_gen: FOR d0 IN 0 TO 3 GENERATE\n      reshape_out(d0, d1) <= MMul_dot_product_out(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n\n  selector_out_2_gen: FOR t_01 IN 0 TO 3 GENERATE\n    selector_out_2(t_01) <= reshape_out(0, t_01);\n  END GENERATE selector_out_2_gen;\n\n\n\n  selector_out_3_gen: FOR t_02 IN 0 TO 3 GENERATE\n    selector_out_3(t_02) <= reshape_out(1, t_02);\n  END GENERATE selector_out_3_gen;\n\n\n\n  MMul_add_01_out_gen: FOR t_03 IN 0 TO 3 GENERATE\n    MMul_add_01_out(t_03) <= selector_out_2(t_03) + selector_out_3(t_03);\n  END GENERATE MMul_add_01_out_gen;\n\n\n\n  selector_out_4_gen: FOR t_04 IN 0 TO 3 GENERATE\n    selector_out_4(t_04) <= reshape_out(2, t_04);\n  END GENERATE selector_out_4_gen;\n\n\n\n  MMul_add_12_out_gen: FOR t_05 IN 0 TO 3 GENERATE\n    MMul_add_12_out(t_05) <= MMul_add_01_out(t_05) + selector_out_4(t_05);\n  END GENERATE MMul_add_12_out_gen;\n\n\n  outputgen1: FOR k IN 0 TO 3 GENERATE\n    z_k_signed(k) <= signed(z_k(k));\n  END GENERATE;\n\n\n  selector_out_5_gen: FOR t_06 IN 0 TO 3 GENERATE\n    selector_out_5(t_06) <= reshape_out(3, t_06);\n  END GENERATE selector_out_5_gen;\n\n\n\n  s_3_gen: FOR t_07 IN 0 TO 3 GENERATE\n    s_3(t_07) <= MMul_add_12_out(t_07) + selector_out_5(t_07);\n  END GENERATE s_3_gen;\n\n\n  Matrix_Multiply_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n    Matrix_Multiply_out1(d0) <= s_3(d0);\n  END GENERATE;\n\n\n  Add_out1_gen: FOR t_08 IN 0 TO 3 GENERATE\n    Add_sub_cast(t_08) <= resize(z_k_signed(t_08) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 64);\n    Add_out1(t_08) <= Add_sub_cast(t_08) - Matrix_Multiply_out1(t_08);\n  END GENERATE Add_out1_gen;\n\n\n\n  Data_Type_Conversion_out1_gen: FOR ii IN 0 TO 3 GENERATE\n    Data_Type_Conversion_out1(ii) <= Add_out1(ii)(51 DOWNTO 20);\n  END GENERATE Data_Type_Conversion_out1_gen;\n\n\n  outputgen: FOR k IN 0 TO 3 GENERATE\n    y_k_k(k) <= std_logic_vector(Data_Type_Conversion_out1(k));\n  END GENERATE;\n\nEND rtl;\n\n"},{"name":"MATLAB_Function.vhd","type":"source","group":"model","path":"hdl_prj\\hdlsrc\\EkalmanF_ac_sim","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: hdl_prj\\hdlsrc\\EkalmanF_ac_sim\\MATLAB_Function.vhd\n-- Created: 2026-01-12 14:16:47\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: MATLAB_Function\n-- Source Path: EkalmanF_ac_sim/EKF/Predict/MATLAB Function\n-- Hierarchy Level: 2\n-- Model version: 1.76\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\nUSE work.EKF_pkg.ALL;\n\nENTITY MATLAB_Function IS\n  PORT( x_est                             :   IN    vector_of_std_logic_vector32(0 TO 3);  -- sfix32_En20 [4]\n        dt                                :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32_En20\n        fx                                :   OUT   vector_of_std_logic_vector32(0 TO 3)  -- sfix32_En20 [4]\n        );\nEND MATLAB_Function;\n\n\nARCHITECTURE rtl OF MATLAB_Function IS\n\n  -- Signals\n  SIGNAL x_est_signed                     : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL dt_signed                        : signed(31 DOWNTO 0);  -- sfix32_En20\n  SIGNAL fx_tmp                           : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n\nBEGIN\n  outputgen1: FOR k IN 0 TO 3 GENERATE\n    x_est_signed(k) <= signed(x_est(k));\n  END GENERATE;\n\n  dt_signed <= signed(dt);\n\n  MATLAB_Function_1_output : PROCESS (dt_signed, x_est_signed)\n    VARIABLE sin_val : signed(31 DOWNTO 0);\n    VARIABLE term_dt : signed(31 DOWNTO 0);\n    VARIABLE term_sin : signed(31 DOWNTO 0);\n    VARIABLE x_est1 : vector_of_signed32(0 TO 3);\n    VARIABLE theta_sq : signed(31 DOWNTO 0);\n    VARIABLE inner_term : signed(31 DOWNTO 0);\n    VARIABLE mid_term : signed(31 DOWNTO 0);\n    VARIABLE mul_temp : signed(63 DOWNTO 0);\n    VARIABLE mul_temp_0 : signed(63 DOWNTO 0);\n    VARIABLE sub_cast : signed(31 DOWNTO 0);\n    VARIABLE sub_cast_0 : signed(32 DOWNTO 0);\n    VARIABLE sub_temp : signed(32 DOWNTO 0);\n    VARIABLE mul_temp_1 : signed(63 DOWNTO 0);\n    VARIABLE sub_cast_1 : signed(31 DOWNTO 0);\n    VARIABLE sub_cast_2 : signed(32 DOWNTO 0);\n    VARIABLE sub_temp_0 : signed(32 DOWNTO 0);\n    VARIABLE mul_temp_2 : signed(63 DOWNTO 0);\n    VARIABLE mul_temp_3 : signed(63 DOWNTO 0);\n    VARIABLE mul_temp_4 : signed(63 DOWNTO 0);\n    VARIABLE add_cast : signed(31 DOWNTO 0);\n    VARIABLE add_cast_0 : signed(32 DOWNTO 0);\n    VARIABLE add_cast_1 : signed(32 DOWNTO 0);\n    VARIABLE add_temp : signed(32 DOWNTO 0);\n    VARIABLE add_cast_2 : signed(31 DOWNTO 0);\n    VARIABLE add_cast_3 : signed(32 DOWNTO 0);\n    VARIABLE add_cast_4 : signed(32 DOWNTO 0);\n    VARIABLE add_temp_0 : signed(32 DOWNTO 0);\n    VARIABLE cast : signed(31 DOWNTO 0);\n  BEGIN\n    mul_temp := to_signed(0, 64);\n    mul_temp_0 := to_signed(0, 64);\n    sub_temp := to_signed(0, 33);\n    mul_temp_1 := to_signed(0, 64);\n    sub_temp_0 := to_signed(0, 33);\n    mul_temp_2 := to_signed(0, 64);\n    mul_temp_3 := to_signed(0, 64);\n    mul_temp_4 := to_signed(0, 64);\n    add_temp := to_signed(0, 33);\n    add_temp_0 := to_signed(0, 33);\n    theta_sq := to_signed(0, 32);\n    sub_cast := to_signed(0, 32);\n    sub_cast_0 := to_signed(0, 33);\n    inner_term := to_signed(0, 32);\n    sub_cast_1 := to_signed(0, 32);\n    sub_cast_2 := to_signed(0, 33);\n    mid_term := to_signed(0, 32);\n    sin_val := to_signed(0, 32);\n    term_dt := to_signed(0, 32);\n    term_sin := to_signed(0, 32);\n    add_cast := to_signed(0, 32);\n    add_cast_0 := to_signed(0, 33);\n    add_cast_1 := to_signed(0, 33);\n    add_cast_2 := to_signed(0, 32);\n    add_cast_3 := to_signed(0, 33);\n    add_cast_4 := to_signed(0, 33);\n    cast := to_signed(0, 32);\n    -- 1. Define Fixed-Point Math Properties\n    -- CRITICAL: 'Saturate' is safer for control systems than 'Wrap'.\n    -- We use 'KeepLSB' or specific lengths to prevent bit-width explosion.\n    -- Apply fimath to inputs to ensure internal ops use these rules\n\n    FOR t_0 IN 0 TO 3 LOOP\n      x_est1(t_0) := x_est_signed(t_0);\n    END LOOP;\n\n    -- 2. Pre-allocate output\n    -- 3. Constants\n    -- 4. Compute State Equations\n    -- We process indices 1 and 2 in a loop. HDL Coder can interpret this \n    -- to either share resources (save space) or unroll (save time).\n\n    FOR i IN 0 TO 1 LOOP\n      -- Calculate Sine Term using optimized function\n      -- --- SUB-FUNCTION: Optimized Sine (Horner's Method) ---\n      -- Uses Horner's Rule to reduce the number of multipliers.\n      -- Original: x - c2*x^3 + c3*x^5\n      -- Horner's: x * (1 - x^2 * (c2 - c3*x^2))\n      -- Define coefficients\n      -- c2 = 1/6  = 0.16666666...\n      -- c3 = 1/120 = 0.00833333...\n      -- 1. Calculate x^2 once\n      mul_temp := x_est1(i) * x_est1(i);\n      IF (mul_temp(63) = '0') AND (mul_temp(62 DOWNTO 47) /= X\"0000\") THEN \n        theta_sq := X\"7FFFFFFF\";\n      ELSIF (mul_temp(63) = '1') AND (mul_temp(62 DOWNTO 47) /= X\"FFFF\") THEN \n        theta_sq := X\"80000000\";\n      ELSE \n        theta_sq := mul_temp(47 DOWNTO 16);\n      END IF;\n      -- 2. Inner term: (c2 - c3 * theta^2)\n      mul_temp_0 := to_signed(8738, 32) * theta_sq;\n      IF (mul_temp_0(63) = '0') AND (mul_temp_0(62 DOWNTO 51) /= \"000000000000\") THEN \n        sub_cast := X\"7FFFFFFF\";\n      ELSIF (mul_temp_0(63) = '1') AND (mul_temp_0(62 DOWNTO 51) /= \"111111111111\") THEN \n        sub_cast := X\"80000000\";\n      ELSE \n        sub_cast := mul_temp_0(51 DOWNTO 20);\n      END IF;\n      sub_cast_0 := resize(sub_cast, 33);\n      sub_temp := to_signed(2796192, 33) - sub_cast_0;\n      IF (sub_temp(32) = '0') AND (sub_temp(31) /= '0') THEN \n        inner_term := X\"7FFFFFFF\";\n      ELSIF (sub_temp(32) = '1') AND (sub_temp(31) /= '1') THEN \n        inner_term := X\"80000000\";\n      ELSE \n        inner_term := sub_temp(31 DOWNTO 0);\n      END IF;\n      -- 3. Middle term: 1 - theta^2 * (inner)\n      mul_temp_1 := theta_sq * inner_term;\n      IF (mul_temp_1(63) = '0') AND (mul_temp_1(62 DOWNTO 55) /= \"00000000\") THEN \n        sub_cast_1 := X\"7FFFFFFF\";\n      ELSIF (mul_temp_1(63) = '1') AND (mul_temp_1(62 DOWNTO 55) /= \"11111111\") THEN \n        sub_cast_1 := X\"80000000\";\n      ELSE \n        sub_cast_1 := mul_temp_1(55 DOWNTO 24);\n      END IF;\n      sub_cast_2 := resize(sub_cast_1, 33);\n      sub_temp_0 := to_signed(16777216, 33) - sub_cast_2;\n      IF (sub_temp_0(32) = '0') AND (sub_temp_0(31) /= '0') THEN \n        mid_term := X\"7FFFFFFF\";\n      ELSIF (sub_temp_0(32) = '1') AND (sub_temp_0(31) /= '1') THEN \n        mid_term := X\"80000000\";\n      ELSE \n        mid_term := sub_temp_0(31 DOWNTO 0);\n      END IF;\n      -- 4. Final result: theta * mid_term\n      mul_temp_2 := x_est1(i) * mid_term;\n      IF (mul_temp_2(63) = '0') AND (mul_temp_2(62 DOWNTO 51) /= \"000000000000\") THEN \n        sin_val := X\"7FFFFFFF\";\n      ELSIF (mul_temp_2(63) = '1') AND (mul_temp_2(62 DOWNTO 51) /= \"111111111111\") THEN \n        sin_val := X\"80000000\";\n      ELSE \n        sin_val := mul_temp_2(51 DOWNTO 20);\n      END IF;\n      -- x[k] + x[k+2]*dt + 0.3*sin(x[k])\n      -- Note: explicitly casting the multiply result helps HDL Coder\n      mul_temp_3 := x_est1(i + 2) * dt_signed;\n      IF (mul_temp_3(63) = '0') AND (mul_temp_3(62 DOWNTO 47) /= X\"0000\") THEN \n        term_dt := X\"7FFFFFFF\";\n      ELSIF (mul_temp_3(63) = '1') AND (mul_temp_3(62 DOWNTO 47) /= X\"FFFF\") THEN \n        term_dt := X\"80000000\";\n      ELSE \n        term_dt := mul_temp_3(47 DOWNTO 16);\n      END IF;\n      mul_temp_4 := to_signed(314572, 32) * sin_val;\n      IF (mul_temp_4(63) = '0') AND (mul_temp_4(62 DOWNTO 51) /= \"000000000000\") THEN \n        term_sin := X\"7FFFFFFF\";\n      ELSIF (mul_temp_4(63) = '1') AND (mul_temp_4(62 DOWNTO 51) /= \"111111111111\") THEN \n        term_sin := X\"80000000\";\n      ELSE \n        term_sin := mul_temp_4(51 DOWNTO 20);\n      END IF;\n      IF (x_est1(i)(31) = '0') AND (x_est1(i)(30 DOWNTO 27) /= \"0000\") THEN \n        add_cast := X\"7FFFFFFF\";\n      ELSIF (x_est1(i)(31) = '1') AND (x_est1(i)(30 DOWNTO 27) /= \"1111\") THEN \n        add_cast := X\"80000000\";\n      ELSE \n        add_cast := x_est1(i)(27 DOWNTO 0) & '0' & '0' & '0' & '0';\n      END IF;\n      add_cast_0 := resize(add_cast, 33);\n      add_cast_1 := resize(term_dt, 33);\n      add_temp := add_cast_0 + add_cast_1;\n      IF (add_temp(32) = '0') AND (add_temp(31) /= '0') THEN \n        add_cast_2 := X\"7FFFFFFF\";\n      ELSIF (add_temp(32) = '1') AND (add_temp(31) /= '1') THEN \n        add_cast_2 := X\"80000000\";\n      ELSE \n        add_cast_2 := add_temp(31 DOWNTO 0);\n      END IF;\n      add_cast_3 := resize(add_cast_2, 33);\n      add_cast_4 := resize(term_sin, 33);\n      add_temp_0 := add_cast_3 + add_cast_4;\n      IF (add_temp_0(32) = '0') AND (add_temp_0(31) /= '0') THEN \n        cast := X\"7FFFFFFF\";\n      ELSIF (add_temp_0(32) = '1') AND (add_temp_0(31) /= '1') THEN \n        cast := X\"80000000\";\n      ELSE \n        cast := add_temp_0(31 DOWNTO 0);\n      END IF;\n      fx_tmp(i) <= resize(cast(31 DOWNTO 4), 32);\n    END LOOP;\n\n    -- Pass through remaining states\n    fx_tmp(2) <= x_est1(2);\n    fx_tmp(3) <= x_est1(3);\n  END PROCESS MATLAB_Function_1_output;\n\n\n  outputgen: FOR k IN 0 TO 3 GENERATE\n    fx(k) <= std_logic_vector(fx_tmp(k));\n  END GENERATE;\n\nEND rtl;\n\n"},{"name":"Predict.vhd","type":"source","group":"model","path":"hdl_prj\\hdlsrc\\EkalmanF_ac_sim","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: hdl_prj\\hdlsrc\\EkalmanF_ac_sim\\Predict.vhd\n-- Created: 2026-01-12 14:16:47\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Predict\n-- Source Path: EkalmanF_ac_sim/EKF/Predict\n-- Hierarchy Level: 1\n-- Model version: 1.76\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\nUSE work.EKF_pkg.ALL;\n\nENTITY Predict IS\n  PORT( u_k                               :   IN    vector_of_std_logic_vector32(0 TO 1);  -- sfix32_En20 [2]\n        x_k_1_k_1                         :   IN    vector_of_std_logic_vector32(0 TO 3);  -- sfix32_En20 [4]\n        P_k_1_k_1                         :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        F                                 :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        Q                                 :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        B                                 :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 1);  -- sfix32_En20 [4x2]\n        x_k_k_1                           :   OUT   vector_of_std_logic_vector32(0 TO 3);  -- sfix32_En20 [4]\n        P_k_k_1                           :   OUT   matrix_of_std_logic_vector32(0 TO 3, 0 TO 3)  -- sfix32_En20 [4x4]\n        );\nEND Predict;\n\n\nARCHITECTURE rtl OF Predict IS\n\n  -- Component Declarations\n  COMPONENT MATLAB_Function\n    PORT( x_est                           :   IN    vector_of_std_logic_vector32(0 TO 3);  -- sfix32_En20 [4]\n          dt                              :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32_En20\n          fx                              :   OUT   vector_of_std_logic_vector32(0 TO 3)  -- sfix32_En20 [4]\n          );\n  END COMPONENT;\n\n  -- Component Configuration Statements\n  FOR ALL : MATLAB_Function\n    USE ENTITY work.MATLAB_Function(rtl);\n\n  -- Constants\n  CONSTANT select_indices0_data           : vector_of_signed8(0 TO 7) := \n    (to_signed(16#01#, 8), to_signed(16#05#, 8), to_signed(16#02#, 8), to_signed(16#06#, 8), to_signed(16#03#, 8),\n     to_signed(16#07#, 8), to_signed(16#04#, 8), to_signed(16#08#, 8));  -- int8 [8]\n  CONSTANT select_indices1_data           : vector_of_signed8(0 TO 7) := \n    (to_signed(16#01#, 8), to_signed(16#02#, 8), to_signed(16#01#, 8), to_signed(16#02#, 8), to_signed(16#01#, 8),\n     to_signed(16#02#, 8), to_signed(16#01#, 8), to_signed(16#02#, 8));  -- int8 [8]\n  CONSTANT select_indices0_data_2         : vector_of_signed8(0 TO 63) := \n    (to_signed(16#01#, 8), to_signed(16#05#, 8), to_signed(16#09#, 8), to_signed(16#0D#, 8), to_signed(16#02#, 8),\n     to_signed(16#06#, 8), to_signed(16#0A#, 8), to_signed(16#0E#, 8), to_signed(16#03#, 8), to_signed(16#07#, 8),\n     to_signed(16#0B#, 8), to_signed(16#0F#, 8), to_signed(16#04#, 8), to_signed(16#08#, 8), to_signed(16#0C#, 8),\n     to_signed(16#10#, 8), to_signed(16#01#, 8), to_signed(16#05#, 8), to_signed(16#09#, 8), to_signed(16#0D#, 8),\n     to_signed(16#02#, 8), to_signed(16#06#, 8), to_signed(16#0A#, 8), to_signed(16#0E#, 8), to_signed(16#03#, 8),\n     to_signed(16#07#, 8), to_signed(16#0B#, 8), to_signed(16#0F#, 8), to_signed(16#04#, 8), to_signed(16#08#, 8),\n     to_signed(16#0C#, 8), to_signed(16#10#, 8), to_signed(16#01#, 8), to_signed(16#05#, 8), to_signed(16#09#, 8),\n     to_signed(16#0D#, 8), to_signed(16#02#, 8), to_signed(16#06#, 8), to_signed(16#0A#, 8), to_signed(16#0E#, 8),\n     to_signed(16#03#, 8), to_signed(16#07#, 8), to_signed(16#0B#, 8), to_signed(16#0F#, 8), to_signed(16#04#, 8),\n     to_signed(16#08#, 8), to_signed(16#0C#, 8), to_signed(16#10#, 8), to_signed(16#01#, 8), to_signed(16#05#, 8),\n     to_signed(16#09#, 8), to_signed(16#0D#, 8), to_signed(16#02#, 8), to_signed(16#06#, 8), to_signed(16#0A#, 8),\n     to_signed(16#0E#, 8), to_signed(16#03#, 8), to_signed(16#07#, 8), to_signed(16#0B#, 8), to_signed(16#0F#, 8),\n     to_signed(16#04#, 8), to_signed(16#08#, 8), to_signed(16#0C#, 8), to_signed(16#10#, 8));  -- int8 [64]\n  CONSTANT select_indices1_data_2         : vector_of_signed8(0 TO 63) := \n    (to_signed(16#01#, 8), to_signed(16#02#, 8), to_signed(16#03#, 8), to_signed(16#04#, 8), to_signed(16#01#, 8),\n     to_signed(16#02#, 8), to_signed(16#03#, 8), to_signed(16#04#, 8), to_signed(16#01#, 8), to_signed(16#02#, 8),\n     to_signed(16#03#, 8), to_signed(16#04#, 8), to_signed(16#01#, 8), to_signed(16#02#, 8), to_signed(16#03#, 8),\n     to_signed(16#04#, 8), to_signed(16#05#, 8), to_signed(16#06#, 8), to_signed(16#07#, 8), to_signed(16#08#, 8),\n     to_signed(16#05#, 8), to_signed(16#06#, 8), to_signed(16#07#, 8), to_signed(16#08#, 8), to_signed(16#05#, 8),\n     to_signed(16#06#, 8), to_signed(16#07#, 8), to_signed(16#08#, 8), to_signed(16#05#, 8), to_signed(16#06#, 8),\n     to_signed(16#07#, 8), to_signed(16#08#, 8), to_signed(16#09#, 8), to_signed(16#0A#, 8), to_signed(16#0B#, 8),\n     to_signed(16#0C#, 8), to_signed(16#09#, 8), to_signed(16#0A#, 8), to_signed(16#0B#, 8), to_signed(16#0C#, 8),\n     to_signed(16#09#, 8), to_signed(16#0A#, 8), to_signed(16#0B#, 8), to_signed(16#0C#, 8), to_signed(16#09#, 8),\n     to_signed(16#0A#, 8), to_signed(16#0B#, 8), to_signed(16#0C#, 8), to_signed(16#0D#, 8), to_signed(16#0E#, 8),\n     to_signed(16#0F#, 8), to_signed(16#10#, 8), to_signed(16#0D#, 8), to_signed(16#0E#, 8), to_signed(16#0F#, 8),\n     to_signed(16#10#, 8), to_signed(16#0D#, 8), to_signed(16#0E#, 8), to_signed(16#0F#, 8), to_signed(16#10#, 8),\n     to_signed(16#0D#, 8), to_signed(16#0E#, 8), to_signed(16#0F#, 8), to_signed(16#10#, 8));  -- int8 [64]\n  CONSTANT select_indices0_data_4         : vector_of_signed8(0 TO 63) := \n    (to_signed(16#01#, 8), to_signed(16#05#, 8), to_signed(16#09#, 8), to_signed(16#0D#, 8), to_signed(16#02#, 8),\n     to_signed(16#06#, 8), to_signed(16#0A#, 8), to_signed(16#0E#, 8), to_signed(16#03#, 8), to_signed(16#07#, 8),\n     to_signed(16#0B#, 8), to_signed(16#0F#, 8), to_signed(16#04#, 8), to_signed(16#08#, 8), to_signed(16#0C#, 8),\n     to_signed(16#10#, 8), to_signed(16#01#, 8), to_signed(16#05#, 8), to_signed(16#09#, 8), to_signed(16#0D#, 8),\n     to_signed(16#02#, 8), to_signed(16#06#, 8), to_signed(16#0A#, 8), to_signed(16#0E#, 8), to_signed(16#03#, 8),\n     to_signed(16#07#, 8), to_signed(16#0B#, 8), to_signed(16#0F#, 8), to_signed(16#04#, 8), to_signed(16#08#, 8),\n     to_signed(16#0C#, 8), to_signed(16#10#, 8), to_signed(16#01#, 8), to_signed(16#05#, 8), to_signed(16#09#, 8),\n     to_signed(16#0D#, 8), to_signed(16#02#, 8), to_signed(16#06#, 8), to_signed(16#0A#, 8), to_signed(16#0E#, 8),\n     to_signed(16#03#, 8), to_signed(16#07#, 8), to_signed(16#0B#, 8), to_signed(16#0F#, 8), to_signed(16#04#, 8),\n     to_signed(16#08#, 8), to_signed(16#0C#, 8), to_signed(16#10#, 8), to_signed(16#01#, 8), to_signed(16#05#, 8),\n     to_signed(16#09#, 8), to_signed(16#0D#, 8), to_signed(16#02#, 8), to_signed(16#06#, 8), to_signed(16#0A#, 8),\n     to_signed(16#0E#, 8), to_signed(16#03#, 8), to_signed(16#07#, 8), to_signed(16#0B#, 8), to_signed(16#0F#, 8),\n     to_signed(16#04#, 8), to_signed(16#08#, 8), to_signed(16#0C#, 8), to_signed(16#10#, 8));  -- int8 [64]\n  CONSTANT select_indices1_data_4         : vector_of_signed8(0 TO 63) := \n    (to_signed(16#01#, 8), to_signed(16#02#, 8), to_signed(16#03#, 8), to_signed(16#04#, 8), to_signed(16#01#, 8),\n     to_signed(16#02#, 8), to_signed(16#03#, 8), to_signed(16#04#, 8), to_signed(16#01#, 8), to_signed(16#02#, 8),\n     to_signed(16#03#, 8), to_signed(16#04#, 8), to_signed(16#01#, 8), to_signed(16#02#, 8), to_signed(16#03#, 8),\n     to_signed(16#04#, 8), to_signed(16#05#, 8), to_signed(16#06#, 8), to_signed(16#07#, 8), to_signed(16#08#, 8),\n     to_signed(16#05#, 8), to_signed(16#06#, 8), to_signed(16#07#, 8), to_signed(16#08#, 8), to_signed(16#05#, 8),\n     to_signed(16#06#, 8), to_signed(16#07#, 8), to_signed(16#08#, 8), to_signed(16#05#, 8), to_signed(16#06#, 8),\n     to_signed(16#07#, 8), to_signed(16#08#, 8), to_signed(16#09#, 8), to_signed(16#0A#, 8), to_signed(16#0B#, 8),\n     to_signed(16#0C#, 8), to_signed(16#09#, 8), to_signed(16#0A#, 8), to_signed(16#0B#, 8), to_signed(16#0C#, 8),\n     to_signed(16#09#, 8), to_signed(16#0A#, 8), to_signed(16#0B#, 8), to_signed(16#0C#, 8), to_signed(16#09#, 8),\n     to_signed(16#0A#, 8), to_signed(16#0B#, 8), to_signed(16#0C#, 8), to_signed(16#0D#, 8), to_signed(16#0E#, 8),\n     to_signed(16#0F#, 8), to_signed(16#10#, 8), to_signed(16#0D#, 8), to_signed(16#0E#, 8), to_signed(16#0F#, 8),\n     to_signed(16#10#, 8), to_signed(16#0D#, 8), to_signed(16#0E#, 8), to_signed(16#0F#, 8), to_signed(16#10#, 8),\n     to_signed(16#0D#, 8), to_signed(16#0E#, 8), to_signed(16#0F#, 8), to_signed(16#10#, 8));  -- int8 [64]\n\n  -- Signals\n  SIGNAL B_signed                         : matrix_of_signed32(0 TO 3, 0 TO 1);  -- sfix32_En20 [4x2]\n  SIGNAL s                                : vector_of_signed32(0 TO 7);  -- sfix32_En20 [8]\n  SIGNAL selector_out                     : vector_of_signed32(0 TO 7);  -- sfix32_En20 [8]\n  SIGNAL s_1                              : vector_of_signed32(0 TO 7);  -- sfix32_En20 [8]\n  SIGNAL u_k_signed                       : vector_of_signed32(0 TO 1);  -- sfix32_En20 [2]\n  SIGNAL selector_out_1                   : vector_of_signed32(0 TO 7);  -- sfix32_En20 [8]\n  SIGNAL s_2                              : vector_of_signed32(0 TO 7);  -- sfix32_En20 [8]\n  SIGNAL MMul_dot_product_out             : vector_of_signed64(0 TO 7);  -- sfix64_En40 [8]\n  SIGNAL reshape_out                      : matrix_of_signed64(0 TO 1, 0 TO 3);  -- sfix64_En40 [2x4]\n  SIGNAL selector_out_2                   : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL Constant_out1                    : signed(31 DOWNTO 0);  -- sfix32_En20\n  SIGNAL selector_out_3                   : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL s_3                              : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL MatrixMultiply_out1              : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL fx                               : vector_of_std_logic_vector32(0 TO 3);  -- ufix32 [4]\n  SIGNAL fx_signed                        : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL Add_add_cast                     : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL Add_out1                         : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL Data_Type_Conversion_out1        : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL F_signed                         : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL s_4                              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL selector_out_4                   : vector_of_signed32(0 TO 63);  -- sfix32_En20 [64]\n  SIGNAL s_5                              : vector_of_signed32(0 TO 63);  -- sfix32_En20 [64]\n  SIGNAL P_k_1_k_1_signed                 : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL s_6                              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL selector_out_5                   : vector_of_signed32(0 TO 63);  -- sfix32_En20 [64]\n  SIGNAL s_7                              : vector_of_signed32(0 TO 63);  -- sfix32_En20 [64]\n  SIGNAL MMul_dot_product_out_1           : vector_of_signed64(0 TO 63);  -- sfix64_En40 [64]\n  SIGNAL reshape_out_1                    : matrix_of_signed64(0 TO 3, 0 TO 15);  -- sfix64_En40 [4x16]\n  SIGNAL selector_out_6                   : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL selector_out_7                   : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL MMul_add_01_out                  : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL selector_out_8                   : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL MMul_add_12_out                  : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL selector_out_9                   : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL s_8                              : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL selector_out_10                  : vector_of_signed64(0 TO 63);  -- sfix64_En40 [64]\n  SIGNAL s_9                              : vector_of_signed64(0 TO 63);  -- sfix64_En40 [64]\n  SIGNAL F_signed_1                       : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL Transpose_out1                   : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL s_10                             : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL selector_out_11                  : vector_of_signed32(0 TO 63);  -- sfix32_En20 [64]\n  SIGNAL s_11                             : vector_of_signed32(0 TO 63);  -- sfix32_En20 [64]\n  SIGNAL MMul_dot_product_out_2           : vector_of_signed96(0 TO 63);  -- sfix96_En60 [64]\n  SIGNAL reshape_out_2                    : matrix_of_signed96(0 TO 3, 0 TO 15);  -- sfix96_En60 [4x16]\n  SIGNAL selector_out_12                  : vector_of_signed96(0 TO 15);  -- sfix96_En60 [16]\n  SIGNAL selector_out_13                  : vector_of_signed96(0 TO 15);  -- sfix96_En60 [16]\n  SIGNAL MMul_add_01_out_1                : vector_of_signed96(0 TO 15);  -- sfix96_En60 [16]\n  SIGNAL selector_out_14                  : vector_of_signed96(0 TO 15);  -- sfix96_En60 [16]\n  SIGNAL MMul_add_12_out_1                : vector_of_signed96(0 TO 15);  -- sfix96_En60 [16]\n  SIGNAL selector_out_15                  : vector_of_signed96(0 TO 15);  -- sfix96_En60 [16]\n  SIGNAL s_12                             : vector_of_signed96(0 TO 15);  -- sfix96_En60 [16]\n  SIGNAL Product2_out1                    : matrix_of_signed96(0 TO 3, 0 TO 3);  -- sfix96_En60 [4x4]\n  SIGNAL c23_Product2_out1                : vector_of_signed96(0 TO 15);  -- sfix96_En60 [16]\n  SIGNAL Q_signed                         : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL c23_Q                            : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL Add1_add_cast                    : vector_of_signed96(0 TO 15);  -- sfix96_En60 [16]\n  SIGNAL c23_Add1_out1                    : vector_of_signed96(0 TO 15);  -- sfix96_En60 [16]\n  SIGNAL c27_Data_Type_Conversion1_out1   : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL Data_Type_Conversion1_out1       : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n\nBEGIN\n  u_MATLAB_Function : MATLAB_Function\n    PORT MAP( x_est => x_k_1_k_1,  -- sfix32_En20 [4]\n              dt => std_logic_vector(Constant_out1),  -- sfix32_En20\n              fx => fx  -- sfix32_En20 [4]\n              );\n\n  outputgen13: FOR k IN 0 TO 3 GENERATE\n    outputgen14: FOR k1 IN 0 TO 1 GENERATE\n      B_signed(k, k1) <= signed(B(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  s_gen1: FOR d1 IN 0 TO 1 GENERATE\n    s_gen: FOR d0 IN 0 TO 3 GENERATE\n      s(d0 + (d1 * 4)) <= B_signed(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n\n  selector_out_gen: FOR ii_select IN 0 TO 7 GENERATE\n    selector_out(ii_select) <= s(to_integer(resize(select_indices0_data(ii_select), 32) - 1));\n  END GENERATE selector_out_gen;\n\n\n  s_1_gen: FOR d0 IN 0 TO 7 GENERATE\n    s_1(d0) <= selector_out(d0);\n  END GENERATE;\n\n  outputgen12: FOR k IN 0 TO 1 GENERATE\n    u_k_signed(k) <= signed(u_k(k));\n  END GENERATE;\n\n\n  selector_out_1_gen: FOR ii_select1 IN 0 TO 7 GENERATE\n    selector_out_1(ii_select1) <= u_k_signed(to_integer(resize(select_indices1_data(ii_select1), 32) - 1));\n  END GENERATE selector_out_1_gen;\n\n\n  s_2_gen: FOR d0 IN 0 TO 7 GENERATE\n    s_2(d0) <= selector_out_1(d0);\n  END GENERATE;\n\n\n  MMul_dot_product_out_gen: FOR t_0 IN 0 TO 7 GENERATE\n    MMul_dot_product_out(t_0) <= s_1(t_0) * s_2(t_0);\n  END GENERATE MMul_dot_product_out_gen;\n\n\n  reshape_out_gen1: FOR d1 IN 0 TO 3 GENERATE\n    reshape_out_gen: FOR d0 IN 0 TO 1 GENERATE\n      reshape_out(d0, d1) <= MMul_dot_product_out(d0 + (d1 * 2));\n    END GENERATE;\n  END GENERATE;\n\n\n  selector_out_2_gen: FOR t_01 IN 0 TO 3 GENERATE\n    selector_out_2(t_01) <= reshape_out(0, t_01);\n  END GENERATE selector_out_2_gen;\n\n\n  Constant_out1 <= to_signed(20972, 32);\n\n\n  selector_out_3_gen: FOR t_02 IN 0 TO 3 GENERATE\n    selector_out_3(t_02) <= reshape_out(1, t_02);\n  END GENERATE selector_out_3_gen;\n\n\n\n  s_3_gen: FOR t_03 IN 0 TO 3 GENERATE\n    s_3(t_03) <= selector_out_2(t_03) + selector_out_3(t_03);\n  END GENERATE s_3_gen;\n\n\n  MatrixMultiply_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n    MatrixMultiply_out1(d0) <= s_3(d0);\n  END GENERATE;\n\n  outputgen11: FOR k IN 0 TO 3 GENERATE\n    fx_signed(k) <= signed(fx(k));\n  END GENERATE;\n\n\n  Add_out1_gen: FOR t_04 IN 0 TO 3 GENERATE\n    Add_add_cast(t_04) <= resize(fx_signed(t_04) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 64);\n    Add_out1(t_04) <= MatrixMultiply_out1(t_04) + Add_add_cast(t_04);\n  END GENERATE Add_out1_gen;\n\n\n\n  Data_Type_Conversion_out1_gen: FOR ii IN 0 TO 3 GENERATE\n    Data_Type_Conversion_out1(ii) <= Add_out1(ii)(51 DOWNTO 20);\n  END GENERATE Data_Type_Conversion_out1_gen;\n\n\n  outputgen10: FOR k IN 0 TO 3 GENERATE\n    x_k_k_1(k) <= std_logic_vector(Data_Type_Conversion_out1(k));\n  END GENERATE;\n\n  outputgen8: FOR k IN 0 TO 3 GENERATE\n    outputgen9: FOR k1 IN 0 TO 3 GENERATE\n      F_signed(k, k1) <= signed(F(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  s_4_gen1: FOR d1 IN 0 TO 3 GENERATE\n    s_4_gen: FOR d0 IN 0 TO 3 GENERATE\n      s_4(d0 + (d1 * 4)) <= F_signed(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n\n  selector_out_4_gen: FOR ii_select2 IN 0 TO 63 GENERATE\n    selector_out_4(ii_select2) <= s_4(to_integer(resize(select_indices0_data_2(ii_select2), 32) - 1));\n  END GENERATE selector_out_4_gen;\n\n\n  s_5_gen: FOR d0 IN 0 TO 63 GENERATE\n    s_5(d0) <= selector_out_4(d0);\n  END GENERATE;\n\n  outputgen6: FOR k IN 0 TO 3 GENERATE\n    outputgen7: FOR k1 IN 0 TO 3 GENERATE\n      P_k_1_k_1_signed(k, k1) <= signed(P_k_1_k_1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  s_6_gen1: FOR d1 IN 0 TO 3 GENERATE\n    s_6_gen: FOR d0 IN 0 TO 3 GENERATE\n      s_6(d0 + (d1 * 4)) <= P_k_1_k_1_signed(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n\n  selector_out_5_gen: FOR ii_select3 IN 0 TO 63 GENERATE\n    selector_out_5(ii_select3) <= s_6(to_integer(resize(select_indices1_data_2(ii_select3), 32) - 1));\n  END GENERATE selector_out_5_gen;\n\n\n  s_7_gen: FOR d0 IN 0 TO 63 GENERATE\n    s_7(d0) <= selector_out_5(d0);\n  END GENERATE;\n\n\n  MMul_dot_product_out_1_gen: FOR t_05 IN 0 TO 63 GENERATE\n    MMul_dot_product_out_1(t_05) <= s_5(t_05) * s_7(t_05);\n  END GENERATE MMul_dot_product_out_1_gen;\n\n\n  reshape_out_1_gen1: FOR d1 IN 0 TO 15 GENERATE\n    reshape_out_1_gen: FOR d0 IN 0 TO 3 GENERATE\n      reshape_out_1(d0, d1) <= MMul_dot_product_out_1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n\n  selector_out_6_gen: FOR t_06 IN 0 TO 15 GENERATE\n    selector_out_6(t_06) <= reshape_out_1(0, t_06);\n  END GENERATE selector_out_6_gen;\n\n\n\n  selector_out_7_gen: FOR t_07 IN 0 TO 15 GENERATE\n    selector_out_7(t_07) <= reshape_out_1(1, t_07);\n  END GENERATE selector_out_7_gen;\n\n\n\n  MMul_add_01_out_gen: FOR t_08 IN 0 TO 15 GENERATE\n    MMul_add_01_out(t_08) <= selector_out_6(t_08) + selector_out_7(t_08);\n  END GENERATE MMul_add_01_out_gen;\n\n\n\n  selector_out_8_gen: FOR t_09 IN 0 TO 15 GENERATE\n    selector_out_8(t_09) <= reshape_out_1(2, t_09);\n  END GENERATE selector_out_8_gen;\n\n\n\n  MMul_add_12_out_gen: FOR t_010 IN 0 TO 15 GENERATE\n    MMul_add_12_out(t_010) <= MMul_add_01_out(t_010) + selector_out_8(t_010);\n  END GENERATE MMul_add_12_out_gen;\n\n\n\n  selector_out_9_gen: FOR t_011 IN 0 TO 15 GENERATE\n    selector_out_9(t_011) <= reshape_out_1(3, t_011);\n  END GENERATE selector_out_9_gen;\n\n\n\n  s_8_gen: FOR t_012 IN 0 TO 15 GENERATE\n    s_8(t_012) <= MMul_add_12_out(t_012) + selector_out_9(t_012);\n  END GENERATE s_8_gen;\n\n\n\n  selector_out_10_gen: FOR ii_select4 IN 0 TO 63 GENERATE\n    selector_out_10(ii_select4) <= s_8(to_integer(resize(select_indices0_data_4(ii_select4), 32) - 1));\n  END GENERATE selector_out_10_gen;\n\n\n  s_9_gen: FOR d0 IN 0 TO 63 GENERATE\n    s_9(d0) <= selector_out_10(d0);\n  END GENERATE;\n\n  outputgen4: FOR k IN 0 TO 3 GENERATE\n    outputgen5: FOR k1 IN 0 TO 3 GENERATE\n      F_signed_1(k, k1) <= signed(F(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n\n  Transpose_out1_gen: FOR t_1 IN 0 TO 3 GENERATE\n    Transpose_out1_gen_1: FOR t_013 IN 0 TO 3 GENERATE\n      Transpose_out1(t_013, t_1) <= F_signed_1(t_1, t_013);\n    END GENERATE Transpose_out1_gen_1;\n  END GENERATE Transpose_out1_gen;\n\n\n  s_10_gen1: FOR d1 IN 0 TO 3 GENERATE\n    s_10_gen: FOR d0 IN 0 TO 3 GENERATE\n      s_10(d0 + (d1 * 4)) <= Transpose_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n\n  selector_out_11_gen: FOR ii_select5 IN 0 TO 63 GENERATE\n    selector_out_11(ii_select5) <= s_10(to_integer(resize(select_indices1_data_4(ii_select5), 32) - 1));\n  END GENERATE selector_out_11_gen;\n\n\n  s_11_gen: FOR d0 IN 0 TO 63 GENERATE\n    s_11(d0) <= selector_out_11(d0);\n  END GENERATE;\n\n\n  MMul_dot_product_out_2_gen: FOR t_014 IN 0 TO 63 GENERATE\n    MMul_dot_product_out_2(t_014) <= s_9(t_014) * s_11(t_014);\n  END GENERATE MMul_dot_product_out_2_gen;\n\n\n  reshape_out_2_gen1: FOR d1 IN 0 TO 15 GENERATE\n    reshape_out_2_gen: FOR d0 IN 0 TO 3 GENERATE\n      reshape_out_2(d0, d1) <= MMul_dot_product_out_2(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n\n  selector_out_12_gen: FOR t_015 IN 0 TO 15 GENERATE\n    selector_out_12(t_015) <= reshape_out_2(0, t_015);\n  END GENERATE selector_out_12_gen;\n\n\n\n  selector_out_13_gen: FOR t_016 IN 0 TO 15 GENERATE\n    selector_out_13(t_016) <= reshape_out_2(1, t_016);\n  END GENERATE selector_out_13_gen;\n\n\n\n  MMul_add_01_out_1_gen: FOR t_017 IN 0 TO 15 GENERATE\n    MMul_add_01_out_1(t_017) <= selector_out_12(t_017) + selector_out_13(t_017);\n  END GENERATE MMul_add_01_out_1_gen;\n\n\n\n  selector_out_14_gen: FOR t_018 IN 0 TO 15 GENERATE\n    selector_out_14(t_018) <= reshape_out_2(2, t_018);\n  END GENERATE selector_out_14_gen;\n\n\n\n  MMul_add_12_out_1_gen: FOR t_019 IN 0 TO 15 GENERATE\n    MMul_add_12_out_1(t_019) <= MMul_add_01_out_1(t_019) + selector_out_14(t_019);\n  END GENERATE MMul_add_12_out_1_gen;\n\n\n\n  selector_out_15_gen: FOR t_020 IN 0 TO 15 GENERATE\n    selector_out_15(t_020) <= reshape_out_2(3, t_020);\n  END GENERATE selector_out_15_gen;\n\n\n\n  s_12_gen: FOR t_021 IN 0 TO 15 GENERATE\n    s_12(t_021) <= MMul_add_12_out_1(t_021) + selector_out_15(t_021);\n  END GENERATE s_12_gen;\n\n\n  Product2_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Product2_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Product2_out1(d0, d1) <= s_12(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  c23_Product2_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c23_Product2_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      c23_Product2_out1(d0 + (d1 * 4)) <= Product2_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n  outputgen2: FOR k IN 0 TO 3 GENERATE\n    outputgen3: FOR k1 IN 0 TO 3 GENERATE\n      Q_signed(k, k1) <= signed(Q(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  c23_Q_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c23_Q_gen: FOR d0 IN 0 TO 3 GENERATE\n      c23_Q(d0 + (d1 * 4)) <= Q_signed(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n\n  c23_Add1_out1_gen: FOR t_022 IN 0 TO 15 GENERATE\n    Add1_add_cast(t_022) <= resize(c23_Q(t_022) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 96);\n    c23_Add1_out1(t_022) <= c23_Product2_out1(t_022) + Add1_add_cast(t_022);\n  END GENERATE c23_Add1_out1_gen;\n\n\n\n  c27_Data_Type_Conversion1_out1_gen: FOR ii1 IN 0 TO 15 GENERATE\n    c27_Data_Type_Conversion1_out1(ii1) <= c23_Add1_out1(ii1)(71 DOWNTO 40);\n  END GENERATE c27_Data_Type_Conversion1_out1_gen;\n\n\n  Data_Type_Conversion1_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Data_Type_Conversion1_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Data_Type_Conversion1_out1(d0, d1) <= c27_Data_Type_Conversion1_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen: FOR k IN 0 TO 3 GENERATE\n    outputgen1: FOR k1 IN 0 TO 3 GENERATE\n      P_k_k_1(k, k1) <= std_logic_vector(Data_Type_Conversion1_out1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\nEND rtl;\n\n"},{"name":"Update.vhd","type":"source","group":"model","path":"hdl_prj\\hdlsrc\\EkalmanF_ac_sim","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: hdl_prj\\hdlsrc\\EkalmanF_ac_sim\\Update.vhd\n-- Created: 2026-01-12 14:16:47\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Update\n-- Source Path: EkalmanF_ac_sim/EKF/Update\n-- Hierarchy Level: 1\n-- Model version: 1.76\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\nUSE work.EKF_pkg.ALL;\n\nENTITY Update IS\n  PORT( x_k_k_1                           :   IN    vector_of_std_logic_vector32(0 TO 3);  -- sfix32_En20 [4]\n        P_k_k_1                           :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        y_k                               :   IN    vector_of_std_logic_vector32(0 TO 3);  -- sfix32_En20 [4]\n        K_k                               :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        H                                 :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n        x_k_k                             :   OUT   vector_of_std_logic_vector32(0 TO 3);  -- sfix32_En20 [4]\n        P_k_k                             :   OUT   matrix_of_std_logic_vector32(0 TO 3, 0 TO 3)  -- sfix32_En20 [4x4]\n        );\nEND Update;\n\n\nARCHITECTURE rtl OF Update IS\n\n  -- Constants\n  CONSTANT select_indices0_data           : vector_of_signed8(0 TO 15) := \n    (to_signed(16#01#, 8), to_signed(16#05#, 8), to_signed(16#09#, 8), to_signed(16#0D#, 8), to_signed(16#02#, 8),\n     to_signed(16#06#, 8), to_signed(16#0A#, 8), to_signed(16#0E#, 8), to_signed(16#03#, 8), to_signed(16#07#, 8),\n     to_signed(16#0B#, 8), to_signed(16#0F#, 8), to_signed(16#04#, 8), to_signed(16#08#, 8), to_signed(16#0C#, 8),\n     to_signed(16#10#, 8));  -- int8 [16]\n  CONSTANT select_indices1_data           : vector_of_signed8(0 TO 15) := \n    (to_signed(16#01#, 8), to_signed(16#02#, 8), to_signed(16#03#, 8), to_signed(16#04#, 8), to_signed(16#01#, 8),\n     to_signed(16#02#, 8), to_signed(16#03#, 8), to_signed(16#04#, 8), to_signed(16#01#, 8), to_signed(16#02#, 8),\n     to_signed(16#03#, 8), to_signed(16#04#, 8), to_signed(16#01#, 8), to_signed(16#02#, 8), to_signed(16#03#, 8),\n     to_signed(16#04#, 8));  -- int8 [16]\n  CONSTANT select_indices0_data_2         : vector_of_signed8(0 TO 63) := \n    (to_signed(16#01#, 8), to_signed(16#05#, 8), to_signed(16#09#, 8), to_signed(16#0D#, 8), to_signed(16#02#, 8),\n     to_signed(16#06#, 8), to_signed(16#0A#, 8), to_signed(16#0E#, 8), to_signed(16#03#, 8), to_signed(16#07#, 8),\n     to_signed(16#0B#, 8), to_signed(16#0F#, 8), to_signed(16#04#, 8), to_signed(16#08#, 8), to_signed(16#0C#, 8),\n     to_signed(16#10#, 8), to_signed(16#01#, 8), to_signed(16#05#, 8), to_signed(16#09#, 8), to_signed(16#0D#, 8),\n     to_signed(16#02#, 8), to_signed(16#06#, 8), to_signed(16#0A#, 8), to_signed(16#0E#, 8), to_signed(16#03#, 8),\n     to_signed(16#07#, 8), to_signed(16#0B#, 8), to_signed(16#0F#, 8), to_signed(16#04#, 8), to_signed(16#08#, 8),\n     to_signed(16#0C#, 8), to_signed(16#10#, 8), to_signed(16#01#, 8), to_signed(16#05#, 8), to_signed(16#09#, 8),\n     to_signed(16#0D#, 8), to_signed(16#02#, 8), to_signed(16#06#, 8), to_signed(16#0A#, 8), to_signed(16#0E#, 8),\n     to_signed(16#03#, 8), to_signed(16#07#, 8), to_signed(16#0B#, 8), to_signed(16#0F#, 8), to_signed(16#04#, 8),\n     to_signed(16#08#, 8), to_signed(16#0C#, 8), to_signed(16#10#, 8), to_signed(16#01#, 8), to_signed(16#05#, 8),\n     to_signed(16#09#, 8), to_signed(16#0D#, 8), to_signed(16#02#, 8), to_signed(16#06#, 8), to_signed(16#0A#, 8),\n     to_signed(16#0E#, 8), to_signed(16#03#, 8), to_signed(16#07#, 8), to_signed(16#0B#, 8), to_signed(16#0F#, 8),\n     to_signed(16#04#, 8), to_signed(16#08#, 8), to_signed(16#0C#, 8), to_signed(16#10#, 8));  -- int8 [64]\n  CONSTANT select_indices1_data_2         : vector_of_signed8(0 TO 63) := \n    (to_signed(16#01#, 8), to_signed(16#02#, 8), to_signed(16#03#, 8), to_signed(16#04#, 8), to_signed(16#01#, 8),\n     to_signed(16#02#, 8), to_signed(16#03#, 8), to_signed(16#04#, 8), to_signed(16#01#, 8), to_signed(16#02#, 8),\n     to_signed(16#03#, 8), to_signed(16#04#, 8), to_signed(16#01#, 8), to_signed(16#02#, 8), to_signed(16#03#, 8),\n     to_signed(16#04#, 8), to_signed(16#05#, 8), to_signed(16#06#, 8), to_signed(16#07#, 8), to_signed(16#08#, 8),\n     to_signed(16#05#, 8), to_signed(16#06#, 8), to_signed(16#07#, 8), to_signed(16#08#, 8), to_signed(16#05#, 8),\n     to_signed(16#06#, 8), to_signed(16#07#, 8), to_signed(16#08#, 8), to_signed(16#05#, 8), to_signed(16#06#, 8),\n     to_signed(16#07#, 8), to_signed(16#08#, 8), to_signed(16#09#, 8), to_signed(16#0A#, 8), to_signed(16#0B#, 8),\n     to_signed(16#0C#, 8), to_signed(16#09#, 8), to_signed(16#0A#, 8), to_signed(16#0B#, 8), to_signed(16#0C#, 8),\n     to_signed(16#09#, 8), to_signed(16#0A#, 8), to_signed(16#0B#, 8), to_signed(16#0C#, 8), to_signed(16#09#, 8),\n     to_signed(16#0A#, 8), to_signed(16#0B#, 8), to_signed(16#0C#, 8), to_signed(16#0D#, 8), to_signed(16#0E#, 8),\n     to_signed(16#0F#, 8), to_signed(16#10#, 8), to_signed(16#0D#, 8), to_signed(16#0E#, 8), to_signed(16#0F#, 8),\n     to_signed(16#10#, 8), to_signed(16#0D#, 8), to_signed(16#0E#, 8), to_signed(16#0F#, 8), to_signed(16#10#, 8),\n     to_signed(16#0D#, 8), to_signed(16#0E#, 8), to_signed(16#0F#, 8), to_signed(16#10#, 8));  -- int8 [64]\n  CONSTANT select_indices0_data_4         : vector_of_signed8(0 TO 63) := \n    (to_signed(16#01#, 8), to_signed(16#05#, 8), to_signed(16#09#, 8), to_signed(16#0D#, 8), to_signed(16#02#, 8),\n     to_signed(16#06#, 8), to_signed(16#0A#, 8), to_signed(16#0E#, 8), to_signed(16#03#, 8), to_signed(16#07#, 8),\n     to_signed(16#0B#, 8), to_signed(16#0F#, 8), to_signed(16#04#, 8), to_signed(16#08#, 8), to_signed(16#0C#, 8),\n     to_signed(16#10#, 8), to_signed(16#01#, 8), to_signed(16#05#, 8), to_signed(16#09#, 8), to_signed(16#0D#, 8),\n     to_signed(16#02#, 8), to_signed(16#06#, 8), to_signed(16#0A#, 8), to_signed(16#0E#, 8), to_signed(16#03#, 8),\n     to_signed(16#07#, 8), to_signed(16#0B#, 8), to_signed(16#0F#, 8), to_signed(16#04#, 8), to_signed(16#08#, 8),\n     to_signed(16#0C#, 8), to_signed(16#10#, 8), to_signed(16#01#, 8), to_signed(16#05#, 8), to_signed(16#09#, 8),\n     to_signed(16#0D#, 8), to_signed(16#02#, 8), to_signed(16#06#, 8), to_signed(16#0A#, 8), to_signed(16#0E#, 8),\n     to_signed(16#03#, 8), to_signed(16#07#, 8), to_signed(16#0B#, 8), to_signed(16#0F#, 8), to_signed(16#04#, 8),\n     to_signed(16#08#, 8), to_signed(16#0C#, 8), to_signed(16#10#, 8), to_signed(16#01#, 8), to_signed(16#05#, 8),\n     to_signed(16#09#, 8), to_signed(16#0D#, 8), to_signed(16#02#, 8), to_signed(16#06#, 8), to_signed(16#0A#, 8),\n     to_signed(16#0E#, 8), to_signed(16#03#, 8), to_signed(16#07#, 8), to_signed(16#0B#, 8), to_signed(16#0F#, 8),\n     to_signed(16#04#, 8), to_signed(16#08#, 8), to_signed(16#0C#, 8), to_signed(16#10#, 8));  -- int8 [64]\n  CONSTANT select_indices1_data_4         : vector_of_signed8(0 TO 63) := \n    (to_signed(16#01#, 8), to_signed(16#02#, 8), to_signed(16#03#, 8), to_signed(16#04#, 8), to_signed(16#01#, 8),\n     to_signed(16#02#, 8), to_signed(16#03#, 8), to_signed(16#04#, 8), to_signed(16#01#, 8), to_signed(16#02#, 8),\n     to_signed(16#03#, 8), to_signed(16#04#, 8), to_signed(16#01#, 8), to_signed(16#02#, 8), to_signed(16#03#, 8),\n     to_signed(16#04#, 8), to_signed(16#05#, 8), to_signed(16#06#, 8), to_signed(16#07#, 8), to_signed(16#08#, 8),\n     to_signed(16#05#, 8), to_signed(16#06#, 8), to_signed(16#07#, 8), to_signed(16#08#, 8), to_signed(16#05#, 8),\n     to_signed(16#06#, 8), to_signed(16#07#, 8), to_signed(16#08#, 8), to_signed(16#05#, 8), to_signed(16#06#, 8),\n     to_signed(16#07#, 8), to_signed(16#08#, 8), to_signed(16#09#, 8), to_signed(16#0A#, 8), to_signed(16#0B#, 8),\n     to_signed(16#0C#, 8), to_signed(16#09#, 8), to_signed(16#0A#, 8), to_signed(16#0B#, 8), to_signed(16#0C#, 8),\n     to_signed(16#09#, 8), to_signed(16#0A#, 8), to_signed(16#0B#, 8), to_signed(16#0C#, 8), to_signed(16#09#, 8),\n     to_signed(16#0A#, 8), to_signed(16#0B#, 8), to_signed(16#0C#, 8), to_signed(16#0D#, 8), to_signed(16#0E#, 8),\n     to_signed(16#0F#, 8), to_signed(16#10#, 8), to_signed(16#0D#, 8), to_signed(16#0E#, 8), to_signed(16#0F#, 8),\n     to_signed(16#10#, 8), to_signed(16#0D#, 8), to_signed(16#0E#, 8), to_signed(16#0F#, 8), to_signed(16#10#, 8),\n     to_signed(16#0D#, 8), to_signed(16#0E#, 8), to_signed(16#0F#, 8), to_signed(16#10#, 8));  -- int8 [64]\n\n  -- Signals\n  SIGNAL K_k_signed                       : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL s                                : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL selector_out                     : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL s_1                              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL y_k_signed                       : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL selector_out_1                   : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL s_2                              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL MMul_dot_product_out             : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL reshape_out                      : matrix_of_signed64(0 TO 3, 0 TO 3);  -- sfix64_En40 [4x4]\n  SIGNAL selector_out_2                   : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL selector_out_3                   : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL MMul_add_01_out                  : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL selector_out_4                   : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL MMul_add_12_out                  : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL selector_out_5                   : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL s_3                              : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL Product_out1                     : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL x_k_k_1_signed                   : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL Add_add_cast                     : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL Add_out1                         : vector_of_signed64(0 TO 3);  -- sfix64_En40 [4]\n  SIGNAL Data_Type_Conversion2_out1       : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL K_k_signed_1                     : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL s_4                              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL selector_out_6                   : vector_of_signed32(0 TO 63);  -- sfix32_En20 [64]\n  SIGNAL s_5                              : vector_of_signed32(0 TO 63);  -- sfix32_En20 [64]\n  SIGNAL H_signed                         : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL s_6                              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL selector_out_7                   : vector_of_signed32(0 TO 63);  -- sfix32_En20 [64]\n  SIGNAL s_7                              : vector_of_signed32(0 TO 63);  -- sfix32_En20 [64]\n  SIGNAL MMul_dot_product_out_1           : vector_of_signed64(0 TO 63);  -- sfix64_En40 [64]\n  SIGNAL reshape_out_1                    : matrix_of_signed64(0 TO 3, 0 TO 15);  -- sfix64_En40 [4x16]\n  SIGNAL selector_out_8                   : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL selector_out_9                   : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL MMul_add_01_out_1                : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL selector_out_10                  : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL MMul_add_12_out_1                : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL c10_Constant_out1                : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL Constant_out1                    : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL c28_Constant_out1                : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL Data_Type_Conversion1_out1       : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL c21_Data_Type_Conversion1_out1   : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL selector_out_11                  : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL s_8                              : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL Product1_out1                    : matrix_of_signed64(0 TO 3, 0 TO 3);  -- sfix64_En40 [4x4]\n  SIGNAL c21_Product1_out1                : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL Add1_sub_cast                    : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL c21_Add1_out1                    : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL Add1_out1                        : matrix_of_signed64(0 TO 3, 0 TO 3);  -- sfix64_En40 [4x4]\n  SIGNAL s_9                              : vector_of_signed64(0 TO 15);  -- sfix64_En40 [16]\n  SIGNAL selector_out_12                  : vector_of_signed64(0 TO 63);  -- sfix64_En40 [64]\n  SIGNAL s_10                             : vector_of_signed64(0 TO 63);  -- sfix64_En40 [64]\n  SIGNAL P_k_k_1_signed                   : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL s_11                             : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL selector_out_13                  : vector_of_signed32(0 TO 63);  -- sfix32_En20 [64]\n  SIGNAL s_12                             : vector_of_signed32(0 TO 63);  -- sfix32_En20 [64]\n  SIGNAL MMul_dot_product_out_2           : vector_of_signed96(0 TO 63);  -- sfix96_En60 [64]\n  SIGNAL reshape_out_2                    : matrix_of_signed96(0 TO 3, 0 TO 15);  -- sfix96_En60 [4x16]\n  SIGNAL selector_out_14                  : vector_of_signed96(0 TO 15);  -- sfix96_En60 [16]\n  SIGNAL selector_out_15                  : vector_of_signed96(0 TO 15);  -- sfix96_En60 [16]\n  SIGNAL MMul_add_01_out_2                : vector_of_signed96(0 TO 15);  -- sfix96_En60 [16]\n  SIGNAL selector_out_16                  : vector_of_signed96(0 TO 15);  -- sfix96_En60 [16]\n  SIGNAL MMul_add_12_out_2                : vector_of_signed96(0 TO 15);  -- sfix96_En60 [16]\n  SIGNAL selector_out_17                  : vector_of_signed96(0 TO 15);  -- sfix96_En60 [16]\n  SIGNAL s_13                             : vector_of_signed96(0 TO 15);  -- sfix96_En60 [16]\n  SIGNAL Product2_out1                    : matrix_of_signed96(0 TO 3, 0 TO 3);  -- sfix96_En60 [4x4]\n  SIGNAL c23_Product2_out1                : vector_of_signed96(0 TO 15);  -- sfix96_En60 [16]\n  SIGNAL c23_Data_Type_Conversion_out1    : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL Data_Type_Conversion_out1        : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n\nBEGIN\n  outputgen11: FOR k IN 0 TO 3 GENERATE\n    outputgen12: FOR k1 IN 0 TO 3 GENERATE\n      K_k_signed(k, k1) <= signed(K_k(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  s_gen1: FOR d1 IN 0 TO 3 GENERATE\n    s_gen: FOR d0 IN 0 TO 3 GENERATE\n      s(d0 + (d1 * 4)) <= K_k_signed(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n\n  selector_out_gen: FOR ii_select IN 0 TO 15 GENERATE\n    selector_out(ii_select) <= s(to_integer(resize(select_indices0_data(ii_select), 32) - 1));\n  END GENERATE selector_out_gen;\n\n\n  s_1_gen: FOR d0 IN 0 TO 15 GENERATE\n    s_1(d0) <= selector_out(d0);\n  END GENERATE;\n\n  outputgen10: FOR k IN 0 TO 3 GENERATE\n    y_k_signed(k) <= signed(y_k(k));\n  END GENERATE;\n\n\n  selector_out_1_gen: FOR ii_select1 IN 0 TO 15 GENERATE\n    selector_out_1(ii_select1) <= y_k_signed(to_integer(resize(select_indices1_data(ii_select1), 32) - 1));\n  END GENERATE selector_out_1_gen;\n\n\n  s_2_gen: FOR d0 IN 0 TO 15 GENERATE\n    s_2(d0) <= selector_out_1(d0);\n  END GENERATE;\n\n\n  MMul_dot_product_out_gen: FOR t_0 IN 0 TO 15 GENERATE\n    MMul_dot_product_out(t_0) <= s_1(t_0) * s_2(t_0);\n  END GENERATE MMul_dot_product_out_gen;\n\n\n  reshape_out_gen1: FOR d1 IN 0 TO 3 GENERATE\n    reshape_out_gen: FOR d0 IN 0 TO 3 GENERATE\n      reshape_out(d0, d1) <= MMul_dot_product_out(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n\n  selector_out_2_gen: FOR t_01 IN 0 TO 3 GENERATE\n    selector_out_2(t_01) <= reshape_out(0, t_01);\n  END GENERATE selector_out_2_gen;\n\n\n\n  selector_out_3_gen: FOR t_02 IN 0 TO 3 GENERATE\n    selector_out_3(t_02) <= reshape_out(1, t_02);\n  END GENERATE selector_out_3_gen;\n\n\n\n  MMul_add_01_out_gen: FOR t_03 IN 0 TO 3 GENERATE\n    MMul_add_01_out(t_03) <= selector_out_2(t_03) + selector_out_3(t_03);\n  END GENERATE MMul_add_01_out_gen;\n\n\n\n  selector_out_4_gen: FOR t_04 IN 0 TO 3 GENERATE\n    selector_out_4(t_04) <= reshape_out(2, t_04);\n  END GENERATE selector_out_4_gen;\n\n\n\n  MMul_add_12_out_gen: FOR t_05 IN 0 TO 3 GENERATE\n    MMul_add_12_out(t_05) <= MMul_add_01_out(t_05) + selector_out_4(t_05);\n  END GENERATE MMul_add_12_out_gen;\n\n\n\n  selector_out_5_gen: FOR t_06 IN 0 TO 3 GENERATE\n    selector_out_5(t_06) <= reshape_out(3, t_06);\n  END GENERATE selector_out_5_gen;\n\n\n\n  s_3_gen: FOR t_07 IN 0 TO 3 GENERATE\n    s_3(t_07) <= MMul_add_12_out(t_07) + selector_out_5(t_07);\n  END GENERATE s_3_gen;\n\n\n  Product_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n    Product_out1(d0) <= s_3(d0);\n  END GENERATE;\n\n  outputgen9: FOR k IN 0 TO 3 GENERATE\n    x_k_k_1_signed(k) <= signed(x_k_k_1(k));\n  END GENERATE;\n\n\n  Add_out1_gen: FOR t_08 IN 0 TO 3 GENERATE\n    Add_add_cast(t_08) <= resize(x_k_k_1_signed(t_08) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 64);\n    Add_out1(t_08) <= Product_out1(t_08) + Add_add_cast(t_08);\n  END GENERATE Add_out1_gen;\n\n\n\n  Data_Type_Conversion2_out1_gen: FOR ii IN 0 TO 3 GENERATE\n    Data_Type_Conversion2_out1(ii) <= Add_out1(ii)(51 DOWNTO 20);\n  END GENERATE Data_Type_Conversion2_out1_gen;\n\n\n  outputgen8: FOR k IN 0 TO 3 GENERATE\n    x_k_k(k) <= std_logic_vector(Data_Type_Conversion2_out1(k));\n  END GENERATE;\n\n  outputgen6: FOR k IN 0 TO 3 GENERATE\n    outputgen7: FOR k1 IN 0 TO 3 GENERATE\n      K_k_signed_1(k, k1) <= signed(K_k(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  s_4_gen1: FOR d1 IN 0 TO 3 GENERATE\n    s_4_gen: FOR d0 IN 0 TO 3 GENERATE\n      s_4(d0 + (d1 * 4)) <= K_k_signed_1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n\n  selector_out_6_gen: FOR ii_select2 IN 0 TO 63 GENERATE\n    selector_out_6(ii_select2) <= s_4(to_integer(resize(select_indices0_data_2(ii_select2), 32) - 1));\n  END GENERATE selector_out_6_gen;\n\n\n  s_5_gen: FOR d0 IN 0 TO 63 GENERATE\n    s_5(d0) <= selector_out_6(d0);\n  END GENERATE;\n\n  outputgen4: FOR k IN 0 TO 3 GENERATE\n    outputgen5: FOR k1 IN 0 TO 3 GENERATE\n      H_signed(k, k1) <= signed(H(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  s_6_gen1: FOR d1 IN 0 TO 3 GENERATE\n    s_6_gen: FOR d0 IN 0 TO 3 GENERATE\n      s_6(d0 + (d1 * 4)) <= H_signed(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n\n  selector_out_7_gen: FOR ii_select3 IN 0 TO 63 GENERATE\n    selector_out_7(ii_select3) <= s_6(to_integer(resize(select_indices1_data_2(ii_select3), 32) - 1));\n  END GENERATE selector_out_7_gen;\n\n\n  s_7_gen: FOR d0 IN 0 TO 63 GENERATE\n    s_7(d0) <= selector_out_7(d0);\n  END GENERATE;\n\n\n  MMul_dot_product_out_1_gen: FOR t_09 IN 0 TO 63 GENERATE\n    MMul_dot_product_out_1(t_09) <= s_5(t_09) * s_7(t_09);\n  END GENERATE MMul_dot_product_out_1_gen;\n\n\n  reshape_out_1_gen1: FOR d1 IN 0 TO 15 GENERATE\n    reshape_out_1_gen: FOR d0 IN 0 TO 3 GENERATE\n      reshape_out_1(d0, d1) <= MMul_dot_product_out_1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n\n  selector_out_8_gen: FOR t_010 IN 0 TO 15 GENERATE\n    selector_out_8(t_010) <= reshape_out_1(0, t_010);\n  END GENERATE selector_out_8_gen;\n\n\n\n  selector_out_9_gen: FOR t_011 IN 0 TO 15 GENERATE\n    selector_out_9(t_011) <= reshape_out_1(1, t_011);\n  END GENERATE selector_out_9_gen;\n\n\n\n  MMul_add_01_out_1_gen: FOR t_012 IN 0 TO 15 GENERATE\n    MMul_add_01_out_1(t_012) <= selector_out_8(t_012) + selector_out_9(t_012);\n  END GENERATE MMul_add_01_out_1_gen;\n\n\n\n  selector_out_10_gen: FOR t_013 IN 0 TO 15 GENERATE\n    selector_out_10(t_013) <= reshape_out_1(2, t_013);\n  END GENERATE selector_out_10_gen;\n\n\n\n  MMul_add_12_out_1_gen: FOR t_014 IN 0 TO 15 GENERATE\n    MMul_add_12_out_1(t_014) <= MMul_add_01_out_1(t_014) + selector_out_10(t_014);\n  END GENERATE MMul_add_12_out_1_gen;\n\n\n  c10_Constant_out1(0) <= to_signed(1048576, 32);\n  c10_Constant_out1(1) <= to_signed(0, 32);\n  c10_Constant_out1(2) <= to_signed(0, 32);\n  c10_Constant_out1(3) <= to_signed(0, 32);\n  c10_Constant_out1(4) <= to_signed(0, 32);\n  c10_Constant_out1(5) <= to_signed(1048576, 32);\n  c10_Constant_out1(6) <= to_signed(0, 32);\n  c10_Constant_out1(7) <= to_signed(0, 32);\n  c10_Constant_out1(8) <= to_signed(0, 32);\n  c10_Constant_out1(9) <= to_signed(0, 32);\n  c10_Constant_out1(10) <= to_signed(1048576, 32);\n  c10_Constant_out1(11) <= to_signed(0, 32);\n  c10_Constant_out1(12) <= to_signed(0, 32);\n  c10_Constant_out1(13) <= to_signed(0, 32);\n  c10_Constant_out1(14) <= to_signed(0, 32);\n  c10_Constant_out1(15) <= to_signed(1048576, 32);\n\n  Constant_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Constant_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Constant_out1(d0, d1) <= c10_Constant_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  c28_Constant_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c28_Constant_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      c28_Constant_out1(d0 + (d1 * 4)) <= Constant_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n  Data_Type_Conversion1_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Data_Type_Conversion1_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Data_Type_Conversion1_out1(d0, d1) <= c28_Constant_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  c21_Data_Type_Conversion1_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c21_Data_Type_Conversion1_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      c21_Data_Type_Conversion1_out1(d0 + (d1 * 4)) <= Data_Type_Conversion1_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n\n  selector_out_11_gen: FOR t_015 IN 0 TO 15 GENERATE\n    selector_out_11(t_015) <= reshape_out_1(3, t_015);\n  END GENERATE selector_out_11_gen;\n\n\n\n  s_8_gen: FOR t_016 IN 0 TO 15 GENERATE\n    s_8(t_016) <= MMul_add_12_out_1(t_016) + selector_out_11(t_016);\n  END GENERATE s_8_gen;\n\n\n  Product1_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Product1_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Product1_out1(d0, d1) <= s_8(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  c21_Product1_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c21_Product1_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      c21_Product1_out1(d0 + (d1 * 4)) <= Product1_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n\n  c21_Add1_out1_gen: FOR t_017 IN 0 TO 15 GENERATE\n    Add1_sub_cast(t_017) <= resize(c21_Data_Type_Conversion1_out1(t_017) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 64);\n    c21_Add1_out1(t_017) <= Add1_sub_cast(t_017) - c21_Product1_out1(t_017);\n  END GENERATE c21_Add1_out1_gen;\n\n\n  Add1_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Add1_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Add1_out1(d0, d1) <= c21_Add1_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  s_9_gen1: FOR d1 IN 0 TO 3 GENERATE\n    s_9_gen: FOR d0 IN 0 TO 3 GENERATE\n      s_9(d0 + (d1 * 4)) <= Add1_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n\n  selector_out_12_gen: FOR ii_select4 IN 0 TO 63 GENERATE\n    selector_out_12(ii_select4) <= s_9(to_integer(resize(select_indices0_data_4(ii_select4), 32) - 1));\n  END GENERATE selector_out_12_gen;\n\n\n  s_10_gen: FOR d0 IN 0 TO 63 GENERATE\n    s_10(d0) <= selector_out_12(d0);\n  END GENERATE;\n\n  outputgen2: FOR k IN 0 TO 3 GENERATE\n    outputgen3: FOR k1 IN 0 TO 3 GENERATE\n      P_k_k_1_signed(k, k1) <= signed(P_k_k_1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  s_11_gen1: FOR d1 IN 0 TO 3 GENERATE\n    s_11_gen: FOR d0 IN 0 TO 3 GENERATE\n      s_11(d0 + (d1 * 4)) <= P_k_k_1_signed(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n\n  selector_out_13_gen: FOR ii_select5 IN 0 TO 63 GENERATE\n    selector_out_13(ii_select5) <= s_11(to_integer(resize(select_indices1_data_4(ii_select5), 32) - 1));\n  END GENERATE selector_out_13_gen;\n\n\n  s_12_gen: FOR d0 IN 0 TO 63 GENERATE\n    s_12(d0) <= selector_out_13(d0);\n  END GENERATE;\n\n\n  MMul_dot_product_out_2_gen: FOR t_018 IN 0 TO 63 GENERATE\n    MMul_dot_product_out_2(t_018) <= s_10(t_018) * s_12(t_018);\n  END GENERATE MMul_dot_product_out_2_gen;\n\n\n  reshape_out_2_gen1: FOR d1 IN 0 TO 15 GENERATE\n    reshape_out_2_gen: FOR d0 IN 0 TO 3 GENERATE\n      reshape_out_2(d0, d1) <= MMul_dot_product_out_2(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n\n  selector_out_14_gen: FOR t_019 IN 0 TO 15 GENERATE\n    selector_out_14(t_019) <= reshape_out_2(0, t_019);\n  END GENERATE selector_out_14_gen;\n\n\n\n  selector_out_15_gen: FOR t_020 IN 0 TO 15 GENERATE\n    selector_out_15(t_020) <= reshape_out_2(1, t_020);\n  END GENERATE selector_out_15_gen;\n\n\n\n  MMul_add_01_out_2_gen: FOR t_021 IN 0 TO 15 GENERATE\n    MMul_add_01_out_2(t_021) <= selector_out_14(t_021) + selector_out_15(t_021);\n  END GENERATE MMul_add_01_out_2_gen;\n\n\n\n  selector_out_16_gen: FOR t_022 IN 0 TO 15 GENERATE\n    selector_out_16(t_022) <= reshape_out_2(2, t_022);\n  END GENERATE selector_out_16_gen;\n\n\n\n  MMul_add_12_out_2_gen: FOR t_023 IN 0 TO 15 GENERATE\n    MMul_add_12_out_2(t_023) <= MMul_add_01_out_2(t_023) + selector_out_16(t_023);\n  END GENERATE MMul_add_12_out_2_gen;\n\n\n\n  selector_out_17_gen: FOR t_024 IN 0 TO 15 GENERATE\n    selector_out_17(t_024) <= reshape_out_2(3, t_024);\n  END GENERATE selector_out_17_gen;\n\n\n\n  s_13_gen: FOR t_025 IN 0 TO 15 GENERATE\n    s_13(t_025) <= MMul_add_12_out_2(t_025) + selector_out_17(t_025);\n  END GENERATE s_13_gen;\n\n\n  Product2_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Product2_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Product2_out1(d0, d1) <= s_13(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  c23_Product2_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c23_Product2_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      c23_Product2_out1(d0 + (d1 * 4)) <= Product2_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n\n  c23_Data_Type_Conversion_out1_gen: FOR ii1 IN 0 TO 15 GENERATE\n    c23_Data_Type_Conversion_out1(ii1) <= c23_Product2_out1(ii1)(71 DOWNTO 40);\n  END GENERATE c23_Data_Type_Conversion_out1_gen;\n\n\n  Data_Type_Conversion_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Data_Type_Conversion_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Data_Type_Conversion_out1(d0, d1) <= c23_Data_Type_Conversion_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen: FOR k IN 0 TO 3 GENERATE\n    outputgen1: FOR k1 IN 0 TO 3 GENERATE\n      P_k_k(k, k1) <= std_logic_vector(Data_Type_Conversion_out1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\nEND rtl;\n\n"},{"name":"MATLAB_Function_block.vhd","type":"source","group":"model","path":"hdl_prj\\hdlsrc\\EkalmanF_ac_sim","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: hdl_prj\\hdlsrc\\EkalmanF_ac_sim\\MATLAB_Function_block.vhd\n-- Created: 2026-01-12 14:16:47\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: MATLAB_Function_block\n-- Source Path: EkalmanF_ac_sim/EKF/MATLAB Function\n-- Hierarchy Level: 1\n-- Model version: 1.76\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\nUSE work.EKF_pkg.ALL;\n\nENTITY MATLAB_Function_block IS\n  PORT( xkk                               :   IN    vector_of_std_logic_vector32(0 TO 3);  -- sfix32_En20 [4]\n        Jacobs                            :   OUT   matrix_of_std_logic_vector32(0 TO 3, 0 TO 3)  -- sfix32_En20 [4x4]\n        );\nEND MATLAB_Function_block;\n\n\nARCHITECTURE rtl OF MATLAB_Function_block IS\n\n  -- Signals\n  SIGNAL xkk_signed                       : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL Jacobs_tmp                       : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n\nBEGIN\n  outputgen2: FOR k IN 0 TO 3 GENERATE\n    xkk_signed(k) <= signed(xkk(k));\n  END GENERATE;\n\n  MATLAB_Function_output : PROCESS (xkk_signed)\n    VARIABLE term1 : signed(193 DOWNTO 0);\n    VARIABLE term2 : signed(193 DOWNTO 0);\n    VARIABLE xkk1 : vector_of_signed32(0 TO 3);\n    VARIABLE theta2 : signed(63 DOWNTO 0);\n    VARIABLE theta4 : signed(127 DOWNTO 0);\n    VARIABLE theta2_0 : signed(63 DOWNTO 0);\n    VARIABLE theta4_0 : signed(127 DOWNTO 0);\n    VARIABLE sub_cast : signed(95 DOWNTO 0);\n    VARIABLE sub_cast_0 : signed(96 DOWNTO 0);\n    VARIABLE sub_temp : signed(96 DOWNTO 0);\n    VARIABLE add_cast : signed(160 DOWNTO 0);\n    VARIABLE mul_temp : signed(159 DOWNTO 0);\n    VARIABLE add_cast_0 : signed(160 DOWNTO 0);\n    VARIABLE add_temp : signed(160 DOWNTO 0);\n    VARIABLE mul_temp_0 : signed(192 DOWNTO 0);\n    VARIABLE add_cast_1 : signed(193 DOWNTO 0);\n    VARIABLE sub_cast_1 : signed(95 DOWNTO 0);\n    VARIABLE sub_cast_2 : signed(96 DOWNTO 0);\n    VARIABLE sub_temp_0 : signed(96 DOWNTO 0);\n    VARIABLE add_cast_2 : signed(160 DOWNTO 0);\n    VARIABLE mul_temp_1 : signed(159 DOWNTO 0);\n    VARIABLE add_cast_3 : signed(160 DOWNTO 0);\n    VARIABLE add_temp_0 : signed(160 DOWNTO 0);\n    VARIABLE mul_temp_2 : signed(192 DOWNTO 0);\n    VARIABLE add_cast_4 : signed(193 DOWNTO 0);\n  BEGIN\n    -- 1. Math Rules (Keep 'Zero' rounding)\n    -- 2. Pre-allocate output\n\n    FOR t_0 IN 0 TO 3 LOOP\n      xkk1(t_0) := xkk_signed(t_0);\n\n      FOR t_1 IN 0 TO 3 LOOP\n        Jacobs_tmp(t_1, t_0) <= to_signed(0, 32);\n      END LOOP;\n\n    END LOOP;\n\n    -- 3. Constants\n    -- 4. Calculate terms using our CUSTOM approximation function\n    -- This bypasses the built-in 'cos' and its division logic entirely.\n    -- --- SUB-FUNCTION: Hardware Friendly Cosine ---\n    -- 4th-Order Taylor Series: 1 - x^2/2 + x^4/24\n    -- Valid for range: -pi/2 to +pi/2\n    -- Uses only MULT and ADD (No Division!)\n    -- Define coefficients with same type as input\n    -- 1/2\n    -- 1/24\n    -- Calculations\n    theta2 := xkk1(0) * xkk1(0);\n    -- x^2\n    theta4 := theta2 * theta2;\n    -- x^4\n    -- Result: 1 - 0.5*x^2 + 0.0416*x^4\n    sub_cast := resize(theta2 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 96);\n    sub_cast_0 := resize(sub_cast, 97);\n    sub_temp := signed'(\"0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000\") - sub_cast_0;\n    add_cast := resize(sub_temp & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 161);\n    mul_temp := to_signed(43690, 32) * theta4;\n    add_cast_0 := resize(mul_temp, 161);\n    add_temp := add_cast + add_cast_0;\n    mul_temp_0 := to_signed(314572, 32) * add_temp;\n    add_cast_1 := resize(mul_temp_0, 194);\n    term1 := add_cast_1 + signed'(\"00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\");\n    -- --- SUB-FUNCTION: Hardware Friendly Cosine ---\n    -- 4th-Order Taylor Series: 1 - x^2/2 + x^4/24\n    -- Valid for range: -pi/2 to +pi/2\n    -- Uses only MULT and ADD (No Division!)\n    -- Define coefficients with same type as input\n    -- 1/2\n    -- 1/24\n    -- Calculations\n    theta2_0 := xkk1(1) * xkk1(1);\n    -- x^2\n    theta4_0 := theta2_0 * theta2_0;\n    -- x^4\n    -- Result: 1 - 0.5*x^2 + 0.0416*x^4\n    sub_cast_1 := resize(theta2_0 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 96);\n    sub_cast_2 := resize(sub_cast_1, 97);\n    sub_temp_0 := signed'(\"0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000\") - sub_cast_2;\n    add_cast_2 := resize(sub_temp_0 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 161);\n    mul_temp_1 := to_signed(43690, 32) * theta4_0;\n    add_cast_3 := resize(mul_temp_1, 161);\n    add_temp_0 := add_cast_2 + add_cast_3;\n    mul_temp_2 := to_signed(314572, 32) * add_temp_0;\n    add_cast_4 := resize(mul_temp_2, 194);\n    term2 := add_cast_4 + signed'(\"00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\");\n    -- 5. Assign\n    Jacobs_tmp(0, 0) <= term1(131 DOWNTO 100) + ('0' & (term1(193) AND (term1(99) OR term1(98) OR term1(97) OR term1(96) OR term1(95) OR term1(94) OR term1(93) OR term1(92) OR term1(91) OR term1(90) OR term1(89) OR term1(88) OR term1(87) OR term1(86) OR term1(85) OR term1(84) OR term1(83) OR term1(82) OR term1(81) OR term1(80) OR term1(79) OR term1(78) OR term1(77) OR term1(76) OR term1(75) OR term1(74) OR term1(73) OR term1(72) OR term1(71) OR term1(70) OR term1(69) OR term1(68) OR term1(67) OR term1(66) OR term1(65) OR term1(64) OR term1(63) OR term1(62) OR term1(61) OR term1(60) OR term1(59) OR term1(58) OR term1(57) OR term1(56) OR term1(55) OR term1(54) OR term1(53) OR term1(52) OR term1(51) OR term1(50) OR term1(49) OR term1(48) OR term1(47) OR term1(46) OR term1(45) OR term1(44) OR term1(43) OR term1(42) OR term1(41) OR term1(40) OR term1(39) OR term1(38) OR term1(37) OR term1(36) OR term1(35) OR term1(34) OR term1(33) OR term1(32) OR term1(31) OR term1(30) OR term1(29) OR term1(28) OR term1(27) OR term1(26) OR term1(25) OR term1(24) OR term1(23) OR term1(22) OR term1(21) OR term1(20) OR term1(19) OR term1(18) OR term1(17) OR term1(16) OR term1(15) OR term1(14) OR term1(13) OR term1(12) OR term1(11) OR term1(10) OR term1(9) OR term1(8) OR term1(7) OR term1(6) OR term1(5) OR term1(4) OR term1(3) OR term1(2) OR term1(1) OR term1(0))));\n    Jacobs_tmp(0, 2) <= to_signed(20971, 32);\n    Jacobs_tmp(1, 1) <= term2(131 DOWNTO 100) + ('0' & (term2(193) AND (term2(99) OR term2(98) OR term2(97) OR term2(96) OR term2(95) OR term2(94) OR term2(93) OR term2(92) OR term2(91) OR term2(90) OR term2(89) OR term2(88) OR term2(87) OR term2(86) OR term2(85) OR term2(84) OR term2(83) OR term2(82) OR term2(81) OR term2(80) OR term2(79) OR term2(78) OR term2(77) OR term2(76) OR term2(75) OR term2(74) OR term2(73) OR term2(72) OR term2(71) OR term2(70) OR term2(69) OR term2(68) OR term2(67) OR term2(66) OR term2(65) OR term2(64) OR term2(63) OR term2(62) OR term2(61) OR term2(60) OR term2(59) OR term2(58) OR term2(57) OR term2(56) OR term2(55) OR term2(54) OR term2(53) OR term2(52) OR term2(51) OR term2(50) OR term2(49) OR term2(48) OR term2(47) OR term2(46) OR term2(45) OR term2(44) OR term2(43) OR term2(42) OR term2(41) OR term2(40) OR term2(39) OR term2(38) OR term2(37) OR term2(36) OR term2(35) OR term2(34) OR term2(33) OR term2(32) OR term2(31) OR term2(30) OR term2(29) OR term2(28) OR term2(27) OR term2(26) OR term2(25) OR term2(24) OR term2(23) OR term2(22) OR term2(21) OR term2(20) OR term2(19) OR term2(18) OR term2(17) OR term2(16) OR term2(15) OR term2(14) OR term2(13) OR term2(12) OR term2(11) OR term2(10) OR term2(9) OR term2(8) OR term2(7) OR term2(6) OR term2(5) OR term2(4) OR term2(3) OR term2(2) OR term2(1) OR term2(0))));\n    Jacobs_tmp(1, 3) <= to_signed(20971, 32);\n    Jacobs_tmp(2, 2) <= to_signed(1048576, 32);\n    Jacobs_tmp(3, 3) <= to_signed(1048576, 32);\n  END PROCESS MATLAB_Function_output;\n\n\n  outputgen: FOR k IN 0 TO 3 GENERATE\n    outputgen1: FOR k1 IN 0 TO 3 GENERATE\n      Jacobs(k, k1) <= std_logic_vector(Jacobs_tmp(k, k1));\n    END GENERATE;\n  END GENERATE;\n\nEND rtl;\n\n"},{"name":"EKF.vhd","type":"source","group":"model","path":"hdl_prj\\hdlsrc\\EkalmanF_ac_sim","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: hdl_prj\\hdlsrc\\EkalmanF_ac_sim\\EKF.vhd\n-- Created: 2026-01-12 14:16:47\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- \n-- -------------------------------------------------------------\n-- Rate and Clocking Details\n-- -------------------------------------------------------------\n-- Model base rate: 0.02\n-- Target subsystem base rate: 0.02\n-- \n-- \n-- Clock Enable  Sample Time\n-- -------------------------------------------------------------\n-- ce_out        0.02\n-- -------------------------------------------------------------\n-- \n-- \n-- Output Signal                 Clock Enable  Sample Time\n-- -------------------------------------------------------------\n-- y_k_k                         ce_out        0.02\n-- u                             ce_out        0.02\n-- -------------------------------------------------------------\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: EKF\n-- Source Path: EkalmanF_ac_sim/EKF\n-- Hierarchy Level: 0\n-- Model version: 1.76\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\nUSE work.EKF_pkg.ALL;\n\nENTITY EKF IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        clk_enable                        :   IN    std_logic;\n        In1                               :   IN    vector_of_std_logic_vector32(0 TO 3);  -- sfix32_En20 [4]\n        In2                               :   IN    vector_of_std_logic_vector32(0 TO 1);  -- sfix32_En20 [2]\n        E                                 :   IN    std_logic;\n        ce_out                            :   OUT   std_logic;\n        y_k_k                             :   OUT   vector_of_std_logic_vector32(0 TO 3);  -- sfix32_En20 [4]\n        u                                 :   OUT   vector_of_std_logic_vector32(0 TO 3)  -- sfix32_En20 [4]\n        );\nEND EKF;\n\n\nARCHITECTURE rtl OF EKF IS\n\n  -- Component Declarations\n  COMPONENT Kalman_Gain_Calculation\n    PORT( P_k_k_1                         :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          H                               :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          C                               :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T1                              :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T2                              :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T3                              :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T4                              :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T5                              :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T6                              :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T7                              :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T8                              :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T9                              :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T10                             :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T11                             :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T12                             :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T13                             :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T14                             :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T15                             :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          T16                             :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          K_k                             :   OUT   matrix_of_std_logic_vector32(0 TO 3, 0 TO 3)  -- sfix32_En20 [4x4]\n          );\n  END COMPONENT;\n\n  COMPONENT Innovation\n    PORT( x_k_k_1                         :   IN    vector_of_std_logic_vector32(0 TO 3);  -- sfix32_En20 [4]\n          z_k                             :   IN    vector_of_std_logic_vector32(0 TO 3);  -- sfix32_En20 [4]\n          H                               :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          y_k                             :   OUT   vector_of_std_logic_vector32(0 TO 3)  -- sfix32_En20 [4]\n          );\n  END COMPONENT;\n\n  COMPONENT MATLAB_Function_block\n    PORT( xkk                             :   IN    vector_of_std_logic_vector32(0 TO 3);  -- sfix32_En20 [4]\n          Jacobs                          :   OUT   matrix_of_std_logic_vector32(0 TO 3, 0 TO 3)  -- sfix32_En20 [4x4]\n          );\n  END COMPONENT;\n\n  COMPONENT Predict\n    PORT( u_k                             :   IN    vector_of_std_logic_vector32(0 TO 1);  -- sfix32_En20 [2]\n          x_k_1_k_1                       :   IN    vector_of_std_logic_vector32(0 TO 3);  -- sfix32_En20 [4]\n          P_k_1_k_1                       :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          F                               :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          Q                               :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          B                               :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 1);  -- sfix32_En20 [4x2]\n          x_k_k_1                         :   OUT   vector_of_std_logic_vector32(0 TO 3);  -- sfix32_En20 [4]\n          P_k_k_1                         :   OUT   matrix_of_std_logic_vector32(0 TO 3, 0 TO 3)  -- sfix32_En20 [4x4]\n          );\n  END COMPONENT;\n\n  COMPONENT Update\n    PORT( x_k_k_1                         :   IN    vector_of_std_logic_vector32(0 TO 3);  -- sfix32_En20 [4]\n          P_k_k_1                         :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          y_k                             :   IN    vector_of_std_logic_vector32(0 TO 3);  -- sfix32_En20 [4]\n          K_k                             :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          H                               :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          x_k_k                           :   OUT   vector_of_std_logic_vector32(0 TO 3);  -- sfix32_En20 [4]\n          P_k_k                           :   OUT   matrix_of_std_logic_vector32(0 TO 3, 0 TO 3)  -- sfix32_En20 [4x4]\n          );\n  END COMPONENT;\n\n  COMPONENT New_Innovation\n    PORT( x_k_k                           :   IN    vector_of_std_logic_vector32(0 TO 3);  -- sfix32_En20 [4]\n          z_k                             :   IN    vector_of_std_logic_vector32(0 TO 3);  -- sfix32_En20 [4]\n          H                               :   IN    matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n          y_k_k                           :   OUT   vector_of_std_logic_vector32(0 TO 3)  -- sfix32_En20 [4]\n          );\n  END COMPONENT;\n\n  -- Component Configuration Statements\n  FOR ALL : Kalman_Gain_Calculation\n    USE ENTITY work.Kalman_Gain_Calculation(rtl);\n\n  FOR ALL : Innovation\n    USE ENTITY work.Innovation(rtl);\n\n  FOR ALL : MATLAB_Function_block\n    USE ENTITY work.MATLAB_Function_block(rtl);\n\n  FOR ALL : Predict\n    USE ENTITY work.Predict(rtl);\n\n  FOR ALL : Update\n    USE ENTITY work.Update(rtl);\n\n  FOR ALL : New_Innovation\n    USE ENTITY work.New_Innovation(rtl);\n\n  -- Signals\n  SIGNAL enb                              : std_logic;\n  SIGNAL In2_signed                       : vector_of_signed32(0 TO 1);  -- sfix32_En20 [2]\n  SIGNAL Transpose_out1                   : vector_of_signed32(0 TO 1);  -- sfix32_En20 [2]\n  SIGNAL Transpose_out1_1                 : vector_of_std_logic_vector32(0 TO 1);  -- ufix32 [2]\n  SIGNAL c127_Constant3_out1              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL Constant3_out1                   : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL c332_Constant3_out1              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL From2_out1                       : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL From2_out1_1                     : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL c101_Constant1_out1              : vector_of_signed32(0 TO 7);  -- sfix32_En20 [8]\n  SIGNAL Constant1_out1                   : matrix_of_signed32(0 TO 3, 0 TO 1);  -- sfix32_En20 [4x2]\n  SIGNAL c319_Constant1_out1              : vector_of_signed32(0 TO 7);  -- sfix32_En20 [8]\n  SIGNAL From3_out1                       : matrix_of_signed32(0 TO 3, 0 TO 1);  -- sfix32_En20 [4x2]\n  SIGNAL From3_out1_1                     : matrix_of_std_logic_vector32(0 TO 3, 0 TO 1);  -- ufix32 [4x2]\n  SIGNAL In1_signed                       : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL Transpose1_out1                  : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL Transpose1_out1_1                : vector_of_std_logic_vector32(0 TO 3);  -- ufix32 [4]\n  SIGNAL c123_Constant2_out1              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL Constant2_out1                   : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL c330_Constant2_out1              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL From4_out1                       : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL From4_out1_1                     : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL From6_out1                       : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL From6_out1_1                     : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL c131_Constant5_out1              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL Constant5_out1                   : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL c334_Constant5_out1              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL From9_out1                       : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL From9_out1_1                     : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL c133_Constant6_out1              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL Constant6_out1                   : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL c335_Constant6_out1              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL From10_out1                      : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL From10_out1_1                    : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL c129_Constant4_out1              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL Constant4_out1                   : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL c333_Constant4_out1              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL From5_out1                       : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL From5_out1_1                     : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL c135_Constant7_out1              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL Constant7_out1                   : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL c336_Constant7_out1              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL From11_out1                      : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL From11_out1_1                    : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL c137_Constant8_out1              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL Constant8_out1                   : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL c337_Constant8_out1              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL From12_out1                      : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL From12_out1_1                    : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL c103_Constant10_out1             : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL Constant10_out1                  : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL c320_Constant10_out1             : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL From13_out1                      : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL From13_out1_1                    : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL c139_Constant9_out1              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL Constant9_out1                   : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL c338_Constant9_out1              : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL From16_out1                      : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL From16_out1_1                    : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL c105_Constant11_out1             : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL Constant11_out1                  : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL c321_Constant11_out1             : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL From14_out1                      : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL From14_out1_1                    : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL c107_Constant12_out1             : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL Constant12_out1                  : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL c322_Constant12_out1             : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL From15_out1                      : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL From15_out1_1                    : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL c117_Constant17_out1             : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL Constant17_out1                  : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL c327_Constant17_out1             : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL From17_out1                      : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL From17_out1_1                    : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL c115_Constant16_out1             : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL Constant16_out1                  : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL c326_Constant16_out1             : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL From24_out1                      : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL From24_out1_1                    : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL c119_Constant18_out1             : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL Constant18_out1                  : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL c328_Constant18_out1             : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL From18_out1                      : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL From18_out1_1                    : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL c121_Constant19_out1             : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL Constant19_out1                  : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL c329_Constant19_out1             : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL From19_out1                      : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL From19_out1_1                    : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL c109_Constant13_out1             : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL Constant13_out1                  : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL c323_Constant13_out1             : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL From20_out1                      : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL From20_out1_1                    : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL c125_Constant20_out1             : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL Constant20_out1                  : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL c331_Constant20_out1             : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL From23_out1                      : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL From23_out1_1                    : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL c111_Constant14_out1             : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL Constant14_out1                  : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL c324_Constant14_out1             : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL From21_out1                      : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL From21_out1_1                    : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL c113_Constant15_out1             : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL Constant15_out1                  : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL c325_Constant15_out1             : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL From22_out1                      : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL From22_out1_1                    : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL From7_out1                       : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL From7_out1_1                     : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL Predict_P_k_k_1                  : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL Kalman_Gain_Calculation_K_k      : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL Predict_x_k_k_1                  : vector_of_std_logic_vector32(0 TO 3);  -- ufix32 [4]\n  SIGNAL Innovation_y_k                   : vector_of_std_logic_vector32(0 TO 3);  -- ufix32 [4]\n  SIGNAL Jacobs                           : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL Jacobs_3                         : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL Unit_Delay_Enabled_Synchronous2_out1 : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL Jacobs_2                         : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL Unit_Delay_Enabled_Synchronous2_out1_1 : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL Jacobs_1                         : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL Unit_Delay_Enabled_Synchronous2_out1_2 : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL Update_x_k_k                     : vector_of_std_logic_vector32(0 TO 3);  -- ufix32 [4]\n  SIGNAL Jacobs_0                         : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL Unit_Delay_Enabled_Synchronous2_out1_3 : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL Unit_Delay_Enabled_Synchronous2_out1_4 : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL c249_Unit_Delay_Enabled_Synchronous2_out1 : vector_of_signed32(0 TO 15);  -- sfix32_En20 [16]\n  SIGNAL From1_out1                       : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL From1_out1_1                     : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL Update_P_k_k                     : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL Update_P_k_k_3                   : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL Unit_Delay_Enabled_Synchronous1_out1 : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL Update_P_k_k_2                   : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL Unit_Delay_Enabled_Synchronous1_out1_1 : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL Update_P_k_k_1                   : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL Unit_Delay_Enabled_Synchronous1_out1_2 : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL Update_P_k_k_0                   : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL Unit_Delay_Enabled_Synchronous1_out1_3 : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL Unit_Delay_Enabled_Synchronous1_out1_4 : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL Unit_Delay_Enabled_Synchronous1_out1_5 : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL Update_x_k_k_signed              : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL Unit_Delay_Enabled_Synchronous_out1 : vector_of_signed32(0 TO 3);  -- sfix32_En20 [4]\n  SIGNAL Unit_Delay_Enabled_Synchronous_out1_1 : vector_of_std_logic_vector32(0 TO 3);  -- ufix32 [4]\n  SIGNAL Transpose1_out1_2                : vector_of_std_logic_vector32(0 TO 3);  -- ufix32 [4]\n  SIGNAL From8_out1                       : matrix_of_signed32(0 TO 3, 0 TO 3);  -- sfix32_En20 [4x4]\n  SIGNAL From8_out1_1                     : matrix_of_std_logic_vector32(0 TO 3, 0 TO 3);  -- ufix32 [4x4]\n  SIGNAL New_Innovation_y_k_k             : vector_of_std_logic_vector32(0 TO 3);  -- ufix32 [4]\n\nBEGIN\n  u_Kalman_Gain_Calculation : Kalman_Gain_Calculation\n    PORT MAP( P_k_k_1 => Predict_P_k_k_1,  -- sfix32_En20 [4x4]\n              H => From6_out1_1,  -- sfix32_En20 [4x4]\n              C => From9_out1_1,  -- sfix32_En20 [4x4]\n              T1 => From10_out1_1,  -- sfix32_En20 [4x4]\n              T2 => From5_out1_1,  -- sfix32_En20 [4x4]\n              T3 => From11_out1_1,  -- sfix32_En20 [4x4]\n              T4 => From12_out1_1,  -- sfix32_En20 [4x4]\n              T5 => From13_out1_1,  -- sfix32_En20 [4x4]\n              T6 => From16_out1_1,  -- sfix32_En20 [4x4]\n              T7 => From14_out1_1,  -- sfix32_En20 [4x4]\n              T8 => From15_out1_1,  -- sfix32_En20 [4x4]\n              T9 => From17_out1_1,  -- sfix32_En20 [4x4]\n              T10 => From24_out1_1,  -- sfix32_En20 [4x4]\n              T11 => From18_out1_1,  -- sfix32_En20 [4x4]\n              T12 => From19_out1_1,  -- sfix32_En20 [4x4]\n              T13 => From20_out1_1,  -- sfix32_En20 [4x4]\n              T14 => From23_out1_1,  -- sfix32_En20 [4x4]\n              T15 => From21_out1_1,  -- sfix32_En20 [4x4]\n              T16 => From22_out1_1,  -- sfix32_En20 [4x4]\n              K_k => Kalman_Gain_Calculation_K_k  -- sfix32_En20 [4x4]\n              );\n\n  u_Innovation : Innovation\n    PORT MAP( x_k_k_1 => Predict_x_k_k_1,  -- sfix32_En20 [4]\n              z_k => Transpose1_out1_1,  -- sfix32_En20 [4]\n              H => From4_out1_1,  -- sfix32_En20 [4x4]\n              y_k => Innovation_y_k  -- sfix32_En20 [4]\n              );\n\n  u_MATLAB_Function : MATLAB_Function_block\n    PORT MAP( xkk => Update_x_k_k,  -- sfix32_En20 [4]\n              Jacobs => Jacobs  -- sfix32_En20 [4x4]\n              );\n\n  u_Predict : Predict\n    PORT MAP( u_k => Transpose_out1_1,  -- sfix32_En20 [2]\n              x_k_1_k_1 => Unit_Delay_Enabled_Synchronous_out1_1,  -- sfix32_En20 [4]\n              P_k_1_k_1 => Unit_Delay_Enabled_Synchronous1_out1_5,  -- sfix32_En20 [4x4]\n              F => From1_out1_1,  -- sfix32_En20 [4x4]\n              Q => From2_out1_1,  -- sfix32_En20 [4x4]\n              B => From3_out1_1,  -- sfix32_En20 [4x2]\n              x_k_k_1 => Predict_x_k_k_1,  -- sfix32_En20 [4]\n              P_k_k_1 => Predict_P_k_k_1  -- sfix32_En20 [4x4]\n              );\n\n  u_Update : Update\n    PORT MAP( x_k_k_1 => Predict_x_k_k_1,  -- sfix32_En20 [4]\n              P_k_k_1 => Predict_P_k_k_1,  -- sfix32_En20 [4x4]\n              y_k => Innovation_y_k,  -- sfix32_En20 [4]\n              K_k => Kalman_Gain_Calculation_K_k,  -- sfix32_En20 [4x4]\n              H => From7_out1_1,  -- sfix32_En20 [4x4]\n              x_k_k => Update_x_k_k,  -- sfix32_En20 [4]\n              P_k_k => Update_P_k_k  -- sfix32_En20 [4x4]\n              );\n\n  u_New_Innovation : New_Innovation\n    PORT MAP( x_k_k => Update_x_k_k,  -- sfix32_En20 [4]\n              z_k => Transpose1_out1_2,  -- sfix32_En20 [4]\n              H => From8_out1_1,  -- sfix32_En20 [4x4]\n              y_k_k => New_Innovation_y_k_k  -- sfix32_En20 [4]\n              );\n\n  enb <= clk_enable;\n\n  outputgen56: FOR k IN 0 TO 1 GENERATE\n    In2_signed(k) <= signed(In2(k));\n  END GENERATE;\n\n  Transpose_out1 <= In2_signed;\n\n  outputgen55: FOR k IN 0 TO 1 GENERATE\n    Transpose_out1_1(k) <= std_logic_vector(Transpose_out1(k));\n  END GENERATE;\n\n  c127_Constant3_out1(0) <= to_signed(104858, 32);\n  c127_Constant3_out1(1) <= to_signed(0, 32);\n  c127_Constant3_out1(2) <= to_signed(0, 32);\n  c127_Constant3_out1(3) <= to_signed(0, 32);\n  c127_Constant3_out1(4) <= to_signed(0, 32);\n  c127_Constant3_out1(5) <= to_signed(104858, 32);\n  c127_Constant3_out1(6) <= to_signed(0, 32);\n  c127_Constant3_out1(7) <= to_signed(0, 32);\n  c127_Constant3_out1(8) <= to_signed(0, 32);\n  c127_Constant3_out1(9) <= to_signed(0, 32);\n  c127_Constant3_out1(10) <= to_signed(104858, 32);\n  c127_Constant3_out1(11) <= to_signed(0, 32);\n  c127_Constant3_out1(12) <= to_signed(0, 32);\n  c127_Constant3_out1(13) <= to_signed(0, 32);\n  c127_Constant3_out1(14) <= to_signed(0, 32);\n  c127_Constant3_out1(15) <= to_signed(104858, 32);\n\n  Constant3_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Constant3_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Constant3_out1(d0, d1) <= c127_Constant3_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  c332_Constant3_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c332_Constant3_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      c332_Constant3_out1(d0 + (d1 * 4)) <= Constant3_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n  From2_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    From2_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      From2_out1(d0, d1) <= c332_Constant3_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen53: FOR k IN 0 TO 3 GENERATE\n    outputgen54: FOR k1 IN 0 TO 3 GENERATE\n      From2_out1_1(k, k1) <= std_logic_vector(From2_out1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  c101_Constant1_out1(0) <= to_signed(210, 32);\n  c101_Constant1_out1(1) <= to_signed(0, 32);\n  c101_Constant1_out1(2) <= to_signed(20972, 32);\n  c101_Constant1_out1(3) <= to_signed(0, 32);\n  c101_Constant1_out1(4) <= to_signed(0, 32);\n  c101_Constant1_out1(5) <= to_signed(210, 32);\n  c101_Constant1_out1(6) <= to_signed(0, 32);\n  c101_Constant1_out1(7) <= to_signed(20972, 32);\n\n  Constant1_out1_gen1: FOR d1 IN 0 TO 1 GENERATE\n    Constant1_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Constant1_out1(d0, d1) <= c101_Constant1_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  c319_Constant1_out1_gen1: FOR d1 IN 0 TO 1 GENERATE\n    c319_Constant1_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      c319_Constant1_out1(d0 + (d1 * 4)) <= Constant1_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n  From3_out1_gen1: FOR d1 IN 0 TO 1 GENERATE\n    From3_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      From3_out1(d0, d1) <= c319_Constant1_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen51: FOR k IN 0 TO 3 GENERATE\n    outputgen52: FOR k1 IN 0 TO 1 GENERATE\n      From3_out1_1(k, k1) <= std_logic_vector(From3_out1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen50: FOR k IN 0 TO 3 GENERATE\n    In1_signed(k) <= signed(In1(k));\n  END GENERATE;\n\n  Transpose1_out1 <= In1_signed;\n\n  outputgen49: FOR k IN 0 TO 3 GENERATE\n    Transpose1_out1_1(k) <= std_logic_vector(Transpose1_out1(k));\n  END GENERATE;\n\n  c123_Constant2_out1(0) <= to_signed(1048576, 32);\n  c123_Constant2_out1(1) <= to_signed(0, 32);\n  c123_Constant2_out1(2) <= to_signed(0, 32);\n  c123_Constant2_out1(3) <= to_signed(0, 32);\n  c123_Constant2_out1(4) <= to_signed(0, 32);\n  c123_Constant2_out1(5) <= to_signed(1048576, 32);\n  c123_Constant2_out1(6) <= to_signed(0, 32);\n  c123_Constant2_out1(7) <= to_signed(0, 32);\n  c123_Constant2_out1(8) <= to_signed(0, 32);\n  c123_Constant2_out1(9) <= to_signed(0, 32);\n  c123_Constant2_out1(10) <= to_signed(1048576, 32);\n  c123_Constant2_out1(11) <= to_signed(0, 32);\n  c123_Constant2_out1(12) <= to_signed(0, 32);\n  c123_Constant2_out1(13) <= to_signed(0, 32);\n  c123_Constant2_out1(14) <= to_signed(0, 32);\n  c123_Constant2_out1(15) <= to_signed(1048576, 32);\n\n  Constant2_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Constant2_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Constant2_out1(d0, d1) <= c123_Constant2_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  c330_Constant2_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c330_Constant2_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      c330_Constant2_out1(d0 + (d1 * 4)) <= Constant2_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n  From4_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    From4_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      From4_out1(d0, d1) <= c330_Constant2_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen47: FOR k IN 0 TO 3 GENERATE\n    outputgen48: FOR k1 IN 0 TO 3 GENERATE\n      From4_out1_1(k, k1) <= std_logic_vector(From4_out1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  From6_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    From6_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      From6_out1(d0, d1) <= c330_Constant2_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen45: FOR k IN 0 TO 3 GENERATE\n    outputgen46: FOR k1 IN 0 TO 3 GENERATE\n      From6_out1_1(k, k1) <= std_logic_vector(From6_out1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  c131_Constant5_out1(0) <= to_signed(524288, 32);\n  c131_Constant5_out1(1) <= to_signed(0, 32);\n  c131_Constant5_out1(2) <= to_signed(0, 32);\n  c131_Constant5_out1(3) <= to_signed(0, 32);\n  c131_Constant5_out1(4) <= to_signed(0, 32);\n  c131_Constant5_out1(5) <= to_signed(524288, 32);\n  c131_Constant5_out1(6) <= to_signed(0, 32);\n  c131_Constant5_out1(7) <= to_signed(0, 32);\n  c131_Constant5_out1(8) <= to_signed(0, 32);\n  c131_Constant5_out1(9) <= to_signed(0, 32);\n  c131_Constant5_out1(10) <= to_signed(953251, 32);\n  c131_Constant5_out1(11) <= to_signed(0, 32);\n  c131_Constant5_out1(12) <= to_signed(0, 32);\n  c131_Constant5_out1(13) <= to_signed(0, 32);\n  c131_Constant5_out1(14) <= to_signed(0, 32);\n  c131_Constant5_out1(15) <= to_signed(953251, 32);\n\n  Constant5_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Constant5_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Constant5_out1(d0, d1) <= c131_Constant5_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  c334_Constant5_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c334_Constant5_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      c334_Constant5_out1(d0 + (d1 * 4)) <= Constant5_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n  From9_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    From9_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      From9_out1(d0, d1) <= c334_Constant5_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen43: FOR k IN 0 TO 3 GENERATE\n    outputgen44: FOR k1 IN 0 TO 3 GENERATE\n      From9_out1_1(k, k1) <= std_logic_vector(From9_out1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  c133_Constant6_out1(0) <= to_signed(262144, 32);\n  c133_Constant6_out1(1) <= to_signed(0, 32);\n  c133_Constant6_out1(2) <= to_signed(0, 32);\n  c133_Constant6_out1(3) <= to_signed(0, 32);\n  c133_Constant6_out1(4) <= to_signed(0, 32);\n  c133_Constant6_out1(5) <= to_signed(0, 32);\n  c133_Constant6_out1(6) <= to_signed(0, 32);\n  c133_Constant6_out1(7) <= to_signed(0, 32);\n  c133_Constant6_out1(8) <= to_signed(0, 32);\n  c133_Constant6_out1(9) <= to_signed(0, 32);\n  c133_Constant6_out1(10) <= to_signed(0, 32);\n  c133_Constant6_out1(11) <= to_signed(0, 32);\n  c133_Constant6_out1(12) <= to_signed(0, 32);\n  c133_Constant6_out1(13) <= to_signed(0, 32);\n  c133_Constant6_out1(14) <= to_signed(0, 32);\n  c133_Constant6_out1(15) <= to_signed(0, 32);\n\n  Constant6_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Constant6_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Constant6_out1(d0, d1) <= c133_Constant6_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  c335_Constant6_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c335_Constant6_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      c335_Constant6_out1(d0 + (d1 * 4)) <= Constant6_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n  From10_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    From10_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      From10_out1(d0, d1) <= c335_Constant6_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen41: FOR k IN 0 TO 3 GENERATE\n    outputgen42: FOR k1 IN 0 TO 3 GENERATE\n      From10_out1_1(k, k1) <= std_logic_vector(From10_out1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  c129_Constant4_out1(0) <= to_signed(0, 32);\n  c129_Constant4_out1(1) <= to_signed(0, 32);\n  c129_Constant4_out1(2) <= to_signed(0, 32);\n  c129_Constant4_out1(3) <= to_signed(0, 32);\n  c129_Constant4_out1(4) <= to_signed(262144, 32);\n  c129_Constant4_out1(5) <= to_signed(0, 32);\n  c129_Constant4_out1(6) <= to_signed(0, 32);\n  c129_Constant4_out1(7) <= to_signed(0, 32);\n  c129_Constant4_out1(8) <= to_signed(0, 32);\n  c129_Constant4_out1(9) <= to_signed(0, 32);\n  c129_Constant4_out1(10) <= to_signed(0, 32);\n  c129_Constant4_out1(11) <= to_signed(0, 32);\n  c129_Constant4_out1(12) <= to_signed(0, 32);\n  c129_Constant4_out1(13) <= to_signed(0, 32);\n  c129_Constant4_out1(14) <= to_signed(0, 32);\n  c129_Constant4_out1(15) <= to_signed(0, 32);\n\n  Constant4_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Constant4_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Constant4_out1(d0, d1) <= c129_Constant4_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  c333_Constant4_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c333_Constant4_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      c333_Constant4_out1(d0 + (d1 * 4)) <= Constant4_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n  From5_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    From5_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      From5_out1(d0, d1) <= c333_Constant4_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen39: FOR k IN 0 TO 3 GENERATE\n    outputgen40: FOR k1 IN 0 TO 3 GENERATE\n      From5_out1_1(k, k1) <= std_logic_vector(From5_out1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  c135_Constant7_out1(0) <= to_signed(0, 32);\n  c135_Constant7_out1(1) <= to_signed(0, 32);\n  c135_Constant7_out1(2) <= to_signed(0, 32);\n  c135_Constant7_out1(3) <= to_signed(0, 32);\n  c135_Constant7_out1(4) <= to_signed(0, 32);\n  c135_Constant7_out1(5) <= to_signed(0, 32);\n  c135_Constant7_out1(6) <= to_signed(0, 32);\n  c135_Constant7_out1(7) <= to_signed(0, 32);\n  c135_Constant7_out1(8) <= to_signed(476625, 32);\n  c135_Constant7_out1(9) <= to_signed(0, 32);\n  c135_Constant7_out1(10) <= to_signed(0, 32);\n  c135_Constant7_out1(11) <= to_signed(0, 32);\n  c135_Constant7_out1(12) <= to_signed(0, 32);\n  c135_Constant7_out1(13) <= to_signed(0, 32);\n  c135_Constant7_out1(14) <= to_signed(0, 32);\n  c135_Constant7_out1(15) <= to_signed(0, 32);\n\n  Constant7_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Constant7_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Constant7_out1(d0, d1) <= c135_Constant7_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  c336_Constant7_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c336_Constant7_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      c336_Constant7_out1(d0 + (d1 * 4)) <= Constant7_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n  From11_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    From11_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      From11_out1(d0, d1) <= c336_Constant7_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen37: FOR k IN 0 TO 3 GENERATE\n    outputgen38: FOR k1 IN 0 TO 3 GENERATE\n      From11_out1_1(k, k1) <= std_logic_vector(From11_out1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  c137_Constant8_out1(0) <= to_signed(0, 32);\n  c137_Constant8_out1(1) <= to_signed(0, 32);\n  c137_Constant8_out1(2) <= to_signed(0, 32);\n  c137_Constant8_out1(3) <= to_signed(0, 32);\n  c137_Constant8_out1(4) <= to_signed(0, 32);\n  c137_Constant8_out1(5) <= to_signed(0, 32);\n  c137_Constant8_out1(6) <= to_signed(0, 32);\n  c137_Constant8_out1(7) <= to_signed(0, 32);\n  c137_Constant8_out1(8) <= to_signed(0, 32);\n  c137_Constant8_out1(9) <= to_signed(0, 32);\n  c137_Constant8_out1(10) <= to_signed(0, 32);\n  c137_Constant8_out1(11) <= to_signed(0, 32);\n  c137_Constant8_out1(12) <= to_signed(476625, 32);\n  c137_Constant8_out1(13) <= to_signed(0, 32);\n  c137_Constant8_out1(14) <= to_signed(0, 32);\n  c137_Constant8_out1(15) <= to_signed(0, 32);\n\n  Constant8_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Constant8_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Constant8_out1(d0, d1) <= c137_Constant8_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  c337_Constant8_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c337_Constant8_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      c337_Constant8_out1(d0 + (d1 * 4)) <= Constant8_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n  From12_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    From12_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      From12_out1(d0, d1) <= c337_Constant8_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen35: FOR k IN 0 TO 3 GENERATE\n    outputgen36: FOR k1 IN 0 TO 3 GENERATE\n      From12_out1_1(k, k1) <= std_logic_vector(From12_out1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  c103_Constant10_out1(0) <= to_signed(0, 32);\n  c103_Constant10_out1(1) <= to_signed(262144, 32);\n  c103_Constant10_out1(2) <= to_signed(0, 32);\n  c103_Constant10_out1(3) <= to_signed(0, 32);\n  c103_Constant10_out1(4) <= to_signed(0, 32);\n  c103_Constant10_out1(5) <= to_signed(0, 32);\n  c103_Constant10_out1(6) <= to_signed(0, 32);\n  c103_Constant10_out1(7) <= to_signed(0, 32);\n  c103_Constant10_out1(8) <= to_signed(0, 32);\n  c103_Constant10_out1(9) <= to_signed(0, 32);\n  c103_Constant10_out1(10) <= to_signed(0, 32);\n  c103_Constant10_out1(11) <= to_signed(0, 32);\n  c103_Constant10_out1(12) <= to_signed(0, 32);\n  c103_Constant10_out1(13) <= to_signed(0, 32);\n  c103_Constant10_out1(14) <= to_signed(0, 32);\n  c103_Constant10_out1(15) <= to_signed(0, 32);\n\n  Constant10_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Constant10_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Constant10_out1(d0, d1) <= c103_Constant10_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  c320_Constant10_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c320_Constant10_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      c320_Constant10_out1(d0 + (d1 * 4)) <= Constant10_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n  From13_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    From13_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      From13_out1(d0, d1) <= c320_Constant10_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen33: FOR k IN 0 TO 3 GENERATE\n    outputgen34: FOR k1 IN 0 TO 3 GENERATE\n      From13_out1_1(k, k1) <= std_logic_vector(From13_out1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  c139_Constant9_out1(0) <= to_signed(0, 32);\n  c139_Constant9_out1(1) <= to_signed(0, 32);\n  c139_Constant9_out1(2) <= to_signed(0, 32);\n  c139_Constant9_out1(3) <= to_signed(0, 32);\n  c139_Constant9_out1(4) <= to_signed(0, 32);\n  c139_Constant9_out1(5) <= to_signed(262144, 32);\n  c139_Constant9_out1(6) <= to_signed(0, 32);\n  c139_Constant9_out1(7) <= to_signed(0, 32);\n  c139_Constant9_out1(8) <= to_signed(0, 32);\n  c139_Constant9_out1(9) <= to_signed(0, 32);\n  c139_Constant9_out1(10) <= to_signed(0, 32);\n  c139_Constant9_out1(11) <= to_signed(0, 32);\n  c139_Constant9_out1(12) <= to_signed(0, 32);\n  c139_Constant9_out1(13) <= to_signed(0, 32);\n  c139_Constant9_out1(14) <= to_signed(0, 32);\n  c139_Constant9_out1(15) <= to_signed(0, 32);\n\n  Constant9_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Constant9_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Constant9_out1(d0, d1) <= c139_Constant9_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  c338_Constant9_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c338_Constant9_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      c338_Constant9_out1(d0 + (d1 * 4)) <= Constant9_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n  From16_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    From16_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      From16_out1(d0, d1) <= c338_Constant9_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen31: FOR k IN 0 TO 3 GENERATE\n    outputgen32: FOR k1 IN 0 TO 3 GENERATE\n      From16_out1_1(k, k1) <= std_logic_vector(From16_out1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  c105_Constant11_out1(0) <= to_signed(0, 32);\n  c105_Constant11_out1(1) <= to_signed(0, 32);\n  c105_Constant11_out1(2) <= to_signed(0, 32);\n  c105_Constant11_out1(3) <= to_signed(0, 32);\n  c105_Constant11_out1(4) <= to_signed(0, 32);\n  c105_Constant11_out1(5) <= to_signed(0, 32);\n  c105_Constant11_out1(6) <= to_signed(0, 32);\n  c105_Constant11_out1(7) <= to_signed(0, 32);\n  c105_Constant11_out1(8) <= to_signed(0, 32);\n  c105_Constant11_out1(9) <= to_signed(476625, 32);\n  c105_Constant11_out1(10) <= to_signed(0, 32);\n  c105_Constant11_out1(11) <= to_signed(0, 32);\n  c105_Constant11_out1(12) <= to_signed(0, 32);\n  c105_Constant11_out1(13) <= to_signed(0, 32);\n  c105_Constant11_out1(14) <= to_signed(0, 32);\n  c105_Constant11_out1(15) <= to_signed(0, 32);\n\n  Constant11_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Constant11_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Constant11_out1(d0, d1) <= c105_Constant11_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  c321_Constant11_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c321_Constant11_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      c321_Constant11_out1(d0 + (d1 * 4)) <= Constant11_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n  From14_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    From14_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      From14_out1(d0, d1) <= c321_Constant11_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen29: FOR k IN 0 TO 3 GENERATE\n    outputgen30: FOR k1 IN 0 TO 3 GENERATE\n      From14_out1_1(k, k1) <= std_logic_vector(From14_out1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  c107_Constant12_out1(0) <= to_signed(0, 32);\n  c107_Constant12_out1(1) <= to_signed(0, 32);\n  c107_Constant12_out1(2) <= to_signed(0, 32);\n  c107_Constant12_out1(3) <= to_signed(0, 32);\n  c107_Constant12_out1(4) <= to_signed(0, 32);\n  c107_Constant12_out1(5) <= to_signed(0, 32);\n  c107_Constant12_out1(6) <= to_signed(0, 32);\n  c107_Constant12_out1(7) <= to_signed(0, 32);\n  c107_Constant12_out1(8) <= to_signed(0, 32);\n  c107_Constant12_out1(9) <= to_signed(0, 32);\n  c107_Constant12_out1(10) <= to_signed(0, 32);\n  c107_Constant12_out1(11) <= to_signed(0, 32);\n  c107_Constant12_out1(12) <= to_signed(0, 32);\n  c107_Constant12_out1(13) <= to_signed(476625, 32);\n  c107_Constant12_out1(14) <= to_signed(0, 32);\n  c107_Constant12_out1(15) <= to_signed(0, 32);\n\n  Constant12_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Constant12_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Constant12_out1(d0, d1) <= c107_Constant12_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  c322_Constant12_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c322_Constant12_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      c322_Constant12_out1(d0 + (d1 * 4)) <= Constant12_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n  From15_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    From15_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      From15_out1(d0, d1) <= c322_Constant12_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen27: FOR k IN 0 TO 3 GENERATE\n    outputgen28: FOR k1 IN 0 TO 3 GENERATE\n      From15_out1_1(k, k1) <= std_logic_vector(From15_out1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  c117_Constant17_out1(0) <= to_signed(0, 32);\n  c117_Constant17_out1(1) <= to_signed(0, 32);\n  c117_Constant17_out1(2) <= to_signed(476625, 32);\n  c117_Constant17_out1(3) <= to_signed(0, 32);\n  c117_Constant17_out1(4) <= to_signed(0, 32);\n  c117_Constant17_out1(5) <= to_signed(0, 32);\n  c117_Constant17_out1(6) <= to_signed(0, 32);\n  c117_Constant17_out1(7) <= to_signed(0, 32);\n  c117_Constant17_out1(8) <= to_signed(0, 32);\n  c117_Constant17_out1(9) <= to_signed(0, 32);\n  c117_Constant17_out1(10) <= to_signed(0, 32);\n  c117_Constant17_out1(11) <= to_signed(0, 32);\n  c117_Constant17_out1(12) <= to_signed(0, 32);\n  c117_Constant17_out1(13) <= to_signed(0, 32);\n  c117_Constant17_out1(14) <= to_signed(0, 32);\n  c117_Constant17_out1(15) <= to_signed(0, 32);\n\n  Constant17_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Constant17_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Constant17_out1(d0, d1) <= c117_Constant17_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  c327_Constant17_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c327_Constant17_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      c327_Constant17_out1(d0 + (d1 * 4)) <= Constant17_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n  From17_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    From17_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      From17_out1(d0, d1) <= c327_Constant17_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen25: FOR k IN 0 TO 3 GENERATE\n    outputgen26: FOR k1 IN 0 TO 3 GENERATE\n      From17_out1_1(k, k1) <= std_logic_vector(From17_out1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  c115_Constant16_out1(0) <= to_signed(0, 32);\n  c115_Constant16_out1(1) <= to_signed(0, 32);\n  c115_Constant16_out1(2) <= to_signed(0, 32);\n  c115_Constant16_out1(3) <= to_signed(0, 32);\n  c115_Constant16_out1(4) <= to_signed(0, 32);\n  c115_Constant16_out1(5) <= to_signed(0, 32);\n  c115_Constant16_out1(6) <= to_signed(476625, 32);\n  c115_Constant16_out1(7) <= to_signed(0, 32);\n  c115_Constant16_out1(8) <= to_signed(0, 32);\n  c115_Constant16_out1(9) <= to_signed(0, 32);\n  c115_Constant16_out1(10) <= to_signed(0, 32);\n  c115_Constant16_out1(11) <= to_signed(0, 32);\n  c115_Constant16_out1(12) <= to_signed(0, 32);\n  c115_Constant16_out1(13) <= to_signed(0, 32);\n  c115_Constant16_out1(14) <= to_signed(0, 32);\n  c115_Constant16_out1(15) <= to_signed(0, 32);\n\n  Constant16_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Constant16_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Constant16_out1(d0, d1) <= c115_Constant16_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  c326_Constant16_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c326_Constant16_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      c326_Constant16_out1(d0 + (d1 * 4)) <= Constant16_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n  From24_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    From24_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      From24_out1(d0, d1) <= c326_Constant16_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen23: FOR k IN 0 TO 3 GENERATE\n    outputgen24: FOR k1 IN 0 TO 3 GENERATE\n      From24_out1_1(k, k1) <= std_logic_vector(From24_out1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  c119_Constant18_out1(0) <= to_signed(0, 32);\n  c119_Constant18_out1(1) <= to_signed(0, 32);\n  c119_Constant18_out1(2) <= to_signed(0, 32);\n  c119_Constant18_out1(3) <= to_signed(0, 32);\n  c119_Constant18_out1(4) <= to_signed(0, 32);\n  c119_Constant18_out1(5) <= to_signed(0, 32);\n  c119_Constant18_out1(6) <= to_signed(0, 32);\n  c119_Constant18_out1(7) <= to_signed(0, 32);\n  c119_Constant18_out1(8) <= to_signed(0, 32);\n  c119_Constant18_out1(9) <= to_signed(0, 32);\n  c119_Constant18_out1(10) <= to_signed(866592, 32);\n  c119_Constant18_out1(11) <= to_signed(0, 32);\n  c119_Constant18_out1(12) <= to_signed(0, 32);\n  c119_Constant18_out1(13) <= to_signed(0, 32);\n  c119_Constant18_out1(14) <= to_signed(0, 32);\n  c119_Constant18_out1(15) <= to_signed(0, 32);\n\n  Constant18_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Constant18_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Constant18_out1(d0, d1) <= c119_Constant18_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  c328_Constant18_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c328_Constant18_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      c328_Constant18_out1(d0 + (d1 * 4)) <= Constant18_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n  From18_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    From18_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      From18_out1(d0, d1) <= c328_Constant18_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen21: FOR k IN 0 TO 3 GENERATE\n    outputgen22: FOR k1 IN 0 TO 3 GENERATE\n      From18_out1_1(k, k1) <= std_logic_vector(From18_out1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  c121_Constant19_out1(0) <= to_signed(0, 32);\n  c121_Constant19_out1(1) <= to_signed(0, 32);\n  c121_Constant19_out1(2) <= to_signed(0, 32);\n  c121_Constant19_out1(3) <= to_signed(0, 32);\n  c121_Constant19_out1(4) <= to_signed(0, 32);\n  c121_Constant19_out1(5) <= to_signed(0, 32);\n  c121_Constant19_out1(6) <= to_signed(0, 32);\n  c121_Constant19_out1(7) <= to_signed(0, 32);\n  c121_Constant19_out1(8) <= to_signed(0, 32);\n  c121_Constant19_out1(9) <= to_signed(0, 32);\n  c121_Constant19_out1(10) <= to_signed(0, 32);\n  c121_Constant19_out1(11) <= to_signed(0, 32);\n  c121_Constant19_out1(12) <= to_signed(0, 32);\n  c121_Constant19_out1(13) <= to_signed(0, 32);\n  c121_Constant19_out1(14) <= to_signed(866592, 32);\n  c121_Constant19_out1(15) <= to_signed(0, 32);\n\n  Constant19_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Constant19_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Constant19_out1(d0, d1) <= c121_Constant19_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  c329_Constant19_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c329_Constant19_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      c329_Constant19_out1(d0 + (d1 * 4)) <= Constant19_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n  From19_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    From19_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      From19_out1(d0, d1) <= c329_Constant19_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen19: FOR k IN 0 TO 3 GENERATE\n    outputgen20: FOR k1 IN 0 TO 3 GENERATE\n      From19_out1_1(k, k1) <= std_logic_vector(From19_out1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  c109_Constant13_out1(0) <= to_signed(0, 32);\n  c109_Constant13_out1(1) <= to_signed(0, 32);\n  c109_Constant13_out1(2) <= to_signed(0, 32);\n  c109_Constant13_out1(3) <= to_signed(476625, 32);\n  c109_Constant13_out1(4) <= to_signed(0, 32);\n  c109_Constant13_out1(5) <= to_signed(0, 32);\n  c109_Constant13_out1(6) <= to_signed(0, 32);\n  c109_Constant13_out1(7) <= to_signed(0, 32);\n  c109_Constant13_out1(8) <= to_signed(0, 32);\n  c109_Constant13_out1(9) <= to_signed(0, 32);\n  c109_Constant13_out1(10) <= to_signed(0, 32);\n  c109_Constant13_out1(11) <= to_signed(0, 32);\n  c109_Constant13_out1(12) <= to_signed(0, 32);\n  c109_Constant13_out1(13) <= to_signed(0, 32);\n  c109_Constant13_out1(14) <= to_signed(0, 32);\n  c109_Constant13_out1(15) <= to_signed(0, 32);\n\n  Constant13_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Constant13_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Constant13_out1(d0, d1) <= c109_Constant13_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  c323_Constant13_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c323_Constant13_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      c323_Constant13_out1(d0 + (d1 * 4)) <= Constant13_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n  From20_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    From20_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      From20_out1(d0, d1) <= c323_Constant13_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen17: FOR k IN 0 TO 3 GENERATE\n    outputgen18: FOR k1 IN 0 TO 3 GENERATE\n      From20_out1_1(k, k1) <= std_logic_vector(From20_out1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  c125_Constant20_out1(0) <= to_signed(0, 32);\n  c125_Constant20_out1(1) <= to_signed(0, 32);\n  c125_Constant20_out1(2) <= to_signed(0, 32);\n  c125_Constant20_out1(3) <= to_signed(0, 32);\n  c125_Constant20_out1(4) <= to_signed(0, 32);\n  c125_Constant20_out1(5) <= to_signed(0, 32);\n  c125_Constant20_out1(6) <= to_signed(0, 32);\n  c125_Constant20_out1(7) <= to_signed(476625, 32);\n  c125_Constant20_out1(8) <= to_signed(0, 32);\n  c125_Constant20_out1(9) <= to_signed(0, 32);\n  c125_Constant20_out1(10) <= to_signed(0, 32);\n  c125_Constant20_out1(11) <= to_signed(0, 32);\n  c125_Constant20_out1(12) <= to_signed(0, 32);\n  c125_Constant20_out1(13) <= to_signed(0, 32);\n  c125_Constant20_out1(14) <= to_signed(0, 32);\n  c125_Constant20_out1(15) <= to_signed(0, 32);\n\n  Constant20_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Constant20_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Constant20_out1(d0, d1) <= c125_Constant20_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  c331_Constant20_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c331_Constant20_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      c331_Constant20_out1(d0 + (d1 * 4)) <= Constant20_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n  From23_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    From23_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      From23_out1(d0, d1) <= c331_Constant20_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen15: FOR k IN 0 TO 3 GENERATE\n    outputgen16: FOR k1 IN 0 TO 3 GENERATE\n      From23_out1_1(k, k1) <= std_logic_vector(From23_out1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  c111_Constant14_out1(0) <= to_signed(0, 32);\n  c111_Constant14_out1(1) <= to_signed(0, 32);\n  c111_Constant14_out1(2) <= to_signed(0, 32);\n  c111_Constant14_out1(3) <= to_signed(0, 32);\n  c111_Constant14_out1(4) <= to_signed(0, 32);\n  c111_Constant14_out1(5) <= to_signed(0, 32);\n  c111_Constant14_out1(6) <= to_signed(0, 32);\n  c111_Constant14_out1(7) <= to_signed(0, 32);\n  c111_Constant14_out1(8) <= to_signed(0, 32);\n  c111_Constant14_out1(9) <= to_signed(0, 32);\n  c111_Constant14_out1(10) <= to_signed(0, 32);\n  c111_Constant14_out1(11) <= to_signed(866592, 32);\n  c111_Constant14_out1(12) <= to_signed(0, 32);\n  c111_Constant14_out1(13) <= to_signed(0, 32);\n  c111_Constant14_out1(14) <= to_signed(0, 32);\n  c111_Constant14_out1(15) <= to_signed(0, 32);\n\n  Constant14_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Constant14_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Constant14_out1(d0, d1) <= c111_Constant14_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  c324_Constant14_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c324_Constant14_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      c324_Constant14_out1(d0 + (d1 * 4)) <= Constant14_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n  From21_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    From21_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      From21_out1(d0, d1) <= c324_Constant14_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen13: FOR k IN 0 TO 3 GENERATE\n    outputgen14: FOR k1 IN 0 TO 3 GENERATE\n      From21_out1_1(k, k1) <= std_logic_vector(From21_out1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  c113_Constant15_out1(0) <= to_signed(0, 32);\n  c113_Constant15_out1(1) <= to_signed(0, 32);\n  c113_Constant15_out1(2) <= to_signed(0, 32);\n  c113_Constant15_out1(3) <= to_signed(0, 32);\n  c113_Constant15_out1(4) <= to_signed(0, 32);\n  c113_Constant15_out1(5) <= to_signed(0, 32);\n  c113_Constant15_out1(6) <= to_signed(0, 32);\n  c113_Constant15_out1(7) <= to_signed(0, 32);\n  c113_Constant15_out1(8) <= to_signed(0, 32);\n  c113_Constant15_out1(9) <= to_signed(0, 32);\n  c113_Constant15_out1(10) <= to_signed(0, 32);\n  c113_Constant15_out1(11) <= to_signed(0, 32);\n  c113_Constant15_out1(12) <= to_signed(0, 32);\n  c113_Constant15_out1(13) <= to_signed(0, 32);\n  c113_Constant15_out1(14) <= to_signed(0, 32);\n  c113_Constant15_out1(15) <= to_signed(866592, 32);\n\n  Constant15_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    Constant15_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      Constant15_out1(d0, d1) <= c113_Constant15_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  c325_Constant15_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c325_Constant15_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      c325_Constant15_out1(d0 + (d1 * 4)) <= Constant15_out1(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n  From22_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    From22_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      From22_out1(d0, d1) <= c325_Constant15_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen11: FOR k IN 0 TO 3 GENERATE\n    outputgen12: FOR k1 IN 0 TO 3 GENERATE\n      From22_out1_1(k, k1) <= std_logic_vector(From22_out1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  From7_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    From7_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      From7_out1(d0, d1) <= c330_Constant2_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen9: FOR k IN 0 TO 3 GENERATE\n    outputgen10: FOR k1 IN 0 TO 3 GENERATE\n      From7_out1_1(k, k1) <= std_logic_vector(From7_out1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  Jacobs_3(0) <= signed(Jacobs(0, 3));\n  Jacobs_3(1) <= signed(Jacobs(1, 3));\n  Jacobs_3(2) <= signed(Jacobs(2, 3));\n  Jacobs_3(3) <= signed(Jacobs(3, 3));\n\n  Unit_Delay_Enabled_Synchronous2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Unit_Delay_Enabled_Synchronous2_out1 <= (OTHERS => to_signed(0, 32));\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND E = '1' THEN\n        Unit_Delay_Enabled_Synchronous2_out1 <= Jacobs_3;\n      END IF;\n    END IF;\n  END PROCESS Unit_Delay_Enabled_Synchronous2_process;\n\n\n  Jacobs_2(0) <= signed(Jacobs(0, 2));\n  Jacobs_2(1) <= signed(Jacobs(1, 2));\n  Jacobs_2(2) <= signed(Jacobs(2, 2));\n  Jacobs_2(3) <= signed(Jacobs(3, 2));\n\n  Unit_Delay_Enabled_Synchronous2_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Unit_Delay_Enabled_Synchronous2_out1_1 <= (OTHERS => to_signed(0, 32));\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND E = '1' THEN\n        Unit_Delay_Enabled_Synchronous2_out1_1 <= Jacobs_2;\n      END IF;\n    END IF;\n  END PROCESS Unit_Delay_Enabled_Synchronous2_1_process;\n\n\n  Jacobs_1(0) <= signed(Jacobs(0, 1));\n  Jacobs_1(1) <= signed(Jacobs(1, 1));\n  Jacobs_1(2) <= signed(Jacobs(2, 1));\n  Jacobs_1(3) <= signed(Jacobs(3, 1));\n\n  Unit_Delay_Enabled_Synchronous2_2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Unit_Delay_Enabled_Synchronous2_out1_2 <= (OTHERS => to_signed(0, 32));\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND E = '1' THEN\n        Unit_Delay_Enabled_Synchronous2_out1_2 <= Jacobs_1;\n      END IF;\n    END IF;\n  END PROCESS Unit_Delay_Enabled_Synchronous2_2_process;\n\n\n  Jacobs_0(0) <= signed(Jacobs(0, 0));\n  Jacobs_0(1) <= signed(Jacobs(1, 0));\n  Jacobs_0(2) <= signed(Jacobs(2, 0));\n  Jacobs_0(3) <= signed(Jacobs(3, 0));\n\n  Unit_Delay_Enabled_Synchronous2_3_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Unit_Delay_Enabled_Synchronous2_out1_3 <= (OTHERS => to_signed(0, 32));\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND E = '1' THEN\n        Unit_Delay_Enabled_Synchronous2_out1_3 <= Jacobs_0;\n      END IF;\n    END IF;\n  END PROCESS Unit_Delay_Enabled_Synchronous2_3_process;\n\n\n  Unit_Delay_Enabled_Synchronous2_out1_4_gen: FOR idx IN 0 TO 3 GENERATE\n    Unit_Delay_Enabled_Synchronous2_out1_4(idx, 0) <= Unit_Delay_Enabled_Synchronous2_out1_3(idx);\n  END GENERATE;\n  Unit_Delay_Enabled_Synchronous2_out1_4_gen1: FOR idx IN 0 TO 3 GENERATE\n    Unit_Delay_Enabled_Synchronous2_out1_4(idx, 1) <= Unit_Delay_Enabled_Synchronous2_out1_2(idx);\n  END GENERATE;\n  Unit_Delay_Enabled_Synchronous2_out1_4_gen2: FOR idx IN 0 TO 3 GENERATE\n    Unit_Delay_Enabled_Synchronous2_out1_4(idx, 2) <= Unit_Delay_Enabled_Synchronous2_out1_1(idx);\n  END GENERATE;\n  Unit_Delay_Enabled_Synchronous2_out1_4_gen3: FOR idx IN 0 TO 3 GENERATE\n    Unit_Delay_Enabled_Synchronous2_out1_4(idx, 3) <= Unit_Delay_Enabled_Synchronous2_out1(idx);\n  END GENERATE;\n\n  c249_Unit_Delay_Enabled_Synchronous2_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    c249_Unit_Delay_Enabled_Synchronous2_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      c249_Unit_Delay_Enabled_Synchronous2_out1(d0 + (d1 * 4)) <= Unit_Delay_Enabled_Synchronous2_out1_4(d0, d1);\n    END GENERATE;\n  END GENERATE;\n\n  From1_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    From1_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      From1_out1(d0, d1) <= c249_Unit_Delay_Enabled_Synchronous2_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen7: FOR k IN 0 TO 3 GENERATE\n    outputgen8: FOR k1 IN 0 TO 3 GENERATE\n      From1_out1_1(k, k1) <= std_logic_vector(From1_out1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  Update_P_k_k_3(0) <= signed(Update_P_k_k(0, 3));\n  Update_P_k_k_3(1) <= signed(Update_P_k_k(1, 3));\n  Update_P_k_k_3(2) <= signed(Update_P_k_k(2, 3));\n  Update_P_k_k_3(3) <= signed(Update_P_k_k(3, 3));\n\n  Unit_Delay_Enabled_Synchronous1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Unit_Delay_Enabled_Synchronous1_out1 <= (OTHERS => to_signed(0, 32));\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND E = '1' THEN\n        Unit_Delay_Enabled_Synchronous1_out1 <= Update_P_k_k_3;\n      END IF;\n    END IF;\n  END PROCESS Unit_Delay_Enabled_Synchronous1_process;\n\n\n  Update_P_k_k_2(0) <= signed(Update_P_k_k(0, 2));\n  Update_P_k_k_2(1) <= signed(Update_P_k_k(1, 2));\n  Update_P_k_k_2(2) <= signed(Update_P_k_k(2, 2));\n  Update_P_k_k_2(3) <= signed(Update_P_k_k(3, 2));\n\n  Unit_Delay_Enabled_Synchronous1_1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Unit_Delay_Enabled_Synchronous1_out1_1 <= (OTHERS => to_signed(0, 32));\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND E = '1' THEN\n        Unit_Delay_Enabled_Synchronous1_out1_1 <= Update_P_k_k_2;\n      END IF;\n    END IF;\n  END PROCESS Unit_Delay_Enabled_Synchronous1_1_process;\n\n\n  Update_P_k_k_1(0) <= signed(Update_P_k_k(0, 1));\n  Update_P_k_k_1(1) <= signed(Update_P_k_k(1, 1));\n  Update_P_k_k_1(2) <= signed(Update_P_k_k(2, 1));\n  Update_P_k_k_1(3) <= signed(Update_P_k_k(3, 1));\n\n  Unit_Delay_Enabled_Synchronous1_2_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Unit_Delay_Enabled_Synchronous1_out1_2 <= (OTHERS => to_signed(0, 32));\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND E = '1' THEN\n        Unit_Delay_Enabled_Synchronous1_out1_2 <= Update_P_k_k_1;\n      END IF;\n    END IF;\n  END PROCESS Unit_Delay_Enabled_Synchronous1_2_process;\n\n\n  Update_P_k_k_0(0) <= signed(Update_P_k_k(0, 0));\n  Update_P_k_k_0(1) <= signed(Update_P_k_k(1, 0));\n  Update_P_k_k_0(2) <= signed(Update_P_k_k(2, 0));\n  Update_P_k_k_0(3) <= signed(Update_P_k_k(3, 0));\n\n  Unit_Delay_Enabled_Synchronous1_3_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Unit_Delay_Enabled_Synchronous1_out1_3 <= (OTHERS => to_signed(0, 32));\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND E = '1' THEN\n        Unit_Delay_Enabled_Synchronous1_out1_3 <= Update_P_k_k_0;\n      END IF;\n    END IF;\n  END PROCESS Unit_Delay_Enabled_Synchronous1_3_process;\n\n\n  Unit_Delay_Enabled_Synchronous1_out1_4_gen: FOR idx IN 0 TO 3 GENERATE\n    Unit_Delay_Enabled_Synchronous1_out1_4(idx, 0) <= Unit_Delay_Enabled_Synchronous1_out1_3(idx);\n  END GENERATE;\n  Unit_Delay_Enabled_Synchronous1_out1_4_gen1: FOR idx IN 0 TO 3 GENERATE\n    Unit_Delay_Enabled_Synchronous1_out1_4(idx, 1) <= Unit_Delay_Enabled_Synchronous1_out1_2(idx);\n  END GENERATE;\n  Unit_Delay_Enabled_Synchronous1_out1_4_gen2: FOR idx IN 0 TO 3 GENERATE\n    Unit_Delay_Enabled_Synchronous1_out1_4(idx, 2) <= Unit_Delay_Enabled_Synchronous1_out1_1(idx);\n  END GENERATE;\n  Unit_Delay_Enabled_Synchronous1_out1_4_gen3: FOR idx IN 0 TO 3 GENERATE\n    Unit_Delay_Enabled_Synchronous1_out1_4(idx, 3) <= Unit_Delay_Enabled_Synchronous1_out1(idx);\n  END GENERATE;\n\n  outputgen5: FOR k IN 0 TO 3 GENERATE\n    outputgen6: FOR k1 IN 0 TO 3 GENERATE\n      Unit_Delay_Enabled_Synchronous1_out1_5(k, k1) <= std_logic_vector(Unit_Delay_Enabled_Synchronous1_out1_4(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen4: FOR k IN 0 TO 3 GENERATE\n    Update_x_k_k_signed(k) <= signed(Update_x_k_k(k));\n  END GENERATE;\n\n  Unit_Delay_Enabled_Synchronous_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Unit_Delay_Enabled_Synchronous_out1 <= (OTHERS => to_signed(0, 32));\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' AND E = '1' THEN\n        Unit_Delay_Enabled_Synchronous_out1 <= Update_x_k_k_signed;\n      END IF;\n    END IF;\n  END PROCESS Unit_Delay_Enabled_Synchronous_process;\n\n\n  outputgen3: FOR k IN 0 TO 3 GENERATE\n    Unit_Delay_Enabled_Synchronous_out1_1(k) <= std_logic_vector(Unit_Delay_Enabled_Synchronous_out1(k));\n  END GENERATE;\n\n  outputgen2: FOR k IN 0 TO 3 GENERATE\n    Transpose1_out1_2(k) <= std_logic_vector(Transpose1_out1(k));\n  END GENERATE;\n\n  From8_out1_gen1: FOR d1 IN 0 TO 3 GENERATE\n    From8_out1_gen: FOR d0 IN 0 TO 3 GENERATE\n      From8_out1(d0, d1) <= c330_Constant2_out1(d0 + (d1 * 4));\n    END GENERATE;\n  END GENERATE;\n\n  outputgen: FOR k IN 0 TO 3 GENERATE\n    outputgen1: FOR k1 IN 0 TO 3 GENERATE\n      From8_out1_1(k, k1) <= std_logic_vector(From8_out1(k, k1));\n    END GENERATE;\n  END GENERATE;\n\n  ce_out <= clk_enable;\n\n  y_k_k <= New_Innovation_y_k_k;\n\n  u <= Update_x_k_k;\n\nEND rtl;\n\n"},{"name":"EKF_pkg.vhd","type":"source","group":"model","path":"hdl_prj\\hdlsrc\\EkalmanF_ac_sim","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: hdl_prj\\hdlsrc\\EkalmanF_ac_sim\\EKF_pkg.vhd\n-- Created: 2026-01-12 14:16:47\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nPACKAGE EKF_pkg IS\n  TYPE vector_of_std_logic_vector32 IS ARRAY (NATURAL RANGE <>) OF std_logic_vector(31 DOWNTO 0);\n  TYPE matrix_of_std_logic_vector32 IS ARRAY (NATURAL RANGE <>, NATURAL RANGE <>) OF std_logic_vector(31 DOWNTO 0);\n  TYPE vector_of_signed32 IS ARRAY (NATURAL RANGE <>) OF signed(31 DOWNTO 0);\n  TYPE vector_of_signed64 IS ARRAY (NATURAL RANGE <>) OF signed(63 DOWNTO 0);\n  TYPE matrix_of_signed64 IS ARRAY (NATURAL RANGE <>, NATURAL RANGE <>) OF signed(63 DOWNTO 0);\n  TYPE matrix_of_std_logic_vector33 IS ARRAY (NATURAL RANGE <>, NATURAL RANGE <>) OF std_logic_vector(32 DOWNTO 0);\n  TYPE matrix_of_signed33 IS ARRAY (NATURAL RANGE <>, NATURAL RANGE <>) OF signed(32 DOWNTO 0);\n  TYPE matrix_of_signed32 IS ARRAY (NATURAL RANGE <>, NATURAL RANGE <>) OF signed(31 DOWNTO 0);\n  TYPE matrix_of_signed67 IS ARRAY (NATURAL RANGE <>, NATURAL RANGE <>) OF signed(66 DOWNTO 0);\n  TYPE vector_of_signed33 IS ARRAY (NATURAL RANGE <>) OF signed(32 DOWNTO 0);\n  TYPE vector_of_signed96 IS ARRAY (NATURAL RANGE <>) OF signed(95 DOWNTO 0);\n  TYPE matrix_of_signed96 IS ARRAY (NATURAL RANGE <>, NATURAL RANGE <>) OF signed(95 DOWNTO 0);\n  TYPE vector_of_signed8 IS ARRAY (NATURAL RANGE <>) OF signed(7 DOWNTO 0);\nEND EKF_pkg;\n\n"},{"name":"EKF_compile.do","type":"scripts","group":"scripts","path":"hdl_prj\\hdlsrc\\EkalmanF_ac_sim\\EKF_compile.do","tag":"","groupDisplay":"scripts","code":"vlib work\nvcom  EKF_pkg.vhd\nvcom  Innovation.vhd\nvcom  Inverse_aprox.vhd\nvcom  Kalman_Gain_Calculation.vhd\nvcom  New_Innovation.vhd\nvcom  MATLAB_Function.vhd\nvcom  Predict.vhd\nvcom  Update.vhd\nvcom  MATLAB_Function_block.vhd\nvcom  EKF.vhd\n"},{"name":"EKF_map.txt","type":"scripts","group":"scripts","path":"hdl_prj\\hdlsrc\\EkalmanF_ac_sim\\EKF_map.txt","tag":"","groupDisplay":"scripts","code":" --> EKF_pkg\nEkalmanF_ac_sim/EKF/Innovation --> Innovation\nEkalmanF_ac_sim/EKF/Kalman Gain Calculation/Inverse_aprox --> Inverse_aprox\nEkalmanF_ac_sim/EKF/Kalman Gain Calculation --> Kalman_Gain_Calculation\nEkalmanF_ac_sim/EKF/New Innovation --> New_Innovation\nEkalmanF_ac_sim/EKF/Predict/MATLAB Function --> MATLAB_Function\nEkalmanF_ac_sim/EKF/Predict --> Predict\nEkalmanF_ac_sim/EKF/Update --> Update\nEkalmanF_ac_sim/EKF/MATLAB Function --> MATLAB_Function_block\nEkalmanF_ac_sim/EKF --> EKF\n"},[],[],[]],"blocks":[],"rptComponent":"HDL"};