[1] Electronic Educational Devices, “Watts up PRO,” 2009.
[2] M. Rashti, G. Sabin, D. Vansickle, and B. Norris, “WattProf: A flexible platform for fine-grained HPC power profiling,” in 2015 IEEE Intl. Conference on Cluster Computing (CLUSTER). IEEE, 2015, pp. 698–
705.
[3] J. H. Laros, P. Pokorny, and D. DeBonis, “PowerInsight - a commodity
power measurement capability,” in 2013 Intl. Green Computing Confer-
ence (IGCC). IEEE, 2013, pp. 1–6.
[4] R. Bertran, Y. Sugawara, H. M. Jacobson, A. Buyuktosunoglu, and
P. Bose, “Application-level power and performance characterization and optimization on IBM Blue Gene/Q systems,” IBM Journal of Research and Development, vol. 57, no. 1/2, pp. 4–1, 2013.
[5] AMD, “BIOS and kernel developer’s guide (BKDG) for AMD family 15h models 00h-0Fh processors,” January 2013.
[6] H. David, E. Gorbatov, U. R. Hanebutte, R. Khanna, and C. Le, “RAPL:
memory power estimation and capping,” in ACM/IEEE Intl. Symposium
on Low-Power Electronics and Design (ISLPED). IEEE, 2010, pp.189-194
[7] J. Reinders, Vtune performance analyzer essentials: Measurement and tuning techniques for software developers, 2005.
[8] S. Kaufmann and B. Homer, “Craypat-cray x1 performance analysis tool,” Cray User Group (May 2003), 2003.
[9] R. E. Grant, M. Levenhagen, S. L. Olivier, D. DeBonis, K. T. Pedretti, and J. H. Laros III, “Standardizing power monitoring and control at exascale,” Computer, vol. 49, no. 10, pp. 38–46, 2016.
[10] K. B. Ferreira, P. Bridges, and R. Brightwell, “Characterizing application sensitivity to os interference using kernel-level noise injection,” in International Conference for High Performance Computing, Networking, Storage and Analysis. IEEE, 2008, pp. 1–12.
[11] E. A. Leo ́n, I. Karlin, and R. E. Grant, “Optimizing explicit hydrody- namics for power, energy, and performance,” in IEEE Intl. Conference on Cluster Computing (CLUSTER). IEEE, 2015, pp. 11–21.
[12] MPI Forum, “MPI: A Message-Passing Interface Standard. Version 3.1,” June 2015.
[13] B. Sprunt, “The basics of performance-monitoring hardware,” IEEE Micro, vol. 22, no. 4, pp. 64–71, 2002.
[14] R. Joseph and M. Martonosi, “Run-time power estimation in high performance microprocessors,” in Proc. of the 2001 Intl. Symposium on Low power electronics and design. ACM, 2001, pp. 135–140.
[15] H. Meuer, E. Strohmaier, J. Dongarra, H. Simon, and M. Meuer, “Top500 supercomputing sites,” 2017. [Online]. Available: http: //www.top500.org/
[16] A. Barry, “Resource utilization reporting,” in Proc. Cray Users’ Group Technical Conference (CUG), 2013.
[17] S. D. Hammond, C. R. Trott, H. C. Edwards, and N. Ellingwood, “KokkosP: Runtime hooks for portable performance analysis,” Sandia National Laboratories, Tech. Rep. SAND2016-3679C, 2016.
[18] S. Plimpton, “Fast parallel algorithms for short-range molecular dynam- ics,” J. Comput. Phys., vol. 117, no. 1, pp. 1–19, Mar. 1995.
[19] I. Karlin, J. Keasler, and R. Neely, “LULESH 2.0 updates and changes,” Lawrence Livermore National Laboratory, Tech. Rep. LLNL- TR-641973, 2013.
[20] M. A. Heroux, D. W. Doerfler, P. S. Crozier, J. M. Willenbring, H. C. Edwards, A. Williams, M. Rajan, E. R. Keiter, H. K. Thornquist, and R. W. Numrich, “Improving performance via mini-applications,” Sandia National Laboratories, Tech. Rep. SAND2009-5574, 2009.
[21] A. Mazouz, B. Pradelle, and W. Jalby, “Statistical validation method- ology of CPU power probes,” in European Conference on Parallel Processing. Springer, 2014, pp. 487–498.
[22] A.Tiwari,M.A.Laurenzano,L.Carrington,andA.Snavely,“Modeling power and energy usage of HPC kernels,” in IEEE 26th Intl. Parallel and Distributed Processing Symposium Workshops & PhD Forum (IPDPSW). IEEE, 2012, pp. 990–998.
[23] J. Dongarra, B. Tourancheau, S. Song, R. Ge, X. Feng, and K. W. Cameron, “Energy profiling and analysis of the HPC challenge bench- marks,” The Intl. Journal of High Performance Computing Applications, vol. 23, no. 3, pp. 265–276, 2009.
[24] B. Mills, R. E. Grant, K. B. Ferreira, and R. Riesen, “Evaluating energy savings for checkpoint/restart,” in Proc. 1st Intl. Workshop on Energy Efficient Supercomputing. ACM, 2013, p. 6.
[25] O. Sarood, A. Langer, L. Kale ́, B. Rountree, and B. De Supinski, “Optimizing power allocation to CPU and memory subsystems in overprovisioned HPC systems,” in IEEE Intl. Conference on Cluster Computing (CLUSTER). IEEE, 2013, pp. 1–8.
[26] M. Hahnel, B. Dobel, M. Volp, and H. Hartig, “Measuring energy consumption for short code paths using RAPL,” ACM SIGMETRICS Performance Evaluation Review, vol. 40, no. 3, pp. 13–17, 2012.
[27] H. Zhang and H. Hoffman, “A quantitative evaluation of the RAPL power control system,” Feedback Computing, 2015.
[28] W. L. Bircher and L. K. John, “Complete system power estimation using processor performance events,” IEEE Transactions on Computers, vol. 61, no. 4, pp. 563–577, 2012.
[29] M. Witkowski, A. Oleksiak, T. Piontek, and J. Weglarz, “Practical power consumption estimation for real life HPC applications,” Future Generation Computer Systems, vol. 29, no. 1, pp. 208–217, 2013.
[30] R.E.GrantandA.Afsahi,“Power-performanceefficiencyofasymmetric multiprocessors for multi-threaded scientific applications,” in 20th Intl. Parallel and Distributed Processing Symposium (IPDPS). IEEE, 2006, pp. 8–pp.
[31] T. Patki, D. K. Lowenthal, B. Rountree, M. Schulz, and B. R. de Supin- ski, “Exploring hardware overprovisioning in power-constrained, high performance computing,” in 2013 Intl. Conference for High Performance Computing, Networking, Storage and Analysis. ACM, 2013, pp. 173–182
[32] N. Gholkar, F. Mueller, and B. Rountree, “Power tuning hpc jobs on power-constrained systems,” in Proc. of the 2016 Intl. Conference on Parallel Architectures and Compilation. ACM, 2016, pp. 179–191.
[33] D. Brooks, V. Tiwari, and M. Martonosi, Wattch: A framework for architectural-level power analysis and optimizations. ACM, 2000, vol. 28, no. 2.
[34] M. Hsieh, K. Pedretti, J. Meng, A. Coskun, M. Levenhagen, and A. Rodrigues, “SST + gem5 = a scalable simulation infrastructure for high performance computing,” in Proc. of the 5th Intl. ICST Conference on Simulation Tools and Techniques. ICST, 2012, pp. 196–201.
[35] J. H. Laros, R. E. Grant, M. Levenhagen, S. Olivier, K. T. Pedretti, L. Ward, and A. Younge, “High performance computing – power application programming interface specification version 2.0,” 2017. [Online]. Available: http://powerapi.sandia.gov
[36] Hewlett Packard Enterprise, “Redfish API implementation on iLO RESTful API for HPE iLO 4,” Tech. Rep., 2016.
[37] S. Martin, D. Rush, and M. Kappel, “Cray advanced platform moni- toring and control (CAPMC),” in Proc. Cray Users’ Group Technical Conference (CUG), 2015.
[38] M. Knobloch, M. Foszczynski, W. Homberg, D. Pleiter, and H. Bo ̈ttiger, “Mapping fine-grained power measurements to HPC application runtime characteristics on IBM POWER7,” Computer Science - Research and Development, vol. 29, no. 3-4, pp. 211–219, 2014.
[39] E. A. Leo ́n, I. Karlin, R. E. Grant, and M. Dosanjh, “Program optimiza- tions: The interplay between power, performance, and energy,” Parallel Computing, vol. 58, pp. 56–75, 2016.
