// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

module Stage0(	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:25:7
  input         clock,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:25:7
                reset,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:25:7
                io_flush_0_valid,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:26:14
  input  [31:0] io_flush_0_target,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:26:14
  input         io_flush_0_brType,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:26:14
                io_flush_1_valid,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:26:14
  input  [31:0] io_flush_1_target,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:26:14
  input         io_imem_ready,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:26:14
  output        io_imem_valid,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:26:14
  output [31:0] io_imem_bits_addr,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:26:14
  input         io_out_ready,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:26:14
  output        io_out_valid,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:26:14
  output [31:0] io_out_bits_pc	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:26:14
);

  reg  [31:0] pc;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:33:26
  wire        _npc_T = io_flush_0_valid & io_flush_0_brType;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:35:38
  wire        needFlush = _npc_T | io_flush_1_valid;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:35:{38,61}
  reg         io_imem_valid_REG;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:55:32
  wire        io_imem_valid_0 = io_imem_valid_REG & io_out_ready & ~needFlush;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:35:61, :55:{32,48,64,67}
  reg         io_out_valid_REG;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:59:28
  wire        io_out_valid_0 =
    io_out_valid_REG & ~needFlush & io_imem_ready & io_imem_valid_0;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:35:61, :55:{48,64,67}, :59:{28,44,58}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  always @(posedge clock) begin	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:25:7
    if (reset)	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:25:7
      pc <= 32'h80000000;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:33:26
    else if (needFlush | io_out_ready & io_out_valid_0) begin	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:35:61, :36:29, :59:{44,58}, src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (_npc_T)	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:35:38
        pc <= io_flush_0_target;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:33:26
      else if (io_flush_1_valid)	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:26:14
        pc <= io_flush_1_target;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:33:26
      else	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:26:14
        pc <= pc + 32'h4;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:33:26, :38:17
    end
    io_imem_valid_REG <= ~reset;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:55:{32,33}
    io_out_valid_REG <= ~reset;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:59:{28,29}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:25:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:25:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:25:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:25:7
      automatic logic [31:0] _RANDOM[0:2];	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:25:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:25:7
        `INIT_RANDOM_PROLOG_	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:25:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:25:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:25:7
        end	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:25:7
        pc = {_RANDOM[2'h0][31], _RANDOM[2'h1][30:0]};	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:25:7, :33:26
        io_imem_valid_REG = _RANDOM[2'h1][31];	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:25:7, :33:26, :55:32
        io_out_valid_REG = _RANDOM[2'h2][0];	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:25:7, :59:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:25:7
      `FIRRTL_AFTER_INITIAL	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:25:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_imem_valid = io_imem_valid_0;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:25:7, :55:{48,64}
  assign io_imem_bits_addr = pc;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:25:7, :33:26
  assign io_out_valid = io_out_valid_0;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:25:7, :59:{44,58}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  assign io_out_bits_pc = pc;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:25:7, :33:26
endmodule

module Stage1(	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:79:7
  input         clock,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:79:7
                reset,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:79:7
  output        io_in_ready,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:80:14
  input         io_in_valid,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:80:14
  input  [31:0] io_in_bits_pc,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:80:14
  input         io_out_ready,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:80:14
  output        io_out_valid,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:80:14
  output [31:0] io_out_bits_instr,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:80:14
                io_out_bits_pc,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:80:14
  output        io_imem_ready,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:80:14
  input         io_imem_valid,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:80:14
  input  [31:0] io_imem_bits_rdata,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:80:14
  input         io_flush	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:80:14
);

  reg  DelayFlush;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:89:27
  reg  MemReady;	// playground/src/scala/utils/StopWatch.scala:7:20
  reg  Stall;	// playground/src/scala/utils/StopWatch.scala:7:20
  wire io_out_valid_0 =
    (io_imem_valid | MemReady) & ~io_flush & io_in_valid & ~DelayFlush;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:89:27, :90:{64,77}, :97:{39,52,65,80}, playground/src/scala/utils/StopWatch.scala:7:20
  wire io_in_ready_0 = io_out_ready & ~io_flush & ~(Stall | io_in_valid & ~io_imem_valid);	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:90:64, :91:44, :100:{31,44,47,55,71}, playground/src/scala/utils/StopWatch.scala:7:20
  always @(posedge clock) begin	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:79:7
    DelayFlush <= io_flush;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:89:27
    if (reset) begin	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:79:7
      MemReady <= 1'h0;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:79:7, playground/src/scala/utils/StopWatch.scala:7:20
      Stall <= 1'h0;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:79:7, playground/src/scala/utils/StopWatch.scala:7:20
    end
    else begin	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:79:7
      MemReady <=
        ~(io_out_ready & io_out_valid_0)
        & (io_imem_valid & ~io_out_valid_0 & ~io_flush & ~DelayFlush | MemReady);	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:89:27, :90:{44,47,61,64,74,77}, :97:{52,65,80}, playground/src/scala/utils/StopWatch.scala:7:20, :16:19, :17:11, :19:18, :20:11, src/main/scala/chisel3/util/Decoupled.scala:51:35
      Stall <=
        ~(io_imem_valid | io_flush)
        & (io_in_ready_0 & io_in_valid & ~io_imem_valid | Stall);	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:91:{41,44,74}, :100:{31,44}, playground/src/scala/utils/StopWatch.scala:7:20, :16:19, :17:11, :19:18, :20:11, src/main/scala/chisel3/util/Decoupled.scala:51:35
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:79:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:79:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:79:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:79:7
      automatic logic [31:0] _RANDOM[0:0];	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:79:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:79:7
        `INIT_RANDOM_PROLOG_	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:79:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:79:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:79:7
        DelayFlush = _RANDOM[/*Zero width*/ 1'b0][0];	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:79:7, :89:27
        MemReady = _RANDOM[/*Zero width*/ 1'b0][1];	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:79:7, :89:27, playground/src/scala/utils/StopWatch.scala:7:20
        Stall = _RANDOM[/*Zero width*/ 1'b0][2];	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:79:7, :89:27, playground/src/scala/utils/StopWatch.scala:7:20
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:79:7
      `FIRRTL_AFTER_INITIAL	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:79:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready = io_in_ready_0;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:79:7, :100:{31,44}
  assign io_out_valid = io_out_valid_0;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:79:7, :97:{52,65,80}
  assign io_out_bits_instr = io_imem_bits_rdata;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:79:7
  assign io_out_bits_pc = io_in_bits_pc;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:79:7
  assign io_imem_ready = io_out_ready;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:79:7
endmodule

module FetchUnit(	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:112:7
  input         clock,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:112:7
                reset,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:112:7
                io_imem_req_ready,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:113:14
  output        io_imem_req_valid,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:113:14
  output [31:0] io_imem_req_bits_addr,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:113:14
  output        io_imem_resp_ready,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:113:14
  input         io_imem_resp_valid,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:113:14
  input  [31:0] io_imem_resp_bits_rdata,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:113:14
  input         io_flush_0_valid,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:113:14
  input  [31:0] io_flush_0_target,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:113:14
  input         io_flush_0_brType,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:113:14
                io_flush_1_valid,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:113:14
  input  [31:0] io_flush_1_target,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:113:14
  input         io_out_ready,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:113:14
  output        io_out_valid,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:113:14
  output [31:0] io_out_bits_instr,	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:113:14
                io_out_bits_pc	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:113:14
);

  wire        _f1_io_in_ready;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:116:18
  wire        _f1_io_out_valid;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:116:18
  wire        _f0_io_out_valid;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:115:18
  wire [31:0] _f0_io_out_bits_pc;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:115:18
  wire        flush = io_flush_0_valid & io_flush_0_brType | io_flush_1_valid;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:122:{34,57}
  reg         valid;	// playground/src/scala/utils/Pipeline.scala:8:24
  reg  [31:0] f1_io_in_bits_r_pc;	// playground/src/scala/utils/Pipeline.scala:23:29
  always @(posedge clock) begin	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:112:7
    automatic logic _f1_io_in_bits_T;	// playground/src/scala/utils/Pipeline.scala:14:21
    _f1_io_in_bits_T = _f0_io_out_valid & _f1_io_in_ready;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:115:18, :116:18, playground/src/scala/utils/Pipeline.scala:14:21
    if (reset)	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:112:7
      valid <= 1'h0;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:112:7, playground/src/scala/utils/Pipeline.scala:8:24
    else	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:112:7
      valid <= ~flush & (_f1_io_in_bits_T | ~(io_out_ready & _f1_io_out_valid) & valid);	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:116:18, :122:57, playground/src/scala/utils/Pipeline.scala:8:24, :10:24, :11:13, :14:{21,37}, :15:13, :18:19, :19:13, src/main/scala/chisel3/util/Decoupled.scala:51:35
    if (_f1_io_in_bits_T)	// playground/src/scala/utils/Pipeline.scala:14:21
      f1_io_in_bits_r_pc <= _f0_io_out_bits_pc;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:115:18, playground/src/scala/utils/Pipeline.scala:23:29
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:112:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:112:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:112:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:112:7
      automatic logic [31:0] _RANDOM[0:1];	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:112:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:112:7
        `INIT_RANDOM_PROLOG_	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:112:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:112:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:112:7
        end	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:112:7
        valid = _RANDOM[1'h0][0];	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:112:7, playground/src/scala/utils/Pipeline.scala:8:24
        f1_io_in_bits_r_pc = {_RANDOM[1'h0][31:1], _RANDOM[1'h1][0]};	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:112:7, playground/src/scala/utils/Pipeline.scala:8:24, :23:29
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:112:7
      `FIRRTL_AFTER_INITIAL	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:112:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Stage0 f0 (	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:115:18
    .clock             (clock),
    .reset             (reset),
    .io_flush_0_valid  (io_flush_0_valid),
    .io_flush_0_target (io_flush_0_target),
    .io_flush_0_brType (io_flush_0_brType),
    .io_flush_1_valid  (io_flush_1_valid),
    .io_flush_1_target (io_flush_1_target),
    .io_imem_ready     (io_imem_req_ready),
    .io_imem_valid     (io_imem_req_valid),
    .io_imem_bits_addr (io_imem_req_bits_addr),
    .io_out_ready      (_f1_io_in_ready),	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:116:18
    .io_out_valid      (_f0_io_out_valid),
    .io_out_bits_pc    (_f0_io_out_bits_pc)
  );	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:115:18
  Stage1 f1 (	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:116:18
    .clock              (clock),
    .reset              (reset),
    .io_in_ready        (_f1_io_in_ready),
    .io_in_valid        (valid),	// playground/src/scala/utils/Pipeline.scala:8:24
    .io_in_bits_pc      (f1_io_in_bits_r_pc),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_out_ready       (io_out_ready),
    .io_out_valid       (_f1_io_out_valid),
    .io_out_bits_instr  (io_out_bits_instr),
    .io_out_bits_pc     (io_out_bits_pc),
    .io_imem_ready      (io_imem_resp_ready),
    .io_imem_valid      (io_imem_resp_valid),
    .io_imem_bits_rdata (io_imem_resp_bits_rdata),
    .io_flush           (flush)	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:122:57
  );	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:116:18
  assign io_out_valid = _f1_io_out_valid;	// playground/src/scala/core/frontend/fetch/FetchUnit.scala:112:7, :116:18
endmodule

module Decoder(	// playground/src/scala/core/decode/Decoder.scala:16:7
  input  [31:0] io_in_instr,	// playground/src/scala/core/decode/Decoder.scala:17:14
                io_in_pc,	// playground/src/scala/core/decode/Decoder.scala:17:14
  output [31:0] io_out_pc,	// playground/src/scala/core/decode/Decoder.scala:17:14
  output        io_out_rfWen,	// playground/src/scala/core/decode/Decoder.scala:17:14
  output [4:0]  io_out_rfDest,	// playground/src/scala/core/decode/Decoder.scala:17:14
                io_out_rfSrc_0,	// playground/src/scala/core/decode/Decoder.scala:17:14
                io_out_rfSrc_1,	// playground/src/scala/core/decode/Decoder.scala:17:14
  output [31:0] io_out_imm,	// playground/src/scala/core/decode/Decoder.scala:17:14
  output [4:0]  io_out_funcOpType,	// playground/src/scala/core/decode/Decoder.scala:17:14
  output [2:0]  io_out_fuType,	// playground/src/scala/core/decode/Decoder.scala:17:14
  output [1:0]  io_out_srcType_0,	// playground/src/scala/core/decode/Decoder.scala:17:14
                io_out_srcType_1,	// playground/src/scala/core/decode/Decoder.scala:17:14
  output [31:0] io_out_instr	// playground/src/scala/core/decode/Decoder.scala:17:14
);

  wire [28:0] decodeBundle_invInputs = ~(io_in_instr[30:2]);	// playground/src/scala/core/decode/Decoder.scala:17:14, src/main/scala/chisel3/util/pla.scala:78:21
  wire [3:0]  _decodeBundle_andMatrixOutputs_T =
    {decodeBundle_invInputs[0],
     decodeBundle_invInputs[2],
     decodeBundle_invInputs[3],
     decodeBundle_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :91:29, :98:53
  wire [2:0]  _decodeBundle_andMatrixOutputs_T_1 =
    {io_in_instr[2], decodeBundle_invInputs[1], decodeBundle_invInputs[2]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [3:0]  _decodeBundle_andMatrixOutputs_T_3 =
    {decodeBundle_invInputs[1],
     io_in_instr[4],
     decodeBundle_invInputs[3],
     decodeBundle_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [1:0]  _decodeBundle_andMatrixOutputs_T_4 = {io_in_instr[2], io_in_instr[4]};	// src/main/scala/chisel3/util/pla.scala:90:45, :98:53
  wire [3:0]  _decodeBundle_andMatrixOutputs_T_5 =
    {decodeBundle_invInputs[2],
     io_in_instr[5],
     decodeBundle_invInputs[4],
     decodeBundle_invInputs[10]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [3:0]  _decodeBundle_andMatrixOutputs_T_6 =
    {decodeBundle_invInputs[2],
     io_in_instr[5],
     decodeBundle_invInputs[4],
     decodeBundle_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [2:0]  _decodeBundle_andMatrixOutputs_T_7 =
    {io_in_instr[2], io_in_instr[4], io_in_instr[5]};	// src/main/scala/chisel3/util/pla.scala:90:45, :98:53
  wire [3:0]  _decodeBundle_andMatrixOutputs_T_8 =
    {decodeBundle_invInputs[1],
     decodeBundle_invInputs[2],
     io_in_instr[6],
     decodeBundle_invInputs[10]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [4:0]  _decodeBundle_andMatrixOutputs_T_9 =
    {decodeBundle_invInputs[0],
     decodeBundle_invInputs[2],
     io_in_instr[6],
     decodeBundle_invInputs[10],
     decodeBundle_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [1:0]  _decodeBundle_andMatrixOutputs_T_10 = {io_in_instr[3], io_in_instr[6]};	// src/main/scala/chisel3/util/pla.scala:90:45, :98:53
  wire [2:0]  _decodeBundle_andMatrixOutputs_T_11 =
    {io_in_instr[4], io_in_instr[6], decodeBundle_invInputs[18]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [4:0]  _decodeBundle_andMatrixOutputs_T_12 =
    {decodeBundle_invInputs[2],
     decodeBundle_invInputs[4],
     io_in_instr[12],
     decodeBundle_invInputs[11],
     decodeBundle_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [4:0]  _decodeBundle_andMatrixOutputs_T_13 =
    {decodeBundle_invInputs[0],
     io_in_instr[4],
     io_in_instr[12],
     decodeBundle_invInputs[11],
     decodeBundle_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [3:0]  _decodeBundle_andMatrixOutputs_T_14 =
    {decodeBundle_invInputs[0],
     io_in_instr[6],
     io_in_instr[12],
     decodeBundle_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [4:0]  _decodeBundle_andMatrixOutputs_T_17 =
    {decodeBundle_invInputs[2],
     decodeBundle_invInputs[3],
     decodeBundle_invInputs[10],
     io_in_instr[13],
     decodeBundle_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [2:0]  _decodeBundle_andMatrixOutputs_T_18 =
    {decodeBundle_invInputs[0], io_in_instr[6], io_in_instr[13]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [3:0]  _decodeBundle_andMatrixOutputs_T_20 =
    {io_in_instr[4], decodeBundle_invInputs[3], io_in_instr[12], io_in_instr[13]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [3:0]  _decodeBundle_andMatrixOutputs_T_21 =
    {decodeBundle_invInputs[2],
     decodeBundle_invInputs[3],
     decodeBundle_invInputs[10],
     io_in_instr[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [3:0]  _decodeBundle_andMatrixOutputs_T_22 =
    {decodeBundle_invInputs[0],
     io_in_instr[4],
     decodeBundle_invInputs[10],
     io_in_instr[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [3:0]  _decodeBundle_andMatrixOutputs_T_23 =
    {io_in_instr[4],
     decodeBundle_invInputs[3],
     decodeBundle_invInputs[10],
     io_in_instr[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [3:0]  _decodeBundle_andMatrixOutputs_T_24 =
    {decodeBundle_invInputs[0],
     io_in_instr[6],
     decodeBundle_invInputs[11],
     io_in_instr[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [3:0]  _decodeBundle_andMatrixOutputs_T_27 =
    {decodeBundle_invInputs[0],
     decodeBundle_invInputs[4],
     io_in_instr[13],
     io_in_instr[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [2:0]  _decodeBundle_andMatrixOutputs_T_28 =
    {io_in_instr[4], io_in_instr[6], io_in_instr[20]};	// src/main/scala/chisel3/util/pla.scala:90:45, :98:53
  wire [4:0]  _decodeBundle_andMatrixOutputs_T_30 =
    {decodeBundle_invInputs[0],
     io_in_instr[4],
     io_in_instr[12],
     decodeBundle_invInputs[11],
     io_in_instr[30]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [3:0]  _decodeBundle_orMatrixOutputs_T =
    {decodeBundle_invInputs[3],
     &_decodeBundle_andMatrixOutputs_T_1,
     &{io_in_instr[4], decodeBundle_invInputs[4]},
     &_decodeBundle_andMatrixOutputs_T_10};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19
  wire [3:0]  _decodeBundle_orMatrixOutputs_T_8 =
    {&_decodeBundle_andMatrixOutputs_T,
     &_decodeBundle_andMatrixOutputs_T_5,
     &_decodeBundle_andMatrixOutputs_T_12,
     &_decodeBundle_andMatrixOutputs_T_17};	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:19
  wire [2:0]  decodeBundle_ImmType =
    {|{&_decodeBundle_andMatrixOutputs_T_9,
       &_decodeBundle_andMatrixOutputs_T_10,
       &_decodeBundle_andMatrixOutputs_T_14,
       &_decodeBundle_andMatrixOutputs_T_18,
       &_decodeBundle_andMatrixOutputs_T_24},
     |{&_decodeBundle_andMatrixOutputs_T_4,
       &_decodeBundle_andMatrixOutputs_T_5,
       &_decodeBundle_andMatrixOutputs_T_6},
     |{&_decodeBundle_andMatrixOutputs_T,
       &_decodeBundle_andMatrixOutputs_T_3,
       &_decodeBundle_andMatrixOutputs_T_4,
       &_decodeBundle_andMatrixOutputs_T_8,
       &_decodeBundle_andMatrixOutputs_T_11,
       &_decodeBundle_andMatrixOutputs_T_14,
       &_decodeBundle_andMatrixOutputs_T_17,
       &_decodeBundle_andMatrixOutputs_T_18,
       &_decodeBundle_andMatrixOutputs_T_20,
       &_decodeBundle_andMatrixOutputs_T_23,
       &_decodeBundle_andMatrixOutputs_T_24,
       &_decodeBundle_andMatrixOutputs_T_28}};	// src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}
  wire [4:0]  decodeBundle_OpType =
    {|{&_decodeBundle_andMatrixOutputs_T_9,
       &_decodeBundle_andMatrixOutputs_T_18,
       &{decodeBundle_invInputs[0],
         io_in_instr[4],
         io_in_instr[12],
         decodeBundle_invInputs[11],
         io_in_instr[14],
         decodeBundle_invInputs[28]}},
     |{&_decodeBundle_andMatrixOutputs_T_1,
       &_decodeBundle_andMatrixOutputs_T_5,
       &_decodeBundle_andMatrixOutputs_T_6,
       &_decodeBundle_andMatrixOutputs_T_10,
       &_decodeBundle_andMatrixOutputs_T_13,
       &_decodeBundle_andMatrixOutputs_T_24,
       &_decodeBundle_andMatrixOutputs_T_27,
       &_decodeBundle_andMatrixOutputs_T_28},
     |{&_decodeBundle_andMatrixOutputs_T_13,
       &_decodeBundle_andMatrixOutputs_T_14,
       &_decodeBundle_andMatrixOutputs_T_22,
       &{decodeBundle_invInputs[2],
         decodeBundle_invInputs[3],
         io_in_instr[12],
         io_in_instr[14]},
       &_decodeBundle_andMatrixOutputs_T_27,
       &_decodeBundle_andMatrixOutputs_T_28,
       &{decodeBundle_invInputs[0], io_in_instr[4], io_in_instr[5], io_in_instr[30]},
       &_decodeBundle_andMatrixOutputs_T_30},
     |{&_decodeBundle_andMatrixOutputs_T_1,
       &_decodeBundle_andMatrixOutputs_T_10,
       &_decodeBundle_andMatrixOutputs_T_11,
       &_decodeBundle_andMatrixOutputs_T_13,
       &_decodeBundle_andMatrixOutputs_T_14,
       &{decodeBundle_invInputs[0], decodeBundle_invInputs[10], io_in_instr[13]},
       &{decodeBundle_invInputs[0], io_in_instr[13], decodeBundle_invInputs[12]},
       &_decodeBundle_andMatrixOutputs_T_18,
       &_decodeBundle_andMatrixOutputs_T_21,
       &_decodeBundle_andMatrixOutputs_T_30},
     |{&_decodeBundle_andMatrixOutputs_T_7,
       &_decodeBundle_andMatrixOutputs_T_8,
       &_decodeBundle_andMatrixOutputs_T_11,
       &_decodeBundle_andMatrixOutputs_T_12,
       &_decodeBundle_andMatrixOutputs_T_14,
       &{decodeBundle_invInputs[0], io_in_instr[4], io_in_instr[12], io_in_instr[13]},
       &_decodeBundle_andMatrixOutputs_T_21,
       &_decodeBundle_andMatrixOutputs_T_22}};	// src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}
  assign io_out_pc = io_in_pc;	// playground/src/scala/core/decode/Decoder.scala:16:7
  assign io_out_rfWen = |_decodeBundle_orMatrixOutputs_T;	// playground/src/scala/core/decode/Decoder.scala:16:7, src/main/scala/chisel3/util/pla.scala:114:{19,36}
  assign io_out_rfDest = (|_decodeBundle_orMatrixOutputs_T) ? io_in_instr[11:7] : 5'h0;	// playground/src/scala/core/decode/Decoder.scala:16:7, :47:{23,43}, src/main/scala/chisel3/util/pla.scala:114:{19,36}
  assign io_out_rfSrc_0 =
    decodeBundle_OpType == 5'hC
    & {&_decodeBundle_andMatrixOutputs_T_11, |_decodeBundle_orMatrixOutputs_T_8} == 2'h0
      ? 5'hA
      : io_in_instr[19:15];	// playground/src/scala/core/decode/Decoder.scala:16:7, :46:{17,33}, :63:{26,47,64,80}, :64:21, src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}
  assign io_out_rfSrc_1 = io_in_instr[24:20];	// playground/src/scala/core/decode/Decoder.scala:16:7, :46:48
  assign io_out_imm =
    (decodeBundle_ImmType == 3'h1 ? {{20{io_in_instr[31]}}, io_in_instr[31:20]} : 32'h0)
    | (decodeBundle_ImmType == 3'h3 ? {io_in_instr[31:12], 12'h0} : 32'h0)
    | (decodeBundle_ImmType == 3'h4
         ? {{12{io_in_instr[31]}},
            io_in_instr[19:12],
            io_in_instr[20],
            io_in_instr[30:21],
            1'h0}
         : 32'h0)
    | (decodeBundle_ImmType == 3'h2
         ? {{20{io_in_instr[31]}}, io_in_instr[31:25], io_in_instr[11:7]}
         : 32'h0)
    | (decodeBundle_ImmType == 3'h5
         ? {{20{io_in_instr[31]}},
            io_in_instr[7],
            io_in_instr[30:25],
            io_in_instr[11:8],
            1'h0}
         : 32'h0);	// playground/src/scala/core/decode/Decoder.scala:16:7, :47:43, :51:37, :52:{35,41}, :53:{41,52,67,78}, :54:41, :55:{52,62,77}, playground/src/scala/utils/BitUtils.scala:9:20, :10:{44,49}, playground/src/scala/utils/LookUpTree.scala:8:34, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106
  assign io_out_funcOpType = decodeBundle_OpType;	// playground/src/scala/core/decode/Decoder.scala:16:7, src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106
  assign io_out_fuType =
    {1'h0, &_decodeBundle_andMatrixOutputs_T_11, |_decodeBundle_orMatrixOutputs_T_8};	// playground/src/scala/core/decode/Decoder.scala:16:7, src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}
  assign io_out_srcType_0 =
    {|{&_decodeBundle_andMatrixOutputs_T_4,
       &_decodeBundle_andMatrixOutputs_T_10,
       &_decodeBundle_andMatrixOutputs_T_11},
     |{&_decodeBundle_andMatrixOutputs_T_7, &_decodeBundle_andMatrixOutputs_T_11}};	// playground/src/scala/core/decode/Decoder.scala:16:7, src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}
  assign io_out_srcType_1 =
    {&_decodeBundle_andMatrixOutputs_T_11,
     |{&_decodeBundle_andMatrixOutputs_T_1,
       &_decodeBundle_andMatrixOutputs_T_3,
       &_decodeBundle_andMatrixOutputs_T_4,
       &_decodeBundle_andMatrixOutputs_T_10,
       &_decodeBundle_andMatrixOutputs_T_11,
       &_decodeBundle_andMatrixOutputs_T_20,
       &_decodeBundle_andMatrixOutputs_T_23}};	// playground/src/scala/core/decode/Decoder.scala:16:7, src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}
  assign io_out_instr = io_in_instr;	// playground/src/scala/core/decode/Decoder.scala:16:7
endmodule

module DecodeStage(	// playground/src/scala/core/decode/DecodeUnit.scala:58:7
  output        io_in_ready,	// playground/src/scala/core/decode/DecodeUnit.scala:59:14
  input         io_in_valid,	// playground/src/scala/core/decode/DecodeUnit.scala:59:14
  input  [31:0] io_in_bits_instr,	// playground/src/scala/core/decode/DecodeUnit.scala:59:14
                io_in_bits_pc,	// playground/src/scala/core/decode/DecodeUnit.scala:59:14
  input         io_out_ready,	// playground/src/scala/core/decode/DecodeUnit.scala:59:14
  output        io_out_valid,	// playground/src/scala/core/decode/DecodeUnit.scala:59:14
  output [31:0] io_out_bits_pc,	// playground/src/scala/core/decode/DecodeUnit.scala:59:14
  output        io_out_bits_rfWen,	// playground/src/scala/core/decode/DecodeUnit.scala:59:14
  output [4:0]  io_out_bits_rfDest,	// playground/src/scala/core/decode/DecodeUnit.scala:59:14
                io_out_bits_rfSrc_0,	// playground/src/scala/core/decode/DecodeUnit.scala:59:14
                io_out_bits_rfSrc_1,	// playground/src/scala/core/decode/DecodeUnit.scala:59:14
  output [31:0] io_out_bits_imm,	// playground/src/scala/core/decode/DecodeUnit.scala:59:14
  output [4:0]  io_out_bits_funcOpType,	// playground/src/scala/core/decode/DecodeUnit.scala:59:14
  output [2:0]  io_out_bits_fuType,	// playground/src/scala/core/decode/DecodeUnit.scala:59:14
  output [1:0]  io_out_bits_srcType_0,	// playground/src/scala/core/decode/DecodeUnit.scala:59:14
                io_out_bits_srcType_1,	// playground/src/scala/core/decode/DecodeUnit.scala:59:14
  output [31:0] io_out_bits_instr	// playground/src/scala/core/decode/DecodeUnit.scala:59:14
);

  Decoder dec (	// playground/src/scala/core/decode/DecodeUnit.scala:64:19
    .io_in_instr       (io_in_bits_instr),
    .io_in_pc          (io_in_bits_pc),
    .io_out_pc         (io_out_bits_pc),
    .io_out_rfWen      (io_out_bits_rfWen),
    .io_out_rfDest     (io_out_bits_rfDest),
    .io_out_rfSrc_0    (io_out_bits_rfSrc_0),
    .io_out_rfSrc_1    (io_out_bits_rfSrc_1),
    .io_out_imm        (io_out_bits_imm),
    .io_out_funcOpType (io_out_bits_funcOpType),
    .io_out_fuType     (io_out_bits_fuType),
    .io_out_srcType_0  (io_out_bits_srcType_0),
    .io_out_srcType_1  (io_out_bits_srcType_1),
    .io_out_instr      (io_out_bits_instr)
  );	// playground/src/scala/core/decode/DecodeUnit.scala:64:19
  assign io_in_ready = io_out_ready;	// playground/src/scala/core/decode/DecodeUnit.scala:58:7
  assign io_out_valid = io_in_valid;	// playground/src/scala/core/decode/DecodeUnit.scala:58:7
endmodule

module FrontEnd(	// playground/src/scala/core/frontend/FrontEnd.scala:12:7
  input         clock,	// playground/src/scala/core/frontend/FrontEnd.scala:12:7
                reset,	// playground/src/scala/core/frontend/FrontEnd.scala:12:7
                io_out_ready,	// playground/src/scala/core/frontend/FrontEnd.scala:13:14
  output        io_out_valid,	// playground/src/scala/core/frontend/FrontEnd.scala:13:14
  output [31:0] io_out_bits_pc,	// playground/src/scala/core/frontend/FrontEnd.scala:13:14
  output        io_out_bits_rfWen,	// playground/src/scala/core/frontend/FrontEnd.scala:13:14
  output [4:0]  io_out_bits_rfDest,	// playground/src/scala/core/frontend/FrontEnd.scala:13:14
                io_out_bits_rfSrc_0,	// playground/src/scala/core/frontend/FrontEnd.scala:13:14
                io_out_bits_rfSrc_1,	// playground/src/scala/core/frontend/FrontEnd.scala:13:14
  output [31:0] io_out_bits_imm,	// playground/src/scala/core/frontend/FrontEnd.scala:13:14
  output [4:0]  io_out_bits_funcOpType,	// playground/src/scala/core/frontend/FrontEnd.scala:13:14
  output [2:0]  io_out_bits_fuType,	// playground/src/scala/core/frontend/FrontEnd.scala:13:14
  output [1:0]  io_out_bits_srcType_0,	// playground/src/scala/core/frontend/FrontEnd.scala:13:14
                io_out_bits_srcType_1,	// playground/src/scala/core/frontend/FrontEnd.scala:13:14
  output [31:0] io_out_bits_instr,	// playground/src/scala/core/frontend/FrontEnd.scala:13:14
  input         io_flush_0_valid,	// playground/src/scala/core/frontend/FrontEnd.scala:13:14
  input  [31:0] io_flush_0_target,	// playground/src/scala/core/frontend/FrontEnd.scala:13:14
  input         io_flush_0_brType,	// playground/src/scala/core/frontend/FrontEnd.scala:13:14
                io_flush_1_valid,	// playground/src/scala/core/frontend/FrontEnd.scala:13:14
  input  [31:0] io_flush_1_target,	// playground/src/scala/core/frontend/FrontEnd.scala:13:14
  input         io_imem_req_ready,	// playground/src/scala/core/frontend/FrontEnd.scala:13:14
  output        io_imem_req_valid,	// playground/src/scala/core/frontend/FrontEnd.scala:13:14
  output [31:0] io_imem_req_bits_addr,	// playground/src/scala/core/frontend/FrontEnd.scala:13:14
  output        io_imem_resp_ready,	// playground/src/scala/core/frontend/FrontEnd.scala:13:14
  input         io_imem_resp_valid,	// playground/src/scala/core/frontend/FrontEnd.scala:13:14
  input  [31:0] io_imem_resp_bits_rdata	// playground/src/scala/core/frontend/FrontEnd.scala:13:14
);

  wire        _Decoder_io_in_ready;	// playground/src/scala/core/frontend/FrontEnd.scala:20:25
  wire        _Decoder_io_out_valid;	// playground/src/scala/core/frontend/FrontEnd.scala:20:25
  wire        _fetchUnit_io_out_valid;	// playground/src/scala/core/frontend/FrontEnd.scala:19:25
  wire [31:0] _fetchUnit_io_out_bits_instr;	// playground/src/scala/core/frontend/FrontEnd.scala:19:25
  wire [31:0] _fetchUnit_io_out_bits_pc;	// playground/src/scala/core/frontend/FrontEnd.scala:19:25
  reg         valid;	// playground/src/scala/utils/Pipeline.scala:8:24
  reg  [31:0] Decoder_io_in_bits_r_instr;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg  [31:0] Decoder_io_in_bits_r_pc;	// playground/src/scala/utils/Pipeline.scala:23:29
  always @(posedge clock) begin	// playground/src/scala/core/frontend/FrontEnd.scala:12:7
    automatic logic _Decoder_io_in_bits_T;	// playground/src/scala/utils/Pipeline.scala:14:21
    _Decoder_io_in_bits_T = _fetchUnit_io_out_valid & _Decoder_io_in_ready;	// playground/src/scala/core/frontend/FrontEnd.scala:19:25, :20:25, playground/src/scala/utils/Pipeline.scala:14:21
    if (reset)	// playground/src/scala/core/frontend/FrontEnd.scala:12:7
      valid <= 1'h0;	// playground/src/scala/utils/Pipeline.scala:8:24
    else	// playground/src/scala/core/frontend/FrontEnd.scala:12:7
      valid <=
        ~(io_flush_0_valid & io_flush_0_brType | io_flush_1_valid)
        & (_Decoder_io_in_bits_T | ~(io_out_ready & _Decoder_io_out_valid) & valid);	// playground/src/scala/core/Bundle.scala:155:11, playground/src/scala/core/frontend/FrontEnd.scala:20:25, :27:47, playground/src/scala/utils/Pipeline.scala:8:24, :10:24, :11:13, :14:{21,37}, :15:13, :18:19, :19:13, src/main/scala/chisel3/util/Decoupled.scala:51:35
    if (_Decoder_io_in_bits_T) begin	// playground/src/scala/utils/Pipeline.scala:14:21
      Decoder_io_in_bits_r_instr <= _fetchUnit_io_out_bits_instr;	// playground/src/scala/core/frontend/FrontEnd.scala:19:25, playground/src/scala/utils/Pipeline.scala:23:29
      Decoder_io_in_bits_r_pc <= _fetchUnit_io_out_bits_pc;	// playground/src/scala/core/frontend/FrontEnd.scala:19:25, playground/src/scala/utils/Pipeline.scala:23:29
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/scala/core/frontend/FrontEnd.scala:12:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/scala/core/frontend/FrontEnd.scala:12:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/scala/core/frontend/FrontEnd.scala:12:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/scala/core/frontend/FrontEnd.scala:12:7
      automatic logic [31:0] _RANDOM[0:2];	// playground/src/scala/core/frontend/FrontEnd.scala:12:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/scala/core/frontend/FrontEnd.scala:12:7
        `INIT_RANDOM_PROLOG_	// playground/src/scala/core/frontend/FrontEnd.scala:12:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/scala/core/frontend/FrontEnd.scala:12:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/scala/core/frontend/FrontEnd.scala:12:7
        end	// playground/src/scala/core/frontend/FrontEnd.scala:12:7
        valid = _RANDOM[2'h0][0];	// playground/src/scala/core/frontend/FrontEnd.scala:12:7, playground/src/scala/utils/Pipeline.scala:8:24
        Decoder_io_in_bits_r_instr = {_RANDOM[2'h0][31:1], _RANDOM[2'h1][0]};	// playground/src/scala/core/frontend/FrontEnd.scala:12:7, playground/src/scala/utils/Pipeline.scala:8:24, :23:29
        Decoder_io_in_bits_r_pc = {_RANDOM[2'h1][31:1], _RANDOM[2'h2][0]};	// playground/src/scala/core/frontend/FrontEnd.scala:12:7, playground/src/scala/utils/Pipeline.scala:23:29
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/scala/core/frontend/FrontEnd.scala:12:7
      `FIRRTL_AFTER_INITIAL	// playground/src/scala/core/frontend/FrontEnd.scala:12:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  FetchUnit fetchUnit (	// playground/src/scala/core/frontend/FrontEnd.scala:19:25
    .clock                   (clock),
    .reset                   (reset),
    .io_imem_req_ready       (io_imem_req_ready),
    .io_imem_req_valid       (io_imem_req_valid),
    .io_imem_req_bits_addr   (io_imem_req_bits_addr),
    .io_imem_resp_ready      (io_imem_resp_ready),
    .io_imem_resp_valid      (io_imem_resp_valid),
    .io_imem_resp_bits_rdata (io_imem_resp_bits_rdata),
    .io_flush_0_valid        (io_flush_0_valid),
    .io_flush_0_target       (io_flush_0_target),
    .io_flush_0_brType       (io_flush_0_brType),
    .io_flush_1_valid        (io_flush_1_valid),
    .io_flush_1_target       (io_flush_1_target),
    .io_out_ready            (_Decoder_io_in_ready),	// playground/src/scala/core/frontend/FrontEnd.scala:20:25
    .io_out_valid            (_fetchUnit_io_out_valid),
    .io_out_bits_instr       (_fetchUnit_io_out_bits_instr),
    .io_out_bits_pc          (_fetchUnit_io_out_bits_pc)
  );	// playground/src/scala/core/frontend/FrontEnd.scala:19:25
  DecodeStage Decoder (	// playground/src/scala/core/frontend/FrontEnd.scala:20:25
    .io_in_ready            (_Decoder_io_in_ready),
    .io_in_valid            (valid),	// playground/src/scala/utils/Pipeline.scala:8:24
    .io_in_bits_instr       (Decoder_io_in_bits_r_instr),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_pc          (Decoder_io_in_bits_r_pc),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_out_ready           (io_out_ready),
    .io_out_valid           (_Decoder_io_out_valid),
    .io_out_bits_pc         (io_out_bits_pc),
    .io_out_bits_rfWen      (io_out_bits_rfWen),
    .io_out_bits_rfDest     (io_out_bits_rfDest),
    .io_out_bits_rfSrc_0    (io_out_bits_rfSrc_0),
    .io_out_bits_rfSrc_1    (io_out_bits_rfSrc_1),
    .io_out_bits_imm        (io_out_bits_imm),
    .io_out_bits_funcOpType (io_out_bits_funcOpType),
    .io_out_bits_fuType     (io_out_bits_fuType),
    .io_out_bits_srcType_0  (io_out_bits_srcType_0),
    .io_out_bits_srcType_1  (io_out_bits_srcType_1),
    .io_out_bits_instr      (io_out_bits_instr)
  );	// playground/src/scala/core/frontend/FrontEnd.scala:20:25
  assign io_out_valid = _Decoder_io_out_valid;	// playground/src/scala/core/frontend/FrontEnd.scala:12:7, :20:25
endmodule

module ExecuteUnit(	// playground/src/scala/core/execute/ExecuteUnit.scala:18:7
  input  [31:0] io_uop_pc,	// playground/src/scala/core/execute/ExecuteUnit.scala:19:14
                io_uop_imm,	// playground/src/scala/core/execute/ExecuteUnit.scala:19:14
  input  [4:0]  io_uop_funcOpType,	// playground/src/scala/core/execute/ExecuteUnit.scala:19:14
  input  [2:0]  io_uop_fuType,	// playground/src/scala/core/execute/ExecuteUnit.scala:19:14
  input  [1:0]  io_uop_srcType_0,	// playground/src/scala/core/execute/ExecuteUnit.scala:19:14
                io_uop_srcType_1,	// playground/src/scala/core/execute/ExecuteUnit.scala:19:14
  input  [31:0] io_src_0,	// playground/src/scala/core/execute/ExecuteUnit.scala:19:14
                io_src_1,	// playground/src/scala/core/execute/ExecuteUnit.scala:19:14
  output        io_flush_valid,	// playground/src/scala/core/execute/ExecuteUnit.scala:19:14
  output [31:0] io_flush_target,	// playground/src/scala/core/execute/ExecuteUnit.scala:19:14
  output        io_flush_brType,	// playground/src/scala/core/execute/ExecuteUnit.scala:19:14
  output [31:0] io_rfData	// playground/src/scala/core/execute/ExecuteUnit.scala:19:14
);

  wire [31:0] _ops_0_T_10 =
    (io_uop_srcType_0 == 2'h0 ? io_src_0 : 32'h0)
    | (io_uop_srcType_0 == 2'h1 ? io_uop_imm : 32'h0)
    | (io_uop_srcType_0 == 2'h2 ? io_uop_pc : 32'h0);	// playground/src/scala/utils/LookUpTree.scala:8:34, src/main/scala/chisel3/util/Mux.scala:30:73
  wire [31:0] _ops_1_T_10 =
    (io_uop_srcType_1 == 2'h0 ? io_src_1 : 32'h0)
    | (io_uop_srcType_1 == 2'h1 ? io_uop_imm : 32'h0)
    | (io_uop_srcType_1 == 2'h2 ? io_uop_pc : 32'h0);	// playground/src/scala/utils/LookUpTree.scala:8:34, src/main/scala/chisel3/util/Mux.scala:30:73
  wire [32:0] _adder_T_3 =
    {1'h0, _ops_0_T_10} + {1'h0, _ops_1_T_10 ^ {32{|io_uop_funcOpType}}}
    + {32'h0, |io_uop_funcOpType};	// playground/src/scala/core/execute/ExecuteUnit.scala:37:38, :38:{28,39,45,66}, src/main/scala/chisel3/util/Mux.scala:30:73
  wire [31:0] xorer = _ops_0_T_10 ^ _ops_1_T_10;	// playground/src/scala/core/execute/ExecuteUnit.scala:39:27, src/main/scala/chisel3/util/Mux.scala:30:73
  wire [31:0] _res_T_2 = io_uop_pc + 32'h4;	// playground/src/scala/core/execute/ExecuteUnit.scala:69:35
  wire [31:0] _GEN = {27'h0, _ops_1_T_10[4:0]};	// playground/src/scala/core/execute/ExecuteUnit.scala:42:26, :74:40, src/main/scala/chisel3/util/Mux.scala:30:73
  wire [62:0] _res_T_8 = {31'h0, _ops_0_T_10} << _ops_1_T_10[4:0];	// playground/src/scala/core/execute/ExecuteUnit.scala:42:26, :76:32, src/main/scala/chisel3/util/Mux.scala:30:73
  wire        _io_flush_brType_T_19 = io_uop_funcOpType == 5'hA;	// playground/src/scala/utils/LookUpTree.scala:8:34
  wire        _io_flush_brType_T_18 = io_uop_funcOpType == 5'hB;	// playground/src/scala/utils/LookUpTree.scala:8:34
  wire [31:0] _GEN_0 =
    (io_uop_funcOpType == 5'h0 ? _adder_T_3[31:0] : 32'h0)
    | (io_uop_funcOpType == 5'h1 ? _ops_1_T_10 : 32'h0)
    | (_io_flush_brType_T_19 ? _res_T_2 : 32'h0)
    | (_io_flush_brType_T_18 ? _res_T_2 : 32'h0)
    | (io_uop_funcOpType == 5'h3 ? {31'h0, ~(_adder_T_3[32])} : 32'h0)
    | (io_uop_funcOpType == 5'h4 ? _adder_T_3[31:0] : 32'h0)
    | (io_uop_funcOpType == 5'h5 ? xorer : 32'h0)
    | (io_uop_funcOpType == 5'h6 ? $signed($signed(_ops_0_T_10) >>> _GEN) : 32'h0)
    | (io_uop_funcOpType == 5'hD ? _ops_0_T_10 & _ops_1_T_10 : 32'h0)
    | (io_uop_funcOpType == 5'hE ? _res_T_8[31:0] : 32'h0)
    | (io_uop_funcOpType == 5'hF ? _ops_0_T_10 | _ops_1_T_10 : 32'h0)
    | (io_uop_funcOpType == 5'h10 ? _ops_0_T_10 >> _GEN : 32'h0);	// playground/src/scala/core/execute/ExecuteUnit.scala:37:38, :38:{28,66}, :39:27, :40:{20,26}, :43:27, :44:27, :69:35, :74:40, :76:32, :78:32, playground/src/scala/utils/BitUtils.scala:17:44, playground/src/scala/utils/LookUpTree.scala:8:34, src/main/scala/chisel3/util/Mux.scala:30:73
  wire        _io_flush_brType_T_12 = io_uop_funcOpType == 5'h7;	// playground/src/scala/core/Bundle.scala:49:9
  wire        _io_flush_brType_T_13 = io_uop_funcOpType == 5'h8;	// playground/src/scala/core/Bundle.scala:49:25
  wire        _io_flush_brType_T_14 = io_uop_funcOpType == 5'h9;	// playground/src/scala/core/Bundle.scala:49:41
  wire        _io_flush_brType_T_15 = io_uop_funcOpType == 5'h11;	// playground/src/scala/core/Bundle.scala:49:57
  wire        _io_flush_brType_T_16 = io_uop_funcOpType == 5'h12;	// playground/src/scala/core/Bundle.scala:49:73
  wire        _io_flush_brType_T_17 = io_uop_funcOpType == 5'h13;	// playground/src/scala/core/Bundle.scala:49:90
  assign io_flush_valid =
    (_io_flush_brType_T_12 | _io_flush_brType_T_13 | _io_flush_brType_T_14
     | _io_flush_brType_T_15 | _io_flush_brType_T_16 | _io_flush_brType_T_17
     | _io_flush_brType_T_19 | _io_flush_brType_T_18) & io_uop_fuType != 3'h1;	// playground/src/scala/core/Bundle.scala:49:{9,18,25,34,41,50,57,66,73,83,90}, :53:18, playground/src/scala/core/execute/ExecuteUnit.scala:18:7, :22:29, :93:{60,100}, playground/src/scala/utils/LookUpTree.scala:8:34
  assign io_flush_target =
    _io_flush_brType_T_18 ? io_src_0 + io_uop_imm : io_uop_pc + io_uop_imm;	// playground/src/scala/core/execute/ExecuteUnit.scala:18:7, :87:{62,76}, :89:36, playground/src/scala/utils/LookUpTree.scala:8:34
  assign io_flush_brType =
    (_io_flush_brType_T_18 | _io_flush_brType_T_19 | _io_flush_brType_T_12
     & _ops_0_T_10 != _ops_1_T_10 | _io_flush_brType_T_13
     & $signed(_ops_0_T_10) >= $signed(_ops_1_T_10) | _io_flush_brType_T_14
     & $signed(_ops_0_T_10) < $signed(_ops_1_T_10) | _io_flush_brType_T_15
     & _ops_0_T_10 == _ops_1_T_10 | _io_flush_brType_T_16 & _ops_0_T_10 >= _ops_1_T_10
     | _io_flush_brType_T_17 & _ops_0_T_10 < _ops_1_T_10) & io_uop_fuType == 3'h0;	// playground/src/scala/core/Bundle.scala:49:{9,25,41,57,73,90}, playground/src/scala/core/execute/ExecuteUnit.scala:18:7, :83:47, :113:32, :114:39, :115:39, :116:32, :117:33, :118:33, :120:5, playground/src/scala/utils/LookUpTree.scala:8:34, src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_rfData =
    {_GEN_0[31:1],
     _GEN_0[0] | io_uop_funcOpType == 5'h2 & (xorer[31] ^ ~(_adder_T_3[32]))};	// playground/src/scala/core/execute/ExecuteUnit.scala:18:7, :38:{28,66}, :39:27, :40:{20,26}, :41:{25,36}, :85:13, playground/src/scala/utils/LookUpTree.scala:8:34, src/main/scala/chisel3/util/Mux.scala:30:73
endmodule

module LoadStoreUnit(	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7
  input         clock,	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7
                reset,	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7
                io_dmem_req_ready,	// playground/src/scala/core/mem/LoadStoreUnit.scala:26:26
  output        io_dmem_req_valid,	// playground/src/scala/core/mem/LoadStoreUnit.scala:26:26
  output [31:0] io_dmem_req_bits_addr,	// playground/src/scala/core/mem/LoadStoreUnit.scala:26:26
  output [1:0]  io_dmem_req_bits_size,	// playground/src/scala/core/mem/LoadStoreUnit.scala:26:26
  output        io_dmem_req_bits_cmd,	// playground/src/scala/core/mem/LoadStoreUnit.scala:26:26
  output [3:0]  io_dmem_req_bits_wmask,	// playground/src/scala/core/mem/LoadStoreUnit.scala:26:26
  output [31:0] io_dmem_req_bits_wdata,	// playground/src/scala/core/mem/LoadStoreUnit.scala:26:26
  output        io_dmem_resp_ready,	// playground/src/scala/core/mem/LoadStoreUnit.scala:26:26
  input         io_dmem_resp_valid,	// playground/src/scala/core/mem/LoadStoreUnit.scala:26:26
  input  [31:0] io_dmem_resp_bits_rdata,	// playground/src/scala/core/mem/LoadStoreUnit.scala:26:26
  input         io_in_valid,	// playground/src/scala/core/mem/LoadStoreUnit.scala:26:26
  input  [31:0] io_in_bits_uop_imm,	// playground/src/scala/core/mem/LoadStoreUnit.scala:26:26
  input  [4:0]  io_in_bits_uop_funcOpType,	// playground/src/scala/core/mem/LoadStoreUnit.scala:26:26
  input  [31:0] io_in_bits_addrBase,	// playground/src/scala/core/mem/LoadStoreUnit.scala:26:26
                io_in_bits_src,	// playground/src/scala/core/mem/LoadStoreUnit.scala:26:26
  output        io_out_valid,	// playground/src/scala/core/mem/LoadStoreUnit.scala:26:26
  output [31:0] io_out_bits_wbData	// playground/src/scala/core/mem/LoadStoreUnit.scala:26:26
);

  reg         Stall;	// playground/src/scala/utils/StopWatch.scala:7:20
  reg  [4:0]  uop_funcOpType;	// playground/src/scala/core/mem/LoadStoreUnit.scala:27:33
  wire [31:0] _addr_T = io_in_bits_addrBase + io_in_bits_uop_imm;	// playground/src/scala/core/mem/LoadStoreUnit.scala:29:44
  wire        _io_out_valid_T = Stall & io_dmem_resp_valid;	// playground/src/scala/utils/StopWatch.scala:7:20, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        io_dmem_req_valid_0 = io_in_valid & ~Stall;	// playground/src/scala/core/mem/LoadStoreUnit.scala:52:{41,44}, playground/src/scala/utils/StopWatch.scala:7:20
  wire        _io_dmem_req_bits_size_T = io_in_bits_uop_funcOpType == 5'h8;	// playground/src/scala/utils/LookUpTree.scala:8:34
  wire        _io_dmem_req_bits_size_T_6 = io_in_bits_uop_funcOpType == 5'h9;	// playground/src/scala/utils/LookUpTree.scala:8:34
  wire        _io_dmem_req_bits_size_T_2 = io_in_bits_uop_funcOpType == 5'hA;	// playground/src/scala/utils/LookUpTree.scala:8:34
  reg  [31:0] raddr;	// playground/src/scala/core/mem/LoadStoreUnit.scala:80:24
  wire [15:0] _GEN =
    (raddr[1:0] == 2'h0 ? io_dmem_resp_bits_rdata[15:0] : 16'h0)
    | (raddr[1:0] == 2'h1 ? io_dmem_resp_bits_rdata[23:8] : 16'h0)
    | (raddr[1:0] == 2'h2 ? io_dmem_resp_bits_rdata[31:16] : 16'h0);	// playground/src/scala/core/mem/LoadStoreUnit.scala:26:26, :80:24, :82:10, :85:41, :86:41, playground/src/scala/utils/LookUpTree.scala:8:34, src/main/scala/chisel3/util/Mux.scala:30:73
  wire [7:0]  _io_out_bits_wbData_T_6 =
    _GEN[7:0] | ((&(raddr[1:0])) ? io_dmem_resp_bits_rdata[31:24] : 8'h0);	// playground/src/scala/core/mem/LoadStoreUnit.scala:80:24, :82:10, :87:41, playground/src/scala/utils/LookUpTree.scala:8:34, src/main/scala/chisel3/util/Mux.scala:30:73
  always @(posedge clock) begin	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7
    if (io_in_valid) begin	// playground/src/scala/core/mem/LoadStoreUnit.scala:26:26
      uop_funcOpType <= io_in_bits_uop_funcOpType;	// playground/src/scala/core/mem/LoadStoreUnit.scala:27:33
      raddr <= _addr_T;	// playground/src/scala/core/mem/LoadStoreUnit.scala:29:44, :80:24
    end
    if (reset)	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7
      Stall <= 1'h0;	// playground/src/scala/utils/StopWatch.scala:7:20
    else	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7
      Stall <= ~_io_out_valid_T & (io_dmem_req_ready & io_dmem_req_valid_0 | Stall);	// playground/src/scala/core/mem/LoadStoreUnit.scala:52:41, playground/src/scala/utils/StopWatch.scala:7:20, :16:19, :17:11, :19:18, :20:11, src/main/scala/chisel3/util/Decoupled.scala:51:35
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7
      automatic logic [31:0] _RANDOM[0:5];	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7
        `INIT_RANDOM_PROLOG_	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7
        end	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7
        uop_funcOpType = _RANDOM[3'h2][20:16];	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7, :27:33
        Stall = _RANDOM[3'h4][28];	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7, playground/src/scala/utils/StopWatch.scala:7:20
        raddr = {_RANDOM[3'h4][31:30], _RANDOM[3'h5][29:0]};	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7, :80:24, playground/src/scala/utils/StopWatch.scala:7:20
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7
      `FIRRTL_AFTER_INITIAL	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_dmem_req_valid = io_dmem_req_valid_0;	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7, :52:41
  assign io_dmem_req_bits_addr = _addr_T;	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7, :29:44
  assign io_dmem_req_bits_size = {_io_dmem_req_bits_size_T_2, _io_dmem_req_bits_size_T_6};	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7, playground/src/scala/utils/LookUpTree.scala:8:34, src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_dmem_req_bits_cmd = io_in_bits_uop_funcOpType[3];	// playground/src/scala/core/Bundle.scala:71:36, playground/src/scala/core/mem/LoadStoreUnit.scala:25:7
  assign io_dmem_req_bits_wmask =
    {2'h0, {1'h0, _io_dmem_req_bits_size_T} | {2{_io_dmem_req_bits_size_T_6}}}
    | {4{_io_dmem_req_bits_size_T_2}};	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7, playground/src/scala/utils/LookUpTree.scala:8:34, src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_dmem_req_bits_wdata =
    (_io_dmem_req_bits_size_T ? {2{{2{io_in_bits_src[7:0]}}}} : 32'h0)
    | (_io_dmem_req_bits_size_T_6 ? {2{io_in_bits_src[15:0]}} : 32'h0)
    | (_io_dmem_req_bits_size_T_2 ? io_in_bits_src : 32'h0);	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7, :35:{29,37}, :36:{29,37}, playground/src/scala/utils/LookUpTree.scala:8:34, src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_dmem_resp_ready = Stall;	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7, playground/src/scala/utils/StopWatch.scala:7:20
  assign io_out_valid = Stall & _io_out_valid_T;	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7, :75:31, playground/src/scala/utils/StopWatch.scala:7:20, src/main/scala/chisel3/util/Decoupled.scala:51:35
  assign io_out_bits_wbData =
    (uop_funcOpType == 5'h0
       ? {{24{_io_out_bits_wbData_T_6[7]}}, _io_out_bits_wbData_T_6}
       : 32'h0)
    | (uop_funcOpType == 5'h1
         ? {{16{_GEN[15]}}, _GEN[15:8], _io_out_bits_wbData_T_6}
         : 32'h0) | (uop_funcOpType == 5'h2 ? io_dmem_resp_bits_rdata : 32'h0)
    | (uop_funcOpType == 5'h3 ? {24'h0, _io_out_bits_wbData_T_6} : 32'h0)
    | (uop_funcOpType == 5'h4 ? {16'h0, _GEN[15:8], _io_out_bits_wbData_T_6} : 32'h0);	// playground/src/scala/core/mem/LoadStoreUnit.scala:25:7, :27:33, :93:39, :94:39, playground/src/scala/utils/BitUtils.scala:9:20, :10:{44,49}, :17:44, playground/src/scala/utils/LookUpTree.scala:8:34, src/main/scala/chisel3/util/Mux.scala:30:73
endmodule

module CSR(	// playground/src/scala/core/execute/CSR.scala:38:7
  input         clock,	// playground/src/scala/core/execute/CSR.scala:38:7
                reset,	// playground/src/scala/core/execute/CSR.scala:38:7
  input  [31:0] io_uop_pc,	// playground/src/scala/core/execute/CSR.scala:39:14
                io_uop_imm,	// playground/src/scala/core/execute/CSR.scala:39:14
  input  [4:0]  io_uop_funcOpType,	// playground/src/scala/core/execute/CSR.scala:39:14
  input  [2:0]  io_uop_fuType,	// playground/src/scala/core/execute/CSR.scala:39:14
  input  [31:0] io_src_0,	// playground/src/scala/core/execute/CSR.scala:39:14
  output        io_exptReq,	// playground/src/scala/core/execute/CSR.scala:39:14
  output [31:0] io_eVec,	// playground/src/scala/core/execute/CSR.scala:39:14
                io_wb_rfData	// playground/src/scala/core/execute/CSR.scala:39:14
);

  wire        isPrivInst = io_uop_fuType == 3'h2;	// playground/src/scala/core/execute/CSR.scala:38:7, :41:34
  wire        _wen_T_1 = io_uop_funcOpType == 5'h3;	// playground/src/scala/core/execute/CSR.scala:43:35
  wire        isEcall = _wen_T_1 & isPrivInst;	// playground/src/scala/core/execute/CSR.scala:41:34, :43:{35,55}
  wire        _wen_T_3 = io_uop_funcOpType == 5'h4;	// playground/src/scala/core/execute/CSR.scala:44:34
  reg  [31:0] mtvec;	// playground/src/scala/core/execute/CSR.scala:47:22
  reg  [31:0] mepc;	// playground/src/scala/core/execute/CSR.scala:48:21
  reg  [31:0] mcause;	// playground/src/scala/core/execute/CSR.scala:49:23
  reg  [31:0] mstatus;	// playground/src/scala/core/execute/CSR.scala:50:24
  reg  [31:0] mvendorid;	// playground/src/scala/core/execute/CSR.scala:51:26
  reg  [31:0] marchid;	// playground/src/scala/core/execute/CSR.scala:52:24
  wire [31:0] io_wb_rfData_0 =
    io_uop_imm[11:0] == 12'h341
      ? mepc
      : io_uop_imm[11:0] == 12'h300
          ? mstatus
          : io_uop_imm[11:0] == 12'h305
              ? mtvec
              : io_uop_imm[11:0] == 12'hF11
                  ? mvendorid
                  : io_uop_imm[11:0] == 12'h342
                      ? mcause
                      : io_uop_imm[11:0] == 12'hF12 ? marchid : 32'h0;	// playground/src/scala/core/execute/CSR.scala:47:22, :48:21, :49:23, :50:24, :51:26, :52:24, :72:27, playground/src/scala/utils/RegMap.scala:13:{10,16}
  always @(posedge clock) begin	// playground/src/scala/core/execute/CSR.scala:38:7
    if (reset) begin	// playground/src/scala/core/execute/CSR.scala:38:7
      mtvec <= 32'h0;	// playground/src/scala/core/execute/CSR.scala:47:22
      mepc <= 32'h0;	// playground/src/scala/core/execute/CSR.scala:47:22, :48:21
      mcause <= 32'h0;	// playground/src/scala/core/execute/CSR.scala:47:22, :49:23
      mstatus <= 32'h1800;	// playground/src/scala/core/execute/CSR.scala:50:24
      mvendorid <= 32'h79737978;	// playground/src/scala/core/execute/CSR.scala:51:26
      marchid <= 32'h15FDE2B;	// playground/src/scala/core/execute/CSR.scala:52:24
    end
    else begin	// playground/src/scala/core/execute/CSR.scala:38:7
      automatic logic        wen;	// playground/src/scala/core/execute/CSR.scala:54:24
      automatic logic [31:0] wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73
      wen = isPrivInst & ~(io_uop_funcOpType == 5'h2 | _wen_T_1 | _wen_T_3);	// playground/src/scala/core/Bundle.scala:83:{48,66}, playground/src/scala/core/execute/CSR.scala:41:34, :42:36, :43:35, :44:34, :54:{24,28}
      wdata =
        (io_uop_funcOpType == 5'h0 ? io_src_0 : 32'h0)
        | (io_uop_funcOpType == 5'h1 ? io_src_0 | io_wb_rfData_0 : 32'h0);	// playground/src/scala/core/execute/CSR.scala:47:22, :59:37, playground/src/scala/utils/LookUpTree.scala:8:34, playground/src/scala/utils/RegMap.scala:13:10, src/main/scala/chisel3/util/Mux.scala:30:73
      if (wen & io_uop_imm[11:0] == 12'h305)	// playground/src/scala/core/execute/CSR.scala:54:24, :72:27, playground/src/scala/utils/RegMap.scala:19:{17,25}
        mtvec <= wdata;	// playground/src/scala/core/execute/CSR.scala:47:22, src/main/scala/chisel3/util/Mux.scala:30:73
      if (isEcall) begin	// playground/src/scala/core/execute/CSR.scala:43:55
        mepc <= io_uop_pc;	// playground/src/scala/core/execute/CSR.scala:48:21
        mcause <= 32'hB;	// playground/src/scala/core/execute/CSR.scala:49:23
      end
      else begin	// playground/src/scala/core/execute/CSR.scala:43:55
        if (wen & io_uop_imm[11:0] == 12'h341)	// playground/src/scala/core/execute/CSR.scala:54:24, :72:27, playground/src/scala/utils/RegMap.scala:19:{17,25}
          mepc <= wdata;	// playground/src/scala/core/execute/CSR.scala:48:21, src/main/scala/chisel3/util/Mux.scala:30:73
        if (wen & io_uop_imm[11:0] == 12'h342)	// playground/src/scala/core/execute/CSR.scala:54:24, :72:27, playground/src/scala/utils/RegMap.scala:19:{17,25}
          mcause <= wdata;	// playground/src/scala/core/execute/CSR.scala:49:23, src/main/scala/chisel3/util/Mux.scala:30:73
      end
      if (wen & io_uop_imm[11:0] == 12'h300)	// playground/src/scala/core/execute/CSR.scala:54:24, :72:27, playground/src/scala/utils/RegMap.scala:19:{17,25}
        mstatus <= wdata;	// playground/src/scala/core/execute/CSR.scala:50:24, src/main/scala/chisel3/util/Mux.scala:30:73
      if (wen & io_uop_imm[11:0] == 12'hF11)	// playground/src/scala/core/execute/CSR.scala:54:24, :72:27, playground/src/scala/utils/RegMap.scala:19:{17,25}
        mvendorid <= wdata;	// playground/src/scala/core/execute/CSR.scala:51:26, src/main/scala/chisel3/util/Mux.scala:30:73
      if (wen & io_uop_imm[11:0] == 12'hF12)	// playground/src/scala/core/execute/CSR.scala:54:24, :72:27, playground/src/scala/utils/RegMap.scala:19:{17,25}
        marchid <= wdata;	// playground/src/scala/core/execute/CSR.scala:52:24, src/main/scala/chisel3/util/Mux.scala:30:73
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/scala/core/execute/CSR.scala:38:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/scala/core/execute/CSR.scala:38:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/scala/core/execute/CSR.scala:38:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/scala/core/execute/CSR.scala:38:7
      automatic logic [31:0] _RANDOM[0:5];	// playground/src/scala/core/execute/CSR.scala:38:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/scala/core/execute/CSR.scala:38:7
        `INIT_RANDOM_PROLOG_	// playground/src/scala/core/execute/CSR.scala:38:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/scala/core/execute/CSR.scala:38:7
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/scala/core/execute/CSR.scala:38:7
        end	// playground/src/scala/core/execute/CSR.scala:38:7
        mtvec = _RANDOM[3'h0];	// playground/src/scala/core/execute/CSR.scala:38:7, :47:22
        mepc = _RANDOM[3'h1];	// playground/src/scala/core/execute/CSR.scala:38:7, :48:21
        mcause = _RANDOM[3'h2];	// playground/src/scala/core/execute/CSR.scala:38:7, :49:23
        mstatus = _RANDOM[3'h3];	// playground/src/scala/core/execute/CSR.scala:38:7, :50:24
        mvendorid = _RANDOM[3'h4];	// playground/src/scala/core/execute/CSR.scala:38:7, :51:26
        marchid = _RANDOM[3'h5];	// playground/src/scala/core/execute/CSR.scala:38:7, :52:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/scala/core/execute/CSR.scala:38:7
      `FIRRTL_AFTER_INITIAL	// playground/src/scala/core/execute/CSR.scala:38:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_exptReq = isEcall | _wen_T_3 & isPrivInst;	// playground/src/scala/core/execute/CSR.scala:38:7, :41:34, :43:55, :44:{34,53}, :78:25
  assign io_eVec = isEcall ? mtvec : mepc;	// playground/src/scala/core/execute/CSR.scala:38:7, :43:55, :47:22, :48:21, :79:17
  assign io_wb_rfData = io_wb_rfData_0;	// playground/src/scala/core/execute/CSR.scala:38:7, playground/src/scala/utils/RegMap.scala:13:10
endmodule

module NaiveMultiplier(	// playground/src/scala/core/backend/fu/Multiplier.scala:5:7
  input  [32:0] io_in_0,	// playground/src/scala/core/backend/fu/Multiplier.scala:6:14
                io_in_1,	// playground/src/scala/core/backend/fu/Multiplier.scala:6:14
  output [65:0] io_out	// playground/src/scala/core/backend/fu/Multiplier.scala:6:14
);

  assign io_out = {{33{io_in_0[32]}}, io_in_0} * {{33{io_in_1[32]}}, io_in_1};	// playground/src/scala/core/backend/fu/Multiplier.scala:5:7, :11:29
endmodule

module NaiveDivider(	// playground/src/scala/core/backend/fu/Divider.scala:5:7
  input         io_sign,	// playground/src/scala/core/backend/fu/Divider.scala:6:14
  input  [31:0] io_dividend,	// playground/src/scala/core/backend/fu/Divider.scala:6:14
                io_divisor,	// playground/src/scala/core/backend/fu/Divider.scala:6:14
  output [31:0] io_quotient,	// playground/src/scala/core/backend/fu/Divider.scala:6:14
                io_remainder	// playground/src/scala/core/backend/fu/Divider.scala:6:14
);

  wire [32:0] _quotient_T_2 =
    $signed({io_dividend[31], io_dividend}) / $signed({io_divisor[31], io_divisor});	// playground/src/scala/core/backend/fu/Divider.scala:18:38
  wire        _io_remainder_T = io_divisor == 32'h0;	// playground/src/scala/core/backend/fu/Divider.scala:25:33
  assign io_quotient =
    _io_remainder_T ? 32'h0 : io_sign ? _quotient_T_2[31:0] : io_dividend / io_divisor;	// playground/src/scala/core/backend/fu/Divider.scala:5:7, :17:17, :18:{15,38,59}, :21:{15,30}, :25:{21,33}
  assign io_remainder =
    _io_remainder_T
      ? 32'h0
      : io_sign ? $signed(io_dividend) % $signed(io_divisor) : io_dividend % io_divisor;	// playground/src/scala/core/backend/fu/Divider.scala:5:7, :17:17, :19:{15,38}, :22:{15,30}, :25:33, :26:22
endmodule

module MDU(	// playground/src/scala/core/backend/MDU.scala:16:7
  input  [4:0]  io_uop_funcOpType,	// playground/src/scala/core/backend/MDU.scala:17:14
  input  [31:0] io_src_0,	// playground/src/scala/core/backend/MDU.scala:17:14
                io_src_1,	// playground/src/scala/core/backend/MDU.scala:17:14
  output [31:0] io_wb_rfData	// playground/src/scala/core/backend/MDU.scala:17:14
);

  wire [31:0] _div_io_quotient;	// playground/src/scala/core/backend/MDU.scala:20:19
  wire [31:0] _div_io_remainder;	// playground/src/scala/core/backend/MDU.scala:20:19
  wire [65:0] _mul_io_out;	// playground/src/scala/core/backend/MDU.scala:19:19
  wire [32:0] _mul_io_in_0_T_2 = {1'h0, io_src_0};	// playground/src/scala/utils/BitUtils.scala:17:44
  wire        _mul_io_in_1_T_4 = io_uop_funcOpType == 5'h0;	// playground/src/scala/utils/LookUpTree.scala:8:34
  wire        _mul_io_in_1_T_5 = io_uop_funcOpType == 5'h1;	// playground/src/scala/utils/LookUpTree.scala:8:34
  wire        _mulRes_T_1 = io_uop_funcOpType == 5'h2;	// playground/src/scala/utils/LookUpTree.scala:8:34
  wire        _mul_io_in_1_T_7 = io_uop_funcOpType == 5'h3;	// playground/src/scala/utils/LookUpTree.scala:8:34
  wire [32:0] _mul_io_in_1_T_2 = {1'h0, io_src_1};	// playground/src/scala/utils/BitUtils.scala:17:44
  wire        _divRes_T = io_uop_funcOpType == 5'h4;	// playground/src/scala/core/Bundle.scala:99:39
  wire        _divRes_T_1 = io_uop_funcOpType == 5'h5;	// playground/src/scala/core/Bundle.scala:99:55
  NaiveMultiplier mul (	// playground/src/scala/core/backend/MDU.scala:19:19
    .io_in_0
      ((_mul_io_in_1_T_4 ? _mul_io_in_0_T_2 : 33'h0)
       | (_mul_io_in_1_T_5 ? {io_src_0[31], io_src_0} : 33'h0)
       | (_mulRes_T_1 ? _mul_io_in_0_T_2 : 33'h0)
       | (_mul_io_in_1_T_7 ? {io_src_0[31], io_src_0} : 33'h0)),	// playground/src/scala/utils/BitUtils.scala:9:20, :10:44, :17:44, playground/src/scala/utils/LookUpTree.scala:8:34, src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_1
      ((_mul_io_in_1_T_4 ? _mul_io_in_1_T_2 : 33'h0)
       | (_mul_io_in_1_T_5 ? {io_src_1[31], io_src_1} : 33'h0)
       | (_mulRes_T_1 ? _mul_io_in_1_T_2 : 33'h0)
       | (_mul_io_in_1_T_7 ? {io_src_1[31], io_src_1} : 33'h0)),	// playground/src/scala/utils/BitUtils.scala:9:20, :10:44, :17:44, playground/src/scala/utils/LookUpTree.scala:8:34, src/main/scala/chisel3/util/Mux.scala:30:73
    .io_out  (_mul_io_out)
  );	// playground/src/scala/core/backend/MDU.scala:19:19
  NaiveDivider div (	// playground/src/scala/core/backend/MDU.scala:20:19
    .io_sign
      ((_divRes_T | _divRes_T_1 | io_uop_funcOpType == 5'h6 | io_uop_funcOpType == 5'h7)
       & ~(io_uop_funcOpType[0])),	// playground/src/scala/core/Bundle.scala:99:{39,48,55}, :100:{39,48,55}, :101:{46,60,63,66}
    .io_dividend  (io_src_0),
    .io_divisor   (io_src_1),
    .io_quotient  (_div_io_quotient),
    .io_remainder (_div_io_remainder)
  );	// playground/src/scala/core/backend/MDU.scala:20:19
  assign io_wb_rfData =
    io_uop_funcOpType[2]
      ? (_divRes_T | _divRes_T_1 ? _div_io_quotient : _div_io_remainder)
      : io_uop_funcOpType == 5'h1 | _mulRes_T_1 ? _mul_io_out[63:32] : _mul_io_out[31:0];	// playground/src/scala/core/Bundle.scala:99:{39,48,55}, :102:38, :103:{38,47}, playground/src/scala/core/backend/MDU.scala:16:7, :19:19, :20:19, :41:{8,57,82}, :46:27, :50:22, playground/src/scala/utils/LookUpTree.scala:8:34
endmodule

module Fence(	// playground/src/scala/core/backend/fu/Fence.scala:8:7
  input         io_in_valid,	// playground/src/scala/core/backend/fu/Fence.scala:9:14
  input  [31:0] io_in_bits_pc,	// playground/src/scala/core/backend/fu/Fence.scala:9:14
  input  [4:0]  io_in_bits_funcOpType,	// playground/src/scala/core/backend/fu/Fence.scala:9:14
  input  [2:0]  io_in_bits_fuType,	// playground/src/scala/core/backend/fu/Fence.scala:9:14
  output        io_flushReq,	// playground/src/scala/core/backend/fu/Fence.scala:9:14
  output [31:0] io_flushPC	// playground/src/scala/core/backend/fu/Fence.scala:9:14
);

  assign io_flushReq =
    io_in_bits_funcOpType == 5'h0 & io_in_bits_fuType == 3'h4 & io_in_valid;	// playground/src/scala/core/backend/fu/Fence.scala:8:7, :15:{39,63,85,103}
  assign io_flushPC = io_in_bits_pc + 32'h4;	// playground/src/scala/core/backend/fu/Fence.scala:8:7, :23:32
endmodule

module EXU(	// playground/src/scala/core/backend/EXU.scala:11:7
  input         clock,	// playground/src/scala/core/backend/EXU.scala:11:7
                reset,	// playground/src/scala/core/backend/EXU.scala:11:7
  output        io_in_ready,	// playground/src/scala/core/backend/EXU.scala:12:14
  input         io_in_valid,	// playground/src/scala/core/backend/EXU.scala:12:14
  input  [31:0] io_in_bits_uop_pc,	// playground/src/scala/core/backend/EXU.scala:12:14
  input         io_in_bits_uop_rfWen,	// playground/src/scala/core/backend/EXU.scala:12:14
  input  [4:0]  io_in_bits_uop_rfDest,	// playground/src/scala/core/backend/EXU.scala:12:14
  input  [31:0] io_in_bits_uop_imm,	// playground/src/scala/core/backend/EXU.scala:12:14
  input  [4:0]  io_in_bits_uop_funcOpType,	// playground/src/scala/core/backend/EXU.scala:12:14
  input  [2:0]  io_in_bits_uop_fuType,	// playground/src/scala/core/backend/EXU.scala:12:14
  input  [1:0]  io_in_bits_uop_srcType_0,	// playground/src/scala/core/backend/EXU.scala:12:14
                io_in_bits_uop_srcType_1,	// playground/src/scala/core/backend/EXU.scala:12:14
  input  [31:0] io_in_bits_uop_instr,	// playground/src/scala/core/backend/EXU.scala:12:14
                io_in_bits_srcs_0,	// playground/src/scala/core/backend/EXU.scala:12:14
                io_in_bits_srcs_1,	// playground/src/scala/core/backend/EXU.scala:12:14
  input         io_in_bits_isForward_0,	// playground/src/scala/core/backend/EXU.scala:12:14
                io_in_bits_isForward_1,	// playground/src/scala/core/backend/EXU.scala:12:14
  output        io_out_valid,	// playground/src/scala/core/backend/EXU.scala:12:14
  output [31:0] io_out_bits_uop_pc,	// playground/src/scala/core/backend/EXU.scala:12:14
  output        io_out_bits_uop_rfWen,	// playground/src/scala/core/backend/EXU.scala:12:14
  output [4:0]  io_out_bits_uop_rfDest,	// playground/src/scala/core/backend/EXU.scala:12:14
  output [2:0]  io_out_bits_uop_fuType,	// playground/src/scala/core/backend/EXU.scala:12:14
  output [31:0] io_out_bits_uop_instr,	// playground/src/scala/core/backend/EXU.scala:12:14
                io_out_bits_commits_0,	// playground/src/scala/core/backend/EXU.scala:12:14
                io_out_bits_commits_1,	// playground/src/scala/core/backend/EXU.scala:12:14
                io_out_bits_commits_2,	// playground/src/scala/core/backend/EXU.scala:12:14
                io_out_bits_commits_3,	// playground/src/scala/core/backend/EXU.scala:12:14
  output        io_flush_0_valid,	// playground/src/scala/core/backend/EXU.scala:12:14
  output [31:0] io_flush_0_target,	// playground/src/scala/core/backend/EXU.scala:12:14
  output        io_flush_0_brType,	// playground/src/scala/core/backend/EXU.scala:12:14
                io_flush_1_valid,	// playground/src/scala/core/backend/EXU.scala:12:14
  output [31:0] io_flush_1_target,	// playground/src/scala/core/backend/EXU.scala:12:14
  input         io_dmem_req_ready,	// playground/src/scala/core/backend/EXU.scala:12:14
  output        io_dmem_req_valid,	// playground/src/scala/core/backend/EXU.scala:12:14
  output [31:0] io_dmem_req_bits_addr,	// playground/src/scala/core/backend/EXU.scala:12:14
  output [1:0]  io_dmem_req_bits_size,	// playground/src/scala/core/backend/EXU.scala:12:14
  output        io_dmem_req_bits_cmd,	// playground/src/scala/core/backend/EXU.scala:12:14
  output [3:0]  io_dmem_req_bits_wmask,	// playground/src/scala/core/backend/EXU.scala:12:14
  output [31:0] io_dmem_req_bits_wdata,	// playground/src/scala/core/backend/EXU.scala:12:14
  output        io_dmem_resp_ready,	// playground/src/scala/core/backend/EXU.scala:12:14
  input         io_dmem_resp_valid,	// playground/src/scala/core/backend/EXU.scala:12:14
  input  [31:0] io_dmem_resp_bits_rdata,	// playground/src/scala/core/backend/EXU.scala:12:14
                io_wb_rfData,	// playground/src/scala/core/backend/EXU.scala:12:14
  output        io_debug_trap_bore,	// playground/src/scala/top/Ysyx.scala:56:44
  output [31:0] io_debug_trapCode_bore	// playground/src/scala/top/Ysyx.scala:57:44
);

  wire        _Fence_io_flushReq;	// playground/src/scala/core/backend/EXU.scala:27:35
  wire [31:0] _Fence_io_flushPC;	// playground/src/scala/core/backend/EXU.scala:27:35
  wire        _CSR_io_exptReq;	// playground/src/scala/core/backend/EXU.scala:25:35
  wire [31:0] _CSR_io_eVec;	// playground/src/scala/core/backend/EXU.scala:25:35
  wire        _LSU_io_out_valid;	// playground/src/scala/core/backend/EXU.scala:24:35
  wire        _executeUnit_io_flush_valid;	// playground/src/scala/core/backend/EXU.scala:23:35
  wire        _executeUnit_io_flush_brType;	// playground/src/scala/core/backend/EXU.scala:23:35
  wire [31:0] srcs_0 = io_in_bits_isForward_0 ? io_wb_rfData : io_in_bits_srcs_0;	// playground/src/scala/core/backend/EXU.scala:30:8
  wire [31:0] srcs_1 = io_in_bits_isForward_1 ? io_wb_rfData : io_in_bits_srcs_1;	// playground/src/scala/core/backend/EXU.scala:31:8
  wire        io_flush_0_valid_0 = _executeUnit_io_flush_valid & io_in_valid;	// playground/src/scala/core/backend/EXU.scala:23:35, :37:51
  wire        fenceFlush = io_in_valid & _Fence_io_flushReq;	// playground/src/scala/core/backend/EXU.scala:27:35, :48:32
  wire        io_out_valid_0 =
    io_in_valid & io_in_bits_uop_fuType != 3'h1 | io_in_valid & _LSU_io_out_valid;	// playground/src/scala/core/backend/EXU.scala:24:35, :67:{32,58,75,91}
  ExecuteUnit executeUnit (	// playground/src/scala/core/backend/EXU.scala:23:35
    .io_uop_pc         (io_in_bits_uop_pc),
    .io_uop_imm        (io_in_bits_uop_imm),
    .io_uop_funcOpType (io_in_bits_uop_funcOpType),
    .io_uop_fuType     (io_in_bits_uop_fuType),
    .io_uop_srcType_0  (io_in_bits_uop_srcType_0),
    .io_uop_srcType_1  (io_in_bits_uop_srcType_1),
    .io_src_0          (srcs_0),	// playground/src/scala/core/backend/EXU.scala:30:8
    .io_src_1          (srcs_1),	// playground/src/scala/core/backend/EXU.scala:31:8
    .io_flush_valid    (_executeUnit_io_flush_valid),
    .io_flush_target   (io_flush_0_target),
    .io_flush_brType   (_executeUnit_io_flush_brType),
    .io_rfData         (io_out_bits_commits_0)
  );	// playground/src/scala/core/backend/EXU.scala:23:35
  LoadStoreUnit LSU (	// playground/src/scala/core/backend/EXU.scala:24:35
    .clock                     (clock),
    .reset                     (reset),
    .io_dmem_req_ready         (io_dmem_req_ready),
    .io_dmem_req_valid         (io_dmem_req_valid),
    .io_dmem_req_bits_addr     (io_dmem_req_bits_addr),
    .io_dmem_req_bits_size     (io_dmem_req_bits_size),
    .io_dmem_req_bits_cmd      (io_dmem_req_bits_cmd),
    .io_dmem_req_bits_wmask    (io_dmem_req_bits_wmask),
    .io_dmem_req_bits_wdata    (io_dmem_req_bits_wdata),
    .io_dmem_resp_ready        (io_dmem_resp_ready),
    .io_dmem_resp_valid        (io_dmem_resp_valid),
    .io_dmem_resp_bits_rdata   (io_dmem_resp_bits_rdata),
    .io_in_valid               (io_in_valid & io_in_bits_uop_fuType == 3'h1),	// playground/src/scala/core/backend/EXU.scala:40:{42,68}
    .io_in_bits_uop_imm        (io_in_bits_uop_imm),
    .io_in_bits_uop_funcOpType (io_in_bits_uop_funcOpType),
    .io_in_bits_addrBase       (srcs_0),	// playground/src/scala/core/backend/EXU.scala:30:8
    .io_in_bits_src            (srcs_1),	// playground/src/scala/core/backend/EXU.scala:31:8
    .io_out_valid              (_LSU_io_out_valid),
    .io_out_bits_wbData        (io_out_bits_commits_1)
  );	// playground/src/scala/core/backend/EXU.scala:24:35
  CSR CSR (	// playground/src/scala/core/backend/EXU.scala:25:35
    .clock             (clock),
    .reset             (reset),
    .io_uop_pc         (io_in_bits_uop_pc),
    .io_uop_imm        (io_in_bits_uop_imm),
    .io_uop_funcOpType (io_in_bits_uop_funcOpType),
    .io_uop_fuType     (io_in_bits_uop_fuType),
    .io_src_0          (srcs_0),	// playground/src/scala/core/backend/EXU.scala:30:8
    .io_exptReq        (_CSR_io_exptReq),
    .io_eVec           (_CSR_io_eVec),
    .io_wb_rfData      (io_out_bits_commits_2)
  );	// playground/src/scala/core/backend/EXU.scala:25:35
  MDU MDU (	// playground/src/scala/core/backend/EXU.scala:26:35
    .io_uop_funcOpType (io_in_bits_uop_funcOpType),
    .io_src_0          (srcs_0),	// playground/src/scala/core/backend/EXU.scala:30:8
    .io_src_1          (srcs_1),	// playground/src/scala/core/backend/EXU.scala:31:8
    .io_wb_rfData      (io_out_bits_commits_3)
  );	// playground/src/scala/core/backend/EXU.scala:26:35
  Fence Fence (	// playground/src/scala/core/backend/EXU.scala:27:35
    .io_in_valid           (io_in_valid),
    .io_in_bits_pc         (io_in_bits_uop_pc),
    .io_in_bits_funcOpType (io_in_bits_uop_funcOpType),
    .io_in_bits_fuType     (io_in_bits_uop_fuType),
    .io_flushReq           (_Fence_io_flushReq),
    .io_flushPC            (_Fence_io_flushPC)
  );	// playground/src/scala/core/backend/EXU.scala:27:35
  assign io_in_ready =
    (io_out_valid_0 | ~io_in_valid)
    & ~(io_flush_0_valid_0 & _executeUnit_io_flush_brType);	// playground/src/scala/core/Bundle.scala:155:11, playground/src/scala/core/backend/EXU.scala:11:7, :23:35, :37:51, :67:75, :69:{31,35,50,53}
  assign io_out_valid = io_out_valid_0;	// playground/src/scala/core/backend/EXU.scala:11:7, :67:75
  assign io_out_bits_uop_pc = io_in_bits_uop_pc;	// playground/src/scala/core/backend/EXU.scala:11:7
  assign io_out_bits_uop_rfWen = io_in_bits_uop_rfWen;	// playground/src/scala/core/backend/EXU.scala:11:7
  assign io_out_bits_uop_rfDest = io_in_bits_uop_rfDest;	// playground/src/scala/core/backend/EXU.scala:11:7
  assign io_out_bits_uop_fuType = io_in_bits_uop_fuType;	// playground/src/scala/core/backend/EXU.scala:11:7
  assign io_out_bits_uop_instr = io_in_bits_uop_instr;	// playground/src/scala/core/backend/EXU.scala:11:7
  assign io_flush_0_valid = io_flush_0_valid_0;	// playground/src/scala/core/backend/EXU.scala:11:7, :37:51
  assign io_flush_0_brType = _executeUnit_io_flush_brType;	// playground/src/scala/core/backend/EXU.scala:11:7, :23:35
  assign io_flush_1_valid = _CSR_io_exptReq & io_in_valid | fenceFlush;	// playground/src/scala/core/backend/EXU.scala:11:7, :25:35, :48:32, :55:{41,57}
  assign io_flush_1_target = fenceFlush ? _Fence_io_flushPC : _CSR_io_eVec;	// playground/src/scala/core/backend/EXU.scala:11:7, :25:35, :27:35, :48:32, :56:28
  assign io_debug_trap_bore =
    io_in_bits_uop_funcOpType == 5'hC & io_in_bits_uop_fuType == 3'h0 & io_in_valid;	// playground/src/scala/core/backend/EXU.scala:11:7, :81:{45,66,92,107}
  assign io_debug_trapCode_bore = srcs_0;	// playground/src/scala/core/backend/EXU.scala:11:7, :30:8
endmodule

module WBU(	// playground/src/scala/core/backend/WBU.scala:10:7
  input         io_in_valid,	// playground/src/scala/core/backend/WBU.scala:11:14
                io_in_bits_uop_rfWen,	// playground/src/scala/core/backend/WBU.scala:11:14
  input  [4:0]  io_in_bits_uop_rfDest,	// playground/src/scala/core/backend/WBU.scala:11:14
  input  [2:0]  io_in_bits_uop_fuType,	// playground/src/scala/core/backend/WBU.scala:11:14
  input  [31:0] io_in_bits_commits_0,	// playground/src/scala/core/backend/WBU.scala:11:14
                io_in_bits_commits_1,	// playground/src/scala/core/backend/WBU.scala:11:14
                io_in_bits_commits_2,	// playground/src/scala/core/backend/WBU.scala:11:14
                io_in_bits_commits_3,	// playground/src/scala/core/backend/WBU.scala:11:14
  output        io_wb_rfWen,	// playground/src/scala/core/backend/WBU.scala:11:14
  output [4:0]  io_wb_rfDest,	// playground/src/scala/core/backend/WBU.scala:11:14
  output [31:0] io_wb_rfData	// playground/src/scala/core/backend/WBU.scala:11:14
);

  wire [7:0][31:0] _GEN =
    {{io_in_bits_commits_0},
     {io_in_bits_commits_0},
     {io_in_bits_commits_0},
     {32'h0},
     {io_in_bits_commits_3},
     {io_in_bits_commits_2},
     {io_in_bits_commits_1},
     {io_in_bits_commits_0}};	// playground/src/scala/core/backend/WBU.scala:11:14, :18:16
  assign io_wb_rfWen = io_in_bits_uop_rfWen & io_in_valid;	// playground/src/scala/core/backend/WBU.scala:10:7, :16:40
  assign io_wb_rfDest = io_in_bits_uop_rfDest;	// playground/src/scala/core/backend/WBU.scala:10:7
  assign io_wb_rfData = _GEN[io_in_bits_uop_fuType];	// playground/src/scala/core/backend/WBU.scala:10:7, :18:16
endmodule

// VCS coverage exclude_file
module regs_32x32(	// playground/src/scala/core/RegFile.scala:25:17
  input  [4:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [4:0]  R1_addr,
  input         R1_en,
                R1_clk,
  output [31:0] R1_data,
  input  [4:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:31];	// playground/src/scala/core/RegFile.scala:25:17
  always @(posedge W0_clk) begin	// playground/src/scala/core/RegFile.scala:25:17
    if (W0_en & 1'h1)	// playground/src/scala/core/RegFile.scala:25:17
      Memory[W0_addr] <= W0_data;	// playground/src/scala/core/RegFile.scala:25:17
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// playground/src/scala/core/RegFile.scala:25:17
    reg [31:0] _RANDOM_MEM;	// playground/src/scala/core/RegFile.scala:25:17
    initial begin	// playground/src/scala/core/RegFile.scala:25:17
      `INIT_RANDOM_PROLOG_	// playground/src/scala/core/RegFile.scala:25:17
      `ifdef RANDOMIZE_MEM_INIT	// playground/src/scala/core/RegFile.scala:25:17
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM_MEM = `RANDOM;	// playground/src/scala/core/RegFile.scala:25:17
          Memory[i[4:0]] = _RANDOM_MEM;	// playground/src/scala/core/RegFile.scala:25:17
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// playground/src/scala/core/RegFile.scala:25:17
  assign R1_data = R1_en ? Memory[R1_addr] : 32'bx;	// playground/src/scala/core/RegFile.scala:25:17
endmodule

module RegFile(	// playground/src/scala/core/RegFile.scala:23:7
  input         clock,	// playground/src/scala/core/RegFile.scala:23:7
  input  [4:0]  io_readPorts_0_addr,	// playground/src/scala/core/RegFile.scala:24:16
  output [31:0] io_readPorts_0_data,	// playground/src/scala/core/RegFile.scala:24:16
  input  [4:0]  io_readPorts_1_addr,	// playground/src/scala/core/RegFile.scala:24:16
  output [31:0] io_readPorts_1_data,	// playground/src/scala/core/RegFile.scala:24:16
  input         io_writePorts_0_en,	// playground/src/scala/core/RegFile.scala:24:16
  input  [4:0]  io_writePorts_0_addr,	// playground/src/scala/core/RegFile.scala:24:16
  input  [31:0] io_writePorts_0_data	// playground/src/scala/core/RegFile.scala:24:16
);

  wire [31:0] _regs_ext_R0_data;	// playground/src/scala/core/RegFile.scala:25:17
  wire [31:0] _regs_ext_R1_data;	// playground/src/scala/core/RegFile.scala:25:17
  regs_32x32 regs_ext (	// playground/src/scala/core/RegFile.scala:25:17
    .R0_addr (io_readPorts_1_addr),
    .R0_en   (1'h1),	// playground/src/scala/core/RegFile.scala:23:7
    .R0_clk  (clock),
    .R0_data (_regs_ext_R0_data),
    .R1_addr (io_readPorts_0_addr),
    .R1_en   (1'h1),	// playground/src/scala/core/RegFile.scala:23:7
    .R1_clk  (clock),
    .R1_data (_regs_ext_R1_data),
    .W0_addr (io_writePorts_0_addr),
    .W0_en   (io_writePorts_0_en & (|io_writePorts_0_addr)),	// playground/src/scala/core/RegFile.scala:33:{15,25}
    .W0_clk  (clock),
    .W0_data (io_writePorts_0_data)
  );	// playground/src/scala/core/RegFile.scala:25:17
  assign io_readPorts_0_data = io_readPorts_0_addr == 5'h0 ? 32'h0 : _regs_ext_R1_data;	// playground/src/scala/core/RegFile.scala:23:7, :25:17, :29:{18,26}
  assign io_readPorts_1_data = io_readPorts_1_addr == 5'h0 ? 32'h0 : _regs_ext_R0_data;	// playground/src/scala/core/RegFile.scala:23:7, :25:17, :29:{18,26}
endmodule

module ISU(	// playground/src/scala/core/backend/ISU.scala:10:7
  input         clock,	// playground/src/scala/core/backend/ISU.scala:10:7
                reset,	// playground/src/scala/core/backend/ISU.scala:10:7
  output        io_in_ready,	// playground/src/scala/core/backend/ISU.scala:11:14
  input         io_in_valid,	// playground/src/scala/core/backend/ISU.scala:11:14
  input  [31:0] io_in_bits_pc,	// playground/src/scala/core/backend/ISU.scala:11:14
  input         io_in_bits_rfWen,	// playground/src/scala/core/backend/ISU.scala:11:14
  input  [4:0]  io_in_bits_rfDest,	// playground/src/scala/core/backend/ISU.scala:11:14
                io_in_bits_rfSrc_0,	// playground/src/scala/core/backend/ISU.scala:11:14
                io_in_bits_rfSrc_1,	// playground/src/scala/core/backend/ISU.scala:11:14
  input  [31:0] io_in_bits_imm,	// playground/src/scala/core/backend/ISU.scala:11:14
  input  [4:0]  io_in_bits_funcOpType,	// playground/src/scala/core/backend/ISU.scala:11:14
  input  [2:0]  io_in_bits_fuType,	// playground/src/scala/core/backend/ISU.scala:11:14
  input  [1:0]  io_in_bits_srcType_0,	// playground/src/scala/core/backend/ISU.scala:11:14
                io_in_bits_srcType_1,	// playground/src/scala/core/backend/ISU.scala:11:14
  input  [31:0] io_in_bits_instr,	// playground/src/scala/core/backend/ISU.scala:11:14
  input         io_out_ready,	// playground/src/scala/core/backend/ISU.scala:11:14
  output        io_out_valid,	// playground/src/scala/core/backend/ISU.scala:11:14
  output [31:0] io_out_bits_uop_pc,	// playground/src/scala/core/backend/ISU.scala:11:14
  output        io_out_bits_uop_rfWen,	// playground/src/scala/core/backend/ISU.scala:11:14
  output [4:0]  io_out_bits_uop_rfDest,	// playground/src/scala/core/backend/ISU.scala:11:14
  output [31:0] io_out_bits_uop_imm,	// playground/src/scala/core/backend/ISU.scala:11:14
  output [4:0]  io_out_bits_uop_funcOpType,	// playground/src/scala/core/backend/ISU.scala:11:14
  output [2:0]  io_out_bits_uop_fuType,	// playground/src/scala/core/backend/ISU.scala:11:14
  output [1:0]  io_out_bits_uop_srcType_0,	// playground/src/scala/core/backend/ISU.scala:11:14
                io_out_bits_uop_srcType_1,	// playground/src/scala/core/backend/ISU.scala:11:14
  output [31:0] io_out_bits_uop_instr,	// playground/src/scala/core/backend/ISU.scala:11:14
                io_out_bits_srcs_0,	// playground/src/scala/core/backend/ISU.scala:11:14
                io_out_bits_srcs_1,	// playground/src/scala/core/backend/ISU.scala:11:14
  output        io_out_bits_isForward_0,	// playground/src/scala/core/backend/ISU.scala:11:14
                io_out_bits_isForward_1,	// playground/src/scala/core/backend/ISU.scala:11:14
  input         io_flush,	// playground/src/scala/core/backend/ISU.scala:11:14
                io_wb_rfWen,	// playground/src/scala/core/backend/ISU.scala:11:14
  input  [4:0]  io_wb_rfDest,	// playground/src/scala/core/backend/ISU.scala:11:14
  input  [31:0] io_wb_rfData,	// playground/src/scala/core/backend/ISU.scala:11:14
  input         io_bypass_uop_rfWen,	// playground/src/scala/core/backend/ISU.scala:11:14
  input  [4:0]  io_bypass_uop_rfDest,	// playground/src/scala/core/backend/ISU.scala:11:14
  input  [2:0]  io_bypass_uop_fuType	// playground/src/scala/core/backend/ISU.scala:11:14
);

  wire        io_out_valid_0;	// playground/src/scala/core/backend/ISU.scala:61:{43,56}
  wire [31:0] _rf_io_readPorts_0_data;	// playground/src/scala/core/backend/ISU.scala:19:18
  wire [31:0] _rf_io_readPorts_1_data;	// playground/src/scala/core/backend/ISU.scala:19:18
  reg  [31:0] busy;	// playground/src/scala/core/backend/ScoreBoard.scala:7:21
  wire        allowForward = io_bypass_uop_fuType == 3'h0 | io_bypass_uop_fuType == 3'h1;	// playground/src/scala/core/backend/ISU.scala:31:{44,60,85}
  wire        src1Depend =
    allowForward & (|io_in_bits_rfSrc_0) & io_in_bits_rfSrc_0 == io_bypass_uop_rfDest
    & io_bypass_uop_rfWen;	// playground/src/scala/core/backend/ISU.scala:29:{69,78,88,100}, :31:60, :32:35
  wire        src2Depend =
    allowForward & (|io_in_bits_rfSrc_1) & io_in_bits_rfSrc_1 == io_bypass_uop_rfDest
    & io_bypass_uop_rfWen;	// playground/src/scala/core/backend/ISU.scala:29:{69,78,88,100}, :31:60, :33:35
  wire        src1DependWB =
    allowForward & (|io_in_bits_rfSrc_0) & io_in_bits_rfSrc_0 == io_wb_rfDest
    & io_wb_rfWen;	// playground/src/scala/core/backend/ISU.scala:29:{69,78,88,100}, :31:60, :35:35
  wire        src2DependWB =
    allowForward & (|io_in_bits_rfSrc_1) & io_in_bits_rfSrc_1 == io_wb_rfDest
    & io_wb_rfWen;	// playground/src/scala/core/backend/ISU.scala:29:{69,78,88,100}, :31:60, :36:35
  wire [31:0] _src1Busy_T = busy >> io_in_bits_rfSrc_0;	// playground/src/scala/core/backend/ScoreBoard.scala:7:21, :9:37
  wire [31:0] _src2Busy_T = busy >> io_in_bits_rfSrc_1;	// playground/src/scala/core/backend/ScoreBoard.scala:7:21, :9:37
  wire        src1Ready =
    (|io_in_bits_srcType_0) | ~(_src1Busy_T[0]) | src1DependWB | src1Depend;	// playground/src/scala/core/backend/ISU.scala:29:{78,100}, :32:35, :35:35, :41:{22,45,62,72,88}, playground/src/scala/core/backend/ScoreBoard.scala:9:37
  wire        src2Ready =
    (|io_in_bits_srcType_1) | ~(_src2Busy_T[0]) | src2DependWB | src2Depend;	// playground/src/scala/core/backend/ISU.scala:29:{78,100}, :33:35, :36:35, :42:{22,45,62,72,88}, playground/src/scala/core/backend/ScoreBoard.scala:9:37
  wire        _io_in_ready_T_1 = io_out_ready & io_out_valid_0;	// playground/src/scala/core/backend/ISU.scala:61:{43,56}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  assign io_out_valid_0 = io_in_valid & src1Ready & src2Ready;	// playground/src/scala/core/backend/ISU.scala:41:22, :42:22, :61:{43,56}
  wire        Stall = io_in_valid & (~src1Ready | ~src2Ready) & io_out_ready;	// playground/src/scala/core/backend/ISU.scala:41:22, :42:22, :70:{27,31,42,45,57}
  always @(posedge clock) begin	// playground/src/scala/core/backend/ISU.scala:10:7
    if (reset)	// playground/src/scala/core/backend/ISU.scala:10:7
      busy <= 32'h0;	// playground/src/scala/core/backend/ScoreBoard.scala:7:21
    else if (io_flush)	// playground/src/scala/core/backend/ISU.scala:11:14
      busy <= 32'h0;	// playground/src/scala/core/backend/ScoreBoard.scala:7:21
    else begin	// playground/src/scala/core/backend/ISU.scala:11:14
      automatic logic [62:0] _wbClearMask_T = 63'h1 << io_wb_rfDest;	// playground/src/scala/core/backend/ScoreBoard.scala:10:44
      automatic logic [62:0] _fireSetMask_T_1 = 63'h1 << io_in_bits_rfDest;	// playground/src/scala/core/backend/ScoreBoard.scala:10:44
      busy <=
        {busy[31:1] & ~(io_wb_rfWen ? _wbClearMask_T[31:1] : 31'h0)
           | (_io_in_ready_T_1 ? _fireSetMask_T_1[31:1] : 31'h0),
         1'h0};	// playground/src/scala/core/backend/ISU.scala:10:7, :46:24, :47:24, playground/src/scala/core/backend/ScoreBoard.scala:7:21, :10:{44,51}, :12:{16,24,27,47}, src/main/scala/chisel3/util/Decoupled.scala:51:35
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/scala/core/backend/ISU.scala:10:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/scala/core/backend/ISU.scala:10:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/scala/core/backend/ISU.scala:10:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/scala/core/backend/ISU.scala:10:7
      automatic logic [31:0] _RANDOM[0:0];	// playground/src/scala/core/backend/ISU.scala:10:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/scala/core/backend/ISU.scala:10:7
        `INIT_RANDOM_PROLOG_	// playground/src/scala/core/backend/ISU.scala:10:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/scala/core/backend/ISU.scala:10:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// playground/src/scala/core/backend/ISU.scala:10:7
        busy = _RANDOM[/*Zero width*/ 1'b0];	// playground/src/scala/core/backend/ISU.scala:10:7, playground/src/scala/core/backend/ScoreBoard.scala:7:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/scala/core/backend/ISU.scala:10:7
      `FIRRTL_AFTER_INITIAL	// playground/src/scala/core/backend/ISU.scala:10:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  RegFile rf (	// playground/src/scala/core/backend/ISU.scala:19:18
    .clock                (clock),
    .io_readPorts_0_addr  (io_in_bits_rfSrc_0),
    .io_readPorts_0_data  (_rf_io_readPorts_0_data),
    .io_readPorts_1_addr  (io_in_bits_rfSrc_1),
    .io_readPorts_1_data  (_rf_io_readPorts_1_data),
    .io_writePorts_0_en   (io_wb_rfWen),
    .io_writePorts_0_addr (io_wb_rfDest),
    .io_writePorts_0_data (io_wb_rfData)
  );	// playground/src/scala/core/backend/ISU.scala:19:18
  assign io_in_ready = ~io_in_valid | _io_in_ready_T_1;	// playground/src/scala/core/backend/ISU.scala:10:7, :62:{31,44}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  assign io_out_valid = io_out_valid_0;	// playground/src/scala/core/backend/ISU.scala:10:7, :61:{43,56}
  assign io_out_bits_uop_pc = io_in_bits_pc;	// playground/src/scala/core/backend/ISU.scala:10:7
  assign io_out_bits_uop_rfWen = io_in_bits_rfWen;	// playground/src/scala/core/backend/ISU.scala:10:7
  assign io_out_bits_uop_rfDest = io_in_bits_rfDest;	// playground/src/scala/core/backend/ISU.scala:10:7
  assign io_out_bits_uop_imm = io_in_bits_imm;	// playground/src/scala/core/backend/ISU.scala:10:7
  assign io_out_bits_uop_funcOpType = io_in_bits_funcOpType;	// playground/src/scala/core/backend/ISU.scala:10:7
  assign io_out_bits_uop_fuType = io_in_bits_fuType;	// playground/src/scala/core/backend/ISU.scala:10:7
  assign io_out_bits_uop_srcType_0 = io_in_bits_srcType_0;	// playground/src/scala/core/backend/ISU.scala:10:7
  assign io_out_bits_uop_srcType_1 = io_in_bits_srcType_1;	// playground/src/scala/core/backend/ISU.scala:10:7
  assign io_out_bits_uop_instr = io_in_bits_instr;	// playground/src/scala/core/backend/ISU.scala:10:7
  assign io_out_bits_srcs_0 =
    src1DependWB & ~src1Depend ? io_wb_rfData : _rf_io_readPorts_0_data;	// playground/src/scala/core/backend/ISU.scala:10:7, :19:18, :29:{78,100}, :32:35, :35:35, :57:{34,48,51}
  assign io_out_bits_srcs_1 =
    src2DependWB & ~src2Depend ? io_wb_rfData : _rf_io_readPorts_1_data;	// playground/src/scala/core/backend/ISU.scala:10:7, :19:18, :29:{78,100}, :33:35, :36:35, :58:{34,48,51}
  assign io_out_bits_isForward_0 = src1Depend;	// playground/src/scala/core/backend/ISU.scala:10:7, :29:{78,100}, :32:35
  assign io_out_bits_isForward_1 = src2Depend;	// playground/src/scala/core/backend/ISU.scala:10:7, :29:{78,100}, :33:35
endmodule

module Backend(	// playground/src/scala/core/backend/backend.scala:13:7
  input         clock,	// playground/src/scala/core/backend/backend.scala:13:7
                reset,	// playground/src/scala/core/backend/backend.scala:13:7
  output        io_in_ready,	// playground/src/scala/core/backend/backend.scala:14:14
  input         io_in_valid,	// playground/src/scala/core/backend/backend.scala:14:14
  input  [31:0] io_in_bits_pc,	// playground/src/scala/core/backend/backend.scala:14:14
  input         io_in_bits_rfWen,	// playground/src/scala/core/backend/backend.scala:14:14
  input  [4:0]  io_in_bits_rfDest,	// playground/src/scala/core/backend/backend.scala:14:14
                io_in_bits_rfSrc_0,	// playground/src/scala/core/backend/backend.scala:14:14
                io_in_bits_rfSrc_1,	// playground/src/scala/core/backend/backend.scala:14:14
  input  [31:0] io_in_bits_imm,	// playground/src/scala/core/backend/backend.scala:14:14
  input  [4:0]  io_in_bits_funcOpType,	// playground/src/scala/core/backend/backend.scala:14:14
  input  [2:0]  io_in_bits_fuType,	// playground/src/scala/core/backend/backend.scala:14:14
  input  [1:0]  io_in_bits_srcType_0,	// playground/src/scala/core/backend/backend.scala:14:14
                io_in_bits_srcType_1,	// playground/src/scala/core/backend/backend.scala:14:14
  input  [31:0] io_in_bits_instr,	// playground/src/scala/core/backend/backend.scala:14:14
  output        io_flush_0_valid,	// playground/src/scala/core/backend/backend.scala:14:14
  output [31:0] io_flush_0_target,	// playground/src/scala/core/backend/backend.scala:14:14
  output        io_flush_0_brType,	// playground/src/scala/core/backend/backend.scala:14:14
                io_flush_1_valid,	// playground/src/scala/core/backend/backend.scala:14:14
  output [31:0] io_flush_1_target,	// playground/src/scala/core/backend/backend.scala:14:14
  input         io_dmem_req_ready,	// playground/src/scala/core/backend/backend.scala:14:14
  output        io_dmem_req_valid,	// playground/src/scala/core/backend/backend.scala:14:14
  output [31:0] io_dmem_req_bits_addr,	// playground/src/scala/core/backend/backend.scala:14:14
  output [1:0]  io_dmem_req_bits_size,	// playground/src/scala/core/backend/backend.scala:14:14
  output        io_dmem_req_bits_cmd,	// playground/src/scala/core/backend/backend.scala:14:14
  output [3:0]  io_dmem_req_bits_wmask,	// playground/src/scala/core/backend/backend.scala:14:14
  output [31:0] io_dmem_req_bits_wdata,	// playground/src/scala/core/backend/backend.scala:14:14
  output        io_dmem_resp_ready,	// playground/src/scala/core/backend/backend.scala:14:14
  input         io_dmem_resp_valid,	// playground/src/scala/core/backend/backend.scala:14:14
  input  [31:0] io_dmem_resp_bits_rdata,	// playground/src/scala/core/backend/backend.scala:14:14
  output        io_debug_trap_bore,	// playground/src/scala/top/Ysyx.scala:56:44
  output [31:0] io_debug_trapCode_bore,	// playground/src/scala/top/Ysyx.scala:57:44
  output        io_debug_commit_valid_bore,	// playground/src/scala/top/Ysyx.scala:58:44
  output [31:0] io_debug_commit_pc_bore,	// playground/src/scala/top/Ysyx.scala:59:44
                io_debug_commit_instr_bore	// playground/src/scala/top/Ysyx.scala:60:44
);

  wire        _ISU_io_in_ready;	// playground/src/scala/core/backend/backend.scala:22:19
  wire        _ISU_io_out_valid;	// playground/src/scala/core/backend/backend.scala:22:19
  wire [31:0] _ISU_io_out_bits_uop_pc;	// playground/src/scala/core/backend/backend.scala:22:19
  wire        _ISU_io_out_bits_uop_rfWen;	// playground/src/scala/core/backend/backend.scala:22:19
  wire [4:0]  _ISU_io_out_bits_uop_rfDest;	// playground/src/scala/core/backend/backend.scala:22:19
  wire [31:0] _ISU_io_out_bits_uop_imm;	// playground/src/scala/core/backend/backend.scala:22:19
  wire [4:0]  _ISU_io_out_bits_uop_funcOpType;	// playground/src/scala/core/backend/backend.scala:22:19
  wire [2:0]  _ISU_io_out_bits_uop_fuType;	// playground/src/scala/core/backend/backend.scala:22:19
  wire [1:0]  _ISU_io_out_bits_uop_srcType_0;	// playground/src/scala/core/backend/backend.scala:22:19
  wire [1:0]  _ISU_io_out_bits_uop_srcType_1;	// playground/src/scala/core/backend/backend.scala:22:19
  wire [31:0] _ISU_io_out_bits_uop_instr;	// playground/src/scala/core/backend/backend.scala:22:19
  wire [31:0] _ISU_io_out_bits_srcs_0;	// playground/src/scala/core/backend/backend.scala:22:19
  wire [31:0] _ISU_io_out_bits_srcs_1;	// playground/src/scala/core/backend/backend.scala:22:19
  wire        _ISU_io_out_bits_isForward_0;	// playground/src/scala/core/backend/backend.scala:22:19
  wire        _ISU_io_out_bits_isForward_1;	// playground/src/scala/core/backend/backend.scala:22:19
  wire        _WBU_io_wb_rfWen;	// playground/src/scala/core/backend/backend.scala:21:19
  wire [4:0]  _WBU_io_wb_rfDest;	// playground/src/scala/core/backend/backend.scala:21:19
  wire [31:0] _WBU_io_wb_rfData;	// playground/src/scala/core/backend/backend.scala:21:19
  wire        _EXU_io_in_ready;	// playground/src/scala/core/backend/backend.scala:20:19
  wire        _EXU_io_out_valid;	// playground/src/scala/core/backend/backend.scala:20:19
  wire [31:0] _EXU_io_out_bits_uop_pc;	// playground/src/scala/core/backend/backend.scala:20:19
  wire        _EXU_io_out_bits_uop_rfWen;	// playground/src/scala/core/backend/backend.scala:20:19
  wire [4:0]  _EXU_io_out_bits_uop_rfDest;	// playground/src/scala/core/backend/backend.scala:20:19
  wire [2:0]  _EXU_io_out_bits_uop_fuType;	// playground/src/scala/core/backend/backend.scala:20:19
  wire [31:0] _EXU_io_out_bits_uop_instr;	// playground/src/scala/core/backend/backend.scala:20:19
  wire [31:0] _EXU_io_out_bits_commits_0;	// playground/src/scala/core/backend/backend.scala:20:19
  wire [31:0] _EXU_io_out_bits_commits_1;	// playground/src/scala/core/backend/backend.scala:20:19
  wire [31:0] _EXU_io_out_bits_commits_2;	// playground/src/scala/core/backend/backend.scala:20:19
  wire [31:0] _EXU_io_out_bits_commits_3;	// playground/src/scala/core/backend/backend.scala:20:19
  wire        _EXU_io_flush_0_valid;	// playground/src/scala/core/backend/backend.scala:20:19
  wire        _EXU_io_flush_0_brType;	// playground/src/scala/core/backend/backend.scala:20:19
  wire        _EXU_io_flush_1_valid;	// playground/src/scala/core/backend/backend.scala:20:19
  wire        flush =
    _EXU_io_flush_0_valid & _EXU_io_flush_0_brType | _EXU_io_flush_1_valid;	// playground/src/scala/core/backend/backend.scala:20:19, :24:{34,57}
  reg         valid;	// playground/src/scala/utils/Pipeline.scala:8:24
  reg  [31:0] ISU_io_in_bits_r_pc;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg         ISU_io_in_bits_r_rfWen;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg  [4:0]  ISU_io_in_bits_r_rfDest;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg  [4:0]  ISU_io_in_bits_r_rfSrc_0;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg  [4:0]  ISU_io_in_bits_r_rfSrc_1;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg  [31:0] ISU_io_in_bits_r_imm;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg  [4:0]  ISU_io_in_bits_r_funcOpType;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg  [2:0]  ISU_io_in_bits_r_fuType;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg  [1:0]  ISU_io_in_bits_r_srcType_0;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg  [1:0]  ISU_io_in_bits_r_srcType_1;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg  [31:0] ISU_io_in_bits_r_instr;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg         valid_1;	// playground/src/scala/utils/Pipeline.scala:8:24
  reg  [31:0] EXU_io_in_bits_r_uop_pc;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg         EXU_io_in_bits_r_uop_rfWen;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg  [4:0]  EXU_io_in_bits_r_uop_rfDest;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg  [31:0] EXU_io_in_bits_r_uop_imm;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg  [4:0]  EXU_io_in_bits_r_uop_funcOpType;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg  [2:0]  EXU_io_in_bits_r_uop_fuType;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg  [1:0]  EXU_io_in_bits_r_uop_srcType_0;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg  [1:0]  EXU_io_in_bits_r_uop_srcType_1;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg  [31:0] EXU_io_in_bits_r_uop_instr;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg  [31:0] EXU_io_in_bits_r_srcs_0;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg  [31:0] EXU_io_in_bits_r_srcs_1;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg         EXU_io_in_bits_r_isForward_0;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg         EXU_io_in_bits_r_isForward_1;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg         valid_2;	// playground/src/scala/utils/Pipeline.scala:8:24
  reg  [31:0] WBU_io_in_bits_r_uop_pc;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg         WBU_io_in_bits_r_uop_rfWen;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg  [4:0]  WBU_io_in_bits_r_uop_rfDest;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg  [2:0]  WBU_io_in_bits_r_uop_fuType;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg  [31:0] WBU_io_in_bits_r_uop_instr;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg  [31:0] WBU_io_in_bits_r_commits_0;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg  [31:0] WBU_io_in_bits_r_commits_1;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg  [31:0] WBU_io_in_bits_r_commits_2;	// playground/src/scala/utils/Pipeline.scala:23:29
  reg  [31:0] WBU_io_in_bits_r_commits_3;	// playground/src/scala/utils/Pipeline.scala:23:29
  always @(posedge clock) begin	// playground/src/scala/core/backend/backend.scala:13:7
    automatic logic _ISU_io_in_bits_T;	// playground/src/scala/utils/Pipeline.scala:14:21
    automatic logic _EXU_io_in_bits_T;	// playground/src/scala/utils/Pipeline.scala:14:21
    _ISU_io_in_bits_T = io_in_valid & _ISU_io_in_ready;	// playground/src/scala/core/backend/backend.scala:22:19, playground/src/scala/utils/Pipeline.scala:14:21
    _EXU_io_in_bits_T = _ISU_io_out_valid & _EXU_io_in_ready;	// playground/src/scala/core/backend/backend.scala:20:19, :22:19, playground/src/scala/utils/Pipeline.scala:14:21
    if (reset) begin	// playground/src/scala/core/backend/backend.scala:13:7
      valid <= 1'h0;	// playground/src/scala/utils/Pipeline.scala:8:24
      valid_1 <= 1'h0;	// playground/src/scala/utils/Pipeline.scala:8:24
      valid_2 <= 1'h0;	// playground/src/scala/utils/Pipeline.scala:8:24
    end
    else begin	// playground/src/scala/core/backend/backend.scala:13:7
      valid <=
        ~flush & (_ISU_io_in_bits_T | ~(_EXU_io_in_ready & _ISU_io_out_valid) & valid);	// playground/src/scala/core/backend/backend.scala:20:19, :22:19, :24:57, playground/src/scala/utils/Pipeline.scala:8:24, :10:24, :11:13, :14:{21,37}, :15:13, :18:19, :19:13, src/main/scala/chisel3/util/Decoupled.scala:51:35
      valid_1 <= ~flush & (_EXU_io_in_bits_T | ~_EXU_io_out_valid & valid_1);	// playground/src/scala/core/backend/backend.scala:20:19, :24:57, playground/src/scala/utils/Pipeline.scala:8:24, :10:24, :11:13, :14:{21,37}, :15:13, :18:19, :19:13
      valid_2 <= _EXU_io_out_valid;	// playground/src/scala/core/backend/backend.scala:20:19, playground/src/scala/utils/Pipeline.scala:8:24
    end
    if (_ISU_io_in_bits_T) begin	// playground/src/scala/utils/Pipeline.scala:14:21
      ISU_io_in_bits_r_pc <= io_in_bits_pc;	// playground/src/scala/utils/Pipeline.scala:23:29
      ISU_io_in_bits_r_rfWen <= io_in_bits_rfWen;	// playground/src/scala/utils/Pipeline.scala:23:29
      ISU_io_in_bits_r_rfDest <= io_in_bits_rfDest;	// playground/src/scala/utils/Pipeline.scala:23:29
      ISU_io_in_bits_r_rfSrc_0 <= io_in_bits_rfSrc_0;	// playground/src/scala/utils/Pipeline.scala:23:29
      ISU_io_in_bits_r_rfSrc_1 <= io_in_bits_rfSrc_1;	// playground/src/scala/utils/Pipeline.scala:23:29
      ISU_io_in_bits_r_imm <= io_in_bits_imm;	// playground/src/scala/utils/Pipeline.scala:23:29
      ISU_io_in_bits_r_funcOpType <= io_in_bits_funcOpType;	// playground/src/scala/utils/Pipeline.scala:23:29
      ISU_io_in_bits_r_fuType <= io_in_bits_fuType;	// playground/src/scala/utils/Pipeline.scala:23:29
      ISU_io_in_bits_r_srcType_0 <= io_in_bits_srcType_0;	// playground/src/scala/utils/Pipeline.scala:23:29
      ISU_io_in_bits_r_srcType_1 <= io_in_bits_srcType_1;	// playground/src/scala/utils/Pipeline.scala:23:29
      ISU_io_in_bits_r_instr <= io_in_bits_instr;	// playground/src/scala/utils/Pipeline.scala:23:29
    end
    if (_EXU_io_in_bits_T) begin	// playground/src/scala/utils/Pipeline.scala:14:21
      EXU_io_in_bits_r_uop_pc <= _ISU_io_out_bits_uop_pc;	// playground/src/scala/core/backend/backend.scala:22:19, playground/src/scala/utils/Pipeline.scala:23:29
      EXU_io_in_bits_r_uop_rfWen <= _ISU_io_out_bits_uop_rfWen;	// playground/src/scala/core/backend/backend.scala:22:19, playground/src/scala/utils/Pipeline.scala:23:29
      EXU_io_in_bits_r_uop_rfDest <= _ISU_io_out_bits_uop_rfDest;	// playground/src/scala/core/backend/backend.scala:22:19, playground/src/scala/utils/Pipeline.scala:23:29
      EXU_io_in_bits_r_uop_imm <= _ISU_io_out_bits_uop_imm;	// playground/src/scala/core/backend/backend.scala:22:19, playground/src/scala/utils/Pipeline.scala:23:29
      EXU_io_in_bits_r_uop_funcOpType <= _ISU_io_out_bits_uop_funcOpType;	// playground/src/scala/core/backend/backend.scala:22:19, playground/src/scala/utils/Pipeline.scala:23:29
      EXU_io_in_bits_r_uop_fuType <= _ISU_io_out_bits_uop_fuType;	// playground/src/scala/core/backend/backend.scala:22:19, playground/src/scala/utils/Pipeline.scala:23:29
      EXU_io_in_bits_r_uop_srcType_0 <= _ISU_io_out_bits_uop_srcType_0;	// playground/src/scala/core/backend/backend.scala:22:19, playground/src/scala/utils/Pipeline.scala:23:29
      EXU_io_in_bits_r_uop_srcType_1 <= _ISU_io_out_bits_uop_srcType_1;	// playground/src/scala/core/backend/backend.scala:22:19, playground/src/scala/utils/Pipeline.scala:23:29
      EXU_io_in_bits_r_uop_instr <= _ISU_io_out_bits_uop_instr;	// playground/src/scala/core/backend/backend.scala:22:19, playground/src/scala/utils/Pipeline.scala:23:29
      EXU_io_in_bits_r_srcs_0 <= _ISU_io_out_bits_srcs_0;	// playground/src/scala/core/backend/backend.scala:22:19, playground/src/scala/utils/Pipeline.scala:23:29
      EXU_io_in_bits_r_srcs_1 <= _ISU_io_out_bits_srcs_1;	// playground/src/scala/core/backend/backend.scala:22:19, playground/src/scala/utils/Pipeline.scala:23:29
      EXU_io_in_bits_r_isForward_0 <= _ISU_io_out_bits_isForward_0;	// playground/src/scala/core/backend/backend.scala:22:19, playground/src/scala/utils/Pipeline.scala:23:29
      EXU_io_in_bits_r_isForward_1 <= _ISU_io_out_bits_isForward_1;	// playground/src/scala/core/backend/backend.scala:22:19, playground/src/scala/utils/Pipeline.scala:23:29
    end
    if (_EXU_io_out_valid) begin	// playground/src/scala/core/backend/backend.scala:20:19
      WBU_io_in_bits_r_uop_pc <= _EXU_io_out_bits_uop_pc;	// playground/src/scala/core/backend/backend.scala:20:19, playground/src/scala/utils/Pipeline.scala:23:29
      WBU_io_in_bits_r_uop_rfWen <= _EXU_io_out_bits_uop_rfWen;	// playground/src/scala/core/backend/backend.scala:20:19, playground/src/scala/utils/Pipeline.scala:23:29
      WBU_io_in_bits_r_uop_rfDest <= _EXU_io_out_bits_uop_rfDest;	// playground/src/scala/core/backend/backend.scala:20:19, playground/src/scala/utils/Pipeline.scala:23:29
      WBU_io_in_bits_r_uop_fuType <= _EXU_io_out_bits_uop_fuType;	// playground/src/scala/core/backend/backend.scala:20:19, playground/src/scala/utils/Pipeline.scala:23:29
      WBU_io_in_bits_r_uop_instr <= _EXU_io_out_bits_uop_instr;	// playground/src/scala/core/backend/backend.scala:20:19, playground/src/scala/utils/Pipeline.scala:23:29
      WBU_io_in_bits_r_commits_0 <= _EXU_io_out_bits_commits_0;	// playground/src/scala/core/backend/backend.scala:20:19, playground/src/scala/utils/Pipeline.scala:23:29
      WBU_io_in_bits_r_commits_1 <= _EXU_io_out_bits_commits_1;	// playground/src/scala/core/backend/backend.scala:20:19, playground/src/scala/utils/Pipeline.scala:23:29
      WBU_io_in_bits_r_commits_2 <= _EXU_io_out_bits_commits_2;	// playground/src/scala/core/backend/backend.scala:20:19, playground/src/scala/utils/Pipeline.scala:23:29
      WBU_io_in_bits_r_commits_3 <= _EXU_io_out_bits_commits_3;	// playground/src/scala/core/backend/backend.scala:20:19, playground/src/scala/utils/Pipeline.scala:23:29
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/scala/core/backend/backend.scala:13:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/scala/core/backend/backend.scala:13:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/scala/core/backend/backend.scala:13:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/scala/core/backend/backend.scala:13:7
      automatic logic [31:0] _RANDOM[0:20];	// playground/src/scala/core/backend/backend.scala:13:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/scala/core/backend/backend.scala:13:7
        `INIT_RANDOM_PROLOG_	// playground/src/scala/core/backend/backend.scala:13:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/scala/core/backend/backend.scala:13:7
        for (logic [4:0] i = 5'h0; i < 5'h15; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/scala/core/backend/backend.scala:13:7
        end	// playground/src/scala/core/backend/backend.scala:13:7
        valid = _RANDOM[5'h0][0];	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:8:24
        ISU_io_in_bits_r_pc = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:8:24, :23:29
        ISU_io_in_bits_r_rfWen = _RANDOM[5'h1][1];	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        ISU_io_in_bits_r_rfDest = _RANDOM[5'h1][6:2];	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        ISU_io_in_bits_r_rfSrc_0 = _RANDOM[5'h1][11:7];	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        ISU_io_in_bits_r_rfSrc_1 = _RANDOM[5'h1][16:12];	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        ISU_io_in_bits_r_imm = {_RANDOM[5'h1][31:17], _RANDOM[5'h2][16:0]};	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        ISU_io_in_bits_r_funcOpType = _RANDOM[5'h2][21:17];	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        ISU_io_in_bits_r_fuType = _RANDOM[5'h2][24:22];	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        ISU_io_in_bits_r_srcType_0 = _RANDOM[5'h2][26:25];	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        ISU_io_in_bits_r_srcType_1 = _RANDOM[5'h2][28:27];	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        ISU_io_in_bits_r_instr = {_RANDOM[5'h2][31:29], _RANDOM[5'h3][28:0]};	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        valid_1 = _RANDOM[5'h4][29];	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:8:24
        EXU_io_in_bits_r_uop_pc = {_RANDOM[5'h4][31:30], _RANDOM[5'h5][29:0]};	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:8:24, :23:29
        EXU_io_in_bits_r_uop_rfWen = _RANDOM[5'h5][30];	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        EXU_io_in_bits_r_uop_rfDest = {_RANDOM[5'h5][31], _RANDOM[5'h6][3:0]};	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        EXU_io_in_bits_r_uop_imm = {_RANDOM[5'h6][31:14], _RANDOM[5'h7][13:0]};	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        EXU_io_in_bits_r_uop_funcOpType = _RANDOM[5'h7][18:14];	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        EXU_io_in_bits_r_uop_fuType = _RANDOM[5'h7][21:19];	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        EXU_io_in_bits_r_uop_srcType_0 = _RANDOM[5'h7][23:22];	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        EXU_io_in_bits_r_uop_srcType_1 = _RANDOM[5'h7][25:24];	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        EXU_io_in_bits_r_uop_instr = {_RANDOM[5'h7][31:26], _RANDOM[5'h8][25:0]};	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        EXU_io_in_bits_r_srcs_0 = {_RANDOM[5'h9][31:26], _RANDOM[5'hA][25:0]};	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        EXU_io_in_bits_r_srcs_1 = {_RANDOM[5'hA][31:26], _RANDOM[5'hB][25:0]};	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        EXU_io_in_bits_r_isForward_0 = _RANDOM[5'hB][26];	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        EXU_io_in_bits_r_isForward_1 = _RANDOM[5'hB][27];	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        valid_2 = _RANDOM[5'hB][28];	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:8:24, :23:29
        WBU_io_in_bits_r_uop_pc = {_RANDOM[5'hB][31:29], _RANDOM[5'hC][28:0]};	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        WBU_io_in_bits_r_uop_rfWen = _RANDOM[5'hC][29];	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        WBU_io_in_bits_r_uop_rfDest = {_RANDOM[5'hC][31:30], _RANDOM[5'hD][2:0]};	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        WBU_io_in_bits_r_uop_fuType = _RANDOM[5'hE][20:18];	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        WBU_io_in_bits_r_uop_instr = {_RANDOM[5'hE][31:25], _RANDOM[5'hF][24:0]};	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        WBU_io_in_bits_r_commits_0 = {_RANDOM[5'h10][31:26], _RANDOM[5'h11][25:0]};	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        WBU_io_in_bits_r_commits_1 = {_RANDOM[5'h11][31:26], _RANDOM[5'h12][25:0]};	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        WBU_io_in_bits_r_commits_2 = {_RANDOM[5'h12][31:26], _RANDOM[5'h13][25:0]};	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
        WBU_io_in_bits_r_commits_3 = {_RANDOM[5'h13][31:26], _RANDOM[5'h14][25:0]};	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/scala/core/backend/backend.scala:13:7
      `FIRRTL_AFTER_INITIAL	// playground/src/scala/core/backend/backend.scala:13:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  EXU EXU (	// playground/src/scala/core/backend/backend.scala:20:19
    .clock                     (clock),
    .reset                     (reset),
    .io_in_ready               (_EXU_io_in_ready),
    .io_in_valid               (valid_1),	// playground/src/scala/utils/Pipeline.scala:8:24
    .io_in_bits_uop_pc         (EXU_io_in_bits_r_uop_pc),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_uop_rfWen      (EXU_io_in_bits_r_uop_rfWen),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_uop_rfDest     (EXU_io_in_bits_r_uop_rfDest),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_uop_imm        (EXU_io_in_bits_r_uop_imm),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_uop_funcOpType (EXU_io_in_bits_r_uop_funcOpType),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_uop_fuType     (EXU_io_in_bits_r_uop_fuType),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_uop_srcType_0  (EXU_io_in_bits_r_uop_srcType_0),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_uop_srcType_1  (EXU_io_in_bits_r_uop_srcType_1),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_uop_instr      (EXU_io_in_bits_r_uop_instr),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_srcs_0         (EXU_io_in_bits_r_srcs_0),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_srcs_1         (EXU_io_in_bits_r_srcs_1),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_isForward_0    (EXU_io_in_bits_r_isForward_0),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_isForward_1    (EXU_io_in_bits_r_isForward_1),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_out_valid              (_EXU_io_out_valid),
    .io_out_bits_uop_pc        (_EXU_io_out_bits_uop_pc),
    .io_out_bits_uop_rfWen     (_EXU_io_out_bits_uop_rfWen),
    .io_out_bits_uop_rfDest    (_EXU_io_out_bits_uop_rfDest),
    .io_out_bits_uop_fuType    (_EXU_io_out_bits_uop_fuType),
    .io_out_bits_uop_instr     (_EXU_io_out_bits_uop_instr),
    .io_out_bits_commits_0     (_EXU_io_out_bits_commits_0),
    .io_out_bits_commits_1     (_EXU_io_out_bits_commits_1),
    .io_out_bits_commits_2     (_EXU_io_out_bits_commits_2),
    .io_out_bits_commits_3     (_EXU_io_out_bits_commits_3),
    .io_flush_0_valid          (_EXU_io_flush_0_valid),
    .io_flush_0_target         (io_flush_0_target),
    .io_flush_0_brType         (_EXU_io_flush_0_brType),
    .io_flush_1_valid          (_EXU_io_flush_1_valid),
    .io_flush_1_target         (io_flush_1_target),
    .io_dmem_req_ready         (io_dmem_req_ready),
    .io_dmem_req_valid         (io_dmem_req_valid),
    .io_dmem_req_bits_addr     (io_dmem_req_bits_addr),
    .io_dmem_req_bits_size     (io_dmem_req_bits_size),
    .io_dmem_req_bits_cmd      (io_dmem_req_bits_cmd),
    .io_dmem_req_bits_wmask    (io_dmem_req_bits_wmask),
    .io_dmem_req_bits_wdata    (io_dmem_req_bits_wdata),
    .io_dmem_resp_ready        (io_dmem_resp_ready),
    .io_dmem_resp_valid        (io_dmem_resp_valid),
    .io_dmem_resp_bits_rdata   (io_dmem_resp_bits_rdata),
    .io_wb_rfData              (_WBU_io_wb_rfData),	// playground/src/scala/core/backend/backend.scala:21:19
    .io_debug_trap_bore        (io_debug_trap_bore),
    .io_debug_trapCode_bore    (io_debug_trapCode_bore)
  );	// playground/src/scala/core/backend/backend.scala:20:19
  WBU WBU (	// playground/src/scala/core/backend/backend.scala:21:19
    .io_in_valid           (valid_2),	// playground/src/scala/utils/Pipeline.scala:8:24
    .io_in_bits_uop_rfWen  (WBU_io_in_bits_r_uop_rfWen),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_uop_rfDest (WBU_io_in_bits_r_uop_rfDest),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_uop_fuType (WBU_io_in_bits_r_uop_fuType),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_commits_0  (WBU_io_in_bits_r_commits_0),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_commits_1  (WBU_io_in_bits_r_commits_1),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_commits_2  (WBU_io_in_bits_r_commits_2),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_commits_3  (WBU_io_in_bits_r_commits_3),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_wb_rfWen           (_WBU_io_wb_rfWen),
    .io_wb_rfDest          (_WBU_io_wb_rfDest),
    .io_wb_rfData          (_WBU_io_wb_rfData)
  );	// playground/src/scala/core/backend/backend.scala:21:19
  ISU ISU (	// playground/src/scala/core/backend/backend.scala:22:19
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_ISU_io_in_ready),
    .io_in_valid                (valid),	// playground/src/scala/utils/Pipeline.scala:8:24
    .io_in_bits_pc              (ISU_io_in_bits_r_pc),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_rfWen           (ISU_io_in_bits_r_rfWen),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_rfDest          (ISU_io_in_bits_r_rfDest),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_rfSrc_0         (ISU_io_in_bits_r_rfSrc_0),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_rfSrc_1         (ISU_io_in_bits_r_rfSrc_1),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_imm             (ISU_io_in_bits_r_imm),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_funcOpType      (ISU_io_in_bits_r_funcOpType),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_fuType          (ISU_io_in_bits_r_fuType),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_srcType_0       (ISU_io_in_bits_r_srcType_0),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_srcType_1       (ISU_io_in_bits_r_srcType_1),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_in_bits_instr           (ISU_io_in_bits_r_instr),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_out_ready               (_EXU_io_in_ready),	// playground/src/scala/core/backend/backend.scala:20:19
    .io_out_valid               (_ISU_io_out_valid),
    .io_out_bits_uop_pc         (_ISU_io_out_bits_uop_pc),
    .io_out_bits_uop_rfWen      (_ISU_io_out_bits_uop_rfWen),
    .io_out_bits_uop_rfDest     (_ISU_io_out_bits_uop_rfDest),
    .io_out_bits_uop_imm        (_ISU_io_out_bits_uop_imm),
    .io_out_bits_uop_funcOpType (_ISU_io_out_bits_uop_funcOpType),
    .io_out_bits_uop_fuType     (_ISU_io_out_bits_uop_fuType),
    .io_out_bits_uop_srcType_0  (_ISU_io_out_bits_uop_srcType_0),
    .io_out_bits_uop_srcType_1  (_ISU_io_out_bits_uop_srcType_1),
    .io_out_bits_uop_instr      (_ISU_io_out_bits_uop_instr),
    .io_out_bits_srcs_0         (_ISU_io_out_bits_srcs_0),
    .io_out_bits_srcs_1         (_ISU_io_out_bits_srcs_1),
    .io_out_bits_isForward_0    (_ISU_io_out_bits_isForward_0),
    .io_out_bits_isForward_1    (_ISU_io_out_bits_isForward_1),
    .io_flush                   (flush),	// playground/src/scala/core/backend/backend.scala:24:57
    .io_wb_rfWen                (_WBU_io_wb_rfWen),	// playground/src/scala/core/backend/backend.scala:21:19
    .io_wb_rfDest               (_WBU_io_wb_rfDest),	// playground/src/scala/core/backend/backend.scala:21:19
    .io_wb_rfData               (_WBU_io_wb_rfData),	// playground/src/scala/core/backend/backend.scala:21:19
    .io_bypass_uop_rfWen        (EXU_io_in_bits_r_uop_rfWen),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_bypass_uop_rfDest       (EXU_io_in_bits_r_uop_rfDest),	// playground/src/scala/utils/Pipeline.scala:23:29
    .io_bypass_uop_fuType       (EXU_io_in_bits_r_uop_fuType)	// playground/src/scala/utils/Pipeline.scala:23:29
  );	// playground/src/scala/core/backend/backend.scala:22:19
  assign io_in_ready = _ISU_io_in_ready;	// playground/src/scala/core/backend/backend.scala:13:7, :22:19
  assign io_flush_0_valid = _EXU_io_flush_0_valid;	// playground/src/scala/core/backend/backend.scala:13:7, :20:19
  assign io_flush_0_brType = _EXU_io_flush_0_brType;	// playground/src/scala/core/backend/backend.scala:13:7, :20:19
  assign io_flush_1_valid = _EXU_io_flush_1_valid;	// playground/src/scala/core/backend/backend.scala:13:7, :20:19
  assign io_debug_commit_valid_bore = valid_2;	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:8:24
  assign io_debug_commit_pc_bore = WBU_io_in_bits_r_uop_pc;	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
  assign io_debug_commit_instr_bore = WBU_io_in_bits_r_uop_instr;	// playground/src/scala/core/backend/backend.scala:13:7, playground/src/scala/utils/Pipeline.scala:23:29
endmodule

module Core(	// playground/src/scala/core/Core.scala:15:7
  input         clock,	// playground/src/scala/core/Core.scala:15:7
                reset,	// playground/src/scala/core/Core.scala:15:7
                io_imem_req_ready,	// playground/src/scala/core/Core.scala:16:14
  output        io_imem_req_valid,	// playground/src/scala/core/Core.scala:16:14
  output [31:0] io_imem_req_bits_addr,	// playground/src/scala/core/Core.scala:16:14
  output        io_imem_resp_ready,	// playground/src/scala/core/Core.scala:16:14
  input         io_imem_resp_valid,	// playground/src/scala/core/Core.scala:16:14
  input  [31:0] io_imem_resp_bits_rdata,	// playground/src/scala/core/Core.scala:16:14
  input         io_dmem_req_ready,	// playground/src/scala/core/Core.scala:16:14
  output        io_dmem_req_valid,	// playground/src/scala/core/Core.scala:16:14
  output [31:0] io_dmem_req_bits_addr,	// playground/src/scala/core/Core.scala:16:14
  output [1:0]  io_dmem_req_bits_size,	// playground/src/scala/core/Core.scala:16:14
  output        io_dmem_req_bits_cmd,	// playground/src/scala/core/Core.scala:16:14
  output [3:0]  io_dmem_req_bits_wmask,	// playground/src/scala/core/Core.scala:16:14
  output [31:0] io_dmem_req_bits_wdata,	// playground/src/scala/core/Core.scala:16:14
  output        io_dmem_resp_ready,	// playground/src/scala/core/Core.scala:16:14
  input         io_dmem_resp_valid,	// playground/src/scala/core/Core.scala:16:14
  input  [31:0] io_dmem_resp_bits_rdata,	// playground/src/scala/core/Core.scala:16:14
  output        io_iflush,	// playground/src/scala/core/Core.scala:16:14
                io_debug_trap_bore,	// playground/src/scala/top/Ysyx.scala:56:44
  output [31:0] io_debug_trapCode_bore,	// playground/src/scala/top/Ysyx.scala:57:44
  output        io_debug_commit_valid_bore,	// playground/src/scala/top/Ysyx.scala:58:44
  output [31:0] io_debug_commit_pc_bore,	// playground/src/scala/top/Ysyx.scala:59:44
                io_debug_commit_instr_bore	// playground/src/scala/top/Ysyx.scala:60:44
);

  wire        _backend_io_in_ready;	// playground/src/scala/core/Core.scala:23:24
  wire        _backend_io_flush_0_valid;	// playground/src/scala/core/Core.scala:23:24
  wire [31:0] _backend_io_flush_0_target;	// playground/src/scala/core/Core.scala:23:24
  wire        _backend_io_flush_0_brType;	// playground/src/scala/core/Core.scala:23:24
  wire        _backend_io_flush_1_valid;	// playground/src/scala/core/Core.scala:23:24
  wire [31:0] _backend_io_flush_1_target;	// playground/src/scala/core/Core.scala:23:24
  wire        _frontend_io_out_valid;	// playground/src/scala/core/Core.scala:22:24
  wire [31:0] _frontend_io_out_bits_pc;	// playground/src/scala/core/Core.scala:22:24
  wire        _frontend_io_out_bits_rfWen;	// playground/src/scala/core/Core.scala:22:24
  wire [4:0]  _frontend_io_out_bits_rfDest;	// playground/src/scala/core/Core.scala:22:24
  wire [4:0]  _frontend_io_out_bits_rfSrc_0;	// playground/src/scala/core/Core.scala:22:24
  wire [4:0]  _frontend_io_out_bits_rfSrc_1;	// playground/src/scala/core/Core.scala:22:24
  wire [31:0] _frontend_io_out_bits_imm;	// playground/src/scala/core/Core.scala:22:24
  wire [4:0]  _frontend_io_out_bits_funcOpType;	// playground/src/scala/core/Core.scala:22:24
  wire [2:0]  _frontend_io_out_bits_fuType;	// playground/src/scala/core/Core.scala:22:24
  wire [1:0]  _frontend_io_out_bits_srcType_0;	// playground/src/scala/core/Core.scala:22:24
  wire [1:0]  _frontend_io_out_bits_srcType_1;	// playground/src/scala/core/Core.scala:22:24
  wire [31:0] _frontend_io_out_bits_instr;	// playground/src/scala/core/Core.scala:22:24
  FrontEnd frontend (	// playground/src/scala/core/Core.scala:22:24
    .clock                   (clock),
    .reset                   (reset),
    .io_out_ready            (_backend_io_in_ready),	// playground/src/scala/core/Core.scala:23:24
    .io_out_valid            (_frontend_io_out_valid),
    .io_out_bits_pc          (_frontend_io_out_bits_pc),
    .io_out_bits_rfWen       (_frontend_io_out_bits_rfWen),
    .io_out_bits_rfDest      (_frontend_io_out_bits_rfDest),
    .io_out_bits_rfSrc_0     (_frontend_io_out_bits_rfSrc_0),
    .io_out_bits_rfSrc_1     (_frontend_io_out_bits_rfSrc_1),
    .io_out_bits_imm         (_frontend_io_out_bits_imm),
    .io_out_bits_funcOpType  (_frontend_io_out_bits_funcOpType),
    .io_out_bits_fuType      (_frontend_io_out_bits_fuType),
    .io_out_bits_srcType_0   (_frontend_io_out_bits_srcType_0),
    .io_out_bits_srcType_1   (_frontend_io_out_bits_srcType_1),
    .io_out_bits_instr       (_frontend_io_out_bits_instr),
    .io_flush_0_valid        (_backend_io_flush_0_valid),	// playground/src/scala/core/Core.scala:23:24
    .io_flush_0_target       (_backend_io_flush_0_target),	// playground/src/scala/core/Core.scala:23:24
    .io_flush_0_brType       (_backend_io_flush_0_brType),	// playground/src/scala/core/Core.scala:23:24
    .io_flush_1_valid        (_backend_io_flush_1_valid),	// playground/src/scala/core/Core.scala:23:24
    .io_flush_1_target       (_backend_io_flush_1_target),	// playground/src/scala/core/Core.scala:23:24
    .io_imem_req_ready       (io_imem_req_ready),
    .io_imem_req_valid       (io_imem_req_valid),
    .io_imem_req_bits_addr   (io_imem_req_bits_addr),
    .io_imem_resp_ready      (io_imem_resp_ready),
    .io_imem_resp_valid      (io_imem_resp_valid),
    .io_imem_resp_bits_rdata (io_imem_resp_bits_rdata)
  );	// playground/src/scala/core/Core.scala:22:24
  Backend backend (	// playground/src/scala/core/Core.scala:23:24
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_backend_io_in_ready),
    .io_in_valid                (_frontend_io_out_valid),	// playground/src/scala/core/Core.scala:22:24
    .io_in_bits_pc              (_frontend_io_out_bits_pc),	// playground/src/scala/core/Core.scala:22:24
    .io_in_bits_rfWen           (_frontend_io_out_bits_rfWen),	// playground/src/scala/core/Core.scala:22:24
    .io_in_bits_rfDest          (_frontend_io_out_bits_rfDest),	// playground/src/scala/core/Core.scala:22:24
    .io_in_bits_rfSrc_0         (_frontend_io_out_bits_rfSrc_0),	// playground/src/scala/core/Core.scala:22:24
    .io_in_bits_rfSrc_1         (_frontend_io_out_bits_rfSrc_1),	// playground/src/scala/core/Core.scala:22:24
    .io_in_bits_imm             (_frontend_io_out_bits_imm),	// playground/src/scala/core/Core.scala:22:24
    .io_in_bits_funcOpType      (_frontend_io_out_bits_funcOpType),	// playground/src/scala/core/Core.scala:22:24
    .io_in_bits_fuType          (_frontend_io_out_bits_fuType),	// playground/src/scala/core/Core.scala:22:24
    .io_in_bits_srcType_0       (_frontend_io_out_bits_srcType_0),	// playground/src/scala/core/Core.scala:22:24
    .io_in_bits_srcType_1       (_frontend_io_out_bits_srcType_1),	// playground/src/scala/core/Core.scala:22:24
    .io_in_bits_instr           (_frontend_io_out_bits_instr),	// playground/src/scala/core/Core.scala:22:24
    .io_flush_0_valid           (_backend_io_flush_0_valid),
    .io_flush_0_target          (_backend_io_flush_0_target),
    .io_flush_0_brType          (_backend_io_flush_0_brType),
    .io_flush_1_valid           (_backend_io_flush_1_valid),
    .io_flush_1_target          (_backend_io_flush_1_target),
    .io_dmem_req_ready          (io_dmem_req_ready),
    .io_dmem_req_valid          (io_dmem_req_valid),
    .io_dmem_req_bits_addr      (io_dmem_req_bits_addr),
    .io_dmem_req_bits_size      (io_dmem_req_bits_size),
    .io_dmem_req_bits_cmd       (io_dmem_req_bits_cmd),
    .io_dmem_req_bits_wmask     (io_dmem_req_bits_wmask),
    .io_dmem_req_bits_wdata     (io_dmem_req_bits_wdata),
    .io_dmem_resp_ready         (io_dmem_resp_ready),
    .io_dmem_resp_valid         (io_dmem_resp_valid),
    .io_dmem_resp_bits_rdata    (io_dmem_resp_bits_rdata),
    .io_debug_trap_bore         (io_debug_trap_bore),
    .io_debug_trapCode_bore     (io_debug_trapCode_bore),
    .io_debug_commit_valid_bore (io_debug_commit_valid_bore),
    .io_debug_commit_pc_bore    (io_debug_commit_pc_bore),
    .io_debug_commit_instr_bore (io_debug_commit_instr_bore)
  );	// playground/src/scala/core/Core.scala:23:24
  assign io_iflush =
    _backend_io_flush_0_valid & _backend_io_flush_0_brType | _backend_io_flush_1_valid;	// playground/src/scala/core/Core.scala:15:7, :23:24, :31:{43,74}
endmodule

module LockingArbiter(	// src/main/scala/chisel3/util/Arbiter.scala:97:7
  output        io_in_0_ready,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_0_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [31:0] io_in_0_bits_addr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_0_bits_size,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_0_bits_cmd,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [7:0]  io_in_0_bits_wmask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [63:0] io_in_0_bits_wdata,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output        io_in_1_ready,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_1_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [31:0] io_in_1_bits_addr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [1:0]  io_in_1_bits_size,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_1_bits_cmd,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [7:0]  io_in_1_bits_wmask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [63:0] io_in_1_bits_wdata,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_out_ready,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output        io_out_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [31:0] io_out_bits_addr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [1:0]  io_out_bits_size,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output        io_out_bits_cmd,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [7:0]  io_out_bits_wmask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [63:0] io_out_bits_wdata,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output        io_chosen	// src/main/scala/chisel3/util/Arbiter.scala:52:14
);

  assign io_in_0_ready = io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:97:7
  assign io_in_1_ready = ~io_in_0_valid & io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, :74:21, :97:7
  assign io_out_valid = io_in_0_valid ? io_in_0_valid : io_in_1_valid;	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :97:7
  assign io_out_bits_addr = io_in_0_valid ? io_in_0_bits_addr : io_in_1_bits_addr;	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :97:7
  assign io_out_bits_size = io_in_0_valid ? io_in_0_bits_size : io_in_1_bits_size;	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :97:7
  assign io_out_bits_cmd = io_in_0_valid ? io_in_0_bits_cmd : io_in_1_bits_cmd;	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :97:7
  assign io_out_bits_wmask = io_in_0_valid ? io_in_0_bits_wmask : io_in_1_bits_wmask;	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :97:7
  assign io_out_bits_wdata = io_in_0_valid ? io_in_0_bits_wdata : io_in_1_bits_wdata;	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :97:7
  assign io_chosen = ~io_in_0_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, :97:7
endmodule

module SimpleBusArbiter(	// playground/src/scala/bus/SimpleBus.scala:143:7
  input         clock,	// playground/src/scala/bus/SimpleBus.scala:143:7
                reset,	// playground/src/scala/bus/SimpleBus.scala:143:7
  output        io_in_0_req_ready,	// playground/src/scala/bus/SimpleBus.scala:144:14
  input         io_in_0_req_valid,	// playground/src/scala/bus/SimpleBus.scala:144:14
  input  [31:0] io_in_0_req_bits_addr,	// playground/src/scala/bus/SimpleBus.scala:144:14
  input  [1:0]  io_in_0_req_bits_size,	// playground/src/scala/bus/SimpleBus.scala:144:14
  input         io_in_0_req_bits_cmd,	// playground/src/scala/bus/SimpleBus.scala:144:14
  input  [7:0]  io_in_0_req_bits_wmask,	// playground/src/scala/bus/SimpleBus.scala:144:14
  input  [63:0] io_in_0_req_bits_wdata,	// playground/src/scala/bus/SimpleBus.scala:144:14
  input         io_in_0_resp_ready,	// playground/src/scala/bus/SimpleBus.scala:144:14
  output        io_in_0_resp_valid,	// playground/src/scala/bus/SimpleBus.scala:144:14
  output [63:0] io_in_0_resp_bits_rdata,	// playground/src/scala/bus/SimpleBus.scala:144:14
  output        io_in_1_req_ready,	// playground/src/scala/bus/SimpleBus.scala:144:14
  input         io_in_1_req_valid,	// playground/src/scala/bus/SimpleBus.scala:144:14
  input  [31:0] io_in_1_req_bits_addr,	// playground/src/scala/bus/SimpleBus.scala:144:14
  input  [1:0]  io_in_1_req_bits_size,	// playground/src/scala/bus/SimpleBus.scala:144:14
  input         io_in_1_req_bits_cmd,	// playground/src/scala/bus/SimpleBus.scala:144:14
  input  [7:0]  io_in_1_req_bits_wmask,	// playground/src/scala/bus/SimpleBus.scala:144:14
  input  [63:0] io_in_1_req_bits_wdata,	// playground/src/scala/bus/SimpleBus.scala:144:14
  input         io_in_1_resp_ready,	// playground/src/scala/bus/SimpleBus.scala:144:14
  output        io_in_1_resp_valid,	// playground/src/scala/bus/SimpleBus.scala:144:14
  output [63:0] io_in_1_resp_bits_rdata,	// playground/src/scala/bus/SimpleBus.scala:144:14
  input         io_out_req_ready,	// playground/src/scala/bus/SimpleBus.scala:144:14
  output        io_out_req_valid,	// playground/src/scala/bus/SimpleBus.scala:144:14
  output [31:0] io_out_req_bits_addr,	// playground/src/scala/bus/SimpleBus.scala:144:14
  output [1:0]  io_out_req_bits_size,	// playground/src/scala/bus/SimpleBus.scala:144:14
  output        io_out_req_bits_cmd,	// playground/src/scala/bus/SimpleBus.scala:144:14
  output [7:0]  io_out_req_bits_wmask,	// playground/src/scala/bus/SimpleBus.scala:144:14
  output [63:0] io_out_req_bits_wdata,	// playground/src/scala/bus/SimpleBus.scala:144:14
  output        io_out_resp_ready,	// playground/src/scala/bus/SimpleBus.scala:144:14
  input         io_out_resp_valid,	// playground/src/scala/bus/SimpleBus.scala:144:14
  input  [63:0] io_out_resp_bits_rdata	// playground/src/scala/bus/SimpleBus.scala:144:14
);

  wire       _inputArb_io_out_valid;	// playground/src/scala/bus/SimpleBus.scala:152:25
  wire       _inputArb_io_out_bits_cmd;	// playground/src/scala/bus/SimpleBus.scala:152:25
  wire       _inputArb_io_chosen;	// playground/src/scala/bus/SimpleBus.scala:152:25
  reg  [1:0] state;	// playground/src/scala/bus/SimpleBus.scala:149:67
  reg        inflightSrc;	// playground/src/scala/bus/SimpleBus.scala:156:36
  wire       _inputArb_io_out_ready_T = state == 2'h0;	// playground/src/scala/bus/SimpleBus.scala:149:67, :159:47
  wire       inputArb_io_out_ready = io_out_req_ready & _inputArb_io_out_ready_T;	// playground/src/scala/bus/SimpleBus.scala:159:47, :160:40
  wire       io_out_resp_ready_0 = inflightSrc ? io_in_1_resp_ready : io_in_0_resp_ready;	// playground/src/scala/bus/SimpleBus.scala:156:36, :166:15
  always @(posedge clock) begin	// playground/src/scala/bus/SimpleBus.scala:143:7
    if (reset) begin	// playground/src/scala/bus/SimpleBus.scala:143:7
      state <= 2'h0;	// playground/src/scala/bus/SimpleBus.scala:149:67
      inflightSrc <= 1'h0;	// playground/src/scala/bus/SimpleBus.scala:143:7, :156:36
    end
    else begin	// playground/src/scala/bus/SimpleBus.scala:143:7
      automatic logic _GEN;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      _GEN = inputArb_io_out_ready & _inputArb_io_out_valid;	// playground/src/scala/bus/SimpleBus.scala:152:25, :160:40, src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (_inputArb_io_out_ready_T) begin	// playground/src/scala/bus/SimpleBus.scala:159:47
        if (_GEN)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
          state <= _inputArb_io_out_bits_cmd ? 2'h2 : 2'h1;	// playground/src/scala/bus/SimpleBus.scala:149:67, :152:25, :176:37, :177:17, :178:44
      end
      else if ((state == 2'h1 | state == 2'h2) & io_out_resp_ready_0 & io_out_resp_valid)	// playground/src/scala/bus/SimpleBus.scala:149:67, :166:15, :171:17, :185:30, :186:15, :191:30, :192:15, src/main/scala/chisel3/util/Decoupled.scala:51:35
        state <= 2'h0;	// playground/src/scala/bus/SimpleBus.scala:149:67
      if (_inputArb_io_out_ready_T & _GEN)	// playground/src/scala/bus/SimpleBus.scala:156:36, :159:47, :171:17, :173:26, :174:21, src/main/scala/chisel3/util/Decoupled.scala:51:35
        inflightSrc <= _inputArb_io_chosen;	// playground/src/scala/bus/SimpleBus.scala:152:25, :156:36
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/scala/bus/SimpleBus.scala:143:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/scala/bus/SimpleBus.scala:143:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/scala/bus/SimpleBus.scala:143:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/scala/bus/SimpleBus.scala:143:7
      automatic logic [31:0] _RANDOM[0:0];	// playground/src/scala/bus/SimpleBus.scala:143:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/scala/bus/SimpleBus.scala:143:7
        `INIT_RANDOM_PROLOG_	// playground/src/scala/bus/SimpleBus.scala:143:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/scala/bus/SimpleBus.scala:143:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// playground/src/scala/bus/SimpleBus.scala:143:7
        state = _RANDOM[/*Zero width*/ 1'b0][1:0];	// playground/src/scala/bus/SimpleBus.scala:143:7, :149:67
        inflightSrc = _RANDOM[/*Zero width*/ 1'b0][2];	// playground/src/scala/bus/SimpleBus.scala:143:7, :149:67, :156:36
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/scala/bus/SimpleBus.scala:143:7
      `FIRRTL_AFTER_INITIAL	// playground/src/scala/bus/SimpleBus.scala:143:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  LockingArbiter inputArb (	// playground/src/scala/bus/SimpleBus.scala:152:25
    .io_in_0_ready      (io_in_0_req_ready),
    .io_in_0_valid      (io_in_0_req_valid),
    .io_in_0_bits_addr  (io_in_0_req_bits_addr),
    .io_in_0_bits_size  (io_in_0_req_bits_size),
    .io_in_0_bits_cmd   (io_in_0_req_bits_cmd),
    .io_in_0_bits_wmask (io_in_0_req_bits_wmask),
    .io_in_0_bits_wdata (io_in_0_req_bits_wdata),
    .io_in_1_ready      (io_in_1_req_ready),
    .io_in_1_valid      (io_in_1_req_valid),
    .io_in_1_bits_addr  (io_in_1_req_bits_addr),
    .io_in_1_bits_size  (io_in_1_req_bits_size),
    .io_in_1_bits_cmd   (io_in_1_req_bits_cmd),
    .io_in_1_bits_wmask (io_in_1_req_bits_wmask),
    .io_in_1_bits_wdata (io_in_1_req_bits_wdata),
    .io_out_ready       (inputArb_io_out_ready),	// playground/src/scala/bus/SimpleBus.scala:160:40
    .io_out_valid       (_inputArb_io_out_valid),
    .io_out_bits_addr   (io_out_req_bits_addr),
    .io_out_bits_size   (io_out_req_bits_size),
    .io_out_bits_cmd    (_inputArb_io_out_bits_cmd),
    .io_out_bits_wmask  (io_out_req_bits_wmask),
    .io_out_bits_wdata  (io_out_req_bits_wdata),
    .io_chosen          (_inputArb_io_chosen)
  );	// playground/src/scala/bus/SimpleBus.scala:152:25
  assign io_in_0_resp_valid = ~inflightSrc & io_out_resp_valid;	// playground/src/scala/bus/SimpleBus.scala:143:7, :156:36, :163:30, :166:15
  assign io_in_0_resp_bits_rdata = io_out_resp_bits_rdata;	// playground/src/scala/bus/SimpleBus.scala:143:7
  assign io_in_1_resp_valid = inflightSrc & io_out_resp_valid;	// playground/src/scala/bus/SimpleBus.scala:143:7, :156:36, :163:30, :166:15
  assign io_in_1_resp_bits_rdata = io_out_resp_bits_rdata;	// playground/src/scala/bus/SimpleBus.scala:143:7
  assign io_out_req_valid = _inputArb_io_out_valid & _inputArb_io_out_ready_T;	// playground/src/scala/bus/SimpleBus.scala:143:7, :152:25, :159:{37,47}
  assign io_out_req_bits_cmd = _inputArb_io_out_bits_cmd;	// playground/src/scala/bus/SimpleBus.scala:143:7, :152:25
  assign io_out_resp_ready = io_out_resp_ready_0;	// playground/src/scala/bus/SimpleBus.scala:143:7, :166:15
endmodule

module FakeCache(	// playground/src/scala/core/mem/FakeCache.scala:8:7
  input         clock,	// playground/src/scala/core/mem/FakeCache.scala:8:7
                reset,	// playground/src/scala/core/mem/FakeCache.scala:8:7
  output        io_in_req_ready,	// playground/src/scala/core/mem/FakeCache.scala:9:14
  input         io_in_req_valid,	// playground/src/scala/core/mem/FakeCache.scala:9:14
  input  [31:0] io_in_req_bits_addr,	// playground/src/scala/core/mem/FakeCache.scala:9:14
  input  [1:0]  io_in_req_bits_size,	// playground/src/scala/core/mem/FakeCache.scala:9:14
  input         io_in_req_bits_cmd,	// playground/src/scala/core/mem/FakeCache.scala:9:14
  input  [7:0]  io_in_req_bits_wmask,	// playground/src/scala/core/mem/FakeCache.scala:9:14
  input  [63:0] io_in_req_bits_wdata,	// playground/src/scala/core/mem/FakeCache.scala:9:14
  input         io_in_resp_ready,	// playground/src/scala/core/mem/FakeCache.scala:9:14
  output        io_in_resp_valid,	// playground/src/scala/core/mem/FakeCache.scala:9:14
  output [63:0] io_in_resp_bits_rdata,	// playground/src/scala/core/mem/FakeCache.scala:9:14
  input         io_out_req_ready,	// playground/src/scala/core/mem/FakeCache.scala:9:14
  output        io_out_req_valid,	// playground/src/scala/core/mem/FakeCache.scala:9:14
  output [31:0] io_out_req_bits_addr,	// playground/src/scala/core/mem/FakeCache.scala:9:14
  output [1:0]  io_out_req_bits_size,	// playground/src/scala/core/mem/FakeCache.scala:9:14
  output        io_out_req_bits_cmd,	// playground/src/scala/core/mem/FakeCache.scala:9:14
  output [7:0]  io_out_req_bits_wmask,	// playground/src/scala/core/mem/FakeCache.scala:9:14
  output [63:0] io_out_req_bits_wdata,	// playground/src/scala/core/mem/FakeCache.scala:9:14
  output        io_out_resp_ready,	// playground/src/scala/core/mem/FakeCache.scala:9:14
  input         io_out_resp_valid,	// playground/src/scala/core/mem/FakeCache.scala:9:14
  input  [63:0] io_out_resp_bits_rdata,	// playground/src/scala/core/mem/FakeCache.scala:9:14
  input         io_flush	// playground/src/scala/core/mem/FakeCache.scala:9:14
);

  reg  [1:0]  state;	// playground/src/scala/core/mem/FakeCache.scala:13:22
  reg         needFlush;	// playground/src/scala/utils/StopWatch.scala:7:20
  wire        io_in_req_ready_0 = state == 2'h0;	// playground/src/scala/core/mem/FakeCache.scala:13:22, :17:28
  reg  [31:0] ReqAddr;	// playground/src/scala/core/mem/FakeCache.scala:19:26
  wire        io_out_req_valid_0 = state == 2'h1;	// playground/src/scala/core/mem/FakeCache.scala:13:22, :20:34
  reg  [1:0]  io_out_req_bits_size_r;	// playground/src/scala/core/mem/FakeCache.scala:22:37
  reg         io_out_req_bits_cmd_r;	// playground/src/scala/core/mem/FakeCache.scala:23:37
  reg  [14:0] io_out_req_bits_wmask_r;	// playground/src/scala/core/mem/FakeCache.scala:24:37
  reg  [63:0] io_out_req_bits_wdata_r;	// playground/src/scala/core/mem/FakeCache.scala:25:37
  reg  [63:0] RespRdata;	// playground/src/scala/core/mem/FakeCache.scala:27:28
  wire        io_out_resp_ready_0 = state == 2'h2;	// playground/src/scala/core/mem/FakeCache.scala:13:22, :28:30
  wire        io_in_resp_valid_0 = (&state) & ~needFlush | io_flush;	// playground/src/scala/core/mem/FakeCache.scala:13:22, :30:{35,52,55,66}, playground/src/scala/utils/StopWatch.scala:7:20
  always @(posedge clock) begin	// playground/src/scala/core/mem/FakeCache.scala:8:7
    automatic logic _io_out_req_bits_wdata_T_2;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    automatic logic _RespRdata_T;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    _io_out_req_bits_wdata_T_2 = io_in_req_ready_0 & io_in_req_valid;	// playground/src/scala/core/mem/FakeCache.scala:17:28, src/main/scala/chisel3/util/Decoupled.scala:51:35
    _RespRdata_T = io_out_resp_ready_0 & io_out_resp_valid;	// playground/src/scala/core/mem/FakeCache.scala:28:30, src/main/scala/chisel3/util/Decoupled.scala:51:35
    if (reset) begin	// playground/src/scala/core/mem/FakeCache.scala:8:7
      state <= 2'h0;	// playground/src/scala/core/mem/FakeCache.scala:13:22
      needFlush <= 1'h0;	// playground/src/scala/utils/StopWatch.scala:7:20
    end
    else begin	// playground/src/scala/core/mem/FakeCache.scala:8:7
      automatic logic [3:0][1:0] _GEN;	// playground/src/scala/core/mem/FakeCache.scala:17:28, :20:34, :28:30, :35:17, :37:28, :43:29, :49:30
      _GEN =
        {{(&state) & (io_in_resp_ready & io_in_resp_valid_0 | needFlush) ? 2'h0 : state},
         {_RespRdata_T ? 2'h3 : state},
         {io_out_req_ready & io_out_req_valid_0 ? 2'h2 : state},
         {_io_out_req_bits_wdata_T_2 ? 2'h1 : state}};	// playground/src/scala/core/mem/FakeCache.scala:13:22, :17:28, :20:34, :28:30, :30:{35,66}, :35:17, :37:28, :38:15, :43:29, :44:15, :49:30, :50:15, :55:{28,42}, :56:15, playground/src/scala/utils/StopWatch.scala:7:20, src/main/scala/chisel3/util/Decoupled.scala:51:35
      state <= _GEN[state];	// playground/src/scala/core/mem/FakeCache.scala:13:22, :17:28, :20:34, :28:30, :35:17, :37:28, :43:29, :49:30
      needFlush <= ~(_io_out_req_bits_wdata_T_2 & ~io_flush) & (io_flush | needFlush);	// playground/src/scala/core/mem/FakeCache.scala:15:{54,57}, playground/src/scala/utils/StopWatch.scala:7:20, :16:19, :17:11, :19:18, :20:11, src/main/scala/chisel3/util/Decoupled.scala:51:35
    end
    if (_io_out_req_bits_wdata_T_2) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      ReqAddr <= io_in_req_bits_addr;	// playground/src/scala/core/mem/FakeCache.scala:19:26
      io_out_req_bits_size_r <= io_in_req_bits_size;	// playground/src/scala/core/mem/FakeCache.scala:22:37
      io_out_req_bits_cmd_r <= io_in_req_bits_cmd;	// playground/src/scala/core/mem/FakeCache.scala:23:37
      io_out_req_bits_wmask_r <= {7'h0, io_in_req_bits_wmask} << io_in_req_bits_addr[2:0];	// playground/src/scala/core/mem/FakeCache.scala:24:{37,59,81}
      io_out_req_bits_wdata_r <= {2{io_in_req_bits_wdata[31:0]}};	// playground/src/scala/core/mem/FakeCache.scala:25:{37,42,66}
    end
    if (_RespRdata_T)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      RespRdata <= io_out_resp_bits_rdata;	// playground/src/scala/core/mem/FakeCache.scala:27:28
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/scala/core/mem/FakeCache.scala:8:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/scala/core/mem/FakeCache.scala:8:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/scala/core/mem/FakeCache.scala:8:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/scala/core/mem/FakeCache.scala:8:7
      automatic logic [31:0] _RANDOM[0:5];	// playground/src/scala/core/mem/FakeCache.scala:8:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/scala/core/mem/FakeCache.scala:8:7
        `INIT_RANDOM_PROLOG_	// playground/src/scala/core/mem/FakeCache.scala:8:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/scala/core/mem/FakeCache.scala:8:7
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/scala/core/mem/FakeCache.scala:8:7
        end	// playground/src/scala/core/mem/FakeCache.scala:8:7
        state = _RANDOM[3'h0][1:0];	// playground/src/scala/core/mem/FakeCache.scala:8:7, :13:22
        needFlush = _RANDOM[3'h0][2];	// playground/src/scala/core/mem/FakeCache.scala:8:7, :13:22, playground/src/scala/utils/StopWatch.scala:7:20
        ReqAddr = {_RANDOM[3'h0][31:3], _RANDOM[3'h1][2:0]};	// playground/src/scala/core/mem/FakeCache.scala:8:7, :13:22, :19:26
        io_out_req_bits_size_r = _RANDOM[3'h1][4:3];	// playground/src/scala/core/mem/FakeCache.scala:8:7, :19:26, :22:37
        io_out_req_bits_cmd_r = _RANDOM[3'h1][5];	// playground/src/scala/core/mem/FakeCache.scala:8:7, :19:26, :23:37
        io_out_req_bits_wmask_r = _RANDOM[3'h1][20:6];	// playground/src/scala/core/mem/FakeCache.scala:8:7, :19:26, :24:37
        io_out_req_bits_wdata_r =
          {_RANDOM[3'h1][31:21], _RANDOM[3'h2], _RANDOM[3'h3][20:0]};	// playground/src/scala/core/mem/FakeCache.scala:8:7, :19:26, :25:37
        RespRdata = {_RANDOM[3'h3][31:21], _RANDOM[3'h4], _RANDOM[3'h5][20:0]};	// playground/src/scala/core/mem/FakeCache.scala:8:7, :25:37, :27:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/scala/core/mem/FakeCache.scala:8:7
      `FIRRTL_AFTER_INITIAL	// playground/src/scala/core/mem/FakeCache.scala:8:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_req_ready = io_in_req_ready_0;	// playground/src/scala/core/mem/FakeCache.scala:8:7, :17:28
  assign io_in_resp_valid = io_in_resp_valid_0;	// playground/src/scala/core/mem/FakeCache.scala:8:7, :30:66
  assign io_in_resp_bits_rdata = {32'h0, ReqAddr[2] ? RespRdata[63:32] : RespRdata[31:0]};	// playground/src/scala/core/mem/FakeCache.scala:8:7, :19:26, :27:28, :31:{25,31,39,53,72}
  assign io_out_req_valid = io_out_req_valid_0;	// playground/src/scala/core/mem/FakeCache.scala:8:7, :20:34
  assign io_out_req_bits_addr = ReqAddr;	// playground/src/scala/core/mem/FakeCache.scala:8:7, :19:26
  assign io_out_req_bits_size = io_out_req_bits_size_r;	// playground/src/scala/core/mem/FakeCache.scala:8:7, :22:37
  assign io_out_req_bits_cmd = io_out_req_bits_cmd_r;	// playground/src/scala/core/mem/FakeCache.scala:8:7, :23:37
  assign io_out_req_bits_wmask = io_out_req_bits_wmask_r[7:0];	// playground/src/scala/core/mem/FakeCache.scala:8:7, :24:{25,37}
  assign io_out_req_bits_wdata = io_out_req_bits_wdata_r;	// playground/src/scala/core/mem/FakeCache.scala:8:7, :25:37
  assign io_out_resp_ready = io_out_resp_ready_0;	// playground/src/scala/core/mem/FakeCache.scala:8:7, :28:30
endmodule

module Tile(	// playground/src/scala/core/Tile.scala:13:7
  input         clock,	// playground/src/scala/core/Tile.scala:13:7
                reset,	// playground/src/scala/core/Tile.scala:13:7
                io_bus_req_ready,	// playground/src/scala/core/Tile.scala:14:14
  output        io_bus_req_valid,	// playground/src/scala/core/Tile.scala:14:14
  output [31:0] io_bus_req_bits_addr,	// playground/src/scala/core/Tile.scala:14:14
  output [1:0]  io_bus_req_bits_size,	// playground/src/scala/core/Tile.scala:14:14
  output        io_bus_req_bits_cmd,	// playground/src/scala/core/Tile.scala:14:14
  output [7:0]  io_bus_req_bits_wmask,	// playground/src/scala/core/Tile.scala:14:14
  output [63:0] io_bus_req_bits_wdata,	// playground/src/scala/core/Tile.scala:14:14
  output        io_bus_resp_ready,	// playground/src/scala/core/Tile.scala:14:14
  input         io_bus_resp_valid,	// playground/src/scala/core/Tile.scala:14:14
  input  [63:0] io_bus_resp_bits_rdata,	// playground/src/scala/core/Tile.scala:14:14
  output        io_debug_trap_bore,	// playground/src/scala/top/Ysyx.scala:56:44
  output [31:0] io_debug_trapCode_bore,	// playground/src/scala/top/Ysyx.scala:57:44
  output        io_debug_commit_valid_bore,	// playground/src/scala/top/Ysyx.scala:58:44
  output [31:0] io_debug_commit_pc_bore,	// playground/src/scala/top/Ysyx.scala:59:44
                io_debug_commit_instr_bore	// playground/src/scala/top/Ysyx.scala:60:44
);

  wire        _FakeDCache_io_in_req_ready;	// playground/src/scala/core/Tile.scala:41:28
  wire        _FakeDCache_io_in_resp_valid;	// playground/src/scala/core/Tile.scala:41:28
  wire [63:0] _FakeDCache_io_in_resp_bits_rdata;	// playground/src/scala/core/Tile.scala:41:28
  wire        _FakeDCache_io_out_req_valid;	// playground/src/scala/core/Tile.scala:41:28
  wire [31:0] _FakeDCache_io_out_req_bits_addr;	// playground/src/scala/core/Tile.scala:41:28
  wire [1:0]  _FakeDCache_io_out_req_bits_size;	// playground/src/scala/core/Tile.scala:41:28
  wire        _FakeDCache_io_out_req_bits_cmd;	// playground/src/scala/core/Tile.scala:41:28
  wire [7:0]  _FakeDCache_io_out_req_bits_wmask;	// playground/src/scala/core/Tile.scala:41:28
  wire [63:0] _FakeDCache_io_out_req_bits_wdata;	// playground/src/scala/core/Tile.scala:41:28
  wire        _FakeDCache_io_out_resp_ready;	// playground/src/scala/core/Tile.scala:41:28
  wire        _FakeICache_io_in_req_ready;	// playground/src/scala/core/Tile.scala:28:28
  wire        _FakeICache_io_in_resp_valid;	// playground/src/scala/core/Tile.scala:28:28
  wire [63:0] _FakeICache_io_in_resp_bits_rdata;	// playground/src/scala/core/Tile.scala:28:28
  wire        _FakeICache_io_out_req_valid;	// playground/src/scala/core/Tile.scala:28:28
  wire [31:0] _FakeICache_io_out_req_bits_addr;	// playground/src/scala/core/Tile.scala:28:28
  wire [1:0]  _FakeICache_io_out_req_bits_size;	// playground/src/scala/core/Tile.scala:28:28
  wire        _FakeICache_io_out_req_bits_cmd;	// playground/src/scala/core/Tile.scala:28:28
  wire [7:0]  _FakeICache_io_out_req_bits_wmask;	// playground/src/scala/core/Tile.scala:28:28
  wire [63:0] _FakeICache_io_out_req_bits_wdata;	// playground/src/scala/core/Tile.scala:28:28
  wire        _FakeICache_io_out_resp_ready;	// playground/src/scala/core/Tile.scala:28:28
  wire        _Arb_io_in_0_req_ready;	// playground/src/scala/core/Tile.scala:19:27
  wire        _Arb_io_in_0_resp_valid;	// playground/src/scala/core/Tile.scala:19:27
  wire [63:0] _Arb_io_in_0_resp_bits_rdata;	// playground/src/scala/core/Tile.scala:19:27
  wire        _Arb_io_in_1_req_ready;	// playground/src/scala/core/Tile.scala:19:27
  wire        _Arb_io_in_1_resp_valid;	// playground/src/scala/core/Tile.scala:19:27
  wire [63:0] _Arb_io_in_1_resp_bits_rdata;	// playground/src/scala/core/Tile.scala:19:27
  wire        _Core_io_imem_req_valid;	// playground/src/scala/core/Tile.scala:18:27
  wire [31:0] _Core_io_imem_req_bits_addr;	// playground/src/scala/core/Tile.scala:18:27
  wire        _Core_io_imem_resp_ready;	// playground/src/scala/core/Tile.scala:18:27
  wire        _Core_io_dmem_req_valid;	// playground/src/scala/core/Tile.scala:18:27
  wire [31:0] _Core_io_dmem_req_bits_addr;	// playground/src/scala/core/Tile.scala:18:27
  wire [1:0]  _Core_io_dmem_req_bits_size;	// playground/src/scala/core/Tile.scala:18:27
  wire        _Core_io_dmem_req_bits_cmd;	// playground/src/scala/core/Tile.scala:18:27
  wire [3:0]  _Core_io_dmem_req_bits_wmask;	// playground/src/scala/core/Tile.scala:18:27
  wire [31:0] _Core_io_dmem_req_bits_wdata;	// playground/src/scala/core/Tile.scala:18:27
  wire        _Core_io_dmem_resp_ready;	// playground/src/scala/core/Tile.scala:18:27
  wire        _Core_io_iflush;	// playground/src/scala/core/Tile.scala:18:27
  Core Core (	// playground/src/scala/core/Tile.scala:18:27
    .clock                      (clock),
    .reset                      (reset),
    .io_imem_req_ready          (_FakeICache_io_in_req_ready),	// playground/src/scala/core/Tile.scala:28:28
    .io_imem_req_valid          (_Core_io_imem_req_valid),
    .io_imem_req_bits_addr      (_Core_io_imem_req_bits_addr),
    .io_imem_resp_ready         (_Core_io_imem_resp_ready),
    .io_imem_resp_valid         (_FakeICache_io_in_resp_valid),	// playground/src/scala/core/Tile.scala:28:28
    .io_imem_resp_bits_rdata    (_FakeICache_io_in_resp_bits_rdata[31:0]),	// playground/src/scala/core/Tile.scala:28:28, :29:22
    .io_dmem_req_ready          (_FakeDCache_io_in_req_ready),	// playground/src/scala/core/Tile.scala:41:28
    .io_dmem_req_valid          (_Core_io_dmem_req_valid),
    .io_dmem_req_bits_addr      (_Core_io_dmem_req_bits_addr),
    .io_dmem_req_bits_size      (_Core_io_dmem_req_bits_size),
    .io_dmem_req_bits_cmd       (_Core_io_dmem_req_bits_cmd),
    .io_dmem_req_bits_wmask     (_Core_io_dmem_req_bits_wmask),
    .io_dmem_req_bits_wdata     (_Core_io_dmem_req_bits_wdata),
    .io_dmem_resp_ready         (_Core_io_dmem_resp_ready),
    .io_dmem_resp_valid         (_FakeDCache_io_in_resp_valid),	// playground/src/scala/core/Tile.scala:41:28
    .io_dmem_resp_bits_rdata    (_FakeDCache_io_in_resp_bits_rdata[31:0]),	// playground/src/scala/core/Tile.scala:41:28, :42:22
    .io_iflush                  (_Core_io_iflush),
    .io_debug_trap_bore         (io_debug_trap_bore),
    .io_debug_trapCode_bore     (io_debug_trapCode_bore),
    .io_debug_commit_valid_bore (io_debug_commit_valid_bore),
    .io_debug_commit_pc_bore    (io_debug_commit_pc_bore),
    .io_debug_commit_instr_bore (io_debug_commit_instr_bore)
  );	// playground/src/scala/core/Tile.scala:18:27
  SimpleBusArbiter Arb (	// playground/src/scala/core/Tile.scala:19:27
    .clock                   (clock),
    .reset                   (reset),
    .io_in_0_req_ready       (_Arb_io_in_0_req_ready),
    .io_in_0_req_valid       (_FakeICache_io_out_req_valid),	// playground/src/scala/core/Tile.scala:28:28
    .io_in_0_req_bits_addr   (_FakeICache_io_out_req_bits_addr),	// playground/src/scala/core/Tile.scala:28:28
    .io_in_0_req_bits_size   (_FakeICache_io_out_req_bits_size),	// playground/src/scala/core/Tile.scala:28:28
    .io_in_0_req_bits_cmd    (_FakeICache_io_out_req_bits_cmd),	// playground/src/scala/core/Tile.scala:28:28
    .io_in_0_req_bits_wmask  (_FakeICache_io_out_req_bits_wmask),	// playground/src/scala/core/Tile.scala:28:28
    .io_in_0_req_bits_wdata  (_FakeICache_io_out_req_bits_wdata),	// playground/src/scala/core/Tile.scala:28:28
    .io_in_0_resp_ready      (_FakeICache_io_out_resp_ready),	// playground/src/scala/core/Tile.scala:28:28
    .io_in_0_resp_valid      (_Arb_io_in_0_resp_valid),
    .io_in_0_resp_bits_rdata (_Arb_io_in_0_resp_bits_rdata),
    .io_in_1_req_ready       (_Arb_io_in_1_req_ready),
    .io_in_1_req_valid       (_FakeDCache_io_out_req_valid),	// playground/src/scala/core/Tile.scala:41:28
    .io_in_1_req_bits_addr   (_FakeDCache_io_out_req_bits_addr),	// playground/src/scala/core/Tile.scala:41:28
    .io_in_1_req_bits_size   (_FakeDCache_io_out_req_bits_size),	// playground/src/scala/core/Tile.scala:41:28
    .io_in_1_req_bits_cmd    (_FakeDCache_io_out_req_bits_cmd),	// playground/src/scala/core/Tile.scala:41:28
    .io_in_1_req_bits_wmask  (_FakeDCache_io_out_req_bits_wmask),	// playground/src/scala/core/Tile.scala:41:28
    .io_in_1_req_bits_wdata  (_FakeDCache_io_out_req_bits_wdata),	// playground/src/scala/core/Tile.scala:41:28
    .io_in_1_resp_ready      (_FakeDCache_io_out_resp_ready),	// playground/src/scala/core/Tile.scala:41:28
    .io_in_1_resp_valid      (_Arb_io_in_1_resp_valid),
    .io_in_1_resp_bits_rdata (_Arb_io_in_1_resp_bits_rdata),
    .io_out_req_ready        (io_bus_req_ready),
    .io_out_req_valid        (io_bus_req_valid),
    .io_out_req_bits_addr    (io_bus_req_bits_addr),
    .io_out_req_bits_size    (io_bus_req_bits_size),
    .io_out_req_bits_cmd     (io_bus_req_bits_cmd),
    .io_out_req_bits_wmask   (io_bus_req_bits_wmask),
    .io_out_req_bits_wdata   (io_bus_req_bits_wdata),
    .io_out_resp_ready       (io_bus_resp_ready),
    .io_out_resp_valid       (io_bus_resp_valid),
    .io_out_resp_bits_rdata  (io_bus_resp_bits_rdata)
  );	// playground/src/scala/core/Tile.scala:19:27
  FakeCache FakeICache (	// playground/src/scala/core/Tile.scala:28:28
    .clock                  (clock),
    .reset                  (reset),
    .io_in_req_ready        (_FakeICache_io_in_req_ready),
    .io_in_req_valid        (_Core_io_imem_req_valid),	// playground/src/scala/core/Tile.scala:18:27
    .io_in_req_bits_addr    (_Core_io_imem_req_bits_addr),	// playground/src/scala/core/Tile.scala:18:27
    .io_in_req_bits_size    (2'h2),	// playground/src/scala/core/Tile.scala:18:27, :28:28
    .io_in_req_bits_cmd     (1'h0),
    .io_in_req_bits_wmask   (8'h0),	// playground/src/scala/core/Tile.scala:28:28
    .io_in_req_bits_wdata   (64'h0),	// playground/src/scala/core/Tile.scala:28:28, :41:28
    .io_in_resp_ready       (_Core_io_imem_resp_ready),	// playground/src/scala/core/Tile.scala:18:27
    .io_in_resp_valid       (_FakeICache_io_in_resp_valid),
    .io_in_resp_bits_rdata  (_FakeICache_io_in_resp_bits_rdata),
    .io_out_req_ready       (_Arb_io_in_0_req_ready),	// playground/src/scala/core/Tile.scala:19:27
    .io_out_req_valid       (_FakeICache_io_out_req_valid),
    .io_out_req_bits_addr   (_FakeICache_io_out_req_bits_addr),
    .io_out_req_bits_size   (_FakeICache_io_out_req_bits_size),
    .io_out_req_bits_cmd    (_FakeICache_io_out_req_bits_cmd),
    .io_out_req_bits_wmask  (_FakeICache_io_out_req_bits_wmask),
    .io_out_req_bits_wdata  (_FakeICache_io_out_req_bits_wdata),
    .io_out_resp_ready      (_FakeICache_io_out_resp_ready),
    .io_out_resp_valid      (_Arb_io_in_0_resp_valid),	// playground/src/scala/core/Tile.scala:19:27
    .io_out_resp_bits_rdata (_Arb_io_in_0_resp_bits_rdata),	// playground/src/scala/core/Tile.scala:19:27
    .io_flush               (_Core_io_iflush)	// playground/src/scala/core/Tile.scala:18:27
  );	// playground/src/scala/core/Tile.scala:28:28
  FakeCache FakeDCache (	// playground/src/scala/core/Tile.scala:41:28
    .clock                  (clock),
    .reset                  (reset),
    .io_in_req_ready        (_FakeDCache_io_in_req_ready),
    .io_in_req_valid        (_Core_io_dmem_req_valid),	// playground/src/scala/core/Tile.scala:18:27
    .io_in_req_bits_addr    (_Core_io_dmem_req_bits_addr),	// playground/src/scala/core/Tile.scala:18:27
    .io_in_req_bits_size    (_Core_io_dmem_req_bits_size),	// playground/src/scala/core/Tile.scala:18:27
    .io_in_req_bits_cmd     (_Core_io_dmem_req_bits_cmd),	// playground/src/scala/core/Tile.scala:18:27
    .io_in_req_bits_wmask   ({4'h0, _Core_io_dmem_req_bits_wmask}),	// playground/src/scala/core/Tile.scala:18:27, :42:22
    .io_in_req_bits_wdata   ({32'h0, _Core_io_dmem_req_bits_wdata}),	// playground/src/scala/core/Tile.scala:18:27, :42:22
    .io_in_resp_ready       (_Core_io_dmem_resp_ready),	// playground/src/scala/core/Tile.scala:18:27
    .io_in_resp_valid       (_FakeDCache_io_in_resp_valid),
    .io_in_resp_bits_rdata  (_FakeDCache_io_in_resp_bits_rdata),
    .io_out_req_ready       (_Arb_io_in_1_req_ready),	// playground/src/scala/core/Tile.scala:19:27
    .io_out_req_valid       (_FakeDCache_io_out_req_valid),
    .io_out_req_bits_addr   (_FakeDCache_io_out_req_bits_addr),
    .io_out_req_bits_size   (_FakeDCache_io_out_req_bits_size),
    .io_out_req_bits_cmd    (_FakeDCache_io_out_req_bits_cmd),
    .io_out_req_bits_wmask  (_FakeDCache_io_out_req_bits_wmask),
    .io_out_req_bits_wdata  (_FakeDCache_io_out_req_bits_wdata),
    .io_out_resp_ready      (_FakeDCache_io_out_resp_ready),
    .io_out_resp_valid      (_Arb_io_in_1_resp_valid),	// playground/src/scala/core/Tile.scala:19:27
    .io_out_resp_bits_rdata (_Arb_io_in_1_resp_bits_rdata),	// playground/src/scala/core/Tile.scala:19:27
    .io_flush               (1'h0)
  );	// playground/src/scala/core/Tile.scala:41:28
endmodule

module SimpleBusClint(	// playground/src/scala/device/SimpleBusClint.scala:8:7
  input         clock,	// playground/src/scala/device/SimpleBusClint.scala:8:7
                reset,	// playground/src/scala/device/SimpleBusClint.scala:8:7
  output        io_in_req_ready,	// playground/src/scala/device/SimpleBusSlave.scala:8:14
  input         io_in_req_valid,	// playground/src/scala/device/SimpleBusSlave.scala:8:14
  input  [31:0] io_in_req_bits_addr,	// playground/src/scala/device/SimpleBusSlave.scala:8:14
  input         io_in_req_bits_cmd,	// playground/src/scala/device/SimpleBusSlave.scala:8:14
                io_in_resp_ready,	// playground/src/scala/device/SimpleBusSlave.scala:8:14
  output        io_in_resp_valid,	// playground/src/scala/device/SimpleBusSlave.scala:8:14
  output [63:0] io_in_resp_bits_rdata	// playground/src/scala/device/SimpleBusSlave.scala:8:14
);

  reg         Busy;	// playground/src/scala/utils/StopWatch.scala:7:20
  wire        io_in_req_ready_0 = io_in_resp_ready | ~Busy;	// playground/src/scala/device/SimpleBusSlave.scala:19:{34,37}, playground/src/scala/utils/StopWatch.scala:7:20
  reg  [63:0] mtime;	// playground/src/scala/device/SimpleBusClint.scala:9:22
  always @(posedge clock) begin	// playground/src/scala/device/SimpleBusClint.scala:8:7
    if (reset) begin	// playground/src/scala/device/SimpleBusClint.scala:8:7
      Busy <= 1'h0;	// playground/src/scala/utils/StopWatch.scala:7:20
      mtime <= 64'h0;	// playground/src/scala/device/SimpleBusClint.scala:9:22
    end
    else begin	// playground/src/scala/device/SimpleBusClint.scala:8:7
      automatic logic _wen_T = io_in_req_ready_0 & io_in_req_valid;	// playground/src/scala/device/SimpleBusSlave.scala:19:34, src/main/scala/chisel3/util/Decoupled.scala:51:35
      Busy <=
        _wen_T & ~io_in_req_bits_cmd | _wen_T & io_in_req_bits_cmd
        | ~(io_in_resp_ready & Busy) & Busy;	// playground/src/scala/device/SimpleBusSlave.scala:13:32, :15:26, :16:26, :17:28, playground/src/scala/utils/StopWatch.scala:7:20, :9:18, :10:11, :12:19, :13:11, src/main/scala/chisel3/util/Decoupled.scala:51:35
      mtime <= mtime + 64'h1;	// playground/src/scala/device/SimpleBusClint.scala:9:22, :11:18
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/scala/device/SimpleBusClint.scala:8:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/scala/device/SimpleBusClint.scala:8:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/scala/device/SimpleBusClint.scala:8:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/scala/device/SimpleBusClint.scala:8:7
      automatic logic [31:0] _RANDOM[0:2];	// playground/src/scala/device/SimpleBusClint.scala:8:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/scala/device/SimpleBusClint.scala:8:7
        `INIT_RANDOM_PROLOG_	// playground/src/scala/device/SimpleBusClint.scala:8:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/scala/device/SimpleBusClint.scala:8:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/scala/device/SimpleBusClint.scala:8:7
        end	// playground/src/scala/device/SimpleBusClint.scala:8:7
        Busy = _RANDOM[2'h0][0];	// playground/src/scala/device/SimpleBusClint.scala:8:7, playground/src/scala/utils/StopWatch.scala:7:20
        mtime = {_RANDOM[2'h0][31:1], _RANDOM[2'h1], _RANDOM[2'h2][0]};	// playground/src/scala/device/SimpleBusClint.scala:8:7, :9:22, playground/src/scala/utils/StopWatch.scala:7:20
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/scala/device/SimpleBusClint.scala:8:7
      `FIRRTL_AFTER_INITIAL	// playground/src/scala/device/SimpleBusClint.scala:8:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_req_ready = io_in_req_ready_0;	// playground/src/scala/device/SimpleBusClint.scala:8:7, playground/src/scala/device/SimpleBusSlave.scala:19:34
  assign io_in_resp_valid = Busy;	// playground/src/scala/device/SimpleBusClint.scala:8:7, playground/src/scala/utils/StopWatch.scala:7:20
  assign io_in_resp_bits_rdata =
    {32'h0,
     io_in_req_bits_addr[2:0] == 3'h4
       ? mtime[63:32]
       : io_in_req_bits_addr[2:0] == 3'h0 ? mtime[31:0] : 32'h0};	// playground/src/scala/device/SimpleBusClint.scala:8:7, :9:22, :14:18, :15:18, :19:32, :21:22, playground/src/scala/utils/RegMap.scala:13:{10,16}
endmodule

// VCS coverage exclude_file
module mem_1048576x64(	// playground/src/scala/device/SimpleBusRam.scala:10:16
  input  [19:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [63:0] R0_data,
  input  [19:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [63:0] W0_data,
  input  [7:0]  W0_mask
);

  reg [63:0] Memory[0:948575];	// playground/src/scala/device/SimpleBusRam.scala:10:16
  always @(posedge W0_clk) begin	// playground/src/scala/device/SimpleBusRam.scala:10:16
    if (W0_en & W0_mask[0])	// playground/src/scala/device/SimpleBusRam.scala:10:16
      Memory[W0_addr][32'h0 +: 8] <= W0_data[7:0];	// playground/src/scala/device/SimpleBusRam.scala:10:16
    if (W0_en & W0_mask[1])	// playground/src/scala/device/SimpleBusRam.scala:10:16
      Memory[W0_addr][32'h8 +: 8] <= W0_data[15:8];	// playground/src/scala/device/SimpleBusRam.scala:10:16
    if (W0_en & W0_mask[2])	// playground/src/scala/device/SimpleBusRam.scala:10:16
      Memory[W0_addr][32'h10 +: 8] <= W0_data[23:16];	// playground/src/scala/device/SimpleBusRam.scala:10:16
    if (W0_en & W0_mask[3])	// playground/src/scala/device/SimpleBusRam.scala:10:16
      Memory[W0_addr][32'h18 +: 8] <= W0_data[31:24];	// playground/src/scala/device/SimpleBusRam.scala:10:16
    if (W0_en & W0_mask[4])	// playground/src/scala/device/SimpleBusRam.scala:10:16
      Memory[W0_addr][32'h20 +: 8] <= W0_data[39:32];	// playground/src/scala/device/SimpleBusRam.scala:10:16
    if (W0_en & W0_mask[5])	// playground/src/scala/device/SimpleBusRam.scala:10:16
      Memory[W0_addr][32'h28 +: 8] <= W0_data[47:40];	// playground/src/scala/device/SimpleBusRam.scala:10:16
    if (W0_en & W0_mask[6])	// playground/src/scala/device/SimpleBusRam.scala:10:16
      Memory[W0_addr][32'h30 +: 8] <= W0_data[55:48];	// playground/src/scala/device/SimpleBusRam.scala:10:16
    if (W0_en & W0_mask[7])	// playground/src/scala/device/SimpleBusRam.scala:10:16
      Memory[W0_addr][32'h38 +: 8] <= W0_data[63:56];	// playground/src/scala/device/SimpleBusRam.scala:10:16
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// playground/src/scala/device/SimpleBusRam.scala:10:16
    reg [63:0] _RANDOM_MEM;	// playground/src/scala/device/SimpleBusRam.scala:10:16
    initial begin	// playground/src/scala/device/SimpleBusRam.scala:10:16
      `INIT_RANDOM_PROLOG_	// playground/src/scala/device/SimpleBusRam.scala:10:16
      `ifdef RANDOMIZE_MEM_INIT	// playground/src/scala/device/SimpleBusRam.scala:10:16
        for (logic [20:0] i = 21'h0; i < 21'h100000; i += 21'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// playground/src/scala/device/SimpleBusRam.scala:10:16
          end
          Memory[i[19:0]] = _RANDOM_MEM;	// playground/src/scala/device/SimpleBusRam.scala:10:16
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 64'bx;	// playground/src/scala/device/SimpleBusRam.scala:10:16
endmodule

module SimpleBusMem(	// playground/src/scala/device/SimpleBusRam.scala:9:7
  input         clock,	// playground/src/scala/device/SimpleBusRam.scala:9:7
                reset,	// playground/src/scala/device/SimpleBusRam.scala:9:7
  output        io_in_req_ready,	// playground/src/scala/device/SimpleBusSlave.scala:8:14
  input         io_in_req_valid,	// playground/src/scala/device/SimpleBusSlave.scala:8:14
  input  [31:0] io_in_req_bits_addr,	// playground/src/scala/device/SimpleBusSlave.scala:8:14
  input         io_in_req_bits_cmd,	// playground/src/scala/device/SimpleBusSlave.scala:8:14
  input  [7:0]  io_in_req_bits_wmask,	// playground/src/scala/device/SimpleBusSlave.scala:8:14
  input  [63:0] io_in_req_bits_wdata,	// playground/src/scala/device/SimpleBusSlave.scala:8:14
  input         io_in_resp_ready,	// playground/src/scala/device/SimpleBusSlave.scala:8:14
  output        io_in_resp_valid,	// playground/src/scala/device/SimpleBusSlave.scala:8:14
  output [63:0] io_in_resp_bits_rdata	// playground/src/scala/device/SimpleBusSlave.scala:8:14
);

  wire        io_in_req_ready_0;	// playground/src/scala/device/SimpleBusSlave.scala:19:34
  wire [63:0] _mem_ext_R0_data;	// playground/src/scala/device/SimpleBusRam.scala:10:16
  wire        _wen_T = io_in_req_ready_0 & io_in_req_valid;	// playground/src/scala/device/SimpleBusSlave.scala:19:34, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        wen = _wen_T & io_in_req_bits_cmd;	// playground/src/scala/device/SimpleBusSlave.scala:16:26, src/main/scala/chisel3/util/Decoupled.scala:51:35
  reg         Busy;	// playground/src/scala/utils/StopWatch.scala:7:20
  assign io_in_req_ready_0 = io_in_resp_ready | ~Busy;	// playground/src/scala/device/SimpleBusSlave.scala:19:{34,37}, playground/src/scala/utils/StopWatch.scala:7:20
  reg  [63:0] io_in_resp_bits_rdata_r;	// playground/src/scala/device/SimpleBusRam.scala:13:34
  always @(posedge clock) begin	// playground/src/scala/device/SimpleBusRam.scala:9:7
    if (reset)	// playground/src/scala/device/SimpleBusRam.scala:9:7
      Busy <= 1'h0;	// playground/src/scala/utils/StopWatch.scala:7:20
    else	// playground/src/scala/device/SimpleBusRam.scala:9:7
      Busy <= _wen_T & ~io_in_req_bits_cmd | wen | ~(io_in_resp_ready & Busy) & Busy;	// playground/src/scala/device/SimpleBusSlave.scala:13:32, :15:26, :16:26, :17:28, playground/src/scala/utils/StopWatch.scala:7:20, :9:18, :10:11, :12:19, :13:11, src/main/scala/chisel3/util/Decoupled.scala:51:35
    if (io_in_req_bits_cmd) begin	// playground/src/scala/device/SimpleBusSlave.scala:8:14
    end
    else	// playground/src/scala/device/SimpleBusSlave.scala:8:14
      io_in_resp_bits_rdata_r <= _mem_ext_R0_data;	// playground/src/scala/device/SimpleBusRam.scala:10:16, :13:34
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/scala/device/SimpleBusRam.scala:9:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/scala/device/SimpleBusRam.scala:9:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/scala/device/SimpleBusRam.scala:9:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/scala/device/SimpleBusRam.scala:9:7
      automatic logic [31:0] _RANDOM[0:2];	// playground/src/scala/device/SimpleBusRam.scala:9:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/scala/device/SimpleBusRam.scala:9:7
        `INIT_RANDOM_PROLOG_	// playground/src/scala/device/SimpleBusRam.scala:9:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/scala/device/SimpleBusRam.scala:9:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/scala/device/SimpleBusRam.scala:9:7
        end	// playground/src/scala/device/SimpleBusRam.scala:9:7
        Busy = _RANDOM[2'h0][0];	// playground/src/scala/device/SimpleBusRam.scala:9:7, playground/src/scala/utils/StopWatch.scala:7:20
        io_in_resp_bits_rdata_r = {_RANDOM[2'h0][31:1], _RANDOM[2'h1], _RANDOM[2'h2][0]};	// playground/src/scala/device/SimpleBusRam.scala:9:7, :13:34, playground/src/scala/utils/StopWatch.scala:7:20
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/scala/device/SimpleBusRam.scala:9:7
      `FIRRTL_AFTER_INITIAL	// playground/src/scala/device/SimpleBusRam.scala:9:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_1048576x64 mem_ext (	// playground/src/scala/device/SimpleBusRam.scala:10:16
    .R0_addr (io_in_req_bits_addr[22:3]),	// playground/src/scala/device/SimpleBusRam.scala:13:47
    .R0_en   (1'h1),	// playground/src/scala/device/SimpleBusRam.scala:9:7
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_in_req_bits_addr[22:3]),	// playground/src/scala/device/SimpleBusRam.scala:17:{14,35}
    .W0_en   (wen),	// playground/src/scala/device/SimpleBusSlave.scala:16:26
    .W0_clk  (clock),
    .W0_data (io_in_req_bits_wdata),
    .W0_mask (io_in_req_bits_wmask)
  );	// playground/src/scala/device/SimpleBusRam.scala:10:16
  assign io_in_req_ready = io_in_req_ready_0;	// playground/src/scala/device/SimpleBusRam.scala:9:7, playground/src/scala/device/SimpleBusSlave.scala:19:34
  assign io_in_resp_valid = Busy;	// playground/src/scala/device/SimpleBusRam.scala:9:7, playground/src/scala/utils/StopWatch.scala:7:20
  assign io_in_resp_bits_rdata = io_in_resp_bits_rdata_r;	// playground/src/scala/device/SimpleBusRam.scala:9:7, :13:34
endmodule

module SimpleBusUart(	// playground/src/scala/device/SimpleBusUart.scala:8:7
  input         clock,	// playground/src/scala/device/SimpleBusUart.scala:8:7
                reset,	// playground/src/scala/device/SimpleBusUart.scala:8:7
  output        io_in_req_ready,	// playground/src/scala/device/SimpleBusSlave.scala:8:14
  input         io_in_req_valid,	// playground/src/scala/device/SimpleBusSlave.scala:8:14
                io_in_req_bits_cmd,	// playground/src/scala/device/SimpleBusSlave.scala:8:14
  input  [63:0] io_in_req_bits_wdata,	// playground/src/scala/device/SimpleBusSlave.scala:8:14
  input         io_in_resp_ready,	// playground/src/scala/device/SimpleBusSlave.scala:8:14
  output        io_in_resp_valid	// playground/src/scala/device/SimpleBusSlave.scala:8:14
);

  wire io_in_req_ready_0;	// playground/src/scala/device/SimpleBusSlave.scala:19:34
  wire _wen_T = io_in_req_ready_0 & io_in_req_valid;	// playground/src/scala/device/SimpleBusSlave.scala:19:34, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire wen = _wen_T & io_in_req_bits_cmd;	// playground/src/scala/device/SimpleBusSlave.scala:16:26, src/main/scala/chisel3/util/Decoupled.scala:51:35
  reg  Busy;	// playground/src/scala/utils/StopWatch.scala:7:20
  assign io_in_req_ready_0 = io_in_resp_ready | ~Busy;	// playground/src/scala/device/SimpleBusSlave.scala:19:{34,37}, playground/src/scala/utils/StopWatch.scala:7:20
  `ifndef SYNTHESIS	// playground/src/scala/device/SimpleBusUart.scala:12:11
    always @(posedge clock) begin	// playground/src/scala/device/SimpleBusUart.scala:12:11
      if ((`PRINTF_COND_) & wen & ~reset)	// playground/src/scala/device/SimpleBusSlave.scala:16:26, playground/src/scala/device/SimpleBusUart.scala:12:11
        $fwrite(32'h80000002, "%c", io_in_req_bits_wdata[7:0]);	// playground/src/scala/device/SimpleBusUart.scala:9:31, :12:11
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// playground/src/scala/device/SimpleBusUart.scala:8:7
    if (reset)	// playground/src/scala/device/SimpleBusUart.scala:8:7
      Busy <= 1'h0;	// playground/src/scala/device/SimpleBusUart.scala:8:7, playground/src/scala/utils/StopWatch.scala:7:20
    else	// playground/src/scala/device/SimpleBusUart.scala:8:7
      Busy <= _wen_T & ~io_in_req_bits_cmd | wen | ~(io_in_resp_ready & Busy) & Busy;	// playground/src/scala/device/SimpleBusSlave.scala:13:32, :15:26, :16:26, :17:28, playground/src/scala/utils/StopWatch.scala:7:20, :9:18, :10:11, :12:19, :13:11, src/main/scala/chisel3/util/Decoupled.scala:51:35
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/scala/device/SimpleBusUart.scala:8:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/scala/device/SimpleBusUart.scala:8:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/scala/device/SimpleBusUart.scala:8:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/scala/device/SimpleBusUart.scala:8:7
      automatic logic [31:0] _RANDOM[0:0];	// playground/src/scala/device/SimpleBusUart.scala:8:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/scala/device/SimpleBusUart.scala:8:7
        `INIT_RANDOM_PROLOG_	// playground/src/scala/device/SimpleBusUart.scala:8:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/scala/device/SimpleBusUart.scala:8:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// playground/src/scala/device/SimpleBusUart.scala:8:7
        Busy = _RANDOM[/*Zero width*/ 1'b0][0];	// playground/src/scala/device/SimpleBusUart.scala:8:7, playground/src/scala/utils/StopWatch.scala:7:20
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/scala/device/SimpleBusUart.scala:8:7
      `FIRRTL_AFTER_INITIAL	// playground/src/scala/device/SimpleBusUart.scala:8:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_req_ready = io_in_req_ready_0;	// playground/src/scala/device/SimpleBusSlave.scala:19:34, playground/src/scala/device/SimpleBusUart.scala:8:7
  assign io_in_resp_valid = Busy;	// playground/src/scala/device/SimpleBusUart.scala:8:7, playground/src/scala/utils/StopWatch.scala:7:20
endmodule

module SimpleBusCrossbar(	// playground/src/scala/bus/SimpleBus.scala:198:7
  input         clock,	// playground/src/scala/bus/SimpleBus.scala:198:7
                reset,	// playground/src/scala/bus/SimpleBus.scala:198:7
  output        io_in_req_ready,	// playground/src/scala/bus/SimpleBus.scala:199:14
  input         io_in_req_valid,	// playground/src/scala/bus/SimpleBus.scala:199:14
  input  [31:0] io_in_req_bits_addr,	// playground/src/scala/bus/SimpleBus.scala:199:14
  input  [1:0]  io_in_req_bits_size,	// playground/src/scala/bus/SimpleBus.scala:199:14
  input         io_in_req_bits_cmd,	// playground/src/scala/bus/SimpleBus.scala:199:14
  input  [7:0]  io_in_req_bits_wmask,	// playground/src/scala/bus/SimpleBus.scala:199:14
  input  [63:0] io_in_req_bits_wdata,	// playground/src/scala/bus/SimpleBus.scala:199:14
  input         io_in_resp_ready,	// playground/src/scala/bus/SimpleBus.scala:199:14
  output        io_in_resp_valid,	// playground/src/scala/bus/SimpleBus.scala:199:14
  output [63:0] io_in_resp_bits_rdata,	// playground/src/scala/bus/SimpleBus.scala:199:14
  input         io_out_0_req_ready,	// playground/src/scala/bus/SimpleBus.scala:199:14
  output        io_out_0_req_valid,	// playground/src/scala/bus/SimpleBus.scala:199:14
  output [31:0] io_out_0_req_bits_addr,	// playground/src/scala/bus/SimpleBus.scala:199:14
  output        io_out_0_req_bits_cmd,	// playground/src/scala/bus/SimpleBus.scala:199:14
                io_out_0_resp_ready,	// playground/src/scala/bus/SimpleBus.scala:199:14
  input         io_out_0_resp_valid,	// playground/src/scala/bus/SimpleBus.scala:199:14
  input  [63:0] io_out_0_resp_bits_rdata,	// playground/src/scala/bus/SimpleBus.scala:199:14
  input         io_out_1_req_ready,	// playground/src/scala/bus/SimpleBus.scala:199:14
  output        io_out_1_req_valid,	// playground/src/scala/bus/SimpleBus.scala:199:14
  output [31:0] io_out_1_req_bits_addr,	// playground/src/scala/bus/SimpleBus.scala:199:14
  output        io_out_1_req_bits_cmd,	// playground/src/scala/bus/SimpleBus.scala:199:14
  output [7:0]  io_out_1_req_bits_wmask,	// playground/src/scala/bus/SimpleBus.scala:199:14
  output [63:0] io_out_1_req_bits_wdata,	// playground/src/scala/bus/SimpleBus.scala:199:14
  output        io_out_1_resp_ready,	// playground/src/scala/bus/SimpleBus.scala:199:14
  input         io_out_1_resp_valid,	// playground/src/scala/bus/SimpleBus.scala:199:14
  input  [63:0] io_out_1_resp_bits_rdata,	// playground/src/scala/bus/SimpleBus.scala:199:14
  input         io_out_2_req_ready,	// playground/src/scala/bus/SimpleBus.scala:199:14
  output        io_out_2_req_valid,	// playground/src/scala/bus/SimpleBus.scala:199:14
                io_out_2_req_bits_cmd,	// playground/src/scala/bus/SimpleBus.scala:199:14
  output [63:0] io_out_2_req_bits_wdata,	// playground/src/scala/bus/SimpleBus.scala:199:14
  output        io_out_2_resp_ready,	// playground/src/scala/bus/SimpleBus.scala:199:14
  input         io_out_2_resp_valid,	// playground/src/scala/bus/SimpleBus.scala:199:14
                io_out_3_req_ready,	// playground/src/scala/bus/SimpleBus.scala:199:14
  output        io_out_3_req_valid,	// playground/src/scala/bus/SimpleBus.scala:199:14
  output [31:0] io_out_3_req_bits_addr,	// playground/src/scala/bus/SimpleBus.scala:199:14
  output [1:0]  io_out_3_req_bits_size,	// playground/src/scala/bus/SimpleBus.scala:199:14
  output        io_out_3_req_bits_cmd,	// playground/src/scala/bus/SimpleBus.scala:199:14
  output [7:0]  io_out_3_req_bits_wmask,	// playground/src/scala/bus/SimpleBus.scala:199:14
  output [63:0] io_out_3_req_bits_wdata,	// playground/src/scala/bus/SimpleBus.scala:199:14
  output        io_out_3_resp_ready,	// playground/src/scala/bus/SimpleBus.scala:199:14
  input         io_out_3_resp_valid,	// playground/src/scala/bus/SimpleBus.scala:199:14
  input  [63:0] io_out_3_resp_bits_rdata	// playground/src/scala/bus/SimpleBus.scala:199:14
);

  reg        state;	// playground/src/scala/bus/SimpleBus.scala:205:40
  wire [3:0] outSelVec_enc =
    io_in_req_bits_addr > 32'hA0000047 & io_in_req_bits_addr < 32'hA0000050
      ? 4'h1
      : io_in_req_bits_addr[31] & io_in_req_bits_addr < 32'h88000000
          ? 4'h2
          : io_in_req_bits_addr > 32'hA00003F7 & io_in_req_bits_addr < 32'hA0000400
              ? 4'h4
              : {io_in_req_bits_addr > 32'hEFFFFFF, 3'h0};	// playground/src/scala/bus/SimpleBus.scala:208:{56,70,78}, src/main/scala/chisel3/util/Mux.scala:50:70
  reg        outSelRespVec_0;	// playground/src/scala/bus/SimpleBus.scala:211:14
  reg        outSelRespVec_1;	// playground/src/scala/bus/SimpleBus.scala:211:14
  reg        outSelRespVec_2;	// playground/src/scala/bus/SimpleBus.scala:211:14
  reg        outSelRespVec_3;	// playground/src/scala/bus/SimpleBus.scala:211:14
  wire       _io_in_req_ready_T_6 =
    outSelVec_enc[0] & io_out_0_req_ready | outSelVec_enc[1] & io_out_1_req_ready
    | outSelVec_enc[2] & io_out_2_req_ready | outSelVec_enc[3] & io_out_3_req_ready;	// src/main/scala/chisel3/util/Mux.scala:30:73, :50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
  wire       _io_in_resp_valid_T_6 =
    outSelRespVec_0 & io_out_0_resp_valid | outSelRespVec_1 & io_out_1_resp_valid
    | outSelRespVec_2 & io_out_2_resp_valid | outSelRespVec_3 & io_out_3_resp_valid;	// playground/src/scala/bus/SimpleBus.scala:211:14, src/main/scala/chisel3/util/Mux.scala:30:73
  always @(posedge clock) begin	// playground/src/scala/bus/SimpleBus.scala:198:7
    if (reset) begin	// playground/src/scala/bus/SimpleBus.scala:198:7
      state <= 1'h0;	// playground/src/scala/bus/SimpleBus.scala:198:7, :205:40
      outSelRespVec_0 <= 1'h0;	// playground/src/scala/bus/SimpleBus.scala:198:7, :211:14
      outSelRespVec_1 <= 1'h0;	// playground/src/scala/bus/SimpleBus.scala:198:7, :211:14
      outSelRespVec_2 <= 1'h0;	// playground/src/scala/bus/SimpleBus.scala:198:7, :211:14
      outSelRespVec_3 <= 1'h0;	// playground/src/scala/bus/SimpleBus.scala:198:7, :211:14
    end
    else begin	// playground/src/scala/bus/SimpleBus.scala:198:7
      automatic logic _outSelRespVec_T;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      _outSelRespVec_T = _io_in_req_ready_T_6 & io_in_req_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
      if (state)	// playground/src/scala/bus/SimpleBus.scala:205:40
        state <= ~(state & io_in_resp_ready & _io_in_resp_valid_T_6) & state;	// playground/src/scala/bus/SimpleBus.scala:205:40, :214:17, :222:29, :223:15, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
      else	// playground/src/scala/bus/SimpleBus.scala:205:40
        state <= _outSelRespVec_T | state;	// playground/src/scala/bus/SimpleBus.scala:205:40, :216:28, :217:15, src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (_outSelRespVec_T & ~state) begin	// playground/src/scala/bus/SimpleBus.scala:205:40, :211:{87,97}, src/main/scala/chisel3/util/Decoupled.scala:51:35
        outSelRespVec_0 <= outSelVec_enc[0];	// playground/src/scala/bus/SimpleBus.scala:211:14, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
        outSelRespVec_1 <= outSelVec_enc[1];	// playground/src/scala/bus/SimpleBus.scala:211:14, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
        outSelRespVec_2 <= outSelVec_enc[2];	// playground/src/scala/bus/SimpleBus.scala:211:14, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
        outSelRespVec_3 <= outSelVec_enc[3];	// playground/src/scala/bus/SimpleBus.scala:211:14, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/scala/bus/SimpleBus.scala:198:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/scala/bus/SimpleBus.scala:198:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/scala/bus/SimpleBus.scala:198:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/scala/bus/SimpleBus.scala:198:7
      automatic logic [31:0] _RANDOM[0:0];	// playground/src/scala/bus/SimpleBus.scala:198:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/scala/bus/SimpleBus.scala:198:7
        `INIT_RANDOM_PROLOG_	// playground/src/scala/bus/SimpleBus.scala:198:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/scala/bus/SimpleBus.scala:198:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// playground/src/scala/bus/SimpleBus.scala:198:7
        state = _RANDOM[/*Zero width*/ 1'b0][0];	// playground/src/scala/bus/SimpleBus.scala:198:7, :205:40
        outSelRespVec_0 = _RANDOM[/*Zero width*/ 1'b0][1];	// playground/src/scala/bus/SimpleBus.scala:198:7, :205:40, :211:14
        outSelRespVec_1 = _RANDOM[/*Zero width*/ 1'b0][2];	// playground/src/scala/bus/SimpleBus.scala:198:7, :205:40, :211:14
        outSelRespVec_2 = _RANDOM[/*Zero width*/ 1'b0][3];	// playground/src/scala/bus/SimpleBus.scala:198:7, :205:40, :211:14
        outSelRespVec_3 = _RANDOM[/*Zero width*/ 1'b0][4];	// playground/src/scala/bus/SimpleBus.scala:198:7, :205:40, :211:14
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/scala/bus/SimpleBus.scala:198:7
      `FIRRTL_AFTER_INITIAL	// playground/src/scala/bus/SimpleBus.scala:198:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_req_ready = _io_in_req_ready_T_6;	// playground/src/scala/bus/SimpleBus.scala:198:7, src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_in_resp_valid = _io_in_resp_valid_T_6;	// playground/src/scala/bus/SimpleBus.scala:198:7, src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_in_resp_bits_rdata =
    (outSelRespVec_0 ? io_out_0_resp_bits_rdata : 64'h0)
    | (outSelRespVec_1 ? io_out_1_resp_bits_rdata : 64'h0)
    | (outSelRespVec_3 ? io_out_3_resp_bits_rdata : 64'h0);	// playground/src/scala/bus/SimpleBus.scala:198:7, :211:14, src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_out_0_req_valid = outSelVec_enc[0] & io_in_req_valid & ~state;	// playground/src/scala/bus/SimpleBus.scala:198:7, :205:40, :211:97, :231:{41,60}, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
  assign io_out_0_req_bits_addr = io_in_req_bits_addr;	// playground/src/scala/bus/SimpleBus.scala:198:7
  assign io_out_0_req_bits_cmd = io_in_req_bits_cmd;	// playground/src/scala/bus/SimpleBus.scala:198:7
  assign io_out_0_resp_ready = outSelRespVec_0 & io_in_resp_ready & state;	// playground/src/scala/bus/SimpleBus.scala:198:7, :205:40, :211:14, :237:{46,66}
  assign io_out_1_req_valid = outSelVec_enc[1] & io_in_req_valid & ~state;	// playground/src/scala/bus/SimpleBus.scala:198:7, :205:40, :211:97, :231:{41,60}, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
  assign io_out_1_req_bits_addr = io_in_req_bits_addr;	// playground/src/scala/bus/SimpleBus.scala:198:7
  assign io_out_1_req_bits_cmd = io_in_req_bits_cmd;	// playground/src/scala/bus/SimpleBus.scala:198:7
  assign io_out_1_req_bits_wmask = io_in_req_bits_wmask;	// playground/src/scala/bus/SimpleBus.scala:198:7
  assign io_out_1_req_bits_wdata = io_in_req_bits_wdata;	// playground/src/scala/bus/SimpleBus.scala:198:7
  assign io_out_1_resp_ready = outSelRespVec_1 & io_in_resp_ready & state;	// playground/src/scala/bus/SimpleBus.scala:198:7, :205:40, :211:14, :237:{46,66}
  assign io_out_2_req_valid = outSelVec_enc[2] & io_in_req_valid & ~state;	// playground/src/scala/bus/SimpleBus.scala:198:7, :205:40, :211:97, :231:{41,60}, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
  assign io_out_2_req_bits_cmd = io_in_req_bits_cmd;	// playground/src/scala/bus/SimpleBus.scala:198:7
  assign io_out_2_req_bits_wdata = io_in_req_bits_wdata;	// playground/src/scala/bus/SimpleBus.scala:198:7
  assign io_out_2_resp_ready = outSelRespVec_2 & io_in_resp_ready & state;	// playground/src/scala/bus/SimpleBus.scala:198:7, :205:40, :211:14, :237:{46,66}
  assign io_out_3_req_valid = outSelVec_enc[3] & io_in_req_valid & ~state;	// playground/src/scala/bus/SimpleBus.scala:198:7, :205:40, :211:97, :231:{41,60}, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
  assign io_out_3_req_bits_addr = io_in_req_bits_addr;	// playground/src/scala/bus/SimpleBus.scala:198:7
  assign io_out_3_req_bits_size = io_in_req_bits_size;	// playground/src/scala/bus/SimpleBus.scala:198:7
  assign io_out_3_req_bits_cmd = io_in_req_bits_cmd;	// playground/src/scala/bus/SimpleBus.scala:198:7
  assign io_out_3_req_bits_wmask = io_in_req_bits_wmask;	// playground/src/scala/bus/SimpleBus.scala:198:7
  assign io_out_3_req_bits_wdata = io_in_req_bits_wdata;	// playground/src/scala/bus/SimpleBus.scala:198:7
  assign io_out_3_resp_ready = outSelRespVec_3 & io_in_resp_ready & state;	// playground/src/scala/bus/SimpleBus.scala:198:7, :205:40, :211:14, :237:{46,66}
endmodule

module SimpleBus2AXI4(	// playground/src/scala/bus/SimpleBus.scala:80:7
  input         clock,	// playground/src/scala/bus/SimpleBus.scala:80:7
                reset,	// playground/src/scala/bus/SimpleBus.scala:80:7
  output        io_in_req_ready,	// playground/src/scala/bus/SimpleBus.scala:81:14
  input         io_in_req_valid,	// playground/src/scala/bus/SimpleBus.scala:81:14
  input  [31:0] io_in_req_bits_addr,	// playground/src/scala/bus/SimpleBus.scala:81:14
  input  [1:0]  io_in_req_bits_size,	// playground/src/scala/bus/SimpleBus.scala:81:14
  input         io_in_req_bits_cmd,	// playground/src/scala/bus/SimpleBus.scala:81:14
  input  [7:0]  io_in_req_bits_wmask,	// playground/src/scala/bus/SimpleBus.scala:81:14
  input  [63:0] io_in_req_bits_wdata,	// playground/src/scala/bus/SimpleBus.scala:81:14
  input         io_in_resp_ready,	// playground/src/scala/bus/SimpleBus.scala:81:14
  output        io_in_resp_valid,	// playground/src/scala/bus/SimpleBus.scala:81:14
  output [63:0] io_in_resp_bits_rdata,	// playground/src/scala/bus/SimpleBus.scala:81:14
  input         io_out_aw_ready,	// playground/src/scala/bus/SimpleBus.scala:81:14
  output        io_out_aw_valid,	// playground/src/scala/bus/SimpleBus.scala:81:14
  output [31:0] io_out_aw_bits_addr,	// playground/src/scala/bus/SimpleBus.scala:81:14
  output [2:0]  io_out_aw_bits_size,	// playground/src/scala/bus/SimpleBus.scala:81:14
  input         io_out_w_ready,	// playground/src/scala/bus/SimpleBus.scala:81:14
  output        io_out_w_valid,	// playground/src/scala/bus/SimpleBus.scala:81:14
  output [63:0] io_out_w_bits_data,	// playground/src/scala/bus/SimpleBus.scala:81:14
  output [7:0]  io_out_w_bits_strb,	// playground/src/scala/bus/SimpleBus.scala:81:14
  output        io_out_b_ready,	// playground/src/scala/bus/SimpleBus.scala:81:14
  input         io_out_b_valid,	// playground/src/scala/bus/SimpleBus.scala:81:14
                io_out_ar_ready,	// playground/src/scala/bus/SimpleBus.scala:81:14
  output        io_out_ar_valid,	// playground/src/scala/bus/SimpleBus.scala:81:14
  output [31:0] io_out_ar_bits_addr,	// playground/src/scala/bus/SimpleBus.scala:81:14
  output [2:0]  io_out_ar_bits_size,	// playground/src/scala/bus/SimpleBus.scala:81:14
  output        io_out_r_ready,	// playground/src/scala/bus/SimpleBus.scala:81:14
  input         io_out_r_valid,	// playground/src/scala/bus/SimpleBus.scala:81:14
  input  [63:0] io_out_r_bits_data	// playground/src/scala/bus/SimpleBus.scala:81:14
);

  wire [2:0] io_out_ar_bits_size_0 = {1'h0, io_in_req_bits_size};	// playground/src/scala/bus/SimpleBus.scala:80:7, :103:24
  reg        awAck;	// playground/src/scala/utils/StopWatch.scala:7:20
  reg        wAck;	// playground/src/scala/utils/StopWatch.scala:7:20
  reg        wen;	// playground/src/scala/bus/SimpleBus.scala:114:32
  wire       wSend = awAck & wAck;	// playground/src/scala/bus/SimpleBus.scala:115:18, playground/src/scala/utils/StopWatch.scala:7:20
  wire       io_out_aw_valid_0 = io_in_req_valid & io_in_req_bits_cmd & ~awAck;	// playground/src/scala/bus/SimpleBus.scala:42:32, :118:{34,37}, playground/src/scala/utils/StopWatch.scala:7:20
  wire       io_out_w_valid_0 = io_in_req_valid & io_in_req_bits_cmd & ~wAck;	// playground/src/scala/bus/SimpleBus.scala:42:32, :119:{34,37}, playground/src/scala/utils/StopWatch.scala:7:20
  wire       io_in_req_ready_0 =
    io_in_req_bits_cmd ? ~wAck & io_out_w_ready : io_out_ar_ready;	// playground/src/scala/bus/SimpleBus.scala:119:37, :120:{23,67}, playground/src/scala/utils/StopWatch.scala:7:20
  always @(posedge clock) begin	// playground/src/scala/bus/SimpleBus.scala:80:7
    if (reset) begin	// playground/src/scala/bus/SimpleBus.scala:80:7
      awAck <= 1'h0;	// playground/src/scala/bus/SimpleBus.scala:80:7, playground/src/scala/utils/StopWatch.scala:7:20
      wAck <= 1'h0;	// playground/src/scala/bus/SimpleBus.scala:80:7, playground/src/scala/utils/StopWatch.scala:7:20
    end
    else begin	// playground/src/scala/bus/SimpleBus.scala:80:7
      awAck <= ~wSend & (io_out_aw_ready & io_out_aw_valid_0 | awAck);	// playground/src/scala/bus/SimpleBus.scala:42:32, :115:18, :118:34, playground/src/scala/utils/StopWatch.scala:7:20, :16:19, :17:11, :19:18, :20:11, src/main/scala/chisel3/util/Decoupled.scala:51:35
      wAck <= ~wSend & (io_out_w_ready & io_out_w_valid_0 | wAck);	// playground/src/scala/bus/SimpleBus.scala:42:32, :115:18, :119:34, playground/src/scala/utils/StopWatch.scala:7:20, :16:19, :17:11, :19:18, :20:11, src/main/scala/chisel3/util/Decoupled.scala:51:35
    end
    if (io_in_req_ready_0 & io_in_req_valid)	// playground/src/scala/bus/SimpleBus.scala:120:23, src/main/scala/chisel3/util/Decoupled.scala:51:35
      wen <= io_in_req_bits_cmd;	// playground/src/scala/bus/SimpleBus.scala:114:32
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/scala/bus/SimpleBus.scala:80:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/scala/bus/SimpleBus.scala:80:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/scala/bus/SimpleBus.scala:80:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/scala/bus/SimpleBus.scala:80:7
      automatic logic [31:0] _RANDOM[0:0];	// playground/src/scala/bus/SimpleBus.scala:80:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/scala/bus/SimpleBus.scala:80:7
        `INIT_RANDOM_PROLOG_	// playground/src/scala/bus/SimpleBus.scala:80:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/scala/bus/SimpleBus.scala:80:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// playground/src/scala/bus/SimpleBus.scala:80:7
        awAck = _RANDOM[/*Zero width*/ 1'b0][0];	// playground/src/scala/bus/SimpleBus.scala:80:7, playground/src/scala/utils/StopWatch.scala:7:20
        wAck = _RANDOM[/*Zero width*/ 1'b0][1];	// playground/src/scala/bus/SimpleBus.scala:80:7, playground/src/scala/utils/StopWatch.scala:7:20
        wen = _RANDOM[/*Zero width*/ 1'b0][2];	// playground/src/scala/bus/SimpleBus.scala:80:7, :114:32, playground/src/scala/utils/StopWatch.scala:7:20
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/scala/bus/SimpleBus.scala:80:7
      `FIRRTL_AFTER_INITIAL	// playground/src/scala/bus/SimpleBus.scala:80:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_req_ready = io_in_req_ready_0;	// playground/src/scala/bus/SimpleBus.scala:80:7, :120:23
  assign io_in_resp_valid = wen ? io_out_b_valid : io_out_r_valid;	// playground/src/scala/bus/SimpleBus.scala:80:7, :114:32, :124:24
  assign io_in_resp_bits_rdata = io_out_r_bits_data;	// playground/src/scala/bus/SimpleBus.scala:80:7
  assign io_out_aw_valid = io_out_aw_valid_0;	// playground/src/scala/bus/SimpleBus.scala:42:32, :80:7, :118:34
  assign io_out_aw_bits_addr = io_in_req_bits_addr;	// playground/src/scala/bus/SimpleBus.scala:80:7
  assign io_out_aw_bits_size = io_out_ar_bits_size_0;	// playground/src/scala/bus/SimpleBus.scala:80:7, :103:24
  assign io_out_w_valid = io_out_w_valid_0;	// playground/src/scala/bus/SimpleBus.scala:42:32, :80:7, :119:34
  assign io_out_w_bits_data = io_in_req_bits_wdata;	// playground/src/scala/bus/SimpleBus.scala:80:7
  assign io_out_w_bits_strb = io_in_req_bits_wmask;	// playground/src/scala/bus/SimpleBus.scala:80:7
  assign io_out_b_ready = io_in_resp_ready;	// playground/src/scala/bus/SimpleBus.scala:80:7
  assign io_out_ar_valid = io_in_req_valid & ~io_in_req_bits_cmd;	// playground/src/scala/bus/SimpleBus.scala:29:23, :41:32, :80:7
  assign io_out_ar_bits_addr = io_in_req_bits_addr;	// playground/src/scala/bus/SimpleBus.scala:80:7
  assign io_out_ar_bits_size = io_out_ar_bits_size_0;	// playground/src/scala/bus/SimpleBus.scala:80:7, :103:24
  assign io_out_r_ready = io_in_resp_ready;	// playground/src/scala/bus/SimpleBus.scala:80:7
endmodule

module ysyx6(	// playground/src/scala/top/Ysyx.scala:15:7
  input         clock,	// playground/src/scala/top/Ysyx.scala:15:7
                reset,	// playground/src/scala/top/Ysyx.scala:15:7
                io_interrupt,	// playground/src/scala/top/Ysyx.scala:16:14
                io_master_aw_ready,	// playground/src/scala/top/Ysyx.scala:16:14
  output        io_master_aw_valid,	// playground/src/scala/top/Ysyx.scala:16:14
  output [31:0] io_master_aw_bits_addr,	// playground/src/scala/top/Ysyx.scala:16:14
  output [3:0]  io_master_aw_bits_id,	// playground/src/scala/top/Ysyx.scala:16:14
  output [7:0]  io_master_aw_bits_len,	// playground/src/scala/top/Ysyx.scala:16:14
  output [2:0]  io_master_aw_bits_size,	// playground/src/scala/top/Ysyx.scala:16:14
  output [1:0]  io_master_aw_bits_burst,	// playground/src/scala/top/Ysyx.scala:16:14
  input         io_master_w_ready,	// playground/src/scala/top/Ysyx.scala:16:14
  output        io_master_w_valid,	// playground/src/scala/top/Ysyx.scala:16:14
  output [63:0] io_master_w_bits_data,	// playground/src/scala/top/Ysyx.scala:16:14
  output [7:0]  io_master_w_bits_strb,	// playground/src/scala/top/Ysyx.scala:16:14
  output        io_master_w_bits_last,	// playground/src/scala/top/Ysyx.scala:16:14
                io_master_b_ready,	// playground/src/scala/top/Ysyx.scala:16:14
  input         io_master_b_valid,	// playground/src/scala/top/Ysyx.scala:16:14
  input  [1:0]  io_master_b_bits_resp,	// playground/src/scala/top/Ysyx.scala:16:14
  input  [3:0]  io_master_b_bits_id,	// playground/src/scala/top/Ysyx.scala:16:14
  input         io_master_ar_ready,	// playground/src/scala/top/Ysyx.scala:16:14
  output        io_master_ar_valid,	// playground/src/scala/top/Ysyx.scala:16:14
  output [31:0] io_master_ar_bits_addr,	// playground/src/scala/top/Ysyx.scala:16:14
  output [3:0]  io_master_ar_bits_id,	// playground/src/scala/top/Ysyx.scala:16:14
  output [7:0]  io_master_ar_bits_len,	// playground/src/scala/top/Ysyx.scala:16:14
  output [2:0]  io_master_ar_bits_size,	// playground/src/scala/top/Ysyx.scala:16:14
  output [1:0]  io_master_ar_bits_burst,	// playground/src/scala/top/Ysyx.scala:16:14
  output        io_master_r_ready,	// playground/src/scala/top/Ysyx.scala:16:14
  input         io_master_r_valid,	// playground/src/scala/top/Ysyx.scala:16:14
  input  [63:0] io_master_r_bits_data,	// playground/src/scala/top/Ysyx.scala:16:14
  input  [1:0]  io_master_r_bits_resp,	// playground/src/scala/top/Ysyx.scala:16:14
  input  [3:0]  io_master_r_bits_id,	// playground/src/scala/top/Ysyx.scala:16:14
  input         io_master_r_bits_last,	// playground/src/scala/top/Ysyx.scala:16:14
  output        io_slave_aw_ready,	// playground/src/scala/top/Ysyx.scala:16:14
  input         io_slave_aw_valid,	// playground/src/scala/top/Ysyx.scala:16:14
  input  [31:0] io_slave_aw_bits_addr,	// playground/src/scala/top/Ysyx.scala:16:14
  input  [3:0]  io_slave_aw_bits_id,	// playground/src/scala/top/Ysyx.scala:16:14
  input  [7:0]  io_slave_aw_bits_len,	// playground/src/scala/top/Ysyx.scala:16:14
  input  [2:0]  io_slave_aw_bits_size,	// playground/src/scala/top/Ysyx.scala:16:14
  input  [1:0]  io_slave_aw_bits_burst,	// playground/src/scala/top/Ysyx.scala:16:14
  output        io_slave_w_ready,	// playground/src/scala/top/Ysyx.scala:16:14
  input         io_slave_w_valid,	// playground/src/scala/top/Ysyx.scala:16:14
  input  [63:0] io_slave_w_bits_data,	// playground/src/scala/top/Ysyx.scala:16:14
  input  [7:0]  io_slave_w_bits_strb,	// playground/src/scala/top/Ysyx.scala:16:14
  input         io_slave_w_bits_last,	// playground/src/scala/top/Ysyx.scala:16:14
                io_slave_b_ready,	// playground/src/scala/top/Ysyx.scala:16:14
  output        io_slave_b_valid,	// playground/src/scala/top/Ysyx.scala:16:14
  output [1:0]  io_slave_b_bits_resp,	// playground/src/scala/top/Ysyx.scala:16:14
  output [3:0]  io_slave_b_bits_id,	// playground/src/scala/top/Ysyx.scala:16:14
  output        io_slave_ar_ready,	// playground/src/scala/top/Ysyx.scala:16:14
  input         io_slave_ar_valid,	// playground/src/scala/top/Ysyx.scala:16:14
  input  [31:0] io_slave_ar_bits_addr,	// playground/src/scala/top/Ysyx.scala:16:14
  input  [3:0]  io_slave_ar_bits_id,	// playground/src/scala/top/Ysyx.scala:16:14
  input  [7:0]  io_slave_ar_bits_len,	// playground/src/scala/top/Ysyx.scala:16:14
  input  [2:0]  io_slave_ar_bits_size,	// playground/src/scala/top/Ysyx.scala:16:14
  input  [1:0]  io_slave_ar_bits_burst,	// playground/src/scala/top/Ysyx.scala:16:14
  input         io_slave_r_ready,	// playground/src/scala/top/Ysyx.scala:16:14
  output        io_slave_r_valid,	// playground/src/scala/top/Ysyx.scala:16:14
  output [63:0] io_slave_r_bits_data,	// playground/src/scala/top/Ysyx.scala:16:14
  output [1:0]  io_slave_r_bits_resp,	// playground/src/scala/top/Ysyx.scala:16:14
  output [3:0]  io_slave_r_bits_id,	// playground/src/scala/top/Ysyx.scala:16:14
  output        io_slave_r_bits_last,	// playground/src/scala/top/Ysyx.scala:16:14
                io_debug_trap,	// playground/src/scala/top/Ysyx.scala:16:14
  output [31:0] io_debug_trapCode,	// playground/src/scala/top/Ysyx.scala:16:14
  output        io_debug_commit_valid,	// playground/src/scala/top/Ysyx.scala:16:14
  output [31:0] io_debug_commit_pc,	// playground/src/scala/top/Ysyx.scala:16:14
                io_debug_commit_instr	// playground/src/scala/top/Ysyx.scala:16:14
);

  wire        _io_master_bridge_io_in_req_ready;	// playground/src/scala/bus/SimpleBus.scala:129:24
  wire        _io_master_bridge_io_in_resp_valid;	// playground/src/scala/bus/SimpleBus.scala:129:24
  wire [63:0] _io_master_bridge_io_in_resp_bits_rdata;	// playground/src/scala/bus/SimpleBus.scala:129:24
  wire        _xbar_io_in_req_ready;	// playground/src/scala/top/Ysyx.scala:44:20
  wire        _xbar_io_in_resp_valid;	// playground/src/scala/top/Ysyx.scala:44:20
  wire [63:0] _xbar_io_in_resp_bits_rdata;	// playground/src/scala/top/Ysyx.scala:44:20
  wire        _xbar_io_out_0_req_valid;	// playground/src/scala/top/Ysyx.scala:44:20
  wire [31:0] _xbar_io_out_0_req_bits_addr;	// playground/src/scala/top/Ysyx.scala:44:20
  wire        _xbar_io_out_0_req_bits_cmd;	// playground/src/scala/top/Ysyx.scala:44:20
  wire        _xbar_io_out_0_resp_ready;	// playground/src/scala/top/Ysyx.scala:44:20
  wire        _xbar_io_out_1_req_valid;	// playground/src/scala/top/Ysyx.scala:44:20
  wire [31:0] _xbar_io_out_1_req_bits_addr;	// playground/src/scala/top/Ysyx.scala:44:20
  wire        _xbar_io_out_1_req_bits_cmd;	// playground/src/scala/top/Ysyx.scala:44:20
  wire [7:0]  _xbar_io_out_1_req_bits_wmask;	// playground/src/scala/top/Ysyx.scala:44:20
  wire [63:0] _xbar_io_out_1_req_bits_wdata;	// playground/src/scala/top/Ysyx.scala:44:20
  wire        _xbar_io_out_1_resp_ready;	// playground/src/scala/top/Ysyx.scala:44:20
  wire        _xbar_io_out_2_req_valid;	// playground/src/scala/top/Ysyx.scala:44:20
  wire        _xbar_io_out_2_req_bits_cmd;	// playground/src/scala/top/Ysyx.scala:44:20
  wire [63:0] _xbar_io_out_2_req_bits_wdata;	// playground/src/scala/top/Ysyx.scala:44:20
  wire        _xbar_io_out_2_resp_ready;	// playground/src/scala/top/Ysyx.scala:44:20
  wire        _xbar_io_out_3_req_valid;	// playground/src/scala/top/Ysyx.scala:44:20
  wire [31:0] _xbar_io_out_3_req_bits_addr;	// playground/src/scala/top/Ysyx.scala:44:20
  wire [1:0]  _xbar_io_out_3_req_bits_size;	// playground/src/scala/top/Ysyx.scala:44:20
  wire        _xbar_io_out_3_req_bits_cmd;	// playground/src/scala/top/Ysyx.scala:44:20
  wire [7:0]  _xbar_io_out_3_req_bits_wmask;	// playground/src/scala/top/Ysyx.scala:44:20
  wire [63:0] _xbar_io_out_3_req_bits_wdata;	// playground/src/scala/top/Ysyx.scala:44:20
  wire        _xbar_io_out_3_resp_ready;	// playground/src/scala/top/Ysyx.scala:44:20
  wire        _Uart_io_in_req_ready;	// playground/src/scala/top/Ysyx.scala:34:21
  wire        _Uart_io_in_resp_valid;	// playground/src/scala/top/Ysyx.scala:34:21
  wire        _Mem_io_in_req_ready;	// playground/src/scala/top/Ysyx.scala:33:21
  wire        _Mem_io_in_resp_valid;	// playground/src/scala/top/Ysyx.scala:33:21
  wire [63:0] _Mem_io_in_resp_bits_rdata;	// playground/src/scala/top/Ysyx.scala:33:21
  wire        _Clint_io_in_req_ready;	// playground/src/scala/top/Ysyx.scala:32:21
  wire        _Clint_io_in_resp_valid;	// playground/src/scala/top/Ysyx.scala:32:21
  wire [63:0] _Clint_io_in_resp_bits_rdata;	// playground/src/scala/top/Ysyx.scala:32:21
  wire        _Tile_io_bus_req_valid;	// playground/src/scala/top/Ysyx.scala:31:21
  wire [31:0] _Tile_io_bus_req_bits_addr;	// playground/src/scala/top/Ysyx.scala:31:21
  wire [1:0]  _Tile_io_bus_req_bits_size;	// playground/src/scala/top/Ysyx.scala:31:21
  wire        _Tile_io_bus_req_bits_cmd;	// playground/src/scala/top/Ysyx.scala:31:21
  wire [7:0]  _Tile_io_bus_req_bits_wmask;	// playground/src/scala/top/Ysyx.scala:31:21
  wire [63:0] _Tile_io_bus_req_bits_wdata;	// playground/src/scala/top/Ysyx.scala:31:21
  wire        _Tile_io_bus_resp_ready;	// playground/src/scala/top/Ysyx.scala:31:21
  Tile Tile (	// playground/src/scala/top/Ysyx.scala:31:21
    .clock                      (clock),
    .reset                      (reset),
    .io_bus_req_ready           (_xbar_io_in_req_ready),	// playground/src/scala/top/Ysyx.scala:44:20
    .io_bus_req_valid           (_Tile_io_bus_req_valid),
    .io_bus_req_bits_addr       (_Tile_io_bus_req_bits_addr),
    .io_bus_req_bits_size       (_Tile_io_bus_req_bits_size),
    .io_bus_req_bits_cmd        (_Tile_io_bus_req_bits_cmd),
    .io_bus_req_bits_wmask      (_Tile_io_bus_req_bits_wmask),
    .io_bus_req_bits_wdata      (_Tile_io_bus_req_bits_wdata),
    .io_bus_resp_ready          (_Tile_io_bus_resp_ready),
    .io_bus_resp_valid          (_xbar_io_in_resp_valid),	// playground/src/scala/top/Ysyx.scala:44:20
    .io_bus_resp_bits_rdata     (_xbar_io_in_resp_bits_rdata),	// playground/src/scala/top/Ysyx.scala:44:20
    .io_debug_trap_bore         (io_debug_trap),
    .io_debug_trapCode_bore     (io_debug_trapCode),
    .io_debug_commit_valid_bore (io_debug_commit_valid),
    .io_debug_commit_pc_bore    (io_debug_commit_pc),
    .io_debug_commit_instr_bore (io_debug_commit_instr)
  );	// playground/src/scala/top/Ysyx.scala:31:21
  SimpleBusClint Clint (	// playground/src/scala/top/Ysyx.scala:32:21
    .clock                 (clock),
    .reset                 (reset),
    .io_in_req_ready       (_Clint_io_in_req_ready),
    .io_in_req_valid       (_xbar_io_out_0_req_valid),	// playground/src/scala/top/Ysyx.scala:44:20
    .io_in_req_bits_addr   (_xbar_io_out_0_req_bits_addr),	// playground/src/scala/top/Ysyx.scala:44:20
    .io_in_req_bits_cmd    (_xbar_io_out_0_req_bits_cmd),	// playground/src/scala/top/Ysyx.scala:44:20
    .io_in_resp_ready      (_xbar_io_out_0_resp_ready),	// playground/src/scala/top/Ysyx.scala:44:20
    .io_in_resp_valid      (_Clint_io_in_resp_valid),
    .io_in_resp_bits_rdata (_Clint_io_in_resp_bits_rdata)
  );	// playground/src/scala/top/Ysyx.scala:32:21
  SimpleBusMem Mem (	// playground/src/scala/top/Ysyx.scala:33:21
    .clock                 (clock),
    .reset                 (reset),
    .io_in_req_ready       (_Mem_io_in_req_ready),
    .io_in_req_valid       (_xbar_io_out_1_req_valid),	// playground/src/scala/top/Ysyx.scala:44:20
    .io_in_req_bits_addr   (_xbar_io_out_1_req_bits_addr),	// playground/src/scala/top/Ysyx.scala:44:20
    .io_in_req_bits_cmd    (_xbar_io_out_1_req_bits_cmd),	// playground/src/scala/top/Ysyx.scala:44:20
    .io_in_req_bits_wmask  (_xbar_io_out_1_req_bits_wmask),	// playground/src/scala/top/Ysyx.scala:44:20
    .io_in_req_bits_wdata  (_xbar_io_out_1_req_bits_wdata),	// playground/src/scala/top/Ysyx.scala:44:20
    .io_in_resp_ready      (_xbar_io_out_1_resp_ready),	// playground/src/scala/top/Ysyx.scala:44:20
    .io_in_resp_valid      (_Mem_io_in_resp_valid),
    .io_in_resp_bits_rdata (_Mem_io_in_resp_bits_rdata)
  );	// playground/src/scala/top/Ysyx.scala:33:21
  SimpleBusUart Uart (	// playground/src/scala/top/Ysyx.scala:34:21
    .clock                (clock),
    .reset                (reset),
    .io_in_req_ready      (_Uart_io_in_req_ready),
    .io_in_req_valid      (_xbar_io_out_2_req_valid),	// playground/src/scala/top/Ysyx.scala:44:20
    .io_in_req_bits_cmd   (_xbar_io_out_2_req_bits_cmd),	// playground/src/scala/top/Ysyx.scala:44:20
    .io_in_req_bits_wdata (_xbar_io_out_2_req_bits_wdata),	// playground/src/scala/top/Ysyx.scala:44:20
    .io_in_resp_ready     (_xbar_io_out_2_resp_ready),	// playground/src/scala/top/Ysyx.scala:44:20
    .io_in_resp_valid     (_Uart_io_in_resp_valid)
  );	// playground/src/scala/top/Ysyx.scala:34:21
  SimpleBusCrossbar xbar (	// playground/src/scala/top/Ysyx.scala:44:20
    .clock                    (clock),
    .reset                    (reset),
    .io_in_req_ready          (_xbar_io_in_req_ready),
    .io_in_req_valid          (_Tile_io_bus_req_valid),	// playground/src/scala/top/Ysyx.scala:31:21
    .io_in_req_bits_addr      (_Tile_io_bus_req_bits_addr),	// playground/src/scala/top/Ysyx.scala:31:21
    .io_in_req_bits_size      (_Tile_io_bus_req_bits_size),	// playground/src/scala/top/Ysyx.scala:31:21
    .io_in_req_bits_cmd       (_Tile_io_bus_req_bits_cmd),	// playground/src/scala/top/Ysyx.scala:31:21
    .io_in_req_bits_wmask     (_Tile_io_bus_req_bits_wmask),	// playground/src/scala/top/Ysyx.scala:31:21
    .io_in_req_bits_wdata     (_Tile_io_bus_req_bits_wdata),	// playground/src/scala/top/Ysyx.scala:31:21
    .io_in_resp_ready         (_Tile_io_bus_resp_ready),	// playground/src/scala/top/Ysyx.scala:31:21
    .io_in_resp_valid         (_xbar_io_in_resp_valid),
    .io_in_resp_bits_rdata    (_xbar_io_in_resp_bits_rdata),
    .io_out_0_req_ready       (_Clint_io_in_req_ready),	// playground/src/scala/top/Ysyx.scala:32:21
    .io_out_0_req_valid       (_xbar_io_out_0_req_valid),
    .io_out_0_req_bits_addr   (_xbar_io_out_0_req_bits_addr),
    .io_out_0_req_bits_cmd    (_xbar_io_out_0_req_bits_cmd),
    .io_out_0_resp_ready      (_xbar_io_out_0_resp_ready),
    .io_out_0_resp_valid      (_Clint_io_in_resp_valid),	// playground/src/scala/top/Ysyx.scala:32:21
    .io_out_0_resp_bits_rdata (_Clint_io_in_resp_bits_rdata),	// playground/src/scala/top/Ysyx.scala:32:21
    .io_out_1_req_ready       (_Mem_io_in_req_ready),	// playground/src/scala/top/Ysyx.scala:33:21
    .io_out_1_req_valid       (_xbar_io_out_1_req_valid),
    .io_out_1_req_bits_addr   (_xbar_io_out_1_req_bits_addr),
    .io_out_1_req_bits_cmd    (_xbar_io_out_1_req_bits_cmd),
    .io_out_1_req_bits_wmask  (_xbar_io_out_1_req_bits_wmask),
    .io_out_1_req_bits_wdata  (_xbar_io_out_1_req_bits_wdata),
    .io_out_1_resp_ready      (_xbar_io_out_1_resp_ready),
    .io_out_1_resp_valid      (_Mem_io_in_resp_valid),	// playground/src/scala/top/Ysyx.scala:33:21
    .io_out_1_resp_bits_rdata (_Mem_io_in_resp_bits_rdata),	// playground/src/scala/top/Ysyx.scala:33:21
    .io_out_2_req_ready       (_Uart_io_in_req_ready),	// playground/src/scala/top/Ysyx.scala:34:21
    .io_out_2_req_valid       (_xbar_io_out_2_req_valid),
    .io_out_2_req_bits_cmd    (_xbar_io_out_2_req_bits_cmd),
    .io_out_2_req_bits_wdata  (_xbar_io_out_2_req_bits_wdata),
    .io_out_2_resp_ready      (_xbar_io_out_2_resp_ready),
    .io_out_2_resp_valid      (_Uart_io_in_resp_valid),	// playground/src/scala/top/Ysyx.scala:34:21
    .io_out_3_req_ready       (_io_master_bridge_io_in_req_ready),	// playground/src/scala/bus/SimpleBus.scala:129:24
    .io_out_3_req_valid       (_xbar_io_out_3_req_valid),
    .io_out_3_req_bits_addr   (_xbar_io_out_3_req_bits_addr),
    .io_out_3_req_bits_size   (_xbar_io_out_3_req_bits_size),
    .io_out_3_req_bits_cmd    (_xbar_io_out_3_req_bits_cmd),
    .io_out_3_req_bits_wmask  (_xbar_io_out_3_req_bits_wmask),
    .io_out_3_req_bits_wdata  (_xbar_io_out_3_req_bits_wdata),
    .io_out_3_resp_ready      (_xbar_io_out_3_resp_ready),
    .io_out_3_resp_valid      (_io_master_bridge_io_in_resp_valid),	// playground/src/scala/bus/SimpleBus.scala:129:24
    .io_out_3_resp_bits_rdata (_io_master_bridge_io_in_resp_bits_rdata)	// playground/src/scala/bus/SimpleBus.scala:129:24
  );	// playground/src/scala/top/Ysyx.scala:44:20
  SimpleBus2AXI4 io_master_bridge (	// playground/src/scala/bus/SimpleBus.scala:129:24
    .clock                 (clock),
    .reset                 (reset),
    .io_in_req_ready       (_io_master_bridge_io_in_req_ready),
    .io_in_req_valid       (_xbar_io_out_3_req_valid),	// playground/src/scala/top/Ysyx.scala:44:20
    .io_in_req_bits_addr   (_xbar_io_out_3_req_bits_addr),	// playground/src/scala/top/Ysyx.scala:44:20
    .io_in_req_bits_size   (_xbar_io_out_3_req_bits_size),	// playground/src/scala/top/Ysyx.scala:44:20
    .io_in_req_bits_cmd    (_xbar_io_out_3_req_bits_cmd),	// playground/src/scala/top/Ysyx.scala:44:20
    .io_in_req_bits_wmask  (_xbar_io_out_3_req_bits_wmask),	// playground/src/scala/top/Ysyx.scala:44:20
    .io_in_req_bits_wdata  (_xbar_io_out_3_req_bits_wdata),	// playground/src/scala/top/Ysyx.scala:44:20
    .io_in_resp_ready      (_xbar_io_out_3_resp_ready),	// playground/src/scala/top/Ysyx.scala:44:20
    .io_in_resp_valid      (_io_master_bridge_io_in_resp_valid),
    .io_in_resp_bits_rdata (_io_master_bridge_io_in_resp_bits_rdata),
    .io_out_aw_ready       (io_master_aw_ready),
    .io_out_aw_valid       (io_master_aw_valid),
    .io_out_aw_bits_addr   (io_master_aw_bits_addr),
    .io_out_aw_bits_size   (io_master_aw_bits_size),
    .io_out_w_ready        (io_master_w_ready),
    .io_out_w_valid        (io_master_w_valid),
    .io_out_w_bits_data    (io_master_w_bits_data),
    .io_out_w_bits_strb    (io_master_w_bits_strb),
    .io_out_b_ready        (io_master_b_ready),
    .io_out_b_valid        (io_master_b_valid),
    .io_out_ar_ready       (io_master_ar_ready),
    .io_out_ar_valid       (io_master_ar_valid),
    .io_out_ar_bits_addr   (io_master_ar_bits_addr),
    .io_out_ar_bits_size   (io_master_ar_bits_size),
    .io_out_r_ready        (io_master_r_ready),
    .io_out_r_valid        (io_master_r_valid),
    .io_out_r_bits_data    (io_master_r_bits_data)
  );	// playground/src/scala/bus/SimpleBus.scala:129:24
  assign io_master_aw_bits_id = 4'h0;	// playground/src/scala/top/Ysyx.scala:15:7
  assign io_master_aw_bits_len = 8'h0;	// playground/src/scala/bus/SimpleBus.scala:129:24, playground/src/scala/top/Ysyx.scala:15:7
  assign io_master_aw_bits_burst = 2'h0;	// playground/src/scala/top/Ysyx.scala:15:7
  assign io_master_w_bits_last = 1'h1;	// playground/src/scala/bus/SimpleBus.scala:129:24, playground/src/scala/top/Ysyx.scala:15:7
  assign io_master_ar_bits_id = 4'h0;	// playground/src/scala/top/Ysyx.scala:15:7
  assign io_master_ar_bits_len = 8'h0;	// playground/src/scala/bus/SimpleBus.scala:129:24, playground/src/scala/top/Ysyx.scala:15:7
  assign io_master_ar_bits_burst = 2'h0;	// playground/src/scala/top/Ysyx.scala:15:7
  assign io_slave_aw_ready = 1'h0;	// playground/src/scala/top/Ysyx.scala:15:7
  assign io_slave_w_ready = 1'h0;	// playground/src/scala/top/Ysyx.scala:15:7
  assign io_slave_b_valid = 1'h0;	// playground/src/scala/top/Ysyx.scala:15:7
  assign io_slave_b_bits_resp = 2'h0;	// playground/src/scala/top/Ysyx.scala:15:7
  assign io_slave_b_bits_id = 4'h0;	// playground/src/scala/top/Ysyx.scala:15:7
  assign io_slave_ar_ready = 1'h0;	// playground/src/scala/top/Ysyx.scala:15:7
  assign io_slave_r_valid = 1'h0;	// playground/src/scala/top/Ysyx.scala:15:7
  assign io_slave_r_bits_data = 64'h0;	// playground/src/scala/top/Ysyx.scala:15:7
  assign io_slave_r_bits_resp = 2'h0;	// playground/src/scala/top/Ysyx.scala:15:7
  assign io_slave_r_bits_id = 4'h0;	// playground/src/scala/top/Ysyx.scala:15:7
  assign io_slave_r_bits_last = 1'h0;	// playground/src/scala/top/Ysyx.scala:15:7
endmodule

