|==============================================================================|
|=========                       OpenRAM v1.1.6                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========         Temp dir: /tmp/openram_arya_1273859_temp/          =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 11/03/2020 16:27:59
Technology: sky130
Total size: 8192 bits
Word size: 32
Words: 256
Banks: 1
Write size: 8
RW ports: 1
R-only ports: 1
W-only ports: 0
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Only characterizing nominal corner.
Words per row: 2
Output files are: 
/home/arya/src/openram-skywater-tech/macros/configs/macros/sram_1rw1r_32_256_8_sky130/sram_1rw1r_32_256_8_sky130.lvs
/home/arya/src/openram-skywater-tech/macros/configs/macros/sram_1rw1r_32_256_8_sky130/sram_1rw1r_32_256_8_sky130.sp
/home/arya/src/openram-skywater-tech/macros/configs/macros/sram_1rw1r_32_256_8_sky130/sram_1rw1r_32_256_8_sky130.v
/home/arya/src/openram-skywater-tech/macros/configs/macros/sram_1rw1r_32_256_8_sky130/sram_1rw1r_32_256_8_sky130.lib
/home/arya/src/openram-skywater-tech/macros/configs/macros/sram_1rw1r_32_256_8_sky130/sram_1rw1r_32_256_8_sky130.py
/home/arya/src/openram-skywater-tech/macros/configs/macros/sram_1rw1r_32_256_8_sky130/sram_1rw1r_32_256_8_sky130.html
/home/arya/src/openram-skywater-tech/macros/configs/macros/sram_1rw1r_32_256_8_sky130/sram_1rw1r_32_256_8_sky130.log
/home/arya/src/openram-skywater-tech/macros/configs/macros/sram_1rw1r_32_256_8_sky130/sram_1rw1r_32_256_8_sky130.lef
/home/arya/src/openram-skywater-tech/macros/configs/macros/sram_1rw1r_32_256_8_sky130/sram_1rw1r_32_256_8_sky130.gds
** Submodules: 4.7 seconds
** Placement: 0.1 seconds
*** Init supply router: 162.7 seconds
**** Retrieving pins: 0.1 seconds
**** Analyzing pins: 4.9 seconds
**** Finding blockages: 2.6 seconds
**** Converting blockages: 0.0 seconds
**** Converting pins: 5.6 seconds
**** Separating adjacent pins: 8.7 seconds
**** Enclosing pins: 1.6 seconds
*** Finding pins and blockages: 23.6 seconds
*** Routing supply rails: 34.7 seconds
*** Simple overlap routing: 0.0 seconds
*** Maze routing supplies: 3538.4 seconds
** Routing: 3759.5 seconds
WARNING: file calibre.py: line 230: sram_1rw1r_32_256_8_sky130	Geometries: 4006423	Checks: 1552	Errors: 14010

WARNING: file calibre.py: line 290: WARNING:  Short circuit - Different names on one net:

WARNING: file calibre.py: line 290: WARNING:  Short circuit - Different names on one net:

WARNING: file calibre.py: line 290: WARNING:  Short circuit - Different names on one net:

ERROR: file calibre.py: line 306: ERROR: Supply error detected. ABORT ON SUPPLY ERROR is specified - aborting.

WARNING: file calibre.py: line 317: sram_1rw1r_32_256_8_sky130	Summary: 0	Output: 1	Extraction: 0

** Verification: 63.6 seconds
** SRAM creation: 3829.9 seconds
GDS: Writing to /home/arya/src/openram-skywater-tech/macros/configs/macros/sram_1rw1r_32_256_8_sky130/sram_1rw1r_32_256_8_sky130.gds
** GDS: 1.8 seconds
LEF: Writing to /home/arya/src/openram-skywater-tech/macros/configs/macros/sram_1rw1r_32_256_8_sky130/sram_1rw1r_32_256_8_sky130.lef
** LEF: 32.6 seconds
SP: Writing to /home/arya/src/openram-skywater-tech/macros/configs/macros/sram_1rw1r_32_256_8_sky130/sram_1rw1r_32_256_8_sky130.sp
** Spice writing: 1.7 seconds
LVS: Writing to /home/arya/src/openram-skywater-tech/macros/configs/macros/sram_1rw1r_32_256_8_sky130/sram_1rw1r_32_256_8_sky130.lvs.sp
** LVS writing: 1.7 seconds
LIB: Characterizing... 
** Characterization: 4.1 seconds
Config: Writing to /home/arya/src/openram-skywater-tech/macros/configs/macros/sram_1rw1r_32_256_8_sky130/sram_1rw1r_32_256_8_sky130.py
** Config: 0.0 seconds
Datasheet: Writing to /home/arya/src/openram-skywater-tech/macros/configs/macros/sram_1rw1r_32_256_8_sky130/sram_1rw1r_32_256_8_sky130.html
** Datasheet: 0.0 seconds
Verilog: Writing to /home/arya/src/openram-skywater-tech/macros/configs/macros/sram_1rw1r_32_256_8_sky130/sram_1rw1r_32_256_8_sky130.v
** Verilog: 0.0 seconds
** End: 3871.9 seconds
