Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jul  9 17:26:40 2024
| Host         : LAPTOP-6VNODD3K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           11 |
| No           | No                    | Yes                    |              31 |           12 |
| No           | Yes                   | No                     |              83 |           23 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              10 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+----------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                       |                    Enable Signal                   |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------+----------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  inst_PRECIO/output_decoder.venta_reg/G0                  |                                                    |                                                  |                1 |              1 |         1.00 |
|  inst_CONTADOR/calculate_change.change_amt_reg[3]_i_2_n_0 |                                                    | inst_ENTRADA/inst_EDGEDTCtR/reset                |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                            | inst_ENTRADA/inst_EDGEDTCtR/sreg_reg[0][0]_0       | inst_SELECTION/FSM_onehot_present_state_reg[4]_2 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                            | inst_SELECTION/FSM_onehot_present_state[4]_i_1_n_0 | inst_ENTRADA/inst_EDGEDTCtR/reset                |                2 |              5 |         2.50 |
|  inst_SELECTION/E[0]                                      |                                                    |                                                  |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG                                            |                                                    | inst_ENTRADA/inst_DEBOUNCER/counter_reg[2]0      |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                            |                                                    | inst_ENTRADA/inst_DEBOUNCER/counter_reg[1]0      |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                            |                                                    | inst_ENTRADA/inst_DEBOUNCER/counter_reg[3]0      |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG                                            |                                                    | inst_ENTRADA/inst_DEBOUNCER/counter_reg[0]0      |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                                            |                                                    | inst_DISPLAY/clear                               |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG                                            |                                                    |                                                  |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG                                            |                                                    | inst_DISPLAY/counter_2s[0]_i_1_n_0               |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG                                            |                                                    | inst_ENTRADA/inst_EDGEDTCtR/reset                |               12 |             31 |         2.58 |
+-----------------------------------------------------------+----------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+


