// Seed: 3232142752
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    output wor id_2,
    output wor id_3,
    input supply0 id_4,
    output supply1 id_5,
    output supply0 id_6,
    input wand id_7
    , id_33,
    input supply0 id_8,
    output wor id_9,
    input wire id_10,
    input wand id_11,
    output wand id_12,
    input tri0 id_13,
    input wand id_14,
    input tri1 id_15,
    input wor id_16,
    input supply0 id_17,
    input wor id_18,
    output wand id_19,
    input wor id_20,
    output supply0 id_21,
    output wor id_22,
    input uwire id_23,
    output wand id_24,
    input tri id_25,
    input wand id_26,
    output tri1 id_27,
    output tri1 id_28,
    input tri id_29,
    output wire id_30,
    output wor id_31
);
  wire id_34;
  id_35(
      1, 1 - id_24 == ~id_26, !1 ^ id_5
  );
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input wire id_2
    , id_20,
    input uwire id_3,
    input tri0 id_4,
    input supply1 id_5,
    input wire id_6,
    output wire id_7,
    input uwire id_8,
    output tri id_9,
    output uwire id_10,
    output wand id_11,
    input wand id_12,
    output tri id_13,
    input wor id_14,
    input wand id_15,
    output tri id_16,
    output supply1 id_17,
    output wor id_18
);
  assign id_1 = 1;
  module_0(
      id_15,
      id_14,
      id_11,
      id_13,
      id_6,
      id_17,
      id_13,
      id_12,
      id_15,
      id_9,
      id_6,
      id_5,
      id_10,
      id_12,
      id_2,
      id_8,
      id_2,
      id_6,
      id_5,
      id_11,
      id_6,
      id_13,
      id_16,
      id_12,
      id_16,
      id_4,
      id_12,
      id_0,
      id_17,
      id_12,
      id_9,
      id_9
  );
endmodule
