[{"DBLP title": "A MITE-Based Translinear FPAA.", "DBLP authors": ["Craig Schlottmann", "David N. Abramson", "Paul E. Hasler"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2089705", "OA papers": [{"PaperId": "https://openalex.org/W2092521851", "PaperTitle": "A MITE-Based Translinear FPAA", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Georgia Institute of Technology": 2.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Craig Schlottmann", "David H. Abramson", "Paul Hasler"]}]}, {"DBLP title": "A High-Level Simulink-Based Tool for FPAA Configuration.", "DBLP authors": ["Craig Schlottmann", "Csaba Petre", "Paul E. Hasler"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2091687", "OA papers": [{"PaperId": "https://openalex.org/W1977976273", "PaperTitle": "A High-Level Simulink-Based Tool for FPAA Configuration", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Georgia Institute of Technology": 2.0, "Brain Corp., San Diego, CA, USA": 1.0}, "Authors": ["Craig Schlottmann", "Carine Petr\u00e9", "Paul Hasler"]}]}, {"DBLP title": "Using Magnetic RAM to Build Low-Power and Soft Error-Resilient L1 Cache.", "DBLP authors": ["Hongbin Sun", "Chuanyin Liu", "Wei Xu", "Jizhong Zhao", "Nanning Zheng", "Tong Zhang"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2090914", "OA papers": [{"PaperId": "https://openalex.org/W2021009421", "PaperTitle": "Using Magnetic RAM to Build Low-Power and Soft Error-Resilient L1 Cache", "Year": 2012, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Xi'an Jiaotong University": 5.0, "Marvell (United States)": 1.0}, "Authors": ["Hongbin Sun", "Chuanyin Liu", "Wei Xu", "Jizhong Zhao", "Nanning Zheng", "Tong Zhang"]}]}, {"DBLP title": "Postsilicon Tuning of Standby Supply Voltage in SRAMs to Reduce Yield Losses Due to Parametric Data-Retention Failures.", "DBLP authors": ["Afshin Nourivand", "Asim J. Al-Khalili", "Yvon Savaria"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2093938", "OA papers": [{"PaperId": "https://openalex.org/W2009606643", "PaperTitle": "Postsilicon Tuning of Standby Supply Voltage in SRAMs to Reduce Yield Losses Due to Parametric Data-Retention Failures", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Concordia University": 2.0, "Polytechnique Montr\u00e9al": 1.0}, "Authors": ["A. Nourivand", "Asim J. Al-Khalili", "Yvon Savaria"]}]}, {"DBLP title": "Body-Bias-Driven Design Strategy for Area- and Performance-Efficient CMOS Circuits.", "DBLP authors": ["Maurice Meijer", "Jos\u00e9 Pineda de Gyvez"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2091974", "OA papers": [{"PaperId": "https://openalex.org/W2102986659", "PaperTitle": "Body-Bias-Driven Design Strategy for Area- and Performance-Efficient CMOS Circuits", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"NXP (Netherlands)": 2.0}, "Authors": ["M. Meijer", "Jose Pineda de Gyvez"]}]}, {"DBLP title": "FISH: Fast Instruction SyntHesis for Custom Processors.", "DBLP authors": ["Kubilay Atasu", "Wayne Luk", "Oskar Mencer", "Can C. \u00d6zturan", "G\u00fcnhan D\u00fcndar"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2090543", "OA papers": [{"PaperId": "https://openalex.org/W2039979393", "PaperTitle": "FISH: Fast Instruction SyntHesis for Custom Processors", "Year": 2012, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"IBM Research - Zurich": 1.0, "Imperial College London": 2.0, "Bo\u011fazi\u00e7i University": 2.0}, "Authors": ["Kubilay Atasu", "Wayne Luk", "Oskar Mencer", "Can \u00d6zturan", "Gunhan Dundar"]}]}, {"DBLP title": "Compact Expressions for Supply Noise Induced Period Jitter of Global Binary Clock Trees.", "DBLP authors": ["Jinwook Jang", "Olivier Franza", "Wayne P. Burleson"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2089706", "OA papers": [{"PaperId": "https://openalex.org/W2007083443", "PaperTitle": "Compact Expressions for Supply Noise Induced Period Jitter of Global Binary Clock Trees", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Massachusetts Amherst": 2.0, "Massachusetts Microprocessor Design Center, Intel, MA, USA#TAB#": 1.0}, "Authors": ["Jin-Wook Jang", "Olivier Franza", "Wayne Burleson"]}]}, {"DBLP title": "A 104-GHz Phase-Locked Loop Using a VCO at Second Pole Frequency.", "DBLP authors": ["Kun-Hung Tsai", "Shen-Iuan Liu"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2088144", "OA papers": [{"PaperId": "https://openalex.org/W2061664740", "PaperTitle": "A 104-GHz Phase-Locked Loop Using a VCO at Second Pole Frequency", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Kun-Hung Tsai", "Shen-Iuan Liu"]}]}, {"DBLP title": "Worst-Case Estimation for Data-Dependent Timing Jitter and Amplitude Noise in High-Speed Differential Link.", "DBLP authors": ["Wei Yao", "Yiyu Shi", "Lei He", "Sudhakar Pamarti"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2090544", "OA papers": [{"PaperId": "https://openalex.org/W2092217175", "PaperTitle": "Worst-Case Estimation for Data-Dependent Timing Jitter and Amplitude Noise in High-Speed Differential Link", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, Los Angeles": 4.0}, "Authors": ["Wei Yao", "Yiyu Shi", "Lei He", "Sudhakar Pamarti"]}]}, {"DBLP title": "Reliability Modeling and Management of Nanophotonic On-Chip Networks.", "DBLP authors": ["Zheng Li", "Moustafa Mohamed", "Xi Chen", "Eric Dudley", "Ke Meng", "Li Shang", "Alan Rolf Mickelson", "Russ Joseph", "Manish Vachharajani", "Brian Schwartz", "Yihe Sun"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2089072", "OA papers": [{"PaperId": "https://openalex.org/W2022975927", "PaperTitle": "Reliability Modeling and Management of Nanophotonic On-Chip Networks", "Year": 2012, "CitationCount": 77, "EstimatedCitation": 77, "Affiliations": {"University of Colorado Boulder": 7.0, "Northwestern University": 2.0, "Tech-X Corporation (United States)": 1.0, "Tsinghua University": 0.5, "Institute of Microelectronics": 0.5}, "Authors": ["Zheng Li", "M. Mohamed", "Xi Chen", "Eric Dudley", "Ke Meng", "Li Shang", "Alan R. Mickelson", "Joseph R", "Manish Vachharajani", "Brian Schwartz", "Yihe Sun"]}]}, {"DBLP title": "A Novel Technique for Improving Hardware Trojan Detection and Reducing Trojan Activation Time.", "DBLP authors": ["Hassan Salmani", "Mohammad Tehranipoor", "Jim Plusquellic"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2093547", "OA papers": [{"PaperId": "https://openalex.org/W2001441503", "PaperTitle": "A Novel Technique for Improving Hardware Trojan Detection and Reducing Trojan Activation Time", "Year": 2012, "CitationCount": 234, "EstimatedCitation": 234, "Affiliations": {"University of Connecticut": 2.0, "University of New Mexico": 1.0}, "Authors": ["Gholamhossein Rahimi", "M. Tehranipoor", "Jim Plusquellic"]}]}, {"DBLP title": "A Secure Test Wrapper Design Against Internal and Boundary Scan Attacks for Embedded Cores.", "DBLP authors": ["Geng-Ming Chiu", "James Chien-Mo Li"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2089071", "OA papers": [{"PaperId": "https://openalex.org/W2030873248", "PaperTitle": "A Secure Test Wrapper Design Against Internal and Boundary Scan Attacks for Embedded Cores", "Year": 2012, "CitationCount": 58, "EstimatedCitation": 58, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Geng-Ming Chiu", "James T. Li"]}]}, {"DBLP title": "A 675 Mbps, 4 \u00d7 4 64-QAM K-Best MIMO Detector in 0.13 \u00b5m CMOS.", "DBLP authors": ["Mahdi Shabany", "P. Glenn Gulak"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2090367", "OA papers": [{"PaperId": "https://openalex.org/W1993405011", "PaperTitle": "A 675 Mbps, 4 $\\times$ 4 64-QAM K-Best MIMO Detector in 0.13 $\\mu{\\rm m}$ CMOS", "Year": 2012, "CitationCount": 64, "EstimatedCitation": 64, "Affiliations": {"Sharif University of Technology": 1.0}, "Authors": ["Mahdi Shabany", "P. Glenn Gulak"]}]}, {"DBLP title": "Efficient Majority Logic Fault Detection With Difference-Set Codes for Memory Applications.", "DBLP authors": ["Shih-Fu Liu", "Pedro Reviriego", "Juan Antonio Maestro"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2091432", "OA papers": [{"PaperId": "https://openalex.org/W2031113490", "PaperTitle": "Efficient Majority Logic Fault Detection With Difference-Set Codes for Memory Applications", "Year": 2012, "CitationCount": 87, "EstimatedCitation": 87, "Affiliations": {"Nebrija University": 3.0}, "Authors": ["Shih-Fu Liu", "Pedro Reviriego", "Juan Antonio Maestro"]}]}, {"DBLP title": "Impact of Random Dopant Fluctuations on the Timing Characteristics of Flip-Flops.", "DBLP authors": ["Faiz-ul Hassan", "Wim Vanderbauwhede", "Fernando Rodr\u00edguez Salazar"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2088409", "OA papers": [{"PaperId": "https://openalex.org/W1999599395", "PaperTitle": "Impact of Random Dopant Fluctuations on the Timing Characteristics of Flip-Flops", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Glasgow": 3.0}, "Authors": ["Faiz-ul Hassan", "Wim Vanderbauwhede", "Fernando Rodriguez-Salazar"]}]}, {"DBLP title": "An Experimental Power-Lines Model for Digital ASICs Based on Transmission Lines.", "DBLP authors": ["M. Costagliola", "Davide De Caro", "Antonio Girardi", "Roberto Izzi", "Niccol\u00f2 Rinaldi", "M. Spirito", "P. Spirito"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2090368", "OA papers": [{"PaperId": "https://openalex.org/W2004678882", "PaperTitle": "An Experimental Power-Lines Model for Digital ASICs Based on Transmission Lines", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Naples Federico II": 4.0, "Flash Memory Group, Numonyx Italy Srl, Arzano, Italy": 2.0, "Delft University of Technology": 1.0}, "Authors": ["Costagliola M", "Dipankar De", "Antonia Girardi", "R. Izzi", "Niccol\u00f2 Rinaldi", "Marco Spirito", "Paolo Spirito"]}]}, {"DBLP title": "Power-Aware High-Level Synthesis With Clock Skew Management.", "DBLP authors": ["Tung-Hua Yeh", "Sying-Jyan Wang"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2091292", "OA papers": [{"PaperId": "https://openalex.org/W2057665013", "PaperTitle": "Power-Aware High-Level Synthesis With Clock Skew Management", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Chung Hsing University": 2.0}, "Authors": ["Tung-Hua Yeh", "Sying-Jyan Wang"]}]}, {"DBLP title": "Resolution of Diagnosis Based on Transition Faults.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2091975", "OA papers": [{"PaperId": "https://openalex.org/W1995955520", "PaperTitle": "Resolution of Diagnosis Based on Transition Faults", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 1.0, "University of Iowa": 1.0}, "Authors": ["Irith Pomeranz", "Sudhakar M. Reddy"]}]}, {"DBLP title": "Robust Secure Scan Design Against Scan-Based Differential Cryptanalysis.", "DBLP authors": ["Youhua Shi", "Nozomu Togawa", "Masao Yanagisawa", "Tatsuo Ohtsuki"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2120635", "OA papers": [{"PaperId": "https://openalex.org/W2068598243", "PaperTitle": "Robust Secure Scan Design Against Scan-Based Differential Cryptanalysis", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Waseda University": 4.0}, "Authors": ["Youhua Shi", "Nozomu Togawa", "Masahiro Yanagisawa", "Tsutomu Ohtsuki"]}]}, {"DBLP title": "A Novel Sensing Circuit for Deep Submicron Spin Transfer Torque MRAM (STT-MRAM).", "DBLP authors": ["Jisu Kim", "Kyungho Ryu", "Seung-Hyuk Kang", "Seong-Ook Jung"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2088143", "OA papers": [{"PaperId": "https://openalex.org/W1996356878", "PaperTitle": "A Novel Sensing Circuit for Deep Submicron Spin Transfer Torque MRAM (STT-MRAM)", "Year": 2012, "CitationCount": 75, "EstimatedCitation": 75, "Affiliations": {"Yonsei University": 3.0, "Qualcomm (United States)": 1.0}, "Authors": ["Sun-Uk Kim", "Kyungho Ryu", "Sung-Mo Kang", "Seong-Ook Jung"]}]}, {"DBLP title": "Electrical Characterization for Intertier Connections and Timing Analysis for 3-D ICs.", "DBLP authors": ["Xiaoxia Wu", "Wei Zhao", "Mark Nakamoto", "Chandra Nimmagadda", "Durodami Lisk", "Sam Gu", "Riko Radojcic", "Matt Nowak", "Yuan Xie"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2090049", "OA papers": [{"PaperId": "https://openalex.org/W1996050875", "PaperTitle": "Electrical Characterization for Intertier Connections and Timing Analysis for 3-D ICs", "Year": 2012, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Qualcomm (United States)": 8.0, "Pennsylvania State University": 1.0}, "Authors": ["Xiaoxia Wu", "Wei Zhao", "Mark Nakamoto", "Chandra Sekhar Nimmagadda", "Durodami J. Lisk", "S. D. Gu", "Riko Radojcic", "Michael A. Nowak", "Yuan Xie"]}]}, {"DBLP title": "ORION 2.0: A Power-Area Simulator for Interconnection Networks.", "DBLP authors": ["Andrew B. Kahng", "Bin Li", "Li-Shiuan Peh", "Kambiz Samadi"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2091686", "OA papers": [{"PaperId": "https://openalex.org/W2077505860", "PaperTitle": "ORION 2.0: A Power-Area Simulator for Interconnection Networks", "Year": 2012, "CitationCount": 229, "EstimatedCitation": 229, "Affiliations": {"University of California, San Diego": 2.0, "Princeton University": 1.0, "IIT@MIT": 1.0}, "Authors": ["Andrew B. Kahng", "Bin Li", "Li-Shiuan Peh", "Kambiz Samadi"]}]}, {"DBLP title": "UHF Receiver Front-End: Implementation and Analog Baseband Design Considerations.", "DBLP authors": ["Raghavendra Kulkarni", "Jusung Kim", "Hyung-Joon Jeon", "Jianhong Xiao", "Jos\u00e9 Silva-Mart\u00ednez"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2096438", "OA papers": [{"PaperId": "https://openalex.org/W1972932950", "PaperTitle": "UHF Receiver Front-End: Implementation and Analog Baseband Design Considerations", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Texas A&M University": 2.0, "Analog Devices (United States)": 2.0, "Broadcom (United States)": 1.0}, "Authors": ["R.G. Kulkarni", "Ju-Sung Kim", "Hyung-joon Jeon", "Jianhong Xiao", "Jose Silva-Martinez"]}]}, {"DBLP title": "General Parameterized Thermal Modeling for High-Performance Microprocessor Design.", "DBLP authors": ["Thom Jefferson A. Eguia", "Sheldon X.-D. Tan", "Ruijing Shen", "Duo Li", "Eduardo H. Pacheco", "Murli Tirumala", "Lingli Wang"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2098054", "OA papers": [{"PaperId": "https://openalex.org/W1969184516", "PaperTitle": "General Parameterized Thermal Modeling for High-Performance Microprocessor Design", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of California, Riverside": 4.0, "Intel (United States)": 2.0, "Shanghai Fudan Microelectronics (China)": 0.5, "Fudan University": 0.5}, "Authors": ["Thom Jefferson A. Eguia", "Shao Min Tan", "Ruijing Shen", "Bo Yang", "Eduardo H. Pacheco", "Murli Tirumala", "Lingli Wang"]}]}, {"DBLP title": "Analyzing Potential Throughput Improvement of Power- and Thermal-Constrained Multicore Processors by Exploiting DVFS and PCPG.", "DBLP authors": ["Jungseob Lee", "Nam Sung Kim"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2092795", "OA papers": [{"PaperId": "https://openalex.org/W2023400509", "PaperTitle": "Analyzing Potential Throughput Improvement of Power- and Thermal-Constrained Multicore Processors by Exploiting DVFS and PCPG", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Jung-Seob Lee", "Nam Kim"]}]}, {"DBLP title": "Testable Path Selection and Grouping for Faster Than At-Speed Testing.", "DBLP authors": ["Xiang Fu", "Huawei Li", "Xiaowei Li"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2099243", "OA papers": [{"PaperId": "https://openalex.org/W2079042912", "PaperTitle": "Testable Path Selection and Grouping for Faster Than At-Speed Testing", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Institute of Computing Technology": 3.0}, "Authors": ["Xiang Fu", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Soft-Error-Resilient FPGAs Using Built-In 2-D Hamming Product Code.", "DBLP authors": ["Sang Phill Park", "Dongsoo Lee", "Kaushik Roy"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2095435", "OA papers": [{"PaperId": "https://openalex.org/W2044586990", "PaperTitle": "Soft-Error-Resilient FPGAs Using Built-In 2-D Hamming Product Code", "Year": 2012, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Sang Min Park", "Dong-Soo Lee", "Kaushik Roy"]}]}, {"DBLP title": "AdNoC: Runtime Adaptive Network-on-Chip Architecture.", "DBLP authors": ["Mohammad Abdullah Al Faruque", "Thomas Ebi", "J\u00f6rg Henkel"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2094215", "OA papers": [{"PaperId": "https://openalex.org/W2068999125", "PaperTitle": "AdNoC: Runtime Adaptive Network-on-Chip Architecture", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Mohammad Abdullah Al Faruque", "Thomas Ebi", "Jorg Henkel"]}]}, {"DBLP title": "Design and Implementation of Backtracking Wave-Pipeline Switch to Support Guaranteed Throughput in Network-on-Chip.", "DBLP authors": ["Phi-Hung Pham", "Jongsun Park", "Phuong Mau", "Chulwoo Kim"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2096520", "OA papers": [{"PaperId": "https://openalex.org/W2134813889", "PaperTitle": "Design and Implementation of Backtracking Wave-Pipeline Switch to Support Guaranteed Throughput in Network-on-Chip", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Korea University": 4.0}, "Authors": ["Phi-Hung Pham", "Jongsun Park", "Phuong Mau", "Chulwoo Kim"]}]}, {"DBLP title": "Reconsidering High-Speed Design Criteria for Transmission-Gate-Based Master-Slave Flip-Flops.", "DBLP authors": ["Elio Consoli", "Gaetano Palumbo", "Melita Pennisi"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2098426", "OA papers": [{"PaperId": "https://openalex.org/W1966288395", "PaperTitle": "Reconsidering High-Speed Design Criteria for Transmission-Gate-Based Master\u2013Slave Flip-Flops", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Catania": 3.0}, "Authors": ["E. Consoli", "Gaetano Palumbo", "M. Pennisi"]}]}, {"DBLP title": "Rank Metric Decoder Architectures for Random Linear Network Coding With Error Control.", "DBLP authors": ["Ning Chen", "Zhiyuan Yan", "Maximilien Gadouleau", "Ying Wang", "Bruce W. Suter"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2096239", "OA papers": [{"PaperId": "https://openalex.org/W2167163138", "PaperTitle": "Rank Metric Decoder Architectures for Random Linear Network Coding With Error Control", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Centerforce": 1.0, "Lehigh University": 1.0, "Queen Mary University of London": 1.0, "Qualcomm (United States)": 1.0, "Air Force Res. Lab., Rome, NY, USA#TAB#": 1.0}, "Authors": ["Ning Chen", "Zhiyuan Yan", "Maximilien Gadouleau", "Ying Wang", "Bruce W. Suter"]}]}, {"DBLP title": "Energy-Aware Video Encoding for Image Quality Improvement in Battery-Operated Surveillance Camera.", "DBLP authors": ["Younghoon Lee", "Jungsoo Kim", "Chong-Min Kyung"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2102055", "OA papers": [{"PaperId": "https://openalex.org/W2061788293", "PaperTitle": "Energy-Aware Video Encoding for Image Quality Improvement in Battery-Operated Surveillance Camera", "Year": 2012, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"LG Corporation (South Korea)": 1.0, "Korea Advanced Institute of Science and Technology": 2.0}, "Authors": ["Younghoon Lee", "Jungsoo Kim", "Chong-Min Kyung"]}]}, {"DBLP title": "Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design.", "DBLP authors": ["Jaydeep P. Kulkarni", "Kaushik Roy"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2100834", "OA papers": [{"PaperId": "https://openalex.org/W2004965314", "PaperTitle": "Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design", "Year": 2012, "CitationCount": 151, "EstimatedCitation": 151, "Affiliations": {"Intel (United States)": 1.0, "Purdue University West Lafayette": 1.0}, "Authors": ["Jaydeep P. Kulkarni", "Kaushik Roy"]}]}, {"DBLP title": "Adaptive Performance Compensation With In-Situ Timing Error Predictive Sensors for Subthreshold Circuits.", "DBLP authors": ["Hiroshi Fuketa", "Masanori Hashimoto", "Yukio Mitsuyama", "Takao Onoye"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2101089", "OA papers": [{"PaperId": "https://openalex.org/W2141412618", "PaperTitle": "Adaptive Performance Compensation With In-Situ Timing Error Predictive Sensors for Subthreshold Circuits", "Year": 2012, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"The University of Tokyo": 1.0, "Osaka University": 3.0}, "Authors": ["Hiroshi Fuketa", "Masa-aki Hashimoto", "Yukio Mitsuyama", "Takao Onoye"]}]}, {"DBLP title": "Experimental Characterization and Analysis of an Asynchronous Approach for Reduction of Substrate Noise in Digital Circuitry.", "DBLP authors": ["Jim Le", "Christopher Hanken", "Martin Held", "Michael S. Hagedorn", "Kartikeya Mayaram", "Terri S. Fiez"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2100835", "OA papers": [{"PaperId": "https://openalex.org/W2034077488", "PaperTitle": "Experimental Characterization and Analysis of an Asynchronous Approach for Reduction of Substrate Noise in Digital Circuitry", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Oregon State University": 4.5, "Texas Instruments (United States)": 0.5, "Camgian Microsystems (United States)": 1.0}, "Authors": ["Junming Le", "Christopher Hanken", "Matthias Held", "M. S. Hagedorn", "Kartikeya Mayaram", "Terri S. Fiez"]}]}, {"DBLP title": "Accumulator Based 3-Weight Pattern Generation.", "DBLP authors": ["Antonis M. Paschalis", "Ioannis Voyiatzis", "Dimitris Gizopoulos"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2102373", "OA papers": [{"PaperId": "https://openalex.org/W2044131476", "PaperTitle": "Accumulator Based 3-Weight Pattern Generation", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"National and Kapodistrian University of Athens": 1.0, "Technological Educational Institute of Athens": 1.0, "University of Piraeus": 1.0}, "Authors": ["Antonis Paschalis", "Ioannis Voyiatzis", "Dimitris Gizopoulos"]}]}, {"DBLP title": "Low-Power Pulse-Triggered Flip-Flop Design With Conditional Pulse-Enhancement Scheme.", "DBLP authors": ["Yin-Tsung Hwang", "Jin-Fa Lin", "Ming-Hwa Sheu"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2096483", "OA papers": [{"PaperId": "https://openalex.org/W2078992878", "PaperTitle": "Low-Power Pulse-Triggered Flip-Flop Design With Conditional Pulse-Enhancement Scheme", "Year": 2012, "CitationCount": 62, "EstimatedCitation": 62, "Affiliations": {"National Chung Hsing University": 1.0, "Chaoyang University of Technology": 1.0, "National Yunlin University of Science and Technology": 1.0}, "Authors": ["Yin-Tsung Hwang", "Jun Lin", "Ming-Hwa Sheu"]}]}, {"DBLP title": "Area-Efficient Parallel FIR Digital Filter Structures for Symmetric Convolutions Based on Fast FIR Algorithm.", "DBLP authors": ["Yu-Chi Tsao", "Ken Choi"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2095892", "OA papers": [{"PaperId": "https://openalex.org/W1971655433", "PaperTitle": "Area-Efficient Parallel FIR Digital Filter Structures for Symmetric Convolutions Based on Fast FIR Algorithm", "Year": 2012, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"Illinois Institute of Technology": 2.0}, "Authors": ["Yu-Chi Tsao", "Ken Choi"]}]}, {"DBLP title": "Low-Power and Area-Efficient Carry Select Adder.", "DBLP authors": ["B. Ramkumar", "Harish M. Kittur"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2101621", "OA papers": [{"PaperId": "https://openalex.org/W1971467632", "PaperTitle": "Low-Power and Area-Efficient Carry Select Adder", "Year": 2012, "CitationCount": 312, "EstimatedCitation": 312, "Affiliations": {"Vellore Institute of Technology University": 2.0}, "Authors": ["B. Ramkumar", "Harish M. Kittur"]}]}, {"DBLP title": "A Low-Power Single-Phase Clock Multiband Flexible Divider.", "DBLP authors": ["Manthena Vamshi Krishna", "Manh Anh Do", "Chirn Chye Boon", "Kiat Seng Yeo"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2100052", "OA papers": [{"PaperId": "https://openalex.org/W2078211411", "PaperTitle": "A Low-Power Single-Phase Clock Multiband Flexible Divider", "Year": 2012, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"Nanyang Technological University": 4.0}, "Authors": ["V. K. Manthena", "Manh Anh Do", "Chirn Chye Boon", "Kiat Seng Yeo"]}]}, {"DBLP title": "Design of a Tri-Modal Multi-Threshold CMOS Switch With Application to Data Retentive Power Gating.", "DBLP authors": ["Ehsan Pakbaznia", "Massoud Pedram"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2102054", "OA papers": [{"PaperId": "https://openalex.org/W2025382543", "PaperTitle": "Design of a Tri-Modal Multi-Threshold CMOS Switch With Application to Data Retentive Power Gating", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Ehsan Pakbaznia", "Massoud Pedram"]}]}, {"DBLP title": "Period Extension and Randomness Enhancement Using High-Throughput Reseeding-Mixing PRNG.", "DBLP authors": ["Chung-Yi Li", "Yuan-Ho Chen", "Tsin-Yuan Chang", "Lih-Yuan Deng", "Kiwing To"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2103332", "OA papers": [{"PaperId": "https://openalex.org/W1976546042", "PaperTitle": "Period Extension and Randomness Enhancement Using High-Throughput Reseeding-Mixing PRNG", "Year": 2012, "CitationCount": 81, "EstimatedCitation": 81, "Affiliations": {"National Tsing Hua University": 3.0, "University of Memphis": 1.0, "Institute of Physics, Academia Sinica": 1.0}, "Authors": ["Chung Yi Li", "Yuan-Ho Chen", "Tsin-Yuan Chang", "Lih-Yuan Deng", "Kiwing To"]}]}, {"DBLP title": "A Low-Power Gigabit CMOS Limiting Amplifier Using Negative Impedance Compensation and Its Application.", "DBLP authors": ["Jung-Won Han", "Kwisung Yoo", "Dongmyung Lee", "Kangyeob Park", "Wonseok Oh", "Sung Min Park"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2104333", "OA papers": [{"PaperId": "https://openalex.org/W1969511170", "PaperTitle": "A Low-Power Gigabit CMOS Limiting Amplifier Using Negative Impedance Compensation and Its Application", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Ewha Womans University": 2.0, "Yonsei University": 3.0, "Korea Electronics Technology Institute": 1.0}, "Authors": ["Jungwon Han", "Kwisung Yoo", "Dong-Myung Lee", "Kangyeop Park", "Wonseok Oh", "Sung Sup Park"]}]}, {"DBLP title": "A 3-5 GHz Current-Reuse gm-Boosted CG LNA for Ultrawideband in 130 nm CMOS.", "DBLP authors": ["Muhammad Khurram", "S. M. Rezaul Hasan"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2106229", "OA papers": [{"PaperId": "https://openalex.org/W2017099489", "PaperTitle": "A 3\u20135 GHz Current-Reuse $g_{m}$-Boosted CG LNA for Ultrawideband in 130 nm CMOS", "Year": 2012, "CitationCount": 66, "EstimatedCitation": 66, "Affiliations": {"Massey University": 2.0}, "Authors": ["M. A. Khurram", "S. Saif Hasan"]}]}, {"DBLP title": "Test Pattern Generation of Relaxed n-Detect Test Sets.", "DBLP authors": ["Stelios Neophytou", "Maria K. Michael"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2102056", "OA papers": [{"PaperId": "https://openalex.org/W2116499908", "PaperTitle": "Test Pattern Generation of Relaxed $n$-Detect Test Sets", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Stelios Neophytou", "Maria K. Michael"]}]}, {"DBLP title": "Test Pattern Generation for Multiple Aggressor Crosstalk Effects Considering Gate Leakage Loading in Presence of Gate Delays.", "DBLP authors": ["Alodeep Sanyal", "Kunal P. Ganeshpure", "Sandip Kundu"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2106169", "OA papers": [{"PaperId": "https://openalex.org/W2016676466", "PaperTitle": "Test Pattern Generation for Multiple Aggressor Crosstalk Effects Considering Gate Leakage Loading in Presence of Gate Delays", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Test Autom. Products Res. Div., Synopsys Inc., Mountain View, CA, USA": 1.0, "University of Massachusetts Amherst": 2.0}, "Authors": ["Arun J. Sanyal", "Kunal Ganeshpure", "S.S. Kundu"]}]}, {"DBLP title": "Cogeneration of Fast Motion Estimation Processors and Algorithms for Advanced Video Coding.", "DBLP authors": ["Jos\u00e9 Luis N\u00fa\u00f1ez-Y\u00e1\u00f1ez", "Atukem Nabina", "Eddie Hung", "George Vafiadis"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2104166", "OA papers": [{"PaperId": "https://openalex.org/W2095014960", "PaperTitle": "Cogeneration of Fast Motion Estimation Processors and Algorithms for Advanced Video Coding", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Bristol": 3.0, "University of British Columbia": 1.0}, "Authors": ["Jose L Nunez-Yanez", "A. Nabina", "Eddie Hung", "George Vafiadis"]}]}, {"DBLP title": "Toeplitz Matrix Approach for Binary Field Multiplication Using Quadrinomials.", "DBLP authors": ["M. Anwar Hasan", "Ashkan Hosseinzadeh Namin", "Christophe N\u00e8gre"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2106524", "OA papers": [{"PaperId": "https://openalex.org/W1985137218", "PaperTitle": "Toeplitz Matrix Approach for Binary Field Multiplication Using Quadrinomials", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Waterloo": 3.0}, "Authors": ["M. Zahid Hasan", "Ashkan Hosseinzadeh Namin", "Christophe Negre"]}]}, {"DBLP title": "NCTU-GR: Efficient Simulated Evolution-Based Rerouting and Congestion-Relaxed Layer Assignment on 3-D Global Routing.", "DBLP authors": ["Ke-Ren Dai", "Wen-Hao Liu", "Yih-Lang Li"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2102780", "OA papers": [{"PaperId": "https://openalex.org/W2133560740", "PaperTitle": "NCTU-GR: Efficient Simulated Evolution-Based Rerouting and Congestion-Relaxed Layer Assignment on 3-D Global Routing", "Year": 2012, "CitationCount": 67, "EstimatedCitation": 67, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Keren Dai", "Wen-Hao Liu", "Yih-Lang Li"]}]}, {"DBLP title": "SKB-Tree: A Fixed-Outline Driven Representation for Modern Floorplanning Problems.", "DBLP authors": ["Jai-Ming Lin", "Zhi-Xiong Hung"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2104983", "OA papers": [{"PaperId": "https://openalex.org/W2160301612", "PaperTitle": "SKB-Tree: A Fixed-Outline Driven Representation for Modern Floorplanning Problems", "Year": 2012, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"National Cheng Kung University": 2.0}, "Authors": ["Jun Lin", "Zhi-Xiong Hung"]}]}, {"DBLP title": "ECOS: Stable Matching Based Metal-Only ECO Synthesis.", "DBLP authors": ["Iris Hui-Ru Jiang", "Hua-Yu Chang"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2104377", "OA papers": [{"PaperId": "https://openalex.org/W1991788119", "PaperTitle": "ECOS: Stable Matching Based Metal-Only ECO Synthesis", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Yang Ming Chiao Tung University": 1.0, "National Taiwan University": 1.0}, "Authors": ["Iris Hui-Ru Jiang", "Hua-Yu Chang"]}]}, {"DBLP title": "A Framework for Layout-Dependent STI Stress Analysis and Stress-Aware Circuit Optimization.", "DBLP authors": ["Jiying Xue", "Yangdong Deng", "Zuochang Ye", "Hongrui Wang", "Liu Yang", "Zhiping Yu"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2102374", "OA papers": [{"PaperId": "https://openalex.org/W2143770383", "PaperTitle": "A Framework for Layout-Dependent STI Stress Analysis and Stress-Aware Circuit Optimization", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Tsinghua University": 3.0, "Institute of Microelectronics": 3.0}, "Authors": ["Jiying Xue", "Yangdong Deng", "Zuochang Ye", "Hong-Rui Wang", "Liu Yang", "Zhiping Yu"]}]}, {"DBLP title": "Stack Aware Threshold Voltage Assignment in 3-D Multicore Designs.", "DBLP authors": ["Koushik Chakraborty", "Sanghamitra Roy"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2105513", "OA papers": [{"PaperId": "https://openalex.org/W2003730986", "PaperTitle": "Stack Aware Threshold Voltage Assignment in 3-D Multicore Designs", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Utah State University": 2.0}, "Authors": ["Koushik Chakraborty", "Scott Roy"]}]}, {"DBLP title": "Flexible and Reconfigurable Mismatch-Tolerant Serial Clock Distribution Networks.", "DBLP authors": ["Atanu Chattopadhyay", "Zeljko Zilic"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2104982", "OA papers": [{"PaperId": "https://openalex.org/W2090213929", "PaperTitle": "Flexible and Reconfigurable Mismatch-Tolerant Serial Clock Distribution Networks", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"McGill University": 2.0}, "Authors": ["Amares Chattopadhyay", "Zeljko Zilic"]}]}, {"DBLP title": "Raising FPGA Logic Density Through Synthesis-Inspired Architecture.", "DBLP authors": ["Jason Helge Anderson", "Qiang Wang", "Chirag Ravishankar"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2102781", "OA papers": [{"PaperId": "https://openalex.org/W2095462161", "PaperTitle": "Raising FPGA Logic Density Through Synthesis-Inspired Architecture", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Toronto": 1.0, "Huawei Technologies (United States)": 1.0, "University of Waterloo": 1.0}, "Authors": ["J. Anderson", "Qiang Wang", "Chirag Ravishankar"]}]}, {"DBLP title": "Hierarchical Design of an Application-Specific Instruction Set Processor for High-Throughput and Scalable FFT Processing.", "DBLP authors": ["Xuan Guan", "Yunsi Fei", "Hai Lin"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2105512", "OA papers": [{"PaperId": "https://openalex.org/W1984448098", "PaperTitle": "Hierarchical Design of an Application-Specific Instruction Set Processor for High-Throughput and Scalable FFT Processing", "Year": 2012, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"University of Connecticut": 3.0}, "Authors": ["Xuan Guan", "Yunsi Fei", "Hai Lin"]}]}, {"DBLP title": "A 15 MHz to 600 MHz, 20 mW, 0.38 mm2 Split-Control, Fast Coarse Locking Digital DLL in 0.13 \u00b5 m CMOS.", "DBLP authors": ["Sebastian Hoyos", "Cheongyuen W. Tsang", "Johan P. Vanderhaegen", "Yun Chiu", "Yasutoshi Aibara", "Haideh Khorramabadi", "Borivoje Nikolic"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2106170", "OA papers": [{"PaperId": "https://openalex.org/W1997689645", "PaperTitle": "A 15 MHz to 600 MHz, 20 mW, 0.38 mm$^{2}$ Split-Control, Fast Coarse Locking Digital DLL in 0.13 $\\mu$m CMOS", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Texas A&M University": 1.0, "Agilent Technologies (Germany)": 1.0, "Robert Bosch (Netherlands)": 1.0, "The University of Texas at Dallas": 1.0, "Renesas Electronics (United States)": 1.0, "University of California, Berkeley": 2.0}, "Authors": ["Sebastian Hoyos", "C.F. Tsang", "Joke Vanderhaegen", "Yun Chiu", "Y. Aibara", "H. Khorramabadi", "Borivoje Nikolic"]}]}, {"DBLP title": "High-Throughput Interpolator Architecture for Low-Complexity Chase Decoding of RS Codes.", "DBLP authors": ["Francisco Garcia-Herrero", "Mar\u00eda Jos\u00e9 Canet", "Javier Valls", "Pramod Kumar Meher"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2010.2103961", "OA papers": [{"PaperId": "https://openalex.org/W2170181037", "PaperTitle": "High-Throughput Interpolator Architecture for Low-Complexity Chase Decoding of RS Codes", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Universitat Polit\u00e8cnica de Val\u00e8ncia": 3.0, "Institute for Infocomm Research": 1.0}, "Authors": ["Francisco Garcia-Herrero", "M.J. Canet", "J. Valls", "Pramod Kumar Meher"]}]}, {"DBLP title": "Enhancing Electromagnetic Analysis Using Magnitude Squared Incoherence.", "DBLP authors": ["Amine Dehbaoui", "Victor Lomn\u00e9", "Thomas Ordas", "Lionel Torres", "Michel Robert", "Philippe Maurine"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2104984", "OA papers": [{"PaperId": "https://openalex.org/W2164847526", "PaperTitle": "Enhancing Electromagnetic Analysis Using Magnitude Squared Incoherence", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Laboratory of Informatics Robotics and Microelectronics of Montpellier, Montpellier, France": 1.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 5.0}, "Authors": ["Amine Dehbaoui", "Victor Lomn\u00e9", "Thomas Ordas", "Luis Torres", "Michel Robert", "Philippe Maurine"]}]}, {"DBLP title": "WiT: Optimal Wiring Topology for Electromigration Avoidance.", "DBLP authors": ["Iris Hui-Ru Jiang", "Hua-Yu Chang", "Chih-Long Chang"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2116049", "OA papers": [{"PaperId": "https://openalex.org/W1979787852", "PaperTitle": "WiT: Optimal Wiring Topology for Electromigration Avoidance", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "National Taiwan University": 1.0}, "Authors": ["Iris Hui-Ru Jiang", "Hua-Yu Chang", "Chih-Long Chang"]}]}, {"DBLP title": "HLS-dv: A High-Level Synthesis Framework for Dual-Vdd Architectures.", "DBLP authors": ["Insup Shin", "Seungwhun Paik", "Dongwan Shin", "Youngsoo Shin"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2122310", "OA papers": [{"PaperId": "https://openalex.org/W2006645916", "PaperTitle": "HLS-dv: A High-Level Synthesis Framework for Dual-Vdd Architectures", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0, "Qualcomm (United States)": 1.0}, "Authors": ["Insup Shin", "Seungwhun Paik", "Dongwan Shin", "Youngsoo Shin"]}]}, {"DBLP title": "Sleep Mode Analysis and Optimization With Minimal-Sized Power Gating Switch for Ultra-Low ${V}_{\\rm dd}$ Operation.", "DBLP authors": ["Mingoo Seok", "Scott Hanson", "David T. Blaauw", "Dennis Sylvester"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2109069", "OA papers": [{"PaperId": "https://openalex.org/W2198157070", "PaperTitle": "Sleep Mode Analysis and Optimization With Minimal-Sized Power Gating Switch for Ultra-Low ${V}_{\\rm dd}$ Operation", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["Mingoo Seok", "Susan Hanson", "David Blaauw", "Dennis Sylvester"]}]}, {"DBLP title": "Enhancing NBTI Recovery in SRAM Arrays Through Recovery Boosting.", "DBLP authors": ["Taniya Siddiqua", "Sudhanva Gurumurthi"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2109973", "OA papers": [{"PaperId": "https://openalex.org/W2108957996", "PaperTitle": "Enhancing NBTI Recovery in SRAM Arrays Through Recovery Boosting", "Year": 2012, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of Virginia": 2.0}, "Authors": ["Taniya Siddiqua", "Sudhanva Gurumurthi"]}]}, {"DBLP title": "Variation Trained Drowsy Cache (VTD-Cache): A History Trained Variation Aware Drowsy Cache for Fine Grain Voltage Scaling.", "DBLP authors": ["Avesta Sasan", "Kiarash Amiri", "Houman Homayoun", "Ahmed M. Eltawil", "Fadi J. Kurdahi"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2106523", "OA papers": [{"PaperId": "https://openalex.org/W2106484648", "PaperTitle": "Variation Trained Drowsy Cache (VTD-Cache): A History Trained Variation Aware Drowsy Cache for Fine Grain Voltage Scaling", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, Irvine": 5.0}, "Authors": ["Avesta Sasan", "Kiarash Amiri", "Houman Homayoun", "Ahmed M. Eltawil", "Fadi J. Kurdahi"]}]}, {"DBLP title": "Replicating Tag Entries for Reliability Enhancement in Cache Tag Arrays.", "DBLP authors": ["Shuai Wang", "Jie S. Hu", "Sotirios G. Ziavras"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2111469", "OA papers": [{"PaperId": "https://openalex.org/W2047693419", "PaperTitle": "Replicating Tag Entries for Reliability Enhancement in Cache Tag Arrays", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Nanjing University of Science and Technology": 1.0, "New Jersey Institute of Technology": 2.0}, "Authors": ["Shuai Wang", "Jie Hu", "Sotirios G. Ziavras"]}]}, {"DBLP title": "A High Performance Video Transform Engine by Using Space-Time Scheduling Strategy.", "DBLP authors": ["Yuan-Ho Chen", "Tsin-Yuan Chang"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2110620", "OA papers": [{"PaperId": "https://openalex.org/W1970556373", "PaperTitle": "A High Performance Video Transform Engine by Using Space-Time Scheduling Strategy", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Yuan-Ho Chen", "Tsin-Yuan Chang"]}]}, {"DBLP title": "Design of an Error Detection and Data Recovery Architecture for Motion Estimation Testing Applications.", "DBLP authors": ["Chang-Hsin Cheng", "Yu Liu", "Chun-Lung Hsu"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2109972", "OA papers": [{"PaperId": "https://openalex.org/W2080230386", "PaperTitle": "Design of an Error Detection and Data Recovery Architecture for Motion Estimation Testing Applications", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Dong Hwa University": 3.0}, "Authors": ["Chang-Hsin Cheng", "Yu Liu", "Chun-Lung Hsu"]}]}, {"DBLP title": "VLSI Design of an SVM Learning Core on Sequential Minimal Optimization Algorithm.", "DBLP authors": ["Ta-Wen Kuan", "Jhing-Fa Wang", "Jia-Ching Wang", "Po-Chuan Lin", "Gaung-Hui Gu"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2107533", "OA papers": [{"PaperId": "https://openalex.org/W2090324313", "PaperTitle": "VLSI Design of an SVM Learning Core on Sequential Minimal Optimization Algorithm", "Year": 2012, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"National Cheng Kung University": 2.0, "National Central University": 1.0, "Tung Fang Design Institute": 1.0, "Industrial Technology Research Institute": 1.0}, "Authors": ["Ta-Wen Kuan", "Jhing-Fa Wang", "Jia-Ching Wang", "Po-Chuan Lin", "Gaung-Hui Gu"]}]}, {"DBLP title": "Loop Acceleration Exploration for ASIP Architecture.", "DBLP authors": ["Mame Maria Mbaye", "Normand B\u00e9langer", "Yvon Savaria", "Samuel Pierre"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2107923", "OA papers": [{"PaperId": "https://openalex.org/W2108917009", "PaperTitle": "Loop Acceleration Exploration for ASIP Architecture", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Polytechnique Montr\u00e9al": 4.0}, "Authors": ["M.M. Mbaye", "Normand Belanger", "Yvon Savaria", "Samuel Pierre"]}]}, {"DBLP title": "VLSI Architecture of Arithmetic Coder Used in SPIHT.", "DBLP authors": ["Kai Liu", "Evgeniy Belyaev", "Jie Guo"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2109068", "OA papers": [{"PaperId": "https://openalex.org/W2151795605", "PaperTitle": "VLSI Architecture of Arithmetic Coder Used in SPIHT", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Xidian University": 2.0, "St. Petersburg Institute for Informatics and Automation": 1.0}, "Authors": ["Kai Liu", "Evgeny Belyaev", "Jie Guo"]}]}, {"DBLP title": "TSV Redundancy: Architecture and Design Issues in 3-D IC.", "DBLP authors": ["Ang-Chih Hsieh", "TingTing Hwang"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2107924", "OA papers": [{"PaperId": "https://openalex.org/W4361868703", "PaperTitle": "TSV Redundancy: Architecture and Design Issues in 3-D IC", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"National Tsing Hua University": 1.0}, "Authors": ["Ang-Chih Hsieh", "TingTing Hwang"]}]}, {"DBLP title": "Physical-Defect Modeling and Optimization for Fault-Insertion Test.", "DBLP authors": ["Zhaobo Zhang", "Zhanglei Wang", "Xinli Gu", "Krishnendu Chakrabarty"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2114681", "OA papers": [{"PaperId": "https://openalex.org/W2128663511", "PaperTitle": "Physical-Defect Modeling and Optimization for Fault-Insertion Test", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Duke University": 2.0, "Cisco Systems Inc., San Jose, CA, USA.#TAB#": 2.0}, "Authors": ["Zhaobo Zhang", "Zhanglei Wang", "Xinli Gu", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "PVT Variation Tolerant Current Source With On-Chip Digital Self-Calibration.", "DBLP authors": ["Moo-young Kim", "Hokyu Lee", "Chulwoo Kim"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2109971", "OA papers": [{"PaperId": "https://openalex.org/W2153619491", "PaperTitle": "PVT Variation Tolerant Current Source With On-Chip Digital Self-Calibration", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Korea University": 3.0}, "Authors": ["Moo Hwan Kim", "Hokyu Lee", "Chulwoo Kim"]}]}, {"DBLP title": "Threshold Voltage Tuning for Faster Activation With Lower Noise in Tri-Mode MTCMOS Circuits.", "DBLP authors": ["Hailong Jiao", "Volkan Kursun"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2110663", "OA papers": [{"PaperId": "https://openalex.org/W1991864297", "PaperTitle": "Threshold Voltage Tuning for Faster Activation With Lower Noise in Tri-Mode MTCMOS Circuits", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Hong Kong University of Science and Technology": 2.0}, "Authors": ["Hailong Jiao", "Volkan Kursun"]}]}, {"DBLP title": "Embedded I/O PAD Circuit Design for OTP Memory Power-Switch Functionality.", "DBLP authors": ["Shao-Chang Huang", "Ke-Horng Chen", "Weiyao Lin", "Zon-Lon Lee", "Kun-Wei Chang", "Erica Hsu", "Wenson Lee", "Lin-Fwu Chen", "Chris Chun-Hung Lu"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2106808", "OA papers": [{"PaperId": "https://openalex.org/W2115351797", "PaperTitle": "Embedded I/O PAD Circuit Design for OTP Memory Power-Switch Functionality", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "eMemory Technol. Inc., Hsinchu, Taiwan": 7.0}, "Authors": ["Shao-Chang Huang", "Ke-Horng Chen", "Weiyao Lin", "Zon-Lon Lee", "Kun-Wei Chang", "Erica Hsu", "Wenson Lee", "Lequn Chen", "Chris Xiaoxuan Lu"]}]}, {"DBLP title": "Analog Implementation of a Novel Resistive-Type Sigmoidal Neuron.", "DBLP authors": ["Golnar Khodabandehloo", "Mitra Mirhassani", "Majid Ahmadi"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2109404", "OA papers": [{"PaperId": "https://openalex.org/W2094621017", "PaperTitle": "Analog Implementation of a Novel Resistive-Type Sigmoidal Neuron", "Year": 2012, "CitationCount": 75, "EstimatedCitation": 75, "Affiliations": {"University of Windsor": 3.0}, "Authors": ["G. Khodabandehloo", "Mitra Mirhassani", "Majid Ahmadi"]}]}, {"DBLP title": "High-Speed Low-Power Viterbi Decoder Design for TCM Decoders.", "DBLP authors": ["Jinjin He", "Huaping Liu", "Zhongfeng Wang", "Xinming Huang", "Kai Zhang"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2111392", "OA papers": [{"PaperId": "https://openalex.org/W2031422850", "PaperTitle": "High-Speed Low-Power Viterbi Decoder Design for TCM Decoders", "Year": 2012, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"Oregon State University": 2.0, "Broadcom (United States)": 1.0, "Worcester Polytechnic Institute": 2.0}, "Authors": ["Jinjin He", "Huaping Liu", "Zhongfeng Wang", "Xinming Huang", "Kai Zhang"]}]}, {"DBLP title": "All-Digital Wide Range Precharge Logic 50% Duty Cycle Corrector.", "DBLP authors": ["Junhui Gu", "Jianhui Wu", "Danhong Gu", "Meng Zhang", "Longxing Shi"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2111424", "OA papers": [{"PaperId": "https://openalex.org/W1993588700", "PaperTitle": "All-Digital Wide Range Precharge Logic 50% Duty Cycle Corrector", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Southeast University": 5.0}, "Authors": ["Junhui Gu", "Jianhui Wu", "Danhong Gu", "Rui Zhang", "Longxing Shi"]}]}, {"DBLP title": "A Two-Channel Asynchronous SAR ADC With Metastable-Then-Set Algorithm.", "DBLP authors": ["Sang-Hyun Cho", "Chang-Kyo Lee", "Sang-Gug Lee", "Seung-Tak Ryu"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2109743", "OA papers": [{"PaperId": "https://openalex.org/W2132597524", "PaperTitle": "A Two-Channel Asynchronous SAR ADC With Metastable-Then-Set Algorithm", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Korea Advanced Institute of Science and Technology": 4.0}, "Authors": ["Sang Heon Cho", "Chang-Kyo Lee", "Sang-Gug Lee", "Seung-Tak Ryu"]}]}, {"DBLP title": "On-Chip Process Variations Compensation Using an Analog Adaptive Body Bias (A-ABB).", "DBLP authors": ["Hassan Mostafa", "Mohab Anis", "Mohamed I. Elmasry"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2107583", "OA papers": [{"PaperId": "https://openalex.org/W2015710739", "PaperTitle": "On-Chip Process Variations Compensation Using an Analog Adaptive Body Bias (A-ABB)", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Waterloo": 2.0, "American University in Cairo": 1.0}, "Authors": ["Mohamed Hassan", "Mohammad Anis", "Mohamed I. Elmasry"]}]}, {"DBLP title": "IVF: Characterizing the Vulnerability of Microprocessor Structures to Intermittent Faults.", "DBLP authors": ["Songjun Pan", "Yu Hu", "Xiaowei Li"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2134115", "OA papers": [{"PaperId": "https://openalex.org/W2083842387", "PaperTitle": "IVF: Characterizing the Vulnerability of Microprocessor Structures to Intermittent Faults", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Chinese Academy of Sciences": 1.0, "Key Lab. of Comput. Syst. & Archit., Inst. of Comput. Technol., Beijing, China": 2.0}, "Authors": ["Songjun Pan", "Yu Hu", "Xiaowei Li"]}]}, {"DBLP title": "CLIP: Circuit Level IC Protection Through Direct Injection of Process Variations.", "DBLP authors": ["W. Paul Griffin", "Anand Raghunathan", "Kaushik Roy"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2135868", "OA papers": [{"PaperId": "https://openalex.org/W2003105949", "PaperTitle": "CLIP: Circuit Level IC Protection Through Direct Injection of Process Variations", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["W. P. Griffin", "Anand Raghunathan", "Kaushik Roy"]}]}, {"DBLP title": "An On-Chip Delay Measurement Technique Using Signature Registers for Small-Delay Defect Detection.", "DBLP authors": ["Kentaroh Katoh", "Kazuteru Namba", "Hideo Ito"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2125994", "OA papers": [{"PaperId": "https://openalex.org/W2145724740", "PaperTitle": "An On-Chip Delay Measurement Technique Using Signature Registers for Small-Delay Defect Detection", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Chiba University": 3.0}, "Authors": ["Kazuo Katoh", "Keiichi Namba", "Hiroshi Ito"]}]}, {"DBLP title": "Design Exploration of Quadrature Methods in Option Pricing.", "DBLP authors": ["Anson H. T. Tse", "David B. Thomas", "Wayne Luk"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2128354", "OA papers": [{"PaperId": "https://openalex.org/W2056166166", "PaperTitle": "Design Exploration of Quadrature Methods in Option Pricing", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Anson H.T. Tse", "Daniel Thomas", "Wayne Luk"]}]}, {"DBLP title": "Fair and Consistent Hardware Evaluation of Fourteen Round Two SHA-3 Candidates.", "DBLP authors": ["Miroslav Knezevic", "Kazuyuki Kobayashi", "Jun Ikegami", "Shin'ichiro Matsuo", "Akashi Satoh", "\u00dcnal Ko\u00e7abas", "Junfeng Fan", "Toshihiro Katashita", "Takeshi Sugawara", "Kazuo Sakiyama", "Ingrid Verbauwhede", "Kazuo Ohta", "Naofumi Homma", "Takafumi Aoki"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2128353", "OA papers": [{"PaperId": "https://openalex.org/W2027467955", "PaperTitle": "Fair and Consistent Hardware Evaluation of Fourteen Round Two SHA-3 Candidates", "Year": 2012, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"KU Leuven": 4.0, "University of Electro-Communications": 4.0, "National Institute of Information and Communications Technology": 1.0, "National Institute of Advanced Industrial Science and Technology": 2.0, "Tohoku University": 3.0}, "Authors": ["Miroslav Knezevic", "Kenzo Kobayashi", "J. Ikegami", "Shoichiro Matsuo", "Akashi Satoh", "Unal Kocabas", "Junfeng Fan", "Toshihiro Katashita", "Teruo Sugawara", "Kazuyuki Sakiyama", "Ingrid Verbauwhede", "Kunihiro Ohta", "Naofumi Homma", "Toru Aoki"]}]}, {"DBLP title": "A Scalable High-Performance Virus Detection Processor Against a Large Pattern Set for Embedded Network Security.", "DBLP authors": ["Chieh-Jen Cheng", "Chao-Ching Wang", "Wei-Chun Ku", "Tien-Fu Chen", "Jinn-Shyan Wang"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2119382", "OA papers": [{"PaperId": "https://openalex.org/W2052194687", "PaperTitle": "A Scalable High-Performance Virus Detection Processor Against a Large Pattern Set for Embedded Network Security", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Chung Cheng University": 4.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Chieh-Jen Cheng", "Chao-Ching Wang", "Wei-Chun Ku", "Tien-Fu Chen", "Jinn-Shyan Wang"]}]}, {"DBLP title": "Analysis and On-Chip Monitoring of Gate Oxide Breakdown in SRAM Cells.", "DBLP authors": ["Fahad Ahmed", "Linda Milor"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2119500", "OA papers": [{"PaperId": "https://openalex.org/W2145752244", "PaperTitle": "Analysis and On-Chip Monitoring of Gate Oxide Breakdown in SRAM Cells", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Faheem Ahmed", "Linda Milor"]}]}, {"DBLP title": "Decentralized and Passive Model Order Reduction of Linear Networks With Massive Ports.", "DBLP authors": ["Boyuan Yan", "Sheldon X.-D. Tan", "Lingfei Zhou", "Jie Chen", "Ruijing Shen"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2126612", "OA papers": [{"PaperId": "https://openalex.org/W2045937571", "PaperTitle": "Decentralized and Passive Model Order Reduction of Linear Networks With Massive Ports", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Texas A&M University": 1.0, "University of California, Riverside": 2.0, "Western Digital (United States)": 1.0, "City University of Hong Kong": 1.0}, "Authors": ["Boyuan Yan", "Sheldon X.-D. Tan", "Lingfei Zhou", "Jie Chen", "Ruijing Shen"]}]}, {"DBLP title": "Single Cycle Access Structure for Logic Test.", "DBLP authors": ["Tobias Strauch"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2134875", "OA papers": [{"PaperId": "https://openalex.org/W1991804702", "PaperTitle": "Single Cycle Access Structure for Logic Test", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"R&D, EDAptability e.K., Munich, Germany#TAB#": 1.0}, "Authors": ["T. Strauch"]}]}, {"DBLP title": "Dynamic Supply and Threshold Voltage Scaling for CMOS Digital Circuits Using In-Situ Power Monitor.", "DBLP authors": ["Nandish Ashutosh Mehta", "Bharadwaj Amrutur"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2132765", "OA papers": [{"PaperId": "https://openalex.org/W2128968556", "PaperTitle": "Dynamic Supply and Threshold Voltage Scaling for CMOS Digital Circuits Using In-Situ Power Monitor", "Year": 2012, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Indian Institute of Science Bangalore": 2.0}, "Authors": ["Neeraj Mehta", "Bharadwaj Amrutur"]}]}, {"DBLP title": "System-Wide Leakage-Aware Energy Minimization Using Dynamic Voltage Scaling and Cache Reconfiguration in Multitasking Systems.", "DBLP authors": ["Weixun Wang", "Prabhat Mishra"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2116814", "OA papers": [{"PaperId": "https://openalex.org/W2001609213", "PaperTitle": "System-Wide Leakage-Aware Energy Minimization Using Dynamic Voltage Scaling and Cache Reconfiguration in Multitasking Systems", "Year": 2012, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Weixun Wang", "P. C. Mishra"]}]}, {"DBLP title": "The Effect of Random Dopant Fluctuations on Logic Timing at Low Voltage.", "DBLP authors": ["Rahul Rithe", "Sharon Chou", "Jie Gu", "Alice Wang", "Satyendra Datla", "Gordon Gammie", "Dennis Buss", "Anantha P. Chandrakasan"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2124477", "OA papers": [{"PaperId": "https://openalex.org/W2079677144", "PaperTitle": "The Effect of Random Dopant Fluctuations on Logic Timing at Low Voltage", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Massachusetts Institute of Technology": 2.0, "Stanford University": 1.0, "MaxLinear (United States)": 1.0, "Texas Instruments (United States)": 4.0}, "Authors": ["Rahul Rithe", "Siaw Kiang Chou", "Jie Gu", "Sa A. Wang", "Satyendra Datla", "Gordon Gammie", "Dennis D. Buss", "Anantha P. Chandrakasan"]}]}, {"DBLP title": "Variation-Aware Voltage Level Selection.", "DBLP authors": ["Saumya Chandra", "Anand Raghunathan", "Sujit Dey"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2126050", "OA papers": [{"PaperId": "https://openalex.org/W2060012208", "PaperTitle": "Variation-Aware Voltage Level Selection", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, San Diego": 2.0, "Purdue University West Lafayette": 1.0}, "Authors": ["Sanjeev Chandra", "Anand Raghunathan", "Sourav Dey"]}]}, {"DBLP title": "Sub \u00b5W Noise Reduction for CIC Hearing Aids.", "DBLP authors": ["Cheng-Wen Wei", "Sheng-Jie Su", "Tian-Sheuan Chang", "Shyh-Jye Jou"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2125805", "OA papers": [{"PaperId": "https://openalex.org/W2051202366", "PaperTitle": "Sub $\\mu$W Noise Reduction for CIC Hearing Aids", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0}, "Authors": ["Cheng-Wen Wei", "Sheng-Jie Su", "Tian-Sheuan Chang", "Shyh-Jye Jou"]}]}, {"DBLP title": "A 3-10 GHz, 14 Bands CMOS Frequency Synthesizer With Spurs Reduction for MB-OFDM UWB System.", "DBLP authors": ["Tai-You Lu", "Wei-Zen Chen"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2134874", "OA papers": [{"PaperId": "https://openalex.org/W2082557624", "PaperTitle": "A 3\u201310 GHz, 14 Bands CMOS Frequency Synthesizer With Spurs Reduction for MB-OFDM UWB System", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Tai-You Lu", "Wei-Zen Chen"]}]}, {"DBLP title": "Low-Complexity Sequential Searcher for Robust Symbol Synchronization in OFDM Systems.", "DBLP authors": ["Terng-Yin Hsu", "Shau-Yu Cheng"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2136390", "OA papers": [{"PaperId": "https://openalex.org/W2116133163", "PaperTitle": "Low-Complexity Sequential Searcher for Robust Symbol Synchronization in OFDM Systems", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Terng-Yin Hsu", "Shau-Yu Cheng"]}]}, {"DBLP title": "An Adaptive Equalizer With the Capacitance Multiplication for DisplayPort Main Link in 0.18-\u00b5m CMOS.", "DBLP authors": ["Won-Young Lee", "Lee-Sup Kim"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2130546", "OA papers": [{"PaperId": "https://openalex.org/W2047305523", "PaperTitle": "An Adaptive Equalizer With the Capacitance Multiplication for DisplayPort Main Link in 0.18-$\\mu$m CMOS", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0}, "Authors": ["Won Young Lee", "Lee-Sup Kim"]}]}, {"DBLP title": "A Spur Suppression Technique Using an Edge-Interpolator for a Charge-Pump PLL.", "DBLP authors": ["Jaehyouk Choi", "Woonyun Kim", "Kyutae Lim"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2129602", "OA papers": [{"PaperId": "https://openalex.org/W1966204301", "PaperTitle": "A Spur Suppression Technique Using an Edge-Interpolator for a Charge-Pump PLL", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Jaehyouk Choi", "Woonyun Kim", "Kyutae Lim"]}]}, {"DBLP title": "Energy-Efficient Low-Latency 600 MHz FIR With High-Overdrive Charge-Recovery Logic.", "DBLP authors": ["Jerry C. Kao", "Wei-Hsiang Ma", "Visvesh S. Sathe", "Marios C. Papaefthymiou"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2140346", "OA papers": [{"PaperId": "https://openalex.org/W2028364018", "PaperTitle": "Energy-Efficient Low-Latency 600 MHz FIR With High-Overdrive Charge-Recovery Logic", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["Jerry Chang-Jui Kao", "Wei-Hsiang Ma", "Visvesh S. Sathe", "Marios C. Papaefthymiou"]}]}, {"DBLP title": "All Digital Linear Voltage Regulator for Super- to Near-Threshold Operation.", "DBLP authors": ["Wei-Chih Hsieh", "Wei Hwang"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2143438", "OA papers": [{"PaperId": "https://openalex.org/W1973542229", "PaperTitle": "All Digital Linear Voltage Regulator for Super- to Near-Threshold Operation", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Wei-Chih Hsieh", "Wei Hwang"]}]}, {"DBLP title": "A Reconfigurable Clock Polarity Assignment Flow for Clock Gated Designs.", "DBLP authors": ["Jianchao Lu", "Ying Teng", "Baris Taskin"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2147339", "OA papers": [{"PaperId": "https://openalex.org/W2127588614", "PaperTitle": "A Reconfigurable Clock Polarity Assignment Flow for Clock Gated Designs", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Drexel University": 3.0}, "Authors": ["Jianchao Lu", "Ying Teng", "Baris Taskin"]}]}, {"DBLP title": "Design Exploration of Hybrid CMOS and Memristor Circuit by New Modified Nodal Analysis.", "DBLP authors": ["Wei Fei", "Hao Yu", "Wei Zhang", "Kiat Seng Yeo"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2136443", "OA papers": [{"PaperId": "https://openalex.org/W2129857517", "PaperTitle": "Design Exploration of Hybrid CMOS and Memristor Circuit by New Modified Nodal Analysis", "Year": 2012, "CitationCount": 76, "EstimatedCitation": 76, "Affiliations": {"Nanyang Technological University": 4.0}, "Authors": ["Wei Fei", "Hao Yu", "Wei Zhang", "Kiat Seng Yeo"]}]}, {"DBLP title": "Gradual Diagnostic Test Generation and Observation Point Insertion Based on the Structural Distance Between Indistinguished Fault Pairs.", "DBLP authors": ["Irith Pomeranz"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2138729", "OA papers": [{"PaperId": "https://openalex.org/W2055589924", "PaperTitle": "Gradual Diagnostic Test Generation and Observation Point Insertion Based on the Structural Distance Between Indistinguished Fault Pairs", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Secure Multipliers Resilient to Strong Fault-Injection Attacks Using Multilinear Arithmetic Codes.", "DBLP authors": ["Zhen Wang", "Mark G. Karpovsky", "Ajay Joshi"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2147340", "OA papers": [{"PaperId": "https://openalex.org/W2105150168", "PaperTitle": "Secure Multipliers Resilient to Strong Fault-Injection Attacks Using Multilinear Arithmetic Codes", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Boston University": 3.0}, "Authors": ["Zhen Wang", "Mark G. Karpovsky", "Amit Joshi"]}]}, {"DBLP title": "Scalable Hardware Trojan Diagnosis.", "DBLP authors": ["Sheng Wei", "Miodrag Potkonjak"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2147341", "OA papers": [{"PaperId": "https://openalex.org/W2088380002", "PaperTitle": "Scalable Hardware Trojan Diagnosis", "Year": 2012, "CitationCount": 95, "EstimatedCitation": 95, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Qingyi Wei", "Miodrag Potkonjak"]}]}, {"DBLP title": "Parallel Architecture for Hierarchical Optical Flow Estimation Based on FPGA.", "DBLP authors": ["Francisco Barranco", "Matteo Tomasi", "Javier D\u00edaz", "Mauricio Vanegas", "Eduardo Ros"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2145423", "OA papers": [{"PaperId": "https://openalex.org/W2047120166", "PaperTitle": "Parallel Architecture for Hierarchical Optical Flow Estimation Based on FPGA", "Year": 2012, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"University of Granada": 4.5, "University of Genoa": 0.5}, "Authors": ["Francisco Barranco", "Matteo Tomasi", "J. Casanueva Diaz", "Mauricio Vanegas", "Eduardo Ros"]}]}, {"DBLP title": "Pipelined Parallel FFT Architectures via Folding Transformation.", "DBLP authors": ["Manohar Ayinala", "Michael J. Brown", "Keshab K. Parhi"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2147338", "OA papers": [{"PaperId": "https://openalex.org/W2097780146", "PaperTitle": "Pipelined Parallel FFT Architectures via Folding Transformation", "Year": 2012, "CitationCount": 138, "EstimatedCitation": 138, "Affiliations": {"University of Minnesota": 3.0}, "Authors": ["Manohar Ayinala", "Matthew A. Brown", "Keshab K. Parhi"]}]}, {"DBLP title": "A Mobile 3-D Display Processor With A Bandwidth-Saving Subdivider.", "DBLP authors": ["Seok-Hoon Kim", "Sung-Eui Yoon", "Sang-Hye Chung", "Young-Jun Kim", "Hong-Yun Kim", "Kyusik Chung", "Lee-Sup Kim"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2150253", "OA papers": [{"PaperId": "https://openalex.org/W2148992942", "PaperTitle": "A Mobile 3-D Display Processor With A Bandwidth-Saving Subdivider", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Dept. of Electr. Eng., Korea Adv. Inst. of Sci. & Technol., Daejeon, South Korea#TAB#": 6.0, "Korea Institute of Science & Technology Information": 1.0}, "Authors": ["Seokhoon Kim", "Sung-Eui Yoon", "Sang-Hye Chung", "Young Ho Kim", "Hong-Yun Kim", "Kyusik Chung", "Lee-Sup Kim"]}]}, {"DBLP title": "A Space Reuse Strategy for Flash Translation Layers in SLC NAND Flash Memory Storage Systems.", "DBLP authors": ["Duo Liu", "Yi Wang", "Zhiwei Qin", "Zili Shao", "Yong Guan"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2142015", "OA papers": [{"PaperId": "https://openalex.org/W2042678864", "PaperTitle": "A Space Reuse Strategy for Flash Translation Layers in SLC NAND Flash Memory Storage Systems", "Year": 2012, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"Hong Kong Polytechnic University": 4.0, "Capital Normal University": 1.0}, "Authors": ["Duo Liu", "Yi Wang", "Zhiwei Qin", "Zili Shao", "Yong Liang Guan"]}]}, {"DBLP title": "Impact on Performance and Energy of the Retention Time and Processor Frequency in L1 Macrocell-Based Data Caches.", "DBLP authors": ["Alejandro Valero", "Julio Sahuquillo", "Vicente Lorente", "Salvador Petit", "Pedro L\u00f3pez", "Jos\u00e9 Duato"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2142202", "OA papers": [{"PaperId": "https://openalex.org/W2090662896", "PaperTitle": "Impact on Performance and Energy of the Retention Time and Processor Frequency in L1 Macrocell-Based Data Caches", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Universitat Polit\u00e8cnica de Val\u00e8ncia": 6.0}, "Authors": ["Alberto Valero", "Juan Sahuquillo", "V. Lorente", "Salvador Petit", "P. Lopez", "Jos\u00e9 Duato"]}]}, {"DBLP title": "Automating Data Analysis and Acquisition Setup in a Silicon Debug Environment.", "DBLP authors": ["Yu-Shen Yang", "Andreas G. Veneris", "Nicola Nicolici"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2142407", "OA papers": [{"PaperId": "https://openalex.org/W2071658507", "PaperTitle": "Automating Data Analysis and Acquisition Setup in a Silicon Debug Environment", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Vennsa Technologies (Canada)": 1.0, "University of Toronto": 1.0, "McMaster University": 1.0}, "Authors": ["Yu-Shen Yang", "Andreas Veneris", "Nicola Nicolici"]}]}, {"DBLP title": "Optimization Techniques for the Synchronization of Concurrent Fluidic Operations in Pin-Constrained Digital Microfluidic Biochips.", "DBLP authors": ["Yang Zhao", "Krishnendu Chakrabarty", "Ryan Sturmer", "Vamsee K. Pamula"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2145397", "OA papers": [{"PaperId": "https://openalex.org/W2137272923", "PaperTitle": "Optimization Techniques for the Synchronization of Concurrent Fluidic Operations in Pin-Constrained Digital Microfluidic Biochips", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Duke University": 2.0, "Advanced Liquid Logic": 2.0}, "Authors": ["Yang Zhao", "Krishnendu Chakrabarty", "Ryan A. Sturmer", "Vamsee K. Pamula"]}]}, {"DBLP title": "Modeling of Energy Dissipation in RLC Current-Mode Signaling.", "DBLP authors": ["Sampo Tuuna", "Ethiopia Nigussie", "Jouni Isoaho", "Hannu Tenhunen"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2140345", "OA papers": [{"PaperId": "https://openalex.org/W2105201798", "PaperTitle": "Modeling of Energy Dissipation in RLC Current-Mode Signaling", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Turku": 4.0}, "Authors": ["S. Tuuna", "Ethiopia Nigussie", "J. Isoaho", "Hannu Tenhunen"]}]}, {"DBLP title": "Construction of Optimum Composite Field Architecture for Compact High-Throughput AES S-Boxes.", "DBLP authors": ["Ming Ming Wong", "M. L. Dennis Wong", "Asoke K. Nandi", "Ismat Hijazin"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2141693", "OA papers": [{"PaperId": "https://openalex.org/W2148578019", "PaperTitle": "Construction of Optimum Composite Field Architecture for Compact High-Throughput AES S-Boxes", "Year": 2012, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Swinburne University of Technology Sarawak Campus": 2.0, "University of Liverpool": 1.0, "Swinburne University of Technology": 1.0}, "Authors": ["Michael H. Wong", "Michael H. Wong", "Asoke K. Nandi", "Ismat Hijazin"]}]}, {"DBLP title": "Multi-Pattern $n$-Detection Stuck-At Test Sets for Delay Defect Coverage.", "DBLP authors": ["Irith Pomeranz"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2144627", "OA papers": [{"PaperId": "https://openalex.org/W2143024921", "PaperTitle": "Multi-Pattern $n$-Detection Stuck-At Test Sets for Delay Defect Coverage", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "A Low-Power Low-Cost Design of Primary Synchronization Signal Detection.", "DBLP authors": ["Chixiang Ma", "Hao Cao", "Ping Lin"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2152866", "OA papers": [{"PaperId": "https://openalex.org/W2036099764", "PaperTitle": "A Low-Power Low-Cost Design of Primary Synchronization Signal Detection", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Beijing University of Technology": 3.0}, "Authors": ["Chixiang Ma", "Hao Cao", "Ping Lin"]}]}, {"DBLP title": "A Fast-Response Pseudo-PWM Buck Converter With PLL-Based Hysteresis Control.", "DBLP authors": ["Yanqi Zheng", "Hua Chen", "Ka Nang Leung"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2156437", "OA papers": [{"PaperId": "https://openalex.org/W2162350937", "PaperTitle": "A Fast-Response Pseudo-PWM Buck Converter With PLL-Based Hysteresis Control", "Year": 2012, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"Chinese University of Hong Kong": 3.0}, "Authors": ["Yanqi Zheng", "Hua Chen", "Ka Nang Leung"]}]}, {"DBLP title": "Power Management of MIMO Network Interfaces on Mobile Systems.", "DBLP authors": ["Hang Yu", "Lin Zhong", "Ashutosh Sabharwal"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2157369", "OA papers": [{"PaperId": "https://openalex.org/W2128258646", "PaperTitle": "Power Management of MIMO Network Interfaces on Mobile Systems", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Rice University": 3.0}, "Authors": ["Haocun Yu", "Lin Zhong", "Ashutosh Sabharwal"]}]}, {"DBLP title": "Temperature-Aware Idle Time Distribution for Leakage Energy Optimization.", "DBLP authors": ["Min Bao", "Alexandru Andrei", "Petru Eles", "Zebo Peng"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2157542", "OA papers": [{"PaperId": "https://openalex.org/W2101966237", "PaperTitle": "Temperature-Aware Idle Time Distribution for Leakage Energy Optimization", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Link\u00f6ping University": 4.0}, "Authors": ["Min Bao", "A. H. Andrei", "Petru Eles", "Zebo Peng"]}]}, {"DBLP title": "Independently-Controlled-Gate FinFET Schmitt Trigger Sub-Threshold SRAMs.", "DBLP authors": ["Chien-Yu Hsieh", "Ming-Long Fan", "Vita Pi-Ho Hu", "Pin Su", "Ching-Te Chuang"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2156435", "OA papers": [{"PaperId": "https://openalex.org/W2101351916", "PaperTitle": "Independently-Controlled-Gate FinFET Schmitt Trigger Sub-Threshold SRAMs", "Year": 2012, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"National Yang Ming Chiao Tung University": 5.0}, "Authors": ["Chien-Yu Hsieh", "Ming-Long Fan", "Vita Pi-Ho Hu", "Pin Su", "Ching-Te Chuang"]}]}, {"DBLP title": "Nonrandom Device Mismatch Considerations in Nanoscale SRAM.", "DBLP authors": ["Randy W. Mann", "Terry B. Hook", "Phung T. Nguyen", "Benton H. Calhoun"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2158863", "OA papers": [{"PaperId": "https://openalex.org/W2092277707", "PaperTitle": "Nonrandom Device Mismatch Considerations in Nanoscale SRAM", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Virginia": 2.0, "IBM (United States)": 2.0}, "Authors": ["Robert W. Mann", "Terence B. Hook", "Phung T. Nguyen", "Benton H. Calhoun"]}]}, {"DBLP title": "Nonlinear Multi-Error Correction Codes for Reliable MLC nand Flash Memories.", "DBLP authors": ["Zhen Wang", "Mark G. Karpovsky", "Ajay Joshi"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2157183", "OA papers": [{"PaperId": "https://openalex.org/W1964884735", "PaperTitle": "Nonlinear Multi-Error Correction Codes for Reliable MLC nand Flash Memories", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Boston University": 3.0}, "Authors": ["Zhen Wang", "Mark G. Karpovsky", "Amit Joshi"]}]}, {"DBLP title": "High-Throughput Soft-Output MIMO Detector Based on Path-Preserving Trellis-Search Algorithm.", "DBLP authors": ["Yang Sun", "Joseph R. Cavallaro"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2147811", "OA papers": [{"PaperId": "https://openalex.org/W2115611565", "PaperTitle": "High-Throughput Soft-Output MIMO Detector Based on Path-Preserving Trellis-Search Algorithm", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Rice University": 2.0}, "Authors": ["Yang-Kook Sun", "Joseph R. Cavallaro"]}]}, {"DBLP title": "Resource Efficient Implementation of Low Power MB-OFDM PHY Baseband Modem With Highly Parallel Architecture.", "DBLP authors": ["Seokjoong Hwang", "Youngsun Han", "Seon Wook Kim", "Jongsun Park", "Byung Gueon Min"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2148132", "OA papers": [{"PaperId": "https://openalex.org/W2021704144", "PaperTitle": "Resource Efficient Implementation of Low Power MB-OFDM PHY Baseband Modem With Highly Parallel Architecture", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Korea University": 3.0, "Kyungil University": 1.0, "Mewtel Technol. Inc., Seoul, South Korea": 1.0}, "Authors": ["Seok Joong Hwang", "Youngsun Han", "Seon Jeong Kim", "Jongsun Park", "Byung Soh Min"]}]}, {"DBLP title": "Integrated Hardware Architecture for Efficient Computation of the $n$-Best Bio-Sequence Local Alignments in Embedded Platforms.", "DBLP authors": ["Nuno Sebasti\u00e3o", "Nuno Roma", "Paulo F. Flores"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2157541", "OA papers": [{"PaperId": "https://openalex.org/W1991217739", "PaperTitle": "Integrated Hardware Architecture for Efficient Computation of the $n$-Best Bio-Sequence Local Alignments in Embedded Platforms", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 1.5, "University of Lisbon": 1.5}, "Authors": ["Nuno Sebastiao", "Nuno Roma", "Paulo Flores"]}]}, {"DBLP title": "Hardware Implementation of Nakagami and Weibull Variate Generators.", "DBLP authors": ["Amirhossein Alimohammad", "Saeed Fouladi Fard", "Bruce F. Cockburn"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2156822", "OA papers": [{"PaperId": "https://openalex.org/W2038216172", "PaperTitle": "Hardware Implementation of Nakagami and Weibull Variate Generators", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"San Diego State University": 1.0, "Rad3 Commun. Inc., Calgary, AB, Canada": 1.0, "University of Alberta": 1.0}, "Authors": ["Amirhossein Alimohammad", "S.F. Fard", "Bruce F. Cockburn"]}]}, {"DBLP title": "A 65fJ/b Inter-Chip Inductive-Coupling Data Transceivers Using Charge-Recycling Technique for Low-Power Inter-Chip Communication in 3-D System Integration.", "DBLP authors": ["Kiichi Niitsu", "Shusuke Kawai", "Noriyuki Miura", "Hiroki Ishikuro", "Tadahiro Kuroda"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2150252", "OA papers": [{"PaperId": "https://openalex.org/W2116041533", "PaperTitle": "A 65fJ/b Inter-Chip Inductive-Coupling Data Transceivers Using Charge-Recycling Technique for Low-Power Inter-Chip Communication in 3-D System Integration", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Kiryu University": 0.3333333333333333, "Gunma University": 0.3333333333333333, "Keio University": 3.833333333333333, "Toshiba (Japan)": 0.5}, "Authors": ["Kiichi Niitsu", "Sinya Kawai", "N. Miura", "Hiroki Ishikuro", "Tadahiro Kuroda"]}]}, {"DBLP title": "Optimizing Floating Point Units in Hybrid FPGAs.", "DBLP authors": ["Chi Wai Yu", "Alastair M. Smith", "Wayne Luk", "Philip Heng Wai Leong", "Steven J. E. Wilton"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2153883", "OA papers": [{"PaperId": "https://openalex.org/W2104606487", "PaperTitle": "Optimizing Floating Point Units in Hybrid FPGAs", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Imperial College London": 3.0, "Sch. of Electr. & Inf. Eng., Univ. of Sidney, Sidney, NSW, Australia": 1.0, "University of British Columbia": 1.0}, "Authors": ["Chi Wai Yu", "Alastair M. Smith", "Wayne Luk", "Philip H. W. Leong", "Steven J. E. Wilton"]}]}, {"DBLP title": "Dual-Layer Adaptive Error Control for Network-on-Chip Links.", "DBLP authors": ["Qiaoyan Yu", "Paul Ampadu"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2156436", "OA papers": [{"PaperId": "https://openalex.org/W2135968034", "PaperTitle": "Dual-Layer Adaptive Error Control for Network-on-Chip Links", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Rochester": 2.0}, "Authors": ["Qiaoyan Yu", "Paul Ampadu"]}]}, {"DBLP title": "Novel Interpolation and Polynomial Selection for Low-Complexity Chase Soft-Decision Reed-Solomon Decoding.", "DBLP authors": ["Xinmiao Zhang", "Yingquan Wu", "Jiangli Zhu", "Yu Zheng"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2150254", "OA papers": [{"PaperId": "https://openalex.org/W2078185472", "PaperTitle": "Novel Interpolation and Polynomial Selection for Low-Complexity Chase Soft-Decision Reed-Solomon Decoding", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Case Western Reserve University": 3.0, "Link_A_Media, Santa Clara, CA, USA": 1.0}, "Authors": ["Xinmiao Zhang", "Yingquan Wu", "Jiangli Zhu", "Yu Zheng"]}]}, {"DBLP title": "A Multi-Resolution Fast Filter Bank for Spectrum Sensing in Military Radio Receivers.", "DBLP authors": ["Kavallur Gopi Smitha", "A. Prasad Vinod"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2151214", "OA papers": [{"PaperId": "https://openalex.org/W1978462008", "PaperTitle": "A Multi-Resolution Fast Filter Bank for Spectrum Sensing in Military Radio Receivers", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["K. G. Smitha", "A. P. Vinod"]}]}, {"DBLP title": "Investigating the Impact of Logic and Circuit Implementation on Full Adder Performance.", "DBLP authors": ["Sohan Purohit", "Martin Margala"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2157543", "OA papers": [{"PaperId": "https://openalex.org/W1983129754", "PaperTitle": "Investigating the Impact of Logic and Circuit Implementation on Full Adder Performance", "Year": 2012, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"University of Massachusetts Lowell": 2.0}, "Authors": ["Sunil Dutt Purohit", "Martin Margala"]}]}, {"DBLP title": "Temperature Characteristics and Analysis of Monolithic Microwave CMOS Distributed Oscillators With ${G}_{m}$-Varied Gain Cells and Folded Coplanar Interconnects.", "DBLP authors": ["Kalyan Bhattacharyya", "Ted H. Szymanski"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2148130", "OA papers": [{"PaperId": "https://openalex.org/W1967756142", "PaperTitle": "Temperature Characteristics and Analysis of Monolithic Microwave CMOS Distributed Oscillators With ${G}_{m}$-Varied Gain Cells and Folded Coplanar Interconnects", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"McMaster University": 2.0}, "Authors": ["Kalyan Bhattacharyya", "Ted H. Szymanski"]}]}, {"DBLP title": "A Comparative Study of 20-Gb/s NRZ and Duobinary Signaling Using Statistical Analysis.", "DBLP authors": ["Kangmin Hu", "Larry Wu", "Patrick Yin Chiang"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2148131", "OA papers": [{"PaperId": "https://openalex.org/W2135845527", "PaperTitle": "A Comparative Study of 20-Gb/s NRZ and Duobinary Signaling Using Statistical Analysis", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Oregon State University": 2.0, "Montage Technol., Shanghai, China": 1.0}, "Authors": ["Kangmin Hu", "L. H. Wu", "Pen-Chi Chiang"]}]}, {"DBLP title": "UDSM Trends Comparison: From Technology Roadmap to UltraSparc Niagara2.", "DBLP authors": ["Azzurra Pulimeno", "Mariagrazia Graziano", "Gianluca Piccinini"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2148183", "OA papers": [{"PaperId": "https://openalex.org/W2032791864", "PaperTitle": "UDSM Trends Comparison: From Technology Roadmap to UltraSparc Niagara2", "Year": 2012, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Azzurra Pulimeno", "Mariagrazia Graziano", "Gianluca Piccinini"]}]}, {"DBLP title": "Unified Architecture for Reed-Solomon Decoder Combined With Burst-Error Correction.", "DBLP authors": ["Li Li", "Bo Yuan", "Zhongfeng Wang", "Jin Sha", "Hongbing Pan", "Weishan Zheng"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2154369", "OA papers": [{"PaperId": "https://openalex.org/W2107747996", "PaperTitle": "Unified Architecture for Reed-Solomon Decoder Combined With Burst-Error Correction", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Nanjing University": 5.0, "Broadcom \u00ae Corporation, Irvine, CA, USA": 1.0}, "Authors": ["Li Li", "Bo Yuan", "Zhongfeng Wang", "Jin Sha", "Hongbing Pan", "Weishan Zheng"]}]}, {"DBLP title": "Return Data Interleaving for Multi-Channel Embedded CMPs Systems.", "DBLP authors": ["Fei Hong", "Aviral Shrivastava", "Jongeun Lee"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2157368", "OA papers": [{"PaperId": "https://openalex.org/W2123100368", "PaperTitle": "Return Data Interleaving for Multi-Channel Embedded CMPs Systems", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Arizona State University": 2.0, "Ulsan National Institute of Science and Technology": 1.0}, "Authors": ["Fei Hong", "A. K. Shrivastava", "Jongeun Lee"]}]}, {"DBLP title": "A Highly-Integrated 3-8 GHz Ultra-Wideband RF Transmitter With Digital-Assisted Carrier Leakage Calibration and Automatic Transmit Power Control.", "DBLP authors": ["Horng-Yuan Shih", "Chih-Wei Wang"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2157842", "OA papers": [{"PaperId": "https://openalex.org/W2011170126", "PaperTitle": "A Highly-Integrated 3\u20138 GHz Ultra-Wideband RF Transmitter With Digital-Assisted Carrier Leakage Calibration and Automatic Transmit Power Control", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Tamkang University": 1.0, "WIN Semicond. Corp., Taipei, Taiwan": 1.0}, "Authors": ["Horng-Yuan Shih", "Chih-Wei Wang"]}]}, {"DBLP title": "A Highly-Digital VCO-Based Analog-to-Digital Converter Using Phase Interpolator and Digital Calibration.", "DBLP authors": ["Tae-Kwang Jang", "Jaewook Kim", "Young-Gyu Yoon", "SeongHwan Cho"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2159635", "OA papers": [{"PaperId": "https://openalex.org/W2007740330", "PaperTitle": "A Highly-Digital VCO-Based Analog-to-Digital Converter Using Phase Interpolator and Digital Calibration", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Korea Advanced Institute of Science and Technology": 4.0}, "Authors": ["Taekwang Jang", "Jaewook Kim", "Young-Gyu Yoon", "SeongHwan Cho"]}]}, {"DBLP title": "Jitter Analysis of Polyphase Filter-Based Multiphase Clock in Frequency Multiplier.", "DBLP authors": ["Jee Khoi Yin", "Pak Kwong Chan"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2159633", "OA papers": [{"PaperId": "https://openalex.org/W2011883403", "PaperTitle": "Jitter Analysis of Polyphase Filter-Based Multiphase Clock in Frequency Multiplier", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Institute for Infocomm Research": 0.5, "Agency for Science, Technology and Research": 0.5, "Nanyang Technological University": 1.0}, "Authors": ["Jee Khoi. Yin", "Wing P. Chan"]}]}, {"DBLP title": "Fourier Series Approximation for Max Operation in Non-Gaussian and Quadratic Statistical Static Timing Analysis.", "DBLP authors": ["Lerong Cheng", "Fang Gong", "Wenyao Xu", "Jinjun Xiong", "Lei He", "Majid Sarrafzadeh"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2157843", "OA papers": [{"PaperId": "https://openalex.org/W2040272297", "PaperTitle": "Fourier Series Approximation for Max Operation in Non-Gaussian and Quadratic Statistical Static Timing Analysis", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"SanDisk Corp., Milpitas, CA, USA#TAB#": 1.0, "University of California, Los Angeles": 4.0, "IBM Research - Thomas J. Watson Research Center": 1.0}, "Authors": ["Lerong Cheng", "Fang-Ying Gong", "Wenyao Xu", "Jinjun Xiong", "Lei He", "Majid Sarrafzadeh"]}]}, {"DBLP title": "Exploiting Process Variability in Voltage/Frequency Control.", "DBLP authors": ["Sebastian Herbert", "Siddharth Garg", "Diana Marculescu"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2160001", "OA papers": [{"PaperId": "https://openalex.org/W2064187704", "PaperTitle": "Exploiting Process Variability in Voltage/Frequency Control", "Year": 2012, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"DC Energy, Washington DC, DC, USA": 1.0, "University of Waterloo": 1.0, "Carnegie Mellon University": 1.0}, "Authors": ["Sandra Herbert", "Satish K. Garg", "Diana Marculescu"]}]}, {"DBLP title": "Design and Analysis of a Delay Sensor Applicable to Process/Environmental Variations and Aging Measurements.", "DBLP authors": ["Xiaoxiao Wang", "Mohammad Tehranipoor", "Saji George", "Dat Tran", "LeRoy Winemberg"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2158124", "OA papers": [{"PaperId": "https://openalex.org/W2013936189", "PaperTitle": "Design and Analysis of a Delay Sensor Applicable to Process/Environmental Variations and Aging Measurements", "Year": 2012, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"University of Connecticut": 2.0, "Freescale Semicond., Austin, TX, USA": 3.0}, "Authors": ["Xiaoxiao Wang", "M. Tehranipoor", "S. George", "D. T. Tran", "LeRoy Winemberg"]}]}, {"DBLP title": "Resource-Efficient FPGA Architecture and Implementation of Hough Transform.", "DBLP authors": ["Zhong-Ho Chen", "Alvin Wen-Yu Su", "Ming-Ting Sun"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2160002", "OA papers": [{"PaperId": "https://openalex.org/W2089434855", "PaperTitle": "Resource-Efficient FPGA Architecture and Implementation of Hough Transform", "Year": 2012, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"National Cheng Kung University": 2.0, "University of Washington": 1.0}, "Authors": ["Zhong-Ho Chen", "Alvin W.Y. Su", "Ming-Ting Sun"]}]}, {"DBLP title": "Portable, Flexible, and Scalable Soft Vector Processors.", "DBLP authors": ["Peter Yiannacouras", "J. Gregory Steffan", "Jonathan Rose"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2160463", "OA papers": [{"PaperId": "https://openalex.org/W2081286217", "PaperTitle": "Portable, Flexible, and Scalable Soft Vector Processors", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Peter Yiannacouras", "J.G. Steffan", "John Rose"]}]}, {"DBLP title": "Ground Switching Load Modulation With Ground Isolation for Passive HF RFID Transponders.", "DBLP authors": ["Yunlei Li", "Jin Liu", "Hoi Lee"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2160102", "OA papers": [{"PaperId": "https://openalex.org/W2019670572", "PaperTitle": "Ground Switching Load Modulation With Ground Isolation for Passive HF RFID Transponders", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"The University of Texas at Dallas": 3.0}, "Authors": ["Yunlei Li", "Jin Liu", "Hoi Lee"]}]}, {"DBLP title": "Efficient FPGA Implementations of Point Multiplication on Binary Edwards and Generalized Hessian Curves Using Gaussian Normal Basis.", "DBLP authors": ["Reza Azarderakhsh", "Arash Reyhani-Masoleh"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2158595", "OA papers": [{"PaperId": "https://openalex.org/W2085540322", "PaperTitle": "Efficient FPGA Implementations of Point Multiplication on Binary Edwards and Generalized Hessian Curves Using Gaussian Normal Basis", "Year": 2012, "CitationCount": 66, "EstimatedCitation": 66, "Affiliations": {"Western University": 2.0}, "Authors": ["Reza Azarderakhsh", "Arash Reyhani-Masoleh"]}]}, {"DBLP title": "Mixed FBB/RBB: A Novel Low-Leakage Technique for FinFET Forced Stacks.", "DBLP authors": ["Davide Baccarin", "David Esseni", "Massimo Alioto"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2158614", "OA papers": [{"PaperId": "https://openalex.org/W2053347943", "PaperTitle": "Mixed FBB/RBB: A Novel Low-Leakage Technique for FinFET Forced Stacks", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Udine": 2.0, "University of Siena": 1.0}, "Authors": ["Davide Baccarin", "David Esseni", "Massimo Alioto"]}]}, {"DBLP title": "Harvesting-Aware Power Management for Real-Time Systems With Renewable Energy.", "DBLP authors": ["Shaobo Liu", "Jun Lu", "Qing Wu", "Qinru Qiu"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2159820", "OA papers": [{"PaperId": "https://openalex.org/W2062071239", "PaperTitle": "Harvesting-Aware Power Management for Real-Time Systems With Renewable Energy", "Year": 2012, "CitationCount": 83, "EstimatedCitation": 83, "Affiliations": {"Marvell (United States)": 1.0, "Binghamton University": 2.0, "United States Air Force Research Laboratory": 1.0}, "Authors": ["Shaobo Liu", "Jun Lu", "Qing Wu", "Qinru Qiu"]}]}, {"DBLP title": "Buried Silicon-Germanium pMOSFETs: Experimental Analysis in VLSI Logic Circuits Under Aggressive Voltage Scaling.", "DBLP authors": ["Felice Crupi", "Massimo Alioto", "Jacopo Franco", "Paolo Magnone", "Ben Kaczer", "Guido Groeseneken", "J\u00e9r\u00f4me Mitard", "Liesbeth Witters", "Thomas Y. Hoffmann"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2159870", "OA papers": [{"PaperId": "https://openalex.org/W2090987773", "PaperTitle": "Buried Silicon-Germanium pMOSFETs: Experimental Analysis in VLSI Logic Circuits Under Aggressive Voltage Scaling", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Calabria": 1.0, "University of Siena": 0.5, "University of California, Berkeley": 0.5, "Imec": 5.0, "KU Leuven": 1.0, "University of Bologna": 1.0}, "Authors": ["Felice Crupi", "Massimo Alioto", "Jacopo Franco", "Paolo Magnone", "Ben Kaczer", "Guido Groeseneken", "Jerome Mitard", "Liesbeth Witters", "Thomas K. Hoffmann"]}]}, {"DBLP title": "UNISM: Unified Scheduling and Mapping for General Networks on Chip.", "DBLP authors": ["Ou He", "Sheqin Dong", "Wooyoung Jang", "Jinian Bian", "David Z. Pan"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2159280", "OA papers": [{"PaperId": "https://openalex.org/W2068384573", "PaperTitle": "UNISM: Unified Scheduling and Mapping for General Networks on Chip", "Year": 2012, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"The University of Texas at Austin": 2.5, "Tsinghua University": 2.5}, "Authors": ["Ou He", "Sheqin Dong", "Wooyoung Jang", "Jinian Bian", "Dean Pan"]}]}, {"DBLP title": "LP-NUCA: Networks-in-Cache for High-Performance Low-Power Embedded Processors.", "DBLP authors": ["Dar\u00edo Su\u00e1rez Gracia", "Giorgos Dimitrakopoulos", "Teresa Monreal Arnal", "Manolis Katevenis", "V\u00edctor Vi\u00f1als Y\u00fafera"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2158249", "OA papers": [{"PaperId": "https://openalex.org/W1971627447", "PaperTitle": "LP-NUCA: Networks-in-Cache for High-Performance Low-Power Embedded Processors", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Universidad de Zaragoza": 2.5, "University of Western Macedonia": 1.0, "Universitat Polit\u00e8cnica de Catalunya": 0.5, "University of Crete": 0.5, "Foundation for Research and Technology Hellas": 0.5}, "Authors": ["Dario Suarez Gracia", "Giorgos Dimitrakopoulos", "Teresa Monreal", "Manolis Katevenis", "V\u00edctor Vi\u00f1als Y\u00fafera"]}]}, {"DBLP title": "A 0.31-1 GHz Fast-Corrected Duty-Cycle Corrector With Successive Approximation Register for DDR DRAM Applications.", "DBLP authors": ["Young-Jae Min", "Chan-Hui Jeong", "Kyu-Young Kim", "Won Ho Choi", "Jong-Pil Son", "Chulwoo Kim", "Soo-Won Kim"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2158011", "OA papers": [{"PaperId": "https://openalex.org/W2003275364", "PaperTitle": "A 0.31\u20131 GHz Fast-Corrected Duty-Cycle Corrector With Successive Approximation Register for DDR DRAM Applications", "Year": 2012, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Korea University": 5.0, "Samsung (South Korea)": 2.0}, "Authors": ["Young-Jae Min", "Chan-Hui Jeong", "Se Kyu Kim", "Won-Ho Choi", "Jong-Pil Son", "Chulwoo Kim", "Soo-Won Kim"]}]}, {"DBLP title": "ZeROA: Zero Clock Skew Rotary Oscillatory Array.", "DBLP authors": ["Vinayak Honkote", "Baris Taskin"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2158458", "OA papers": [{"PaperId": "https://openalex.org/W2056162523", "PaperTitle": "ZeROA: Zero Clock Skew Rotary Oscillatory Array", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Drexel University": 2.0}, "Authors": ["Vinayak Honkote", "Baris Taskin"]}]}, {"DBLP title": "Fine-Grain Voltage Tuned Cache Architecture for Yield Management Under Process Variations.", "DBLP authors": ["Joonho Kong", "Yan Pan", "Serkan Ozdemir", "Anitha Mohan", "Gokhan Memik", "Sung Woo Chung"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2159634", "OA papers": [{"PaperId": "https://openalex.org/W2056182065", "PaperTitle": "Fine-Grain Voltage Tuned Cache Architecture for Yield Management Under Process Variations", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Korea University": 2.0, "[Dept. of Electr. Eng. and Comput. Sci., Northwestern Univ., Evanston, IL, USA]": 3.0, "Universitat Polit\u00e8cnica de Catalunya": 1.0}, "Authors": ["Joonho Kong", "Yan Pan", "Semra Ozdemir", "A. Mohan", "Gokhan Memik", "Sung Phil Chung"]}]}, {"DBLP title": "A Best-First Soft/Hard Decision Tree Searching MIMO Decoder for a 4 \u00d7 4 64-QAM System.", "DBLP authors": ["Chung-An Shen", "Ahmed M. Eltawil", "Khaled N. Salama", "Sudip Mondal"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2159821", "OA papers": [{"PaperId": "https://openalex.org/W2043138598", "PaperTitle": "A Best-First Soft/Hard Decision Tree Searching MIMO Decoder for a 4 $\\times$ 4 64-QAM System", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of California, Irvine": 2.0, "King Abdullah University of Science and Technology": 1.0, "Cypress Semiconductor Corporation (United States)": 1.0}, "Authors": ["Chung-An Shen", "Ahmed M. Eltawil", "Kamel Salama", "Spandan Mondal"]}]}, {"DBLP title": "Area-Time Efficient Scaling-Free CORDIC Using Generalized Micro-Rotation Selection.", "DBLP authors": ["Supriya Aggarwal", "Pramod Kumar Meher", "Kavita Khare"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2158459", "OA papers": [{"PaperId": "https://openalex.org/W2081735895", "PaperTitle": "Area-Time Efficient Scaling-Free CORDIC Using Generalized Micro-Rotation Selection", "Year": 2012, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"Maulana Azad National Institute of Technology": 2.0, "Institute for Infocomm Research": 1.0}, "Authors": ["Supriya Aggarwal", "Pramod Kumar Meher", "Kedar Khare"]}]}, {"DBLP title": "Low-Swing Differential Conditional Capturing Flip-Flop for LC Resonant Clock Distribution Networks.", "DBLP authors": ["Seyed Ebrahim Esmaeili", "Asim J. Al-Khalili", "Glenn E. R. Cowan"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2158613", "OA papers": [{"PaperId": "https://openalex.org/W1993789287", "PaperTitle": "Low-Swing Differential Conditional Capturing Flip-Flop for LC Resonant Clock Distribution Networks", "Year": 2012, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Concordia University": 3.0}, "Authors": ["Somayeh Esmaeili", "Asim J. Al-Kahlili", "Glenn Cowan"]}]}, {"DBLP title": "Short Pulse Generation With On-Chip Pulse-Forming Lines.", "DBLP authors": ["Yongtao Geng", "Huan Zou", "Chaojiang Li", "Jiwei Sun", "Haibo Wang", "Pingshan Wang"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2160103", "OA papers": [{"PaperId": "https://openalex.org/W1998477833", "PaperTitle": "Short Pulse Generation With On-Chip Pulse-Forming Lines", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Clemson University": 4.0, "IBM (United States)": 1.0, "Southern Illinois University Carbondale": 1.0}, "Authors": ["Yongtao Geng", "Huan Zou", "Chaojiang Li", "Jiwei Sun", "Haibo Wang", "Pingshan Wang"]}]}, {"DBLP title": "A High-Precision On-Chip Path Delay Measurement Architecture.", "DBLP authors": ["Songwei Pei", "Huawei Li", "Xiaowei Li"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2161353", "OA papers": [{"PaperId": "https://openalex.org/W2040052692", "PaperTitle": "A High-Precision On-Chip Path Delay Measurement Architecture", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Institute of Computing Technology": 1.5, "Chinese Academy of Sciences": 1.5}, "Authors": ["Songwei Pei", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Masked Dual-Rail Precharge Logic Encounters State-of-the-Art Power Analysis Methods.", "DBLP authors": ["Amir Moradi", "Mario Kirschbaum", "Thomas Eisenbarth", "Christof Paar"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2160375", "OA papers": [{"PaperId": "https://openalex.org/W2029191730", "PaperTitle": "Masked Dual-Rail Precharge Logic Encounters State-of-the-Art Power Analysis Methods", "Year": 2012, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Ruhr University Bochum": 2.0, "Graz University of Technology": 1.0, "Florida Atlantic University": 1.0}, "Authors": ["Abdolvahab Moradi", "Miko U. F. Kirschbaum", "Thomas Eisenbarth", "Christof Paar"]}]}, {"DBLP title": "Time-Domain CMOS Temperature Sensors With Dual Delay-Locked Loops for Microprocessor Thermal Monitoring.", "DBLP authors": ["Dongwan Ha", "Kyoungho Woo", "Scott E. Meninger", "Thucydides Xanthopoulos", "Ethan Crain", "Donhee Ham"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2161783", "OA papers": [{"PaperId": "https://openalex.org/W2074293309", "PaperTitle": "Time-Domain CMOS Temperature Sensors With Dual Delay-Locked Loops for Microprocessor Thermal Monitoring", "Year": 2012, "CitationCount": 73, "EstimatedCitation": 73, "Affiliations": {"Harvard University Press": 3.0, "Cavium (United States)": 3.0}, "Authors": ["Dongwan Ha", "Kyoungho Woo", "Scott E. Meninger", "Thucydides Xanthopoulos", "Ethan Crain", "Donhee Ham"]}]}, {"DBLP title": "Phase Distortion to Amplitude Conversion-Based Low-Cost Measurement of AM-AM and AM-PM Effects in RF Power Amplifiers.", "DBLP authors": ["Shreyas Sen", "Shyam Kumar Devarakond", "Abhijit Chatterjee"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2160376", "OA papers": [{"PaperId": "https://openalex.org/W1964659113", "PaperTitle": "Phase Distortion to Amplitude Conversion-Based Low-Cost Measurement of AM-AM and AM-PM Effects in RF Power Amplifiers", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Sercan Sen", "Shyam Kumar Devarakond", "Avishek Chatterjee"]}]}, {"DBLP title": "A Low Voltage All-Digital On-Chip Oscillator Using Relative Reference Modeling.", "DBLP authors": ["Chien-Ying Yu", "Jui-Yuan Yu", "Chen-Yi Lee"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2160301", "OA papers": [{"PaperId": "https://openalex.org/W2011162681", "PaperTitle": "A Low Voltage All-Digital On-Chip Oscillator Using Relative Reference Modeling", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Chien-Ying Yu", "Jui-Yuan Yu", "Chen-Yi Lee"]}]}, {"DBLP title": "Integrated Test-Architecture Optimization and Thermal-Aware Test Scheduling for 3-D SoCs Under Pre-Bond Test-Pin-Count Constraint.", "DBLP authors": ["Li Jiang", "Qiang Xu", "Krishnendu Chakrabarty", "T. M. Mak"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2160410", "OA papers": [{"PaperId": "https://openalex.org/W2014515940", "PaperTitle": "Integrated Test-Architecture Optimization and Thermal-Aware Test Scheduling for 3-D SoCs Under Pre-Bond Test-Pin-Count Constraint", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Chinese University of Hong Kong": 2.0, "Duke University": 1.0, "Intel (United States)": 1.0}, "Authors": ["Li Jun Jiang", "Qiang Xu", "Krishnendu Chakrabarty", "Tak M. Mak"]}]}, {"DBLP title": "Accurate Current Estimation for Interconnect Reliability Analysis.", "DBLP authors": ["Palkesh Jain", "Ankit Jain"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2160882", "OA papers": [{"PaperId": "https://openalex.org/W2091384027", "PaperTitle": "Accurate Current Estimation for Interconnect Reliability Analysis", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Texas Instruments (United States)": 1.0, "University of Maryland, College Park": 1.0}, "Authors": ["Praveen Jain", "Anil K. Jain"]}]}, {"DBLP title": "Compact Degradation Sensors for Monitoring NBTI and Oxide Degradation.", "DBLP authors": ["Prashant Singh", "Eric Karl", "David T. Blaauw", "Dennis Sylvester"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2161784", "OA papers": [{"PaperId": "https://openalex.org/W2068397550", "PaperTitle": "Compact Degradation Sensors for Monitoring NBTI and Oxide Degradation", "Year": 2012, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0, "Intel (United States)": 1.0}, "Authors": ["P. K. Singh", "Eric Karl", "David Blaauw", "Dennis Sylvester"]}]}, {"DBLP title": "A CMOS MEMS Audio Transducer Implemented by Silicon Condenser Microphone With Analog Front-End Circuits of Audio Codec.", "DBLP authors": ["Cheng-Ta Chiang", "Chih-Hsien Wang", "Chia-Yu Wu"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2160746", "OA papers": [{"PaperId": "https://openalex.org/W2067723032", "PaperTitle": "A CMOS MEMS Audio Transducer Implemented by Silicon Condenser Microphone With Analog Front-End Circuits of Audio Codec", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Chiayi University": 1.0, "National Yang Ming Chiao Tung University": 1.0, "Microsyst. Technol. Center, Ind. Technol. Res. Inst., Hsinchu, Taiwan": 1.0}, "Authors": ["Cheng-Ta Chiang", "Chih-Hsien Wang", "Chia-Yu Wu"]}]}, {"DBLP title": "Scalable Packet Classification on FPGA.", "DBLP authors": ["Weirong Jiang", "Viktor K. Prasanna"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2162112", "OA papers": [{"PaperId": "https://openalex.org/W1975959118", "PaperTitle": "Scalable Packet Classification on FPGA", "Year": 2012, "CitationCount": 116, "EstimatedCitation": 116, "Affiliations": {"Juniper Networks (United States)": 1.0, "University of Southern California": 1.0}, "Authors": ["Weirong Jiang", "Viktor K. Prasanna"]}]}, {"DBLP title": "A 3 GHz Wideband \u03a3 \u0394 Fractional-N Synthesizer With Switched-RC Sample-and-Hold PFD.", "DBLP authors": ["Hiva Hedayati", "Bertan Bakkaloglu"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2161500", "OA papers": [{"PaperId": "https://openalex.org/W2082798220", "PaperTitle": "A 3 GHz Wideband $\\Sigma \\Delta$ Fractional-N Synthesizer With Switched-RC Sample-and-Hold PFD", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Marvell (United States)": 1.0, "Arizona State University": 1.0}, "Authors": ["H. Hedayati", "Bertan Bakkaloglu"]}]}, {"DBLP title": "Homogeneous Stream Processors With Embedded Special Function Units for High-Utilization Programmable Shaders.", "DBLP authors": ["Young-Jun Kim", "Hyo-Eun Kim", "Seok-Hoon Kim", "Jun-Seok Park", "Seungwook Paek", "Lee-Sup Kim"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2161499", "OA papers": [{"PaperId": "https://openalex.org/W2002243024", "PaperTitle": "Homogeneous Stream Processors With Embedded Special Function Units for High-Utilization Programmable Shaders", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Korea Advanced Institute of Science and Technology": 6.0}, "Authors": ["Young Ho Kim", "Hyoeun Kim", "Seokhoon Kim", "Jun Yong Park", "Seungwook Paek", "Lee-Sup Kim"]}]}, {"DBLP title": "Estimating Information-Theoretical nand Flash Memory Storage Capacity and its Implication to Memory System Design Space Exploration.", "DBLP authors": ["Guiqiang Dong", "Yangyang Pan", "Ningde Xie", "Chandra Varanasi", "Tong Zhang"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2160747", "OA papers": [{"PaperId": "https://openalex.org/W1986285024", "PaperTitle": "Estimating Information-Theoretical nand Flash Memory Storage Capacity and its Implication to Memory System Design Space Exploration", "Year": 2012, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"Rensselaer Polytechnic Institute": 3.0, "Intel (United States)": 1.0, "Micron (United States)": 1.0}, "Authors": ["Guiqiang Dong", "Yangyang Pan", "Ningde Xie", "Chakrapani V. Varanasi", "Tong Zhang"]}]}, {"DBLP title": "Testing Methodology of Embedded DRAMs.", "DBLP authors": ["Hao-Yu Yang", "Chi-Min Chang", "Mango Chia-Tso Chao", "Rei-Fu Huang", "Shih-Chin Lin"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2161785", "OA papers": [{"PaperId": "https://openalex.org/W2139728303", "PaperTitle": "Testing Methodology of Embedded DRAMs", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0, "MediaTek (Taiwan)": 1.0, "United Microelectron. Corp., Hsinchu, Taiwan": 1.0}, "Authors": ["Haoyu Yang", "Chi-Min Chang", "M. Chao", "Rei-Fu Huang", "Shih-Chin Lin"]}]}, {"DBLP title": "A Parallel and Incremental Extraction of Variational Capacitance With Stochastic Geometric Moments.", "DBLP authors": ["Fang Gong", "Hao Yu", "Lingli Wang", "Lei He"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2161352", "OA papers": [{"PaperId": "https://openalex.org/W2081843264", "PaperTitle": "A Parallel and Incremental Extraction of Variational Capacitance With Stochastic Geometric Moments", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, Los Angeles": 2.0, "Nanyang Technological University": 1.0, "Fudan University": 1.0}, "Authors": ["Fang Gong", "Hao Yu", "Lingli Wang", "Lei He"]}]}, {"DBLP title": "Low Voltage and Low Power Divide-By-2/3 Counter Design Using Pass Transistor Logic Circuit Technique.", "DBLP authors": ["Yin-Tsung Hwang", "Jin-Fa Lin"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2161598", "OA papers": [{"PaperId": "https://openalex.org/W2045516549", "PaperTitle": "Low Voltage and Low Power Divide-By-2/3 Counter Design Using Pass Transistor Logic Circuit Technique", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"National Chung Hsing University": 1.0, "Chaoyang University of Technology": 1.0}, "Authors": ["Yin-Tsung Hwang", "Jin-Fa Lin"]}]}, {"DBLP title": "A Low Cost Calibrated DAC for High-Resolution Video Display System.", "DBLP authors": ["Meng-Hung Shen", "Po-Chiun Huang"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2161679", "OA papers": [{"PaperId": "https://openalex.org/W2051765321", "PaperTitle": "A Low Cost Calibrated DAC for High-Resolution Video Display System", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Meng-Hung Shen", "Po-Chiun Huang"]}]}, {"DBLP title": "Secure Public Verification of IP Marks in FPGA Design Through a Zero-Knowledge Protocol.", "DBLP authors": ["Debasri Saha", "Susmita Sur-Kolay"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2162347", "OA papers": [{"PaperId": "https://openalex.org/W2079107791", "PaperTitle": "Secure Public Verification of IP Marks in FPGA Design Through a Zero-Knowledge Protocol", "Year": 2012, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Indian Statistical Institute": 2.0}, "Authors": ["Swaroop Ganguly", "Susmita Sur-Kolay"]}]}, {"DBLP title": "A Multi-Agent Framework for Thermal Aware Task Migration in Many-Core Systems.", "DBLP authors": ["Yang Ge", "Qinru Qiu", "Qing Wu"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2162348", "OA papers": [{"PaperId": "https://openalex.org/W1965074384", "PaperTitle": "A Multi-Agent Framework for Thermal Aware Task Migration in Many-Core Systems", "Year": 2012, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Syracuse University": 2.0, "United States Air Force Research Laboratory": 1.0}, "Authors": ["Yang Ge", "Qinru Qiu", "Qing Wu"]}]}, {"DBLP title": "The Optimal Fan-Out of Clock Network for Power Minimization by Adaptive Gating.", "DBLP authors": ["Shmuel Wimer", "Israel Koren"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2162861", "OA papers": [{"PaperId": "https://openalex.org/W2035342163", "PaperTitle": "The Optimal Fan-Out of Clock Network for Power Minimization by Adaptive Gating", "Year": 2012, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"Bar-Ilan University": 1.0, "University of Massachusetts Amherst": 1.0}, "Authors": ["Shmuel Wimer", "Israel Koren"]}]}, {"DBLP title": "Fast Transient (FT) Technique With Adaptive Phase Margin (APM) for Current Mode DC-DC Buck Converters.", "DBLP authors": ["Yu-Huei Lee", "Shao-Chang Huang", "Shih-Wei Wang", "Ke-Horng Chen"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2163093", "OA papers": [{"PaperId": "https://openalex.org/W1981400298", "PaperTitle": "Fast Transient (FT) Technique With Adaptive Phase Margin (APM) for Current Mode DC-DC Buck Converters", "Year": 2012, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0}, "Authors": ["Yu-Huei Lee", "Shao-Chang Huang", "Shih-Wei Wang", "Ke-Horng Chen"]}]}, {"DBLP title": "Power Yield Analysis Under Process and Temperature Variations.", "DBLP authors": ["Kian Haghdad", "Mohab Anis"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2163535", "OA papers": [{"PaperId": "https://openalex.org/W2058002953", "PaperTitle": "Power Yield Analysis Under Process and Temperature Variations", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Waterloo": 1.0, "American University in Cairo New York Office": 1.0}, "Authors": ["Kian Haghdad", "Mohab Anis"]}]}, {"DBLP title": "Design Specification for BER Analysis Methods Using Built-In Jitter Measurements.", "DBLP authors": ["Stefan Erb", "Wolfgang Pribyl"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2163325", "OA papers": [{"PaperId": "https://openalex.org/W2084773768", "PaperTitle": "Design Specification for BER Analysis Methods Using Built-In Jitter Measurements", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Graz University of Technology": 2.0}, "Authors": ["Stefan Erb", "Wolfgang Pribyl"]}]}, {"DBLP title": "An All-Digital Clock Synchronization Buffer With One Cycle Dynamic Synchronizing.", "DBLP authors": ["Kuo-Hsing Cheng", "Kai-Wei Hong", "Chi-Fa Hsu", "Bo-Qian Jiang"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2166092", "OA papers": [{"PaperId": "https://openalex.org/W2052038426", "PaperTitle": "An All-Digital Clock Synchronization Buffer With One Cycle Dynamic Synchronizing", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Central University": 4.0}, "Authors": ["Kuo-Hsing Cheng", "Kai-Wei Hong", "Chi-Fa Hsu", "Bo-Qian Jiang"]}]}, {"DBLP title": "Applying Effective Dynamic Frequency Scaling Method in Contactless Smart Card.", "DBLP authors": ["Mingyu Wang", "Hao Min"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2164560", "OA papers": [{"PaperId": "https://openalex.org/W2020275578", "PaperTitle": "Applying Effective Dynamic Frequency Scaling Method in Contactless Smart Card", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Fudan University": 2.0}, "Authors": ["Mingyu Wang", "Hao Min"]}]}, {"DBLP title": "A New Self-Healing Methodology for RF Amplifier Circuits Based on Oscillation Principles.", "DBLP authors": ["Abhilash Goyal", "Madhavan Swaminathan", "Abhijit Chatterjee", "Duane C. Howard", "John D. Cressler"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2163953", "OA papers": [{"PaperId": "https://openalex.org/W2087566112", "PaperTitle": "A New Self-Healing Methodology for RF Amplifier Circuits Based on Oscillation Principles", "Year": 2012, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Georgia Institute of Technology": 5.0}, "Authors": ["Amit Goyal", "Madhavan Swaminathan", "Avishek Chatterjee", "David Howard", "John D. Cressler"]}]}, {"DBLP title": "An On-Demand Queue Management Architecture for a Programmable Traffic Manager.", "DBLP authors": ["Qi Zhang", "Roger F. Woods", "Alan Marshall"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2162084", "OA papers": [{"PaperId": "https://openalex.org/W1978233821", "PaperTitle": "An On-Demand Queue Management Architecture for a Programmable Traffic Manager", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Queen's University Belfast": 3.0}, "Authors": ["Qi Zhang", "Ross Woods", "Athole H. Marshall"]}]}, {"DBLP title": "Run-Time Reconfiguration of Expandable Cache for Embedded Systems.", "DBLP authors": ["Ang-Chih Hsieh", "TingTing Hwang"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2163534", "OA papers": [{"PaperId": "https://openalex.org/W1963833896", "PaperTitle": "Run-Time Reconfiguration of Expandable Cache for Embedded Systems", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Ang-Chih Hsieh", "TingTing Hwang"]}]}, {"DBLP title": "On-Chip Measurement System for Within-Die Delay Variation of Individual Standard Cells in 65-nm CMOS.", "DBLP authors": ["Xin Zhang", "Koichi Ishida", "Hiroshi Fuketa", "Makoto Takamiya", "Takayasu Sakurai"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2162257", "OA papers": [{"PaperId": "https://openalex.org/W1993672111", "PaperTitle": "On-Chip Measurement System for Within-Die Delay Variation of Individual Standard Cells in 65-nm CMOS", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Tokyo University of Science": 5.0}, "Authors": ["Xin Zhang", "Kiyohito Ishida", "Hiroshi Fuketa", "Makoto Takamiya", "Toshio Sakurai"]}]}, {"DBLP title": "A High Performance Switched Capacitor-Based DC-DC Buck Converter Suitable for Embedded Power Management Applications.", "DBLP authors": ["Biswajit Maity", "Pradip Mandal"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2163206", "OA papers": [{"PaperId": "https://openalex.org/W2037603715", "PaperTitle": "A High Performance Switched Capacitor-Based DC-DC Buck Converter Suitable for Embedded Power Management Applications", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Indian Institute of Technology Kharagpur": 2.0}, "Authors": ["Bhaswar Maity", "Prabhat Mandal"]}]}, {"DBLP title": "Maximizing Frequency and Yield of Power-Constrained Designs Using Programmable Power-Gating.", "DBLP authors": ["Nam Sung Kim", "Abhishek A. Sinkar", "Jun Seomun", "Youngsoo Shin"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2163533", "OA papers": [{"PaperId": "https://openalex.org/W2081026256", "PaperTitle": "Maximizing Frequency and Yield of Power-Constrained Designs Using Programmable Power-Gating", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0, "Korea Advanced Institute of Science and Technology": 2.0}, "Authors": ["Nam Kim", "Abhishek A. Sinkar", "Jun Seomun", "Youngsoo Shin"]}]}, {"DBLP title": "Functional Test-Sequence Grading at Register-Transfer Level.", "DBLP authors": ["Hongxia Fang", "Krishnendu Chakrabarty", "Abhijit Jas", "Srinivas Patil", "Chandra Tirumurti"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2163651", "OA papers": [{"PaperId": "https://openalex.org/W1969081609", "PaperTitle": "Functional Test-Sequence Grading at Register-Transfer Level", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Duke University": 2.0, "Intel (United States)": 3.0}, "Authors": ["Hongxia Fang", "Krishnendu Chakrabarty", "Abhijit Jas", "S. Patil", "C. Tirumurti"]}]}, {"DBLP title": "Generation of Mixed Test Sets for Transition Faults.", "DBLP authors": ["Irith Pomeranz"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2161786", "OA papers": [{"PaperId": "https://openalex.org/W2018356883", "PaperTitle": "Generation of Mixed Test Sets for Transition Faults", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Fibonacci Codes for Crosstalk Avoidance.", "DBLP authors": ["Madhu Mutyam"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2162010", "OA papers": [{"PaperId": "https://openalex.org/W2018652157", "PaperTitle": "Fibonacci Codes for Crosstalk Avoidance", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Indian Institute of Technology Madras": 1.0}, "Authors": ["Madhu Mutyam"]}]}, {"DBLP title": "New Bit Parallel Multiplier With Low Space Complexity for All Irreducible Trinomials Over GF(2n).", "DBLP authors": ["Young In Cho", "Nam Su Chang", "Chang Han Kim", "Young-Ho Park", "Seokhie Hong"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2162594", "OA papers": [{"PaperId": "https://openalex.org/W1999230567", "PaperTitle": "New Bit Parallel Multiplier With Low Space Complexity for All Irreducible Trinomials Over $GF(2^{n})$", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Korea University": 2.0, "Department of Information Security Systems, Sejong Cyber University, Seoul, South Korea": 2.0, "Semyung University": 1.0}, "Authors": ["Young Min Cho", "Nam Su Chang", "Chang Duck Kim", "Young Ho Park", "Seokhie Hong"]}]}, {"DBLP title": "A Low-Power Ternary Content Addressable Memory With Pai-Sigma Matchlines.", "DBLP authors": ["Shun-Hsun Yang", "Yu-Jen Huang", "Jin-Fu Li"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2163205", "OA papers": [{"PaperId": "https://openalex.org/W1998915717", "PaperTitle": "A Low-Power Ternary Content Addressable Memory With Pai-Sigma Matchlines", "Year": 2012, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {}, "Authors": ["Shun-Hsun Yang", "Yu-Jen Huang", "Jin-Fu Li"]}]}, {"DBLP title": "Formal Performance Analysis for Faulty MIMO Hardware.", "DBLP authors": ["Jayanand Asok Kumar", "Shobha Vasudevan"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2164103", "OA papers": [{"PaperId": "https://openalex.org/W2065665632", "PaperTitle": "Formal Performance Analysis for Faulty MIMO Hardware", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Jitendra Kumar", "Sukumaran Vasudevan"]}]}, {"DBLP title": "Low-Complexity Tone Reservation for PAPR Reduction in OFDM Communication Systems.", "DBLP authors": ["Kangwoo Park", "In-Cheol Park"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2164104", "OA papers": [{"PaperId": "https://openalex.org/W2020533930", "PaperTitle": "Low-Complexity Tone Reservation for PAPR Reduction in OFDM Communication Systems", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0}, "Authors": ["Kang-woo Park", "In-Cheol Park"]}]}, {"DBLP title": "Low-Error and Hardware-Efficient Fixed-Width Multiplier by Using the Dual-Group Minor Input Correction Vector to Lower Input Correction Vector Compensation Error.", "DBLP authors": ["I-Chyn Wey", "Chun-Chien Wang"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2165228", "OA papers": [{"PaperId": "https://openalex.org/W2060734557", "PaperTitle": "Low-Error and Hardware-Efficient Fixed-Width Multiplier by Using the Dual-Group Minor Input Correction Vector to Lower Input Correction Vector Compensation Error", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Chang Gung University of Science and Technology": 1.0, "Chang Gung University": 1.0}, "Authors": ["I-Chyn Wey", "Chun-Chien Wang"]}]}, {"DBLP title": "Towards Process Variation-Aware Power Gating.", "DBLP authors": ["Chingwei Yeh", "Yuan-Chang Chen", "Jinn-Shyan Wang"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2169435", "OA papers": [{"PaperId": "https://openalex.org/W1967025422", "PaperTitle": "Towards Process Variation-Aware Power Gating", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Chung Cheng University": 3.0}, "Authors": ["Chingwei Yeh", "Yuanchang Chen", "Jinn-Shyan Wang"]}]}, {"DBLP title": "Low-Complexity Reliability-Based Message-Passing Decoder Architectures for Non-Binary LDPC Codes.", "DBLP authors": ["Xinmiao Zhang", "Fang Cai", "Shu Lin"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2164951", "OA papers": [{"PaperId": "https://openalex.org/W2062062084", "PaperTitle": "Low-Complexity Reliability-Based Message-Passing Decoder Architectures for Non-Binary LDPC Codes", "Year": 2012, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"Case Western Reserve University": 2.0, "University of California, Davis": 1.0}, "Authors": ["Xinmiao Zhang", "Fang Cai", "Shu Lin"]}]}, {"DBLP title": "A Failure Prediction Strategy for Transistor Aging.", "DBLP authors": ["Hyunbean Yi", "Tomokazu Yoneda", "Michiko Inoue", "Yasuo Sato", "Seiji Kajihara", "Hideo Fujiwara"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2165304", "OA papers": [{"PaperId": "https://openalex.org/W2077419807", "PaperTitle": "A Failure Prediction Strategy for Transistor Aging", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Japan Science and Technology Agency": 3.0, "Hanbat National University": 0.5, "Nara Institute of Science and Technology": 1.0, "Kyushu Institute of Technology": 1.0, "Osaka Gakuin University": 0.5}, "Authors": ["Hyunbean Yi", "Toshiyuki Yoneda", "M. Inoue", "Yukinori Sato", "Seiji Kajihara", "Hideo Fujiwara"]}]}, {"DBLP title": "Scalable Methods for Analyzing the Circuit Failure Probability Due to Gate Oxide Breakdown.", "DBLP authors": ["Jianxin Fang", "Sachin S. Sapatnekar"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2166568", "OA papers": [{"PaperId": "https://openalex.org/W1997724838", "PaperTitle": "Scalable Methods for Analyzing the Circuit Failure Probability Due to Gate Oxide Breakdown", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Minnesota": 2.0}, "Authors": ["Jianxin Fang", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Tracking On-Chip Age Using Distributed, Embedded Sensors.", "DBLP authors": ["Stuart N. Wooters", "Adam C. Cabe", "Zhenyu Qi", "Jiajing Wang", "Randy W. Mann", "Benton H. Calhoun", "Mircea R. Stan", "Travis N. Blalock"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2168246", "OA papers": [{"PaperId": "https://openalex.org/W2042299745", "PaperTitle": "Tracking On-Chip Age Using Distributed, Embedded Sensors", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Virginia": 8.0}, "Authors": ["Stuart N. Wooters", "Adam C. Cabe", "Zhenyu Qi", "Jiajing Wang", "Robert W. Mann", "Benton H. Calhoun", "Mircea R. Stan", "Travis N. Blalock"]}]}, {"DBLP title": "AppAdapt: Opportunistic Application Adaptation in Presence of Hardware Variation.", "DBLP authors": ["Aashish Pant", "Puneet Gupta", "Mihaela van der Schaar"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2167360", "OA papers": [{"PaperId": "https://openalex.org/W2123554553", "PaperTitle": "AppAdapt: Opportunistic Application Adaptation in Presence of Hardware Variation", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, Los Angeles": 3.0}, "Authors": ["A. Pant", "Pradeep Kumar Gupta", "M. van der Schaar"]}]}, {"DBLP title": "Formal-Analysis-Based Trace Computation for Post-Silicon Debug.", "DBLP authors": ["Marcel Gort", "Flavio M. de Paula", "Johnny J. W. Kuan", "Tor M. Aamodt", "Alan J. Hu", "Steven J. E. Wilton", "Jin Yang"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2166416", "OA papers": [{"PaperId": "https://openalex.org/W2087908752", "PaperTitle": "Formal-Analysis-Based Trace Computation for Post-Silicon Debug", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Toronto": 1.0, "University of British Columbia": 5.0, "Intel (United States)": 1.0}, "Authors": ["Marjan Gort", "F.M. De Paula", "Johnny Jone Wai Kuan", "Tor M. Aamodt", "Aiguo Patrick Hu", "Steven J. E. Wilton", "Jin Yang"]}]}, {"DBLP title": "Voltage Driven Nondestructive Self-Reference Sensing Scheme of Spin-Transfer Torque Memory.", "DBLP authors": ["Zhenyu Sun", "Hai Li", "Yiran Chen", "Xiaobin Wang"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2166282", "OA papers": [{"PaperId": "https://openalex.org/W1990313455", "PaperTitle": "Voltage Driven Nondestructive Self-Reference Sensing Scheme of Spin-Transfer Torque Memory", "Year": 2012, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"SUNY Polytechnic Institute": 1.0, "New York University": 1.0, "University of Pittsburgh": 1.0, "Seagate (United States)": 1.0}, "Authors": ["Zhenyu Sun", "Hai Li", "Yi Chen", "Ralf Gold"]}]}, {"DBLP title": "Real-Time Computation of Local Neighborhood Functions in Application-Specific Instruction-Set Processors.", "DBLP authors": ["P. Aubertin", "J. M. Pierre Langlois", "Yvon Savaria"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2170204", "OA papers": [{"PaperId": "https://openalex.org/W2069308200", "PaperTitle": "Real-Time Computation of Local Neighborhood Functions in Application-Specific Instruction-Set Processors", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Polytechnique Montr\u00e9al": 3.0}, "Authors": ["Perrine Aubertin", "J.M.P. Langlois", "Yvon Savaria"]}]}, {"DBLP title": "A Magnetic Tunnel Junction Based Zero Standby Leakage Current Retention Flip-Flop.", "DBLP authors": ["Kyungho Ryu", "Jisu Kim", "Jiwan Jung", "Jung Pill Kim", "Seung-Hyuk Kang", "Seong-Ook Jung"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2172644", "OA papers": [{"PaperId": "https://openalex.org/W2085442213", "PaperTitle": "A Magnetic Tunnel Junction Based Zero Standby Leakage Current Retention Flip-Flop", "Year": 2012, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"Yonsei University": 4.0, "Qualcomm (United States)": 2.0}, "Authors": ["Kyungho Ryu", "Sun-Uk Kim", "Ji-Wan Jung", "Jung Hyun Kim", "Sung-Mo Kang", "Seong-Ook Jung"]}]}, {"DBLP title": "Boolean Functions Over Nano-Fabrics: Improving Resilience Through Coding.", "DBLP authors": ["Sang Hyun Lee", "Sriram Vishwanath"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2166417", "OA papers": [{"PaperId": "https://openalex.org/W2070129685", "PaperTitle": "Boolean Functions Over Nano-Fabrics: Improving Resilience Through Coding", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["SangHyun Lee", "Sriram Vishwanath"]}]}, {"DBLP title": "Distributed TSV Topology for 3-D Power-Supply Networks.", "DBLP authors": ["Michael B. Healy", "Sung Kyu Lim"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2167359", "OA papers": [{"PaperId": "https://openalex.org/W2059835875", "PaperTitle": "Distributed TSV Topology for 3-D Power-Supply Networks", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"TJ Watson Research Center, IBM Research, Yorktown Heights, NY, USA": 1.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Michael B. Healy", "Sung Kyu Lim"]}]}, {"DBLP title": "Randomized Partially-Minimal Routing: Near-Optimal Oblivious Routing for 3-D Mesh Networks.", "DBLP authors": ["Rohit Sunkam Ramanujam", "Bill Lin"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2167361", "OA papers": [{"PaperId": "https://openalex.org/W2074075982", "PaperTitle": "Randomized Partially-Minimal Routing: Near-Optimal Oblivious Routing for 3-D Mesh Networks", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Rohit Sunkam Ramanujam", "Bill Lin"]}]}, {"DBLP title": "Fast Power- and Slew-Aware Gated Clock Tree Synthesis.", "DBLP authors": ["Jingwei Lu", "Wing-Kai Chow", "Chiu-Wing Sham"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2168834", "OA papers": [{"PaperId": "https://openalex.org/W2035957933", "PaperTitle": "Fast Power- and Slew-Aware Gated Clock Tree Synthesis", "Year": 2012, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Hong Kong Polytechnic University": 3.0}, "Authors": ["Jingwei Lu", "Wing-Kai Chow", "Chiu-Wing Sham"]}]}, {"DBLP title": "Compact Current Source Models for Timing Analysis Under Temperature and Body Bias Variations.", "DBLP authors": ["Saket Gupta", "Sachin S. Sapatnekar"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2169686", "OA papers": [{"PaperId": "https://openalex.org/W1996048505", "PaperTitle": "Compact Current Source Models for Timing Analysis Under Temperature and Body Bias Variations", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Minnesota": 2.0}, "Authors": ["Sanjeev Gupta", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "A Nonbinary LDPC Decoder Architecture With Adaptive Message Control.", "DBLP authors": ["Weiguo Tang", "Jie Huang", "Lei Wang", "Shengli Zhou"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2165346", "OA papers": [{"PaperId": "https://openalex.org/W2072755576", "PaperTitle": "A Nonbinary LDPC Decoder Architecture With Adaptive Message Control", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Connecticut": 4.0}, "Authors": ["Wei-Guo Tang", "Jie Huang", "Lei Wang", "Shengli Zhou"]}]}, {"DBLP title": "Low-Cost Self-Test Techniques for Small RAMs in SOCs Using Enhanced IEEE 1500 Test Wrappers.", "DBLP authors": ["Yu-Jen Huang", "Jin-Fu Li"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2165568", "OA papers": [{"PaperId": "https://openalex.org/W1983418307", "PaperTitle": "Low-Cost Self-Test Techniques for Small RAMs in SOCs Using Enhanced IEEE 1500 Test Wrappers", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Central University": 2.0}, "Authors": ["Yu-Jen Huang", "Jin-Fu Li"]}]}, {"DBLP title": "A Flip-Flop for the DPA Resistant Three-Phase Dual-Rail Pre-Charge Logic Family.", "DBLP authors": ["Marco Bucci", "Luca Giancane", "Raimondo Luzzi", "Alessandro Trifiletti"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2165862", "OA papers": [{"PaperId": "https://openalex.org/W2089733247", "PaperTitle": "A Flip-Flop for the DPA Resistant Three-Phase Dual-Rail Pre-Charge Logic Family", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Infineon Technol. AG, Graz, Austria": 2.0, "Sapienza University of Rome": 2.0}, "Authors": ["Marco Bucci", "L. Giancane", "Raimondo Luzzi", "Alessandro Trifiletti"]}]}, {"DBLP title": "Dynamic Power Management for the Iterative Decoding of Turbo Codes.", "DBLP authors": ["Erick Amador", "Raymond Knopp", "Renaud Pacalet", "Vincent Rezard"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2167765", "OA papers": [{"PaperId": "https://openalex.org/W2165436949", "PaperTitle": "Dynamic Power Management for the Iterative Decoding of Turbo Codes", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"EURECOM": 2.0, "T\u00e9l\u00e9com Paris": 1.0, "Intel Mobile Communication, Sophia Antipolis, France": 1.0}, "Authors": ["Emmanuel Amador", "Raymond Knopp", "Renaud Pacalet", "Vincent Rezard"]}]}, {"DBLP title": "Non-Uniform Coverage by n -Detection Test Sets.", "DBLP authors": ["Irith Pomeranz"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2168432", "OA papers": [{"PaperId": "https://openalex.org/W2084635905", "PaperTitle": "Non-Uniform Coverage by $n$-Detection Test Sets", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Variation-Aware Supply Voltage Assignment for Simultaneous Power and Aging Optimization.", "DBLP authors": ["Xiaoming Chen", "Yu Wang", "Yu Cao", "Yuchun Ma", "Huazhong Yang"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2168433", "OA papers": [{"PaperId": "https://openalex.org/W2044106730", "PaperTitle": "Variation-Aware Supply Voltage Assignment for Simultaneous Power and Aging Optimization", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Tsinghua University": 4.0, "Arizona State University": 1.0}, "Authors": ["Xiao-Ming Chen", "Yu Wang", "Yu Cao", "Yuchun Ma", "Huazhong Yang"]}]}, {"DBLP title": "Direct Compare of Information Coded With Error-Correcting Codes.", "DBLP authors": ["Wei Wu", "Dinesh Somasekhar", "Shih-Lien Lu"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2169094", "OA papers": [{"PaperId": "https://openalex.org/W2049281288", "PaperTitle": "Direct Compare of Information Coded With Error-Correcting Codes", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Intel (United States)": 3.0}, "Authors": ["Wei Wu", "Dinesh Somasekhar", "Shih-Lien Lu"]}]}, {"DBLP title": "SRAM-Based NATURE: A Dynamically Reconfigurable FPGA Based on 10T Low-Power SRAMs.", "DBLP authors": ["Ting-Jung Lin", "Wei Zhang", "Niraj K. Jha"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2169996", "OA papers": [{"PaperId": "https://openalex.org/W2060200112", "PaperTitle": "SRAM-Based NATURE: A Dynamically Reconfigurable FPGA Based on 10T Low-Power SRAMs", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Princeton University": 2.0, "Nanyang Technological University": 1.0}, "Authors": ["Ting-Jung Lin", "Wei Zhang", "Niraj K. Jha"]}]}, {"DBLP title": "Flip-Flop Selection for Partial Enhanced Scan to Reduce Transition Test Data Volume.", "DBLP authors": ["Songwei Pei", "Huawei Li", "Xiaowei Li"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2170227", "OA papers": [{"PaperId": "https://openalex.org/W1998350348", "PaperTitle": "Flip-Flop Selection for Partial Enhanced Scan to Reduce Transition Test Data Volume", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Institute of Computing Technology": 1.3333333333333333, "Tsinghua University": 0.3333333333333333, "Chinese Academy of Sciences": 1.3333333333333333}, "Authors": ["Songwei Pei", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Scan Power Reduction for Linear Test Compression Schemes Through Seed Selection.", "DBLP authors": ["Mingjing Chen", "Alex Orailoglu"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2173509", "OA papers": [{"PaperId": "https://openalex.org/W2057660425", "PaperTitle": "Scan Power Reduction for Linear Test Compression Schemes Through Seed Selection", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Mingjing Chen", "Alex Orailoglu"]}]}, {"DBLP title": "Standard Cell Like Via-Configurable Logic Blocks for Structured ASIC in an Industrial Design Flow.", "DBLP authors": ["Hui-Hsiang Tung", "Rung-Bin Lin", "Mei-Chen Li", "Tsung-Han Heish"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2170712", "OA papers": [{"PaperId": "https://openalex.org/W2035113414", "PaperTitle": "Standard Cell Like Via-Configurable Logic Blocks for Structured ASIC in an Industrial Design Flow", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Yuan Ze University": 4.0}, "Authors": ["Hui-Hsiang Tung", "Rung-Bin Lin", "Mei-chen Li", "Tsung-Han Heish"]}]}, {"DBLP title": "An FPGA Chip Identification Generator Using Configurable Ring Oscillators.", "DBLP authors": ["Haile Yu", "Philip Heng Wai Leong", "Qiang Xu"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2173770", "OA papers": [{"PaperId": "https://openalex.org/W2078512400", "PaperTitle": "An FPGA Chip Identification Generator Using Configurable Ring Oscillators", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Chinese University of Hong Kong": 2.0, "University of Sydney": 1.0}, "Authors": ["Haile Yu", "Philip H. W. Leong", "Qiang Xu"]}]}, {"DBLP title": "Real-Time Architecture for a Robust Multi-Scale Stereo Engine on FPGA.", "DBLP authors": ["Matteo Tomasi", "Mauricio Vanegas", "Francisco Barranco", "Javier D\u00edaz", "Eduardo Ros"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2172007", "OA papers": [{"PaperId": "https://openalex.org/W2055890040", "PaperTitle": "Real-Time Architecture for a Robust Multi-Scale Stereo Engine on FPGA", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Granada": 5.0}, "Authors": ["Matteo Tomasi", "Mauricio Vanegas", "Francisco Barranco", "J. Casanueva Diaz", "Eduardo Ros"]}]}, {"DBLP title": "Application of Fixator-Norator Pairs in Designing Active Loads and Current Mirrors in Analog Integrated Circuits.", "DBLP authors": ["Reza Hashemian"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2172229", "OA papers": [{"PaperId": "https://openalex.org/W2038798548", "PaperTitle": "Application of Fixator-Norator Pairs in Designing Active Loads and Current Mirrors in Analog Integrated Circuits", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Northern Illinois University": 1.0}, "Authors": ["Reza Hashemian"]}]}, {"DBLP title": "A 64 \u02df 64 Pixels UWB Wireless Temporal-Difference Digital Image Sensor.", "DBLP authors": ["Shoushun Chen", "Wei Tang", "Xiangyu Zhang", "Eugenio Culurciello"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2172470", "OA papers": [{"PaperId": "https://openalex.org/W2094228049", "PaperTitle": "A 64 $\\times$ 64 Pixels UWB Wireless Temporal-Difference Digital Image Sensor", "Year": 2010, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Nanyang Technological University": 2.0, "Yale University": 1.0, "Purdue University West Lafayette": 1.0}, "Authors": ["Shoushun Chen", "Wei Tang", "Xiangyu Zhang", "Eugenio Culurciello"]}]}, {"DBLP title": "Synthesis and Array Processor Realization of a 2-D IIR Beam Filter for Wireless Applications.", "DBLP authors": ["Rimesh M. Joshi", "Arjuna Madanayake", "Jithra Adikari", "Leonard T. Bruton"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2174167", "OA papers": [{"PaperId": "https://openalex.org/W1969013313", "PaperTitle": "Synthesis and Array Processor Realization of a 2-D IIR Beam Filter for Wireless Applications", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Akron": 2.0, "University of Waterloo": 1.0, "University of Calgary": 1.0}, "Authors": ["Ravindra P. Joshi", "Arjuna Madanayake", "J. Adikari", "L.T. Bruton"]}]}, {"DBLP title": "A Physical-Location-Aware X-Bit Redistribution for Maximum IR-Drop Reduction.", "DBLP authors": ["Fu-Wei Chen", "Shih-Liang Chen", "Yung-Sheng Lin", "TingTing Hwang"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2173361", "OA papers": [{"PaperId": "https://openalex.org/W2013445609", "PaperTitle": "A Physical-Location-Aware X-Bit Redistribution for Maximum IR-Drop Reduction", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Tsing Hua University": 2.0, "MediaTek (Taiwan)": 1.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 1.0}, "Authors": ["Fu-Wei Chen", "Shih-Liang Chen", "Yung-Sheng Lin", "TingTing Hwang"]}]}, {"DBLP title": "Semi-Serial On-Chip Link Implementation for Energy Efficiency and High Throughput.", "DBLP authors": ["Ethiopia Nigussie", "Sampo Tuuna", "Juha Plosila", "Jouni Isoaho", "Hannu Tenhunen"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2170228", "OA papers": [{"PaperId": "https://openalex.org/W2055340423", "PaperTitle": "Semi-Serial On-Chip Link Implementation for Energy Efficiency and High Throughput", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Turku": 5.0}, "Authors": ["Ethiopia Nigussie", "S. Tuuna", "Juha Plosila", "J. Isoaho", "Hannu Tenhunen"]}]}, {"DBLP title": "Efficient Memory Repair Using Cache-Based Redundancy.", "DBLP authors": ["Nicholas Axelos", "Kiamal Z. Pekmestzi", "Dimitris Gizopoulos"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2170593", "OA papers": [{"PaperId": "https://openalex.org/W2010401603", "PaperTitle": "Efficient Memory Repair Using Cache-Based Redundancy", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National Technical University of Athens": 2.0, "National and Kapodistrian University of Athens": 1.0}, "Authors": ["Nicholas Axelos", "Kiamal Pekmestzi", "Dimitris Gizopoulos"]}]}, {"DBLP title": "System-Level Leakage Variability Mitigation for MPSoC Platforms Using Body-Bias Islands.", "DBLP authors": ["Siddharth Garg", "Diana Marculescu"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2171512", "OA papers": [{"PaperId": "https://openalex.org/W2089393022", "PaperTitle": "System-Level Leakage Variability Mitigation for MPSoC Platforms Using Body-Bias Islands", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Waterloo": 1.0, "Carnegie Mellon University": 1.0}, "Authors": ["Satish K. Garg", "Diana Marculescu"]}]}, {"DBLP title": "Product Code Schemes for Error Correction in MLC NAND Flash Memories.", "DBLP authors": ["Chengen Yang", "Yunus Emre", "Chaitali Chakrabarti"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2174389", "OA papers": [{"PaperId": "https://openalex.org/W1983978460", "PaperTitle": "Product Code Schemes for Error Correction in MLC NAND Flash Memories", "Year": 2012, "CitationCount": 68, "EstimatedCitation": 68, "Affiliations": {"Arizona State University": 3.0}, "Authors": ["Cheng-En Yang", "Yunus Emre", "Chaitali Chakrabarti"]}]}, {"DBLP title": "A Hierarchical Self-Repairing Architecture for Fast Fault Recovery of Digital Systems Inspired From Paralogous Gene Regulatory Circuits.", "DBLP authors": ["Sokehwan Kim", "Hyunho Chu", "Isaak Yang", "Sanghoon Hong", "Sung Hoon Jung", "Kwang-Hyun Cho"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2176544", "OA papers": [{"PaperId": "https://openalex.org/W1964441376", "PaperTitle": "A Hierarchical Self-Repairing Architecture for Fast Fault Recovery of Digital Systems Inspired From Paralogous Gene Regulatory Circuits", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Korea Advanced Institute of Science and Technology": 5.0, "Hansung University": 1.0}, "Authors": ["Soke-Hwan Kim", "Hyunho Chu", "Ian A. Yang", "Sang-Hoon Hong", "Sung-Ae Jung", "Kwang-Hyun Cho"]}]}, {"DBLP title": "Visual Vocabulary Processor Based on Binary Tree Architecture for Real-Time Object Recognition in Full-HD Resolution.", "DBLP authors": ["Tse-Wei Chen", "Yu-Chi Su", "Keng-Yen Huang", "Yi-Min Tsai", "Shao-Yi Chien", "Liang-Gee Chen"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2170203", "OA papers": [{"PaperId": "https://openalex.org/W2020300099", "PaperTitle": "Visual Vocabulary Processor Based on Binary Tree Architecture for Real-Time Object Recognition in Full-HD Resolution", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"VLSI Design and Education Center (VDEC), University of Tokyo, Tokyo, Japan": 1.0, "National Taiwan University": 5.0}, "Authors": ["Tse-Wei Chen", "Yu-Chi Su", "Keng Yen Huang", "Yi-Min Tsai", "Shao-Yi Chien", "Liang-Gee Chen"]}]}, {"DBLP title": "Analyzing the Impact of Joint Optimization of Cell Size, Redundancy, and ECC on Low-Voltage SRAM Array Total Area.", "DBLP authors": ["Nam Sung Kim", "Stark C. Draper", "Shi-Ting Zhou", "Sumeet Katariya", "Hamid Reza Ghasemi", "Taejoon Park"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2173220", "OA papers": [{"PaperId": "https://openalex.org/W2080256638", "PaperTitle": "Analyzing the Impact of Joint Optimization of Cell Size, Redundancy, and ECC on Low-Voltage SRAM Array Total Area", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Wisconsin\u2013Madison": 6.0}, "Authors": ["Nam Kim", "Stark C. Draper", "Shi-Ting Zhou", "Sumeet Katariya", "Hamid Reza Ghasemi", "Taejoon Park"]}]}, {"DBLP title": "Complexity of Computing Convex Subgraphs in Custom Instruction Synthesis.", "DBLP authors": ["Joseph Reddington", "Kubilay Atasu"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2173221", "OA papers": [{"PaperId": "https://openalex.org/W2059432803", "PaperTitle": "Complexity of Computing Convex Subgraphs in Custom Instruction Synthesis", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Royal Holloway University of London": 1.0, "IBM Research - Zurich": 1.0}, "Authors": ["Joseph Reddington", "Kubilay Atasu"]}]}, {"DBLP title": "High Speed Architectures for Finding the First two Maximum/Minimum Values.", "DBLP authors": ["Luca Gaetano Amar\u00f9", "Maurizio Martina", "Guido Masera"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2174166", "OA papers": [{"PaperId": "https://openalex.org/W2138233828", "PaperTitle": "High Speed Architectures for Finding the First two Maximum/Minimum Values", "Year": 2012, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Luca Amaru", "Mario L. V. Martina", "Giuseppe Masera"]}]}, {"DBLP title": "Rethinking the Wirelength Benefit of 3-D Integration.", "DBLP authors": ["Wai-Kei Mak", "Chris Chu"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2176353", "OA papers": [{"PaperId": "https://openalex.org/W2051277845", "PaperTitle": "Rethinking the Wirelength Benefit of 3-D Integration", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Tsing Hua University": 1.0, "Iowa State University": 1.0}, "Authors": ["Wai-Kei Mak", "Ching-Wu Chu"]}]}, {"DBLP title": "A Behavior Model of an On-Chip High Voltage Generator for Fast, System-Level Simulation.", "DBLP authors": ["Toru Tanzawa"], "year": 2012, "doi": "https://doi.org/10.1109/TVLSI.2011.2176762", "OA papers": [{"PaperId": "https://openalex.org/W2043099347", "PaperTitle": "A Behavior Model of an On-Chip High Voltage Generator for Fast, System-Level Simulation", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Micron (Japan)": 1.0}, "Authors": ["Toru Tanzawa"]}]}]