// Library - 16nm_Tests, Cell - 6T_BANK_Test, View - schematic
// LAST TIME SAVED: Apr 17 19:03:48 2015
// NETLIST TIME: Apr 17 19:04:11 2015
`timescale 1ps / 1ps 

module cdsModule_112 ( Ack, Ctrl_Ack, ReadData, WriteAck, A, RD_Ack,
     RW, WriteData );

output  Ack;


output [4:0]  Ctrl_Ack;
output [31:0]  ReadData;
output [7:0]  WriteAck;

input [31:0]  WriteData;
input [19:0]  A;
input [7:0]  RD_Ack;
input [1:0]  RW;

// Buses in the design

wire  [0:4]  net013;

wire  [31:0]  ReaDataT;

wire  [19:0]  AT;

wire  [1:0]  RWT;

wire  [0:4]  net018;

wire  [7:0]  RAckT;

wire  [1:0]  cdsbus0;

wire  [7:0]  cdsbus1;

wire  [7:0]  cdsbus2;

wire  [31:0]  cdsbus3;

wire  [31:0]  WriteDataT;

wire  [7:0]  WAck;

wire  [31:0]  cdsbus4;

wire  [19:0]  cdsbus5;

// begin interface element definitions

wire cdsNet0;
reg mixedNet99998;
reg mixedNet99996;
reg mixedNet99995;
reg mixedNet99994;
reg mixedNet99993;
reg mixedNet99988;
reg mixedNet99987;
reg mixedNet99986;
reg mixedNet99985;
reg mixedNet99982;
reg mixedNet99981;
reg mixedNet99980;
reg mixedNet99977;
reg mixedNet99976;
reg mixedNet99975;
reg mixedNet99974;
reg mixedNet99973;
reg mixedNet99970;
reg mixedNet99960;
reg mixedNet99959;
reg mixedNet99958;
reg mixedNet99956;
reg mixedNet99951;
reg mixedNet99950;
reg mixedNet99938;
reg mixedNet99937;
reg mixedNet99936;
reg mixedNet99935;
reg mixedNet99933;
reg mixedNet99932;
reg mixedNet99931;
reg mixedNet99928;
reg mixedNet99927;
reg mixedNet99919;
reg mixedNet99918;
reg mixedNet99915;
reg mixedNet99914;
reg mixedNet99913;
reg mixedNet99911;
reg mixedNet99909;
reg mixedNet99908;
reg mixedNet99907;
reg mixedNet99906;
reg mixedNet99905;
reg mixedNet99902;
reg mixedNet99899;
assign cdsbus2[4] = mixedNet99998;
assign cdsbus2[3] = mixedNet99996;
assign cdsbus2[2] = mixedNet99995;
assign cdsbus2[1] = mixedNet99994;
assign cdsbus2[0] = mixedNet99993;
assign cdsbus3[7] = mixedNet99988;
assign cdsbus3[23] = mixedNet99987;
assign cdsbus3[22] = mixedNet99986;
assign cdsbus3[9] = mixedNet99985;
assign cdsbus3[16] = mixedNet99982;
assign cdsbus3[15] = mixedNet99981;
assign cdsbus3[14] = mixedNet99980;
assign cdsbus3[19] = mixedNet99977;
assign cdsbus3[5] = mixedNet99976;
assign net013[0] = mixedNet99975;
assign cdsbus3[18] = mixedNet99974;
assign net013[1] = mixedNet99973;
assign cdsbus3[28] = mixedNet99970;
assign cdsbus2[7] = mixedNet99960;
assign cdsbus2[6] = mixedNet99959;
assign cdsbus2[5] = mixedNet99958;
assign cdsbus3[29] = mixedNet99956;
assign cdsbus3[27] = mixedNet99951;
assign cdsbus3[10] = mixedNet99950;
assign cdsbus3[26] = mixedNet99938;
assign cdsbus3[6] = mixedNet99937;
assign net013[3] = mixedNet99936;
assign cdsbus3[8] = mixedNet99935;
assign cdsbus3[25] = mixedNet99933;
assign cdsbus3[13] = mixedNet99932;
assign cdsNet0 = mixedNet99931;
assign cdsbus3[12] = mixedNet99928;
assign cdsbus3[0] = mixedNet99927;
assign cdsbus3[17] = mixedNet99919;
assign cdsbus3[21] = mixedNet99918;
assign cdsbus3[4] = mixedNet99915;
assign net013[2] = mixedNet99914;
assign cdsbus3[30] = mixedNet99913;
assign cdsbus3[20] = mixedNet99911;
assign cdsbus3[1] = mixedNet99909;
assign cdsbus3[31] = mixedNet99908;
assign net013[4] = mixedNet99907;
assign cdsbus3[2] = mixedNet99906;
assign cdsbus3[3] = mixedNet99905;
assign cdsbus3[11] = mixedNet99902;
assign cdsbus3[24] = mixedNet99899;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "6T_BANK_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

