$date
	Wed Jul  9 14:42:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_dmux $end
$var wire 1 ! output_b $end
$var wire 1 " output_a $end
$var reg 1 # input_in $end
$var reg 1 $ input_sel $end
$scope module dut $end
$var wire 1 # in $end
$var wire 1 $ sel $end
$var wire 1 ! b $end
$var wire 1 " a $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#5100
1"
1#
#20100
0"
0#
1$
#25100
1!
1#
#30100
