{"Source Block": ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_core.v@79:106@HdlStmFor", "    .adc_data (raw_data_s)\n  );\n\n  generate\n  genvar i;\n  for (i = 0; i < NUM_CHANNELS; i = i + 1) begin: g_channel\n    ad_ip_jesd204_tpl_adc_channel #(\n      .DATA_PATH_WIDTH (DATA_PATH_WIDTH),\n      .CONVERTER_RESOLUTION (CONVERTER_RESOLUTION),\n      .TWOS_COMPLEMENT (TWOS_COMPLEMENT)\n    ) i_channel (\n      .clk (clk),\n\n      .raw_data (raw_data_s[CDW_RAW*i+:CDW_RAW]),\n      .fmt_data (adc_data[CDW_FMT*i+:CDW_FMT]),\n\n      .dfmt_enable (dfmt_enable[i]),\n      .dfmt_sign_extend (dfmt_sign_extend[i]),\n      .dfmt_type (dfmt_type[i]),\n\n      .pn_seq_sel (pn_seq_sel[i*4+:4]),\n      .pn_err (pn_err[i]),\n      .pn_oos (pn_oos[i])\n    );\n  end\n  endgenerate\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[88, "      .TWOS_COMPLEMENT (TWOS_COMPLEMENT)\n"]], "Add": [[88, "      .TWOS_COMPLEMENT (TWOS_COMPLEMENT),\n"], [88, "      .BITS_PER_SAMPLE (BITS_PER_SAMPLE)\n"]]}}