# Benchmark "one_slot_break_dvr" written by ABC on Sun Jul 13 20:25:40 2025
.model one_slot_break_dvr
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs[13] outs[14] \
 outs[15] outs[16] outs[17] outs[18] outs[19] outs[20] outs[21] outs[22] \
 outs[23] outs[24] outs[25] outs[26] outs_valid

.latch       n122 dataReg[0]  0
.latch       n127 dataReg[1]  0
.latch       n132 dataReg[2]  0
.latch       n137 dataReg[3]  0
.latch       n142 dataReg[4]  0
.latch       n147 dataReg[5]  0
.latch       n152 dataReg[6]  0
.latch       n157 dataReg[7]  0
.latch       n162 dataReg[8]  0
.latch       n167 dataReg[9]  0
.latch       n172 dataReg[10]  0
.latch       n177 dataReg[11]  0
.latch       n182 dataReg[12]  0
.latch       n187 dataReg[13]  0
.latch       n192 dataReg[14]  0
.latch       n197 dataReg[15]  0
.latch       n202 dataReg[16]  0
.latch       n207 dataReg[17]  0
.latch       n212 dataReg[18]  0
.latch       n217 dataReg[19]  0
.latch       n222 dataReg[20]  0
.latch       n227 dataReg[21]  0
.latch       n232 dataReg[22]  0
.latch       n237 dataReg[23]  0
.latch       n242 dataReg[24]  0
.latch       n247 dataReg[25]  0
.latch       n252 dataReg[26]  0
.latch       n257 control.outputValid  0
.latch       n262 control.inputReady  1

.names ins_valid control.inputReady new_n148
11 1
.names dataReg[0] new_n148 new_n149
10 1
.names ins[0] new_n148 new_n150
11 1
.names new_n149 new_n150 new_n151
00 1
.names rst new_n151 n122
00 1
.names dataReg[1] new_n148 new_n153
10 1
.names ins[1] new_n148 new_n154
11 1
.names new_n153 new_n154 new_n155
00 1
.names rst new_n155 n127
00 1
.names dataReg[2] new_n148 new_n157_1
10 1
.names ins[2] new_n148 new_n158
11 1
.names new_n157_1 new_n158 new_n159
00 1
.names rst new_n159 n132
00 1
.names dataReg[3] new_n148 new_n161
10 1
.names ins[3] new_n148 new_n162_1
11 1
.names new_n161 new_n162_1 new_n163
00 1
.names rst new_n163 n137
00 1
.names dataReg[4] new_n148 new_n165
10 1
.names ins[4] new_n148 new_n166
11 1
.names new_n165 new_n166 new_n167_1
00 1
.names rst new_n167_1 n142
00 1
.names dataReg[5] new_n148 new_n169
10 1
.names ins[5] new_n148 new_n170
11 1
.names new_n169 new_n170 new_n171
00 1
.names rst new_n171 n147
00 1
.names dataReg[6] new_n148 new_n173
10 1
.names ins[6] new_n148 new_n174
11 1
.names new_n173 new_n174 new_n175
00 1
.names rst new_n175 n152
00 1
.names dataReg[7] new_n148 new_n177_1
10 1
.names ins[7] new_n148 new_n178
11 1
.names new_n177_1 new_n178 new_n179
00 1
.names rst new_n179 n157
00 1
.names dataReg[8] new_n148 new_n181
10 1
.names ins[8] new_n148 new_n182_1
11 1
.names new_n181 new_n182_1 new_n183
00 1
.names rst new_n183 n162
00 1
.names dataReg[9] new_n148 new_n185
10 1
.names ins[9] new_n148 new_n186
11 1
.names new_n185 new_n186 new_n187_1
00 1
.names rst new_n187_1 n167
00 1
.names dataReg[10] new_n148 new_n189
10 1
.names ins[10] new_n148 new_n190
11 1
.names new_n189 new_n190 new_n191
00 1
.names rst new_n191 n172
00 1
.names dataReg[11] new_n148 new_n193
10 1
.names ins[11] new_n148 new_n194
11 1
.names new_n193 new_n194 new_n195
00 1
.names rst new_n195 n177
00 1
.names dataReg[12] new_n148 new_n197_1
10 1
.names ins[12] new_n148 new_n198
11 1
.names new_n197_1 new_n198 new_n199
00 1
.names rst new_n199 n182
00 1
.names dataReg[13] new_n148 new_n201
10 1
.names ins[13] new_n148 new_n202_1
11 1
.names new_n201 new_n202_1 new_n203
00 1
.names rst new_n203 n187
00 1
.names dataReg[14] new_n148 new_n205
10 1
.names ins[14] new_n148 new_n206
11 1
.names new_n205 new_n206 new_n207_1
00 1
.names rst new_n207_1 n192
00 1
.names dataReg[15] new_n148 new_n209
10 1
.names ins[15] new_n148 new_n210
11 1
.names new_n209 new_n210 new_n211
00 1
.names rst new_n211 n197
00 1
.names dataReg[16] new_n148 new_n213
10 1
.names ins[16] new_n148 new_n214
11 1
.names new_n213 new_n214 new_n215
00 1
.names rst new_n215 n202
00 1
.names dataReg[17] new_n148 new_n217_1
10 1
.names ins[17] new_n148 new_n218
11 1
.names new_n217_1 new_n218 new_n219
00 1
.names rst new_n219 n207
00 1
.names dataReg[18] new_n148 new_n221
10 1
.names ins[18] new_n148 new_n222_1
11 1
.names new_n221 new_n222_1 new_n223
00 1
.names rst new_n223 n212
00 1
.names dataReg[19] new_n148 new_n225
10 1
.names ins[19] new_n148 new_n226
11 1
.names new_n225 new_n226 new_n227_1
00 1
.names rst new_n227_1 n217
00 1
.names dataReg[20] new_n148 new_n229
10 1
.names ins[20] new_n148 new_n230
11 1
.names new_n229 new_n230 new_n231
00 1
.names rst new_n231 n222
00 1
.names dataReg[21] new_n148 new_n233
10 1
.names ins[21] new_n148 new_n234
11 1
.names new_n233 new_n234 new_n235
00 1
.names rst new_n235 n227
00 1
.names dataReg[22] new_n148 new_n237_1
10 1
.names ins[22] new_n148 new_n238
11 1
.names new_n237_1 new_n238 new_n239
00 1
.names rst new_n239 n232
00 1
.names dataReg[23] new_n148 new_n241
10 1
.names ins[23] new_n148 new_n242_1
11 1
.names new_n241 new_n242_1 new_n243
00 1
.names rst new_n243 n237
00 1
.names dataReg[24] new_n148 new_n245
10 1
.names ins[24] new_n148 new_n246
11 1
.names new_n245 new_n246 new_n247_1
00 1
.names rst new_n247_1 n242
00 1
.names dataReg[25] new_n148 new_n249
10 1
.names ins[25] new_n148 new_n250
11 1
.names new_n249 new_n250 new_n251
00 1
.names rst new_n251 n247
00 1
.names dataReg[26] new_n148 new_n253
10 1
.names ins[26] new_n148 new_n254
11 1
.names new_n253 new_n254 new_n255
00 1
.names rst new_n255 n252
00 1
.names outs_ready control.outputValid new_n257_1
01 1
.names new_n148 new_n257_1 new_n258
00 1
.names rst new_n258 n257
00 1
.names n257 n262
0 1
.names control.inputReady ins_ready
1 1
.names dataReg[0] outs[0]
1 1
.names dataReg[1] outs[1]
1 1
.names dataReg[2] outs[2]
1 1
.names dataReg[3] outs[3]
1 1
.names dataReg[4] outs[4]
1 1
.names dataReg[5] outs[5]
1 1
.names dataReg[6] outs[6]
1 1
.names dataReg[7] outs[7]
1 1
.names dataReg[8] outs[8]
1 1
.names dataReg[9] outs[9]
1 1
.names dataReg[10] outs[10]
1 1
.names dataReg[11] outs[11]
1 1
.names dataReg[12] outs[12]
1 1
.names dataReg[13] outs[13]
1 1
.names dataReg[14] outs[14]
1 1
.names dataReg[15] outs[15]
1 1
.names dataReg[16] outs[16]
1 1
.names dataReg[17] outs[17]
1 1
.names dataReg[18] outs[18]
1 1
.names dataReg[19] outs[19]
1 1
.names dataReg[20] outs[20]
1 1
.names dataReg[21] outs[21]
1 1
.names dataReg[22] outs[22]
1 1
.names dataReg[23] outs[23]
1 1
.names dataReg[24] outs[24]
1 1
.names dataReg[25] outs[25]
1 1
.names dataReg[26] outs[26]
1 1
.names control.outputValid outs_valid
1 1
.end
