Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 06:27:29 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[5]/CK (DFFR_X2)                            0.0000     0.0000 r
  weight_reg[5]/QN (DFFR_X2)                            0.4121     0.4121 f
  U747/ZN (INV_X8)                                      0.1690     0.5811 r
  U1104/ZN (XNOR2_X2)                                   0.3316     0.9127 r
  U969/ZN (XNOR2_X2)                                    0.3359     1.2486 r
  U968/ZN (XNOR2_X2)                                    0.3466     1.5952 r
  U965/ZN (NOR2_X4)                                     0.0803     1.6755 f
  U970/ZN (NAND3_X2)                                    0.1091     1.7846 r
  U1037/ZN (NAND2_X2)                                   0.0679     1.8525 f
  U681/ZN (NAND3_X2)                                    0.1694     2.0220 r
  dut_sram_write_data_reg[5]/D (DFF_X2)                 0.0000     2.0220 r
  data arrival time                                                2.0220

  clock clk (rise edge)                                 2.2500     2.2500
  clock network delay (ideal)                           0.0000     2.2500
  clock uncertainty                                    -0.0500     2.2000
  dut_sram_write_data_reg[5]/CK (DFF_X2)                0.0000     2.2000 r
  library setup time                                   -0.2009     1.9991
  data required time                                               1.9991
  --------------------------------------------------------------------------
  data required time                                               1.9991
  data arrival time                                               -2.0220
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.0228


1
