<html><body><samp><pre>
<!@TC:1582046395>
#Build: Synplify Pro (R) N-2018.03L-SP1-1, Build 443R, Apr  1 2019
#install: C:\lscc\diamond\3.11_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-P12ICFP

# Tue Feb 18 11:19:55 2020

#Implementation: shiftLR0


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-P12ICFP

Implementation : shiftLR0
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43</a>

@N: : <!@TM:1582046400> | Running in 64-bit mode 

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-P12ICFP

Implementation : shiftLR0
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43</a>

@N: : <!@TM:1582046400> | Running in 64-bit mode 
@N: : <a href="C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\shiftLR00\topshiftRL00.vhdl:7:7:7:19:@N::@XP_MSG">topshiftRL00.vhdl(7)</a><!@TM:1582046400> | Top entity is set to topshiftRL00.
VHDL syntax check successful!
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\shiftLR00\topshiftRL00.vhdl:7:7:7:19:@N:CD630:@XP_MSG">topshiftRL00.vhdl(7)</a><!@TM:1582046400> | Synthesizing work.topshiftrl00.topshiftrl0.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\shiftLR00\shiftLR00.vhdl:9:7:9:16:@N:CD630:@XP_MSG">shiftLR00.vhdl(9)</a><!@TM:1582046400> | Synthesizing work.shiftlr00.shiftlr0.
Post processing for work.shiftlr00.shiftlr0
Running optimization stage 1 on shiftLR00 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\shiftLR00\osc00.vhdl:7:7:7:12:@N:CD630:@XP_MSG">osc00.vhdl(7)</a><!@TM:1582046400> | Synthesizing work.osc00.osc0.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\shiftLR00\div00.vhdl:9:7:9:12:@N:CD630:@XP_MSG">div00.vhdl(9)</a><!@TM:1582046400> | Synthesizing work.div00.div0.
Post processing for work.div00.div0
Running optimization stage 1 on div00 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\shiftLR00\oscint00.vhdl:13:7:13:15:@N:CD630:@XP_MSG">oscint00.vhdl(13)</a><!@TM:1582046400> | Synthesizing work.oscint00.oscint0.
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\shiftLR00\oscint00.vhdl:31:1:31:9:@W:CD326:@XP_MSG">oscint00.vhdl(31)</a><!@TM:1582046400> | Port sedstdby of entity work.osch is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd:2291:10:2291:14:@N:CD630:@XP_MSG">machxo2.vhd(2291)</a><!@TM:1582046400> | Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Running optimization stage 1 on OSCH .......
Post processing for work.oscint00.oscint0
Running optimization stage 1 on oscint00 .......
Post processing for work.osc00.osc0
Running optimization stage 1 on osc00 .......
Post processing for work.topshiftrl00.topshiftrl0
Running optimization stage 1 on topshiftRL00 .......
Running optimization stage 2 on OSCH .......
Running optimization stage 2 on oscint00 .......
Running optimization stage 2 on div00 .......
Running optimization stage 2 on osc00 .......
Running optimization stage 2 on shiftLR00 .......
Running optimization stage 2 on topshiftRL00 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\shiftLR00\shiftLR0\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 18 11:19:58 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-P12ICFP

Implementation : shiftLR0
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43</a>

@N: : <!@TM:1582046400> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 18 11:20:00 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\shiftLR00\shiftLR0\synwork\shiftLR00_shiftLR0_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 18 11:20:00 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1582046395>

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-P12ICFP

Database state : C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\shiftLR00\shiftLR0\synwork\|shiftLR0
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43</a>

@N: : <!@TM:1582046402> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 18 11:20:02 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1582046395>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1582046395>
# Tue Feb 18 11:20:04 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-P12ICFP

Implementation : shiftLR0
<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1582046408> | No constraint file specified. 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1582046408> | Setting synthesis effort to medium for the design 
@L: C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\shiftLR00\shiftLR0\shiftLR00_shiftLR0_scck.rpt 
Printing clock  summary report in "C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\shiftLR00\shiftLR0\shiftLR00_shiftLR0_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1582046408> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1582046408> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1582046408> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1582046408> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1582046408> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1582046408> | UMR3 is only supported for HAPS-80. 
syn_allowed_resources : blockrams=26  set on top level netlist topshiftRL00

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                               Requested     Requested     Clock                                              Clock                   Clock
Level     Clock                               Frequency     Period        Type                                               Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       oscint00|osc_int_inferred_clock     2.1 MHz       480.769       inferred                                           Inferred_clkgroup_0     23   
1 .         div00|outdiv_derived_clock        2.1 MHz       480.769       derived (from oscint00|osc_int_inferred_clock)     Inferred_clkgroup_0     16   
==========================================================================================================================================================



Clock Load Summary
***********************

                                    Clock     Source                            Clock Pin               Non-clock Pin     Non-clock Pin
Clock                               Load      Pin                               Seq Example             Seq Example       Comb Example 
---------------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int_inferred_clock     23        SRL00.OS00.OSCInst0.OSC(OSCH)     SRL00.OS01.outdiv.C     -                 -            
div00|outdiv_derived_clock          16        SRL00.OS01.outdiv.Q[0](dffe)      SRL01.sshift[7:0].C     -                 -            
=======================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\lscc\diamond\3.11_x64\bin\nt64\arquitectura_de_computadoras\primer parcial\shiftlr00\div00.vhdl:23:4:23:6:@W:MT529:@XP_MSG">div00.vhdl(23)</a><!@TM:1582046408> | Found inferred clock oscint00|osc_int_inferred_clock which controls 23 sequential elements including SRL00.OS01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 39 clock pin(s) of sequential element(s)
0 instances converted, 39 sequential instances remain driven by gated/generated clocks

==================================================================== Gated/Generated Clocks ====================================================================
Clock Tree ID     Driving Element             Drive Element Type     Unconverted Fanout     Sample Instance           Explanation                               
----------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\shiftLR00\shiftLR0\synwork\shiftLR00_shiftLR0_prem.srm@|S:SRL00.OS01.outdiv.Q[0]@|E:SRL01.outs[7:0]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       SRL00.OS01.outdiv.Q[0]      dffe                   16                     SRL01.outs[7:0]           Derived clock on input (not legal for GCC)
<a href="@|L:C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\shiftLR00\shiftLR0\synwork\shiftLR00_shiftLR0_prem.srm@|S:SRL00.OS00.OSCInst0.OSC@|E:SRL00.OS01.sdiv[21:0]@|F:@syn_dgcc_clockid0_2==1@|M:ClockId_0_2 @XP_NAMES_BY_PROP">ClockId_0_2</a>       SRL00.OS00.OSCInst0.OSC     OSCH                   23                     SRL00.OS01.sdiv[21:0]     Black box on clock path                   
================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1582046408> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 143MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 143MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 143MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 56MB peak: 143MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Tue Feb 18 11:20:07 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1582046395>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1582046395>
# Tue Feb 18 11:20:08 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-P12ICFP

Implementation : shiftLR0
<a name=mapperReport8></a>Synopsys Lattice Technology Mapper, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1582046414> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1582046414> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1582046414> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1582046414> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1582046414> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 142MB)


Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 143MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 143MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 143MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 143MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 143MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 150MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		   468.24ns		  55 /        39

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 150MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1582046414> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 150MB)


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 114MB peak: 150MB)

Writing Analyst data base C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\shiftLR00\shiftLR0\synwork\shiftLR00_shiftLR0_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 147MB peak: 150MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1582046414> | Writing EDF file: C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\shiftLR00\shiftLR0\shiftLR00_shiftLR0.edi 
N-2018.03L-SP1-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1582046414> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 151MB peak: 154MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 153MB peak: 154MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1582046414> | Found inferred clock oscint00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on net SRL00.OS00.sclk.</font> 
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1582046414> | Found clock div00|outdiv_derived_clock with period 480.77ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
<a name=10></a># Timing Report written on Tue Feb 18 11:20:14 2020</a>
#


Top view:               topshiftRL00
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1582046414> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1582046414> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary11></a>Performance Summary</a>
*******************


Worst slack in design: 468.510

                                    Requested     Estimated      Requested     Estimated                 Clock                                              Clock              
Starting Clock                      Frequency     Frequency      Period        Period        Slack       Type                                               Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
div00|outdiv_derived_clock          2.1 MHz       1272.4 MHz     480.769       0.786         959.967     derived (from oscint00|osc_int_inferred_clock)     Inferred_clkgroup_0
oscint00|osc_int_inferred_clock     2.1 MHz       81.6 MHz       480.769       12.260        468.510     inferred                                           Inferred_clkgroup_0
===============================================================================================================================================================================





<a name=clockRelationships12></a>Clock Relationships</a>
*******************

Clocks                                                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int_inferred_clock  oscint00|osc_int_inferred_clock  |  480.769     468.510  |  No paths    -      |  No paths    -      |  No paths    -    
div00|outdiv_derived_clock       div00|outdiv_derived_clock       |  480.769     959.967  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo13></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport14></a>Detailed Report for Clock: div00|outdiv_derived_clock</a>
====================================



<a name=startingSlack15></a>Starting Points with Worst Slack</a>
********************************

                    Starting                                                         Arrival            
Instance            Reference                      Type        Pin     Net           Time        Slack  
                    Clock                                                                               
--------------------------------------------------------------------------------------------------------
SRL01.sshift[0]     div00|outdiv_derived_clock     FD1S3AX     Q       sshift[0]     1.044       959.967
SRL01.sshift[1]     div00|outdiv_derived_clock     FD1S3AX     Q       sshift[1]     1.044       959.967
SRL01.sshift[2]     div00|outdiv_derived_clock     FD1S3AX     Q       sshift[2]     1.044       959.967
SRL01.sshift[3]     div00|outdiv_derived_clock     FD1S3AX     Q       sshift[3]     1.044       959.967
SRL01.sshift[4]     div00|outdiv_derived_clock     FD1S3AX     Q       sshift[4]     1.044       959.967
SRL01.sshift[5]     div00|outdiv_derived_clock     FD1S3AX     Q       sshift[5]     1.044       959.967
SRL01.sshift[6]     div00|outdiv_derived_clock     FD1S3AX     Q       sshift[6]     1.044       959.967
SRL01.sshift[7]     div00|outdiv_derived_clock     FD1S3AX     Q       sshift[7]     0.972       960.461
========================================================================================================


<a name=endingSlack16></a>Ending Points with Worst Slack</a>
******************************

                    Starting                                                                Required            
Instance            Reference                      Type         Pin     Net                 Time         Slack  
                    Clock                                                                                       
----------------------------------------------------------------------------------------------------------------
SRL01.sshift[1]     div00|outdiv_derived_clock     FD1S3AX      D       sshift_4[1]         961.627      959.967
SRL01.sshift[2]     div00|outdiv_derived_clock     FD1S3AX      D       sshift_4[2]         961.627      959.967
SRL01.sshift[3]     div00|outdiv_derived_clock     FD1S3AX      D       sshift_4[3]         961.627      959.967
SRL01.sshift[4]     div00|outdiv_derived_clock     FD1S3AX      D       sshift_4[4]         961.627      959.967
SRL01.sshift[5]     div00|outdiv_derived_clock     FD1S3AX      D       sshift_4[5]         961.627      959.967
SRL01.sshift[6]     div00|outdiv_derived_clock     FD1S3AX      D       sshift_4[6]         961.627      959.967
SRL01.sshift[7]     div00|outdiv_derived_clock     FD1S3AX      D       sshift_4[7]         961.627      959.967
SRL01_outsio[0]     div00|outdiv_derived_clock     OFS1P3IX     D       SRL01.sshift[0]     961.433      960.389
SRL01_outsio[1]     div00|outdiv_derived_clock     OFS1P3IX     D       SRL01.sshift[1]     961.433      960.389
SRL01_outsio[2]     div00|outdiv_derived_clock     OFS1P3IX     D       SRL01.sshift[2]     961.433      960.389
================================================================================================================



<a name=worstPaths17></a>Worst Path Information</a>
<a href="C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\shiftLR00\shiftLR0\shiftLR00_shiftLR0.srr:srsfC:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\shiftLR00\shiftLR0\shiftLR00_shiftLR0.srs:fp:26624:27200:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      961.538
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         961.627

    - Propagation time:                      1.661
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 959.967

    Number of logic level(s):                1
    Starting point:                          SRL01.sshift[0] / Q
    Ending point:                            SRL01.sshift[1] / D
    The start point is clocked by            div00|outdiv_derived_clock [rising] on pin CK
    The end   point is clocked by            div00|outdiv_derived_clock [rising] on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:div00|outdiv_derived_clock to c:div00|outdiv_derived_clock)

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
SRL01.sshift[0]                 FD1S3AX      Q        Out     1.044     1.044       -         
sshift[0]                       Net          -        -       -         -           2         
SRL01.pshiftRL\.sshift_4[1]     ORCALUT4     A        In      0.000     1.044       -         
SRL01.pshiftRL\.sshift_4[1]     ORCALUT4     Z        Out     0.617     1.661       -         
sshift_4[1]                     Net          -        -       -         -           1         
SRL01.sshift[1]                 FD1S3AX      D        In      0.000     1.661       -         
==============================================================================================




====================================
<a name=clockReport18></a>Detailed Report for Clock: oscint00|osc_int_inferred_clock</a>
====================================



<a name=startingSlack19></a>Starting Points with Worst Slack</a>
********************************

                       Starting                                                            Arrival            
Instance               Reference                           Type        Pin     Net         Time        Slack  
                       Clock                                                                                  
--------------------------------------------------------------------------------------------------------------
SRL00.OS01.sdiv[0]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[0]     1.044       468.510
SRL00.OS01.sdiv[1]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[1]     1.044       468.510
SRL00.OS01.sdiv[2]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[2]     1.044       468.510
SRL00.OS01.sdiv[3]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[3]     1.044       468.510
SRL00.OS01.sdiv[4]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[4]     1.044       468.510
SRL00.OS01.sdiv[5]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[5]     1.044       468.510
SRL00.OS01.sdiv[6]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[6]     1.044       468.510
SRL00.OS01.sdiv[7]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[7]     1.044       468.510
SRL00.OS01.sdiv[8]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[8]     1.044       468.510
SRL00.OS01.sdiv[9]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[9]     1.044       468.510
==============================================================================================================


<a name=endingSlack20></a>Ending Points with Worst Slack</a>
******************************

                        Starting                                                                 Required            
Instance                Reference                           Type        Pin     Net              Time         Slack  
                        Clock                                                                                        
---------------------------------------------------------------------------------------------------------------------
SRL00.OS01.sdiv[21]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[22]     480.664      468.510
SRL00.OS01.sdiv[19]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[20]     480.664      468.652
SRL00.OS01.sdiv[20]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[21]     480.664      468.652
SRL00.OS01.sdiv[17]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[18]     480.664      468.795
SRL00.OS01.sdiv[18]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[19]     480.664      468.795
SRL00.OS01.sdiv[15]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[16]     480.664      468.938
SRL00.OS01.sdiv[16]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[17]     480.664      468.938
SRL00.OS01.sdiv[13]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[14]     480.664      469.081
SRL00.OS01.sdiv[14]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[15]     480.664      469.081
SRL00.OS01.sdiv[11]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[12]     480.664      469.224
=====================================================================================================================



<a name=worstPaths21></a>Worst Path Information</a>
<a href="C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\shiftLR00\shiftLR0\shiftLR00_shiftLR0.srr:srsfC:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\shiftLR00\shiftLR0\shiftLR00_shiftLR0.srs:fp:32244:38343:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      12.154
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     468.510

    Number of logic level(s):                18
    Starting point:                          SRL00.OS01.sdiv[0] / Q
    Ending point:                            SRL00.OS01.sdiv[21] / D
    The start point is clocked by            oscint00|osc_int_inferred_clock [rising] on pin CK
    The end   point is clocked by            oscint00|osc_int_inferred_clock [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
SRL00.OS01.sdiv[0]                         FD1S3IX      Q        Out     1.044     1.044       -         
sdiv[0]                                    Net          -        -       -         -           2         
SRL00.OS01.pdiv\.sdiv15lto19_i_a2_16_5     ORCALUT4     A        In      0.000     1.044       -         
SRL00.OS01.pdiv\.sdiv15lto19_i_a2_16_5     ORCALUT4     Z        Out     1.153     2.197       -         
sdiv15lto19_i_a2_16_5                      Net          -        -       -         -           3         
SRL00.OS01.pdiv\.sdiv15lto19_i_a2_18       ORCALUT4     C        In      0.000     2.197       -         
SRL00.OS01.pdiv\.sdiv15lto19_i_a2_18       ORCALUT4     Z        Out     1.233     3.429       -         
N_3_19                                     Net          -        -       -         -           6         
SRL00.OS01.outdiv_0_sqmuxa_2_RNO           ORCALUT4     B        In      0.000     3.429       -         
SRL00.OS01.outdiv_0_sqmuxa_2_RNO           ORCALUT4     Z        Out     1.017     4.446       -         
N_9                                        Net          -        -       -         -           1         
SRL00.OS01.outdiv_0_sqmuxa_2               ORCALUT4     A        In      0.000     4.446       -         
SRL00.OS01.outdiv_0_sqmuxa_2               ORCALUT4     Z        Out     1.017     5.463       -         
outdiv_0_sqmuxa_2                          Net          -        -       -         -           1         
SRL00.OS01.un1_outdiv_0_sqmuxa_1_4         ORCALUT4     B        In      0.000     5.463       -         
SRL00.OS01.un1_outdiv_0_sqmuxa_1_4         ORCALUT4     Z        Out     1.153     6.616       -         
un1_sdiv69_4                               Net          -        -       -         -           3         
SRL00.OS01.un1_sdiv69_i                    ORCALUT4     A        In      0.000     6.616       -         
SRL00.OS01.un1_sdiv69_i                    ORCALUT4     Z        Out     1.017     7.633       -         
un1_sdiv69_i                               Net          -        -       -         -           1         
SRL00.OS01.un1_sdiv_cry_0_0                CCU2D        B0       In      0.000     7.633       -         
SRL00.OS01.un1_sdiv_cry_0_0                CCU2D        COUT     Out     1.544     9.177       -         
un1_sdiv_cry_0                             Net          -        -       -         -           1         
SRL00.OS01.un1_sdiv_cry_1_0                CCU2D        CIN      In      0.000     9.177       -         
SRL00.OS01.un1_sdiv_cry_1_0                CCU2D        COUT     Out     0.143     9.320       -         
un1_sdiv_cry_2                             Net          -        -       -         -           1         
SRL00.OS01.un1_sdiv_cry_3_0                CCU2D        CIN      In      0.000     9.320       -         
SRL00.OS01.un1_sdiv_cry_3_0                CCU2D        COUT     Out     0.143     9.463       -         
un1_sdiv_cry_4                             Net          -        -       -         -           1         
SRL00.OS01.un1_sdiv_cry_5_0                CCU2D        CIN      In      0.000     9.463       -         
SRL00.OS01.un1_sdiv_cry_5_0                CCU2D        COUT     Out     0.143     9.605       -         
un1_sdiv_cry_6                             Net          -        -       -         -           1         
SRL00.OS01.un1_sdiv_cry_7_0                CCU2D        CIN      In      0.000     9.605       -         
SRL00.OS01.un1_sdiv_cry_7_0                CCU2D        COUT     Out     0.143     9.748       -         
un1_sdiv_cry_8                             Net          -        -       -         -           1         
SRL00.OS01.un1_sdiv_cry_9_0                CCU2D        CIN      In      0.000     9.748       -         
SRL00.OS01.un1_sdiv_cry_9_0                CCU2D        COUT     Out     0.143     9.891       -         
un1_sdiv_cry_10                            Net          -        -       -         -           1         
SRL00.OS01.un1_sdiv_cry_11_0               CCU2D        CIN      In      0.000     9.891       -         
SRL00.OS01.un1_sdiv_cry_11_0               CCU2D        COUT     Out     0.143     10.034      -         
un1_sdiv_cry_12                            Net          -        -       -         -           1         
SRL00.OS01.un1_sdiv_cry_13_0               CCU2D        CIN      In      0.000     10.034      -         
SRL00.OS01.un1_sdiv_cry_13_0               CCU2D        COUT     Out     0.143     10.177      -         
un1_sdiv_cry_14                            Net          -        -       -         -           1         
SRL00.OS01.un1_sdiv_cry_15_0               CCU2D        CIN      In      0.000     10.177      -         
SRL00.OS01.un1_sdiv_cry_15_0               CCU2D        COUT     Out     0.143     10.319      -         
un1_sdiv_cry_16                            Net          -        -       -         -           1         
SRL00.OS01.un1_sdiv_cry_17_0               CCU2D        CIN      In      0.000     10.319      -         
SRL00.OS01.un1_sdiv_cry_17_0               CCU2D        COUT     Out     0.143     10.462      -         
un1_sdiv_cry_18                            Net          -        -       -         -           1         
SRL00.OS01.un1_sdiv_cry_19_0               CCU2D        CIN      In      0.000     10.462      -         
SRL00.OS01.un1_sdiv_cry_19_0               CCU2D        COUT     Out     0.143     10.605      -         
un1_sdiv_cry_20                            Net          -        -       -         -           1         
SRL00.OS01.un1_sdiv_s_21_0                 CCU2D        CIN      In      0.000     10.605      -         
SRL00.OS01.un1_sdiv_s_21_0                 CCU2D        S0       Out     1.549     12.154      -         
un1_sdiv[22]                               Net          -        -       -         -           1         
SRL00.OS01.sdiv[21]                        FD1S3IX      D        In      0.000     12.154      -         
=========================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 153MB peak: 154MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 153MB peak: 154MB)

---------------------------------------
<a name=resourceUsage22></a>Resource Usage Report</a>
Part: lcmxo2_7000he-5

Register bits: 39 of 6864 (1%)
PIC Latch:       0
I/O cells:       23


Details:
CCU2D:          12
FD1S3AX:        9
FD1S3IX:        22
GSR:            1
IB:             14
INV:            1
OB:             9
OFS1P3IX:       8
ORCALUT4:       51
OSCH:           1
PFUMX:          1
PUR:            1
VHI:            3
VLO:            4
false:          1
true:           2
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 32MB peak: 154MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Tue Feb 18 11:20:14 2020

###########################################################]

</pre></samp></body></html>
