Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date         : Sat Nov  5 14:27:52 2022
| Host         : UbuntuSeniorLab running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file Imp_wrapper_control_sets_placed.rpt
| Design       : Imp_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   105 |
|    Minimum number of control sets                        |   105 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   217 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   105 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    25 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |    43 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |    25 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             310 |          103 |
| No           | No                    | Yes                    |              18 |            6 |
| No           | Yes                   | No                     |             240 |           81 |
| Yes          | No                    | No                     |             427 |           98 |
| Yes          | No                    | Yes                    |               7 |            2 |
| Yes          | Yes                   | No                     |             565 |          178 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal       |                                                                       Enable Signal                                                                      |                                                                 Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1         | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                2 |              2 |         1.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/axi_protocol_co12_net_2                  |                                                                                                                                                  |                1 |              2 |         2.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_1                                                              | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                1 |              4 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                            | Imp_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                2 |              4 |         2.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/slave_attachmen3_net_4                                                                            | Imp_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                     | Imp_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG |                                                                                                                                                          | Imp_i/rst_sysclk_100Mhz_100M/U0/EXT_LPF/lpf_int                                                                                                  |                2 |              4 |         2.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/slave_attachmen_net_4                                                                             | Imp_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG |                                                                                                                                                          | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0                     |                2 |              4 |         2.00 |
|  sysclk_100Mhz_IBUF_BUFG |                                                                                                                                                          | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                            | Imp_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                            | Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                         | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_2                                                              | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                1 |              4 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/skip_nibble                                                                     | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0                                           |                1 |              4 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG |                                                                                                                                                          | Imp_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                2 |              4 |         2.00 |
|  sysclk_100Mhz_IBUF_BUFG |                                                                                                                                                          | Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                2 |              4 |         2.00 |
|  sysclk_100Mhz_IBUF_BUFG |                                                                                                                                                          | Imp_i/axi_gpio_2/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                  |                1 |              4 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG |                                                                                                                                                          | Imp_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG |                                                                                                                                                          | Imp_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                2 |              4 |         2.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/slave_attachmen2_net_4                                                                            | Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_cnst[19]_i_1_n_0                                                      |                                                                                                                                                  |                2 |              5 |         2.50 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                     | Imp_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                2 |              5 |         2.50 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                     | Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              5 |         5.00 |
|  sysclk_100Mhz_IBUF_BUFG |                                                                                                                                                          | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                2 |              5 |         2.50 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0              | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0               | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/seq_cnt_en                                                                                                           | Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                            |                1 |              6 |         6.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/addr_rw0                                                        |                                                                                                                                                  |                2 |              6 |         3.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/byteSel[5]_i_1_n_0                                                              |                                                                                                                                                  |                2 |              6 |         3.00 |
|  sysclk_100Mhz_IBUF_BUFG |                                                                                                                                                          | Imp_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                |                1 |              6 |         6.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/E[0]                                                            | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0                                           |                2 |              7 |         3.50 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_15                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_22                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                3 |              8 |         2.67 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_35                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                3 |              8 |         2.67 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_8                                                              | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_17                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_38                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_19                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_34                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_11                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_14                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                4 |              8 |         2.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_31                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                3 |              8 |         2.67 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/slave_attachmen1_net_4                                                                            | Imp_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_27                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_5                                                              | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                5 |              8 |         1.60 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_29                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                3 |              8 |         2.67 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_23                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                1 |              8 |         8.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_26                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_33                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_30                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                1 |              8 |         8.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_24                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_25                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_12                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                1 |              8 |         8.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_4                                                              | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                5 |              8 |         1.60 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_7                                                              | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                5 |              8 |         1.60 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_18                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                4 |              8 |         2.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_39                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_37                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_36                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                1 |              8 |         8.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_28                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                3 |              8 |         2.67 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_6                                                              | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                6 |              8 |         1.33 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_10                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                3 |              8 |         2.67 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_9                                                              | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                4 |              8 |         2.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_20                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                1 |              8 |         8.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_21                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_32                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_13                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                1 |              8 |         8.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_16                                                             | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                    | Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                2 |              8 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg_1[0]                    |                                                                                                                                                  |                3 |              9 |         3.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                      |                                                                                                                                                  |                6 |              9 |         1.50 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1_n_0 |                                                                                                                                                  |                2 |              9 |         4.50 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                                  |                4 |              9 |         2.25 |
|  sysclk_100Mhz_IBUF_BUFG |                                                                                                                                                          | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                                  |                4 |             13 |         3.25 |
|  sysclk_100Mhz_IBUF_BUFG |                                                                                                                                                          | Imp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                4 |             13 |         3.25 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                    |                                                                                                                                                  |                2 |             14 |         7.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                             |                                                                                                                                                  |                2 |             14 |         7.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_2         |                                                                                                                                                  |                3 |             16 |         5.33 |
|  sysclk_100Mhz_IBUF_BUFG |                                                                                                                                                          | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0                                           |                6 |             18 |         3.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                         |                                                                                                                                                  |                8 |             18 |         2.25 |
|  sysclk_100Mhz_IBUF_BUFG |                                                                                                                                                          | Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                6 |             20 |         3.33 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1         |                                                                                                                                                  |                8 |             20 |         2.50 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                            | Imp_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                4 |             21 |         5.25 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | Imp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                8 |             23 |         2.88 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                    | Imp_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                8 |             24 |         3.00 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                     | Imp_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                6 |             24 |         4.00 |
|  sysclk_100Mhz_IBUF_BUFG |                                                                                                                                                          | Imp_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                7 |             25 |         3.57 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                     | Imp_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |               12 |             25 |         2.08 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/I2C_LCD_Transmi1_net_3                                                              | Imp_i/I2C_LCD_Transmitter_1/U0/axi_awready_i_1_n_0                                                                                               |               13 |             32 |         2.46 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/next_state_reg[0]_1[0]                                                          | Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0                                           |                7 |             32 |         4.57 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                                  |                8 |             34 |         4.25 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                                  |                9 |             34 |         3.78 |
|  sysclk_100Mhz_IBUF_BUFG |                                                                                                                                                          | Imp_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |               15 |             40 |         2.67 |
|  sysclk_100Mhz_IBUF_BUFG |                                                                                                                                                          | Imp_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |               12 |             41 |         3.42 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                                  |                8 |             45 |         5.62 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                    |                                                                                                                                                  |                8 |             45 |         5.62 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                  |                                                                                                                                                  |                8 |             45 |         5.62 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                  |                                                                                                                                                  |                6 |             45 |         7.50 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                             |                                                                                                                                                  |                8 |             47 |         5.88 |
|  sysclk_100Mhz_IBUF_BUFG | Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                    |                                                                                                                                                  |               11 |             47 |         4.27 |
|  sysclk_100Mhz_IBUF_BUFG |                                                                                                                                                          | Imp_i/axi_gpio_3/U0/gpio_core_1/Read_Reg_Rst                                                                                                     |               15 |             48 |         3.20 |
|  sysclk_100Mhz_IBUF_BUFG |                                                                                                                                                          |                                                                                                                                                  |              104 |            311 |         2.99 |
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


