{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 15 22:23:10 2021 " "Info: Processing started: Mon Feb 15 22:23:10 2021" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fifo -c Fifo " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Fifo -c Fifo" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fifo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fifo-behav " "Info: Found design unit 1: Fifo-behav" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 16 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 Fifo " "Info: Found entity 1: Fifo" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fifo " "Info: Elaborating entity \"Fifo\" for the top level hierarchy" {  } {  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FULL Fifo.vhd(30) " "Warning: VHDL Process Statement warning at Fifo.vhd(30): signal \"FULL\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 30 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EMPTY Fifo.vhd(31) " "Warning: VHDL Process Statement warning at Fifo.vhd(31): signal \"EMPTY\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 31 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reset Fifo.vhd(41) " "Warning: VHDL Process Statement warning at Fifo.vhd(41): signal \"Reset\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 41 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reset Fifo.vhd(53) " "Warning: VHDL Process Statement warning at Fifo.vhd(53): signal \"Reset\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 53 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FULL Fifo.vhd(20) " "Warning: VHDL Process Statement warning at Fifo.vhd(20): signal or variable \"FULL\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"FULL\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 20 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EMPTY Fifo.vhd(20) " "Warning: VHDL Process Statement warning at Fifo.vhd(20): signal or variable \"EMPTY\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"EMPTY\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 20 0 0 } }  } 0}
{ "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DO\[0\] " "Info: Fanout of permanently enabled tri-state buffer feeding bidir \"DO\[0\]\" is moved to its source" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } }  } 0} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DO\[1\] " "Info: Fanout of permanently enabled tri-state buffer feeding bidir \"DO\[1\]\" is moved to its source" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } }  } 0} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DO\[2\] " "Info: Fanout of permanently enabled tri-state buffer feeding bidir \"DO\[2\]\" is moved to its source" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } }  } 0} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DO\[3\] " "Info: Fanout of permanently enabled tri-state buffer feeding bidir \"DO\[3\]\" is moved to its source" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } }  } 0} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DO\[4\] " "Info: Fanout of permanently enabled tri-state buffer feeding bidir \"DO\[4\]\" is moved to its source" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } }  } 0} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DO\[5\] " "Info: Fanout of permanently enabled tri-state buffer feeding bidir \"DO\[5\]\" is moved to its source" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } }  } 0} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DO\[6\] " "Info: Fanout of permanently enabled tri-state buffer feeding bidir \"DO\[6\]\" is moved to its source" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } }  } 0} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DO\[7\] " "Info: Fanout of permanently enabled tri-state buffer feeding bidir \"DO\[7\]\" is moved to its source" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "FULL\$latch " "Warning: Latch FULL\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WR " "Warning: Ports D and ENA on the latch are fed by the same signal WR" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 8 -1 0 } }  } 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR reduce_nor~0 " "Warning: Ports ENA and CLR on the latch are fed by the same signal reduce_nor~0" {  } {  } 0}  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 20 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EMPTY\$latch " "Warning: Latch EMPTY\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WR " "Warning: Ports D and ENA on the latch are fed by the same signal WR" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 8 -1 0 } }  } 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR reduce_nor~0 " "Warning: Ports ENA and CLR on the latch are fed by the same signal reduce_nor~0" {  } {  } 0}  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 20 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "FULL~1 " "Warning: Node \"FULL~1\"" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 10 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "EMPTY~1 " "Warning: Node \"EMPTY~1\"" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 11 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "DO\[0\]~72 " "Warning: Node \"DO\[0\]~72\"" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "DO\[1\]~73 " "Warning: Node \"DO\[1\]~73\"" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "DO\[2\]~74 " "Warning: Node \"DO\[2\]~74\"" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "DO\[3\]~75 " "Warning: Node \"DO\[3\]~75\"" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "DO\[4\]~76 " "Warning: Node \"DO\[4\]~76\"" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "DO\[5\]~77 " "Warning: Node \"DO\[5\]~77\"" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "DO\[6\]~78 " "Warning: Node \"DO\[6\]~78\"" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "DO\[7\]~79 " "Warning: Node \"DO\[7\]~79\"" {  } { { "Fifo.vhd" "" { Text "Z:/lab20/Quartus/Fifo.vhd" 12 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "147 " "Info: Implemented 147 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_BIDIRS" "10 " "Info: Implemented 10 bidirectional pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "126 " "Info: Implemented 126 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 15 22:23:13 2021 " "Info: Processing ended: Mon Feb 15 22:23:13 2021" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0}  } {  } 0}
