05/10/25 13:30:15 ########################################################################
05/10/25 13:30:15 CMDLINE: /home/lutscher/work/MIX/mix_0.pl ../../reg_shell.sxc
05/10/25 13:30:15 
#######################################################################
##### mix_0.pl (Revision: 1.38 )
#####
##### MIX  
#####   MixUtils    1.84 $
#####   MixUtils::IO    1.32 $
#####   MixParser   1.60 $
#####   MixWriter   1.66 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.6 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/10/25 13:30:15 WARNING: Cannot locate a worksheet CONN in ../../reg_shell.sxc
05/10/25 13:30:15 WARNING: Cannot locate a worksheet HIER in ../../reg_shell.sxc
05/10/25 13:30:16 WARNING: Empty header in column 15, sheet-type i2c, skipping!
05/10/25 13:30:16 WARNING: Empty header in column 54, sheet-type i2c, skipping!
05/10/25 13:30:16 WARNING: Empty header in column 55, sheet-type i2c, skipping!
05/10/25 13:30:16 WARNING: Empty header in column 56, sheet-type i2c, skipping!
05/10/25 13:30:16 WARNING: Empty header in column 57, sheet-type i2c, skipping!
05/10/25 13:30:16 Added new column header ::type
05/10/25 13:30:16 Added new column header ::addr
05/10/25 13:30:16 Added new column header ::skip
05/10/25 13:30:16 Added new column header ::view
05/10/25 13:30:16 Added new column header ::vi2c
05/10/25 13:30:16 Added new column header ::name
05/10/25 13:30:16 Added new column header ::fgroup
05/10/25 13:30:16 WARNING: WARNING: SystemVerilog assertions not yet supported
05/10/25 13:30:16 WARNING: Automatically wiring signal bits 63 to 32 of rs_cfg_fe1_clk_a_i/rd_data_o to bits 31 to 0
05/10/25 13:30:16 WARNING: INFO: Not all lowercase in new conn element Cvbsdetect_set_p_i!
05/10/25 13:30:16 WARNING: INFO: Not all lowercase in new port element P_DWIDTH!
05/10/25 13:30:16 WARNING: INFO: Not all lowercase in new port element N_DOMAINS!
05/10/25 13:30:16 Add_port: signal upd_rw_i adds port upd_rw_i to instance rs_fe1_i
05/10/25 13:30:16 Adding port to hierachy module rs_cfg_fe1_i for signal upd_rw_i!
05/10/25 13:30:16 Add_port: signal upd_rw_i adds port upd_rw_i to instance rs_cfg_fe1_i
05/10/25 13:30:16 Add_port: signal scmdaccept_o adds port scmdaccept_o to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal clk_f20 adds port clk_f20 to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal res_f20_n_i adds port res_f20_n_i to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal w_test_o adds port w_test_o to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal upd_r_en_i adds port upd_r_en_i to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal usr_rw_test_o adds port usr_rw_test_o to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal sdata_o adds port sdata_o to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal wd_16_test2_o adds port wd_16_test2_o to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal usr_w_test_wr_p_o adds port usr_w_test_wr_p_o to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal test_i adds port test_i to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal dummy_fe_o adds port dummy_fe_o to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal mdata_i adds port mdata_i to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal r_test_i adds port r_test_i to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal sresp_o adds port sresp_o to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal mrespaccept_i adds port mrespaccept_i to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal dgates_o adds port dgates_o to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal mvstop_o adds port mvstop_o to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal usr_w_test_trans_done_p_i adds port usr_w_test_trans_done_p_i to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal usr_w_test_o adds port usr_w_test_o to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal upd_r_i adds port upd_r_i to instance rs_fe1_i
05/10/25 13:30:16 Adding port to hierachy module rs_cfg_fe1_i for signal upd_r_i!
05/10/25 13:30:16 Add_port: signal upd_r_i adds port upd_r_i to instance rs_cfg_fe1_i
05/10/25 13:30:16 Add_port: signal usr_r_test_rd_p_o adds port usr_r_test_rd_p_o to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal upd_rw_en_i adds port upd_rw_en_i to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal mreset_n_i adds port mreset_n_i to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal upd_rw_force_i adds port upd_rw_force_i to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal usr_r_test_i adds port usr_r_test_i to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal usr_rw_test_i adds port usr_rw_test_i to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal Cvbsdetect_set_p_i adds port Cvbsdetect_set_p_i to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal sha_w_test_o adds port sha_w_test_o to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal ycdetect_i adds port ycdetect_i to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal upd_r_force_i adds port upd_r_force_i to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal res_a_n_i adds port res_a_n_i to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal usr_rw_test_rd_p_o adds port usr_rw_test_rd_p_o to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal upd_w_i adds port upd_w_i to instance rs_fe1_i
05/10/25 13:30:16 Adding port to hierachy module rs_cfg_fe1_clk_a_i for signal upd_w_i!
05/10/25 13:30:16 Add_port: signal upd_w_i adds port upd_w_i to instance rs_cfg_fe1_clk_a_i
05/10/25 13:30:16 Add_port: signal usr_rw_test_wr_p_o adds port usr_rw_test_wr_p_o to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal clk_a adds port clk_a to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal upd_w_en_i adds port upd_w_en_i to instance rs_fe1_i
05/10/25 13:30:16 Adding port to hierachy module rs_cfg_fe1_clk_a_i for signal trans_start!
05/10/25 13:30:16 Adding port to hierachy module rs_cfg_fe1_i for signal trans_start!
05/10/25 13:30:16 Add_port: signal trans_start adds port trans_start to instance rs_cfg_fe1_clk_a_i
05/10/25 13:30:16 Add_port: signal trans_start adds port trans_start to instance rs_cfg_fe1_i
05/10/25 13:30:16 Add_port: signal mvstart_o adds port mvstart_o to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal usr_r_test_trans_done_p_i adds port usr_r_test_trans_done_p_i to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal wd_16_test_o adds port wd_16_test_o to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal dgatel_o adds port dgatel_o to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal sha_rw2_o adds port sha_rw2_o to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal upd_w_force_i adds port upd_w_force_i to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal maddr_i adds port maddr_i to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal mcmd_i adds port mcmd_i to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal sha_r_test_i adds port sha_r_test_i to instance rs_fe1_i
05/10/25 13:30:16 Add_port: signal usr_rw_test_trans_done_p_i adds port usr_rw_test_trans_done_p_i to instance rs_fe1_i
05/10/25 13:30:16 WARNING: INFO: Not all lowercase in new port element Cvbsdetect_set_p_i!
05/10/25 13:30:16 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 32: P was G!
05/10/25 13:30:16 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 3: P was G!
05/10/25 13:30:16 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 2: P was G!
05/10/25 13:30:16 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 1: P was G!
05/10/25 13:30:16 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 0: P was G!
05/10/25 13:30:17 WARNING: File reg_shell-mixed.sxc already exists! Contents will be changed
05/10/25 13:30:17 WARNING: Rotating 1 old sheets of CONN!
05/10/25 13:30:17 WARNING: File reg_shell-mixed.sxc already exists! Contents will be changed
05/10/25 13:30:17 WARNING: Rotating 1 old sheets of HIER!
05/10/25 13:30:17 INFO: Port rd_err_o of entity rs_cfg_fe1 one bit wide, reduce to signal

05/10/25 13:30:17 INFO: Port trans_done_o of entity rs_cfg_fe1 one bit wide, reduce to signal

05/10/25 13:30:17 INFO: Port rd_err_o of entity rs_cfg_fe1_clk_a one bit wide, reduce to signal

05/10/25 13:30:17 INFO: Port trans_done_o of entity rs_cfg_fe1_clk_a one bit wide, reduce to signal

05/10/25 13:30:17 Warning: Signal usr_w_test_wr_p_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Signal int_upd_w_p does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Warning: Signal usr_w_test_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Signal upd_w_en_i does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Warning: Signal rd_data_vec does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Warning: Signal tie0_1 does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Signal mix_const_44 does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Warning: Signal dummy_fe_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Signal wr_data does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Warning: Signal dgatel_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Signal r_test_i does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Signal mix_const_28 does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Signal u7_ishdw_clk does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Signal u6_iwr_clk does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Signal upd_w_force_i does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Warning: Signal dgates_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Signal u4_i_trans_start_p does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Signal rd_wr does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Signal u5_i_int_rst_n does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Warning: Signal sha_w_test_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Signal mix_const_29 does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Warning: Signal trans_done_vec does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Warning: Signal u7_ishdw_clk_en does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Warning: Signal rd_err_vec does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Warning: Signal w_test_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Signal usr_w_test_trans_done_p_i does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Signal mix_const_45 does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Warning: Signal u6_iwr_clk_en does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Signal addr does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:30:17 Warning: Signal rd_data_vec does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Warning: Signal tie0_1 does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Warning: Signal u2_iwr_clk_en does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Warning: Signal usr_r_test_rd_p_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Signal mix_const_22 does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Signal upd_rw_en_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Signal mix_const_7 does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Warning: Signal mvstart_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Signal mix_const_6 does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Signal usr_r_test_trans_done_p_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Signal u3_ishdw_clk does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Warning: Signal wd_16_test_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Signal wr_data does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Warning: Signal sha_rw2_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Signal u0_i_trans_start_p does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Signal u2_iwr_clk does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Signal upd_rw_force_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Signal usr_r_test_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Signal usr_rw_test_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Signal rd_wr does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Signal Cvbsdetect_set_p_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Signal u1_i_int_rst_n does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Signal sha_r_test_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Warning: Signal mvstop_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Signal ycdetect_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Warning: Signal trans_done_vec does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Signal int_upd_r_p does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Signal upd_r_force_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Warning: Signal usr_rw_test_rd_p_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Warning: Signal rd_err_vec does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Warning: Signal u3_ishdw_clk_en does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Signal int_upd_rw_p does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Warning: Signal usr_rw_test_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Signal upd_r_en_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Signal mix_const_23 does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Warning: Signal usr_rw_test_wr_p_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Signal usr_rw_test_trans_done_p_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Warning: Signal wd_16_test2_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:30:17 Signal addr does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:30:18 Signal mix_const_0 does not have a load in instance rs_fe1_i!
05/10/25 13:30:18 Signal mix_const_1 does not have a load in instance rs_fe1_i!
05/10/25 13:30:18 WARNING: ============= SUMMARY =================
05/10/25 13:30:18 WARNING: SUM: Summary of checks and created items:
05/10/25 13:30:18 WARNING: SUM: checkforce 0
05/10/25 13:30:18 WARNING: SUM: checkunique 0
05/10/25 13:30:18 WARNING: SUM: checkwarn 0
05/10/25 13:30:18 WARNING: SUM: cmacros 0
05/10/25 13:30:18 WARNING: SUM: conn 155
05/10/25 13:30:18 WARNING: SUM: errors 0
05/10/25 13:30:18 WARNING: SUM: genport 52
05/10/25 13:30:18 WARNING: SUM: hdlfiles 3
05/10/25 13:30:18 WARNING: SUM: inst 22
05/10/25 13:30:18 WARNING: SUM: multdriver 3
05/10/25 13:30:18 WARNING: SUM: nodriver 28
05/10/25 13:30:18 WARNING: SUM: noload 42
05/10/25 13:30:18 WARNING: SUM: openports 0
05/10/25 13:30:18 WARNING: SUM: warnings 8
05/10/25 13:30:18 WARNING: SUM: === Number of parsed input tables: ===
05/10/25 13:30:18 WARNING: SUM: conf 0
05/10/25 13:30:18 WARNING: SUM: hier 0
05/10/25 13:30:18 WARNING: SUM: conn 0
05/10/25 13:30:18 WARNING: SUM: io 0
05/10/25 13:30:18 WARNING: SUM: i2c 1
05/10/25 13:40:14 ########################################################################
05/10/25 13:40:14 CMDLINE: /home/lutscher/work/MIX/mix_0.pl -strip -nodelta ../../reg_shell.sxc
05/10/25 13:40:14 
#######################################################################
##### mix_0.pl (Revision: 1.38 )
#####
##### MIX  
#####   MixUtils    1.84 $
#####   MixUtils::IO    1.32 $
#####   MixParser   1.60 $
#####   MixWriter   1.66 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.6 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/10/25 13:40:14 WARNING: Cannot locate a worksheet CONN in ../../reg_shell.sxc
05/10/25 13:40:14 WARNING: Cannot locate a worksheet HIER in ../../reg_shell.sxc
05/10/25 13:40:15 WARNING: Empty header in column 15, sheet-type i2c, skipping!
05/10/25 13:40:15 WARNING: Empty header in column 54, sheet-type i2c, skipping!
05/10/25 13:40:15 WARNING: Empty header in column 55, sheet-type i2c, skipping!
05/10/25 13:40:15 WARNING: Empty header in column 56, sheet-type i2c, skipping!
05/10/25 13:40:15 WARNING: Empty header in column 57, sheet-type i2c, skipping!
05/10/25 13:40:15 Added new column header ::type
05/10/25 13:40:15 Added new column header ::addr
05/10/25 13:40:15 Added new column header ::skip
05/10/25 13:40:15 Added new column header ::view
05/10/25 13:40:15 Added new column header ::vi2c
05/10/25 13:40:15 Added new column header ::name
05/10/25 13:40:15 Added new column header ::fgroup
05/10/25 13:40:15 WARNING: WARNING: SystemVerilog assertions not yet supported
05/10/25 13:40:15 WARNING: Automatically wiring signal bits 63 to 32 of rs_cfg_fe1_clk_a_i/rd_data_o to bits 31 to 0
05/10/25 13:40:15 WARNING: INFO: Not all lowercase in new conn element Cvbsdetect_set_p_i!
05/10/25 13:40:15 WARNING: INFO: Not all lowercase in new port element P_DWIDTH!
05/10/25 13:40:15 WARNING: INFO: Not all lowercase in new port element N_DOMAINS!
05/10/25 13:40:15 Add_port: signal upd_rw_i adds port upd_rw_i to instance rs_fe1_i
05/10/25 13:40:15 Adding port to hierachy module rs_cfg_fe1_i for signal upd_rw_i!
05/10/25 13:40:15 Add_port: signal upd_rw_i adds port upd_rw_i to instance rs_cfg_fe1_i
05/10/25 13:40:15 Add_port: signal scmdaccept_o adds port scmdaccept_o to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal clk_f20 adds port clk_f20 to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal res_f20_n_i adds port res_f20_n_i to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal w_test_o adds port w_test_o to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal upd_r_en_i adds port upd_r_en_i to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal usr_rw_test_o adds port usr_rw_test_o to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal sdata_o adds port sdata_o to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal wd_16_test2_o adds port wd_16_test2_o to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal usr_w_test_wr_p_o adds port usr_w_test_wr_p_o to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal test_i adds port test_i to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal dummy_fe_o adds port dummy_fe_o to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal mdata_i adds port mdata_i to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal r_test_i adds port r_test_i to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal sresp_o adds port sresp_o to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal mrespaccept_i adds port mrespaccept_i to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal dgates_o adds port dgates_o to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal mvstop_o adds port mvstop_o to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal usr_w_test_trans_done_p_i adds port usr_w_test_trans_done_p_i to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal usr_w_test_o adds port usr_w_test_o to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal upd_r_i adds port upd_r_i to instance rs_fe1_i
05/10/25 13:40:15 Adding port to hierachy module rs_cfg_fe1_i for signal upd_r_i!
05/10/25 13:40:15 Add_port: signal upd_r_i adds port upd_r_i to instance rs_cfg_fe1_i
05/10/25 13:40:15 Add_port: signal usr_r_test_rd_p_o adds port usr_r_test_rd_p_o to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal upd_rw_en_i adds port upd_rw_en_i to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal mreset_n_i adds port mreset_n_i to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal upd_rw_force_i adds port upd_rw_force_i to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal usr_r_test_i adds port usr_r_test_i to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal usr_rw_test_i adds port usr_rw_test_i to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal Cvbsdetect_set_p_i adds port Cvbsdetect_set_p_i to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal sha_w_test_o adds port sha_w_test_o to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal ycdetect_i adds port ycdetect_i to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal upd_r_force_i adds port upd_r_force_i to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal res_a_n_i adds port res_a_n_i to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal usr_rw_test_rd_p_o adds port usr_rw_test_rd_p_o to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal upd_w_i adds port upd_w_i to instance rs_fe1_i
05/10/25 13:40:15 Adding port to hierachy module rs_cfg_fe1_clk_a_i for signal upd_w_i!
05/10/25 13:40:15 Add_port: signal upd_w_i adds port upd_w_i to instance rs_cfg_fe1_clk_a_i
05/10/25 13:40:15 Add_port: signal usr_rw_test_wr_p_o adds port usr_rw_test_wr_p_o to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal clk_a adds port clk_a to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal upd_w_en_i adds port upd_w_en_i to instance rs_fe1_i
05/10/25 13:40:15 Adding port to hierachy module rs_cfg_fe1_clk_a_i for signal trans_start!
05/10/25 13:40:15 Adding port to hierachy module rs_cfg_fe1_i for signal trans_start!
05/10/25 13:40:15 Add_port: signal trans_start adds port trans_start to instance rs_cfg_fe1_clk_a_i
05/10/25 13:40:15 Add_port: signal trans_start adds port trans_start to instance rs_cfg_fe1_i
05/10/25 13:40:15 Add_port: signal mvstart_o adds port mvstart_o to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal usr_r_test_trans_done_p_i adds port usr_r_test_trans_done_p_i to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal wd_16_test_o adds port wd_16_test_o to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal dgatel_o adds port dgatel_o to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal sha_rw2_o adds port sha_rw2_o to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal upd_w_force_i adds port upd_w_force_i to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal maddr_i adds port maddr_i to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal mcmd_i adds port mcmd_i to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal sha_r_test_i adds port sha_r_test_i to instance rs_fe1_i
05/10/25 13:40:15 Add_port: signal usr_rw_test_trans_done_p_i adds port usr_rw_test_trans_done_p_i to instance rs_fe1_i
05/10/25 13:40:15 WARNING: INFO: Not all lowercase in new port element Cvbsdetect_set_p_i!
05/10/25 13:40:15 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 32: P was G!
05/10/25 13:40:15 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 3: P was G!
05/10/25 13:40:15 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 2: P was G!
05/10/25 13:40:15 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 1: P was G!
05/10/25 13:40:15 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 0: P was G!
05/10/25 13:40:15 WARNING: File reg_shell-mixed.sxc already exists! Contents will be changed
05/10/25 13:40:15 WARNING: Rotating 1 old sheets of CONF!
05/10/25 13:40:15 WARNING: File reg_shell-mixed.sxc already exists! Contents will be changed
05/10/25 13:40:15 WARNING: Rotating 1 old sheets of CONN!
05/10/25 13:40:16 WARNING: File reg_shell-mixed.sxc already exists! Contents will be changed
05/10/25 13:40:16 WARNING: Rotating 1 old sheets of HIER!
05/10/25 13:40:17 WARNING: Removing old and and diff sheets in file: reg_shell-mixed.sxc
05/10/25 13:40:17 INFO: Port rd_err_o of entity rs_cfg_fe1 one bit wide, reduce to signal

05/10/25 13:40:17 INFO: Port trans_done_o of entity rs_cfg_fe1 one bit wide, reduce to signal

05/10/25 13:40:17 INFO: Port rd_err_o of entity rs_cfg_fe1_clk_a one bit wide, reduce to signal

05/10/25 13:40:17 INFO: Port trans_done_o of entity rs_cfg_fe1_clk_a one bit wide, reduce to signal

05/10/25 13:40:17 Warning: Signal usr_w_test_wr_p_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Signal int_upd_w_p does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Warning: Signal usr_w_test_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Signal upd_w_en_i does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Warning: Signal rd_data_vec does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Warning: Signal tie0_1 does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Signal mix_const_44 does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Warning: Signal dummy_fe_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Signal wr_data does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Warning: Signal dgatel_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Signal r_test_i does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Signal mix_const_28 does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Signal u7_ishdw_clk does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Signal u6_iwr_clk does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Signal upd_w_force_i does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Warning: Signal dgates_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Signal u4_i_trans_start_p does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Signal rd_wr does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Signal u5_i_int_rst_n does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Warning: Signal sha_w_test_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Signal mix_const_29 does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Warning: Signal trans_done_vec does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Warning: Signal u7_ishdw_clk_en does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Warning: Signal rd_err_vec does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Warning: Signal w_test_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Signal usr_w_test_trans_done_p_i does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Signal mix_const_45 does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Warning: Signal u6_iwr_clk_en does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Signal addr does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:40:17 Warning: Signal rd_data_vec does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Warning: Signal tie0_1 does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Warning: Signal u2_iwr_clk_en does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Warning: Signal usr_r_test_rd_p_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Signal mix_const_22 does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Signal upd_rw_en_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Signal mix_const_7 does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Warning: Signal mvstart_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Signal mix_const_6 does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Signal usr_r_test_trans_done_p_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Signal u3_ishdw_clk does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Warning: Signal wd_16_test_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Signal wr_data does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Warning: Signal sha_rw2_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Signal u0_i_trans_start_p does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Signal u2_iwr_clk does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Signal upd_rw_force_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Signal usr_r_test_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Signal usr_rw_test_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Signal rd_wr does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Signal Cvbsdetect_set_p_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Signal u1_i_int_rst_n does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Signal sha_r_test_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Warning: Signal mvstop_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Signal ycdetect_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Warning: Signal trans_done_vec does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Signal int_upd_r_p does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Signal upd_r_force_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Warning: Signal usr_rw_test_rd_p_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Warning: Signal rd_err_vec does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Warning: Signal u3_ishdw_clk_en does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Signal int_upd_rw_p does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Warning: Signal usr_rw_test_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Signal upd_r_en_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Signal mix_const_23 does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Warning: Signal usr_rw_test_wr_p_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Signal usr_rw_test_trans_done_p_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Warning: Signal wd_16_test2_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Signal addr does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:40:17 Signal mix_const_0 does not have a load in instance rs_fe1_i!
05/10/25 13:40:17 Signal mix_const_1 does not have a load in instance rs_fe1_i!
05/10/25 13:40:17 WARNING: ============= SUMMARY =================
05/10/25 13:40:17 WARNING: SUM: Summary of checks and created items:
05/10/25 13:40:17 WARNING: SUM: checkforce 0
05/10/25 13:40:17 WARNING: SUM: checkunique 0
05/10/25 13:40:17 WARNING: SUM: checkwarn 0
05/10/25 13:40:17 WARNING: SUM: cmacros 0
05/10/25 13:40:17 WARNING: SUM: conn 155
05/10/25 13:40:17 WARNING: SUM: errors 0
05/10/25 13:40:17 WARNING: SUM: genport 52
05/10/25 13:40:17 WARNING: SUM: hdlfiles 3
05/10/25 13:40:17 WARNING: SUM: inst 22
05/10/25 13:40:17 WARNING: SUM: multdriver 3
05/10/25 13:40:17 WARNING: SUM: nodriver 28
05/10/25 13:40:17 WARNING: SUM: noload 42
05/10/25 13:40:17 WARNING: SUM: openports 0
05/10/25 13:40:17 WARNING: SUM: warnings 8
05/10/25 13:40:17 WARNING: SUM: === Number of parsed input tables: ===
05/10/25 13:40:17 WARNING: SUM: conf 0
05/10/25 13:40:17 WARNING: SUM: hier 0
05/10/25 13:40:17 WARNING: SUM: conn 0
05/10/25 13:40:17 WARNING: SUM: io 0
05/10/25 13:40:17 WARNING: SUM: i2c 1
05/10/25 13:42:46 ########################################################################
05/10/25 13:42:46 CMDLINE: /home/lutscher/work/MIX/mix_0.pl -strip -nodelta ../../reg_shell.sxc
05/10/25 13:42:46 
#######################################################################
##### mix_0.pl (Revision: 1.38 )
#####
##### MIX  
#####   MixUtils    1.84 $
#####   MixUtils::IO    1.32 $
#####   MixParser   1.60 $
#####   MixWriter   1.66 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.6 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/10/25 13:42:46 WARNING: Cannot locate a worksheet CONN in ../../reg_shell.sxc
05/10/25 13:42:46 WARNING: Cannot locate a worksheet HIER in ../../reg_shell.sxc
05/10/25 13:42:46 WARNING: Empty header in column 15, sheet-type i2c, skipping!
05/10/25 13:42:46 WARNING: Empty header in column 54, sheet-type i2c, skipping!
05/10/25 13:42:46 WARNING: Empty header in column 55, sheet-type i2c, skipping!
05/10/25 13:42:46 WARNING: Empty header in column 56, sheet-type i2c, skipping!
05/10/25 13:42:46 WARNING: Empty header in column 57, sheet-type i2c, skipping!
05/10/25 13:42:46 Added new column header ::type
05/10/25 13:42:46 Added new column header ::addr
05/10/25 13:42:46 Added new column header ::skip
05/10/25 13:42:46 Added new column header ::view
05/10/25 13:42:46 Added new column header ::vi2c
05/10/25 13:42:46 Added new column header ::name
05/10/25 13:42:46 Added new column header ::fgroup
05/10/25 13:42:46 WARNING: WARNING: SystemVerilog assertions not yet supported
05/10/25 13:42:46 WARNING: Automatically wiring signal bits 63 to 32 of rs_cfg_fe1_clk_a_i/rd_data_o to bits 31 to 0
05/10/25 13:42:46 WARNING: INFO: Not all lowercase in new conn element Cvbsdetect_set_p_i!
05/10/25 13:42:47 WARNING: INFO: Not all lowercase in new port element P_DWIDTH!
05/10/25 13:42:47 WARNING: INFO: Not all lowercase in new port element N_DOMAINS!
05/10/25 13:42:47 Add_port: signal upd_rw_i adds port upd_rw_i to instance rs_fe1_i
05/10/25 13:42:47 Adding port to hierachy module rs_cfg_fe1_i for signal upd_rw_i!
05/10/25 13:42:47 Add_port: signal upd_rw_i adds port upd_rw_i to instance rs_cfg_fe1_i
05/10/25 13:42:47 Add_port: signal scmdaccept_o adds port scmdaccept_o to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal clk_f20 adds port clk_f20 to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal res_f20_n_i adds port res_f20_n_i to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal w_test_o adds port w_test_o to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal upd_r_en_i adds port upd_r_en_i to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal usr_rw_test_o adds port usr_rw_test_o to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal sdata_o adds port sdata_o to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal wd_16_test2_o adds port wd_16_test2_o to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal usr_w_test_wr_p_o adds port usr_w_test_wr_p_o to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal test_i adds port test_i to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal dummy_fe_o adds port dummy_fe_o to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal mdata_i adds port mdata_i to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal r_test_i adds port r_test_i to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal sresp_o adds port sresp_o to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal mrespaccept_i adds port mrespaccept_i to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal dgates_o adds port dgates_o to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal mvstop_o adds port mvstop_o to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal usr_w_test_trans_done_p_i adds port usr_w_test_trans_done_p_i to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal usr_w_test_o adds port usr_w_test_o to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal upd_r_i adds port upd_r_i to instance rs_fe1_i
05/10/25 13:42:47 Adding port to hierachy module rs_cfg_fe1_i for signal upd_r_i!
05/10/25 13:42:47 Add_port: signal upd_r_i adds port upd_r_i to instance rs_cfg_fe1_i
05/10/25 13:42:47 Add_port: signal usr_r_test_rd_p_o adds port usr_r_test_rd_p_o to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal upd_rw_en_i adds port upd_rw_en_i to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal mreset_n_i adds port mreset_n_i to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal upd_rw_force_i adds port upd_rw_force_i to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal usr_r_test_i adds port usr_r_test_i to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal usr_rw_test_i adds port usr_rw_test_i to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal Cvbsdetect_set_p_i adds port Cvbsdetect_set_p_i to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal sha_w_test_o adds port sha_w_test_o to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal ycdetect_i adds port ycdetect_i to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal upd_r_force_i adds port upd_r_force_i to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal res_a_n_i adds port res_a_n_i to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal usr_rw_test_rd_p_o adds port usr_rw_test_rd_p_o to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal upd_w_i adds port upd_w_i to instance rs_fe1_i
05/10/25 13:42:47 Adding port to hierachy module rs_cfg_fe1_clk_a_i for signal upd_w_i!
05/10/25 13:42:47 Add_port: signal upd_w_i adds port upd_w_i to instance rs_cfg_fe1_clk_a_i
05/10/25 13:42:47 Add_port: signal usr_rw_test_wr_p_o adds port usr_rw_test_wr_p_o to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal clk_a adds port clk_a to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal upd_w_en_i adds port upd_w_en_i to instance rs_fe1_i
05/10/25 13:42:47 Adding port to hierachy module rs_cfg_fe1_clk_a_i for signal trans_start!
05/10/25 13:42:47 Adding port to hierachy module rs_cfg_fe1_i for signal trans_start!
05/10/25 13:42:47 Add_port: signal trans_start adds port trans_start to instance rs_cfg_fe1_clk_a_i
05/10/25 13:42:47 Add_port: signal trans_start adds port trans_start to instance rs_cfg_fe1_i
05/10/25 13:42:47 Add_port: signal mvstart_o adds port mvstart_o to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal usr_r_test_trans_done_p_i adds port usr_r_test_trans_done_p_i to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal wd_16_test_o adds port wd_16_test_o to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal dgatel_o adds port dgatel_o to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal sha_rw2_o adds port sha_rw2_o to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal upd_w_force_i adds port upd_w_force_i to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal maddr_i adds port maddr_i to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal mcmd_i adds port mcmd_i to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal sha_r_test_i adds port sha_r_test_i to instance rs_fe1_i
05/10/25 13:42:47 Add_port: signal usr_rw_test_trans_done_p_i adds port usr_rw_test_trans_done_p_i to instance rs_fe1_i
05/10/25 13:42:47 WARNING: INFO: Not all lowercase in new port element Cvbsdetect_set_p_i!
05/10/25 13:42:47 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 32: P was G!
05/10/25 13:42:47 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 3: P was G!
05/10/25 13:42:47 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 2: P was G!
05/10/25 13:42:47 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 1: P was G!
05/10/25 13:42:47 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 0: P was G!
05/10/25 13:42:47 WARNING: File reg_shell-mixed.sxc already exists! Contents will be changed
05/10/25 13:42:47 WARNING: Rotating 1 old sheets of CONF!
05/10/25 13:42:47 WARNING: File reg_shell-mixed.sxc already exists! Contents will be changed
05/10/25 13:42:47 WARNING: Rotating 1 old sheets of CONN!
05/10/25 13:42:47 WARNING: File reg_shell-mixed.sxc already exists! Contents will be changed
05/10/25 13:42:48 WARNING: Rotating 1 old sheets of HIER!
05/10/25 13:42:48 WARNING: Removing old and and diff sheets in file: reg_shell-mixed.sxc
05/10/25 13:42:48 INFO: Port rd_err_o of entity rs_cfg_fe1 one bit wide, reduce to signal

05/10/25 13:42:48 INFO: Port trans_done_o of entity rs_cfg_fe1 one bit wide, reduce to signal

05/10/25 13:42:48 INFO: Port rd_err_o of entity rs_cfg_fe1_clk_a one bit wide, reduce to signal

05/10/25 13:42:48 INFO: Port trans_done_o of entity rs_cfg_fe1_clk_a one bit wide, reduce to signal

05/10/25 13:42:48 Warning: Signal usr_w_test_wr_p_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Signal int_upd_w_p does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Warning: Signal usr_w_test_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Signal upd_w_en_i does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Warning: Signal rd_data_vec does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Warning: Signal tie0_1 does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Signal mix_const_44 does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Warning: Signal dummy_fe_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Signal wr_data does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Warning: Signal dgatel_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Signal r_test_i does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Signal mix_const_28 does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Signal u7_ishdw_clk does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Signal u6_iwr_clk does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Signal upd_w_force_i does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Warning: Signal dgates_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Signal u4_i_trans_start_p does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Signal rd_wr does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Signal u5_i_int_rst_n does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Warning: Signal sha_w_test_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Signal mix_const_29 does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Warning: Signal trans_done_vec does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Warning: Signal u7_ishdw_clk_en does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Warning: Signal rd_err_vec does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Warning: Signal w_test_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Signal usr_w_test_trans_done_p_i does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Signal mix_const_45 does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Warning: Signal u6_iwr_clk_en does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Signal addr does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:42:48 Warning: Signal rd_data_vec does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Warning: Signal tie0_1 does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Warning: Signal u2_iwr_clk_en does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Warning: Signal usr_r_test_rd_p_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Signal mix_const_22 does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Signal upd_rw_en_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Signal mix_const_7 does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Warning: Signal mvstart_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Signal mix_const_6 does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Signal usr_r_test_trans_done_p_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Signal u3_ishdw_clk does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Warning: Signal wd_16_test_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Signal wr_data does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Warning: Signal sha_rw2_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Signal u0_i_trans_start_p does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Signal u2_iwr_clk does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Signal upd_rw_force_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Signal usr_r_test_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Signal usr_rw_test_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Signal rd_wr does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Signal Cvbsdetect_set_p_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Signal u1_i_int_rst_n does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Signal sha_r_test_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Warning: Signal mvstop_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Signal ycdetect_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Warning: Signal trans_done_vec does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Signal int_upd_r_p does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Signal upd_r_force_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Warning: Signal usr_rw_test_rd_p_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Warning: Signal rd_err_vec does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Warning: Signal u3_ishdw_clk_en does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Signal int_upd_rw_p does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Warning: Signal usr_rw_test_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Signal upd_r_en_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Signal mix_const_23 does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Warning: Signal usr_rw_test_wr_p_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Signal usr_rw_test_trans_done_p_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Warning: Signal wd_16_test2_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Signal addr does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:42:48 Signal mix_const_0 does not have a load in instance rs_fe1_i!
05/10/25 13:42:48 Signal mix_const_1 does not have a load in instance rs_fe1_i!
05/10/25 13:42:48 WARNING: ============= SUMMARY =================
05/10/25 13:42:48 WARNING: SUM: Summary of checks and created items:
05/10/25 13:42:48 WARNING: SUM: checkforce 0
05/10/25 13:42:48 WARNING: SUM: checkunique 0
05/10/25 13:42:48 WARNING: SUM: checkwarn 0
05/10/25 13:42:48 WARNING: SUM: cmacros 0
05/10/25 13:42:48 WARNING: SUM: conn 155
05/10/25 13:42:48 WARNING: SUM: errors 0
05/10/25 13:42:48 WARNING: SUM: genport 52
05/10/25 13:42:48 WARNING: SUM: hdlfiles 3
05/10/25 13:42:48 WARNING: SUM: inst 22
05/10/25 13:42:48 WARNING: SUM: multdriver 3
05/10/25 13:42:48 WARNING: SUM: nodriver 28
05/10/25 13:42:48 WARNING: SUM: noload 42
05/10/25 13:42:48 WARNING: SUM: openports 0
05/10/25 13:42:48 WARNING: SUM: warnings 8
05/10/25 13:42:48 WARNING: SUM: === Number of parsed input tables: ===
05/10/25 13:42:48 WARNING: SUM: conf 0
05/10/25 13:42:48 WARNING: SUM: hier 0
05/10/25 13:42:48 WARNING: SUM: conn 0
05/10/25 13:42:48 WARNING: SUM: io 0
05/10/25 13:42:48 WARNING: SUM: i2c 1
05/10/25 13:54:15 ########################################################################
05/10/25 13:54:15 CMDLINE: /home/lutscher/work/MIX/mix_0.pl -nodelta ../../reg_shell.sxc
05/10/25 13:54:15 
#######################################################################
##### mix_0.pl (Revision: 1.38 )
#####
##### MIX  
#####   MixUtils    1.84 $
#####   MixUtils::IO    1.32 $
#####   MixParser   1.60 $
#####   MixWriter   1.66 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.6 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/10/25 13:54:15 WARNING: Cannot locate a worksheet CONN in ../../reg_shell.sxc
05/10/25 13:54:15 WARNING: Cannot locate a worksheet HIER in ../../reg_shell.sxc
05/10/25 13:54:16 WARNING: Empty header in column 15, sheet-type i2c, skipping!
05/10/25 13:54:16 WARNING: Empty header in column 54, sheet-type i2c, skipping!
05/10/25 13:54:16 WARNING: Empty header in column 55, sheet-type i2c, skipping!
05/10/25 13:54:16 WARNING: Empty header in column 56, sheet-type i2c, skipping!
05/10/25 13:54:16 WARNING: Empty header in column 57, sheet-type i2c, skipping!
05/10/25 13:54:16 Added new column header ::type
05/10/25 13:54:16 Added new column header ::addr
05/10/25 13:54:16 Added new column header ::skip
05/10/25 13:54:16 Added new column header ::view
05/10/25 13:54:16 Added new column header ::vi2c
05/10/25 13:54:16 Added new column header ::name
05/10/25 13:54:16 Added new column header ::fgroup
05/10/25 13:54:16 WARNING: WARNING: SystemVerilog assertions not yet supported
05/10/25 13:54:16 WARNING: Automatically wiring signal bits 63 to 32 of rs_cfg_fe1_clk_a_i/rd_data_o to bits 31 to 0
05/10/25 13:54:16 WARNING: INFO: Not all lowercase in new conn element Cvbsdetect_set_p_i!
05/10/25 13:54:16 WARNING: INFO: Not all lowercase in new port element P_DWIDTH!
05/10/25 13:54:16 WARNING: INFO: Not all lowercase in new port element N_DOMAINS!
05/10/25 13:54:16 Add_port: signal upd_rw_i adds port upd_rw_i to instance rs_fe1_i
05/10/25 13:54:16 Adding port to hierachy module rs_cfg_fe1_i for signal upd_rw_i!
05/10/25 13:54:16 Add_port: signal upd_rw_i adds port upd_rw_i to instance rs_cfg_fe1_i
05/10/25 13:54:16 Add_port: signal scmdaccept_o adds port scmdaccept_o to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal clk_f20 adds port clk_f20 to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal res_f20_n_i adds port res_f20_n_i to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal w_test_o adds port w_test_o to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal upd_r_en_i adds port upd_r_en_i to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal usr_rw_test_o adds port usr_rw_test_o to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal sdata_o adds port sdata_o to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal wd_16_test2_o adds port wd_16_test2_o to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal usr_w_test_wr_p_o adds port usr_w_test_wr_p_o to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal test_i adds port test_i to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal dummy_fe_o adds port dummy_fe_o to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal mdata_i adds port mdata_i to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal r_test_i adds port r_test_i to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal sresp_o adds port sresp_o to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal mrespaccept_i adds port mrespaccept_i to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal dgates_o adds port dgates_o to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal mvstop_o adds port mvstop_o to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal usr_w_test_trans_done_p_i adds port usr_w_test_trans_done_p_i to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal usr_w_test_o adds port usr_w_test_o to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal upd_r_i adds port upd_r_i to instance rs_fe1_i
05/10/25 13:54:16 Adding port to hierachy module rs_cfg_fe1_i for signal upd_r_i!
05/10/25 13:54:16 Add_port: signal upd_r_i adds port upd_r_i to instance rs_cfg_fe1_i
05/10/25 13:54:16 Add_port: signal usr_r_test_rd_p_o adds port usr_r_test_rd_p_o to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal upd_rw_en_i adds port upd_rw_en_i to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal mreset_n_i adds port mreset_n_i to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal upd_rw_force_i adds port upd_rw_force_i to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal usr_r_test_i adds port usr_r_test_i to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal usr_rw_test_i adds port usr_rw_test_i to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal Cvbsdetect_set_p_i adds port Cvbsdetect_set_p_i to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal sha_w_test_o adds port sha_w_test_o to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal ycdetect_i adds port ycdetect_i to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal upd_r_force_i adds port upd_r_force_i to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal res_a_n_i adds port res_a_n_i to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal usr_rw_test_rd_p_o adds port usr_rw_test_rd_p_o to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal upd_w_i adds port upd_w_i to instance rs_fe1_i
05/10/25 13:54:16 Adding port to hierachy module rs_cfg_fe1_clk_a_i for signal upd_w_i!
05/10/25 13:54:16 Add_port: signal upd_w_i adds port upd_w_i to instance rs_cfg_fe1_clk_a_i
05/10/25 13:54:16 Add_port: signal usr_rw_test_wr_p_o adds port usr_rw_test_wr_p_o to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal clk_a adds port clk_a to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal upd_w_en_i adds port upd_w_en_i to instance rs_fe1_i
05/10/25 13:54:16 Adding port to hierachy module rs_cfg_fe1_clk_a_i for signal trans_start!
05/10/25 13:54:16 Adding port to hierachy module rs_cfg_fe1_i for signal trans_start!
05/10/25 13:54:16 Add_port: signal trans_start adds port trans_start to instance rs_cfg_fe1_clk_a_i
05/10/25 13:54:16 Add_port: signal trans_start adds port trans_start to instance rs_cfg_fe1_i
05/10/25 13:54:16 Add_port: signal mvstart_o adds port mvstart_o to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal usr_r_test_trans_done_p_i adds port usr_r_test_trans_done_p_i to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal wd_16_test_o adds port wd_16_test_o to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal dgatel_o adds port dgatel_o to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal sha_rw2_o adds port sha_rw2_o to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal upd_w_force_i adds port upd_w_force_i to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal maddr_i adds port maddr_i to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal mcmd_i adds port mcmd_i to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal sha_r_test_i adds port sha_r_test_i to instance rs_fe1_i
05/10/25 13:54:16 Add_port: signal usr_rw_test_trans_done_p_i adds port usr_rw_test_trans_done_p_i to instance rs_fe1_i
05/10/25 13:54:16 WARNING: INFO: Not all lowercase in new port element Cvbsdetect_set_p_i!
05/10/25 13:54:16 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 32: P was G!
05/10/25 13:54:16 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 3: P was G!
05/10/25 13:54:16 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 2: P was G!
05/10/25 13:54:16 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 1: P was G!
05/10/25 13:54:16 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 0: P was G!
05/10/25 13:54:16 WARNING: File reg_shell-mixed.sxc already exists! Contents will be changed
05/10/25 13:54:16 WARNING: Rotating 3 old sheets of CONF!
05/10/25 13:54:16 WARNING: File reg_shell-mixed.sxc already exists! Contents will be changed
05/10/25 13:54:17 WARNING: Rotating 3 old sheets of CONN!
05/10/25 13:54:17 WARNING: File reg_shell-mixed.sxc already exists! Contents will be changed
05/10/25 13:54:17 WARNING: Rotating 3 old sheets of HIER!
05/10/25 13:54:17 INFO: Port rd_err_o of entity rs_cfg_fe1 one bit wide, reduce to signal

05/10/25 13:54:17 INFO: Port trans_done_o of entity rs_cfg_fe1 one bit wide, reduce to signal

05/10/25 13:54:17 INFO: Port rd_err_o of entity rs_cfg_fe1_clk_a one bit wide, reduce to signal

05/10/25 13:54:17 INFO: Port trans_done_o of entity rs_cfg_fe1_clk_a one bit wide, reduce to signal

05/10/25 13:54:17 Warning: Signal usr_w_test_wr_p_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Signal int_upd_w_p does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Warning: Signal usr_w_test_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Signal upd_w_en_i does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Warning: Signal rd_data_vec does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Warning: Signal tie0_1 does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Signal mix_const_44 does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Warning: Signal dummy_fe_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Signal wr_data does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Warning: Signal dgatel_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Signal r_test_i does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Signal mix_const_28 does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Signal u7_ishdw_clk does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Signal u6_iwr_clk does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Signal upd_w_force_i does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Warning: Signal dgates_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Signal u4_i_trans_start_p does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Signal rd_wr does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Signal u5_i_int_rst_n does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Warning: Signal sha_w_test_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Signal mix_const_29 does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Warning: Signal trans_done_vec does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Warning: Signal u7_ishdw_clk_en does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Warning: Signal rd_err_vec does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Warning: Signal w_test_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Signal usr_w_test_trans_done_p_i does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Signal mix_const_45 does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Warning: Signal u6_iwr_clk_en does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Signal addr does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/25 13:54:17 Warning: Signal rd_data_vec does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Warning: Signal tie0_1 does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Warning: Signal u2_iwr_clk_en does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Warning: Signal usr_r_test_rd_p_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Signal mix_const_22 does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Signal upd_rw_en_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Signal mix_const_7 does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Warning: Signal mvstart_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Signal mix_const_6 does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Signal usr_r_test_trans_done_p_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Signal u3_ishdw_clk does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Warning: Signal wd_16_test_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Signal wr_data does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Warning: Signal sha_rw2_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Signal u0_i_trans_start_p does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Signal u2_iwr_clk does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Signal upd_rw_force_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Signal usr_r_test_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Signal usr_rw_test_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Signal rd_wr does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Signal Cvbsdetect_set_p_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Signal u1_i_int_rst_n does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Signal sha_r_test_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Warning: Signal mvstop_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Signal ycdetect_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Warning: Signal trans_done_vec does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Signal int_upd_r_p does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Signal upd_r_force_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Warning: Signal usr_rw_test_rd_p_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Warning: Signal rd_err_vec does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Warning: Signal u3_ishdw_clk_en does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Signal int_upd_rw_p does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Warning: Signal usr_rw_test_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Signal upd_r_en_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Signal mix_const_23 does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Warning: Signal usr_rw_test_wr_p_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Signal usr_rw_test_trans_done_p_i does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Warning: Signal wd_16_test2_o does not have a driver in instance rs_cfg_fe1_i!
05/10/25 13:54:17 Signal addr does not have a load in instance rs_cfg_fe1_i!
05/10/25 13:54:18 Signal mix_const_0 does not have a load in instance rs_fe1_i!
05/10/25 13:54:18 Signal mix_const_1 does not have a load in instance rs_fe1_i!
05/10/25 13:54:18 WARNING: ============= SUMMARY =================
05/10/25 13:54:18 WARNING: SUM: Summary of checks and created items:
05/10/25 13:54:18 WARNING: SUM: checkforce 0
05/10/25 13:54:18 WARNING: SUM: checkunique 0
05/10/25 13:54:18 WARNING: SUM: checkwarn 0
05/10/25 13:54:18 WARNING: SUM: cmacros 0
05/10/25 13:54:18 WARNING: SUM: conn 155
05/10/25 13:54:18 WARNING: SUM: errors 0
05/10/25 13:54:18 WARNING: SUM: genport 52
05/10/25 13:54:18 WARNING: SUM: hdlfiles 3
05/10/25 13:54:18 WARNING: SUM: inst 22
05/10/25 13:54:18 WARNING: SUM: multdriver 3
05/10/25 13:54:18 WARNING: SUM: nodriver 28
05/10/25 13:54:18 WARNING: SUM: noload 42
05/10/25 13:54:18 WARNING: SUM: openports 0
05/10/25 13:54:18 WARNING: SUM: warnings 8
05/10/25 13:54:18 WARNING: SUM: === Number of parsed input tables: ===
05/10/25 13:54:18 WARNING: SUM: conf 0
05/10/25 13:54:18 WARNING: SUM: hier 0
05/10/25 13:54:18 WARNING: SUM: conn 0
05/10/25 13:54:18 WARNING: SUM: io 0
05/10/25 13:54:18 WARNING: SUM: i2c 1
05/10/28 14:32:40 ########################################################################
05/10/28 14:32:40 CMDLINE: /home/lutscher/work/MIX/mix_0.pl -nodelta ../../reg_shell.sxc
05/10/28 14:32:40 
#######################################################################
##### mix_0.pl (Revision: 1.38 )
#####
##### MIX  
#####   MixUtils    1.86 $
#####   MixUtils::IO    1.33 $
#####   MixParser   1.60 $
#####   MixWriter   1.66 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.6 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/10/28 14:32:40 WARNING: Cannot locate a worksheet CONN in ../../reg_shell.sxc
05/10/28 14:32:40 WARNING: Cannot locate a worksheet HIER in ../../reg_shell.sxc
05/10/28 14:32:41 WARNING: Empty header in column 15, sheet-type i2c, skipping!
05/10/28 14:32:41 WARNING: Empty header in column 54, sheet-type i2c, skipping!
05/10/28 14:32:41 WARNING: Empty header in column 55, sheet-type i2c, skipping!
05/10/28 14:32:41 WARNING: Empty header in column 56, sheet-type i2c, skipping!
05/10/28 14:32:41 WARNING: Empty header in column 57, sheet-type i2c, skipping!
05/10/28 14:32:41 Added new column header ::type
05/10/28 14:32:41 Added new column header ::addr
05/10/28 14:32:41 Added new column header ::skip
05/10/28 14:32:41 Added new column header ::view
05/10/28 14:32:41 Added new column header ::vi2c
05/10/28 14:32:41 Added new column header ::name
05/10/28 14:32:41 Added new column header ::fgroup
05/10/28 14:32:41 WARNING: Automatically wiring signal bits 63 to 32 of rs_cfg_fe1_i/rd_data_o to bits 31 to 0
05/10/28 14:32:41 WARNING: INFO: Not all lowercase in new conn element Cvbsdetect_set_p_i!
05/10/28 14:32:41 WARNING: INFO: Not all lowercase in new port element P_DWIDTH!
05/10/28 14:32:41 WARNING: INFO: Not all lowercase in new port element N_DOMAINS!
05/10/28 14:32:41 WARNING: INFO: Not all lowercase in new port element P_TOCNT_WIDTH!
05/10/28 14:32:41 WARNING: INFO: Not all lowercase in new port element P_AWIDTH!
05/10/28 14:32:41 WARNING: INFO: Not all lowercase in new port element N_SYNCDOM!
05/10/28 14:32:41 Add_port: signal upd_rw_i adds port upd_rw_i to instance rs_fe1_i
05/10/28 14:32:41 Adding port to hierachy module rs_cfg_fe1_i for signal upd_rw_i!
05/10/28 14:32:41 Add_port: signal upd_rw_i adds port upd_rw_i to instance rs_cfg_fe1_i
05/10/28 14:32:41 Add_port: signal scmdaccept_o adds port scmdaccept_o to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal clk_f20 adds port clk_f20 to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal res_f20_n_i adds port res_f20_n_i to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal w_test_o adds port w_test_o to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal upd_r_en_i adds port upd_r_en_i to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal usr_rw_test_o adds port usr_rw_test_o to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal sdata_o adds port sdata_o to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal wd_16_test2_o adds port wd_16_test2_o to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal usr_w_test_wr_p_o adds port usr_w_test_wr_p_o to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal test_i adds port test_i to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal dummy_fe_o adds port dummy_fe_o to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal mdata_i adds port mdata_i to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal r_test_i adds port r_test_i to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal sresp_o adds port sresp_o to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal mrespaccept_i adds port mrespaccept_i to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal dgates_o adds port dgates_o to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal mvstop_o adds port mvstop_o to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal usr_w_test_trans_done_p_i adds port usr_w_test_trans_done_p_i to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal usr_w_test_o adds port usr_w_test_o to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal upd_r_i adds port upd_r_i to instance rs_fe1_i
05/10/28 14:32:41 Adding port to hierachy module rs_cfg_fe1_i for signal upd_r_i!
05/10/28 14:32:41 Add_port: signal upd_r_i adds port upd_r_i to instance rs_cfg_fe1_i
05/10/28 14:32:41 Add_port: signal usr_r_test_rd_p_o adds port usr_r_test_rd_p_o to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal upd_rw_en_i adds port upd_rw_en_i to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal mreset_n_i adds port mreset_n_i to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal upd_rw_force_i adds port upd_rw_force_i to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal usr_r_test_i adds port usr_r_test_i to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal usr_rw_test_i adds port usr_rw_test_i to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal Cvbsdetect_set_p_i adds port Cvbsdetect_set_p_i to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal sha_w_test_o adds port sha_w_test_o to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal ycdetect_i adds port ycdetect_i to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal upd_r_force_i adds port upd_r_force_i to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal res_a_n_i adds port res_a_n_i to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal usr_rw_test_rd_p_o adds port usr_rw_test_rd_p_o to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal upd_w_i adds port upd_w_i to instance rs_fe1_i
05/10/28 14:32:41 Adding port to hierachy module rs_cfg_fe1_clk_a_i for signal upd_w_i!
05/10/28 14:32:41 Add_port: signal upd_w_i adds port upd_w_i to instance rs_cfg_fe1_clk_a_i
05/10/28 14:32:41 Add_port: signal usr_rw_test_wr_p_o adds port usr_rw_test_wr_p_o to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal clk_a adds port clk_a to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal upd_w_en_i adds port upd_w_en_i to instance rs_fe1_i
05/10/28 14:32:41 Adding port to hierachy module rs_cfg_fe1_i for signal trans_start!
05/10/28 14:32:41 Adding port to hierachy module rs_cfg_fe1_clk_a_i for signal trans_start!
05/10/28 14:32:41 Add_port: signal trans_start adds port trans_start to instance rs_cfg_fe1_i
05/10/28 14:32:41 Add_port: signal trans_start adds port trans_start to instance rs_cfg_fe1_clk_a_i
05/10/28 14:32:41 Add_port: signal mvstart_o adds port mvstart_o to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal usr_r_test_trans_done_p_i adds port usr_r_test_trans_done_p_i to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal wd_16_test_o adds port wd_16_test_o to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal dgatel_o adds port dgatel_o to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal sha_rw2_o adds port sha_rw2_o to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal upd_w_force_i adds port upd_w_force_i to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal mcmd_i adds port mcmd_i to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal maddr_i adds port maddr_i to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal sha_r_test_i adds port sha_r_test_i to instance rs_fe1_i
05/10/28 14:32:41 Add_port: signal usr_rw_test_trans_done_p_i adds port usr_rw_test_trans_done_p_i to instance rs_fe1_i
05/10/28 14:32:41 WARNING: INFO: Not all lowercase in new port element Cvbsdetect_set_p_i!
05/10/28 14:32:41 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 32: P was G!
05/10/28 14:32:41 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 3: P was G!
05/10/28 14:32:41 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 2: P was G!
05/10/28 14:32:41 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 14: P was G!
05/10/28 14:32:41 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 1: P was G!
05/10/28 14:32:41 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 0: P was G!
05/10/28 14:32:41 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 10: P was G!
05/10/28 14:32:42 WARNING: File reg_shell-mixed.sxc already exists! Contents will be changed
05/10/28 14:32:43 WARNING: Rotating 3 old sheets of CONF!
05/10/28 14:32:45 WARNING: File reg_shell-mixed.sxc already exists! Contents will be changed
05/10/28 14:32:46 WARNING: Rotating 3 old sheets of CONN!
05/10/28 14:32:48 WARNING: File reg_shell-mixed.sxc already exists! Contents will be changed
05/10/28 14:32:49 WARNING: Rotating 3 old sheets of HIER!
05/10/28 14:32:51 INFO: Port rd_err_o of entity rs_cfg_fe1 one bit wide, reduce to signal

05/10/28 14:32:51 INFO: Port trans_done_o of entity rs_cfg_fe1 one bit wide, reduce to signal

05/10/28 14:32:51 INFO: Port rd_err_o of entity rs_cfg_fe1_clk_a one bit wide, reduce to signal

05/10/28 14:32:51 INFO: Port trans_done_o of entity rs_cfg_fe1_clk_a one bit wide, reduce to signal

05/10/28 14:32:51 Warning: Signal usr_w_test_wr_p_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Signal int_upd_w_p does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Warning: Signal usr_w_test_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Signal upd_w_en_i does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Warning: Signal rd_data_vec does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Warning: Signal tie0_1 does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Signal mix_const_31 does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Warning: Signal u2_iwr_clk_en does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Warning: Signal dummy_fe_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Signal u3_ishdw_clk does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Signal wr_data does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Warning: Signal dgatel_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Signal u0_i_trans_start_p does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Signal r_test_i does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Signal u2_iwr_clk does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Signal upd_w_force_i does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Warning: Signal dgates_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Signal mix_const_15 does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Signal u1_i_int_rst_n does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Signal rd_wr does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Warning: Signal sha_w_test_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Warning: Signal trans_done_vec does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Warning: Signal u3_ishdw_clk_en does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Warning: Signal rd_err_vec does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Warning: Signal w_test_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Signal mix_const_14 does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Signal usr_w_test_trans_done_p_i does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Signal mix_const_30 does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Signal addr does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:32:51 Warning: Signal rd_data_vec does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:32:51 Signal mix_const_38 does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:32:51 Warning: Signal tie0_1 does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:32:51 Signal mix_const_54 does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:32:51 Warning: Signal usr_r_test_rd_p_o does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:32:51 Signal upd_rw_en_i does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:32:51 Warning: Signal mvstart_o does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:32:51 Signal usr_r_test_trans_done_p_i does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:32:51 Signal mix_const_55 does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:32:51 Warning: Signal wd_16_test_o does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:32:51 Signal wr_data does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:32:51 Warning: Signal sha_rw2_o does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Signal u7_ishdw_clk does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Signal u6_iwr_clk does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Signal upd_rw_force_i does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Signal u4_i_trans_start_p does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Signal usr_r_test_i does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Signal usr_rw_test_i does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Signal rd_wr does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Signal Cvbsdetect_set_p_i does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Signal sha_r_test_i does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Signal u5_i_int_rst_n does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Warning: Signal mvstop_o does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Signal ycdetect_i does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Warning: Signal trans_done_vec does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Signal int_upd_r_p does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Signal upd_r_force_i does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Warning: Signal u7_ishdw_clk_en does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Warning: Signal usr_rw_test_rd_p_o does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Warning: Signal rd_err_vec does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Signal int_upd_rw_p does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Warning: Signal usr_rw_test_o does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Signal mix_const_39 does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Signal upd_r_en_i does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Warning: Signal usr_rw_test_wr_p_o does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Signal usr_rw_test_trans_done_p_i does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Warning: Signal u6_iwr_clk_en does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Warning: Signal wd_16_test2_o does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Signal addr does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:32:52 Signal mix_const_0 does not have a load in instance rs_fe1_i!
05/10/28 14:32:52 Signal mix_const_1 does not have a load in instance rs_fe1_i!
05/10/28 14:32:52 Signal mix_const_3 does not have a load in instance rs_fe1_i!
05/10/28 14:32:52 Signal mix_const_2 does not have a load in instance rs_fe1_i!
05/10/28 14:32:52 WARNING: ============= SUMMARY =================
05/10/28 14:32:52 WARNING: SUM: Summary of checks and created items:
05/10/28 14:32:52 WARNING: SUM: checkforce 0
05/10/28 14:32:52 WARNING: SUM: checkunique 0
05/10/28 14:32:52 WARNING: SUM: checkwarn 0
05/10/28 14:32:52 WARNING: SUM: cmacros 0
05/10/28 14:32:52 WARNING: SUM: conn 165
05/10/28 14:32:52 WARNING: SUM: errors 0
05/10/28 14:32:52 WARNING: SUM: genport 52
05/10/28 14:32:52 WARNING: SUM: hdlfiles 3
05/10/28 14:32:52 WARNING: SUM: inst 22
05/10/28 14:32:52 WARNING: SUM: multdriver 3
05/10/28 14:32:52 WARNING: SUM: nodriver 28
05/10/28 14:32:52 WARNING: SUM: noload 44
05/10/28 14:32:52 WARNING: SUM: openports 0
05/10/28 14:32:52 WARNING: SUM: warnings 9
05/10/28 14:32:52 WARNING: SUM: === Number of parsed input tables: ===
05/10/28 14:32:52 WARNING: SUM: conf 0
05/10/28 14:32:52 WARNING: SUM: hier 0
05/10/28 14:32:52 WARNING: SUM: conn 0
05/10/28 14:32:52 WARNING: SUM: io 0
05/10/28 14:32:52 WARNING: SUM: i2c 1
05/10/28 14:34:41 ########################################################################
05/10/28 14:34:41 CMDLINE: /home/lutscher/work/MIX/mix_0.pl -strip -nodelta ../../reg_shell.sxc
05/10/28 14:34:41 
#######################################################################
##### mix_0.pl (Revision: 1.38 )
#####
##### MIX  
#####   MixUtils    1.86 $
#####   MixUtils::IO    1.33 $
#####   MixParser   1.60 $
#####   MixWriter   1.66 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.6 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/10/28 14:34:41 WARNING: Cannot locate a worksheet CONN in ../../reg_shell.sxc
05/10/28 14:34:41 WARNING: Cannot locate a worksheet HIER in ../../reg_shell.sxc
05/10/28 14:34:43 WARNING: Empty header in column 15, sheet-type i2c, skipping!
05/10/28 14:34:43 WARNING: Empty header in column 54, sheet-type i2c, skipping!
05/10/28 14:34:43 WARNING: Empty header in column 55, sheet-type i2c, skipping!
05/10/28 14:34:43 WARNING: Empty header in column 56, sheet-type i2c, skipping!
05/10/28 14:34:43 WARNING: Empty header in column 57, sheet-type i2c, skipping!
05/10/28 14:34:43 Added new column header ::type
05/10/28 14:34:43 Added new column header ::addr
05/10/28 14:34:43 Added new column header ::skip
05/10/28 14:34:43 Added new column header ::view
05/10/28 14:34:43 Added new column header ::vi2c
05/10/28 14:34:43 Added new column header ::name
05/10/28 14:34:43 Added new column header ::fgroup
05/10/28 14:34:43 WARNING: Automatically wiring signal bits 63 to 32 of rs_cfg_fe1_i/rd_data_o to bits 31 to 0
05/10/28 14:34:43 WARNING: INFO: Not all lowercase in new conn element Cvbsdetect_set_p_i!
05/10/28 14:34:44 WARNING: INFO: Not all lowercase in new port element P_DWIDTH!
05/10/28 14:34:44 WARNING: INFO: Not all lowercase in new port element N_DOMAINS!
05/10/28 14:34:44 WARNING: INFO: Not all lowercase in new port element P_TOCNT_WIDTH!
05/10/28 14:34:44 WARNING: INFO: Not all lowercase in new port element P_AWIDTH!
05/10/28 14:34:44 WARNING: INFO: Not all lowercase in new port element N_SYNCDOM!
05/10/28 14:34:44 Add_port: signal upd_rw_i adds port upd_rw_i to instance rs_fe1_i
05/10/28 14:34:44 Adding port to hierachy module rs_cfg_fe1_i for signal upd_rw_i!
05/10/28 14:34:44 Add_port: signal upd_rw_i adds port upd_rw_i to instance rs_cfg_fe1_i
05/10/28 14:34:44 Add_port: signal scmdaccept_o adds port scmdaccept_o to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal clk_f20 adds port clk_f20 to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal res_f20_n_i adds port res_f20_n_i to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal w_test_o adds port w_test_o to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal upd_r_en_i adds port upd_r_en_i to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal usr_rw_test_o adds port usr_rw_test_o to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal sdata_o adds port sdata_o to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal wd_16_test2_o adds port wd_16_test2_o to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal usr_w_test_wr_p_o adds port usr_w_test_wr_p_o to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal test_i adds port test_i to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal dummy_fe_o adds port dummy_fe_o to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal mdata_i adds port mdata_i to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal r_test_i adds port r_test_i to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal sresp_o adds port sresp_o to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal mrespaccept_i adds port mrespaccept_i to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal dgates_o adds port dgates_o to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal mvstop_o adds port mvstop_o to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal usr_w_test_trans_done_p_i adds port usr_w_test_trans_done_p_i to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal usr_w_test_o adds port usr_w_test_o to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal upd_r_i adds port upd_r_i to instance rs_fe1_i
05/10/28 14:34:44 Adding port to hierachy module rs_cfg_fe1_i for signal upd_r_i!
05/10/28 14:34:44 Add_port: signal upd_r_i adds port upd_r_i to instance rs_cfg_fe1_i
05/10/28 14:34:44 Add_port: signal usr_r_test_rd_p_o adds port usr_r_test_rd_p_o to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal upd_rw_en_i adds port upd_rw_en_i to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal mreset_n_i adds port mreset_n_i to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal upd_rw_force_i adds port upd_rw_force_i to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal usr_r_test_i adds port usr_r_test_i to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal usr_rw_test_i adds port usr_rw_test_i to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal Cvbsdetect_set_p_i adds port Cvbsdetect_set_p_i to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal sha_w_test_o adds port sha_w_test_o to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal ycdetect_i adds port ycdetect_i to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal upd_r_force_i adds port upd_r_force_i to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal res_a_n_i adds port res_a_n_i to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal usr_rw_test_rd_p_o adds port usr_rw_test_rd_p_o to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal upd_w_i adds port upd_w_i to instance rs_fe1_i
05/10/28 14:34:44 Adding port to hierachy module rs_cfg_fe1_clk_a_i for signal upd_w_i!
05/10/28 14:34:44 Add_port: signal upd_w_i adds port upd_w_i to instance rs_cfg_fe1_clk_a_i
05/10/28 14:34:44 Add_port: signal usr_rw_test_wr_p_o adds port usr_rw_test_wr_p_o to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal clk_a adds port clk_a to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal upd_w_en_i adds port upd_w_en_i to instance rs_fe1_i
05/10/28 14:34:44 Adding port to hierachy module rs_cfg_fe1_i for signal trans_start!
05/10/28 14:34:44 Adding port to hierachy module rs_cfg_fe1_clk_a_i for signal trans_start!
05/10/28 14:34:44 Add_port: signal trans_start adds port trans_start to instance rs_cfg_fe1_i
05/10/28 14:34:44 Add_port: signal trans_start adds port trans_start to instance rs_cfg_fe1_clk_a_i
05/10/28 14:34:44 Add_port: signal mvstart_o adds port mvstart_o to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal usr_r_test_trans_done_p_i adds port usr_r_test_trans_done_p_i to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal wd_16_test_o adds port wd_16_test_o to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal dgatel_o adds port dgatel_o to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal sha_rw2_o adds port sha_rw2_o to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal upd_w_force_i adds port upd_w_force_i to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal mcmd_i adds port mcmd_i to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal maddr_i adds port maddr_i to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal sha_r_test_i adds port sha_r_test_i to instance rs_fe1_i
05/10/28 14:34:44 Add_port: signal usr_rw_test_trans_done_p_i adds port usr_rw_test_trans_done_p_i to instance rs_fe1_i
05/10/28 14:34:44 WARNING: INFO: Not all lowercase in new port element Cvbsdetect_set_p_i!
05/10/28 14:34:44 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 32: P was G!
05/10/28 14:34:44 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 3: P was G!
05/10/28 14:34:44 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 2: P was G!
05/10/28 14:34:44 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 14: P was G!
05/10/28 14:34:44 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 1: P was G!
05/10/28 14:34:44 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 0: P was G!
05/10/28 14:34:44 WARNING: WARNING: Entity port mode mismatch for enitity W_NO_ENTITY (__PARAMETER__), port 10: P was G!
05/10/28 14:34:44 WARNING: File reg_shell-mixed.sxc already exists! Contents will be changed
05/10/28 14:34:45 WARNING: Rotating 3 old sheets of CONF!
05/10/28 14:34:48 WARNING: File reg_shell-mixed.sxc already exists! Contents will be changed
05/10/28 14:34:50 WARNING: Rotating 3 old sheets of CONN!
05/10/28 14:34:52 WARNING: File reg_shell-mixed.sxc already exists! Contents will be changed
05/10/28 14:34:54 WARNING: Rotating 3 old sheets of HIER!
05/10/28 14:34:57 WARNING: Removing old and and diff sheets in file: reg_shell-mixed.sxc
05/10/28 14:35:00 INFO: Port rd_err_o of entity rs_cfg_fe1 one bit wide, reduce to signal

05/10/28 14:35:00 INFO: Port trans_done_o of entity rs_cfg_fe1 one bit wide, reduce to signal

05/10/28 14:35:00 INFO: Port rd_err_o of entity rs_cfg_fe1_clk_a one bit wide, reduce to signal

05/10/28 14:35:00 INFO: Port trans_done_o of entity rs_cfg_fe1_clk_a one bit wide, reduce to signal

05/10/28 14:35:01 Warning: Signal usr_w_test_wr_p_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Signal int_upd_w_p does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Warning: Signal usr_w_test_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Signal upd_w_en_i does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Warning: Signal rd_data_vec does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Warning: Signal tie0_1 does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Signal mix_const_31 does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Warning: Signal u2_iwr_clk_en does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Warning: Signal dummy_fe_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Signal u3_ishdw_clk does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Signal wr_data does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Warning: Signal dgatel_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Signal u0_i_trans_start_p does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Signal r_test_i does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Signal u2_iwr_clk does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Signal upd_w_force_i does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Warning: Signal dgates_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Signal mix_const_15 does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Signal u1_i_int_rst_n does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Signal rd_wr does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Warning: Signal sha_w_test_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Warning: Signal trans_done_vec does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Warning: Signal u3_ishdw_clk_en does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Warning: Signal rd_err_vec does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Warning: Signal w_test_o does not have a driver in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Signal mix_const_14 does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Signal usr_w_test_trans_done_p_i does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Signal mix_const_30 does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Signal addr does not have a load in instance rs_cfg_fe1_clk_a_i!
05/10/28 14:35:01 Warning: Signal rd_data_vec does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Signal mix_const_38 does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Warning: Signal tie0_1 does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Signal mix_const_54 does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Warning: Signal usr_r_test_rd_p_o does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Signal upd_rw_en_i does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Warning: Signal mvstart_o does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Signal usr_r_test_trans_done_p_i does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Signal mix_const_55 does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Warning: Signal wd_16_test_o does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Signal wr_data does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Warning: Signal sha_rw2_o does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Signal u7_ishdw_clk does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Signal u6_iwr_clk does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Signal upd_rw_force_i does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Signal u4_i_trans_start_p does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Signal usr_r_test_i does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Signal usr_rw_test_i does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Signal rd_wr does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Signal Cvbsdetect_set_p_i does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Signal sha_r_test_i does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Signal u5_i_int_rst_n does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Warning: Signal mvstop_o does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Signal ycdetect_i does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Warning: Signal trans_done_vec does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Signal int_upd_r_p does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Signal upd_r_force_i does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Warning: Signal u7_ishdw_clk_en does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Warning: Signal usr_rw_test_rd_p_o does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Warning: Signal rd_err_vec does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Signal int_upd_rw_p does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Warning: Signal usr_rw_test_o does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Signal mix_const_39 does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Signal upd_r_en_i does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Warning: Signal usr_rw_test_wr_p_o does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Signal usr_rw_test_trans_done_p_i does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Warning: Signal u6_iwr_clk_en does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Warning: Signal wd_16_test2_o does not have a driver in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Signal addr does not have a load in instance rs_cfg_fe1_i!
05/10/28 14:35:01 Signal mix_const_0 does not have a load in instance rs_fe1_i!
05/10/28 14:35:01 Signal mix_const_1 does not have a load in instance rs_fe1_i!
05/10/28 14:35:01 Signal mix_const_3 does not have a load in instance rs_fe1_i!
05/10/28 14:35:01 Signal mix_const_2 does not have a load in instance rs_fe1_i!
05/10/28 14:35:02 WARNING: ============= SUMMARY =================
05/10/28 14:35:02 WARNING: SUM: Summary of checks and created items:
05/10/28 14:35:02 WARNING: SUM: checkforce 0
05/10/28 14:35:02 WARNING: SUM: checkunique 0
05/10/28 14:35:02 WARNING: SUM: checkwarn 0
05/10/28 14:35:02 WARNING: SUM: cmacros 0
05/10/28 14:35:02 WARNING: SUM: conn 165
05/10/28 14:35:02 WARNING: SUM: errors 0
05/10/28 14:35:02 WARNING: SUM: genport 52
05/10/28 14:35:02 WARNING: SUM: hdlfiles 3
05/10/28 14:35:02 WARNING: SUM: inst 22
05/10/28 14:35:02 WARNING: SUM: multdriver 3
05/10/28 14:35:02 WARNING: SUM: nodriver 28
05/10/28 14:35:02 WARNING: SUM: noload 44
05/10/28 14:35:02 WARNING: SUM: openports 0
05/10/28 14:35:02 WARNING: SUM: warnings 9
05/10/28 14:35:02 WARNING: SUM: === Number of parsed input tables: ===
05/10/28 14:35:02 WARNING: SUM: conf 0
05/10/28 14:35:02 WARNING: SUM: hier 0
05/10/28 14:35:02 WARNING: SUM: conn 0
05/10/28 14:35:02 WARNING: SUM: io 0
05/10/28 14:35:02 WARNING: SUM: i2c 1
