{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615014670658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615014670658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 06 12:41:10 2021 " "Processing started: Sat Mar 06 12:41:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615014670658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014670658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off midsem -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off midsem -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014670658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615014670870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615014670870 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX code/MUX.vhdl " "Entity \"MUX\" obtained from \"code/MUX.vhdl\" instead of from Quartus Prime megafunction library" {  } { { "code/MUX.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/MUX.vhdl" 8 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1615014678729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file code/mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-Str " "Found design unit 1: MUX-Str" {  } { { "code/MUX.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/MUX.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678729 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "code/MUX.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/MUX.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014678729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file code/testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "code/Testbench.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678731 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "code/Testbench.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014678731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file code/gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "code/Gates.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678733 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "code/Gates.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678733 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "code/Gates.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678733 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "code/Gates.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678733 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "code/Gates.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678733 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "code/Gates.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678733 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "code/Gates.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678733 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "code/Gates.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678733 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "code/Gates.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678733 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "code/Gates.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678733 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "code/Gates.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678733 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "code/Gates.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678733 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "code/Gates.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678733 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "code/Gates.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678733 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "code/Gates.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678733 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "code/Gates.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678733 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "code/Gates.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014678733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/full_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file code/full_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-Struct " "Found design unit 1: Full_Adder-Struct" {  } { { "code/Full_Adder.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Full_Adder.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678736 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "code/Full_Adder.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Full_Adder.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014678736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file code/dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "code/DUT.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678738 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "code/DUT.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014678738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/additional.vhdl 6 3 " "Found 6 design units, including 3 entities, in source file code/additional.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_3-Equations " "Found design unit 1: AND_3-Equations" {  } { { "code/additional.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/additional.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678739 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 AND_4-Equations " "Found design unit 2: AND_4-Equations" {  } { { "code/additional.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/additional.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678739 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 OR_4-Equations " "Found design unit 3: OR_4-Equations" {  } { { "code/additional.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/additional.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678739 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_3 " "Found entity 1: AND_3" {  } { { "code/additional.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/additional.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678739 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_4 " "Found entity 2: AND_4" {  } { { "code/additional.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/additional.vhdl" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678739 ""} { "Info" "ISGN_ENTITY_NAME" "3 OR_4 " "Found entity 3: OR_4" {  } { { "code/additional.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/additional.vhdl" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014678739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/sqrr5.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file code/sqrr5.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SQRR5-Str " "Found design unit 1: SQRR5-Str" {  } { { "code/SQRR5.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/SQRR5.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678740 ""} { "Info" "ISGN_ENTITY_NAME" "1 SQRR5 " "Found entity 1: SQRR5" {  } { { "code/SQRR5.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/SQRR5.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014678740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/invb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file code/invb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INVB-Str " "Found design unit 1: INVB-Str" {  } { { "code/INVB.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/INVB.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678741 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVB " "Found entity 1: INVB" {  } { { "code/INVB.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/INVB.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014678741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/xnor_ab.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file code/xnor_ab.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XNOR_AB-Str " "Found design unit 1: XNOR_AB-Str" {  } { { "code/XNOR_AB.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/XNOR_AB.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678742 ""} { "Info" "ISGN_ENTITY_NAME" "1 XNOR_AB " "Found entity 1: XNOR_AB" {  } { { "code/XNOR_AB.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/XNOR_AB.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014678742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/count1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file code/count1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNT1-Str " "Found design unit 1: COUNT1-Str" {  } { { "code/COUNT1.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/COUNT1.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678743 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNT1 " "Found entity 1: COUNT1" {  } { { "code/COUNT1.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/COUNT1.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014678743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/top.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file code/top.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top-Str " "Found design unit 1: Top-Str" {  } { { "code/Top.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Top.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678743 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "code/Top.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Top.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014678743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014678743 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615014678771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Top Top:add_instance " "Elaborating entity \"Top\" for hierarchy \"Top:add_instance\"" {  } { { "code/DUT.vhdl" "add_instance" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/DUT.vhdl" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014678772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQRR5 Top:add_instance\|SQRR5:part1 " "Elaborating entity \"SQRR5\" for hierarchy \"Top:add_instance\|SQRR5:part1\"" {  } { { "code/Top.vhdl" "part1" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Top.vhdl" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014678774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER Top:add_instance\|SQRR5:part1\|INVERTER:INV1 " "Elaborating entity \"INVERTER\" for hierarchy \"Top:add_instance\|SQRR5:part1\|INVERTER:INV1\"" {  } { { "code/SQRR5.vhdl" "INV1" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/SQRR5.vhdl" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014678786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_4 Top:add_instance\|SQRR5:part1\|AND_4:A1 " "Elaborating entity \"AND_4\" for hierarchy \"Top:add_instance\|SQRR5:part1\|AND_4:A1\"" {  } { { "code/SQRR5.vhdl" "A1" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/SQRR5.vhdl" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014678787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 Top:add_instance\|SQRR5:part1\|AND_4:A1\|AND_2:A1 " "Elaborating entity \"AND_2\" for hierarchy \"Top:add_instance\|SQRR5:part1\|AND_4:A1\|AND_2:A1\"" {  } { { "code/additional.vhdl" "A1" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/additional.vhdl" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014678788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_4 Top:add_instance\|SQRR5:part1\|OR_4:O1 " "Elaborating entity \"OR_4\" for hierarchy \"Top:add_instance\|SQRR5:part1\|OR_4:O1\"" {  } { { "code/SQRR5.vhdl" "O1" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/SQRR5.vhdl" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014678791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 Top:add_instance\|SQRR5:part1\|OR_4:O1\|OR_2:A1 " "Elaborating entity \"OR_2\" for hierarchy \"Top:add_instance\|SQRR5:part1\|OR_4:O1\|OR_2:A1\"" {  } { { "code/additional.vhdl" "A1" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/additional.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014678792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVB Top:add_instance\|INVB:part2 " "Elaborating entity \"INVB\" for hierarchy \"Top:add_instance\|INVB:part2\"" {  } { { "code/Top.vhdl" "part2" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Top.vhdl" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014678793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XNOR_AB Top:add_instance\|XNOR_AB:part3 " "Elaborating entity \"XNOR_AB\" for hierarchy \"Top:add_instance\|XNOR_AB:part3\"" {  } { { "code/Top.vhdl" "part3" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Top.vhdl" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014678794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XNOR_2 Top:add_instance\|XNOR_AB:part3\|XNOR_2:X1 " "Elaborating entity \"XNOR_2\" for hierarchy \"Top:add_instance\|XNOR_AB:part3\|XNOR_2:X1\"" {  } { { "code/XNOR_AB.vhdl" "X1" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/XNOR_AB.vhdl" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014678795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNT1 Top:add_instance\|COUNT1:part4 " "Elaborating entity \"COUNT1\" for hierarchy \"Top:add_instance\|COUNT1:part4\"" {  } { { "code/Top.vhdl" "part4" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Top.vhdl" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014678796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder Top:add_instance\|COUNT1:part4\|Full_Adder:FA1 " "Elaborating entity \"Full_Adder\" for hierarchy \"Top:add_instance\|COUNT1:part4\|Full_Adder:FA1\"" {  } { { "code/COUNT1.vhdl" "FA1" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/COUNT1.vhdl" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014678797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER Top:add_instance\|COUNT1:part4\|Full_Adder:FA1\|HALF_ADDER:ha " "Elaborating entity \"HALF_ADDER\" for hierarchy \"Top:add_instance\|COUNT1:part4\|Full_Adder:FA1\|HALF_ADDER:ha\"" {  } { { "code/Full_Adder.vhdl" "ha" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Full_Adder.vhdl" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014678797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 Top:add_instance\|COUNT1:part4\|Full_Adder:FA1\|XOR_2:x1 " "Elaborating entity \"XOR_2\" for hierarchy \"Top:add_instance\|COUNT1:part4\|Full_Adder:FA1\|XOR_2:x1\"" {  } { { "code/Full_Adder.vhdl" "x1" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Full_Adder.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014678798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX Top:add_instance\|MUX:final " "Elaborating entity \"MUX\" for hierarchy \"Top:add_instance\|MUX:final\"" {  } { { "code/Top.vhdl" "final" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/Top.vhdl" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014678800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_3 Top:add_instance\|MUX:final\|AND_3:A11 " "Elaborating entity \"AND_3\" for hierarchy \"Top:add_instance\|MUX:final\|AND_3:A11\"" {  } { { "code/MUX.vhdl" "A11" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/MUX.vhdl" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014678803 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[4\] GND " "Pin \"output_vector\[4\]\" is stuck at GND" {  } { { "code/DUT.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/DUT.vhdl" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615014679104 "|DUT|output_vector[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[5\] GND " "Pin \"output_vector\[5\]\" is stuck at GND" {  } { { "code/DUT.vhdl" "" { Text "D:/Acer/Downloads/EE 214/Projects/midsem/code/DUT.vhdl" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615014679104 "|DUT|output_vector[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1615014679104 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615014679125 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615014679125 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615014679125 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615014679125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615014679222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 06 12:41:19 2021 " "Processing ended: Sat Mar 06 12:41:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615014679222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615014679222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615014679222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014679222 ""}
