**every project and exercise we did during the semester**

![alt text](https://github.com/hmnedi/VHDL-on-FPGA/blob/main/13%20simultaneous%20seven%20segments%20with%20machine%20state%20using%20variable%20as%20counter/photo_2024-12-10_14-05-57.jpg?raw=true)
![alt text](https://github.com/hmnedi/VHDL-on-FPGA/blob/main/mux%204%20to%201%20with%20components/signal_screenshot.PNG?raw=true)

