<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2602" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2602{left:96px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t2_2602{left:354px;bottom:48px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3_2602{left:811px;bottom:48px;letter-spacing:-0.16px;}
#t4_2602{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.41px;}
#t5_2602{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t6_2602{left:96px;bottom:904px;letter-spacing:0.13px;}
#t7_2602{left:96px;bottom:886px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t8_2602{left:96px;bottom:867px;letter-spacing:0.14px;}
#t9_2602{left:96px;bottom:849px;letter-spacing:0.11px;word-spacing:-0.01px;}
#ta_2602{left:96px;bottom:831px;letter-spacing:0.13px;}
#tb_2602{left:96px;bottom:812px;letter-spacing:0.11px;}
#tc_2602{left:96px;bottom:788px;letter-spacing:0.13px;word-spacing:0.01px;}
#td_2602{left:118px;bottom:761px;letter-spacing:0.16px;}
#te_2602{left:207px;bottom:761px;letter-spacing:0.12px;word-spacing:-0.03px;}
#tf_2602{left:470px;bottom:761px;letter-spacing:0.11px;word-spacing:-0.05px;}
#tg_2602{left:492px;bottom:761px;letter-spacing:0.11px;word-spacing:0.01px;}
#th_2602{left:650px;bottom:761px;}
#ti_2602{left:663px;bottom:761px;letter-spacing:0.12px;}
#tj_2602{left:118px;bottom:742px;letter-spacing:0.16px;}
#tk_2602{left:207px;bottom:742px;letter-spacing:0.12px;}
#tl_2602{left:470px;bottom:742px;letter-spacing:0.11px;word-spacing:-0.05px;}
#tm_2602{left:492px;bottom:742px;letter-spacing:0.1px;word-spacing:0.01px;}
#tn_2602{left:612px;bottom:742px;}
#to_2602{left:625px;bottom:742px;letter-spacing:0.13px;}
#tp_2602{left:96px;bottom:711px;letter-spacing:0.13px;word-spacing:0.01px;}
#tq_2602{left:118px;bottom:684px;letter-spacing:0.16px;}
#tr_2602{left:232px;bottom:684px;letter-spacing:0.12px;word-spacing:0.02px;}
#ts_2602{left:470px;bottom:684px;letter-spacing:0.03px;}
#tt_2602{left:483px;bottom:684px;letter-spacing:0.12px;}
#tu_2602{left:650px;bottom:684px;}
#tv_2602{left:663px;bottom:684px;letter-spacing:0.12px;}
#tw_2602{left:118px;bottom:666px;letter-spacing:0.16px;}
#tx_2602{left:232px;bottom:666px;letter-spacing:0.12px;word-spacing:0.02px;}
#ty_2602{left:470px;bottom:666px;letter-spacing:0.03px;}
#tz_2602{left:483px;bottom:666px;letter-spacing:0.11px;}
#t10_2602{left:612px;bottom:666px;}
#t11_2602{left:625px;bottom:666px;letter-spacing:0.14px;}
#t12_2602{left:118px;bottom:648px;letter-spacing:0.16px;}
#t13_2602{left:232px;bottom:648px;letter-spacing:0.12px;word-spacing:0.02px;}
#t14_2602{left:470px;bottom:648px;letter-spacing:0.03px;}
#t15_2602{left:483px;bottom:648px;letter-spacing:0.12px;}
#t16_2602{left:650px;bottom:648px;}
#t17_2602{left:663px;bottom:648px;letter-spacing:0.12px;}
#t18_2602{left:96px;bottom:617px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t19_2602{left:96px;bottom:598px;letter-spacing:0.14px;}
#t1a_2602{left:96px;bottom:574px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t1b_2602{left:96px;bottom:556px;letter-spacing:0.13px;word-spacing:-0.09px;}
#t1c_2602{left:96px;bottom:531px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1d_2602{left:96px;bottom:507px;}
#t1e_2602{left:124px;bottom:507px;letter-spacing:0.13px;word-spacing:-0.41px;}
#t1f_2602{left:124px;bottom:485px;letter-spacing:0.02px;word-spacing:-0.36px;}
#t1g_2602{left:96px;bottom:458px;}
#t1h_2602{left:124px;bottom:458px;letter-spacing:0.13px;word-spacing:0.99px;}
#t1i_2602{left:124px;bottom:436px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1j_2602{left:96px;bottom:409px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1k_2602{left:96px;bottom:391px;letter-spacing:0.13px;}
#t1l_2602{left:96px;bottom:366px;letter-spacing:0.13px;word-spacing:-0.07px;}
#t1m_2602{left:96px;bottom:348px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t1n_2602{left:96px;bottom:329px;letter-spacing:0.13px;}
#t1o_2602{left:96px;bottom:293px;letter-spacing:0.16px;word-spacing:-0.05px;}
#t1p_2602{left:96px;bottom:180px;letter-spacing:0.13px;word-spacing:-0.3px;}
#t1q_2602{left:96px;bottom:161px;letter-spacing:-0.05px;word-spacing:0.1px;}
#t1r_2602{left:96px;bottom:1022px;letter-spacing:0.3px;}
#t1s_2602{left:96px;bottom:993px;letter-spacing:0.27px;}
#t1t_2602{left:96px;bottom:964px;letter-spacing:0.27px;}
#t1u_2602{left:96px;bottom:935px;letter-spacing:0.27px;}
#t1v_2602{left:592px;bottom:1022px;letter-spacing:0.22px;word-spacing:-0.02px;}
#t1w_2602{left:386px;bottom:993px;letter-spacing:0.22px;word-spacing:-0.02px;}
#t1x_2602{left:169px;bottom:259px;letter-spacing:0.14px;}
#t1y_2602{left:287px;bottom:259px;letter-spacing:0.15px;}
#t1z_2602{left:549px;bottom:259px;letter-spacing:0.13px;word-spacing:0.06px;}
#t20_2602{left:146px;bottom:237px;letter-spacing:0.18px;}
#t21_2602{left:292px;bottom:237px;letter-spacing:0.17px;}
#t22_2602{left:352px;bottom:237px;letter-spacing:0.15px;word-spacing:-0.01px;}
#t23_2602{left:133px;bottom:214px;letter-spacing:0.2px;}
#t24_2602{left:197px;bottom:214px;letter-spacing:0.14px;}
#t25_2602{left:223px;bottom:214px;letter-spacing:0.19px;}
#t26_2602{left:297px;bottom:214px;letter-spacing:0.2px;}
#t27_2602{left:352px;bottom:214px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t28_2602{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_2602{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_2602{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s3_2602{font-size:15px;font-family:Arial_62w;color:#000;}
.s4_2602{font-size:15px;font-family:sub_Arial-Italic_lsi;color:#000;}
.s5_2602{font-size:15px;font-family:Arial_6ah;color:#000;}
.s6_2602{font-size:18px;font-family:sub_TimesNewRoman-Bold_lfb;color:#000;}
.s7_2602{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s8_2602{font-size:24px;font-family:Arial-Bold_62f;color:#000;}
.s9_2602{font-size:15px;font-family:Arial-Bold_62f;color:#000;}
.sa_2602{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2602" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: Arial_6ah;
	src: url("fonts/Arial_6ah.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-Italic_lsi;
	src: url("fonts/sub_Arial-Italic_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRoman-Bold_lfb;
	src: url("fonts/sub_TimesNewRoman-Bold_lfb.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2602Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2602" style="-webkit-user-select: none;"><object width="935" height="1210" data="2602/2602.svg" type="image/svg+xml" id="pdf2602" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2602" class="t s1_2602">Instruction Reference </span><span id="t2_2602" class="t s1_2602">VFMSUBPS, VFMSUBnnnPS </span><span id="t3_2602" class="t s1_2602">641 </span>
<span id="t4_2602" class="t s1_2602">26568—Rev. 3.25—November 2021 </span><span id="t5_2602" class="t s1_2602">AMD64 Technology </span>
<span id="t6_2602" class="t s2_2602">Multiplies together two single-precision floating-point vectors and subtracts a third single-precision </span>
<span id="t7_2602" class="t s2_2602">floating-point vector from the unrounded product to produce a precise intermediate result. The inter- </span>
<span id="t8_2602" class="t s2_2602">mediate result is then rounded to single-precision based on the mode specified by the MXCSR[RC] </span>
<span id="t9_2602" class="t s2_2602">field and written to the destination register. The role of each of the source operands specified by the </span>
<span id="ta_2602" class="t s2_2602">assembly language prototypes given below is reflected in the vector equation in the comment on the </span>
<span id="tb_2602" class="t s2_2602">right. </span>
<span id="tc_2602" class="t s2_2602">There are two four-operand forms: </span>
<span id="td_2602" class="t s3_2602">VFMSUBPS </span><span id="te_2602" class="t s4_2602">dest, src1, src2/mem, src3 </span><span id="tf_2602" class="t s3_2602">// d</span><span id="tg_2602" class="t s4_2602">est = (src1* src2/mem) </span><span id="th_2602" class="t s5_2602">− </span><span id="ti_2602" class="t s4_2602">src3 </span>
<span id="tj_2602" class="t s3_2602">VFMSUBPS </span><span id="tk_2602" class="t s4_2602">dest, src1, src2, src3/mem </span><span id="tl_2602" class="t s3_2602">// d</span><span id="tm_2602" class="t s4_2602">est = (src1* src2) </span><span id="tn_2602" class="t s5_2602">− </span><span id="to_2602" class="t s4_2602">src3/mem </span>
<span id="tp_2602" class="t s2_2602">and three three-operand forms: </span>
<span id="tq_2602" class="t s3_2602">VFMSUB132PS </span><span id="tr_2602" class="t s4_2602">src1, src2, src3/mem </span><span id="ts_2602" class="t s3_2602">// </span><span id="tt_2602" class="t s4_2602">src1 = (src1* src3/mem) </span><span id="tu_2602" class="t s5_2602">− </span><span id="tv_2602" class="t s4_2602">src2 </span>
<span id="tw_2602" class="t s3_2602">VFMSUB213PS </span><span id="tx_2602" class="t s4_2602">src1, src2, src3/mem </span><span id="ty_2602" class="t s3_2602">// </span><span id="tz_2602" class="t s4_2602">src1 = (src2* src1) </span><span id="t10_2602" class="t s5_2602">− </span><span id="t11_2602" class="t s4_2602">src3/mem </span>
<span id="t12_2602" class="t s3_2602">VFMSUB231PS </span><span id="t13_2602" class="t s4_2602">src1, src2, src3/mem </span><span id="t14_2602" class="t s3_2602">// </span><span id="t15_2602" class="t s4_2602">src1 = (src2* src3/mem) </span><span id="t16_2602" class="t s5_2602">− </span><span id="t17_2602" class="t s4_2602">src1 </span>
<span id="t18_2602" class="t s2_2602">When VEX.L = 0, the vector size is 128 bits (four single-precision elements per vector) and register- </span>
<span id="t19_2602" class="t s2_2602">based source operands are held in XMM registers. </span>
<span id="t1a_2602" class="t s2_2602">When VEX.L = 1, the vector size is 256 bits (eight single-precision elements per vector) and register- </span>
<span id="t1b_2602" class="t s2_2602">based source operands are held in YMM registers. </span>
<span id="t1c_2602" class="t s2_2602">For the four-operand forms, VEX.W determines operand configuration. </span>
<span id="t1d_2602" class="t s6_2602">• </span><span id="t1e_2602" class="t s2_2602">When VEX.W = 0, the second source is either a register or a memory location and the third source </span>
<span id="t1f_2602" class="t s2_2602">is a register. </span>
<span id="t1g_2602" class="t s6_2602">• </span><span id="t1h_2602" class="t s2_2602">When VEX.W = 1, the second source is a a register and the third source is either a register or a </span>
<span id="t1i_2602" class="t s2_2602">memory location. </span>
<span id="t1j_2602" class="t s2_2602">For the three-operand forms, VEX.W is 0. The first and second operands are registers and the third </span>
<span id="t1k_2602" class="t s2_2602">operand is either a register or a memory location. </span>
<span id="t1l_2602" class="t s2_2602">The destination is either an XMM register or a YMM register, as determined by VEX.L. When the </span>
<span id="t1m_2602" class="t s2_2602">destination is an XMM register (L = 0), bits [255:128] of the corresponding YMM register are </span>
<span id="t1n_2602" class="t s2_2602">cleared. </span>
<span id="t1o_2602" class="t s7_2602">Instruction Support </span>
<span id="t1p_2602" class="t s2_2602">For more on using the CPUID instruction to obtain processor feature support information, see Appen- </span>
<span id="t1q_2602" class="t s2_2602">dix E of Volume 3. </span>
<span id="t1r_2602" class="t s8_2602">VFMSUBPS </span>
<span id="t1s_2602" class="t s8_2602">VFMSUB132PS </span>
<span id="t1t_2602" class="t s8_2602">VFMSUB213PS </span>
<span id="t1u_2602" class="t s8_2602">VFMSUB231PS </span>
<span id="t1v_2602" class="t s8_2602">Multiply and Subtract </span>
<span id="t1w_2602" class="t s8_2602">Packed Single-Precision Floating-Point </span>
<span id="t1x_2602" class="t s9_2602">Form </span><span id="t1y_2602" class="t s9_2602">Subset </span><span id="t1z_2602" class="t s9_2602">Feature Flag </span>
<span id="t20_2602" class="t s3_2602">VFMSUBPS </span><span id="t21_2602" class="t s3_2602">FMA4 </span><span id="t22_2602" class="t s3_2602">CPUID Fn8000_0001_ECX[FMA4] (bit 16) </span>
<span id="t23_2602" class="t s3_2602">VFMSUB</span><span id="t24_2602" class="t s4_2602">nnn</span><span id="t25_2602" class="t s3_2602">PS </span><span id="t26_2602" class="t s3_2602">FMA </span><span id="t27_2602" class="t s3_2602">CPUID Fn0000_0001_ECX[FMA] (bit 12) </span>
<span id="t28_2602" class="t sa_2602">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
