<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › include › cpu-sh4 › cpu › sh7722.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>sh7722.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __ASM_SH7722_H__</span>
<span class="cp">#define __ASM_SH7722_H__</span>

<span class="cm">/* Boot Mode Pins:</span>
<span class="cm"> *</span>
<span class="cm"> * MD0: CPG - Clock Mode 0-&gt;3</span>
<span class="cm"> * MD1: CPG - Clock Mode 0-&gt;3</span>
<span class="cm"> * MD2: CPG - Reserved (L: Normal operation)</span>
<span class="cm"> * MD3: BSC - Area0 Bus Width (16/32-bit) [CS0BCR.9,10]</span>
<span class="cm"> * MD5: BSC - Endian Mode (L: Big, H: Little) [CMNCR.3]</span>
<span class="cm"> * MD8: Test Mode</span>
<span class="cm"> */</span>

<span class="cm">/* Pin Function Controller:</span>
<span class="cm"> * GPIO_FN_xx - GPIO used to select pin function</span>
<span class="cm"> * GPIO_Pxx - GPIO mapped to real I/O pin on CPU</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="cm">/* PTA */</span>
	<span class="n">GPIO_PTA7</span><span class="p">,</span> <span class="n">GPIO_PTA6</span><span class="p">,</span> <span class="n">GPIO_PTA5</span><span class="p">,</span> <span class="n">GPIO_PTA4</span><span class="p">,</span>
	<span class="n">GPIO_PTA3</span><span class="p">,</span> <span class="n">GPIO_PTA2</span><span class="p">,</span> <span class="n">GPIO_PTA1</span><span class="p">,</span> <span class="n">GPIO_PTA0</span><span class="p">,</span>

	<span class="cm">/* PTB */</span>
	<span class="n">GPIO_PTB7</span><span class="p">,</span> <span class="n">GPIO_PTB6</span><span class="p">,</span> <span class="n">GPIO_PTB5</span><span class="p">,</span> <span class="n">GPIO_PTB4</span><span class="p">,</span>
	<span class="n">GPIO_PTB3</span><span class="p">,</span> <span class="n">GPIO_PTB2</span><span class="p">,</span> <span class="n">GPIO_PTB1</span><span class="p">,</span> <span class="n">GPIO_PTB0</span><span class="p">,</span>

	<span class="cm">/* PTC */</span>
	<span class="n">GPIO_PTC7</span><span class="p">,</span> <span class="n">GPIO_PTC5</span><span class="p">,</span> <span class="n">GPIO_PTC4</span><span class="p">,</span> <span class="n">GPIO_PTC3</span><span class="p">,</span>
	<span class="n">GPIO_PTC2</span><span class="p">,</span> <span class="n">GPIO_PTC0</span><span class="p">,</span>

	<span class="cm">/* PTD */</span>
	<span class="n">GPIO_PTD7</span><span class="p">,</span> <span class="n">GPIO_PTD6</span><span class="p">,</span> <span class="n">GPIO_PTD5</span><span class="p">,</span> <span class="n">GPIO_PTD4</span><span class="p">,</span>
	<span class="n">GPIO_PTD3</span><span class="p">,</span> <span class="n">GPIO_PTD2</span><span class="p">,</span> <span class="n">GPIO_PTD1</span><span class="p">,</span> <span class="n">GPIO_PTD0</span><span class="p">,</span>

	<span class="cm">/* PTE */</span>
	<span class="n">GPIO_PTE7</span><span class="p">,</span> <span class="n">GPIO_PTE6</span><span class="p">,</span> <span class="n">GPIO_PTE5</span><span class="p">,</span> <span class="n">GPIO_PTE4</span><span class="p">,</span>
	<span class="n">GPIO_PTE1</span><span class="p">,</span> <span class="n">GPIO_PTE0</span><span class="p">,</span>

	<span class="cm">/* PTF */</span>
	<span class="n">GPIO_PTF6</span><span class="p">,</span> <span class="n">GPIO_PTF5</span><span class="p">,</span> <span class="n">GPIO_PTF4</span><span class="p">,</span> <span class="n">GPIO_PTF3</span><span class="p">,</span>
	<span class="n">GPIO_PTF2</span><span class="p">,</span> <span class="n">GPIO_PTF1</span><span class="p">,</span> <span class="n">GPIO_PTF0</span><span class="p">,</span>

	<span class="cm">/* PTG */</span>
	<span class="n">GPIO_PTG4</span><span class="p">,</span> <span class="n">GPIO_PTG3</span><span class="p">,</span> <span class="n">GPIO_PTG2</span><span class="p">,</span> <span class="n">GPIO_PTG1</span><span class="p">,</span> <span class="n">GPIO_PTG0</span><span class="p">,</span>

	<span class="cm">/* PTH */</span>
	<span class="n">GPIO_PTH7</span><span class="p">,</span> <span class="n">GPIO_PTH6</span><span class="p">,</span> <span class="n">GPIO_PTH5</span><span class="p">,</span> <span class="n">GPIO_PTH4</span><span class="p">,</span>
	<span class="n">GPIO_PTH3</span><span class="p">,</span> <span class="n">GPIO_PTH2</span><span class="p">,</span> <span class="n">GPIO_PTH1</span><span class="p">,</span> <span class="n">GPIO_PTH0</span><span class="p">,</span>

	<span class="cm">/* PTJ */</span>
	<span class="n">GPIO_PTJ7</span><span class="p">,</span> <span class="n">GPIO_PTJ6</span><span class="p">,</span> <span class="n">GPIO_PTJ5</span><span class="p">,</span> <span class="n">GPIO_PTJ1</span><span class="p">,</span> <span class="n">GPIO_PTJ0</span><span class="p">,</span>

	<span class="cm">/* PTK */</span>
	<span class="n">GPIO_PTK6</span><span class="p">,</span> <span class="n">GPIO_PTK5</span><span class="p">,</span> <span class="n">GPIO_PTK4</span><span class="p">,</span> <span class="n">GPIO_PTK3</span><span class="p">,</span>
	<span class="n">GPIO_PTK2</span><span class="p">,</span> <span class="n">GPIO_PTK1</span><span class="p">,</span> <span class="n">GPIO_PTK0</span><span class="p">,</span>

	<span class="cm">/* PTL */</span>
	<span class="n">GPIO_PTL7</span><span class="p">,</span> <span class="n">GPIO_PTL6</span><span class="p">,</span> <span class="n">GPIO_PTL5</span><span class="p">,</span> <span class="n">GPIO_PTL4</span><span class="p">,</span>
	<span class="n">GPIO_PTL3</span><span class="p">,</span> <span class="n">GPIO_PTL2</span><span class="p">,</span> <span class="n">GPIO_PTL1</span><span class="p">,</span> <span class="n">GPIO_PTL0</span><span class="p">,</span>

	<span class="cm">/* PTM */</span>
	<span class="n">GPIO_PTM7</span><span class="p">,</span> <span class="n">GPIO_PTM6</span><span class="p">,</span> <span class="n">GPIO_PTM5</span><span class="p">,</span> <span class="n">GPIO_PTM4</span><span class="p">,</span>
	<span class="n">GPIO_PTM3</span><span class="p">,</span> <span class="n">GPIO_PTM2</span><span class="p">,</span> <span class="n">GPIO_PTM1</span><span class="p">,</span> <span class="n">GPIO_PTM0</span><span class="p">,</span>

	<span class="cm">/* PTN */</span>
	<span class="n">GPIO_PTN7</span><span class="p">,</span> <span class="n">GPIO_PTN6</span><span class="p">,</span> <span class="n">GPIO_PTN5</span><span class="p">,</span> <span class="n">GPIO_PTN4</span><span class="p">,</span>
	<span class="n">GPIO_PTN3</span><span class="p">,</span> <span class="n">GPIO_PTN2</span><span class="p">,</span> <span class="n">GPIO_PTN1</span><span class="p">,</span> <span class="n">GPIO_PTN0</span><span class="p">,</span>

	<span class="cm">/* PTQ */</span>
	<span class="n">GPIO_PTQ7</span><span class="p">,</span> <span class="n">GPIO_PTQ6</span><span class="p">,</span> <span class="n">GPIO_PTQ5</span><span class="p">,</span> <span class="n">GPIO_PTQ4</span><span class="p">,</span>
	<span class="n">GPIO_PTQ3</span><span class="p">,</span> <span class="n">GPIO_PTQ2</span><span class="p">,</span> <span class="n">GPIO_PTQ1</span><span class="p">,</span> <span class="n">GPIO_PTQ0</span><span class="p">,</span>

	<span class="cm">/* PTR */</span>
	<span class="n">GPIO_PTR4</span><span class="p">,</span> <span class="n">GPIO_PTR3</span><span class="p">,</span> <span class="n">GPIO_PTR2</span><span class="p">,</span> <span class="n">GPIO_PTR1</span><span class="p">,</span> <span class="n">GPIO_PTR0</span><span class="p">,</span>

	<span class="cm">/* PTS */</span>
	<span class="n">GPIO_PTS4</span><span class="p">,</span> <span class="n">GPIO_PTS3</span><span class="p">,</span> <span class="n">GPIO_PTS2</span><span class="p">,</span> <span class="n">GPIO_PTS1</span><span class="p">,</span> <span class="n">GPIO_PTS0</span><span class="p">,</span>

	<span class="cm">/* PTT */</span>
	<span class="n">GPIO_PTT4</span><span class="p">,</span> <span class="n">GPIO_PTT3</span><span class="p">,</span> <span class="n">GPIO_PTT2</span><span class="p">,</span> <span class="n">GPIO_PTT1</span><span class="p">,</span> <span class="n">GPIO_PTT0</span><span class="p">,</span>

	<span class="cm">/* PTU */</span>
	<span class="n">GPIO_PTU4</span><span class="p">,</span> <span class="n">GPIO_PTU3</span><span class="p">,</span> <span class="n">GPIO_PTU2</span><span class="p">,</span> <span class="n">GPIO_PTU1</span><span class="p">,</span> <span class="n">GPIO_PTU0</span><span class="p">,</span>

	<span class="cm">/* PTV */</span>
	<span class="n">GPIO_PTV4</span><span class="p">,</span> <span class="n">GPIO_PTV3</span><span class="p">,</span> <span class="n">GPIO_PTV2</span><span class="p">,</span> <span class="n">GPIO_PTV1</span><span class="p">,</span> <span class="n">GPIO_PTV0</span><span class="p">,</span>

	<span class="cm">/* PTW */</span>
	<span class="n">GPIO_PTW6</span><span class="p">,</span> <span class="n">GPIO_PTW5</span><span class="p">,</span> <span class="n">GPIO_PTW4</span><span class="p">,</span> <span class="n">GPIO_PTW3</span><span class="p">,</span>
	<span class="n">GPIO_PTW2</span><span class="p">,</span> <span class="n">GPIO_PTW1</span><span class="p">,</span> <span class="n">GPIO_PTW0</span><span class="p">,</span>

	<span class="cm">/* PTX */</span>
	<span class="n">GPIO_PTX6</span><span class="p">,</span> <span class="n">GPIO_PTX5</span><span class="p">,</span> <span class="n">GPIO_PTX4</span><span class="p">,</span> <span class="n">GPIO_PTX3</span><span class="p">,</span>
	<span class="n">GPIO_PTX2</span><span class="p">,</span> <span class="n">GPIO_PTX1</span><span class="p">,</span> <span class="n">GPIO_PTX0</span><span class="p">,</span>

	<span class="cm">/* PTY */</span>
	<span class="n">GPIO_PTY5</span><span class="p">,</span> <span class="n">GPIO_PTY4</span><span class="p">,</span> <span class="n">GPIO_PTY3</span><span class="p">,</span> <span class="n">GPIO_PTY2</span><span class="p">,</span>
	<span class="n">GPIO_PTY1</span><span class="p">,</span> <span class="n">GPIO_PTY0</span><span class="p">,</span>

	<span class="cm">/* PTZ */</span>
	<span class="n">GPIO_PTZ5</span><span class="p">,</span> <span class="n">GPIO_PTZ4</span><span class="p">,</span> <span class="n">GPIO_PTZ3</span><span class="p">,</span> <span class="n">GPIO_PTZ2</span><span class="p">,</span> <span class="n">GPIO_PTZ1</span><span class="p">,</span>

	<span class="cm">/* SCIF0 */</span>
	<span class="n">GPIO_FN_SCIF0_TXD</span><span class="p">,</span> <span class="n">GPIO_FN_SCIF0_RXD</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIF0_RTS</span><span class="p">,</span> <span class="n">GPIO_FN_SCIF0_CTS</span><span class="p">,</span> <span class="n">GPIO_FN_SCIF0_SCK</span><span class="p">,</span>

	<span class="cm">/* SCIF1 */</span>
	<span class="n">GPIO_FN_SCIF1_TXD</span><span class="p">,</span> <span class="n">GPIO_FN_SCIF1_RXD</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIF1_RTS</span><span class="p">,</span> <span class="n">GPIO_FN_SCIF1_CTS</span><span class="p">,</span> <span class="n">GPIO_FN_SCIF1_SCK</span><span class="p">,</span>

	<span class="cm">/* SCIF2 */</span>
	<span class="n">GPIO_FN_SCIF2_TXD</span><span class="p">,</span> <span class="n">GPIO_FN_SCIF2_RXD</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIF2_RTS</span><span class="p">,</span> <span class="n">GPIO_FN_SCIF2_CTS</span><span class="p">,</span> <span class="n">GPIO_FN_SCIF2_SCK</span><span class="p">,</span>

	<span class="cm">/* SIO */</span>
	<span class="n">GPIO_FN_SIOTXD</span><span class="p">,</span> <span class="n">GPIO_FN_SIORXD</span><span class="p">,</span>
	<span class="n">GPIO_FN_SIOD</span><span class="p">,</span> <span class="n">GPIO_FN_SIOSTRB0</span><span class="p">,</span> <span class="n">GPIO_FN_SIOSTRB1</span><span class="p">,</span>
	<span class="n">GPIO_FN_SIOSCK</span><span class="p">,</span> <span class="n">GPIO_FN_SIOMCK</span><span class="p">,</span>

	<span class="cm">/* CEU */</span>
	<span class="n">GPIO_FN_VIO_D15</span><span class="p">,</span> <span class="n">GPIO_FN_VIO_D14</span><span class="p">,</span> <span class="n">GPIO_FN_VIO_D13</span><span class="p">,</span> <span class="n">GPIO_FN_VIO_D12</span><span class="p">,</span>
	<span class="n">GPIO_FN_VIO_D11</span><span class="p">,</span> <span class="n">GPIO_FN_VIO_D10</span><span class="p">,</span> <span class="n">GPIO_FN_VIO_D9</span><span class="p">,</span> <span class="n">GPIO_FN_VIO_D8</span><span class="p">,</span>
	<span class="n">GPIO_FN_VIO_D7</span><span class="p">,</span> <span class="n">GPIO_FN_VIO_D6</span><span class="p">,</span> <span class="n">GPIO_FN_VIO_D5</span><span class="p">,</span> <span class="n">GPIO_FN_VIO_D4</span><span class="p">,</span>
	<span class="n">GPIO_FN_VIO_D3</span><span class="p">,</span> <span class="n">GPIO_FN_VIO_D2</span><span class="p">,</span> <span class="n">GPIO_FN_VIO_D1</span><span class="p">,</span> <span class="n">GPIO_FN_VIO_D0</span><span class="p">,</span>
	<span class="n">GPIO_FN_VIO_FLD</span><span class="p">,</span> <span class="n">GPIO_FN_VIO_CKO</span><span class="p">,</span> <span class="n">GPIO_FN_VIO_STEX</span><span class="p">,</span> <span class="n">GPIO_FN_VIO_STEM</span><span class="p">,</span>
	<span class="n">GPIO_FN_VIO_VD</span><span class="p">,</span> <span class="n">GPIO_FN_VIO_HD</span><span class="p">,</span> <span class="n">GPIO_FN_VIO_CLK</span><span class="p">,</span>
	<span class="n">GPIO_FN_VIO_VD2</span><span class="p">,</span> <span class="n">GPIO_FN_VIO_HD2</span><span class="p">,</span> <span class="n">GPIO_FN_VIO_CLK2</span><span class="p">,</span>

	<span class="cm">/* LCDC */</span>
	<span class="n">GPIO_FN_LCDD23</span><span class="p">,</span> <span class="n">GPIO_FN_LCDD22</span><span class="p">,</span> <span class="n">GPIO_FN_LCDD21</span><span class="p">,</span> <span class="n">GPIO_FN_LCDD20</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCDD19</span><span class="p">,</span> <span class="n">GPIO_FN_LCDD18</span><span class="p">,</span> <span class="n">GPIO_FN_LCDD17</span><span class="p">,</span> <span class="n">GPIO_FN_LCDD16</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCDD15</span><span class="p">,</span> <span class="n">GPIO_FN_LCDD14</span><span class="p">,</span> <span class="n">GPIO_FN_LCDD13</span><span class="p">,</span> <span class="n">GPIO_FN_LCDD12</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCDD11</span><span class="p">,</span> <span class="n">GPIO_FN_LCDD10</span><span class="p">,</span> <span class="n">GPIO_FN_LCDD9</span><span class="p">,</span> <span class="n">GPIO_FN_LCDD8</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCDD7</span><span class="p">,</span> <span class="n">GPIO_FN_LCDD6</span><span class="p">,</span> <span class="n">GPIO_FN_LCDD5</span><span class="p">,</span> <span class="n">GPIO_FN_LCDD4</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCDD3</span><span class="p">,</span> <span class="n">GPIO_FN_LCDD2</span><span class="p">,</span> <span class="n">GPIO_FN_LCDD1</span><span class="p">,</span> <span class="n">GPIO_FN_LCDD0</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCDLCLK</span><span class="p">,</span>
	<span class="cm">/* Main LCD */</span>
	<span class="n">GPIO_FN_LCDDON</span><span class="p">,</span> <span class="n">GPIO_FN_LCDVCPWC</span><span class="p">,</span> <span class="n">GPIO_FN_LCDVEPWC</span><span class="p">,</span> <span class="n">GPIO_FN_LCDVSYN</span><span class="p">,</span>
	<span class="cm">/* Main LCD - RGB Mode */</span>
	<span class="n">GPIO_FN_LCDDCK</span><span class="p">,</span> <span class="n">GPIO_FN_LCDHSYN</span><span class="p">,</span> <span class="n">GPIO_FN_LCDDISP</span><span class="p">,</span>
	<span class="cm">/* Main LCD - SYS Mode */</span>
	<span class="n">GPIO_FN_LCDRS</span><span class="p">,</span> <span class="n">GPIO_FN_LCDCS</span><span class="p">,</span> <span class="n">GPIO_FN_LCDWR</span><span class="p">,</span> <span class="n">GPIO_FN_LCDRD</span><span class="p">,</span>
	<span class="cm">/* Sub LCD - SYS Mode */</span>
	<span class="n">GPIO_FN_LCDDON2</span><span class="p">,</span> <span class="n">GPIO_FN_LCDVCPWC2</span><span class="p">,</span> <span class="n">GPIO_FN_LCDVEPWC2</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCDVSYN2</span><span class="p">,</span> <span class="n">GPIO_FN_LCDCS2</span><span class="p">,</span>

	<span class="cm">/* BSC */</span>
	<span class="n">GPIO_FN_IOIS16</span><span class="p">,</span> <span class="n">GPIO_FN_A25</span><span class="p">,</span> <span class="n">GPIO_FN_A24</span><span class="p">,</span> <span class="n">GPIO_FN_A23</span><span class="p">,</span> <span class="n">GPIO_FN_A22</span><span class="p">,</span>
	<span class="n">GPIO_FN_BS</span><span class="p">,</span> <span class="n">GPIO_FN_CS6B_CE1B</span><span class="p">,</span> <span class="n">GPIO_FN_WAIT</span><span class="p">,</span> <span class="n">GPIO_FN_CS6A_CE2B</span><span class="p">,</span>

	<span class="cm">/* SBSC */</span>
	<span class="n">GPIO_FN_HPD63</span><span class="p">,</span> <span class="n">GPIO_FN_HPD62</span><span class="p">,</span> <span class="n">GPIO_FN_HPD61</span><span class="p">,</span> <span class="n">GPIO_FN_HPD60</span><span class="p">,</span>
	<span class="n">GPIO_FN_HPD59</span><span class="p">,</span> <span class="n">GPIO_FN_HPD58</span><span class="p">,</span> <span class="n">GPIO_FN_HPD57</span><span class="p">,</span> <span class="n">GPIO_FN_HPD56</span><span class="p">,</span>
	<span class="n">GPIO_FN_HPD55</span><span class="p">,</span> <span class="n">GPIO_FN_HPD54</span><span class="p">,</span> <span class="n">GPIO_FN_HPD53</span><span class="p">,</span> <span class="n">GPIO_FN_HPD52</span><span class="p">,</span>
	<span class="n">GPIO_FN_HPD51</span><span class="p">,</span> <span class="n">GPIO_FN_HPD50</span><span class="p">,</span> <span class="n">GPIO_FN_HPD49</span><span class="p">,</span> <span class="n">GPIO_FN_HPD48</span><span class="p">,</span>
	<span class="n">GPIO_FN_HPDQM7</span><span class="p">,</span> <span class="n">GPIO_FN_HPDQM6</span><span class="p">,</span> <span class="n">GPIO_FN_HPDQM5</span><span class="p">,</span> <span class="n">GPIO_FN_HPDQM4</span><span class="p">,</span>

	<span class="cm">/* IRQ */</span>
	<span class="n">GPIO_FN_IRQ0</span><span class="p">,</span> <span class="n">GPIO_FN_IRQ1</span><span class="p">,</span> <span class="n">GPIO_FN_IRQ2</span><span class="p">,</span> <span class="n">GPIO_FN_IRQ3</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ4</span><span class="p">,</span> <span class="n">GPIO_FN_IRQ5</span><span class="p">,</span> <span class="n">GPIO_FN_IRQ6</span><span class="p">,</span> <span class="n">GPIO_FN_IRQ7</span><span class="p">,</span>

	<span class="cm">/* SDHI */</span>
	<span class="n">GPIO_FN_SDHICD</span><span class="p">,</span> <span class="n">GPIO_FN_SDHIWP</span><span class="p">,</span> <span class="n">GPIO_FN_SDHID3</span><span class="p">,</span> <span class="n">GPIO_FN_SDHID2</span><span class="p">,</span>
	<span class="n">GPIO_FN_SDHID1</span><span class="p">,</span> <span class="n">GPIO_FN_SDHID0</span><span class="p">,</span> <span class="n">GPIO_FN_SDHICMD</span><span class="p">,</span> <span class="n">GPIO_FN_SDHICLK</span><span class="p">,</span>

	<span class="cm">/* SIU - Port A */</span>
	<span class="n">GPIO_FN_SIUAOLR</span><span class="p">,</span> <span class="n">GPIO_FN_SIUAOBT</span><span class="p">,</span> <span class="n">GPIO_FN_SIUAISLD</span><span class="p">,</span> <span class="n">GPIO_FN_SIUAILR</span><span class="p">,</span>
	<span class="n">GPIO_FN_SIUAIBT</span><span class="p">,</span> <span class="n">GPIO_FN_SIUAOSLD</span><span class="p">,</span> <span class="n">GPIO_FN_SIUMCKA</span><span class="p">,</span> <span class="n">GPIO_FN_SIUFCKA</span><span class="p">,</span>

	<span class="cm">/* SIU - Port B */</span>
	<span class="n">GPIO_FN_SIUBOLR</span><span class="p">,</span> <span class="n">GPIO_FN_SIUBOBT</span><span class="p">,</span> <span class="n">GPIO_FN_SIUBISLD</span><span class="p">,</span> <span class="n">GPIO_FN_SIUBILR</span><span class="p">,</span>
	<span class="n">GPIO_FN_SIUBIBT</span><span class="p">,</span> <span class="n">GPIO_FN_SIUBOSLD</span><span class="p">,</span> <span class="n">GPIO_FN_SIUMCKB</span><span class="p">,</span> <span class="n">GPIO_FN_SIUFCKB</span><span class="p">,</span>

	<span class="cm">/* AUD */</span>
	<span class="n">GPIO_FN_AUDSYNC</span><span class="p">,</span> <span class="n">GPIO_FN_AUDATA3</span><span class="p">,</span> <span class="n">GPIO_FN_AUDATA2</span><span class="p">,</span> <span class="n">GPIO_FN_AUDATA1</span><span class="p">,</span>
	<span class="n">GPIO_FN_AUDATA0</span><span class="p">,</span>

	<span class="cm">/* DMAC */</span>
	<span class="n">GPIO_FN_DACK</span><span class="p">,</span> <span class="n">GPIO_FN_DREQ0</span><span class="p">,</span>

	<span class="cm">/* VOU */</span>
	<span class="n">GPIO_FN_DV_CLKI</span><span class="p">,</span> <span class="n">GPIO_FN_DV_CLK</span><span class="p">,</span> <span class="n">GPIO_FN_DV_HSYNC</span><span class="p">,</span> <span class="n">GPIO_FN_DV_VSYNC</span><span class="p">,</span>
	<span class="n">GPIO_FN_DV_D15</span><span class="p">,</span> <span class="n">GPIO_FN_DV_D14</span><span class="p">,</span> <span class="n">GPIO_FN_DV_D13</span><span class="p">,</span> <span class="n">GPIO_FN_DV_D12</span><span class="p">,</span>
	<span class="n">GPIO_FN_DV_D11</span><span class="p">,</span> <span class="n">GPIO_FN_DV_D10</span><span class="p">,</span> <span class="n">GPIO_FN_DV_D9</span><span class="p">,</span> <span class="n">GPIO_FN_DV_D8</span><span class="p">,</span>
	<span class="n">GPIO_FN_DV_D7</span><span class="p">,</span> <span class="n">GPIO_FN_DV_D6</span><span class="p">,</span> <span class="n">GPIO_FN_DV_D5</span><span class="p">,</span> <span class="n">GPIO_FN_DV_D4</span><span class="p">,</span>
	<span class="n">GPIO_FN_DV_D3</span><span class="p">,</span> <span class="n">GPIO_FN_DV_D2</span><span class="p">,</span> <span class="n">GPIO_FN_DV_D1</span><span class="p">,</span> <span class="n">GPIO_FN_DV_D0</span><span class="p">,</span>

	<span class="cm">/* CPG */</span>
	<span class="n">GPIO_FN_STATUS0</span><span class="p">,</span> <span class="n">GPIO_FN_PDSTATUS</span><span class="p">,</span>

	<span class="cm">/* SIOF0 */</span>
	<span class="n">GPIO_FN_SIOF0_MCK</span><span class="p">,</span> <span class="n">GPIO_FN_SIOF0_SCK</span><span class="p">,</span>
	<span class="n">GPIO_FN_SIOF0_SYNC</span><span class="p">,</span> <span class="n">GPIO_FN_SIOF0_SS1</span><span class="p">,</span> <span class="n">GPIO_FN_SIOF0_SS2</span><span class="p">,</span>
	<span class="n">GPIO_FN_SIOF0_TXD</span><span class="p">,</span> <span class="n">GPIO_FN_SIOF0_RXD</span><span class="p">,</span>

	<span class="cm">/* SIOF1 */</span>
	<span class="n">GPIO_FN_SIOF1_MCK</span><span class="p">,</span> <span class="n">GPIO_FN_SIOF1_SCK</span><span class="p">,</span>
	<span class="n">GPIO_FN_SIOF1_SYNC</span><span class="p">,</span> <span class="n">GPIO_FN_SIOF1_SS1</span><span class="p">,</span> <span class="n">GPIO_FN_SIOF1_SS2</span><span class="p">,</span>
	<span class="n">GPIO_FN_SIOF1_TXD</span><span class="p">,</span> <span class="n">GPIO_FN_SIOF1_RXD</span><span class="p">,</span>

	<span class="cm">/* SIM */</span>
	<span class="n">GPIO_FN_SIM_D</span><span class="p">,</span> <span class="n">GPIO_FN_SIM_CLK</span><span class="p">,</span> <span class="n">GPIO_FN_SIM_RST</span><span class="p">,</span>

	<span class="cm">/* TSIF */</span>
	<span class="n">GPIO_FN_TS_SDAT</span><span class="p">,</span> <span class="n">GPIO_FN_TS_SCK</span><span class="p">,</span> <span class="n">GPIO_FN_TS_SDEN</span><span class="p">,</span> <span class="n">GPIO_FN_TS_SPSYNC</span><span class="p">,</span>

	<span class="cm">/* IRDA */</span>
	<span class="n">GPIO_FN_IRDA_IN</span><span class="p">,</span> <span class="n">GPIO_FN_IRDA_OUT</span><span class="p">,</span>

	<span class="cm">/* TPU */</span>
	<span class="n">GPIO_FN_TPUTO</span><span class="p">,</span>

	<span class="cm">/* FLCTL */</span>
	<span class="n">GPIO_FN_FCE</span><span class="p">,</span> <span class="n">GPIO_FN_NAF7</span><span class="p">,</span> <span class="n">GPIO_FN_NAF6</span><span class="p">,</span> <span class="n">GPIO_FN_NAF5</span><span class="p">,</span> <span class="n">GPIO_FN_NAF4</span><span class="p">,</span>
	<span class="n">GPIO_FN_NAF3</span><span class="p">,</span> <span class="n">GPIO_FN_NAF2</span><span class="p">,</span> <span class="n">GPIO_FN_NAF1</span><span class="p">,</span> <span class="n">GPIO_FN_NAF0</span><span class="p">,</span> <span class="n">GPIO_FN_FCDE</span><span class="p">,</span>
	<span class="n">GPIO_FN_FOE</span><span class="p">,</span> <span class="n">GPIO_FN_FSC</span><span class="p">,</span> <span class="n">GPIO_FN_FWE</span><span class="p">,</span> <span class="n">GPIO_FN_FRB</span><span class="p">,</span>

	<span class="cm">/* KEYSC */</span>
	<span class="n">GPIO_FN_KEYIN0</span><span class="p">,</span> <span class="n">GPIO_FN_KEYIN1</span><span class="p">,</span> <span class="n">GPIO_FN_KEYIN2</span><span class="p">,</span> <span class="n">GPIO_FN_KEYIN3</span><span class="p">,</span>
	<span class="n">GPIO_FN_KEYIN4</span><span class="p">,</span> <span class="n">GPIO_FN_KEYOUT0</span><span class="p">,</span> <span class="n">GPIO_FN_KEYOUT1</span><span class="p">,</span> <span class="n">GPIO_FN_KEYOUT2</span><span class="p">,</span>
	<span class="n">GPIO_FN_KEYOUT3</span><span class="p">,</span> <span class="n">GPIO_FN_KEYOUT4_IN6</span><span class="p">,</span> <span class="n">GPIO_FN_KEYOUT5_IN5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">HWBLK_URAM</span><span class="p">,</span> <span class="n">HWBLK_XYMEM</span><span class="p">,</span>
	<span class="n">HWBLK_TMU</span><span class="p">,</span> <span class="n">HWBLK_CMT</span><span class="p">,</span> <span class="n">HWBLK_RWDT</span><span class="p">,</span> <span class="n">HWBLK_FLCTL</span><span class="p">,</span>
	<span class="n">HWBLK_SCIF0</span><span class="p">,</span> <span class="n">HWBLK_SCIF1</span><span class="p">,</span> <span class="n">HWBLK_SCIF2</span><span class="p">,</span> <span class="n">HWBLK_IIC</span><span class="p">,</span> <span class="n">HWBLK_RTC</span><span class="p">,</span>
	<span class="n">HWBLK_SDHI</span><span class="p">,</span> <span class="n">HWBLK_KEYSC</span><span class="p">,</span>
	<span class="n">HWBLK_USBF</span><span class="p">,</span> <span class="n">HWBLK_2DG</span><span class="p">,</span> <span class="n">HWBLK_SIU</span><span class="p">,</span> <span class="n">HWBLK_VOU</span><span class="p">,</span>
	<span class="n">HWBLK_JPU</span><span class="p">,</span> <span class="n">HWBLK_BEU</span><span class="p">,</span> <span class="n">HWBLK_CEU</span><span class="p">,</span> <span class="n">HWBLK_VEU</span><span class="p">,</span> <span class="n">HWBLK_VPU</span><span class="p">,</span>
	<span class="n">HWBLK_LCDC</span><span class="p">,</span>
	<span class="n">HWBLK_NR</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">SHDMA_SLAVE_INVALID</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SCIF0_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SCIF0_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SCIF1_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SCIF1_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SCIF2_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SCIF2_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SIUA_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SIUA_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SIUB_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SIUB_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SDHI0_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SDHI0_RX</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_SH7722_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
