Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Nov 17 19:24:24 2023
| Host         : DESKTOP-8GF2JHG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file microIO_timing_summary_routed.rpt -pb microIO_timing_summary_routed.pb -rpx microIO_timing_summary_routed.rpx -warn_on_violation
| Design       : microIO
| Device       : 7z010i-clg400
| Speed File   : -1L  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.276        0.000                      0                  140        0.232        0.000                      0                  140        5.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.276        0.000                      0                  140        0.232        0.000                      0                  140        5.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            aluInst/zero_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.691ns  (logic 4.843ns (41.426%)  route 6.848ns (58.574%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 16.959 - 12.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.708     5.377    pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.831 r  pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=8, routed)           1.278     9.109    pcInst/douta[0]
    SLICE_X36Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.233 r  pcInst/portWr[0]_i_1/O
                         net (fo=14, routed)          0.739     9.972    aluInst/plAddr[0]
    SLICE_X35Y16         LUT5 (Prop_lut5_I2_O)        0.124    10.096 r  aluInst/result_suma__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.096    aluInst/result_suma__0_carry_i_6_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.646 r  aluInst/result_suma__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.646    aluInst/result_suma__0_carry_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  aluInst/result_suma__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.760    aluInst/result_suma__0_carry__0_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.874 r  aluInst/result_suma__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.874    aluInst/result_suma__0_carry__1_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.187 r  aluInst/result_suma__0_carry__2/O[3]
                         net (fo=3, routed)           0.441    11.628    pcInst/acc_q_reg[15]_3[0]
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.306    11.934 r  pcInst/overflow_q_i_3/O
                         net (fo=4, routed)           0.694    12.628    pcInst/overflow_q_i_3_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.124    12.752 f  pcInst/acc_q[13]_i_3/O
                         net (fo=41, routed)          0.876    13.628    pcInst/acc_q[13]_i_3_n_0
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.124    13.752 r  pcInst/acc_q[14]_i_11/O
                         net (fo=11, routed)          0.793    14.545    pcInst/acc_q[14]_i_11_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I0_O)        0.124    14.669 r  pcInst/acc_q[4]_i_7/O
                         net (fo=1, routed)           0.667    15.336    pcInst/acc_q[4]_i_7_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.460 f  pcInst/acc_q[4]_i_2/O
                         net (fo=1, routed)           0.158    15.618    pcInst/acc_q[4]_i_2_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.124    15.742 f  pcInst/acc_q[4]_i_1/O
                         net (fo=2, routed)           1.202    16.944    pcInst/D[4]
    SLICE_X37Y20         LUT6 (Prop_lut6_I1_O)        0.124    17.068 r  pcInst/zero_q_i_1/O
                         net (fo=1, routed)           0.000    17.068    aluInst/zero_d
    SLICE_X37Y20         FDRE                                         r  aluInst/zero_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    L16                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567    16.959    aluInst/CLK
    SLICE_X37Y20         FDRE                                         r  aluInst/zero_q_reg/C
                         clock pessimism              0.391    17.350    
                         clock uncertainty           -0.035    17.315    
    SLICE_X37Y20         FDRE (Setup_fdre_C_D)        0.029    17.344    aluInst/zero_q_reg
  -------------------------------------------------------------------
                         required time                         17.344    
                         arrival time                         -17.068    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            aluInst/acc_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.135ns  (logic 4.719ns (42.380%)  route 6.416ns (57.620%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 16.958 - 12.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.708     5.377    pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.831 r  pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=8, routed)           1.278     9.109    pcInst/douta[0]
    SLICE_X36Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.233 r  pcInst/portWr[0]_i_1/O
                         net (fo=14, routed)          0.739     9.972    aluInst/plAddr[0]
    SLICE_X35Y16         LUT5 (Prop_lut5_I2_O)        0.124    10.096 r  aluInst/result_suma__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.096    aluInst/result_suma__0_carry_i_6_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.646 r  aluInst/result_suma__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.646    aluInst/result_suma__0_carry_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  aluInst/result_suma__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.760    aluInst/result_suma__0_carry__0_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.874 r  aluInst/result_suma__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.874    aluInst/result_suma__0_carry__1_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.187 r  aluInst/result_suma__0_carry__2/O[3]
                         net (fo=3, routed)           0.441    11.628    pcInst/acc_q_reg[15]_3[0]
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.306    11.934 r  pcInst/overflow_q_i_3/O
                         net (fo=4, routed)           0.694    12.628    pcInst/overflow_q_i_3_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.124    12.752 r  pcInst/acc_q[13]_i_3/O
                         net (fo=41, routed)          0.876    13.628    pcInst/acc_q[13]_i_3_n_0
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.124    13.752 f  pcInst/acc_q[14]_i_11/O
                         net (fo=11, routed)          0.771    14.522    pcInst/acc_q[14]_i_11_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I5_O)        0.124    14.646 f  pcInst/acc_q[13]_i_11/O
                         net (fo=1, routed)           0.447    15.093    pcInst/acc_q[13]_i_11_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I5_O)        0.124    15.217 r  pcInst/acc_q[13]_i_5/O
                         net (fo=1, routed)           0.433    15.651    pcInst/acc_q[13]_i_5_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I4_O)        0.124    15.775 r  pcInst/acc_q[13]_i_1/O
                         net (fo=2, routed)           0.737    16.512    aluInst/D[13]
    SLICE_X36Y21         FDRE                                         r  aluInst/acc_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    L16                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.566    16.958    aluInst/CLK
    SLICE_X36Y21         FDRE                                         r  aluInst/acc_q_reg[13]/C
                         clock pessimism              0.391    17.349    
                         clock uncertainty           -0.035    17.314    
    SLICE_X36Y21         FDRE (Setup_fdre_C_D)       -0.072    17.242    aluInst/acc_q_reg[13]
  -------------------------------------------------------------------
                         required time                         17.242    
                         arrival time                         -16.512    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            aluInst/acc_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.003ns  (logic 4.595ns (41.760%)  route 6.408ns (58.240%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 16.959 - 12.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.708     5.377    pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.831 r  pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=8, routed)           1.278     9.109    pcInst/douta[0]
    SLICE_X36Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.233 r  pcInst/portWr[0]_i_1/O
                         net (fo=14, routed)          0.739     9.972    aluInst/plAddr[0]
    SLICE_X35Y16         LUT5 (Prop_lut5_I2_O)        0.124    10.096 r  aluInst/result_suma__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.096    aluInst/result_suma__0_carry_i_6_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.646 r  aluInst/result_suma__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.646    aluInst/result_suma__0_carry_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  aluInst/result_suma__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.760    aluInst/result_suma__0_carry__0_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.874 r  aluInst/result_suma__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.874    aluInst/result_suma__0_carry__1_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.187 r  aluInst/result_suma__0_carry__2/O[3]
                         net (fo=3, routed)           0.441    11.628    pcInst/acc_q_reg[15]_3[0]
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.306    11.934 r  pcInst/overflow_q_i_3/O
                         net (fo=4, routed)           0.694    12.628    pcInst/overflow_q_i_3_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.124    12.752 r  pcInst/acc_q[13]_i_3/O
                         net (fo=41, routed)          0.876    13.628    pcInst/acc_q[13]_i_3_n_0
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.124    13.752 f  pcInst/acc_q[14]_i_11/O
                         net (fo=11, routed)          0.632    14.383    pcInst/acc_q[14]_i_11_n_0
    SLICE_X38Y19         LUT5 (Prop_lut5_I0_O)        0.124    14.507 f  pcInst/acc_q[7]_i_6/O
                         net (fo=1, routed)           0.793    15.300    pcInst/acc_q[7]_i_6_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.424 r  pcInst/acc_q[7]_i_1/O
                         net (fo=2, routed)           0.956    16.380    aluInst/D[7]
    SLICE_X36Y20         FDRE                                         r  aluInst/acc_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    L16                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567    16.959    aluInst/CLK
    SLICE_X36Y20         FDRE                                         r  aluInst/acc_q_reg[7]/C
                         clock pessimism              0.391    17.350    
                         clock uncertainty           -0.035    17.315    
    SLICE_X36Y20         FDRE (Setup_fdre_C_D)       -0.105    17.210    aluInst/acc_q_reg[7]
  -------------------------------------------------------------------
                         required time                         17.210    
                         arrival time                         -16.380    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            aluInst/acc_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.796ns  (logic 4.942ns (45.776%)  route 5.854ns (54.224%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 16.962 - 12.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.708     5.377    pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.831 r  pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=8, routed)           1.278     9.109    pcInst/douta[0]
    SLICE_X36Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.233 r  pcInst/portWr[0]_i_1/O
                         net (fo=14, routed)          0.739     9.972    aluInst/plAddr[0]
    SLICE_X35Y16         LUT5 (Prop_lut5_I2_O)        0.124    10.096 r  aluInst/result_suma__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.096    aluInst/result_suma__0_carry_i_6_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.646 r  aluInst/result_suma__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.646    aluInst/result_suma__0_carry_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  aluInst/result_suma__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.760    aluInst/result_suma__0_carry__0_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.874 r  aluInst/result_suma__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.874    aluInst/result_suma__0_carry__1_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.187 r  aluInst/result_suma__0_carry__2/O[3]
                         net (fo=3, routed)           0.441    11.628    pcInst/acc_q_reg[15]_3[0]
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.306    11.934 f  pcInst/overflow_q_i_3/O
                         net (fo=4, routed)           0.197    12.131    pcInst/overflow_q_i_3_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.255 r  pcInst/acc_q[13]_i_9/O
                         net (fo=7, routed)           0.435    12.690    pcInst/acc_q[13]_i_9_n_0
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124    12.814 f  pcInst/acc_q[15]_i_8/O
                         net (fo=22, routed)          1.129    13.943    pcInst/acc_q[15]_i_8_n_0
    SLICE_X39Y17         LUT5 (Prop_lut5_I4_O)        0.150    14.093 r  pcInst/acc_q[0]_i_4/O
                         net (fo=1, routed)           0.833    14.926    pcInst/acc_q[0]_i_4_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I2_O)        0.326    15.252 r  pcInst/acc_q[0]_i_2/O
                         net (fo=2, routed)           0.466    15.718    pcInst/acc_q[0]_i_2_n_0
    SLICE_X39Y17         LUT5 (Prop_lut5_I4_O)        0.119    15.837 r  pcInst/acc_q[0]_i_1/O
                         net (fo=1, routed)           0.336    16.173    aluInst/D[0]
    SLICE_X38Y17         FDRE                                         r  aluInst/acc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    L16                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.570    16.962    aluInst/CLK
    SLICE_X38Y17         FDRE                                         r  aluInst/acc_q_reg[0]/C
                         clock pessimism              0.391    17.353    
                         clock uncertainty           -0.035    17.318    
    SLICE_X38Y17         FDRE (Setup_fdre_C_D)       -0.239    17.079    aluInst/acc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         17.079    
                         arrival time                         -16.173    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            aluInst/acc_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.794ns  (logic 4.595ns (42.572%)  route 6.199ns (57.428%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 16.884 - 12.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.708     5.377    pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.831 r  pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=8, routed)           1.278     9.109    pcInst/douta[0]
    SLICE_X36Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.233 r  pcInst/portWr[0]_i_1/O
                         net (fo=14, routed)          0.739     9.972    aluInst/plAddr[0]
    SLICE_X35Y16         LUT5 (Prop_lut5_I2_O)        0.124    10.096 r  aluInst/result_suma__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.096    aluInst/result_suma__0_carry_i_6_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.646 r  aluInst/result_suma__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.646    aluInst/result_suma__0_carry_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  aluInst/result_suma__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.760    aluInst/result_suma__0_carry__0_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.874 r  aluInst/result_suma__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.874    aluInst/result_suma__0_carry__1_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.187 r  aluInst/result_suma__0_carry__2/O[3]
                         net (fo=3, routed)           0.441    11.628    pcInst/acc_q_reg[15]_3[0]
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.306    11.934 r  pcInst/overflow_q_i_3/O
                         net (fo=4, routed)           0.694    12.628    pcInst/overflow_q_i_3_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.124    12.752 r  pcInst/acc_q[13]_i_3/O
                         net (fo=41, routed)          0.876    13.628    pcInst/acc_q[13]_i_3_n_0
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.124    13.752 f  pcInst/acc_q[14]_i_11/O
                         net (fo=11, routed)          0.530    14.282    pcInst/acc_q[14]_i_11_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I0_O)        0.124    14.406 f  pcInst/acc_q[6]_i_6/O
                         net (fo=1, routed)           0.821    15.227    pcInst/acc_q[6]_i_6_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.351 r  pcInst/acc_q[6]_i_1/O
                         net (fo=2, routed)           0.819    16.170    aluInst/D[6]
    SLICE_X35Y20         FDRE                                         r  aluInst/acc_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    L16                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.492    16.884    aluInst/CLK
    SLICE_X35Y20         FDRE                                         r  aluInst/acc_q_reg[6]/C
                         clock pessimism              0.425    17.309    
                         clock uncertainty           -0.035    17.274    
    SLICE_X35Y20         FDRE (Setup_fdre_C_D)       -0.105    17.169    aluInst/acc_q_reg[6]
  -------------------------------------------------------------------
                         required time                         17.169    
                         arrival time                         -16.170    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            aluInst/acc_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.678ns  (logic 4.595ns (43.033%)  route 6.083ns (56.967%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 16.958 - 12.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.708     5.377    pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.831 r  pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=8, routed)           1.278     9.109    pcInst/douta[0]
    SLICE_X36Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.233 r  pcInst/portWr[0]_i_1/O
                         net (fo=14, routed)          0.739     9.972    aluInst/plAddr[0]
    SLICE_X35Y16         LUT5 (Prop_lut5_I2_O)        0.124    10.096 r  aluInst/result_suma__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.096    aluInst/result_suma__0_carry_i_6_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.646 r  aluInst/result_suma__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.646    aluInst/result_suma__0_carry_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  aluInst/result_suma__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.760    aluInst/result_suma__0_carry__0_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.874 r  aluInst/result_suma__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.874    aluInst/result_suma__0_carry__1_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.187 r  aluInst/result_suma__0_carry__2/O[3]
                         net (fo=3, routed)           0.441    11.628    pcInst/acc_q_reg[15]_3[0]
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.306    11.934 r  pcInst/overflow_q_i_3/O
                         net (fo=4, routed)           0.694    12.628    pcInst/overflow_q_i_3_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.124    12.752 r  pcInst/acc_q[13]_i_3/O
                         net (fo=41, routed)          0.876    13.628    pcInst/acc_q[13]_i_3_n_0
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.124    13.752 f  pcInst/acc_q[14]_i_11/O
                         net (fo=11, routed)          1.242    14.994    pcInst/acc_q[14]_i_11_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.118 r  pcInst/acc_q[11]_i_5/O
                         net (fo=1, routed)           0.162    15.280    pcInst/acc_q[11]_i_5_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.404 r  pcInst/acc_q[11]_i_1/O
                         net (fo=2, routed)           0.651    16.055    aluInst/D[11]
    SLICE_X36Y21         FDRE                                         r  aluInst/acc_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    L16                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.566    16.958    aluInst/CLK
    SLICE_X36Y21         FDRE                                         r  aluInst/acc_q_reg[11]/C
                         clock pessimism              0.391    17.349    
                         clock uncertainty           -0.035    17.314    
    SLICE_X36Y21         FDRE (Setup_fdre_C_D)       -0.103    17.211    aluInst/acc_q_reg[11]
  -------------------------------------------------------------------
                         required time                         17.211    
                         arrival time                         -16.055    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            aluInst/acc_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.696ns  (logic 4.595ns (42.959%)  route 6.101ns (57.041%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 16.884 - 12.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.708     5.377    pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.831 r  pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=8, routed)           1.278     9.109    pcInst/douta[0]
    SLICE_X36Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.233 r  pcInst/portWr[0]_i_1/O
                         net (fo=14, routed)          0.739     9.972    aluInst/plAddr[0]
    SLICE_X35Y16         LUT5 (Prop_lut5_I2_O)        0.124    10.096 r  aluInst/result_suma__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.096    aluInst/result_suma__0_carry_i_6_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.646 r  aluInst/result_suma__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.646    aluInst/result_suma__0_carry_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  aluInst/result_suma__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.760    aluInst/result_suma__0_carry__0_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.874 r  aluInst/result_suma__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.874    aluInst/result_suma__0_carry__1_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.187 r  aluInst/result_suma__0_carry__2/O[3]
                         net (fo=3, routed)           0.441    11.628    pcInst/acc_q_reg[15]_3[0]
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.306    11.934 r  pcInst/overflow_q_i_3/O
                         net (fo=4, routed)           0.694    12.628    pcInst/overflow_q_i_3_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.124    12.752 r  pcInst/acc_q[13]_i_3/O
                         net (fo=41, routed)          0.876    13.628    pcInst/acc_q[13]_i_3_n_0
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.124    13.752 f  pcInst/acc_q[14]_i_11/O
                         net (fo=11, routed)          0.771    14.523    pcInst/acc_q[14]_i_11_n_0
    SLICE_X33Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.647 f  pcInst/acc_q[10]_i_6/O
                         net (fo=1, routed)           0.797    15.444    pcInst/acc_q[10]_i_6_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.568 r  pcInst/acc_q[10]_i_1/O
                         net (fo=2, routed)           0.504    16.073    aluInst/D[10]
    SLICE_X34Y20         FDRE                                         r  aluInst/acc_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    L16                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.492    16.884    aluInst/CLK
    SLICE_X34Y20         FDRE                                         r  aluInst/acc_q_reg[10]/C
                         clock pessimism              0.425    17.309    
                         clock uncertainty           -0.035    17.274    
    SLICE_X34Y20         FDRE (Setup_fdre_C_D)       -0.031    17.243    aluInst/acc_q_reg[10]
  -------------------------------------------------------------------
                         required time                         17.243    
                         arrival time                         -16.073    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            aluInst/acc_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.718ns  (logic 4.719ns (44.028%)  route 5.999ns (55.972%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 16.962 - 12.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.708     5.377    pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.831 r  pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=8, routed)           1.278     9.109    pcInst/douta[0]
    SLICE_X36Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.233 r  pcInst/portWr[0]_i_1/O
                         net (fo=14, routed)          0.739     9.972    aluInst/plAddr[0]
    SLICE_X35Y16         LUT5 (Prop_lut5_I2_O)        0.124    10.096 r  aluInst/result_suma__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.096    aluInst/result_suma__0_carry_i_6_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.646 r  aluInst/result_suma__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.646    aluInst/result_suma__0_carry_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  aluInst/result_suma__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.760    aluInst/result_suma__0_carry__0_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.874 r  aluInst/result_suma__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.874    aluInst/result_suma__0_carry__1_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.187 r  aluInst/result_suma__0_carry__2/O[3]
                         net (fo=3, routed)           0.441    11.628    pcInst/acc_q_reg[15]_3[0]
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.306    11.934 r  pcInst/overflow_q_i_3/O
                         net (fo=4, routed)           0.694    12.628    pcInst/overflow_q_i_3_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.124    12.752 r  pcInst/acc_q[13]_i_3/O
                         net (fo=41, routed)          0.876    13.628    pcInst/acc_q[13]_i_3_n_0
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.124    13.752 f  pcInst/acc_q[14]_i_11/O
                         net (fo=11, routed)          0.793    14.545    pcInst/acc_q[14]_i_11_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I0_O)        0.124    14.669 f  pcInst/acc_q[4]_i_7/O
                         net (fo=1, routed)           0.667    15.336    pcInst/acc_q[4]_i_7_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.460 r  pcInst/acc_q[4]_i_2/O
                         net (fo=1, routed)           0.158    15.618    pcInst/acc_q[4]_i_2_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.124    15.742 r  pcInst/acc_q[4]_i_1/O
                         net (fo=2, routed)           0.353    16.095    aluInst/D[4]
    SLICE_X38Y17         FDRE                                         r  aluInst/acc_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    L16                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.570    16.962    aluInst/CLK
    SLICE_X38Y17         FDRE                                         r  aluInst/acc_q_reg[4]/C
                         clock pessimism              0.391    17.353    
                         clock uncertainty           -0.035    17.318    
    SLICE_X38Y17         FDRE (Setup_fdre_C_D)       -0.028    17.290    aluInst/acc_q_reg[4]
  -------------------------------------------------------------------
                         required time                         17.290    
                         arrival time                         -16.095    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 ucInst/Inta_BlockMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            aluInst/negative_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.784ns  (logic 3.894ns (36.107%)  route 6.890ns (63.893%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 16.887 - 12.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.701     5.370    ucInst/Inta_BlockMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y8          RAMB18E1                                     r  ucInst/Inta_BlockMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.824 r  ucInst/Inta_BlockMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=7, routed)           1.366     9.190    pcInst/portWr_reg[15][3]
    SLICE_X34Y16         LUT3 (Prop_lut3_I2_O)        0.152     9.342 r  pcInst/portWr[3]_i_1/O
                         net (fo=6, routed)           0.978    10.320    pcInst/plAddr[3]
    SLICE_X40Y16         LUT5 (Prop_lut5_I2_O)        0.342    10.662 f  pcInst/carryBorrow_q_i_20/O
                         net (fo=10, routed)          0.717    11.379    pcInst/carryBorrow_q_i_20_n_0
    SLICE_X41Y19         LUT5 (Prop_lut5_I3_O)        0.326    11.705 r  pcInst/carryBorrow_q_i_8/O
                         net (fo=24, routed)          0.568    12.273    pcInst/carryBorrow_q_i_21_0
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.124    12.397 f  pcInst/carryBorrow_q_i_4/O
                         net (fo=34, routed)          0.850    13.247    pcInst/carryBorrow_q_i_9_0
    SLICE_X40Y22         LUT5 (Prop_lut5_I2_O)        0.124    13.371 f  pcInst/acc_q[15]_i_11/O
                         net (fo=1, routed)           0.708    14.079    pcInst/acc_q[15]_i_11_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.124    14.203 f  pcInst/acc_q[15]_i_5/O
                         net (fo=1, routed)           0.794    14.997    pcInst/acc_q[15]_i_5_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I3_O)        0.124    15.121 r  pcInst/acc_q[15]_i_1/O
                         net (fo=3, routed)           0.910    16.030    ucInst/negative_q_reg[0]
    SLICE_X34Y17         LUT6 (Prop_lut6_I0_O)        0.124    16.154 r  ucInst/negative_q_i_1/O
                         net (fo=1, routed)           0.000    16.154    aluInst/negative_q_reg_0
    SLICE_X34Y17         FDRE                                         r  aluInst/negative_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    L16                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.495    16.887    aluInst/CLK
    SLICE_X34Y17         FDRE                                         r  aluInst/negative_q_reg/C
                         clock pessimism              0.425    17.312    
                         clock uncertainty           -0.035    17.277    
    SLICE_X34Y17         FDRE (Setup_fdre_C_D)        0.077    17.354    aluInst/negative_q_reg
  -------------------------------------------------------------------
                         required time                         17.354    
                         arrival time                         -16.154    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            aluInst/acc_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.636ns  (logic 4.595ns (43.203%)  route 6.041ns (56.797%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 16.959 - 12.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.708     5.377    pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.831 r  pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=8, routed)           1.278     9.109    pcInst/douta[0]
    SLICE_X36Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.233 r  pcInst/portWr[0]_i_1/O
                         net (fo=14, routed)          0.739     9.972    aluInst/plAddr[0]
    SLICE_X35Y16         LUT5 (Prop_lut5_I2_O)        0.124    10.096 r  aluInst/result_suma__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.096    aluInst/result_suma__0_carry_i_6_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.646 r  aluInst/result_suma__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.646    aluInst/result_suma__0_carry_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  aluInst/result_suma__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.760    aluInst/result_suma__0_carry__0_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.874 r  aluInst/result_suma__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.874    aluInst/result_suma__0_carry__1_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.187 r  aluInst/result_suma__0_carry__2/O[3]
                         net (fo=3, routed)           0.441    11.628    pcInst/acc_q_reg[15]_3[0]
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.306    11.934 r  pcInst/overflow_q_i_3/O
                         net (fo=4, routed)           0.694    12.628    pcInst/overflow_q_i_3_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.124    12.752 r  pcInst/acc_q[13]_i_3/O
                         net (fo=41, routed)          0.876    13.628    pcInst/acc_q[13]_i_3_n_0
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.124    13.752 f  pcInst/acc_q[14]_i_11/O
                         net (fo=11, routed)          0.766    14.517    pcInst/acc_q[14]_i_11_n_0
    SLICE_X39Y20         LUT5 (Prop_lut5_I0_O)        0.124    14.641 f  pcInst/acc_q[5]_i_6/O
                         net (fo=1, routed)           0.667    15.308    pcInst/acc_q[5]_i_6_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.432 r  pcInst/acc_q[5]_i_1/O
                         net (fo=2, routed)           0.580    16.013    aluInst/D[5]
    SLICE_X38Y20         FDRE                                         r  aluInst/acc_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    L16                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567    16.959    aluInst/CLK
    SLICE_X38Y20         FDRE                                         r  aluInst/acc_q_reg[5]/C
                         clock pessimism              0.391    17.350    
                         clock uncertainty           -0.035    17.315    
    SLICE_X38Y20         FDRE (Setup_fdre_C_D)       -0.031    17.284    aluInst/acc_q_reg[5]
  -------------------------------------------------------------------
                         required time                         17.284    
                         arrival time                         -16.013    
  -------------------------------------------------------------------
                         slack                                  1.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ucInst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            aluInst/negative_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.189%)  route 0.200ns (51.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     1.471    ucInst/CLK
    SLICE_X33Y17         FDRE                                         r  ucInst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  ucInst/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.200     1.812    ucInst/Q[0]
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.857 r  ucInst/negative_q_i_1/O
                         net (fo=1, routed)           0.000     1.857    aluInst/negative_q_reg_0
    SLICE_X34Y17         FDRE                                         r  aluInst/negative_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.826     1.985    aluInst/CLK
    SLICE_X34Y17         FDRE                                         r  aluInst/negative_q_reg/C
                         clock pessimism             -0.480     1.505    
    SLICE_X34Y17         FDRE (Hold_fdre_C_D)         0.120     1.625    aluInst/negative_q_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 pcInst/s_cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            pcInst/s_cont_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.129%)  route 0.140ns (42.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.588     1.500    pcInst/CLK
    SLICE_X37Y15         FDRE                                         r  pcInst/s_cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  pcInst/s_cont_reg[3]/Q
                         net (fo=5, routed)           0.140     1.780    pcInst/addra[3]
    SLICE_X37Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.825 r  pcInst/s_cont[3]_i_1/O
                         net (fo=1, routed)           0.000     1.825    pcInst/p_0_in__0[3]
    SLICE_X37Y15         FDRE                                         r  pcInst/s_cont_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.855     2.014    pcInst/CLK
    SLICE_X37Y15         FDRE                                         r  pcInst/s_cont_reg[3]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.091     1.591    pcInst/s_cont_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 pcInst/s_cont_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            pcInst/s_cont_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.489%)  route 0.143ns (43.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.588     1.500    pcInst/CLK
    SLICE_X36Y14         FDRE                                         r  pcInst/s_cont_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  pcInst/s_cont_reg[8]/Q
                         net (fo=3, routed)           0.143     1.784    pcInst/addra[8]
    SLICE_X36Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.829 r  pcInst/s_cont[8]_i_1/O
                         net (fo=1, routed)           0.000     1.829    pcInst/p_0_in__0[8]
    SLICE_X36Y14         FDRE                                         r  pcInst/s_cont_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.856     2.015    pcInst/CLK
    SLICE_X36Y14         FDRE                                         r  pcInst/s_cont_reg[8]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X36Y14         FDRE (Hold_fdre_C_D)         0.092     1.592    pcInst/s_cont_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uartInst/Inta_TX/dataTx_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            uartInst/Inta_TX/tx_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.765%)  route 0.153ns (42.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.561     1.473    uartInst/Inta_TX/CLK
    SLICE_X34Y15         FDRE                                         r  uartInst/Inta_TX/dataTx_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  uartInst/Inta_TX/dataTx_s_reg[7]/Q
                         net (fo=2, routed)           0.153     1.790    uartInst/Inta_TX/dataTx_s_reg[7]_0
    SLICE_X33Y15         LUT3 (Prop_lut3_I1_O)        0.045     1.835 r  uartInst/Inta_TX/tx_s_i_2/O
                         net (fo=1, routed)           0.000     1.835    uartInst/Inta_TX/tx_s_i_2_n_0
    SLICE_X33Y15         FDRE                                         r  uartInst/Inta_TX/tx_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.827     1.986    uartInst/Inta_TX/CLK
    SLICE_X33Y15         FDRE                                         r  uartInst/Inta_TX/tx_s_reg/C
                         clock pessimism             -0.480     1.506    
    SLICE_X33Y15         FDRE (Hold_fdre_C_D)         0.091     1.597    uartInst/Inta_TX/tx_s_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 pcInst/s_cont_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.545%)  route 0.336ns (70.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.587     1.499    pcInst/CLK
    SLICE_X37Y16         FDRE                                         r  pcInst/s_cont_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  pcInst/s_cont_reg[5]/Q
                         net (fo=3, routed)           0.336     1.976    pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y3          RAMB36E1                                     r  pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.867     2.026    pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.480     1.546    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.729    pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 pcInst/s_cont_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.248%)  route 0.341ns (70.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.588     1.500    pcInst/CLK
    SLICE_X36Y15         FDRE                                         r  pcInst/s_cont_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  pcInst/s_cont_reg[6]/Q
                         net (fo=5, routed)           0.341     1.982    pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y3          RAMB36E1                                     r  pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.867     2.026    pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.480     1.546    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.729    pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 pcInst/s_cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.873%)  route 0.347ns (71.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.588     1.500    pcInst/CLK
    SLICE_X37Y15         FDRE                                         r  pcInst/s_cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  pcInst/s_cont_reg[3]/Q
                         net (fo=5, routed)           0.347     1.988    pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y3          RAMB36E1                                     r  pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.867     2.026    pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.480     1.546    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.729    pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uartInst/Inta_TX/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            uartInst/Inta_TX/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.561     1.473    uartInst/Inta_TX/CLK
    SLICE_X34Y15         FDRE                                         r  uartInst/Inta_TX/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  uartInst/Inta_TX/FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.175     1.812    ucInst/state[0]
    SLICE_X34Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.857 r  ucInst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.857    uartInst/Inta_TX/FSM_sequential_state_reg[0]_0
    SLICE_X34Y15         FDRE                                         r  uartInst/Inta_TX/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.828     1.987    uartInst/Inta_TX/CLK
    SLICE_X34Y15         FDRE                                         r  uartInst/Inta_TX/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.120     1.593    uartInst/Inta_TX/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 pcInst/s_cont_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.079%)  route 0.361ns (71.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.588     1.500    pcInst/CLK
    SLICE_X36Y14         FDRE                                         r  pcInst/s_cont_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  pcInst/s_cont_reg[9]/Q
                         net (fo=2, routed)           0.361     2.002    pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y3          RAMB36E1                                     r  pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.867     2.026    pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.480     1.546    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.729    pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 pcInst/s_cont_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            pcInst/s_cont_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.587     1.499    pcInst/CLK
    SLICE_X37Y16         FDRE                                         r  pcInst/s_cont_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  pcInst/s_cont_reg[5]/Q
                         net (fo=3, routed)           0.180     1.820    pcInst/addra[5]
    SLICE_X37Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.865 r  pcInst/s_cont[5]_i_1/O
                         net (fo=1, routed)           0.000     1.865    pcInst/p_0_in__0[5]
    SLICE_X37Y16         FDRE                                         r  pcInst/s_cont_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.854     2.013    pcInst/CLK
    SLICE_X37Y16         FDRE                                         r  pcInst/s_cont_reg[5]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.091     1.590    pcInst/s_cont_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.000      9.424      RAMB36_X2Y3     pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.000      9.424      RAMB36_X2Y3     pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.000      9.424      RAMB18_X2Y8     ucInst/Inta_BlockMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.000      9.424      RAMB18_X2Y8     ucInst/Inta_BlockMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         12.000      9.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         12.000      11.000     SLICE_X33Y16    pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         12.000      11.000     SLICE_X33Y16    pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_2_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000     SLICE_X36Y26    portIOInst/portRdReg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000     SLICE_X36Y23    portIOInst/portRdReg_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000     SLICE_X39Y25    portIOInst/portRdReg_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.000       5.500      SLICE_X33Y16    pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.000       5.500      SLICE_X33Y16    pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_2_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X36Y26    portIOInst/portRdReg_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X36Y23    portIOInst/portRdReg_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X39Y25    portIOInst/portRdReg_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X39Y25    portIOInst/portRdReg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X38Y26    portIOInst/portRdReg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X36Y23    portIOInst/portRdReg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X38Y25    portIOInst/portRdReg_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X38Y25    portIOInst/portRdReg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.000       5.500      SLICE_X33Y16    pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.000       5.500      SLICE_X33Y16    pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pcInst/Inta_Blockram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X36Y26    portIOInst/portRdReg_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X36Y23    portIOInst/portRdReg_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X39Y25    portIOInst/portRdReg_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X39Y25    portIOInst/portRdReg_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X39Y25    portIOInst/portRdReg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X39Y25    portIOInst/portRdReg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X38Y26    portIOInst/portRdReg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X36Y23    portIOInst/portRdReg_reg[3]/C



