

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7c62de1d26a7fea160a1181332b97276bc435f13_modified_409] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      0 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
4217a7dde913bee2f2636266dffd38b0  /home/gpuser/Documents/gpgpu-sim_UVM_2/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_2/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_2/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_2Q3ngQ
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_XuT6Pf"
Running: cat _ptx_XuT6Pf | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_u0iXvF
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_u0iXvF --output-file  /dev/null 2> _ptx_XuT6Pfinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_XuT6Pf _ptx2_u0iXvF _ptx_XuT6Pfinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 106490
gpu_sim_insn = 1245376
gpu_ipc =      11.6948
gpu_tot_sim_cycle = 331176
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       3.7605
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 329
partiton_reqs_in_parallel = 2342780
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.0741
partiton_reqs_in_parallel_util = 2342780
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 106490
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =       1.9760 GB/Sec
L2_BW_total  =       0.6354 GB/Sec
gpu_total_sim_rate=676

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 2715
	L1I_total_cache_miss_rate = 0.1200
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19917
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2715
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
46, 46, 45, 46, 45, 46, 45, 46, 46, 46, 46, 46, 46, 46, 46, 46, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16063	W0_Idle:93058	W0_Scoreboard:2181798	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 13 
maxdqlatency = 0 
maxmflatency = 38944 
averagemflatency = 21155 
max_icnt2mem_latency = 38703 
max_icnt2sh_latency = 331175 
mrq_lat_table:456 	15 	75 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	63 	0 	0 	0 	137 	269 	385 	768 	513 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	120 	12 	16 	0 	0 	0 	0 	0 	0 	137 	269 	385 	768 	513 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	932 	1058 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	0 	1 	0 	12 	12 	3 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        15         0         0         0         0         0         1         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        15         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      3755      3757      8965      8967         0         0         0         0         0         0         0     65312         0         0 
dram[1]:         0         0      3760      3763     97506      8966         0         0         0     67918     42830         0         0         0         0         0 
dram[2]:         0         0      3755      3757      8965      8967    101261         0     97038         0         0         0         0         0         0         0 
dram[3]:         0         0      3760      3763     89691      8966         0     76253     84589         0         0         0         0         0         0         0 
dram[4]:         0         0      3755      3757      8965      8967     59581     90320         0         0         0     62186         0         0       228       789 
dram[5]:         0         0      3758      3761      8969      8971     92925         0     95530         0         0         0         0         0     43093      4014 
dram[6]:         0         0      3755      3757      8965      8967         0         0         0     70522     78858     96284     81984         0         0         0 
dram[7]:     53993         0      3755      3757      8969      8971         0         0     51022         0         0         0         0         0         0         0 
dram[8]:         0         0     69893      3757      8965      8967         0    103867         0         0     87194         0         0         0         0         0 
dram[9]:         0         0      3755      3757      8969      8971         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0      3755     53219      8965      8967    101263         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  8.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 
dram[1]:      -nan      -nan  8.000000  8.000000  8.500000 15.000000      -nan      -nan      -nan  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  8.000000 15.000000 15.000000  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  9.000000  8.500000 15.000000      -nan  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan 
dram[7]:  1.000000      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  5.500000  9.000000 14.000000 14.000000      -nan  2.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  9.000000  5.500000 14.000000 14.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 560/74 = 7.567567
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8         8        15        15         0         0         0         0         0         0         0         1         0         0 
dram[1]:         0         0         8         8        16        15         0         0         0         1         2         0         0         0         0         0 
dram[2]:         0         0         8         8        15        15         1         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         9         9        16        15         0         2         1         0         0         0         0         0         0         0 
dram[4]:         0         0         9         9        15        15         1         1         0         0         0         1         0         0         1         1 
dram[5]:         0         0         9         9        15        15         1         0         1         0         0         0         0         0         1         1 
dram[6]:         0         0         9         9        14        14         0         0         0         1         1         1         1         0         0         0 
dram[7]:         1         0         9         9        14        14         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0        10         9        14        14         0         1         0         0         1         0         0         0         0         0 
dram[9]:         0         0         9         9        14        14         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         9        10        14        14         1         0         0         0         0         0         0         0         0         0 
total reads: 544
min_bank_accesses = 0!
chip skew: 53/46 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0 
dram[1]:         0         0         0         0         1         0         0         0         0         1         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         2         1         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         1         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         1         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         1         0         0         1         0         0         0         0         0         0         0         0         0 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none       53292     53298    102453    102416    none      none      none      none      none      none      none        1473    none      none  
dram[1]:     none      none       58504     58509     91612    103178    none      none      none        2769     22170    none      none      none      none      none  
dram[2]:     none      none       61131     61140    101815    101787      2769    none         250    none      none      none      none      none      none      none  
dram[3]:     none      none       56817     56813     95542    108051    none        1443      2769    none      none      none      none      none      none      none  
dram[4]:     none      none       56768     56783    108132    108103      2769      1473    none      none      none        7832    none      none           0         0
dram[5]:     none      none       56772     56785    110208    110169      2769    none        7832    none      none      none      none      none           0         0
dram[6]:     none      none       60249     60255    107681    107642    none      none      none        7832      7832       250      1473    none      none      none  
dram[7]:       3868    none       50977     50991    108966    108931    none      none        2958    none      none      none      none      none      none      none  
dram[8]:     none      none       46722     56770    109707    109673    none        3701    none      none        7832    none      none      none      none      none  
dram[9]:     none      none       56766     56764    104501    104448    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none       56766     46712    107465    107420      2016    none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        252         0     23732     23735     38816     38808         0         0         0         0         0         0         0      2947         0         0
dram[1]:          0         0     23727     23732     38944     38939         0         0         0      5538     36433         0         0         0         0         0
dram[2]:          0         0     23745     23753     38921     38908      5538         0       250         0         0         0         0         0         0         0
dram[3]:          0         0     23747     23755     38943     38938         0      5538      5538         0         0         0         0         0         0         0
dram[4]:          0         0     23738     23748     38920     38908      5538      2947         0         0         0      7832         0         0         0         0
dram[5]:          0         0     23743     23751     38940     38937      5538         0      7832         0         0         0         0         0         0         0
dram[6]:          0         0     23735     23746     38914     38898         0         0         0      7832      7832       250      2947         0         0         0
dram[7]:       2958         0     23736     23743     38824     38819         0         0      2958         0         0         0         0         0         0         0
dram[8]:          0         0     23736     23741     38798     38780         0      7403         0         0      7832         0         0         0         0         0
dram[9]:          0         0     23735     23738     38820     38815         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0     23733     23738     38794     38776      4032         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197735 n_nop=197536 n_act=6 n_pre=0 n_req=49 n_rd=192 n_write=1 bw_util=0.001952
n_activity=632 dram_eff=0.6108
bk0: 4a 197716i bk1: 0a 197736i bk2: 32a 197658i bk3: 32a 197627i bk4: 60a 197606i bk5: 60a 197533i bk6: 0a 197734i bk7: 0a 197734i bk8: 0a 197734i bk9: 0a 197735i bk10: 0a 197735i bk11: 0a 197735i bk12: 0a 197735i bk13: 4a 197710i bk14: 0a 197734i bk15: 0a 197735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000571472
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0xc0244400, atomic=0 1 entries : 0x7f203a1770d0 :  mf: uid= 50823, sid01:w00, part=1, addr=0xc0244440, load , size=32, unknown  status = IN_PARTITION_DRAM (331175), 

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197735 n_nop=197525 n_act=8 n_pre=2 n_req=52 n_rd=198 n_write=2 bw_util=0.002023
n_activity=727 dram_eff=0.5502
bk0: 0a 197736i bk1: 0a 197737i bk2: 32a 197666i bk3: 32a 197628i bk4: 62a 197580i bk5: 60a 197533i bk6: 0a 197734i bk7: 0a 197735i bk8: 0a 197736i bk9: 4a 197710i bk10: 8a 197683i bk11: 0a 197732i bk12: 0a 197734i bk13: 0a 197734i bk14: 0a 197735i bk15: 0a 197735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000616987
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197735 n_nop=197536 n_act=6 n_pre=0 n_req=49 n_rd=192 n_write=1 bw_util=0.001952
n_activity=640 dram_eff=0.6031
bk0: 0a 197735i bk1: 0a 197736i bk2: 32a 197665i bk3: 32a 197627i bk4: 60a 197616i bk5: 60a 197528i bk6: 4a 197710i bk7: 0a 197735i bk8: 4a 197715i bk9: 0a 197733i bk10: 0a 197734i bk11: 0a 197734i bk12: 0a 197734i bk13: 0a 197734i bk14: 0a 197734i bk15: 0a 197735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000525956
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197735 n_nop=197515 n_act=7 n_pre=1 n_req=56 n_rd=208 n_write=4 bw_util=0.002144
n_activity=738 dram_eff=0.5745
bk0: 0a 197736i bk1: 0a 197739i bk2: 36a 197661i bk3: 36a 197612i bk4: 64a 197570i bk5: 60a 197532i bk6: 0a 197734i bk7: 8a 197691i bk8: 4a 197707i bk9: 0a 197732i bk10: 0a 197733i bk11: 0a 197733i bk12: 0a 197733i bk13: 0a 197735i bk14: 0a 197735i bk15: 0a 197736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000647331
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197735 n_nop=197512 n_act=9 n_pre=0 n_req=55 n_rd=212 n_write=2 bw_util=0.002165
n_activity=776 dram_eff=0.5515
bk0: 0a 197735i bk1: 0a 197738i bk2: 36a 197660i bk3: 36a 197614i bk4: 60a 197609i bk5: 60a 197529i bk6: 4a 197710i bk7: 4a 197708i bk8: 0a 197732i bk9: 0a 197734i bk10: 0a 197734i bk11: 4a 197714i bk12: 0a 197732i bk13: 0a 197734i bk14: 4a 197714i bk15: 4a 197716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000576529
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197735 n_nop=197518 n_act=8 n_pre=0 n_req=53 n_rd=208 n_write=1 bw_util=0.002114
n_activity=744 dram_eff=0.5618
bk0: 0a 197733i bk1: 0a 197734i bk2: 36a 197648i bk3: 36a 197599i bk4: 60a 197606i bk5: 60a 197532i bk6: 4a 197710i bk7: 0a 197734i bk8: 4a 197715i bk9: 0a 197734i bk10: 0a 197735i bk11: 0a 197737i bk12: 0a 197737i bk13: 0a 197737i bk14: 4a 197717i bk15: 4a 197715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000414696
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197735 n_nop=197526 n_act=8 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002033
n_activity=728 dram_eff=0.5522
bk0: 0a 197735i bk1: 0a 197737i bk2: 36a 197651i bk3: 36a 197605i bk4: 56a 197613i bk5: 56a 197550i bk6: 0a 197734i bk7: 0a 197735i bk8: 0a 197735i bk9: 4a 197717i bk10: 4a 197716i bk11: 4a 197715i bk12: 4a 197708i bk13: 0a 197733i bk14: 0a 197734i bk15: 0a 197735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000379296
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197735 n_nop=197537 n_act=6 n_pre=0 n_req=48 n_rd=192 n_write=0 bw_util=0.001942
n_activity=640 dram_eff=0.6
bk0: 4a 197717i bk1: 0a 197736i bk2: 36a 197649i bk3: 36a 197602i bk4: 56a 197621i bk5: 56a 197539i bk6: 0a 197733i bk7: 0a 197734i bk8: 4a 197715i bk9: 0a 197733i bk10: 0a 197734i bk11: 0a 197736i bk12: 0a 197736i bk13: 0a 197736i bk14: 0a 197736i bk15: 0a 197737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00050067
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197735 n_nop=197529 n_act=7 n_pre=1 n_req=51 n_rd=196 n_write=2 bw_util=0.002003
n_activity=692 dram_eff=0.5723
bk0: 0a 197735i bk1: 0a 197738i bk2: 40a 197621i bk3: 36a 197606i bk4: 56a 197614i bk5: 56a 197547i bk6: 0a 197735i bk7: 4a 197709i bk8: 0a 197733i bk9: 0a 197735i bk10: 4a 197715i bk11: 0a 197733i bk12: 0a 197734i bk13: 0a 197735i bk14: 0a 197735i bk15: 0a 197735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000576529
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197735 n_nop=197547 n_act=4 n_pre=0 n_req=46 n_rd=184 n_write=0 bw_util=0.001861
n_activity=560 dram_eff=0.6571
bk0: 0a 197735i bk1: 0a 197737i bk2: 36a 197650i bk3: 36a 197611i bk4: 56a 197614i bk5: 56a 197542i bk6: 0a 197734i bk7: 0a 197734i bk8: 0a 197734i bk9: 0a 197735i bk10: 0a 197735i bk11: 0a 197735i bk12: 0a 197735i bk13: 0a 197735i bk14: 0a 197735i bk15: 0a 197735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000424811
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=197735 n_nop=197534 n_act=6 n_pre=1 n_req=50 n_rd=192 n_write=2 bw_util=0.001962
n_activity=652 dram_eff=0.5951
bk0: 0a 197736i bk1: 0a 197738i bk2: 36a 197659i bk3: 40a 197572i bk4: 56a 197613i bk5: 56a 197554i bk6: 4a 197708i bk7: 0a 197732i bk8: 0a 197733i bk9: 0a 197734i bk10: 0a 197734i bk11: 0a 197735i bk12: 0a 197735i bk13: 0a 197736i bk14: 0a 197736i bk15: 0a 197736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0005563

========= L2 cache stats =========
L2_cache_bank[0]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[1]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[2]: Access = 119, Miss = 26, Miss_rate = 0.218, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[3]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[4]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[5]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[6]: Access = 99, Miss = 26, Miss_rate = 0.263, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[7]: Access = 98, Miss = 26, Miss_rate = 0.265, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[8]: Access = 125, Miss = 26, Miss_rate = 0.208, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[9]: Access = 126, Miss = 27, Miss_rate = 0.214, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[10]: Access = 99, Miss = 27, Miss_rate = 0.273, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[11]: Access = 124, Miss = 25, Miss_rate = 0.202, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[12]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[13]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[14]: Access = 101, Miss = 25, Miss_rate = 0.248, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[15]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[16]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[17]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1624
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.1302
	minimum = 6
	maximum = 60
Network latency average = 10.7187
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 11.3088
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000416943
	minimum = 0.00031928 (at node 9)
	maximum = 0.000676123 (at node 1)
Accepted packet rate average = 0.000416943
	minimum = 0.00031928 (at node 9)
	maximum = 0.000676123 (at node 1)
Injected flit rate average = 0.000651989
	minimum = 0.00031928 (at node 9)
	maximum = 0.00157293 (at node 37)
Accepted flit rate average= 0.000651989
	minimum = 0.000431967 (at node 33)
	maximum = 0.00133346 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.1302 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Network latency average = 10.7187 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 11.3088 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000416943 (1 samples)
	minimum = 0.00031928 (1 samples)
	maximum = 0.000676123 (1 samples)
Accepted packet rate average = 0.000416943 (1 samples)
	minimum = 0.00031928 (1 samples)
	maximum = 0.000676123 (1 samples)
Injected flit rate average = 0.000651989 (1 samples)
	minimum = 0.00031928 (1 samples)
	maximum = 0.00157293 (1 samples)
Accepted flit rate average = 0.000651989 (1 samples)
	minimum = 0.000431967 (1 samples)
	maximum = 0.00133346 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 30 min, 41 sec (1841 sec)
gpgpu_simulation_rate = 676 (inst/sec)
gpgpu_simulation_rate = 179 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 27084
gpu_sim_insn = 1114192
gpu_ipc =      41.1384
gpu_tot_sim_cycle = 580410
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       4.0653
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 733
partiton_reqs_in_parallel = 595848
partiton_reqs_in_parallel_total    = 2342780
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.0630
partiton_reqs_in_parallel_util = 595848
partiton_reqs_in_parallel_util_total    = 2342780
gpu_sim_cycle_parition_util = 27084
gpu_tot_sim_cycle_parition_util    = 106490
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =       7.4752 GB/Sec
L2_BW_total  =       0.7114 GB/Sec
gpu_total_sim_rate=866

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 4635
	L1I_total_cache_miss_rate = 0.1074
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 38517
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4635
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
67, 67, 66, 67, 66, 67, 66, 67, 67, 67, 67, 67, 67, 67, 67, 67, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20528	W0_Idle:111168	W0_Scoreboard:3248995	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 38944 
averagemflatency = 14845 
max_icnt2mem_latency = 38703 
max_icnt2sh_latency = 555206 
mrq_lat_table:869 	36 	131 	33 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	207 	656 	0 	0 	265 	525 	769 	1280 	513 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	259 	20 	32 	0 	693 	0 	0 	0 	0 	265 	525 	769 	1280 	513 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1847 	1938 	366 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	32 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	2 	1 	0 	13 	14 	7 	9 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        15         0         0         0         0         0         1         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        15         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         9         0         0         0         0         2         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      3755      3757      8965      8967       989       993      1531      1542         0         0         0     65312         0         0 
dram[1]:         0         0      3760      3763     97506      8966       997       993      1612     67918     42830         0         0         0         0         0 
dram[2]:         0         0      3755      3757      8965      8967    101261      1019     97038      1644         0         0         0         0         0         0 
dram[3]:         0         0      3760      3763     89691      8966      1002     76253     84589      1623         0         0         0         0         0         0 
dram[4]:         0         0      3755      3757      8965      8967     59581     90320      1627      1637         0     62186         0         0       228       789 
dram[5]:         0         0      3758      3761      8969      8971     92925       995     95530      1622         0         0         0         0     43093      4014 
dram[6]:         0         0      3755      3757      8965      8967      1000      1004      1636     70522     78858     96284     81984         0       292      1131 
dram[7]:     53993         0      3755      3757      8969      8971       984       987     51022      1624         0         0         0         0         0         0 
dram[8]:         0         0     69893      3757      8965      8967      1028    103867      1639      1644     87194         0      1429         0         0         0 
dram[9]:         0         0      3755      3757      8969      8971       968       973      1626      1629         0         0         0         0         0         0 
dram[10]:         0         0      3755     53219      8965      8967    101263       980      1510      1513         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  8.000000 16.000000 16.000000 16.000000 16.000000  6.000000  6.000000      -nan      -nan      -nan  2.000000      -nan      -nan 
dram[1]:      -nan      -nan  8.000000  8.000000  6.000000 16.000000 16.000000 16.000000  6.000000  7.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  8.000000 16.000000 16.000000 17.000000 16.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  9.000000  6.000000 16.000000 16.000000 18.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000  9.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  7.000000  6.000000      -nan      -nan      -nan      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  6.000000  7.000000  1.000000  1.000000  2.000000      -nan  1.000000  1.000000 
dram[7]:  1.000000      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000  9.000000  6.000000  6.000000  1.000000      -nan  7.000000      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  9.000000  5.500000 16.000000 16.000000 17.000000 16.000000  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1073/112 = 9.580358
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8         8        16        16        16        16         6         6         0         0         0         1         0         0 
dram[1]:         0         0         8         8        17        16        16        16         6         6         2         0         0         0         0         0 
dram[2]:         0         0         8         8        16        16        16        16         7         6         0         0         0         0         0         0 
dram[3]:         0         0         9         9        17        16        16        16         6         6         0         0         0         0         0         0 
dram[4]:         0         0         9         9        16        16        16        17         6         6         0         1         0         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         7         6         0         0         0         0         1         1 
dram[6]:         0         0         9         9        16        16        16        16         6         7         1         1         1         0         1         1 
dram[7]:         1         0         9         9        16        16        16        16         7         6         0         0         0         0         0         0 
dram[8]:         0         0        10         9        16        16        16        17         6         6         1         0         1         0         0         0 
dram[9]:         0         0         9         9        16        16        16        16         5         5         0         0         0         0         0         0 
dram[10]:         0         0         9        10        16        16        16        16         5         5         0         0         0         0         0         0 
total reads: 1051
min_bank_accesses = 0!
chip skew: 100/92 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0 
dram[1]:         0         0         0         0         1         0         0         0         0         1         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         2         1         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         1         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         1         0         0         0         0         1         0         0         0         0         6         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         1         0         0         1         0         0         0         0         0         0         0         0         0 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none       53292     53314     97441     97400     34268     34277     40925     40930    none      none      none        1473    none      none  
dram[1]:     none      none       58520     58509     87749     98105     31704     31698     41000     35899     22170    none      none      none      none      none  
dram[2]:     none      none       61131     61140     96836     96802     29553     31091     35183     40987    none      none      none      none      none      none  
dram[3]:     none      none       56817     56813     91462    102674     37547     33676     35904     40988    none      none      none      none      none      none  
dram[4]:     none      none       56768     56783    102750    102721     39311     37009     41025     41037    none        8064    none      none           0         0
dram[5]:     none      none       56772     56785    104694    104659     36239     38193     39256     44475    none      none      none      none           0         0
dram[6]:     none      none       60249     60255     96952     96922     37527     37548     44456     39236      8064       482      1473    none           0         0
dram[7]:       3868    none       51003     50991     98076     98049     42709     42723     38565     44457    none      none      none      none      none      none  
dram[8]:     none      none       46722     56770     98724     98697     36841     33189     44452     44466      8064    none         241    none      none      none  
dram[9]:     none      none       56766     56764     94167     94140     32916     32930     53079     53089    none      none      none      none      none      none  
dram[10]:     none      none       56781     46712     96782     96746     31198     32932     34362     34366    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        252         0     23732     23735     38816     38808     26307     26312     23674     23677         0         0         0      2947         0         0
dram[1]:          0         0     23727     23732     38944     38939     26309     26307     23679     23672     36433         0         0         0         0         0
dram[2]:          0         0     23745     23753     38921     38908     26288     26291     23671     23674         0         0         0         0         0         0
dram[3]:          0         0     23747     23755     38943     38938     26303     26309     23676     23669         0         0         0         0         0         0
dram[4]:          0         0     23738     23748     38920     38908     26300     26308     23716     23719         0      7832         0         0         0         0
dram[5]:          0         0     23743     23751     38940     38937     26312     26317     23731     23737         0         0         0         0         0         0
dram[6]:          0         0     23735     23746     38914     38898     26309     26317     23725     23683      7832       250      2947         0         0         0
dram[7]:       2958         0     23736     23743     38824     38819     26313     26322     23740     23681         0         0         0         0         0         0
dram[8]:          0         0     23736     23741     38798     38780     26311     26313     23679     23685      7832         0       245         0         0         0
dram[9]:          0         0     23735     23738     38820     38815     26310     26315     23677     23685         0         0         0         0         0         0
dram[10]:          0         0     23733     23738     38794     38776     26312     26310     23673     23680         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248025 n_nop=247638 n_act=10 n_pre=0 n_req=95 n_rd=376 n_write=1 bw_util=0.00304
n_activity=1227 dram_eff=0.6145
bk0: 4a 248007i bk1: 0a 248027i bk2: 32a 247949i bk3: 32a 247919i bk4: 64a 247891i bk5: 64a 247813i bk6: 64a 247895i bk7: 64a 247823i bk8: 24a 247968i bk9: 24a 247950i bk10: 0a 248023i bk11: 0a 248023i bk12: 0a 248023i bk13: 4a 247998i bk14: 0a 248023i bk15: 0a 248025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000866848
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248025 n_nop=247628 n_act=12 n_pre=3 n_req=97 n_rd=380 n_write=2 bw_util=0.00308
n_activity=1338 dram_eff=0.571
bk0: 0a 248026i bk1: 0a 248027i bk2: 32a 247958i bk3: 32a 247920i bk4: 68a 247837i bk5: 64a 247816i bk6: 64a 247881i bk7: 64a 247832i bk8: 24a 247959i bk9: 24a 247943i bk10: 8a 247972i bk11: 0a 248021i bk12: 0a 248023i bk13: 0a 248023i bk14: 0a 248024i bk15: 0a 248024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000850721
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248025 n_nop=247644 n_act=8 n_pre=0 n_req=94 n_rd=372 n_write=1 bw_util=0.003008
n_activity=1173 dram_eff=0.636
bk0: 0a 248025i bk1: 0a 248026i bk2: 32a 247955i bk3: 32a 247917i bk4: 64a 247899i bk5: 64a 247807i bk6: 64a 247885i bk7: 64a 247837i bk8: 28a 247961i bk9: 24a 247949i bk10: 0a 248023i bk11: 0a 248023i bk12: 0a 248023i bk13: 0a 248023i bk14: 0a 248023i bk15: 0a 248025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000685415
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248025 n_nop=247629 n_act=10 n_pre=2 n_req=99 n_rd=380 n_write=4 bw_util=0.003096
n_activity=1308 dram_eff=0.5872
bk0: 0a 248026i bk1: 0a 248029i bk2: 36a 247953i bk3: 36a 247904i bk4: 68a 247830i bk5: 64a 247814i bk6: 64a 247880i bk7: 64a 247805i bk8: 24a 247953i bk9: 24a 247950i bk10: 0a 248022i bk11: 0a 248022i bk12: 0a 248022i bk13: 0a 248024i bk14: 0a 248024i bk15: 0a 248025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000782179
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248025 n_nop=247618 n_act=12 n_pre=1 n_req=100 n_rd=392 n_write=2 bw_util=0.003177
n_activity=1343 dram_eff=0.5867
bk0: 0a 248024i bk1: 0a 248029i bk2: 36a 247951i bk3: 36a 247905i bk4: 64a 247893i bk5: 64a 247808i bk6: 64a 247893i bk7: 68a 247784i bk8: 24a 247965i bk9: 24a 247950i bk10: 0a 248022i bk11: 4a 248003i bk12: 0a 248021i bk13: 0a 248023i bk14: 4a 248003i bk15: 4a 248005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000757988
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248025 n_nop=247626 n_act=10 n_pre=0 n_req=98 n_rd=388 n_write=1 bw_util=0.003137
n_activity=1334 dram_eff=0.5832
bk0: 0a 248023i bk1: 0a 248024i bk2: 36a 247938i bk3: 36a 247889i bk4: 64a 247890i bk5: 64a 247812i bk6: 64a 247886i bk7: 64a 247819i bk8: 28a 247962i bk9: 24a 247951i bk10: 0a 248024i bk11: 0a 248026i bk12: 0a 248026i bk13: 0a 248026i bk14: 4a 248006i bk15: 4a 248004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000628969
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248025 n_nop=247611 n_act=13 n_pre=0 n_req=101 n_rd=400 n_write=1 bw_util=0.003234
n_activity=1374 dram_eff=0.5837
bk0: 0a 248023i bk1: 0a 248028i bk2: 36a 247942i bk3: 36a 247897i bk4: 64a 247891i bk5: 64a 247815i bk6: 64a 247888i bk7: 64a 247810i bk8: 24a 247967i bk9: 28a 247930i bk10: 4a 248004i bk11: 4a 248003i bk12: 4a 247996i bk13: 0a 248023i bk14: 4a 248005i bk15: 4a 248004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000874912
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248025 n_nop=247632 n_act=9 n_pre=0 n_req=96 n_rd=384 n_write=0 bw_util=0.003096
n_activity=1236 dram_eff=0.6214
bk0: 4a 248006i bk1: 0a 248025i bk2: 36a 247941i bk3: 36a 247894i bk4: 64a 247899i bk5: 64a 247804i bk6: 64a 247889i bk7: 64a 247821i bk8: 28a 247953i bk9: 24a 247947i bk10: 0a 248022i bk11: 0a 248024i bk12: 0a 248025i bk13: 0a 248025i bk14: 0a 248025i bk15: 0a 248026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000665256
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248025 n_nop=247611 n_act=12 n_pre=2 n_req=106 n_rd=392 n_write=8 bw_util=0.003225
n_activity=1326 dram_eff=0.6033
bk0: 0a 248025i bk1: 0a 248028i bk2: 40a 247911i bk3: 36a 247896i bk4: 64a 247884i bk5: 64a 247812i bk6: 64a 247889i bk7: 68a 247780i bk8: 24a 247965i bk9: 24a 247944i bk10: 4a 248005i bk11: 0a 248023i bk12: 4a 247981i bk13: 0a 248023i bk14: 0a 248024i bk15: 0a 248024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00148775
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248025 n_nop=247649 n_act=8 n_pre=0 n_req=92 n_rd=368 n_write=0 bw_util=0.002967
n_activity=1120 dram_eff=0.6571
bk0: 0a 248025i bk1: 0a 248028i bk2: 36a 247941i bk3: 36a 247903i bk4: 64a 247892i bk5: 64a 247807i bk6: 64a 247889i bk7: 64a 247809i bk8: 20a 247975i bk9: 20a 247955i bk10: 0a 248023i bk11: 0a 248023i bk12: 0a 248023i bk13: 0a 248024i bk14: 0a 248024i bk15: 0a 248025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000794275
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248025 n_nop=247641 n_act=9 n_pre=1 n_req=95 n_rd=372 n_write=2 bw_util=0.003016
n_activity=1220 dram_eff=0.6131
bk0: 0a 248026i bk1: 0a 248028i bk2: 36a 247950i bk3: 40a 247863i bk4: 64a 247882i bk5: 64a 247818i bk6: 64a 247891i bk7: 64a 247814i bk8: 20a 247975i bk9: 20a 247962i bk10: 0a 248023i bk11: 0a 248024i bk12: 0a 248024i bk13: 0a 248025i bk14: 0a 248025i bk15: 0a 248025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000955549

========= L2 cache stats =========
L2_cache_bank[0]: Access = 213, Miss = 47, Miss_rate = 0.221, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 212, Miss = 49, Miss_rate = 0.231, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 189, Miss = 47, Miss_rate = 0.249, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 184, Miss = 46, Miss_rate = 0.250, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 192, Miss = 48, Miss_rate = 0.250, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 218, Miss = 48, Miss_rate = 0.220, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 219, Miss = 50, Miss_rate = 0.228, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 193, Miss = 49, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[12]: Access = 219, Miss = 50, Miss_rate = 0.228, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 220, Miss = 50, Miss_rate = 0.227, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 199, Miss = 49, Miss_rate = 0.246, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 199, Miss = 50, Miss_rate = 0.251, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 189, Miss = 48, Miss_rate = 0.254, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 184, Miss = 46, Miss_rate = 0.250, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 185, Miss = 46, Miss_rate = 0.249, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 187, Miss = 46, Miss_rate = 0.246, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3176
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.0396
	minimum = 6
	maximum = 73
Network latency average = 11.1388
	minimum = 6
	maximum = 60
Slowest packet = 4441
Flit latency average = 11.8698
	minimum = 6
	maximum = 60
Slowest flit = 6944
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00157737
	minimum = 0.00121848 (at node 0)
	maximum = 0.00232618 (at node 41)
Accepted packet rate average = 0.00157737
	minimum = 0.00121848 (at node 0)
	maximum = 0.00232618 (at node 41)
Injected flit rate average = 0.00242809
	minimum = 0.00121848 (at node 0)
	maximum = 0.00616623 (at node 41)
Accepted flit rate average= 0.00242809
	minimum = 0.00169848 (at node 33)
	maximum = 0.00380312 (at node 15)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5849 (2 samples)
	minimum = 6 (2 samples)
	maximum = 66.5 (2 samples)
Network latency average = 10.9288 (2 samples)
	minimum = 6 (2 samples)
	maximum = 60 (2 samples)
Flit latency average = 11.5893 (2 samples)
	minimum = 6 (2 samples)
	maximum = 60 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.000997158 (2 samples)
	minimum = 0.000768878 (2 samples)
	maximum = 0.00150115 (2 samples)
Accepted packet rate average = 0.000997158 (2 samples)
	minimum = 0.000768878 (2 samples)
	maximum = 0.00150115 (2 samples)
Injected flit rate average = 0.00154004 (2 samples)
	minimum = 0.000768878 (2 samples)
	maximum = 0.00386958 (2 samples)
Accepted flit rate average = 0.00154004 (2 samples)
	minimum = 0.00106522 (2 samples)
	maximum = 0.00256829 (2 samples)
Injected packet size average = 1.54443 (2 samples)
Accepted packet size average = 1.54443 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 45 min, 23 sec (2723 sec)
gpgpu_simulation_rate = 866 (inst/sec)
gpgpu_simulation_rate = 213 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 146761
gpu_sim_insn = 1246472
gpu_ipc =       8.4932
gpu_tot_sim_cycle = 954393
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       3.7784
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 733
partiton_reqs_in_parallel = 3228742
partiton_reqs_in_parallel_total    = 2938628
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.4621
partiton_reqs_in_parallel_util = 3228742
partiton_reqs_in_parallel_util_total    = 2938628
gpu_sim_cycle_parition_util = 146761
gpu_tot_sim_cycle_parition_util    = 133574
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2432
partiton_replys_in_parallel_total    = 4356
L2_BW  =       1.5707 GB/Sec
L2_BW_total  =       0.6741 GB/Sec
gpu_total_sim_rate=948

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 4643
	L1I_total_cache_miss_rate = 0.0699
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 61741
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4643
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
113, 113, 112, 113, 112, 113, 112, 113, 113, 113, 113, 113, 113, 113, 113, 113, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 263, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26520	W0_Idle:1353652	W0_Scoreboard:3930244	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 46773 
averagemflatency = 9971 
max_icnt2mem_latency = 46532 
max_icnt2sh_latency = 954392 
mrq_lat_table:983 	39 	139 	63 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2525 	687 	0 	2 	267 	530 	778 	1320 	530 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1434 	33 	32 	0 	1862 	0 	0 	0 	2 	267 	530 	779 	1321 	528 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4030 	2075 	366 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	60 	6 	1 	0 	17 	22 	17 	32 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         8         8        16        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         8        15        16         0        16         6         9         1         2         0         0         0         0 
dram[2]:         0         0         8         0        16         0         0        16         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         9        15         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         9         0        16         0        16         6         0         1         0         0         0         0         0 
dram[5]:         0         0         0         9         0         0         0         0         9         0         1         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0        16        16         7         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0        16         0        16         0         0         2         2         0         0         0         0 
dram[8]:         0         0         9         0         0        16         0         2         0         6         1         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         3         0         1         0         0 
dram[10]:         0         0         0         9         0         0         0         0         6         6         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0     72652      7525     36470     59625       989       993      1531      1542    144137     94642     60778     65312     58888         0 
dram[1]:         0         0      3760     30965     97506     67150       997     91044    111265     67918     42830     59916     57685         0         0         0 
dram[2]:     86827         0    135172      3757     75258      8967    101261     23288     97038      1644     29892     50357         0     52962         0         0 
dram[3]:         0         0      3760    116929     89691      8966      1002     76253     84589      1623     71197     31261         0         0      3467         0 
dram[4]:         0         0      3755    101305      8965     57309     59581    112606     12260      1637    110273     62186         0         0       228       789 
dram[5]:         0         0      3758    127351      8969      8971     92925       995     95530      1622     40306     94642         0         0     43093      4014 
dram[6]:         0     86827      3755      3757      8965      8967     98852     75962    116451     70522     78858     96284     81984     84464       292      1131 
dram[7]:     53993         0      3755      3757      8969     87041       984     15505     51022      1624     79012     57165         0         0         0     42542 
dram[8]:         0      6072     69893      3757      8965     98700      1028    103867      1639     87788     87194     48300      1429         0     77053         0 
dram[9]:         0         0      3755      3757      8969      8971       968       973      1626      1629     64563     82467     39937     83068         0         0 
dram[10]:     19097     32122      3755     53219      8965      8967    101263       980    140022    113969     41264     83836         0         0         0     37332 
average row accesses per activate:
dram[0]:       inf      -nan  6.000000  4.500000  6.333333 10.000000 16.000000 16.000000  6.000000  6.000000  2.000000  1.000000  2.000000  2.000000  1.000000      -nan 
dram[1]:      -nan      -nan  8.000000  4.500000  6.000000  9.000000 16.000000  9.000000  4.000000  5.500000  2.000000  1.500000  4.000000      -nan      -nan      -nan 
dram[2]:  2.000000      -nan  5.000000  8.000000  9.000000 16.000000 17.000000  8.500000  8.000000  7.000000  3.000000  2.000000      -nan  3.000000      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  5.500000  6.000000 16.000000 16.000000 18.000000  9.000000  8.000000  2.000000  1.000000      -nan      -nan  1.000000      -nan 
dram[4]:      -nan      -nan  9.000000  5.500000 16.000000  6.333333 17.000000  6.666667  3.500000  8.000000  1.500000  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  5.500000 16.000000 16.000000 17.000000 16.000000  5.500000  6.000000  1.500000  2.000000      -nan      -nan  1.000000  1.000000 
dram[6]:      -nan  2.000000  9.000000  9.000000 16.000000 16.000000  9.000000  9.000000  4.500000  7.000000  3.000000  1.000000  2.000000  2.000000  1.000000  1.000000 
dram[7]:  1.000000      -nan  9.000000  9.000000 16.000000 10.000000 16.000000  8.500000  8.000000  7.000000  1.500000  3.000000      -nan      -nan      -nan  1.000000 
dram[8]:      -nan  1.000000  5.500000  9.000000 16.000000  9.000000 16.000000  9.000000  7.000000  5.000000  1.500000  1.000000  7.000000      -nan  1.000000      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  6.000000  5.000000  1.000000  2.500000  1.000000  1.500000      -nan      -nan 
dram[10]:  1.000000  1.000000 10.000000  5.500000 16.000000 16.000000 17.000000 16.000000  4.000000  4.000000  2.000000  2.000000      -nan      -nan      -nan  1.000000 
average row locality = 1230/184 = 6.684783
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0        10         9        18        18        16        16         6         6         1         1         1         1         1         0 
dram[1]:         0         0         8         9        17        17        16        17         7         9         4         2         2         0         0         0 
dram[2]:         1         0         9         8        17        16        16        17         8         7         3         1         0         1         0         0 
dram[3]:         0         0         9        10        17        16        16        16         8         8         2         2         0         0         1         0 
dram[4]:         0         0         9        10        16        18        16        18         7         8         2         1         0         0         1         1 
dram[5]:         0         0         9        10        16        16        16        16        10         6         2         2         0         0         1         1 
dram[6]:         0         1         9         9        16        16        17        17         8         7         3         1         1         1         1         1 
dram[7]:         1         0         9         9        16        18        16        17         8         7         2         4         0         0         0         1 
dram[8]:         0         1        10         9        16        17        16        17         7         8         2         1         1         0         1         0 
dram[9]:         0         0         9         9        16        16        16        16         6         5         1         4         1         2         0         0 
dram[10]:         1         1        10        10        16        16        16        16         7         7         2         1         0         0         0         1 
total reads: 1161
min_bank_accesses = 0!
chip skew: 108/101 = 1.07
number of total write accesses:
dram[0]:         0         0         2         0         1         2         0         0         0         0         1         0         1         1         0         0 
dram[1]:         0         0         0         0         1         1         0         1         1         2         0         1         2         0         0         0 
dram[2]:         1         0         1         0         1         0         1         0         0         0         0         1         0         2         0         0 
dram[3]:         0         0         0         1         1         0         0         2         1         0         0         0         0         0         0         0 
dram[4]:         0         0         0         1         0         1         1         2         0         0         1         0         0         0         0         0 
dram[5]:         0         0         0         1         0         0         1         0         1         0         1         0         0         0         0         0 
dram[6]:         0         1         0         0         0         0         1         1         1         0         0         0         1         1         0         0 
dram[7]:         0         0         0         0         0         2         0         0         0         0         1         2         0         0         0         0 
dram[8]:         0         0         1         0         0         1         0         1         0         2         1         0         6         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         1         0         1         0         0 
dram[10]:         0         0         0         1         0         0         1         0         1         1         0         1         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
average mf latency per bank:
dram[0]:       6678    none       41821     49589     84821     80821     34320     34314     40925     40930     16839     22091      9667      1914       900    none  
dram[1]:     none      none       59358     55021     88428     87819     31712     30021     34637     27133     13513     11243     11334    none      none      none  
dram[2]:      15119    none       53814     61914     88274     97471     29567     30530     30857     38842       391      4885    none        8168    none      none  
dram[3]:     none      none       57654     50576     92096    103344     37576     33676     28042     30827     29244     21070    none      none        4651    none  
dram[4]:     none      none       57580     49896    103452     88634     39326     33393     37208     30881     24903      8064    none      none           0         0
dram[5]:     none      none       57596     51343    105384    105335     36246     38193     25672     44513     10297     17733    none      none           0         0
dram[6]:     none       13699     61059     61012     97604     97553     34940     33395     33724     39321     10049       482      1979       170         0         0
dram[7]:       3868    none       51841     51761     98687     78943     42732     41242     36375     40943      4876     14897    none      none      none       21057
dram[8]:     none        7216     47465     57525     99342     90083     36841     33224     40194     32911     12767       352       241    none         380    none  
dram[9]:     none      none       57589     57534     94804     94775     32924     32959     49270     53089       250      7296     21310     14504    none      none  
dram[10]:      20054     21823     54085     47410     97412     97370     31212     32946     25496     21949     11103       170    none      none      none       20523
maximum mf latency per bank:
dram[0]:        252         0     40654     23735     38816     38808     26307     26312     23674     23677     33679     22091     19334      2947       250         0
dram[1]:          0         0     23727     23732     38944     38939     26309     32847     31094     33699     36433     20184     44995         0         0         0
dram[2]:      30238         0     42411     23753     38921     38908     26288     26291     23671     25844       352      9770         0     17599         0         0
dram[3]:          0         0     23747     38059     38943     38938     26303     26309     23676     23669     32806     20830         0         0      2958         0
dram[4]:          0         0     23738     30992     38920     38908     26300     26308     23716     23719     41507      7832         0         0         0         0
dram[5]:          0         0     23743     46773     38940     38937     26312     26317     23731     23737     30539     35121         0         0         0         0
dram[6]:          0     27398     23735     23746     38914     38898     28482     26317     36304     23683     21608       250      2947       341         0         0
dram[7]:       2958         0     23736     23743     38824     38819     26313     26322     23740     23681     14270     38892         0         0         0     20537
dram[8]:          0      5523     23736     23741     38798     38780     26311     26313     23679     31109     30237       352       245         0       250         0
dram[9]:          0         0     23735     23738     38820     38815     26310     26315     23677     23685       250     35542     20530     43262         0         0
dram[10]:      18101     20523     23733     23738     38794     38776     26312     26310     31087     23680     21855       341         0         0         0     20523
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520537 n_nop=520085 n_act=19 n_pre=5 n_req=113 n_rd=420 n_write=8 bw_util=0.001644
n_activity=1705 dram_eff=0.5021
bk0: 4a 520519i bk1: 0a 520540i bk2: 40a 520407i bk3: 36a 520399i bk4: 72a 520332i bk5: 72a 520269i bk6: 64a 520405i bk7: 64a 520334i bk8: 24a 520481i bk9: 24a 520463i bk10: 4a 520511i bk11: 4a 520517i bk12: 4a 520509i bk13: 4a 520509i bk14: 4a 520515i bk15: 0a 520536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000541748
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520537 n_nop=520067 n_act=20 n_pre=9 n_req=117 n_rd=432 n_write=9 bw_util=0.001694
n_activity=1831 dram_eff=0.4817
bk0: 0a 520538i bk1: 0a 520541i bk2: 32a 520472i bk3: 36a 520402i bk4: 68a 520349i bk5: 68a 520291i bk6: 64a 520392i bk7: 68a 520307i bk8: 28a 520433i bk9: 36a 520402i bk10: 16a 520468i bk11: 8a 520475i bk12: 8a 520491i bk13: 0a 520533i bk14: 0a 520536i bk15: 0a 520536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000566722
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520537 n_nop=520096 n_act=15 n_pre=3 n_req=111 n_rd=416 n_write=7 bw_util=0.001625
n_activity=1568 dram_eff=0.5395
bk0: 4a 520512i bk1: 0a 520537i bk2: 36a 520429i bk3: 32a 520428i bk4: 68a 520373i bk5: 64a 520317i bk6: 64a 520396i bk7: 68a 520318i bk8: 32a 520465i bk9: 28a 520455i bk10: 12a 520502i bk11: 4a 520510i bk12: 0a 520534i bk13: 4a 520499i bk14: 0a 520536i bk15: 0a 520538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000472589
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520537 n_nop=520093 n_act=15 n_pre=4 n_req=110 n_rd=420 n_write=5 bw_util=0.001633
n_activity=1622 dram_eff=0.524
bk0: 0a 520539i bk1: 0a 520542i bk2: 36a 520466i bk3: 40a 520379i bk4: 68a 520341i bk5: 64a 520325i bk6: 64a 520391i bk7: 64a 520316i bk8: 32a 520453i bk9: 32a 520450i bk10: 8a 520509i bk11: 8a 520483i bk12: 0a 520531i bk13: 0a 520534i bk14: 4a 520516i bk15: 0a 520535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000407272
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520537 n_nop=520077 n_act=19 n_pre=7 n_req=113 n_rd=428 n_write=6 bw_util=0.001668
n_activity=1731 dram_eff=0.5014
bk0: 0a 520538i bk1: 0a 520543i bk2: 36a 520466i bk3: 40a 520382i bk4: 64a 520407i bk5: 72a 520252i bk6: 64a 520404i bk7: 72a 520258i bk8: 28a 520443i bk9: 32a 520444i bk10: 8a 520475i bk11: 4a 520511i bk12: 0a 520532i bk13: 0a 520534i bk14: 4a 520515i bk15: 4a 520517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000501405
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520537 n_nop=520095 n_act=15 n_pre=3 n_req=109 n_rd=420 n_write=4 bw_util=0.001629
n_activity=1624 dram_eff=0.5222
bk0: 0a 520536i bk1: 0a 520537i bk2: 36a 520451i bk3: 40a 520365i bk4: 64a 520402i bk5: 64a 520324i bk6: 64a 520398i bk7: 64a 520331i bk8: 40a 520422i bk9: 24a 520462i bk10: 8a 520478i bk11: 8a 520510i bk12: 0a 520535i bk13: 0a 520538i bk14: 4a 520518i bk15: 4a 520517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00040343
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520537 n_nop=520078 n_act=18 n_pre=3 n_req=114 n_rd=432 n_write=6 bw_util=0.001683
n_activity=1664 dram_eff=0.5264
bk0: 0a 520535i bk1: 4a 520515i bk2: 36a 520454i bk3: 36a 520409i bk4: 64a 520404i bk5: 64a 520329i bk6: 68a 520364i bk7: 68a 520284i bk8: 32a 520433i bk9: 28a 520441i bk10: 12a 520502i bk11: 4a 520515i bk12: 4a 520508i bk13: 4a 520509i bk14: 4a 520515i bk15: 4a 520515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000543669
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520537 n_nop=520080 n_act=16 n_pre=4 n_req=113 n_rd=432 n_write=5 bw_util=0.001679
n_activity=1676 dram_eff=0.5215
bk0: 4a 520517i bk1: 0a 520537i bk2: 36a 520453i bk3: 36a 520407i bk4: 64a 520412i bk5: 72a 520263i bk6: 64a 520401i bk7: 68a 520302i bk8: 32a 520458i bk9: 28a 520454i bk10: 8a 520479i bk11: 16a 520452i bk12: 0a 520532i bk13: 0a 520533i bk14: 0a 520537i bk15: 4a 520519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000397666
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520537 n_nop=520078 n_act=18 n_pre=5 n_req=118 n_rd=424 n_write=12 bw_util=0.001675
n_activity=1645 dram_eff=0.5301
bk0: 0a 520537i bk1: 4a 520521i bk2: 40a 520422i bk3: 36a 520407i bk4: 64a 520398i bk5: 68a 520289i bk6: 64a 520402i bk7: 68a 520293i bk8: 28a 520472i bk9: 32a 520391i bk10: 8a 520479i bk11: 4a 520513i bk12: 4a 520489i bk13: 0a 520533i bk14: 4a 520515i bk15: 0a 520535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000962468
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc0267280, atomic=0 1 entries : 0x7f203a398b70 :  mf: uid=130554, sid03:w24, part=9, addr=0xc0267280, load , size=32, unknown  status = IN_PARTITION_DRAM (954392), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520537 n_nop=520117 n_act=14 n_pre=2 n_req=103 n_rd=402 n_write=2 bw_util=0.001552
n_activity=1420 dram_eff=0.569
bk0: 0a 520536i bk1: 0a 520540i bk2: 36a 520453i bk3: 36a 520415i bk4: 64a 520404i bk5: 64a 520319i bk6: 64a 520401i bk7: 64a 520322i bk8: 24a 520482i bk9: 20a 520469i bk10: 4a 520517i bk11: 14a 520469i bk12: 4a 520515i bk13: 8a 520477i bk14: 0a 520531i bk15: 0a 520535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000447615
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520537 n_nop=520097 n_act=16 n_pre=3 n_req=109 n_rd=416 n_write=5 bw_util=0.001618
n_activity=1596 dram_eff=0.5276
bk0: 4a 520517i bk1: 4a 520519i bk2: 40a 520452i bk3: 40a 520374i bk4: 64a 520393i bk5: 64a 520330i bk6: 64a 520405i bk7: 64a 520329i bk8: 28a 520445i bk9: 28a 520431i bk10: 8a 520508i bk11: 4a 520509i bk12: 0a 520534i bk13: 0a 520536i bk14: 0a 520537i bk15: 4a 520518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000535985

========= L2 cache stats =========
L2_cache_bank[0]: Access = 327, Miss = 54, Miss_rate = 0.165, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 315, Miss = 51, Miss_rate = 0.162, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 321, Miss = 54, Miss_rate = 0.168, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 293, Miss = 54, Miss_rate = 0.184, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 293, Miss = 54, Miss_rate = 0.184, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 289, Miss = 50, Miss_rate = 0.173, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[6]: Access = 314, Miss = 53, Miss_rate = 0.169, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 299, Miss = 52, Miss_rate = 0.174, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 328, Miss = 51, Miss_rate = 0.155, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 337, Miss = 56, Miss_rate = 0.166, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 303, Miss = 54, Miss_rate = 0.178, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 316, Miss = 51, Miss_rate = 0.161, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[12]: Access = 325, Miss = 55, Miss_rate = 0.169, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 318, Miss = 53, Miss_rate = 0.167, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 298, Miss = 52, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 307, Miss = 56, Miss_rate = 0.182, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 301, Miss = 53, Miss_rate = 0.176, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 304, Miss = 53, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 294, Miss = 49, Miss_rate = 0.167, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 288, Miss = 52, Miss_rate = 0.181, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 319, Miss = 52, Miss_rate = 0.163, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 299, Miss = 52, Miss_rate = 0.174, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 6788
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1710
L2_total_cache_pending_hits = 3180
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2316
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3051
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13898
icnt_total_pkts_simt_to_mem=6941
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.69613
	minimum = 6
	maximum = 24
Network latency average = 7.66406
	minimum = 6
	maximum = 18
Slowest packet = 9543
Flit latency average = 7.26189
	minimum = 6
	maximum = 17
Slowest flit = 14509
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000331425
	minimum = 0.000218043 (at node 1)
	maximum = 0.00053148 (at node 3)
Accepted packet rate average = 0.000331425
	minimum = 0.000218043 (at node 1)
	maximum = 0.00053148 (at node 3)
Injected flit rate average = 0.000498774
	minimum = 0.000218043 (at node 1)
	maximum = 0.000875579 (at node 48)
Accepted flit rate average= 0.000498774
	minimum = 0.000347506 (at node 39)
	maximum = 0.00100164 (at node 3)
Injected packet length average = 1.50493
Accepted packet length average = 1.50493
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.2886 (3 samples)
	minimum = 6 (3 samples)
	maximum = 52.3333 (3 samples)
Network latency average = 9.84052 (3 samples)
	minimum = 6 (3 samples)
	maximum = 46 (3 samples)
Flit latency average = 10.1468 (3 samples)
	minimum = 6 (3 samples)
	maximum = 45.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.000775247 (3 samples)
	minimum = 0.000585267 (3 samples)
	maximum = 0.00117793 (3 samples)
Accepted packet rate average = 0.000775247 (3 samples)
	minimum = 0.000585267 (3 samples)
	maximum = 0.00117793 (3 samples)
Injected flit rate average = 0.00119295 (3 samples)
	minimum = 0.000585267 (3 samples)
	maximum = 0.00287158 (3 samples)
Accepted flit rate average = 0.00119295 (3 samples)
	minimum = 0.000825985 (3 samples)
	maximum = 0.00204607 (3 samples)
Injected packet size average = 1.5388 (3 samples)
Accepted packet size average = 1.5388 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 20 sec (3800 sec)
gpgpu_simulation_rate = 948 (inst/sec)
gpgpu_simulation_rate = 251 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1302
gpu_sim_insn = 1114592
gpu_ipc =     856.0615
gpu_tot_sim_cycle = 1177845
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       4.0079
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 808
partiton_reqs_in_parallel = 28644
partiton_reqs_in_parallel_total    = 6167370
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.2605
partiton_reqs_in_parallel_util = 28644
partiton_reqs_in_parallel_util_total    = 6167370
gpu_sim_cycle_parition_util = 1302
gpu_tot_sim_cycle_parition_util    = 280335
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6788
L2_BW  =     162.4869 GB/Sec
L2_BW_total  =       0.7259 GB/Sec
gpu_total_sim_rate=1211

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 4643
	L1I_total_cache_miss_rate = 0.0533
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 82451
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4643
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
134, 134, 133, 134, 133, 134, 133, 149, 134, 134, 134, 134, 134, 134, 134, 134, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 284, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31169	W0_Idle:1361043	W0_Scoreboard:3943758	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 46773 
averagemflatency = 7587 
max_icnt2mem_latency = 46532 
max_icnt2sh_latency = 1177844 
mrq_lat_table:983 	39 	139 	63 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4750 	694 	0 	2 	267 	530 	778 	1320 	530 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2540 	105 	32 	0 	2916 	0 	0 	0 	2 	267 	530 	779 	1321 	528 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5460 	2610 	449 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	184 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	6 	1 	0 	17 	22 	17 	32 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         8         8        16        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         8        15        16         0        16         6         9         1         2         0         0         0         0 
dram[2]:         0         0         8         0        16         0         0        16         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         9        15         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         9         0        16         0        16         6         0         1         0         0         0         0         0 
dram[5]:         0         0         0         9         0         0         0         0         9         0         1         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0        16        16         7         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0        16         0        16         0         0         2         2         0         0         0         0 
dram[8]:         0         0         9         0         0        16         0         2         0         6         1         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         3         0         1         0         0 
dram[10]:         0         0         0         9         0         0         0         0         6         6         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0     72652      7525     36470     59625       989       993      1531      1542    144137     94642     60778     65312     58888         0 
dram[1]:         0         0      3760     30965     97506     67150       997     91044    111265     67918     42830     59916     57685         0         0         0 
dram[2]:     86827         0    135172      3757     75258      8967    101261     23288     97038      1644     29892     50357         0     52962         0         0 
dram[3]:         0         0      3760    116929     89691      8966      1002     76253     84589      1623     71197     31261         0         0      3467         0 
dram[4]:         0         0      3755    101305      8965     57309     59581    112606     12260      1637    110273     62186         0         0       228       789 
dram[5]:         0         0      3758    127351      8969      8971     92925       995     95530      1622     40306     94642         0         0     43093      4014 
dram[6]:         0     86827      3755      3757      8965      8967     98852     75962    116451     70522     78858     96284     81984     84464       292      1131 
dram[7]:     53993         0      3755      3757      8969     87041       984     15505     51022      1624     79012     57165         0         0         0     42542 
dram[8]:         0      6072     69893      3757      8965     98700      1028    103867      1639     87788     87194     48300      1429         0     77053         0 
dram[9]:         0         0      3755      3757      8969      8971       968       973      1626      1629     64563     82467     39937     83068         0         0 
dram[10]:     19097     32122      3755     53219      8965      8967    101263       980    140022    113969     41264     83836         0         0         0     37332 
average row accesses per activate:
dram[0]:       inf      -nan  6.000000  4.500000  6.333333 10.000000 16.000000 16.000000  6.000000  6.000000  2.000000  1.000000  2.000000  2.000000  1.000000      -nan 
dram[1]:      -nan      -nan  8.000000  4.500000  6.000000  9.000000 16.000000  9.000000  4.000000  5.500000  2.000000  1.500000  4.000000      -nan      -nan      -nan 
dram[2]:  2.000000      -nan  5.000000  8.000000  9.000000 16.000000 17.000000  8.500000  8.000000  7.000000  3.000000  2.000000      -nan  3.000000      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  5.500000  6.000000 16.000000 16.000000 18.000000  9.000000  8.000000  2.000000  1.000000      -nan      -nan  1.000000      -nan 
dram[4]:      -nan      -nan  9.000000  5.500000 16.000000  6.333333 17.000000  6.666667  3.500000  8.000000  1.500000  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  5.500000 16.000000 16.000000 17.000000 16.000000  5.500000  6.000000  1.500000  2.000000      -nan      -nan  1.000000  1.000000 
dram[6]:      -nan  2.000000  9.000000  9.000000 16.000000 16.000000  9.000000  9.000000  4.500000  7.000000  3.000000  1.000000  2.000000  2.000000  1.000000  1.000000 
dram[7]:  1.000000      -nan  9.000000  9.000000 16.000000 10.000000 16.000000  8.500000  8.000000  7.000000  1.500000  3.000000      -nan      -nan      -nan  1.000000 
dram[8]:      -nan  1.000000  5.500000  9.000000 16.000000  9.000000 16.000000  9.000000  7.000000  5.000000  1.500000  1.000000  7.000000      -nan  1.000000      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  6.000000  5.000000  1.000000  2.500000  1.000000  1.500000      -nan      -nan 
dram[10]:  1.000000  1.000000 10.000000  5.500000 16.000000 16.000000 17.000000 16.000000  4.000000  4.000000  2.000000  2.000000      -nan      -nan      -nan  1.000000 
average row locality = 1230/184 = 6.684783
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0        10         9        18        18        16        16         6         6         1         1         1         1         1         0 
dram[1]:         0         0         8         9        17        17        16        17         7         9         4         2         2         0         0         0 
dram[2]:         1         0         9         8        17        16        16        17         8         7         3         1         0         1         0         0 
dram[3]:         0         0         9        10        17        16        16        16         8         8         2         2         0         0         1         0 
dram[4]:         0         0         9        10        16        18        16        18         7         8         2         1         0         0         1         1 
dram[5]:         0         0         9        10        16        16        16        16        10         6         2         2         0         0         1         1 
dram[6]:         0         1         9         9        16        16        17        17         8         7         3         1         1         1         1         1 
dram[7]:         1         0         9         9        16        18        16        17         8         7         2         4         0         0         0         1 
dram[8]:         0         1        10         9        16        17        16        17         7         8         2         1         1         0         1         0 
dram[9]:         0         0         9         9        16        16        16        16         6         5         1         4         1         2         0         0 
dram[10]:         1         1        10        10        16        16        16        16         7         7         2         1         0         0         0         1 
total reads: 1161
min_bank_accesses = 0!
chip skew: 108/101 = 1.07
number of total write accesses:
dram[0]:         0         0         2         0         1         2         0         0         0         0         1         0         1         1         0         0 
dram[1]:         0         0         0         0         1         1         0         1         1         2         0         1         2         0         0         0 
dram[2]:         1         0         1         0         1         0         1         0         0         0         0         1         0         2         0         0 
dram[3]:         0         0         0         1         1         0         0         2         1         0         0         0         0         0         0         0 
dram[4]:         0         0         0         1         0         1         1         2         0         0         1         0         0         0         0         0 
dram[5]:         0         0         0         1         0         0         1         0         1         0         1         0         0         0         0         0 
dram[6]:         0         1         0         0         0         0         1         1         1         0         0         0         1         1         0         0 
dram[7]:         0         0         0         0         0         2         0         0         0         0         1         2         0         0         0         0 
dram[8]:         0         0         1         0         0         1         0         1         0         2         1         0         6         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         1         0         1         0         0 
dram[10]:         0         0         0         1         0         0         1         0         1         1         0         1         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
average mf latency per bank:
dram[0]:       6678    none       41821     49589     84894     80847     35076     35050     41755     41711     16839     22223      9667      1914       900    none  
dram[1]:     none      none       59387     55021     88482     87899     32432     30648     35232     27601     13604     11320     11334    none      none      none  
dram[2]:      15119    none       53837     61914     88324     97526     30233     31171     31461     39488       623      4885    none        8168    none      none  
dram[3]:     none      none       57654     50576     92145    103421     38311     34307     28539     31342     29593     21186    none      none        4651    none  
dram[4]:     none      none       57580     49917    103536     88673     40044     33989     37846     31461     24980      8064    none      none           0         0
dram[5]:     none      none       57596     51343    105431    105390     36968     38939     26148     45315     10374     17965    none      none           0         0
dram[6]:     none       13699     61059     61052     97722     97654     35615     34060     34272     40013     10247       482      1979       170         0         0
dram[7]:       3868    none       51856     51776     98819     79020     43508     41954     36965     41584      4953     14974    none      none      none       21057
dram[8]:     none        7216     47507     57554     99469     90173     37577     33859     40868     33362     12767       584      1100    none         380    none  
dram[9]:     none      none       57589     57563     94913     94875     33687     33715     49901     53817       482      7435     21310     14504    none      none  
dram[10]:      20054     21823     54131     47410     97501     97471     31932     33690     26055     22447     11335       170    none      none      none       20523
maximum mf latency per bank:
dram[0]:        252         0     40654     23735     38816     38808     26307     26312     23674     23677     33679     22091     19334      2947       250         0
dram[1]:          0         0     23727     23732     38944     38939     26309     32847     31094     33699     36433     20184     44995         0         0         0
dram[2]:      30238         0     42411     23753     38921     38908     26288     26291     23671     25844       352      9770         0     17599         0         0
dram[3]:          0         0     23747     38059     38943     38938     26303     26309     23676     23669     32806     20830         0         0      2958         0
dram[4]:          0         0     23738     30992     38920     38908     26300     26308     23716     23719     41507      7832         0         0         0         0
dram[5]:          0         0     23743     46773     38940     38937     26312     26317     23731     23737     30539     35121         0         0         0         0
dram[6]:          0     27398     23735     23746     38914     38898     28482     26317     36304     23683     21608       250      2947       341         0         0
dram[7]:       2958         0     23736     23743     38824     38819     26313     26322     23740     23681     14270     38892         0         0         0     20537
dram[8]:          0      5523     23736     23741     38798     38780     26311     26313     23679     31109     30237       352       245         0       250         0
dram[9]:          0         0     23735     23738     38820     38815     26310     26315     23677     23685       250     35542     20530     43262         0         0
dram[10]:      18101     20523     23733     23738     38794     38776     26312     26310     31087     23680     21855       341         0         0         0     20523
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522953 n_nop=522501 n_act=19 n_pre=5 n_req=113 n_rd=420 n_write=8 bw_util=0.001637
n_activity=1705 dram_eff=0.5021
bk0: 4a 522935i bk1: 0a 522956i bk2: 40a 522823i bk3: 36a 522815i bk4: 72a 522748i bk5: 72a 522685i bk6: 64a 522821i bk7: 64a 522750i bk8: 24a 522897i bk9: 24a 522879i bk10: 4a 522927i bk11: 4a 522933i bk12: 4a 522925i bk13: 4a 522925i bk14: 4a 522931i bk15: 0a 522952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000539245
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522953 n_nop=522483 n_act=20 n_pre=9 n_req=117 n_rd=432 n_write=9 bw_util=0.001687
n_activity=1831 dram_eff=0.4817
bk0: 0a 522954i bk1: 0a 522957i bk2: 32a 522888i bk3: 36a 522818i bk4: 68a 522765i bk5: 68a 522707i bk6: 64a 522808i bk7: 68a 522723i bk8: 28a 522849i bk9: 36a 522818i bk10: 16a 522884i bk11: 8a 522891i bk12: 8a 522907i bk13: 0a 522949i bk14: 0a 522952i bk15: 0a 522952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000564104
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522953 n_nop=522512 n_act=15 n_pre=3 n_req=111 n_rd=416 n_write=7 bw_util=0.001618
n_activity=1568 dram_eff=0.5395
bk0: 4a 522928i bk1: 0a 522953i bk2: 36a 522845i bk3: 32a 522844i bk4: 68a 522789i bk5: 64a 522733i bk6: 64a 522812i bk7: 68a 522734i bk8: 32a 522881i bk9: 28a 522871i bk10: 12a 522918i bk11: 4a 522926i bk12: 0a 522950i bk13: 4a 522915i bk14: 0a 522952i bk15: 0a 522954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000470406
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522953 n_nop=522509 n_act=15 n_pre=4 n_req=110 n_rd=420 n_write=5 bw_util=0.001625
n_activity=1622 dram_eff=0.524
bk0: 0a 522955i bk1: 0a 522958i bk2: 36a 522882i bk3: 40a 522795i bk4: 68a 522757i bk5: 64a 522741i bk6: 64a 522807i bk7: 64a 522732i bk8: 32a 522869i bk9: 32a 522866i bk10: 8a 522925i bk11: 8a 522899i bk12: 0a 522947i bk13: 0a 522950i bk14: 4a 522932i bk15: 0a 522951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00040539
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522953 n_nop=522493 n_act=19 n_pre=7 n_req=113 n_rd=428 n_write=6 bw_util=0.00166
n_activity=1731 dram_eff=0.5014
bk0: 0a 522954i bk1: 0a 522959i bk2: 36a 522882i bk3: 40a 522798i bk4: 64a 522823i bk5: 72a 522668i bk6: 64a 522820i bk7: 72a 522674i bk8: 28a 522859i bk9: 32a 522860i bk10: 8a 522891i bk11: 4a 522927i bk12: 0a 522948i bk13: 0a 522950i bk14: 4a 522931i bk15: 4a 522933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000499089
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522953 n_nop=522511 n_act=15 n_pre=3 n_req=109 n_rd=420 n_write=4 bw_util=0.001622
n_activity=1624 dram_eff=0.5222
bk0: 0a 522952i bk1: 0a 522953i bk2: 36a 522867i bk3: 40a 522781i bk4: 64a 522818i bk5: 64a 522740i bk6: 64a 522814i bk7: 64a 522747i bk8: 40a 522838i bk9: 24a 522878i bk10: 8a 522894i bk11: 8a 522926i bk12: 0a 522951i bk13: 0a 522954i bk14: 4a 522934i bk15: 4a 522933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000401566
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522953 n_nop=522494 n_act=18 n_pre=3 n_req=114 n_rd=432 n_write=6 bw_util=0.001675
n_activity=1664 dram_eff=0.5264
bk0: 0a 522951i bk1: 4a 522931i bk2: 36a 522870i bk3: 36a 522825i bk4: 64a 522820i bk5: 64a 522745i bk6: 68a 522780i bk7: 68a 522700i bk8: 32a 522849i bk9: 28a 522857i bk10: 12a 522918i bk11: 4a 522931i bk12: 4a 522924i bk13: 4a 522925i bk14: 4a 522931i bk15: 4a 522931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000541158
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522953 n_nop=522496 n_act=16 n_pre=4 n_req=113 n_rd=432 n_write=5 bw_util=0.001671
n_activity=1676 dram_eff=0.5215
bk0: 4a 522933i bk1: 0a 522953i bk2: 36a 522869i bk3: 36a 522823i bk4: 64a 522828i bk5: 72a 522679i bk6: 64a 522817i bk7: 68a 522718i bk8: 32a 522874i bk9: 28a 522870i bk10: 8a 522895i bk11: 16a 522868i bk12: 0a 522948i bk13: 0a 522949i bk14: 0a 522953i bk15: 4a 522935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000395829
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522953 n_nop=522494 n_act=18 n_pre=5 n_req=118 n_rd=424 n_write=12 bw_util=0.001667
n_activity=1645 dram_eff=0.5301
bk0: 0a 522953i bk1: 4a 522937i bk2: 40a 522838i bk3: 36a 522823i bk4: 64a 522814i bk5: 68a 522705i bk6: 64a 522818i bk7: 68a 522709i bk8: 28a 522888i bk9: 32a 522807i bk10: 8a 522895i bk11: 4a 522929i bk12: 4a 522905i bk13: 0a 522949i bk14: 4a 522931i bk15: 0a 522951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000958021
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522953 n_nop=522531 n_act=14 n_pre=2 n_req=103 n_rd=404 n_write=2 bw_util=0.001553
n_activity=1438 dram_eff=0.5647
bk0: 0a 522952i bk1: 0a 522956i bk2: 36a 522869i bk3: 36a 522831i bk4: 64a 522820i bk5: 64a 522735i bk6: 64a 522817i bk7: 64a 522738i bk8: 24a 522898i bk9: 20a 522885i bk10: 4a 522933i bk11: 16a 522882i bk12: 4a 522931i bk13: 8a 522893i bk14: 0a 522947i bk15: 0a 522951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000445547
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522953 n_nop=522513 n_act=16 n_pre=3 n_req=109 n_rd=416 n_write=5 bw_util=0.00161
n_activity=1596 dram_eff=0.5276
bk0: 4a 522933i bk1: 4a 522935i bk2: 40a 522868i bk3: 40a 522790i bk4: 64a 522809i bk5: 64a 522746i bk6: 64a 522821i bk7: 64a 522745i bk8: 28a 522861i bk9: 28a 522847i bk10: 8a 522924i bk11: 4a 522925i bk12: 0a 522950i bk13: 0a 522952i bk14: 0a 522953i bk15: 4a 522934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000533509

========= L2 cache stats =========
L2_cache_bank[0]: Access = 428, Miss = 54, Miss_rate = 0.126, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 411, Miss = 51, Miss_rate = 0.124, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 418, Miss = 54, Miss_rate = 0.129, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 393, Miss = 54, Miss_rate = 0.137, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 393, Miss = 54, Miss_rate = 0.137, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 385, Miss = 50, Miss_rate = 0.130, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[6]: Access = 416, Miss = 53, Miss_rate = 0.127, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 397, Miss = 52, Miss_rate = 0.131, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 426, Miss = 51, Miss_rate = 0.120, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 435, Miss = 56, Miss_rate = 0.129, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 399, Miss = 54, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 412, Miss = 51, Miss_rate = 0.124, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[12]: Access = 428, Miss = 55, Miss_rate = 0.129, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 420, Miss = 53, Miss_rate = 0.126, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 403, Miss = 52, Miss_rate = 0.129, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 408, Miss = 56, Miss_rate = 0.137, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 449, Miss = 53, Miss_rate = 0.118, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 405, Miss = 53, Miss_rate = 0.131, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 390, Miss = 49, Miss_rate = 0.126, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 388, Miss = 52, Miss_rate = 0.134, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 421, Miss = 52, Miss_rate = 0.124, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 395, Miss = 52, Miss_rate = 0.132, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 9020
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3180
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4364
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3051
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 268
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=18178
icnt_total_pkts_simt_to_mem=9357
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.67944
	minimum = 6
	maximum = 45
Network latency average = 9.13127
	minimum = 6
	maximum = 35
Slowest packet = 15149
Flit latency average = 9.0799
	minimum = 6
	maximum = 34
Slowest flit = 22777
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0343121
	minimum = 0.0245965 (at node 4)
	maximum = 0.0568793 (at node 44)
Accepted packet rate average = 0.0343121
	minimum = 0.0245965 (at node 4)
	maximum = 0.0568793 (at node 44)
Injected flit rate average = 0.0514681
	minimum = 0.0245965 (at node 4)
	maximum = 0.093774 (at node 44)
Accepted flit rate average= 0.0514681
	minimum = 0.038432 (at node 29)
	maximum = 0.076864 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1363 (4 samples)
	minimum = 6 (4 samples)
	maximum = 50.5 (4 samples)
Network latency average = 9.66321 (4 samples)
	minimum = 6 (4 samples)
	maximum = 43.25 (4 samples)
Flit latency average = 9.8801 (4 samples)
	minimum = 6 (4 samples)
	maximum = 42.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.00915945 (4 samples)
	minimum = 0.00658807 (4 samples)
	maximum = 0.0151033 (4 samples)
Accepted packet rate average = 0.00915945 (4 samples)
	minimum = 0.00658807 (4 samples)
	maximum = 0.0151033 (4 samples)
Injected flit rate average = 0.0137617 (4 samples)
	minimum = 0.00658807 (4 samples)
	maximum = 0.0255972 (4 samples)
Accepted flit rate average = 0.0137617 (4 samples)
	minimum = 0.0102275 (4 samples)
	maximum = 0.0207505 (4 samples)
Injected packet size average = 1.50246 (4 samples)
Accepted packet size average = 1.50246 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 4 min, 58 sec (3898 sec)
gpgpu_simulation_rate = 1211 (inst/sec)
gpgpu_simulation_rate = 302 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 276949
gpu_sim_insn = 1253132
gpu_ipc =       4.5248
gpu_tot_sim_cycle = 1682016
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       3.5516
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 808
partiton_reqs_in_parallel = 6092878
partiton_reqs_in_parallel_total    = 6196014
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.3060
partiton_reqs_in_parallel_util = 6092878
partiton_reqs_in_parallel_util_total    = 6196014
gpu_sim_cycle_parition_util = 276949
gpu_tot_sim_cycle_parition_util    = 281637
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 4376
partiton_replys_in_parallel_total    = 9020
L2_BW  =       1.4977 GB/Sec
L2_BW_total  =       0.7549 GB/Sec
gpu_total_sim_rate=598

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 4660
	L1I_total_cache_miss_rate = 0.0409
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 109206
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4660
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
180, 180, 179, 180, 179, 180, 179, 195, 351, 180, 180, 180, 180, 180, 180, 180, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 307, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 4920
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37150	W0_Idle:7534652	W0_Scoreboard:9524245	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 39 
maxdqlatency = 0 
maxmflatency = 130080 
averagemflatency = 6203 
max_icnt2mem_latency = 129824 
max_icnt2sh_latency = 1682015 
mrq_lat_table:1643 	41 	146 	205 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8638 	986 	0 	3 	269 	533 	784 	1336 	566 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5343 	125 	32 	0 	4288 	0 	0 	1 	2 	269 	533 	785 	1337 	564 	117 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9033 	2755 	450 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	303 	13 	3 	1 	18 	24 	37 	68 	38 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         8         8        16        16        16        16         7         6         3         1         2         2         1         0 
dram[1]:         2         0         8         8        15        16        16        16         6         9         4         4         0         0         0         0 
dram[2]:         0         1         8         8        16        16        17        16        11         7         4         3         2         0         1         0 
dram[3]:         0         1        10         9        15        16        16        18         9        10         5         3         1         0         1         0 
dram[4]:         0         0         9         9        16        16        17        16         6         8         2         5         0         1         0         1 
dram[5]:         0         0         9         9        16        16         0        16         9        10         4         8         0         1         0         0 
dram[6]:         0         0         9        10        16        16        16        16         7         9         6         3         6         6         1         0 
dram[7]:         1         0         0         9        16        16         0        16         8        10         4         4         1         0         0         0 
dram[8]:         0         1         9         9        16        16        16        16         9         6         5         4         7         0         0         0 
dram[9]:         0         0         9         9        16        16        16        16         8         5         2         4         1         2         1         1 
dram[10]:         1         1        10         9        16         0        17        16         6         6         6         6         0         0         0         0 
maximum service time to same row:
dram[0]:    202592     71110     72652    247388     36470     83273    244656    164310    129670    122151    144137     94642     83272    134499    106002    185730 
dram[1]:    140047    230015    131442     30965    161052    145101    132633     91044    111265     67918     80775     59916     57685    110818         0         0 
dram[2]:     86827     94250    135172    109918    119954     12649    101261    179016     98880    103331    108373    123014     78100     52962     93781         0 
dram[3]:         0     91950    107794    116929    247283    226259    222533    110844     84589    176292    127559    120645    146655    148455     96299     50270 
dram[4]:     34640         0    116850    101305    129875     57309     73505    112606    125241    114070    110273    119486    128420    132923       228     98977 
dram[5]:         0         0    150044    127351    112014    126398     92925    161022     95530    158576     56971    182288    145258    132854     43093      4014 
dram[6]:    230018     86827    125515    122058    138538    110873    106718     75962    142951     70522     83427     96284    137611    137939     63003      1131 
dram[7]:     53993    163163      3755    197603    137139     87041       984    231759     74949    201142     79012     57165     85443    115208     11195     42542 
dram[8]:     84135    142316    130709    202974    101220     98700    192517    194975    153002     87788     87194     71166    151625    214788     77053         0 
dram[9]:     89345     26825    136317    213038    191437    140348    153502    114422    262256    120473    115300     82799    190976     83068    211005    197981 
dram[10]:    195374     32122    215086     53219    153696      8967    101263    231640    140022    113969    111143     99744    131025    112302         0     37332 
average row accesses per activate:
dram[0]:  2.500000  1.000000  5.250000  4.333333  7.666667  5.750000  9.500000  9.000000  2.333333  5.666667  2.000000  2.666667  2.000000  1.500000  1.000000  1.000000 
dram[1]:  2.000000  2.000000  6.000000  4.500000  5.400000  5.250000  8.333333 11.500000  4.333333  4.666667  2.142857  3.500000  4.000000  6.000000      -nan      -nan 
dram[2]:  4.000000  3.500000  3.250000  3.666667  5.250000  9.000000  6.666667  7.000000  7.500000  2.800000  2.500000  1.800000  1.200000  3.000000  1.000000      -nan 
dram[3]:      -nan  1.500000  6.000000  4.500000  5.500000 10.000000 10.000000  7.000000  5.000000  5.000000  2.400000  2.333333  1.500000  4.000000  1.000000  1.000000 
dram[4]:  1.000000      -nan  9.500000  7.500000  9.000000  7.000000  5.400000  8.666667  2.300000  2.666667  2.000000  2.000000  1.000000  1.500000  1.000000  1.000000 
dram[5]:      -nan      -nan  4.000000  9.500000  5.250000 10.000000 17.000000 10.000000  3.000000  2.833333  2.000000  5.000000  4.000000  2.666667  1.000000  1.000000 
dram[6]:  2.000000  2.000000  5.500000  5.500000 11.000000 11.000000  6.333333 14.000000  3.500000  2.833333  3.000000  1.833333  3.500000  3.500000  1.500000  1.000000 
dram[7]:  1.000000  3.000000  9.000000  5.000000  9.000000 11.000000 16.000000  6.666667  3.600000  4.333333  1.888889  2.666667  1.500000  6.000000  1.000000  1.000000 
dram[8]:  2.000000  2.500000  4.000000  6.500000 11.000000  9.000000  7.000000  6.333333  5.000000  2.800000  2.000000  2.500000  4.500000  4.000000  1.000000      -nan 
dram[9]:  1.000000  1.000000  5.500000  5.500000  9.000000  9.000000  7.000000 12.000000  6.000000  3.000000  1.400000  2.666667  1.333333  1.250000  1.000000  1.000000 
dram[10]:  1.333333  1.000000  6.000000  9.500000  7.500000 16.000000  6.666667 10.500000  2.625000  2.800000  3.166667  2.400000  1.000000  2.000000      -nan  1.000000 
average row locality = 2058/498 = 4.132530
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         2        15        11        20        20        17        17        12        12         9         8         3         4         2         1 
dram[1]:         3         1        10         9        22        19        21        19        11        12        12        11         2         3         0         0 
dram[2]:         2         4        11        10        19        18        18        19        13        12        11        13         5         1         2         0 
dram[3]:         0         2        11        14        19        18        18        22        13        17        10        10         2         2         2         1 
dram[4]:         1         0        14        12        22        19        22        21        18        14        10        11         1         2         1         2 
dram[5]:         0         0        11        13        19        18        16        18        15        15        14         9         2         5         1         1 
dram[6]:         1         1        10        11        19        19        18        22        12        14        11         9         4         4         3         1 
dram[7]:         2         2         9        10        17        19        16        19        17        12        12         6         2         3         1         1 
dram[8]:         2         3        13        11        19        17        19        18        13        11        12        11         2         2         1         0 
dram[9]:         1         1        10        10        17        17        19        20        10        10         5        12         3         4         2         2 
dram[10]:         3         2        11        14        23        16        18        18        16        12        12        10         1         1         0         1 
total reads: 1720
min_bank_accesses = 0!
chip skew: 170/143 = 1.19
number of total write accesses:
dram[0]:         1         0         6         2         3         3         2         1         2         5         3         0         1         2         0         0 
dram[1]:         1         1         2         0         5         2         4         4         2         2         3         3         2         3         0         0 
dram[2]:         2         3         2         1         2         0         2         2         2         2         4         5         1         2         0         0 
dram[3]:         0         1         1         4         3         2         2         6         2         3         2         4         1         2         0         0 
dram[4]:         0         0         5         3         5         2         5         5         5         2         2         3         0         1         0         0 
dram[5]:         0         0         1         6         2         2         1         2         3         2         4         1         2         3         0         0 
dram[6]:         1         1         1         0         3         3         1         6         2         3         1         2         3         3         0         0 
dram[7]:         0         1         0         0         1         3         0         1         1         1         5         2         1         3         0         0 
dram[8]:         0         2         3         2         3         1         2         1         2         3         4         4         7         2         0         0 
dram[9]:         0         0         1         1         1         1         2         4         2         2         2         4         1         1         0         0 
dram[10]:         1         0         1         5         7         0         2         3         5         2         7         2         0         1         0         0 
total reads: 338
min_bank_accesses = 0!
chip skew: 38/19 = 2.00
average mf latency per bank:
dram[0]:      27748     83848     31473     50554     70709     76167     35753     31244     27466     35052      3200      8505     65852      3886     63593    128901
dram[1]:      42546     64136     40179     55672     64979     77339     34391     33816     21942     21837      9680      2778     11775       135    none      none  
dram[2]:       7994      7445     49902     45654     77283     90161     31524     29442     17013     20263     23965      5505     36924      8462    102653    none  
dram[3]:     none       30695     51145     37883     81625     92656     35994     32783     17324     27581     22123     20449     40267       169     50555     50968
dram[4]:      36526    none       33560     37176     75945     83403     33831     29238     21246     19721     12341     11050    114955       372         0     48296
dram[5]:     none      none       54427     47447     92024     87967     37063     32361     23329     23718     14623      3863       144     18630         0         0
dram[6]:       5380     14465     50568     69724     72521     71507     40575     30152     29434     22273     20297     11796     19351       404     43312         0
dram[7]:      16126     43860     52637     60038     88396     72349     43636     41409     22786     22569      5669     11653     18917       152     12637     21057
dram[8]:      84413      1626     38859     43169     82283     90742     40413     32162     19282     24114     13395      9813       882       169       380    none  
dram[9]:      89774     28765     47810     47771     84963     84900     36476     30115     42818     36022       307      6398      6358     18229     69343     75453
dram[10]:      16901     34707     45730     31843     63912     98118     29527     34059     15755     13038      1414      3388    115734       170    none       20523
maximum mf latency per bank:
dram[0]:     127462     95790     75395    118635     38816    122250     64090     26312    130073    116679     33679     41811    124842     15885    124857    127341
dram[1]:      83131    128273     23727     23732     78488     38939    118182    128749     31094     33699     52128     20184     44995       341         0         0
dram[2]:      30238     41242    101418     23753     38921     38908    114436     85439     23671     25844    124729     84658    127468     17599    124857         0
dram[3]:          0     90930     85739    116921     80133    118154    105288    127462     23676    124856    127469    130068    119518       341     96069     49536
dram[4]:      34050         0    110963     30992    126992     55259    115712     77088    124857     59912     67681    127470    114305       347         0     96070
dram[5]:          0         0    127462    116443    119659     62783     26312     26317    127341    127458    127473     35121       341    122258         0         0
dram[6]:      10760     27398     23735    114317     38914     38898    127342    117569    100951     94817    124730    124857    130073       341     65087         0
dram[7]:      26167    129941     23736    127335     38824     38819     26313     57311    109106     23681     76018     38892     54739       341     10683     20537
dram[8]:      83141      5523     90106     35591    104850     38780    127475     26313     23679     31109    117637    106433       245       341       250         0
dram[9]:      88340     26288     23735     23738     38820     38815    122253    106602    115093     99392       359     61876     20530     43262    130076    130080
dram[10]:      34004     46940     23733     75900    124864     38776     44408    130040    117474     23680     21855     36637    114304       341         0     20523
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037205 n_nop=1036462 n_act=50 n_pre=34 n_req=188 n_rd=628 n_write=31 bw_util=0.001271
n_activity=3777 dram_eff=0.349
bk0: 16a 1037107i bk1: 8a 1037154i bk2: 60a 1036953i bk3: 44a 1036988i bk4: 80a 1036966i bk5: 80a 1036872i bk6: 68a 1037026i bk7: 68a 1036971i bk8: 48a 1036977i bk9: 48a 1036992i bk10: 36a 1036986i bk11: 32a 1037079i bk12: 12a 1037131i bk13: 16a 1037074i bk14: 8a 1037148i bk15: 4a 1037183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000601617
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037205 n_nop=1036485 n_act=40 n_pre=26 n_req=189 n_rd=620 n_write=34 bw_util=0.001261
n_activity=3486 dram_eff=0.3752
bk0: 12a 1037144i bk1: 4a 1037185i bk2: 40a 1037085i bk3: 36a 1037070i bk4: 88a 1036899i bk5: 76a 1036891i bk6: 84a 1036939i bk7: 76a 1036927i bk8: 44a 1037039i bk9: 48a 1037026i bk10: 48a 1036934i bk11: 44a 1037008i bk12: 8a 1037153i bk13: 12a 1037139i bk14: 0a 1037204i bk15: 0a 1037205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000450249
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037205 n_nop=1036452 n_act=53 n_pre=38 n_req=188 n_rd=632 n_write=30 bw_util=0.001277
n_activity=3785 dram_eff=0.3498
bk0: 8a 1037162i bk1: 16a 1037114i bk2: 44a 1037029i bk3: 40a 1037027i bk4: 76a 1036973i bk5: 72a 1036942i bk6: 72a 1036998i bk7: 76a 1036936i bk8: 52a 1037065i bk9: 48a 1036985i bk10: 44a 1036936i bk11: 52a 1036833i bk12: 20a 1037037i bk13: 4a 1037152i bk14: 8a 1037146i bk15: 0a 1037198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000685496
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037205 n_nop=1036455 n_act=44 n_pre=29 n_req=194 n_rd=644 n_write=33 bw_util=0.001305
n_activity=3678 dram_eff=0.3681
bk0: 0a 1037209i bk1: 8a 1037157i bk2: 44a 1037092i bk3: 56a 1036944i bk4: 76a 1036932i bk5: 72a 1036938i bk6: 72a 1037008i bk7: 88a 1036838i bk8: 52a 1037030i bk9: 68a 1036952i bk10: 40a 1037006i bk11: 40a 1036947i bk12: 8a 1037137i bk13: 8a 1037157i bk14: 8a 1037151i bk15: 4a 1037184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000615115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037205 n_nop=1036394 n_act=54 n_pre=39 n_req=208 n_rd=680 n_write=38 bw_util=0.001384
n_activity=4159 dram_eff=0.3453
bk0: 4a 1037184i bk1: 0a 1037212i bk2: 56a 1037034i bk3: 48a 1037022i bk4: 88a 1036922i bk5: 76a 1036898i bk6: 88a 1036907i bk7: 84a 1036881i bk8: 72a 1036812i bk9: 56a 1036933i bk10: 40a 1036976i bk11: 44a 1036935i bk12: 4a 1037165i bk13: 8a 1037136i bk14: 4a 1037173i bk15: 8a 1037148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000561123
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc0264d80, atomic=0 1 entries : 0x7f2038bd8df0 :  mf: uid=209474, sid05:w41, part=5, addr=0xc0264dc0, load , size=32, unknown  status = IN_PARTITION_DRAM (1682015), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037205 n_nop=1036478 n_act=43 n_pre=29 n_req=186 n_rd=626 n_write=29 bw_util=0.001263
n_activity=3569 dram_eff=0.367
bk0: 0a 1037204i bk1: 0a 1037208i bk2: 44a 1037052i bk3: 52a 1036957i bk4: 76a 1036953i bk5: 72a 1036935i bk6: 64a 1037068i bk7: 72a 1036951i bk8: 60a 1036946i bk9: 60a 1036932i bk10: 56a 1036862i bk11: 34a 1037090i bk12: 8a 1037158i bk13: 20a 1037081i bk14: 4a 1037179i bk15: 4a 1037182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000554374
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037205 n_nop=1036471 n_act=42 n_pre=26 n_req=189 n_rd=636 n_write=30 bw_util=0.001284
n_activity=3529 dram_eff=0.3774
bk0: 4a 1037176i bk1: 4a 1037183i bk2: 40a 1037084i bk3: 44a 1037041i bk4: 76a 1037004i bk5: 76a 1036931i bk6: 72a 1037006i bk7: 88a 1036870i bk8: 48a 1037023i bk9: 56a 1036921i bk10: 44a 1037030i bk11: 36a 1036987i bk12: 16a 1037101i bk13: 16a 1037105i bk14: 12a 1037139i bk15: 4a 1037179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000454105
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037205 n_nop=1036532 n_act=39 n_pre=23 n_req=167 n_rd=592 n_write=19 bw_util=0.001178
n_activity=3163 dram_eff=0.3863
bk0: 8a 1037155i bk1: 8a 1037173i bk2: 36a 1037123i bk3: 40a 1037046i bk4: 68a 1037044i bk5: 76a 1036915i bk6: 64a 1037072i bk7: 76a 1036932i bk8: 68a 1036963i bk9: 48a 1037032i bk10: 48a 1036879i bk11: 24a 1037072i bk12: 8a 1037137i bk13: 12a 1037136i bk14: 4a 1037179i bk15: 4a 1037184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000369262
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037205 n_nop=1036478 n_act=45 n_pre=30 n_req=190 n_rd=616 n_write=36 bw_util=0.001257
n_activity=3445 dram_eff=0.3785
bk0: 8a 1037180i bk1: 12a 1037136i bk2: 52a 1037001i bk3: 44a 1037023i bk4: 76a 1036995i bk5: 68a 1036958i bk6: 76a 1036976i bk7: 72a 1036934i bk8: 52a 1037038i bk9: 44a 1036960i bk10: 48a 1036902i bk11: 44a 1036948i bk12: 8a 1037109i bk13: 8a 1037150i bk14: 4a 1037178i bk15: 0a 1037202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000818546
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037205 n_nop=1036541 n_act=43 n_pre=27 n_req=165 n_rd=572 n_write=22 bw_util=0.001145
n_activity=3045 dram_eff=0.3901
bk0: 4a 1037181i bk1: 4a 1037187i bk2: 40a 1037084i bk3: 40a 1037048i bk4: 68a 1037037i bk5: 68a 1036952i bk6: 76a 1036985i bk7: 80a 1036894i bk8: 40a 1037083i bk9: 40a 1037007i bk10: 20a 1037046i bk11: 48a 1036952i bk12: 12a 1037106i bk13: 16a 1037068i bk14: 8a 1037143i bk15: 8a 1037143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000470495
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1037205 n_nop=1036460 n_act=46 n_pre=31 n_req=194 n_rd=632 n_write=36 bw_util=0.001288
n_activity=3732 dram_eff=0.358
bk0: 12a 1037116i bk1: 8a 1037157i bk2: 44a 1037085i bk3: 56a 1036974i bk4: 92a 1036880i bk5: 64a 1037002i bk6: 72a 1037011i bk7: 72a 1036935i bk8: 64a 1036878i bk9: 48a 1036980i bk10: 48a 1036916i bk11: 40a 1036998i bk12: 4a 1037170i bk13: 4a 1037173i bk14: 0a 1037203i bk15: 4a 1037186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000582334

========= L2 cache stats =========
L2_cache_bank[0]: Access = 686, Miss = 82, Miss_rate = 0.120, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 619, Miss = 75, Miss_rate = 0.121, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 649, Miss = 81, Miss_rate = 0.125, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 565, Miss = 74, Miss_rate = 0.131, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[4]: Access = 660, Miss = 81, Miss_rate = 0.123, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[5]: Access = 582, Miss = 77, Miss_rate = 0.132, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[6]: Access = 587, Miss = 75, Miss_rate = 0.128, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 588, Miss = 86, Miss_rate = 0.146, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 643, Miss = 89, Miss_rate = 0.138, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 631, Miss = 81, Miss_rate = 0.128, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 600, Miss = 78, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 578, Miss = 79, Miss_rate = 0.137, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[12]: Access = 614, Miss = 78, Miss_rate = 0.127, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 629, Miss = 81, Miss_rate = 0.129, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 615, Miss = 76, Miss_rate = 0.124, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 599, Miss = 72, Miss_rate = 0.120, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 644, Miss = 81, Miss_rate = 0.126, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 567, Miss = 73, Miss_rate = 0.129, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 566, Miss = 67, Miss_rate = 0.118, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 607, Miss = 76, Miss_rate = 0.125, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 616, Miss = 84, Miss_rate = 0.136, Pending_hits = 136, Reservation_fails = 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
L2_cache_bank[21]: Access = 551, Miss = 74, Miss_rate = 0.134, Pending_hits = 139, Reservation_fails = 0
L2_total_cache_accesses = 13396
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3187
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7786
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3051
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 641
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 164
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=26362
icnt_total_pkts_simt_to_mem=14375
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.29239
	minimum = 6
	maximum = 30
Network latency average = 7.26737
	minimum = 6
	maximum = 26
Slowest packet = 18252
Flit latency average = 6.79647
	minimum = 6
	maximum = 26
Slowest flit = 27747
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000316016
	minimum = 0.000115545 (at node 16)
	maximum = 0.000509121 (at node 10)
Accepted packet rate average = 0.000316016
	minimum = 0.000115545 (at node 16)
	maximum = 0.000509121 (at node 10)
Injected flit rate average = 0.000476696
	minimum = 0.000115545 (at node 16)
	maximum = 0.000918945 (at node 32)
Accepted flit rate average= 0.000476696
	minimum = 0.00023109 (at node 16)
	maximum = 0.00091714 (at node 10)
Injected packet length average = 1.50846
Accepted packet length average = 1.50846
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.56754 (5 samples)
	minimum = 6 (5 samples)
	maximum = 46.4 (5 samples)
Network latency average = 9.18404 (5 samples)
	minimum = 6 (5 samples)
	maximum = 39.8 (5 samples)
Flit latency average = 9.26338 (5 samples)
	minimum = 6 (5 samples)
	maximum = 39.4 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.00739076 (5 samples)
	minimum = 0.00529356 (5 samples)
	maximum = 0.0121844 (5 samples)
Accepted packet rate average = 0.00739076 (5 samples)
	minimum = 0.00529356 (5 samples)
	maximum = 0.0121844 (5 samples)
Injected flit rate average = 0.0111047 (5 samples)
	minimum = 0.00529356 (5 samples)
	maximum = 0.0206615 (5 samples)
Accepted flit rate average = 0.0111047 (5 samples)
	minimum = 0.0082282 (5 samples)
	maximum = 0.0167839 (5 samples)
Injected packet size average = 1.50251 (5 samples)
Accepted packet size average = 1.50251 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 46 min, 22 sec (9982 sec)
gpgpu_simulation_rate = 598 (inst/sec)
gpgpu_simulation_rate = 168 (cycle/sec)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 1443
gpu_sim_insn = 1117092
gpu_ipc =     774.1455
gpu_tot_sim_cycle = 1905609
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       3.7210
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 830
partiton_reqs_in_parallel = 31746
partiton_reqs_in_parallel_total    = 12288892
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.4655
partiton_reqs_in_parallel_util = 31746
partiton_reqs_in_parallel_util_total    = 12288892
gpu_sim_cycle_parition_util = 1443
gpu_tot_sim_cycle_parition_util    = 558586
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13396
L2_BW  =     204.9384 GB/Sec
L2_BW_total  =       0.8215 GB/Sec
gpu_total_sim_rate=704

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 4660
	L1I_total_cache_miss_rate = 0.0343
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 131026
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4660
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
201, 201, 200, 216, 200, 201, 215, 216, 387, 201, 201, 201, 201, 201, 201, 201, 147, 147, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 147, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 132, 132, 132, 147, 343, 132, 132, 132, 132, 132, 147, 132, 147, 132, 132, 147, 132, 147, 132, 147, 147, 132, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 8273
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 443
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43554	W0_Idle:7546041	W0_Scoreboard:9537864	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 39 
maxdqlatency = 0 
maxmflatency = 130080 
averagemflatency = 5203 
max_icnt2mem_latency = 129824 
max_icnt2sh_latency = 1905608 
mrq_lat_table:1643 	41 	146 	205 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11594 	1150 	0 	3 	269 	533 	784 	1336 	566 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6906 	260 	243 	293 	5041 	130 	35 	1 	2 	269 	533 	785 	1337 	564 	117 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	10715 	3114 	457 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	306 	13 	3 	1 	18 	24 	37 	68 	38 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         8         8        16        16        16        16         7         6         3         1         2         2         1         0 
dram[1]:         2         0         8         8        15        16        16        16         6         9         4         4         0         0         0         0 
dram[2]:         0         1         8         8        16        16        17        16        11         7         4         3         2         0         1         0 
dram[3]:         0         1        10         9        15        16        16        18         9        10         5         3         1         0         1         0 
dram[4]:         0         0         9         9        16        16        17        16         6         8         2         5         0         1         0         1 
dram[5]:         0         0         9         9        16        16         0        16         9        10         4         8         0         1         0         0 
dram[6]:         0         0         9        10        16        16        16        16         7         9         6         3         6         6         1         0 
dram[7]:         1         0         0         9        16        16         0        16         8        10         4         4         1         0         0         0 
dram[8]:         0         1         9         9        16        16        16        16         9         6         5         4         7         0         0         0 
dram[9]:         0         0         9         9        16        16        16        16         8         5         2         4         1         2         1         1 
dram[10]:         1         1        10         9        16         0        17        16         6         6         6         6         0         0         0         0 
maximum service time to same row:
dram[0]:    202592     71110     72652    247388     36470     83273    244656    164310    129670    122151    144137     94642     83272    134499    106002    185730 
dram[1]:    140047    230015    131442     30965    161052    145101    132633     91044    111265     67918     80775     59916     57685    110818         0         0 
dram[2]:     86827     94250    135172    109918    119954     12649    101261    179016     98880    103331    108373    123014     78100     52962     93781         0 
dram[3]:         0     91950    107794    116929    247283    226259    222533    110844     84589    176292    127559    120645    146655    148455     96299     50270 
dram[4]:     34640         0    116850    101305    129875     57309     73505    112606    125241    114070    110273    119486    128420    132923       228     98977 
dram[5]:         0         0    150044    127351    112014    126398     92925    161022     95530    158576     56971    182288    145258    132854     43093      4014 
dram[6]:    230018     86827    125515    122058    138538    110873    106718     75962    142951     70522     83427     96284    137611    137939     63003      1131 
dram[7]:     53993    163163      3755    197603    137139     87041       984    231759     74949    201142     79012     57165     85443    115208     11195     42542 
dram[8]:     84135    142316    130709    202974    101220     98700    192517    194975    153002     87788     87194     71166    151625    214788     77053         0 
dram[9]:     89345     26825    136317    213038    191437    140348    153502    114422    262256    120473    115300     82799    190976     83068    211005    197981 
dram[10]:    195374     32122    215086     53219    153696      8967    101263    231640    140022    113969    111143     99744    131025    112302         0     37332 
average row accesses per activate:
dram[0]:  2.500000  1.000000  5.250000  4.333333  7.666667  5.750000  9.500000  9.000000  2.333333  5.666667  2.000000  2.666667  2.000000  1.500000  1.000000  1.000000 
dram[1]:  2.000000  2.000000  6.000000  4.500000  5.400000  5.250000  8.333333 11.500000  4.333333  4.666667  2.142857  3.500000  4.000000  6.000000      -nan      -nan 
dram[2]:  4.000000  3.500000  3.250000  3.666667  5.250000  9.000000  6.666667  7.000000  7.500000  2.800000  2.500000  1.800000  1.200000  3.000000  1.000000      -nan 
dram[3]:      -nan  1.500000  6.000000  4.500000  5.500000 10.000000 10.000000  7.000000  5.000000  5.000000  2.400000  2.333333  1.500000  4.000000  1.000000  1.000000 
dram[4]:  1.000000      -nan  9.500000  7.500000  9.000000  7.000000  5.400000  8.666667  2.300000  2.666667  2.000000  2.000000  1.000000  1.500000  1.000000  1.000000 
dram[5]:      -nan      -nan  4.000000  9.500000  5.250000 10.000000 17.000000 10.000000  3.000000  2.833333  2.000000  5.000000  4.000000  2.666667  1.000000  1.000000 
dram[6]:  2.000000  2.000000  5.500000  5.500000 11.000000 11.000000  6.333333 14.000000  3.500000  2.833333  3.000000  1.833333  3.500000  3.500000  1.500000  1.000000 
dram[7]:  1.000000  3.000000  9.000000  5.000000  9.000000 11.000000 16.000000  6.666667  3.600000  4.333333  1.888889  2.666667  1.500000  6.000000  1.000000  1.000000 
dram[8]:  2.000000  2.500000  4.000000  6.500000 11.000000  9.000000  7.000000  6.333333  5.000000  2.800000  2.000000  2.500000  4.500000  4.000000  1.000000      -nan 
dram[9]:  1.000000  1.000000  5.500000  5.500000  9.000000  9.000000  7.000000 12.000000  6.000000  3.000000  1.400000  2.666667  1.333333  1.250000  1.000000  1.000000 
dram[10]:  1.333333  1.000000  6.000000  9.500000  7.500000 16.000000  6.666667 10.500000  2.625000  2.800000  3.166667  2.400000  1.000000  2.000000      -nan  1.000000 
average row locality = 2058/498 = 4.132530
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         2        15        11        20        20        17        17        12        12         9         8         3         4         2         1 
dram[1]:         3         1        10         9        22        19        21        19        11        12        12        11         2         3         0         0 
dram[2]:         2         4        11        10        19        18        18        19        13        12        11        13         5         1         2         0 
dram[3]:         0         2        11        14        19        18        18        22        13        17        10        10         2         2         2         1 
dram[4]:         1         0        14        12        22        19        22        21        18        14        10        11         1         2         1         2 
dram[5]:         0         0        11        13        19        18        16        18        15        15        14         9         2         5         1         1 
dram[6]:         1         1        10        11        19        19        18        22        12        14        11         9         4         4         3         1 
dram[7]:         2         2         9        10        17        19        16        19        17        12        12         6         2         3         1         1 
dram[8]:         2         3        13        11        19        17        19        18        13        11        12        11         2         2         1         0 
dram[9]:         1         1        10        10        17        17        19        20        10        10         5        12         3         4         2         2 
dram[10]:         3         2        11        14        23        16        18        18        16        12        12        10         1         1         0         1 
total reads: 1720
min_bank_accesses = 0!
chip skew: 170/143 = 1.19
number of total write accesses:
dram[0]:         1         0         6         2         3         3         2         1         2         5         3         0         1         2         0         0 
dram[1]:         1         1         2         0         5         2         4         4         2         2         3         3         2         3         0         0 
dram[2]:         2         3         2         1         2         0         2         2         2         2         4         5         1         2         0         0 
dram[3]:         0         1         1         4         3         2         2         6         2         3         2         4         1         2         0         0 
dram[4]:         0         0         5         3         5         2         5         5         5         2         2         3         0         1         0         0 
dram[5]:         0         0         1         6         2         2         1         2         3         2         4         1         2         3         0         0 
dram[6]:         1         1         1         0         3         3         1         6         2         3         1         2         3         3         0         0 
dram[7]:         0         1         0         0         1         3         0         1         1         1         5         2         1         3         0         0 
dram[8]:         0         2         3         2         3         1         2         1         2         3         4         4         7         2         0         0 
dram[9]:         0         0         1         1         1         1         2         4         2         2         2         4         1         1         0         0 
dram[10]:         1         0         1         5         7         0         2         3         5         2         7         2         0         1         0         0 
total reads: 338
min_bank_accesses = 0!
chip skew: 38/19 = 2.00
average mf latency per bank:
dram[0]:      27748     83848     31495     50609     70835     76287     36385     31856     27907     35338      3318      8716     65852      3886     63593    128901
dram[1]:      42546     64136     40244     55780     65077     77443     34857     34318     22453     22296      9744      2879     11775       135    none      none  
dram[2]:       7994      7445     49959     45681     77431     90272     32090     30015     17392     20745     24093      5632     36924      8462    102653    none  
dram[3]:     none       30695     51172     37906     81702     92754     36584     33205     17713     27866     22246     20497     40267       169     50555     50968
dram[4]:      36526    none       33622     37214     76016     83517     34282     29670     21456     20038     12493     11155    114955       372         0     48296
dram[5]:     none      none       54493     47447     92132     88080     37725     32864     23617     24045     14702      4025       144     18630         0         0
dram[6]:       5380     14465     50624     69787     72653     71634     41104     30540     29909     22666     20463     11967     19351       404     43312         0
dram[7]:      16126     43860     52666     60157     88573     72511     44374     41929     23179     23067      5760     11757     18917       152     12637     21057
dram[8]:      84413      1626     38928     43240     82436     90882     40937     32711     19687     24512     13504      9871      6077       169       380    none  
dram[9]:      89774     28765     47906     47834     85118     85087     37033     30575     43170     36392       409      6472      6358     18229     69343     75453
dram[10]:      16901     34707     45794     31932     64019     98299     30110     34679     16047     13434      1501      3517    115734       170    none       20523
maximum mf latency per bank:
dram[0]:     127462     95790     75395    118635     38816    122250     64090     26312    130073    116679     33679     41811    124842     15885    124857    127341
dram[1]:      83131    128273     23727     23732     78488     38939    118182    128749     31094     33699     52128     20184     44995       341         0         0
dram[2]:      30238     41242    101418     23753     38921     38908    114436     85439     23671     25844    124729     84658    127468     17599    124857         0
dram[3]:          0     90930     85739    116921     80133    118154    105288    127462     23676    124856    127469    130068    119518       341     96069     49536
dram[4]:      34050         0    110963     30992    126992     55259    115712     77088    124857     59912     67681    127470    114305       347         0     96070
dram[5]:          0         0    127462    116443    119659     62783     26312     26317    127341    127458    127473     35121       341    122258         0         0
dram[6]:      10760     27398     23735    114317     38914     38898    127342    117569    100951     94817    124730    124857    130073       341     65087         0
dram[7]:      26167    129941     23736    127335     38824     38819     26313     57311    109106     23681     76018     38892     54739       341     10683     20537
dram[8]:      83141      5523     90106     35591    104850     38780    127475     26313     23679     31109    117637    106433       292       341       250         0
dram[9]:      88340     26288     23735     23738     38820     38815    122253    106602    115093     99392       359     61876     20530     43262    130076    130080
dram[10]:      34004     46940     23733     75900    124864     38776     44408    130040    117474     23680     21855     36637    114304       341         0     20523
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039883 n_nop=1039140 n_act=50 n_pre=34 n_req=188 n_rd=628 n_write=31 bw_util=0.001267
n_activity=3777 dram_eff=0.349
bk0: 16a 1039785i bk1: 8a 1039832i bk2: 60a 1039631i bk3: 44a 1039666i bk4: 80a 1039644i bk5: 80a 1039550i bk6: 68a 1039704i bk7: 68a 1039649i bk8: 48a 1039655i bk9: 48a 1039670i bk10: 36a 1039664i bk11: 32a 1039757i bk12: 12a 1039809i bk13: 16a 1039752i bk14: 8a 1039826i bk15: 4a 1039861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000600067
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039883 n_nop=1039163 n_act=40 n_pre=26 n_req=189 n_rd=620 n_write=34 bw_util=0.001258
n_activity=3486 dram_eff=0.3752
bk0: 12a 1039822i bk1: 4a 1039863i bk2: 40a 1039763i bk3: 36a 1039748i bk4: 88a 1039577i bk5: 76a 1039569i bk6: 84a 1039617i bk7: 76a 1039605i bk8: 44a 1039717i bk9: 48a 1039704i bk10: 48a 1039612i bk11: 44a 1039686i bk12: 8a 1039831i bk13: 12a 1039817i bk14: 0a 1039882i bk15: 0a 1039883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000449089
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039883 n_nop=1039130 n_act=53 n_pre=38 n_req=188 n_rd=632 n_write=30 bw_util=0.001273
n_activity=3785 dram_eff=0.3498
bk0: 8a 1039840i bk1: 16a 1039792i bk2: 44a 1039707i bk3: 40a 1039705i bk4: 76a 1039651i bk5: 72a 1039620i bk6: 72a 1039676i bk7: 76a 1039614i bk8: 52a 1039743i bk9: 48a 1039663i bk10: 44a 1039614i bk11: 52a 1039511i bk12: 20a 1039715i bk13: 4a 1039830i bk14: 8a 1039824i bk15: 0a 1039876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000683731
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039883 n_nop=1039133 n_act=44 n_pre=29 n_req=194 n_rd=644 n_write=33 bw_util=0.001302
n_activity=3678 dram_eff=0.3681
bk0: 0a 1039887i bk1: 8a 1039835i bk2: 44a 1039770i bk3: 56a 1039622i bk4: 76a 1039610i bk5: 72a 1039616i bk6: 72a 1039686i bk7: 88a 1039516i bk8: 52a 1039708i bk9: 68a 1039630i bk10: 40a 1039684i bk11: 40a 1039625i bk12: 8a 1039815i bk13: 8a 1039835i bk14: 8a 1039829i bk15: 4a 1039862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000613531
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039883 n_nop=1039072 n_act=54 n_pre=39 n_req=208 n_rd=680 n_write=38 bw_util=0.001381
n_activity=4159 dram_eff=0.3453
bk0: 4a 1039862i bk1: 0a 1039890i bk2: 56a 1039712i bk3: 48a 1039700i bk4: 88a 1039600i bk5: 76a 1039576i bk6: 88a 1039585i bk7: 84a 1039559i bk8: 72a 1039490i bk9: 56a 1039611i bk10: 40a 1039654i bk11: 44a 1039613i bk12: 4a 1039843i bk13: 8a 1039814i bk14: 4a 1039851i bk15: 8a 1039826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000559678
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039883 n_nop=1039154 n_act=43 n_pre=29 n_req=186 n_rd=628 n_write=29 bw_util=0.001264
n_activity=3587 dram_eff=0.3663
bk0: 0a 1039882i bk1: 0a 1039886i bk2: 44a 1039730i bk3: 52a 1039635i bk4: 76a 1039631i bk5: 72a 1039613i bk6: 64a 1039746i bk7: 72a 1039629i bk8: 60a 1039624i bk9: 60a 1039610i bk10: 56a 1039540i bk11: 36a 1039765i bk12: 8a 1039836i bk13: 20a 1039759i bk14: 4a 1039857i bk15: 4a 1039860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000552947
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039883 n_nop=1039149 n_act=42 n_pre=26 n_req=189 n_rd=636 n_write=30 bw_util=0.001281
n_activity=3529 dram_eff=0.3774
bk0: 4a 1039854i bk1: 4a 1039861i bk2: 40a 1039762i bk3: 44a 1039719i bk4: 76a 1039682i bk5: 76a 1039609i bk6: 72a 1039684i bk7: 88a 1039548i bk8: 48a 1039701i bk9: 56a 1039599i bk10: 44a 1039708i bk11: 36a 1039665i bk12: 16a 1039779i bk13: 16a 1039783i bk14: 12a 1039817i bk15: 4a 1039857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000452936
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039883 n_nop=1039210 n_act=39 n_pre=23 n_req=167 n_rd=592 n_write=19 bw_util=0.001175
n_activity=3163 dram_eff=0.3863
bk0: 8a 1039833i bk1: 8a 1039851i bk2: 36a 1039801i bk3: 40a 1039724i bk4: 68a 1039722i bk5: 76a 1039593i bk6: 64a 1039750i bk7: 76a 1039610i bk8: 68a 1039641i bk9: 48a 1039710i bk10: 48a 1039557i bk11: 24a 1039750i bk12: 8a 1039815i bk13: 12a 1039814i bk14: 4a 1039857i bk15: 4a 1039862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000368311
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039883 n_nop=1039156 n_act=45 n_pre=30 n_req=190 n_rd=616 n_write=36 bw_util=0.001254
n_activity=3445 dram_eff=0.3785
bk0: 8a 1039858i bk1: 12a 1039814i bk2: 52a 1039679i bk3: 44a 1039701i bk4: 76a 1039673i bk5: 68a 1039636i bk6: 76a 1039654i bk7: 72a 1039612i bk8: 52a 1039716i bk9: 44a 1039638i bk10: 48a 1039580i bk11: 44a 1039626i bk12: 8a 1039787i bk13: 8a 1039828i bk14: 4a 1039856i bk15: 0a 1039880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000816438
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039883 n_nop=1039219 n_act=43 n_pre=27 n_req=165 n_rd=572 n_write=22 bw_util=0.001142
n_activity=3045 dram_eff=0.3901
bk0: 4a 1039859i bk1: 4a 1039865i bk2: 40a 1039762i bk3: 40a 1039726i bk4: 68a 1039715i bk5: 68a 1039630i bk6: 76a 1039663i bk7: 80a 1039572i bk8: 40a 1039761i bk9: 40a 1039685i bk10: 20a 1039724i bk11: 48a 1039630i bk12: 12a 1039784i bk13: 16a 1039746i bk14: 8a 1039821i bk15: 8a 1039821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000469284
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1039883 n_nop=1039138 n_act=46 n_pre=31 n_req=194 n_rd=632 n_write=36 bw_util=0.001285
n_activity=3732 dram_eff=0.358
bk0: 12a 1039794i bk1: 8a 1039835i bk2: 44a 1039763i bk3: 56a 1039652i bk4: 92a 1039558i bk5: 64a 1039680i bk6: 72a 1039689i bk7: 72a 1039613i bk8: 64a 1039556i bk9: 48a 1039658i bk10: 48a 1039594i bk11: 40a 1039676i bk12: 4a 1039848i bk13: 4a 1039851i bk14: 0a 1039881i bk15: 4a 1039864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000580835

========= L2 cache stats =========
L2_cache_bank[0]: Access = 818, Miss = 82, Miss_rate = 0.100, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 745, Miss = 75, Miss_rate = 0.101, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 779, Miss = 81, Miss_rate = 0.104, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 692, Miss = 74, Miss_rate = 0.107, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[4]: Access = 791, Miss = 81, Miss_rate = 0.102, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[5]: Access = 713, Miss = 77, Miss_rate = 0.108, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[6]: Access = 713, Miss = 75, Miss_rate = 0.105, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 715, Miss = 86, Miss_rate = 0.120, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 776, Miss = 89, Miss_rate = 0.115, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 757, Miss = 81, Miss_rate = 0.107, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 732, Miss = 78, Miss_rate = 0.107, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 701, Miss = 79, Miss_rate = 0.113, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[12]: Access = 742, Miss = 78, Miss_rate = 0.105, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 763, Miss = 81, Miss_rate = 0.106, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 751, Miss = 76, Miss_rate = 0.101, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 734, Miss = 72, Miss_rate = 0.098, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 1048, Miss = 81, Miss_rate = 0.077, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 689, Miss = 73, Miss_rate = 0.106, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 689, Miss = 67, Miss_rate = 0.097, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 734, Miss = 76, Miss_rate = 0.104, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 747, Miss = 84, Miss_rate = 0.112, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 687, Miss = 74, Miss_rate = 0.108, Pending_hits = 139, Reservation_fails = 0
L2_total_cache_accesses = 16516
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3187
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9834
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3051
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1713
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 164
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31530
icnt_total_pkts_simt_to_mem=18567
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.4941
	minimum = 6
	maximum = 329
Network latency average = 17.2329
	minimum = 6
	maximum = 267
Slowest packet = 29626
Flit latency average = 18.2194
	minimum = 6
	maximum = 266
Slowest flit = 45195
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0432732
	minimum = 0.0305132 (at node 15)
	maximum = 0.140083 (at node 44)
Accepted packet rate average = 0.0432732
	minimum = 0.0305132 (at node 15)
	maximum = 0.140083 (at node 44)
Injected flit rate average = 0.0649098
	minimum = 0.038835 (at node 15)
	maximum = 0.17337 (at node 44)
Accepted flit rate average= 0.0649098
	minimum = 0.0513176 (at node 45)
	maximum = 0.246879 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.0553 (6 samples)
	minimum = 6 (6 samples)
	maximum = 93.5 (6 samples)
Network latency average = 10.5255 (6 samples)
	minimum = 6 (6 samples)
	maximum = 77.6667 (6 samples)
Flit latency average = 10.7561 (6 samples)
	minimum = 6 (6 samples)
	maximum = 77.1667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0133712 (6 samples)
	minimum = 0.00949683 (6 samples)
	maximum = 0.0335009 (6 samples)
Accepted packet rate average = 0.0133712 (6 samples)
	minimum = 0.00949683 (6 samples)
	maximum = 0.0335009 (6 samples)
Injected flit rate average = 0.0200722 (6 samples)
	minimum = 0.0108838 (6 samples)
	maximum = 0.046113 (6 samples)
Accepted flit rate average = 0.0200722 (6 samples)
	minimum = 0.0154098 (6 samples)
	maximum = 0.0551331 (6 samples)
Injected packet size average = 1.50116 (6 samples)
Accepted packet size average = 1.50116 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 47 min, 50 sec (10070 sec)
gpgpu_simulation_rate = 704 (inst/sec)
gpgpu_simulation_rate = 189 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 639236
gpu_sim_insn = 1294722
gpu_ipc =       2.0254
gpu_tot_sim_cycle = 2772067
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       3.0250
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 830
partiton_reqs_in_parallel = 14063192
partiton_reqs_in_parallel_total    = 12320638
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.5177
partiton_reqs_in_parallel_util = 14063192
partiton_reqs_in_parallel_util_total    = 12320638
gpu_sim_cycle_parition_util = 639236
gpu_tot_sim_cycle_parition_util    = 560029
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 16222
partiton_replys_in_parallel_total    = 16516
L2_BW  =       2.4053 GB/Sec
L2_BW_total  =       1.1194 GB/Sec
gpu_total_sim_rate=351

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0255
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 178644
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
224, 224, 223, 239, 223, 224, 238, 239, 410, 224, 224, 224, 421, 224, 224, 224, 170, 170, 377, 155, 155, 155, 155, 155, 170, 155, 274, 155, 170, 155, 155, 404, 155, 155, 155, 170, 155, 534, 155, 155, 155, 155, 170, 366, 155, 155, 155, 155, 155, 170, 155, 236, 155, 155, 497, 155, 170, 155, 170, 170, 155, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 8952
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3623
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 443
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49798	W0_Idle:9902491	W0_Scoreboard:37698550	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 39 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 5730 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 2772066 
mrq_lat_table:4166 	44 	149 	569 	31 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26502 	2032 	0 	3 	272 	538 	791 	1353 	597 	187 	91 	204 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21330 	278 	243 	293 	6393 	130 	35 	1 	2 	272 	538 	792 	1354 	595 	187 	91 	204 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22890 	3183 	457 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	3974 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1105 	16 	4 	1 	18 	25 	51 	139 	137 	69 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         3         2         8         8        16        16        16        16         7        10         4         8         2         2         3         2 
dram[1]:         4         3         8         8        15        16        16        16         6         9         8         5        12         6         2         2 
dram[2]:         4         6        10         8        16        16        17        16        11         8         5         8         6         3         1         1 
dram[3]:         1         2        10         9        15        22        16        18         9        10         6         6         8         6         2         2 
dram[4]:         4         1        10        16        16        16        17        16         6         8         8         6         6         6         1         3 
dram[5]:         2         4         9        10        16        16        17        16        12        16         4        16        12         8         1         4 
dram[6]:         4         2        16        10        16        16        16        16         7         9         6         6         6         6         3         2 
dram[7]:         2         3         9        12        22        16        16        16         8        10        12         8         6         6         3         1 
dram[8]:         3         4        10        10        16        16        16        16        10         6         8         4         7         8         1         1 
dram[9]:         4         4         9        10        16        16        16        22         8         8         4         6         4         8         1         2 
dram[10]:         4         4        10        12        16        16        17        16         6         6         6         6         6         2         2         2 
maximum service time to same row:
dram[0]:    301277    167931    263309    247388    233777    142942    244656    190504    189944    128482    242474    220049    375101    134499    106002    301605 
dram[1]:    473493    298981    131442    176374    371308    271126    132633    398024    170434    172779    291019    278046    446229    568890    255292    197979 
dram[2]:    436853    318240    536467    197980    330699    302127    102562    179016    200603    252392    207322    196056    390200    125040     93781    227398 
dram[3]:    459244    471423    151068    116929    247283    360625    222533    265090     91848    249712    218024    200612    423412    302360    240962    260500 
dram[4]:    276129    134753    116850    564921    129875    222204     73505    188823    171098    114070    136941    184490    374952    265928    304324    177136 
dram[5]:    166373    292420    361577    208399    167394    420791     92925    161022    163673    258975    127646    206178    394652    283707    157494    377481 
dram[6]:    255276    260502    314732    122058    336163    110873    106718    272726    193930     94320    147668    191524    359925    137939    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    138712    279066    253467     74949    201142    347233    230844    221973    203188    218574     42542 
dram[8]:    288220    155208    140759    416151    101220    274094    192517    194975    200389    111289    105694     93049    151625    214788    122458    125041 
dram[9]:    211623    186358    192980    244738    315615    140348    153502    237319    262256    228515    119707    149215    356189    223586    211005    197981 
dram[10]:    195374    249772    255490    339820    316164    267928    209051    231640    151698    113969    237782    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  1.750000  1.444444  3.454545 12.333333  4.000000  5.750000  4.888889  5.625000  2.666667  3.000000  2.000000  2.714286  2.500000  3.000000  1.500000  1.250000 
dram[1]:  2.200000  1.750000  8.000000  3.714286  5.250000  3.818182  7.500000  5.428571  2.533333  3.181818  2.714286  2.785714  4.000000  2.833333  1.250000  1.250000 
dram[2]:  1.750000  2.600000  3.111111  4.125000  6.600000  5.142857  5.666667  4.888889  3.076923  2.411765  2.157895  2.052632  1.888889  2.500000  1.000000  1.000000 
dram[3]:  1.500000  1.333333  7.500000  4.625000  4.571429  7.833333  6.333333  4.500000  3.076923  3.363636  2.333333  2.105263  1.900000  2.000000  1.166667  1.285714 
dram[4]:  1.714286  1.333333  6.600000  5.666667  7.600000  3.727273  6.500000  7.800000  2.277778  3.307692  2.100000  2.214286  1.833333  2.222222  1.000000  1.571429 
dram[5]:  1.333333  1.666667  3.200000  4.111111  4.625000  5.000000 11.333333  6.833333  3.153846  3.214286  2.050000  3.700000  3.800000  2.625000  1.000000  1.750000 
dram[6]:  2.000000  1.250000  4.375000  4.500000  5.000000  7.666667  4.111111  7.142857  2.647059  2.375000  2.312500  2.125000  2.625000  3.200000  1.571429  1.166667 
dram[7]:  1.500000  1.571429  3.700000  3.875000  7.500000  7.000000  6.666667  5.000000  5.500000  3.250000  2.411765  2.615385  2.333333  2.625000  1.666667  1.333333 
dram[8]:  2.500000  2.000000  3.818182  5.000000 19.000000  7.666667  5.000000  4.600000  4.500000  2.266667  2.375000  1.777778  3.600000  2.800000  1.000000  1.000000 
dram[9]:  1.857143  2.166667  3.428571  3.800000  5.666667  3.416667 13.666667 10.250000  2.411765  3.454545  2.388889  2.500000  2.222222  2.300000  1.666667  1.166667 
dram[10]:  2.600000  1.571429  4.250000  5.666667  5.000000  9.000000  7.800000  4.888889  2.411765  2.600000  2.923077  2.133333  2.200000  1.750000  2.000000  1.250000 
average row locality = 4960/1512 = 3.280423
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        11        10        26        23        31        33        32        33        30        33        23        27        10         7         9         5 
dram[1]:         8         5        21        19        31        33        32        28        29        26        28        27        11        10         5         5 
dram[2]:         5         9        20        23        26        28        26        32        29        30        29        27        12        12         3         2 
dram[3]:         2         6        21        25        25        33        28        32        29        28        29        30        13        11         7         9 
dram[4]:         9         4        22        23        28        31        28        28        31        31        31        22         8        13         5        11 
dram[5]:         7         7        23        24        28        30        25        30        29        33        31        26        11        13         5         7 
dram[6]:         4         4        25        20        30        33        29        35        34        28        28        26        13        10        11         7 
dram[7]:         5         8        28        22        32        30        30        36        31        29        27        24        14        14        10         4 
dram[8]:         7        11        28        18        27        32        27        33        26        26        26        35         8         8         3         3 
dram[9]:         9         9        19        26        27        33        29        29        29        28        31        25        15        16         5         7 
dram[10]:         9         8        24        23        33        22        28        32        30        30        26        24         7         9         4         5 
total reads: 3606
bank skew: 36/2 = 18.00
chip skew: 344/313 = 1.10
number of total write accesses:
dram[0]:         3         3        12        14         9        13        12        12        10        12         7        11         5         5         0         0 
dram[1]:         3         2        11         7        11         9        13        10         9         9        10        12         9         7         0         0 
dram[2]:         2         4         8        10         7         8         8        12        11        11        12        12         5         8         0         0 
dram[3]:         1         2         9        12         7        14        10        13        11         9        13        10         6         5         0         0 
dram[4]:         3         0        11        11        10        10        11        11        10        12        11         9         3         7         0         0 
dram[5]:         1         3         9        13         9        10         9        11        12        12        10        11         8         8         0         0 
dram[6]:         2         1        10         7        10        13         8        15        11        10         9         8         8         6         0         0 
dram[7]:         1         3         9         9        13        12        10        14        13        10        14        10         7         7         0         0 
dram[8]:         3         3        14         7        11        14         8        13        10         8        12        13        10         6         0         0 
dram[9]:         4         4         5        12         7         8        12        12        12        10        12        10         5         7         0         0 
dram[10]:         4         3        10        11        12         5        11        12        11         9        12         8         4         5         0         0 
total reads: 1354
min_bank_accesses = 0!
chip skew: 132/117 = 1.13
average mf latency per bank:
dram[0]:      45126     88932     33919     18101     66207     40175     36914     29572     12398     34040      6252      2320     17999      2181    176714     28335
dram[1]:      72237    116603     15563     35836     63345     86629     19726     31421     38806     37252     34829     10554     21275     26846     94657    269022
dram[2]:     112877     69455     38530     26398     61313     65145     21674     26517     15917     28549     19873     23074     28863     29763     68815    259134
dram[3]:     125275    114059     24402     18877     76070     51241     25536     34857     23501     26590     15776     32244     37859     78570     91571     76442
dram[4]:      96221    145226     19912     42120     60552     66436     24087     20118     35061      9889     14345      5364     63236     63509     61164    145013
dram[5]:      81659    110221     42764     41020     61324     57715     19180     30235     13669     24962     44984     14473     32492     21133     79947     86638
dram[6]:      66374    159715     39144     32501     53197     38084     28487     32855     30934     13697     36791     32215     27355     28885     71341    126755
dram[7]:      78039     46032     64915     45368     52972     47916     31864     27399      9822     13028      5160      6540     45350     36696    161183     32736
dram[8]:      36733    111623     31847     44269     48141     41935     40810     29843      8606     34272      9591     44585     14903     47790     42083    141767
dram[9]:      77053     80951     63172     41816     82790     86706     19345     24891     13002     16427     15001     14111     85450     24708     33369     97769
dram[10]:      53493     65248     32424     32474     66479     68902     24078     49899     21584     14415     12386     18936     72562     45510    132772    116405
maximum mf latency per bank:
dram[0]:     440061    333237    372345    118635    364532    122250    385351    325453    130073    408803    132776     41811    124842     15885    359308    127341
dram[1]:     429639    385353     23727    348899    419228    434856    118182    390579    406203    359303    421838    354096    372345    445270    343677    395776
dram[2]:     382750    328040    416620    249592    382751    432239    114436    354094    359308    400981    427033    424437    156307    234021    124857    290876
dram[3]:     374930    429639     85739    116921    429654    414013    223642    354094    359322    406191    374932    427028    427031    442679    290877    348890
dram[4]:     429656    328041    110963    429655    231419    400998    115712     77088    411403     83545    374933    127470    429636    437453    303806    398379
dram[5]:     308919    395773    364527    335853    275497    403599     26312    221034    127341    429654    377540    382746    427037    285727    226194    343688
dram[6]:     385360    374929    437463    114317    416610     80928    169157    393171    406203    119812    416612    427013    421822    184730    306346    364530
dram[7]:     374931    367130    351490    429642    387961    317624    385348    385347    109106    101555     96536    112095    440054    309809    429642    104076
dram[8]:     195111    442646    437464    434852    104850    275497    351503    325452     23679    369739    132937    429629    106858    361907    122383    241814
dram[9]:     372319    434849    333258    416616    432240    437469    122253    270325    115093     99392    380144    374939    427033    424441    130076    290882
dram[10]:     213234    429641    265152    416628    406197    275498    325323    385354    374949    158891    424432    416612    421826    374936    328034    328044
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226849 n_nop=2225073 n_act=146 n_pre=130 n_req=471 n_rd=1372 n_write=128 bw_util=0.001347
n_activity=10760 dram_eff=0.2788
bk0: 44a 2226545i bk1: 40a 2226549i bk2: 104a 2226299i bk3: 92a 2226430i bk4: 124a 2226321i bk5: 132a 2226240i bk6: 128a 2226280i bk7: 132a 2226256i bk8: 120a 2226209i bk9: 132a 2226144i bk10: 92a 2226273i bk11: 108a 2226209i bk12: 40a 2226572i bk13: 28a 2226652i bk14: 36a 2226647i bk15: 20a 2226730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000603543
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226849 n_nop=2225221 n_act=125 n_pre=109 n_req=440 n_rd=1272 n_write=122 bw_util=0.001252
n_activity=9663 dram_eff=0.2885
bk0: 32a 2226659i bk1: 20a 2226716i bk2: 84a 2226518i bk3: 76a 2226461i bk4: 124a 2226357i bk5: 132a 2226209i bk6: 128a 2226345i bk7: 112a 2226337i bk8: 116a 2226215i bk9: 104a 2226309i bk10: 112a 2226224i bk11: 108a 2226213i bk12: 44a 2226538i bk13: 40a 2226559i bk14: 20a 2226718i bk15: 20a 2226718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000460292
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226849 n_nop=2225209 n_act=143 n_pre=127 n_req=431 n_rd=1252 n_write=118 bw_util=0.00123
n_activity=9981 dram_eff=0.2745
bk0: 20a 2226720i bk1: 36a 2226650i bk2: 80a 2226442i bk3: 92a 2226371i bk4: 104a 2226496i bk5: 112a 2226333i bk6: 104a 2226465i bk7: 128a 2226264i bk8: 116a 2226258i bk9: 120a 2226118i bk10: 116a 2226054i bk11: 108a 2226071i bk12: 48a 2226468i bk13: 48a 2226481i bk14: 12a 2226748i bk15: 8a 2226792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000608483
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0xc024eb00, atomic=0 1 entries : 0x7f203aad6e70 :  mf: uid=323849, sid05:w57, part=3, addr=0xc024eb60, load , size=32, unknown  status = IN_PARTITION_DRAM (2772066), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226849 n_nop=2225151 n_act=141 n_pre=125 n_req=450 n_rd=1310 n_write=122 bw_util=0.001286
n_activity=10431 dram_eff=0.2746
bk0: 8a 2226775i bk1: 24a 2226661i bk2: 84a 2226535i bk3: 100a 2226341i bk4: 100a 2226434i bk5: 132a 2226281i bk6: 110a 2226430i bk7: 128a 2226215i bk8: 116a 2226259i bk9: 112a 2226311i bk10: 116a 2226118i bk11: 120a 2226083i bk12: 52a 2226438i bk13: 44a 2226509i bk14: 28a 2226635i bk15: 36a 2226607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000569414
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226849 n_nop=2225166 n_act=140 n_pre=124 n_req=444 n_rd=1300 n_write=119 bw_util=0.001274
n_activity=10344 dram_eff=0.2744
bk0: 36a 2226594i bk1: 16a 2226761i bk2: 88a 2226491i bk3: 92a 2226413i bk4: 112a 2226434i bk5: 124a 2226188i bk6: 112a 2226425i bk7: 112a 2226373i bk8: 124a 2226140i bk9: 124a 2226192i bk10: 124a 2226056i bk11: 88a 2226271i bk12: 32a 2226605i bk13: 52a 2226471i bk14: 20a 2226680i bk15: 44a 2226601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000488134
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226849 n_nop=2225153 n_act=135 n_pre=119 n_req=455 n_rd=1316 n_write=126 bw_util=0.001295
n_activity=10152 dram_eff=0.2841
bk0: 28a 2226663i bk1: 28a 2226652i bk2: 92a 2226379i bk3: 96a 2226285i bk4: 112a 2226375i bk5: 120a 2226268i bk6: 100a 2226524i bk7: 120a 2226327i bk8: 116a 2226241i bk9: 132a 2226159i bk10: 124a 2226065i bk11: 104a 2226310i bk12: 44a 2226567i bk13: 52a 2226496i bk14: 20a 2226688i bk15: 28a 2226706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000541123
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226849 n_nop=2225115 n_act=142 n_pre=126 n_req=455 n_rd=1348 n_write=118 bw_util=0.001317
n_activity=10636 dram_eff=0.2757
bk0: 16a 2226738i bk1: 16a 2226739i bk2: 100a 2226403i bk3: 80a 2226472i bk4: 120a 2226379i bk5: 132a 2226294i bk6: 116a 2226373i bk7: 140a 2226219i bk8: 136a 2226125i bk9: 112a 2226162i bk10: 112a 2226181i bk11: 104a 2226198i bk12: 52a 2226464i bk13: 40a 2226583i bk14: 44a 2226591i bk15: 28a 2226644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000476458
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226849 n_nop=2225091 n_act=133 n_pre=117 n_req=476 n_rd=1376 n_write=132 bw_util=0.001354
n_activity=10595 dram_eff=0.2847
bk0: 20a 2226725i bk1: 32a 2226620i bk2: 112a 2226342i bk3: 88a 2226378i bk4: 128a 2226368i bk5: 120a 2226297i bk6: 120a 2226402i bk7: 144a 2226164i bk8: 124a 2226312i bk9: 116a 2226267i bk10: 108a 2226142i bk11: 96a 2226266i bk12: 56a 2226465i bk13: 56a 2226488i bk14: 40a 2226617i bk15: 16a 2226749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00046568
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226849 n_nop=2225193 n_act=134 n_pre=118 n_req=450 n_rd=1272 n_write=132 bw_util=0.001261
n_activity=9987 dram_eff=0.2812
bk0: 28a 2226694i bk1: 44a 2226597i bk2: 112a 2226271i bk3: 72a 2226495i bk4: 108a 2226500i bk5: 128a 2226286i bk6: 108a 2226424i bk7: 132a 2226204i bk8: 104a 2226400i bk9: 104a 2226221i bk10: 104a 2226178i bk11: 140a 2225836i bk12: 32a 2226582i bk13: 32a 2226605i bk14: 12a 2226749i bk15: 12a 2226761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000677639
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226849 n_nop=2225111 n_act=143 n_pre=127 n_req=457 n_rd=1348 n_write=120 bw_util=0.001318
n_activity=10346 dram_eff=0.2838
bk0: 36a 2226594i bk1: 36a 2226602i bk2: 76a 2226508i bk3: 104a 2226285i bk4: 108a 2226452i bk5: 132a 2226193i bk6: 116a 2226458i bk7: 116a 2226359i bk8: 116a 2226171i bk9: 112a 2226284i bk10: 124a 2226096i bk11: 100a 2226237i bk12: 60a 2226465i bk13: 64a 2226405i bk14: 20a 2226731i bk15: 28a 2226653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000550105
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226849 n_nop=2225230 n_act=131 n_pre=115 n_req=431 n_rd=1256 n_write=117 bw_util=0.001233
n_activity=9815 dram_eff=0.2798
bk0: 36a 2226643i bk1: 32a 2226622i bk2: 96a 2226406i bk3: 92a 2226406i bk4: 132a 2226289i bk5: 88a 2226512i bk6: 112a 2226457i bk7: 128a 2226238i bk8: 120a 2226150i bk9: 120a 2226195i bk10: 104a 2226237i bk11: 96a 2226237i bk12: 28a 2226621i bk13: 36a 2226547i bk14: 16a 2226772i bk15: 20a 2226729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000554146

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1588, Miss = 172, Miss_rate = 0.108, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 1531, Miss = 171, Miss_rate = 0.112, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 1469, Miss = 165, Miss_rate = 0.112, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 1358, Miss = 153, Miss_rate = 0.113, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[4]: Access = 1411, Miss = 150, Miss_rate = 0.106, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[5]: Access = 1457, Miss = 163, Miss_rate = 0.112, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[6]: Access = 1399, Miss = 154, Miss_rate = 0.110, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 1585, Miss = 174, Miss_rate = 0.110, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 1461, Miss = 162, Miss_rate = 0.111, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 1467, Miss = 163, Miss_rate = 0.111, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 1387, Miss = 159, Miss_rate = 0.115, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 1521, Miss = 170, Miss_rate = 0.112, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[12]: Access = 1637, Miss = 174, Miss_rate = 0.106, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 1528, Miss = 163, Miss_rate = 0.107, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 1562, Miss = 177, Miss_rate = 0.113, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 1473, Miss = 167, Miss_rate = 0.113, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 1628, Miss = 152, Miss_rate = 0.093, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 1464, Miss = 166, Miss_rate = 0.113, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 1423, Miss = 164, Miss_rate = 0.115, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 1523, Miss = 173, Miss_rate = 0.114, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 1461, Miss = 161, Miss_rate = 0.110, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 1405, Miss = 153, Miss_rate = 0.109, Pending_hits = 139, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3187
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21208
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3051
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4671
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.85606
	minimum = 6
	maximum = 23
Network latency average = 6.85455
	minimum = 6
	maximum = 23
Slowest packet = 36318
Flit latency average = 6.33585
	minimum = 6
	maximum = 22
Slowest flit = 54828
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000507544
	minimum = 0.000341815 (at node 7)
	maximum = 0.000700056 (at node 40)
Accepted packet rate average = 0.000507544
	minimum = 0.000341815 (at node 7)
	maximum = 0.000700056 (at node 40)
Injected flit rate average = 0.000769873
	minimum = 0.000418469 (at node 7)
	maximum = 0.00126401 (at node 35)
Accepted flit rate average= 0.000769873
	minimum = 0.000596025 (at node 44)
	maximum = 0.00125541 (at node 2)
Injected packet length average = 1.51686
Accepted packet length average = 1.51686
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.3125 (7 samples)
	minimum = 6 (7 samples)
	maximum = 83.4286 (7 samples)
Network latency average = 10.0011 (7 samples)
	minimum = 6 (7 samples)
	maximum = 69.8571 (7 samples)
Flit latency average = 10.1246 (7 samples)
	minimum = 6 (7 samples)
	maximum = 69.2857 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0115335 (7 samples)
	minimum = 0.00818897 (7 samples)
	maximum = 0.0288151 (7 samples)
Accepted packet rate average = 0.0115335 (7 samples)
	minimum = 0.00818897 (7 samples)
	maximum = 0.0288151 (7 samples)
Injected flit rate average = 0.0173148 (7 samples)
	minimum = 0.00938875 (7 samples)
	maximum = 0.039706 (7 samples)
Accepted flit rate average = 0.0173148 (7 samples)
	minimum = 0.0132935 (7 samples)
	maximum = 0.0474363 (7 samples)
Injected packet size average = 1.50126 (7 samples)
Accepted packet size average = 1.50126 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 37 min, 34 sec (23854 sec)
gpgpu_simulation_rate = 351 (inst/sec)
gpgpu_simulation_rate = 116 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2924
gpu_sim_insn = 1132352
gpu_ipc =     387.2613
gpu_tot_sim_cycle = 2997141
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       3.1757
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 857
partiton_reqs_in_parallel = 64328
partiton_reqs_in_parallel_total    = 26383830
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.8245
partiton_reqs_in_parallel_util = 64328
partiton_reqs_in_parallel_util_total    = 26383830
gpu_sim_cycle_parition_util = 2924
gpu_tot_sim_cycle_parition_util    = 1199265
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =     221.2059 GB/Sec
L2_BW_total  =       1.2511 GB/Sec
gpu_total_sim_rate=396

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0223
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 205094
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
296, 266, 280, 296, 265, 296, 295, 281, 467, 281, 281, 281, 493, 296, 266, 296, 227, 227, 449, 227, 197, 227, 212, 197, 227, 212, 316, 227, 227, 212, 212, 461, 176, 191, 176, 206, 176, 570, 176, 176, 176, 191, 206, 402, 176, 191, 176, 191, 176, 191, 191, 257, 191, 191, 518, 176, 206, 191, 191, 191, 191, 191, 191, 191, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 49843
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 44349
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 608
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:108557	W0_Idle:9938842	W0_Scoreboard:37710880	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 39 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 4829 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 2997140 
mrq_lat_table:4166 	44 	149 	569 	31 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32728 	2615 	6 	12 	272 	538 	791 	1353 	597 	187 	91 	204 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23102 	647 	516 	1403 	8995 	799 	52 	6 	9 	272 	538 	792 	1354 	595 	187 	91 	204 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24501 	3607 	470 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	8750 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1111 	16 	4 	1 	18 	25 	51 	139 	137 	69 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         3         2         8         8        16        16        16        16         7        10         4         8         2         2         3         2 
dram[1]:         4         3         8         8        15        16        16        16         6         9         8         5        12         6         2         2 
dram[2]:         4         6        10         8        16        16        17        16        11         8         5         8         6         3         1         1 
dram[3]:         1         2        10         9        15        22        16        18         9        10         6         6         8         6         2         2 
dram[4]:         4         1        10        16        16        16        17        16         6         8         8         6         6         6         1         3 
dram[5]:         2         4         9        10        16        16        17        16        12        16         4        16        12         8         1         4 
dram[6]:         4         2        16        10        16        16        16        16         7         9         6         6         6         6         3         2 
dram[7]:         2         3         9        12        22        16        16        16         8        10        12         8         6         6         3         1 
dram[8]:         3         4        10        10        16        16        16        16        10         6         8         4         7         8         1         1 
dram[9]:         4         4         9        10        16        16        16        22         8         8         4         6         4         8         1         2 
dram[10]:         4         4        10        12        16        16        17        16         6         6         6         6         6         2         2         2 
maximum service time to same row:
dram[0]:    301277    167931    263309    247388    233777    142942    244656    190504    189944    128482    242474    220049    375101    134499    106002    301605 
dram[1]:    473493    298981    131442    176374    371308    271126    132633    398024    170434    172779    291019    278046    446229    568890    255292    197979 
dram[2]:    436853    318240    536467    197980    330699    302127    102562    179016    200603    252392    207322    196056    390200    125040     93781    227398 
dram[3]:    459244    471423    151068    116929    247283    360625    222533    265090     91848    249712    218024    200612    423412    302360    240962    260500 
dram[4]:    276129    134753    116850    564921    129875    222204     73505    188823    171098    114070    136941    184490    374952    265928    304324    177136 
dram[5]:    166373    292420    361577    208399    167394    420791     92925    161022    163673    258975    127646    206178    394652    283707    157494    377481 
dram[6]:    255276    260502    314732    122058    336163    110873    106718    272726    193930     94320    147668    191524    359925    137939    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    138712    279066    253467     74949    201142    347233    230844    221973    203188    218574     42542 
dram[8]:    288220    155208    140759    416151    101220    274094    192517    194975    200389    111289    105694     93049    151625    214788    122458    125041 
dram[9]:    211623    186358    192980    244738    315615    140348    153502    237319    262256    228515    119707    149215    356189    223586    211005    197981 
dram[10]:    195374    249772    255490    339820    316164    267928    209051    231640    151698    113969    237782    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  1.750000  1.444444  3.454545 12.333333  4.000000  5.750000  4.888889  5.625000  2.666667  3.000000  2.000000  2.714286  2.500000  3.000000  1.500000  1.250000 
dram[1]:  2.200000  1.750000  8.000000  3.714286  5.250000  3.818182  7.500000  5.428571  2.533333  3.181818  2.714286  2.785714  4.000000  2.833333  1.250000  1.250000 
dram[2]:  1.750000  2.600000  3.111111  4.125000  6.600000  5.142857  5.666667  4.888889  3.076923  2.411765  2.157895  2.052632  1.888889  2.500000  1.000000  1.000000 
dram[3]:  1.500000  1.333333  7.500000  4.625000  4.571429  7.833333  6.333333  4.500000  3.076923  3.363636  2.333333  2.105263  1.900000  2.000000  1.166667  1.285714 
dram[4]:  1.714286  1.333333  6.600000  5.666667  7.600000  3.727273  6.500000  7.800000  2.277778  3.307692  2.100000  2.214286  1.833333  2.222222  1.000000  1.571429 
dram[5]:  1.333333  1.666667  3.200000  4.111111  4.625000  5.000000 11.333333  6.833333  3.153846  3.214286  2.050000  3.700000  3.800000  2.625000  1.000000  1.750000 
dram[6]:  2.000000  1.250000  4.375000  4.500000  5.000000  7.666667  4.111111  7.142857  2.647059  2.375000  2.312500  2.125000  2.625000  3.200000  1.571429  1.166667 
dram[7]:  1.500000  1.571429  3.700000  3.875000  7.500000  7.000000  6.666667  5.000000  5.500000  3.250000  2.411765  2.615385  2.333333  2.625000  1.666667  1.333333 
dram[8]:  2.500000  2.000000  3.818182  5.000000 19.000000  7.666667  5.000000  4.600000  4.500000  2.266667  2.375000  1.777778  3.600000  2.800000  1.000000  1.000000 
dram[9]:  1.857143  2.166667  3.428571  3.800000  5.666667  3.416667 13.666667 10.250000  2.411765  3.454545  2.388889  2.500000  2.222222  2.300000  1.666667  1.166667 
dram[10]:  2.600000  1.571429  4.250000  5.666667  5.000000  9.000000  7.800000  4.888889  2.411765  2.600000  2.923077  2.133333  2.200000  1.750000  2.000000  1.250000 
average row locality = 4960/1512 = 3.280423
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        11        10        26        23        31        33        32        33        30        33        23        27        10         7         9         5 
dram[1]:         8         5        21        19        31        33        32        28        29        26        28        27        11        10         5         5 
dram[2]:         5         9        20        23        26        28        26        32        29        30        29        27        12        12         3         2 
dram[3]:         2         6        21        25        25        33        28        32        29        28        29        30        13        11         7         9 
dram[4]:         9         4        22        23        28        31        28        28        31        31        31        22         8        13         5        11 
dram[5]:         7         7        23        24        28        30        25        30        29        33        31        26        11        13         5         7 
dram[6]:         4         4        25        20        30        33        29        35        34        28        28        26        13        10        11         7 
dram[7]:         5         8        28        22        32        30        30        36        31        29        27        24        14        14        10         4 
dram[8]:         7        11        28        18        27        32        27        33        26        26        26        35         8         8         3         3 
dram[9]:         9         9        19        26        27        33        29        29        29        28        31        25        15        16         5         7 
dram[10]:         9         8        24        23        33        22        28        32        30        30        26        24         7         9         4         5 
total reads: 3606
bank skew: 36/2 = 18.00
chip skew: 344/313 = 1.10
number of total write accesses:
dram[0]:         3         3        12        14         9        13        12        12        10        12         7        11         5         5         0         0 
dram[1]:         3         2        11         7        11         9        13        10         9         9        10        12         9         7         0         0 
dram[2]:         2         4         8        10         7         8         8        12        11        11        12        12         5         8         0         0 
dram[3]:         1         2         9        12         7        14        10        13        11         9        13        10         6         5         0         0 
dram[4]:         3         0        11        11        10        10        11        11        10        12        11         9         3         7         0         0 
dram[5]:         1         3         9        13         9        10         9        11        12        12        10        11         8         8         0         0 
dram[6]:         2         1        10         7        10        13         8        15        11        10         9         8         8         6         0         0 
dram[7]:         1         3         9         9        13        12        10        14        13        10        14        10         7         7         0         0 
dram[8]:         3         3        14         7        11        14         8        13        10         8        12        13        10         6         0         0 
dram[9]:         4         4         5        12         7         8        12        12        12        10        12        10         5         7         0         0 
dram[10]:         4         3        10        11        12         5        11        12        11         9        12         8         4         5         0         0 
total reads: 1354
min_bank_accesses = 0!
chip skew: 132/117 = 1.13
average mf latency per bank:
dram[0]:      45126     88932     33974     18193     66400     40353     37311     29982     12689     34322      6458      2484     17999      2181    176714     28335
dram[1]:      72237    116603     15658     35954     63529     86815     20098     31860     39146     37539     34994     10708     21275     26846     94657    269022
dram[2]:     112877     69455     38638     26511     61539     65406     22100     26903     16186     28808     20014     23223     28863     29763     68815    259134
dram[3]:     125275    114059     24553     18995     76333     51387     25983     35221     23765     26956     15954     32414     37859     78570     91571     76442
dram[4]:      96221    145226     20012     42254     60765     66646     24526     20547     35346     10186     14497      5500     63236     63509     61164    145013
dram[5]:      81659    110221     42860     41147     61539     57899     19684     30685     13922     25214     45086     14616     32492     21133     79947     86638
dram[6]:      66374    159715     39264     32608     53406     38282     28974     33183     31150     13975     36956     32410     27355     28885     71341    126755
dram[7]:      78039     46032     64996     45478     53218     48136     32291     27769     10089     13334      5301      6713     45350     36696    161183     32736
dram[8]:      36733    111623     31930     44437     48470     42182     41304     30238      8970     34639      9742     44721     29694     47790     42083    141767
dram[9]:      77053     80951     63403     41994     83053     86878     19763     25299     13306     16718     15138     14253     85450     24708     33369     97769
dram[10]:      53493     65248     32538     32632     66623     69191     24507     50268     21863     14719     12549     19146     72562     45510    132772    116405
maximum mf latency per bank:
dram[0]:     440061    333237    372345    118635    364532    122250    385351    325453    130073    408803    132776     41811    124842     15885    359308    127341
dram[1]:     429639    385353     23727    348899    419228    434856    118182    390579    406203    359303    421838    354096    372345    445270    343677    395776
dram[2]:     382750    328040    416620    249592    382751    432239    114436    354094    359308    400981    427033    424437    156307    234021    124857    290876
dram[3]:     374930    429639     85739    116921    429654    414013    223642    354094    359322    406191    374932    427028    427031    442679    290877    348890
dram[4]:     429656    328041    110963    429655    231419    400998    115712     77088    411403     83545    374933    127470    429636    437453    303806    398379
dram[5]:     308919    395773    364527    335853    275497    403599     26312    221034    127341    429654    377540    382746    427037    285727    226194    343688
dram[6]:     385360    374929    437463    114317    416610     80928    169157    393171    406203    119812    416612    427013    421822    184730    306346    364530
dram[7]:     374931    367130    351490    429642    387961    317624    385348    385347    109106    101555     96536    112095    440054    309809    429642    104076
dram[8]:     195111    442646    437464    434852    104850    275497    351503    325452     23679    369739    132937    429629    106858    361907    122383    241814
dram[9]:     372319    434849    333258    416616    432240    437469    122253    270325    115093     99392    380144    374939    427033    424441    130076    290882
dram[10]:     213234    429641    265152    416628    406197    275498    325323    385354    374949    158891    424432    416612    421826    374936    328034    328044
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2232277 n_nop=2230501 n_act=146 n_pre=130 n_req=471 n_rd=1372 n_write=128 bw_util=0.001344
n_activity=10760 dram_eff=0.2788
bk0: 44a 2231973i bk1: 40a 2231977i bk2: 104a 2231727i bk3: 92a 2231858i bk4: 124a 2231749i bk5: 132a 2231668i bk6: 128a 2231708i bk7: 132a 2231684i bk8: 120a 2231637i bk9: 132a 2231572i bk10: 92a 2231701i bk11: 108a 2231637i bk12: 40a 2232000i bk13: 28a 2232080i bk14: 36a 2232075i bk15: 20a 2232158i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000602076
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2232277 n_nop=2230649 n_act=125 n_pre=109 n_req=440 n_rd=1272 n_write=122 bw_util=0.001249
n_activity=9663 dram_eff=0.2885
bk0: 32a 2232087i bk1: 20a 2232144i bk2: 84a 2231946i bk3: 76a 2231889i bk4: 124a 2231785i bk5: 132a 2231637i bk6: 128a 2231773i bk7: 112a 2231765i bk8: 116a 2231643i bk9: 104a 2231737i bk10: 112a 2231652i bk11: 108a 2231641i bk12: 44a 2231966i bk13: 40a 2231987i bk14: 20a 2232146i bk15: 20a 2232146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000459172
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2232277 n_nop=2230637 n_act=143 n_pre=127 n_req=431 n_rd=1252 n_write=118 bw_util=0.001227
n_activity=9981 dram_eff=0.2745
bk0: 20a 2232148i bk1: 36a 2232078i bk2: 80a 2231870i bk3: 92a 2231799i bk4: 104a 2231924i bk5: 112a 2231761i bk6: 104a 2231893i bk7: 128a 2231692i bk8: 116a 2231686i bk9: 120a 2231546i bk10: 116a 2231482i bk11: 108a 2231499i bk12: 48a 2231896i bk13: 48a 2231909i bk14: 12a 2232176i bk15: 8a 2232220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000607004
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2232277 n_nop=2230577 n_act=141 n_pre=125 n_req=450 n_rd=1312 n_write=122 bw_util=0.001285
n_activity=10445 dram_eff=0.2746
bk0: 8a 2232203i bk1: 24a 2232089i bk2: 84a 2231963i bk3: 100a 2231769i bk4: 100a 2231862i bk5: 132a 2231709i bk6: 112a 2231855i bk7: 128a 2231643i bk8: 116a 2231687i bk9: 112a 2231739i bk10: 116a 2231546i bk11: 120a 2231511i bk12: 52a 2231866i bk13: 44a 2231937i bk14: 28a 2232063i bk15: 36a 2232035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00056803
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2232277 n_nop=2230594 n_act=140 n_pre=124 n_req=444 n_rd=1300 n_write=119 bw_util=0.001271
n_activity=10344 dram_eff=0.2744
bk0: 36a 2232022i bk1: 16a 2232189i bk2: 88a 2231919i bk3: 92a 2231841i bk4: 112a 2231862i bk5: 124a 2231616i bk6: 112a 2231853i bk7: 112a 2231801i bk8: 124a 2231568i bk9: 124a 2231620i bk10: 124a 2231484i bk11: 88a 2231699i bk12: 32a 2232033i bk13: 52a 2231899i bk14: 20a 2232108i bk15: 44a 2232029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000486947
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2232277 n_nop=2230581 n_act=135 n_pre=119 n_req=455 n_rd=1316 n_write=126 bw_util=0.001292
n_activity=10152 dram_eff=0.2841
bk0: 28a 2232091i bk1: 28a 2232080i bk2: 92a 2231807i bk3: 96a 2231713i bk4: 112a 2231803i bk5: 120a 2231696i bk6: 100a 2231952i bk7: 120a 2231755i bk8: 116a 2231669i bk9: 132a 2231587i bk10: 124a 2231493i bk11: 104a 2231738i bk12: 44a 2231995i bk13: 52a 2231924i bk14: 20a 2232116i bk15: 28a 2232134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000539808
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2232277 n_nop=2230543 n_act=142 n_pre=126 n_req=455 n_rd=1348 n_write=118 bw_util=0.001313
n_activity=10636 dram_eff=0.2757
bk0: 16a 2232166i bk1: 16a 2232167i bk2: 100a 2231831i bk3: 80a 2231900i bk4: 120a 2231807i bk5: 132a 2231722i bk6: 116a 2231801i bk7: 140a 2231647i bk8: 136a 2231553i bk9: 112a 2231590i bk10: 112a 2231609i bk11: 104a 2231626i bk12: 52a 2231892i bk13: 40a 2232011i bk14: 44a 2232019i bk15: 28a 2232072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000475299
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2232277 n_nop=2230519 n_act=133 n_pre=117 n_req=476 n_rd=1376 n_write=132 bw_util=0.001351
n_activity=10595 dram_eff=0.2847
bk0: 20a 2232153i bk1: 32a 2232048i bk2: 112a 2231770i bk3: 88a 2231806i bk4: 128a 2231796i bk5: 120a 2231725i bk6: 120a 2231830i bk7: 144a 2231592i bk8: 124a 2231740i bk9: 116a 2231695i bk10: 108a 2231570i bk11: 96a 2231694i bk12: 56a 2231893i bk13: 56a 2231916i bk14: 40a 2232045i bk15: 16a 2232177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000464548
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2232277 n_nop=2230621 n_act=134 n_pre=118 n_req=450 n_rd=1272 n_write=132 bw_util=0.001258
n_activity=9987 dram_eff=0.2812
bk0: 28a 2232122i bk1: 44a 2232025i bk2: 112a 2231699i bk3: 72a 2231923i bk4: 108a 2231928i bk5: 128a 2231714i bk6: 108a 2231852i bk7: 132a 2231632i bk8: 104a 2231828i bk9: 104a 2231649i bk10: 104a 2231606i bk11: 140a 2231264i bk12: 32a 2232010i bk13: 32a 2232033i bk14: 12a 2232177i bk15: 12a 2232189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000675991
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2232277 n_nop=2230539 n_act=143 n_pre=127 n_req=457 n_rd=1348 n_write=120 bw_util=0.001315
n_activity=10346 dram_eff=0.2838
bk0: 36a 2232022i bk1: 36a 2232030i bk2: 76a 2231936i bk3: 104a 2231713i bk4: 108a 2231880i bk5: 132a 2231621i bk6: 116a 2231886i bk7: 116a 2231787i bk8: 116a 2231599i bk9: 112a 2231712i bk10: 124a 2231524i bk11: 100a 2231665i bk12: 60a 2231893i bk13: 64a 2231833i bk14: 20a 2232159i bk15: 28a 2232081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000548767
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2232277 n_nop=2230658 n_act=131 n_pre=115 n_req=431 n_rd=1256 n_write=117 bw_util=0.00123
n_activity=9815 dram_eff=0.2798
bk0: 36a 2232071i bk1: 32a 2232050i bk2: 96a 2231834i bk3: 92a 2231834i bk4: 132a 2231717i bk5: 88a 2231940i bk6: 112a 2231885i bk7: 128a 2231666i bk8: 120a 2231578i bk9: 120a 2231623i bk10: 104a 2231665i bk11: 96a 2231665i bk12: 28a 2232049i bk13: 36a 2231975i bk14: 16a 2232200i bk15: 20a 2232157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000552799

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1841, Miss = 172, Miss_rate = 0.093, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 1802, Miss = 171, Miss_rate = 0.095, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 1723, Miss = 165, Miss_rate = 0.096, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 1606, Miss = 153, Miss_rate = 0.095, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[4]: Access = 1643, Miss = 150, Miss_rate = 0.091, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[5]: Access = 1710, Miss = 163, Miss_rate = 0.095, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[6]: Access = 1656, Miss = 154, Miss_rate = 0.093, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 1848, Miss = 174, Miss_rate = 0.094, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 1720, Miss = 162, Miss_rate = 0.094, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 1728, Miss = 163, Miss_rate = 0.094, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 1623, Miss = 159, Miss_rate = 0.098, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 1782, Miss = 170, Miss_rate = 0.095, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[12]: Access = 1897, Miss = 174, Miss_rate = 0.092, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 1786, Miss = 163, Miss_rate = 0.091, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 1821, Miss = 177, Miss_rate = 0.097, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 1741, Miss = 167, Miss_rate = 0.096, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 3075, Miss = 152, Miss_rate = 0.049, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 1735, Miss = 166, Miss_rate = 0.096, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 1684, Miss = 164, Miss_rate = 0.097, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 1767, Miss = 173, Miss_rate = 0.098, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 1707, Miss = 161, Miss_rate = 0.094, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 1667, Miss = 153, Miss_rate = 0.092, Pending_hits = 139, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3187
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3051
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9447
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.4399
	minimum = 6
	maximum = 490
Network latency average = 35.5436
	minimum = 6
	maximum = 335
Slowest packet = 68309
Flit latency average = 43.2223
	minimum = 6
	maximum = 334
Slowest flit = 107821
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0466918
	minimum = 0.0355799 (at node 22)
	maximum = 0.24752 (at node 44)
Accepted packet rate average = 0.0466918
	minimum = 0.0355799 (at node 22)
	maximum = 0.24752 (at node 44)
Injected flit rate average = 0.0700376
	minimum = 0.0554225 (at node 32)
	maximum = 0.263941 (at node 44)
Accepted flit rate average= 0.0700376
	minimum = 0.0465275 (at node 22)
	maximum = 0.478618 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.9535 (8 samples)
	minimum = 6 (8 samples)
	maximum = 134.25 (8 samples)
Network latency average = 13.1939 (8 samples)
	minimum = 6 (8 samples)
	maximum = 103 (8 samples)
Flit latency average = 14.2618 (8 samples)
	minimum = 6 (8 samples)
	maximum = 102.375 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0159283 (8 samples)
	minimum = 0.0116128 (8 samples)
	maximum = 0.0561531 (8 samples)
Accepted packet rate average = 0.0159283 (8 samples)
	minimum = 0.0116128 (8 samples)
	maximum = 0.0561531 (8 samples)
Injected flit rate average = 0.0239051 (8 samples)
	minimum = 0.015143 (8 samples)
	maximum = 0.0677354 (8 samples)
Accepted flit rate average = 0.0239051 (8 samples)
	minimum = 0.0174478 (8 samples)
	maximum = 0.101334 (8 samples)
Injected packet size average = 1.5008 (8 samples)
Accepted packet size average = 1.5008 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 40 min, 2 sec (24002 sec)
gpgpu_simulation_rate = 396 (inst/sec)
gpgpu_simulation_rate = 124 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 450280
gpu_sim_insn = 1536501
gpu_ipc =       3.4123
gpu_tot_sim_cycle = 3674643
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       3.0083
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3172
partiton_reqs_in_parallel = 9906160
partiton_reqs_in_parallel_total    = 26448158
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.8933
partiton_reqs_in_parallel_util = 9906160
partiton_reqs_in_parallel_util_total    = 26448158
gpu_sim_cycle_parition_util = 450280
gpu_tot_sim_cycle_parition_util    = 1202189
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =      16.5314 GB/Sec
L2_BW_total  =       3.0462 GB/Sec
gpu_total_sim_rate=357

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0134
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 343270
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
319, 289, 734, 319, 485, 579, 318, 304, 691, 641, 423, 304, 661, 657, 471, 319, 536, 250, 591, 601, 220, 250, 235, 220, 250, 235, 536, 562, 250, 235, 432, 603, 448, 332, 552, 477, 459, 800, 199, 343, 199, 463, 229, 425, 199, 448, 384, 214, 861, 237, 527, 722, 786, 237, 564, 625, 571, 812, 434, 512, 594, 237, 381, 772, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 63989
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 58483
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 620
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:116977	W0_Idle:10517486	W0_Scoreboard:57198205	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 119 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 3151 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 3674605 
mrq_lat_table:7990 	111 	255 	978 	238 	95 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	108157 	4844 	6 	12 	281 	572 	821 	1419 	667 	298 	328 	523 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	94258 	4607 	1124 	1406 	10910 	811 	52 	6 	9 	281 	572 	822 	1420 	665 	298 	328 	523 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	73272 	9630 	1696 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	31244 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1825 	18 	5 	3 	22 	43 	82 	191 	189 	78 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         3         9        28        16        16        16        16        12        10        16         8         8         8         8         5 
dram[1]:         7         4        18        17        15        16        18        16        15         9        12         8        12         7         7         7 
dram[2]:         4         8        14        14        18        16        17        16        11         8         8         8         6         8         4         6 
dram[3]:         7         6        13        16        18        22        16        18        10        10         7        11         8         8         5         6 
dram[4]:         6         4        12        16        16        16        17        16         6        18         8        13         8         7         6         6 
dram[5]:         4         5         9        10        16        16        17        16        12        16        12        16        12         8         7         4 
dram[6]:         4         6        16        11        16        16        16        16         8         9         8         6         9         7         5         5 
dram[7]:         4         4        15        14        22        16        16        16        24        10        12         8         6         6         3         6 
dram[8]:         4         6        10        21        22        16        16        16        10        14         8         4         7         8         3         3 
dram[9]:         8         4        13        10        19        20        24        22         8        12        14        10         6         8         8         4 
dram[10]:         4         6        10        12        16        22        17        16        10         8         9        12         9         7         8         7 
maximum service time to same row:
dram[0]:    324206    214205    263309    247388    233777    199186    244656    203187    189944    128482    242474    220049    375101    155521    240052    301605 
dram[1]:    473493    298981    179750    176374    371308    271126    132633    398024    247475    312235    291019    278046    446229    568890    255292    267831 
dram[2]:    436853    318240    536467    197980    330699    302127    117227    212364    218818    252392    230529    196056    390200    200584    143270    227398 
dram[3]:    459244    471423    270921    245755    247283    360625    239662    265090    130251    249712    317805    200612    423412    302360    240962    260500 
dram[4]:    276129    157794    116850    564921    139432    222204    263108    188823    171098    119258    140667    184490    374952    265928    304324    177136 
dram[5]:    208401    292420    361577    208399    167394    420791    205244    239656    163673    258975    335021    206178    394652    283707    157494    377481 
dram[6]:    255276    260502    314732    156295    336163    272948    106718    272726    193930    197981    147668    191524    359925    211004    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    275593    279066    253467    273520    201142    347233    345315    221973    203188    291757     82369 
dram[8]:    288220    208399    161502    416151    144422    274094    192517    194975    200389    174746    278731    276125    244457    214788    259447    125041 
dram[9]:    302182    226629    192980    244738    315615    140348    153502    237319    262256    276133    314767    155123    356189    223586    237056    197981 
dram[10]:    195374    249772    255490    339820    316164    369445    209051    336043    158903    134055    237782    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  1.818182  1.500000  3.210526  3.705882  3.238095  3.833333  3.190476  3.550000  3.000000  2.354839  2.692308  2.500000  2.250000  2.687500  1.866667  1.523810 
dram[1]:  2.187500  1.944444  3.470588  3.647059  3.631579  3.600000  3.705882  3.526316  3.050000  2.782609  2.956522  2.666667  3.071429  2.611111  1.571429  2.625000 
dram[2]:  1.944444  2.111111  3.350000  3.533333  4.846154  2.958333  3.181818  3.421053  2.958333  2.500000  2.366667  2.100000  1.791667  2.217391  1.625000  2.000000 
dram[3]:  2.000000  1.571429  3.823529  3.045455  4.235294  4.357143  3.882353  3.272727  2.956522  3.047619  2.407408  2.206897  2.045455  2.400000  1.611111  1.684211 
dram[4]:  1.583333  1.777778  3.647059  3.388889  4.375000  3.285714  4.461538  4.533333  2.266667  2.300000  2.290323  2.407408  2.458333  2.391304  1.578947  1.600000 
dram[5]:  1.944444  1.863636  2.666667  3.200000  4.000000  3.684211  4.466667  4.857143  2.600000  2.739130  2.379310  2.750000  2.444444  2.200000  1.823529  1.523810 
dram[6]:  1.600000  2.071429  3.764706  3.555556  3.777778  5.076923  3.611111  3.823529  2.535714  2.480000  2.187500  2.206897  2.500000  3.066667  1.950000  1.866667 
dram[7]:  1.888889  1.863636  3.333333  3.157895  4.615385  4.062500  4.333333  3.272727  3.136364  3.045455  2.222222  2.695652  2.350000  2.333333  1.470588  1.833333 
dram[8]:  1.950000  2.000000  3.000000  4.500000  5.454545  4.266667  4.571429  3.631579  3.142857  2.560000  2.161290  1.736842  3.066667  2.705882  1.545455  1.294118 
dram[9]:  2.000000  1.894737  3.045455  2.857143  4.500000  4.050000  5.307693  5.272727  2.206897  3.555556  2.400000  2.423077  2.388889  1.913043  2.700000  1.823529 
dram[10]:  1.941176  1.842105  2.750000  4.428571  3.500000  6.100000  3.941176  3.833333  2.233333  2.520000  2.481482  2.333333  2.666667  2.350000  2.357143  1.833333 
average row locality = 9685/3525 = 2.747518
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        26        44        47        51        53        50        55        53        57        54        59        35        34        28        32 
dram[1]:        31        31        43        46        53        56        47        50        44        46        52        48        34        38        33        21 
dram[2]:        31        34        50        37        47        55        53        49        55        49        54        46        35        41        26        24 
dram[3]:        27        29        48        50        54        45        49        53        51        48        47        47        35        39        29        32 
dram[4]:        33        28        44        44        52        53        41        51        52        53        55        48        50        46        30        32 
dram[5]:        31        37        48        46        52        54        50        50        49        48        53        50        35        34        31        32 
dram[6]:        28        25        46        47        52        49        49        49        55        46        54        49        36        37        39        28 
dram[7]:        30        36        53        44        44        49        49        56        53        51        44        46        38        33        25        22 
dram[8]:        34        43        41        44        43        48        46        53        49        48        50        51        31        38        17        22 
dram[9]:        35        31        50        44        55        61        53        42        48        48        55        47        35        36        27        31 
dram[10]:        27        30        49        46        52        43        50        52        51        47        50        47        40        39        33        22 
total reads: 7564
bank skew: 61/17 = 3.59
chip skew: 714/658 = 1.09
number of total write accesses:
dram[0]:         4         4        17        16        17        16        17        16        16        16        16        16        10         9         0         0 
dram[1]:         4         4        16        16        16        16        16        17        17        18        16        16         9         9         0         0 
dram[2]:         4         4        17        16        16        16        17        16        16        16        17        17         8        10         0         0 
dram[3]:         5         4        17        17        18        16        17        19        17        16        18        17        10         9         0         0 
dram[4]:         5         4        18        17        18        16        17        17        16        16        16        17         9         9         0         0 
dram[5]:         4         4        16        18        16        16        17        18        16        15        16        16         9        10         0         0 
dram[6]:         4         4        18        17        16        17        16        16        16        16        16        15         9         9         0         0 
dram[7]:         4         5        17        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[8]:         5         5        16        19        17        16        18        16        17        16        17        15        15         8         0         0 
dram[9]:         5         5        17        16        17        20        16        16        16        16        17        16         8         8         0         0 
dram[10]:         6         5        17        16        18        18        17        17        16        16        17        16         8         8         0         0 
total reads: 2121
min_bank_accesses = 0!
chip skew: 200/188 = 1.06
average mf latency per bank:
dram[0]:      73161     52427     34763     28809     58952     37707     33188     30793     19752     46818     41067     26528     33875     52813     84458     36637
dram[1]:      79866     70241     20687     39361     51367     51510     28240     28088     34398     31770     35701     25567     25890     57883     63415    114843
dram[2]:      53573     58728     35462     17415     43324     44416     23874     24744     22309     31662     18540     17862     37967     44037    100568     56248
dram[3]:      40132     47490     22939     19247     44978     49503     36089     27428     28118     37263     17463     27996     26487     60438     76308     70800
dram[4]:      76468     35100     12505     26096     38655     50693     23324     34027     34607     16569     22332     26401     60162     59655     82896     81843
dram[5]:      41145     54831     39165     33719     49945     59412     15322     35629     12407     28944     55035     20391     43481     29431     75285     83955
dram[6]:      34212     53424     34984     29631     45337     33926     31142     29096     35090     17075     54236     26575     45821     48404     62401     92056
dram[7]:      39558     51182     46816     40827     47761     36298     29432     30198     13892     28247     14038     14640     35874     49805     94198     11758
dram[8]:      37888     83150     27666     25094     45897     48490     24756     23772     32546     24853     22609     44921     51122     44306     47086     99140
dram[9]:      46427     51208     39429     35566     54534     53931     22202     34249     25185     21497     25532     22387     50861     45248     31755     90699
dram[10]:      58947     47849     38983     42726     52171     37378     23966     41781     27330     30708     28518     23098     40858     38069     73863     85830
maximum mf latency per bank:
dram[0]:     440061    333237    398342    306779    364532    364519    385351    325453    326624    408803    400941    387965    351193    385333    403565    403568
dram[1]:     429639    385353    395749    395761    419228    434856    296419    390579    406203    359303    421838    354096    372345    445270    377513    395776
dram[2]:     382750    393155    416620    249592    382751    432239    281143    354094    359308    400981    427033    424437    353708    382755    403565    390557
dram[3]:     374930    429639    306799    395757    429654    414013    406154    354094    359322    406191    374932    427028    427031    442679    355660    377532
dram[4]:     429656    328041    110963    429655    231419    400998    280748    403575    411403    324140    374933    398363    429636    437453    374927    403553
dram[5]:     369715    395773    395743    335853    361911    403599    233955    403588    127341    429654    387961    382746    427037    385343    390567    403569
dram[6]:     385360    374929    437463    393141    416610    278133    280748    393171    406203    317207    416612    427013    421822    390535    390559    403558
dram[7]:     374931    372295    351490    429642    387961    317624    385348    385347    328687    328674    387960    398363    440054    390525    429642    104076
dram[8]:     343745    442646    437464    434852    322809    364500    351503    325452    328675    369739    387960    429629    390531    361907    400956    400974
dram[9]:     372319    434849    333258    416616    432240    437469    280837    403572    326587    324139    387961    374939    427033    424441    355660    377524
dram[10]:     360566    429641    395757    416628    406197    364501    325323    406187    374949    326611    424432    416612    421826    382733    390555    380118
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068380 n_nop=3064668 n_act=341 n_pre=325 n_req=904 n_rd=2856 n_write=190 bw_util=0.001985
n_activity=19740 dram_eff=0.3086
bk0: 144a 3067218i bk1: 104a 3067623i bk2: 176a 3067291i bk3: 188a 3067292i bk4: 204a 3067276i bk5: 212a 3067237i bk6: 200a 3067243i bk7: 220a 3067144i bk8: 212a 3067133i bk9: 228a 3066998i bk10: 216a 3067109i bk11: 236a 3066944i bk12: 140a 3067467i bk13: 136a 3067486i bk14: 112a 3067745i bk15: 128a 3067378i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00106734
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068380 n_nop=3064926 n_act=294 n_pre=278 n_req=863 n_rd=2692 n_write=190 bw_util=0.001879
n_activity=17608 dram_eff=0.3274
bk0: 124a 3067575i bk1: 124a 3067513i bk2: 172a 3067417i bk3: 184a 3067229i bk4: 212a 3067237i bk5: 224a 3066893i bk6: 188a 3067374i bk7: 200a 3067184i bk8: 176a 3067211i bk9: 184a 3067017i bk10: 208a 3067161i bk11: 192a 3067047i bk12: 136a 3067482i bk13: 152a 3067327i bk14: 132a 3067522i bk15: 84a 3067778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00178857
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068380 n_nop=3064794 n_act=334 n_pre=318 n_req=876 n_rd=2744 n_write=190 bw_util=0.001912
n_activity=19003 dram_eff=0.3088
bk0: 124a 3067589i bk1: 136a 3067596i bk2: 200a 3067280i bk3: 148a 3067542i bk4: 188a 3067500i bk5: 220a 3067088i bk6: 212a 3067166i bk7: 196a 3067275i bk8: 220a 3067154i bk9: 196a 3067060i bk10: 216a 3066915i bk11: 184a 3066857i bk12: 140a 3067314i bk13: 164a 3067274i bk14: 104a 3067545i bk15: 96a 3067734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00100802
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068380 n_nop=3064814 n_act=325 n_pre=309 n_req=883 n_rd=2732 n_write=200 bw_util=0.001911
n_activity=19214 dram_eff=0.3052
bk0: 108a 3067720i bk1: 116a 3067532i bk2: 192a 3067364i bk3: 200a 3067194i bk4: 216a 3067201i bk5: 180a 3067379i bk6: 196a 3067368i bk7: 212a 3067088i bk8: 204a 3067090i bk9: 192a 3067116i bk10: 188a 3067159i bk11: 188a 3067034i bk12: 140a 3067361i bk13: 156a 3067288i bk14: 116a 3067480i bk15: 128a 3067374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00131633
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068380 n_nop=3064661 n_act=346 n_pre=330 n_req=907 n_rd=2848 n_write=195 bw_util=0.001983
n_activity=20215 dram_eff=0.3011
bk0: 132a 3067465i bk1: 112a 3067615i bk2: 176a 3067404i bk3: 176a 3067319i bk4: 208a 3067221i bk5: 212a 3066992i bk6: 164a 3067499i bk7: 204a 3067332i bk8: 208a 3067008i bk9: 212a 3067018i bk10: 220a 3066892i bk11: 192a 3067104i bk12: 200a 3067192i bk13: 184a 3067159i bk14: 120a 3067449i bk15: 128a 3067323i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00123779
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068380 n_nop=3064753 n_act=326 n_pre=310 n_req=891 n_rd=2800 n_write=191 bw_util=0.00195
n_activity=19075 dram_eff=0.3136
bk0: 124a 3067596i bk1: 148a 3067431i bk2: 192a 3067213i bk3: 184a 3067214i bk4: 208a 3067303i bk5: 216a 3067153i bk6: 200a 3067243i bk7: 200a 3067174i bk8: 196a 3067160i bk9: 192a 3067012i bk10: 212a 3066749i bk11: 200a 3066967i bk12: 140a 3067391i bk13: 136a 3067337i bk14: 124a 3067523i bk15: 128a 3067381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00138998
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068380 n_nop=3064817 n_act=317 n_pre=301 n_req=878 n_rd=2756 n_write=189 bw_util=0.00192
n_activity=19155 dram_eff=0.3075
bk0: 112a 3067448i bk1: 100a 3067591i bk2: 184a 3067447i bk3: 188a 3067340i bk4: 208a 3067396i bk5: 196a 3067404i bk6: 196a 3067412i bk7: 196a 3067365i bk8: 220a 3067093i bk9: 184a 3067184i bk10: 216a 3066888i bk11: 196a 3067058i bk12: 144a 3067384i bk13: 148a 3067431i bk14: 156a 3067439i bk15: 112a 3067592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000990425
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068380 n_nop=3064902 n_act=307 n_pre=291 n_req=861 n_rd=2692 n_write=188 bw_util=0.001877
n_activity=18529 dram_eff=0.3109
bk0: 120a 3067576i bk1: 144a 3067482i bk2: 212a 3067199i bk3: 176a 3067326i bk4: 176a 3067512i bk5: 196a 3067259i bk6: 196a 3067391i bk7: 224a 3067193i bk8: 212a 3067207i bk9: 204a 3067186i bk10: 176a 3067238i bk11: 184a 3067236i bk12: 152a 3067513i bk13: 132a 3067590i bk14: 100a 3067734i bk15: 88a 3067775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000781194
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068380 n_nop=3064942 n_act=311 n_pre=295 n_req=858 n_rd=2632 n_write=200 bw_util=0.001846
n_activity=18067 dram_eff=0.3135
bk0: 136a 3067500i bk1: 172a 3067318i bk2: 164a 3067359i bk3: 176a 3067333i bk4: 172a 3067514i bk5: 192a 3067354i bk6: 184a 3067475i bk7: 212a 3067192i bk8: 196a 3067227i bk9: 192a 3067102i bk10: 200a 3066925i bk11: 204a 3066894i bk12: 124a 3067486i bk13: 152a 3067495i bk14: 68a 3067823i bk15: 88a 3067684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00122475
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068380 n_nop=3064785 n_act=313 n_pre=297 n_req=891 n_rd=2792 n_write=193 bw_util=0.001946
n_activity=18865 dram_eff=0.3165
bk0: 140a 3067404i bk1: 124a 3067575i bk2: 200a 3067235i bk3: 176a 3067265i bk4: 220a 3067275i bk5: 244a 3067068i bk6: 212a 3067436i bk7: 168a 3067492i bk8: 192a 3067184i bk9: 192a 3067327i bk10: 220a 3067019i bk11: 188a 3067199i bk12: 140a 3067490i bk13: 144a 3067364i bk14: 108a 3067777i bk15: 124a 3067609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00105626
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3068380 n_nop=3064865 n_act=312 n_pre=296 n_req=873 n_rd=2712 n_write=195 bw_util=0.001895
n_activity=19090 dram_eff=0.3046
bk0: 108a 3067620i bk1: 120a 3067497i bk2: 196a 3067106i bk3: 184a 3067385i bk4: 208a 3067105i bk5: 172a 3067320i bk6: 200a 3067415i bk7: 208a 3067238i bk8: 204a 3066982i bk9: 188a 3067282i bk10: 200a 3067113i bk11: 188a 3067043i bk12: 160a 3067453i bk13: 156a 3067316i bk14: 132a 3067592i bk15: 88a 3067734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0015865

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5340, Miss = 351, Miss_rate = 0.066, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 5518, Miss = 363, Miss_rate = 0.066, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 5375, Miss = 337, Miss_rate = 0.063, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[3]: Access = 5072, Miss = 336, Miss_rate = 0.066, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[4]: Access = 5198, Miss = 351, Miss_rate = 0.068, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 5243, Miss = 335, Miss_rate = 0.064, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 5322, Miss = 340, Miss_rate = 0.064, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 5253, Miss = 343, Miss_rate = 0.065, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[8]: Access = 5444, Miss = 357, Miss_rate = 0.066, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 5293, Miss = 355, Miss_rate = 0.067, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 5162, Miss = 349, Miss_rate = 0.068, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 5546, Miss = 351, Miss_rate = 0.063, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[12]: Access = 5467, Miss = 359, Miss_rate = 0.066, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[13]: Access = 5257, Miss = 330, Miss_rate = 0.063, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[14]: Access = 5414, Miss = 336, Miss_rate = 0.062, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[15]: Access = 5297, Miss = 337, Miss_rate = 0.064, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 6370, Miss = 311, Miss_rate = 0.049, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[17]: Access = 5420, Miss = 347, Miss_rate = 0.064, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 5347, Miss = 358, Miss_rate = 0.067, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[19]: Access = 5201, Miss = 340, Miss_rate = 0.065, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[20]: Access = 5461, Miss = 352, Miss_rate = 0.064, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 5096, Miss = 326, Miss_rate = 0.064, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3254
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76038
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31174
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 70
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.77205
	minimum = 6
	maximum = 87
Network latency average = 8.47487
	minimum = 6
	maximum = 73
Slowest packet = 99560
Flit latency average = 7.9622
	minimum = 6
	maximum = 72
Slowest flit = 151921
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00348824
	minimum = 0.00225971 (at node 23)
	maximum = 0.00451609 (at node 3)
Accepted packet rate average = 0.00348824
	minimum = 0.00225971 (at node 23)
	maximum = 0.00451609 (at node 3)
Injected flit rate average = 0.00548225
	minimum = 0.00290598 (at node 23)
	maximum = 0.00783625 (at node 39)
Accepted flit rate average= 0.00548225
	minimum = 0.00415964 (at node 23)
	maximum = 0.00843921 (at node 3)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.9333 (9 samples)
	minimum = 6 (9 samples)
	maximum = 129 (9 samples)
Network latency average = 12.6696 (9 samples)
	minimum = 6 (9 samples)
	maximum = 99.6667 (9 samples)
Flit latency average = 13.5619 (9 samples)
	minimum = 6 (9 samples)
	maximum = 99 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0145461 (9 samples)
	minimum = 0.0105736 (9 samples)
	maximum = 0.0504157 (9 samples)
Accepted packet rate average = 0.0145461 (9 samples)
	minimum = 0.0105736 (9 samples)
	maximum = 0.0504157 (9 samples)
Injected flit rate average = 0.0218581 (9 samples)
	minimum = 0.0137833 (9 samples)
	maximum = 0.0610799 (9 samples)
Accepted flit rate average = 0.0218581 (9 samples)
	minimum = 0.0159713 (9 samples)
	maximum = 0.0910123 (9 samples)
Injected packet size average = 1.50268 (9 samples)
Accepted packet size average = 1.50268 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 8 hrs, 34 min, 42 sec (30882 sec)
gpgpu_simulation_rate = 357 (inst/sec)
gpgpu_simulation_rate = 118 (cycle/sec)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4291
gpu_sim_insn = 1211812
gpu_ipc =     282.4078
gpu_tot_sim_cycle = 3901083
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       3.1443
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3194
partiton_reqs_in_parallel = 94402
partiton_reqs_in_parallel_total    = 36354318
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.3432
partiton_reqs_in_parallel_util = 94402
partiton_reqs_in_parallel_util_total    = 36354318
gpu_sim_cycle_parition_util = 4291
gpu_tot_sim_cycle_parition_util    = 1652469
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =     224.6012 GB/Sec
L2_BW_total  =       3.1164 GB/Sec
gpu_total_sim_rate=395

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0123
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 373900
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
355, 325, 770, 355, 521, 615, 354, 340, 727, 677, 459, 340, 697, 693, 507, 355, 572, 286, 627, 637, 256, 286, 271, 256, 286, 271, 572, 598, 286, 271, 468, 639, 484, 368, 588, 513, 495, 836, 235, 379, 235, 499, 265, 461, 235, 484, 420, 250, 897, 273, 563, 758, 822, 273, 600, 661, 607, 848, 470, 548, 630, 273, 417, 808, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 141440
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 135934
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 620
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:234367	W0_Idle:10568601	W0_Scoreboard:57210386	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 119 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 2924 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 3901082 
mrq_lat_table:7990 	111 	255 	978 	238 	95 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	117265 	5904 	6 	12 	281 	572 	821 	1419 	667 	298 	328 	523 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	95851 	5193 	1517 	3053 	15602 	2059 	61 	6 	9 	281 	572 	822 	1420 	665 	298 	328 	523 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	74839 	10095 	1712 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	39364 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1834 	18 	5 	3 	22 	43 	82 	191 	189 	78 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         3         9        28        16        16        16        16        12        10        16         8         8         8         8         5 
dram[1]:         7         4        18        17        15        16        18        16        15         9        12         8        12         7         7         7 
dram[2]:         4         8        14        14        18        16        17        16        11         8         8         8         6         8         4         6 
dram[3]:         7         6        13        16        18        22        16        18        10        10         7        11         8         8         5         6 
dram[4]:         6         4        12        16        16        16        17        16         6        18         8        13         8         7         6         6 
dram[5]:         4         5         9        10        16        16        17        16        12        16        12        16        12         8         7         4 
dram[6]:         4         6        16        11        16        16        16        16         8         9         8         6         9         7         5         5 
dram[7]:         4         4        15        14        22        16        16        16        24        10        12         8         6         6         3         6 
dram[8]:         4         6        10        21        22        16        16        16        10        14         8         4         7         8         3         3 
dram[9]:         8         4        13        10        19        20        24        22         8        12        14        10         6         8         8         4 
dram[10]:         4         6        10        12        16        22        17        16        10         8         9        12         9         7         8         7 
maximum service time to same row:
dram[0]:    324206    214205    263309    247388    233777    199186    244656    203187    189944    128482    242474    220049    375101    155521    240052    301605 
dram[1]:    473493    298981    179750    176374    371308    271126    132633    398024    247475    312235    291019    278046    446229    568890    255292    267831 
dram[2]:    436853    318240    536467    197980    330699    302127    117227    212364    218818    252392    230529    196056    390200    200584    143270    227398 
dram[3]:    459244    471423    270921    245755    247283    360625    239662    265090    130251    249712    317805    200612    423412    302360    240962    260500 
dram[4]:    276129    157794    116850    564921    139432    222204    263108    188823    171098    119258    140667    184490    374952    265928    304324    177136 
dram[5]:    208401    292420    361577    208399    167394    420791    205244    239656    163673    258975    335021    206178    394652    283707    157494    377481 
dram[6]:    255276    260502    314732    156295    336163    272948    106718    272726    193930    197981    147668    191524    359925    211004    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    275593    279066    253467    273520    201142    347233    345315    221973    203188    291757     82369 
dram[8]:    288220    208399    161502    416151    144422    274094    192517    194975    200389    174746    278731    276125    244457    214788    259447    125041 
dram[9]:    302182    226629    192980    244738    315615    140348    153502    237319    262256    276133    314767    155123    356189    223586    237056    197981 
dram[10]:    195374    249772    255490    339820    316164    369445    209051    336043    158903    134055    237782    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  1.818182  1.500000  3.210526  3.705882  3.238095  3.833333  3.190476  3.550000  3.000000  2.354839  2.692308  2.500000  2.250000  2.687500  1.866667  1.523810 
dram[1]:  2.187500  1.944444  3.470588  3.647059  3.631579  3.600000  3.705882  3.526316  3.050000  2.782609  2.956522  2.666667  3.071429  2.611111  1.571429  2.625000 
dram[2]:  1.944444  2.111111  3.350000  3.533333  4.846154  2.958333  3.181818  3.421053  2.958333  2.500000  2.366667  2.100000  1.791667  2.217391  1.625000  2.000000 
dram[3]:  2.000000  1.571429  3.823529  3.045455  4.235294  4.357143  3.882353  3.272727  2.956522  3.047619  2.407408  2.206897  2.045455  2.400000  1.611111  1.684211 
dram[4]:  1.583333  1.777778  3.647059  3.388889  4.375000  3.285714  4.461538  4.533333  2.266667  2.300000  2.290323  2.407408  2.458333  2.391304  1.578947  1.600000 
dram[5]:  1.944444  1.863636  2.666667  3.200000  4.000000  3.684211  4.466667  4.857143  2.600000  2.739130  2.379310  2.750000  2.444444  2.200000  1.823529  1.523810 
dram[6]:  1.600000  2.071429  3.764706  3.555556  3.777778  5.076923  3.611111  3.823529  2.535714  2.480000  2.187500  2.206897  2.500000  3.066667  1.950000  1.866667 
dram[7]:  1.888889  1.863636  3.333333  3.157895  4.615385  4.062500  4.333333  3.272727  3.136364  3.045455  2.222222  2.695652  2.350000  2.333333  1.470588  1.833333 
dram[8]:  1.950000  2.000000  3.000000  4.500000  5.454545  4.266667  4.571429  3.631579  3.142857  2.560000  2.161290  1.736842  3.066667  2.705882  1.545455  1.294118 
dram[9]:  2.000000  1.894737  3.045455  2.857143  4.500000  4.050000  5.307693  5.272727  2.206897  3.555556  2.400000  2.423077  2.388889  1.913043  2.700000  1.823529 
dram[10]:  1.941176  1.842105  2.750000  4.428571  3.500000  6.100000  3.941176  3.833333  2.233333  2.520000  2.481482  2.333333  2.666667  2.350000  2.357143  1.833333 
average row locality = 9685/3525 = 2.747518
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        26        44        47        51        53        50        55        53        57        54        59        35        34        28        32 
dram[1]:        31        31        43        46        53        56        47        50        44        46        52        48        34        38        33        21 
dram[2]:        31        34        50        37        47        55        53        49        55        49        54        46        35        41        26        24 
dram[3]:        27        29        48        50        54        45        49        53        51        48        47        47        35        39        29        32 
dram[4]:        33        28        44        44        52        53        41        51        52        53        55        48        50        46        30        32 
dram[5]:        31        37        48        46        52        54        50        50        49        48        53        50        35        34        31        32 
dram[6]:        28        25        46        47        52        49        49        49        55        46        54        49        36        37        39        28 
dram[7]:        30        36        53        44        44        49        49        56        53        51        44        46        38        33        25        22 
dram[8]:        34        43        41        44        43        48        46        53        49        48        50        51        31        38        17        22 
dram[9]:        35        31        50        44        55        61        53        42        48        48        55        47        35        36        27        31 
dram[10]:        27        30        49        46        52        43        50        52        51        47        50        47        40        39        33        22 
total reads: 7564
bank skew: 61/17 = 3.59
chip skew: 714/658 = 1.09
number of total write accesses:
dram[0]:         4         4        17        16        17        16        17        16        16        16        16        16        10         9         0         0 
dram[1]:         4         4        16        16        16        16        16        17        17        18        16        16         9         9         0         0 
dram[2]:         4         4        17        16        16        16        17        16        16        16        17        17         8        10         0         0 
dram[3]:         5         4        17        17        18        16        17        19        17        16        18        17        10         9         0         0 
dram[4]:         5         4        18        17        18        16        17        17        16        16        16        17         9         9         0         0 
dram[5]:         4         4        16        18        16        16        17        18        16        15        16        16         9        10         0         0 
dram[6]:         4         4        18        17        16        17        16        16        16        16        16        15         9         9         0         0 
dram[7]:         4         5        17        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[8]:         5         5        16        19        17        16        18        16        17        16        17        15        15         8         0         0 
dram[9]:         5         5        17        16        17        20        16        16        16        16        17        16         8         8         0         0 
dram[10]:         6         5        17        16        18        18        17        17        16        16        17        16         8         8         0         0 
total reads: 2121
min_bank_accesses = 0!
chip skew: 200/188 = 1.06
average mf latency per bank:
dram[0]:      73161     52427     34861     28897     59144     37888     33537     31115     20011     47071     41225     26685     33875     52813     84458     36637
dram[1]:      79866     70241     20783     39452     51549     51688     28594     28423     34691     32040     35846     25729     25890     57883     63415    114843
dram[2]:      53573     58728     35548     17547     43533     44619     24190     25095     22537     31924     18685     18028     37967     44037    100568     56248
dram[3]:      40132     47490     23039     19339     45153     49706     36433     27738     28388     37534     17627     28157     26487     60438     76308     70800
dram[4]:      76468     35100     12608     26207     38834     50876     23718     34360     34856     16811     22474     26557     60162     59655     82896     81843
dram[5]:      41145     54831     39270     33834     50150     59611     15694     35962     12693     29220     55180     20545     43481     29431     75285     83955
dram[6]:      34212     53424     35084     29732     45545     34136     31495     29439     35334     17351     54379     26729     45821     48404     62401     92056
dram[7]:      39558     51182     46897     40939     47988     36506     29777     30508     14156     28504     14204     14804     35874     49805     94198     11758
dram[8]:      37888     83150     27797     25207     46157     48715     25169     24138     32863     25167     22792     45091     61372     44306     47086     99140
dram[9]:      46427     51208     39522     35675     54725     54102     22538     34650     25459     21758     25666     22535     50861     45248     31755     90699
dram[10]:      58947     47849     39075     42831     52357     37598     24306     42123     27583     30972     28666     23256     40858     38069     73863     85830
maximum mf latency per bank:
dram[0]:     440061    333237    398342    306779    364532    364519    385351    325453    326624    408803    400941    387965    351193    385333    403565    403568
dram[1]:     429639    385353    395749    395761    419228    434856    296419    390579    406203    359303    421838    354096    372345    445270    377513    395776
dram[2]:     382750    393155    416620    249592    382751    432239    281143    354094    359308    400981    427033    424437    353708    382755    403565    390557
dram[3]:     374930    429639    306799    395757    429654    414013    406154    354094    359322    406191    374932    427028    427031    442679    355660    377532
dram[4]:     429656    328041    110963    429655    231419    400998    280748    403575    411403    324140    374933    398363    429636    437453    374927    403553
dram[5]:     369715    395773    395743    335853    361911    403599    233955    403588    127341    429654    387961    382746    427037    385343    390567    403569
dram[6]:     385360    374929    437463    393141    416610    278133    280748    393171    406203    317207    416612    427013    421822    390535    390559    403558
dram[7]:     374931    372295    351490    429642    387961    317624    385348    385347    328687    328674    387960    398363    440054    390525    429642    104076
dram[8]:     343745    442646    437464    434852    322809    364500    351503    325452    328675    369739    387960    429629    390531    361907    400956    400974
dram[9]:     372319    434849    333258    416616    432240    437469    280837    403572    326587    324139    387961    374939    427033    424441    355660    377524
dram[10]:     360566    429641    395757    416628    406197    364501    325323    406187    374949    326611    424432    416612    421826    382733    390555    380118
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076346 n_nop=3072634 n_act=341 n_pre=325 n_req=904 n_rd=2856 n_write=190 bw_util=0.00198
n_activity=19740 dram_eff=0.3086
bk0: 144a 3075184i bk1: 104a 3075589i bk2: 176a 3075257i bk3: 188a 3075258i bk4: 204a 3075242i bk5: 212a 3075203i bk6: 200a 3075209i bk7: 220a 3075110i bk8: 212a 3075099i bk9: 228a 3074964i bk10: 216a 3075075i bk11: 236a 3074910i bk12: 140a 3075433i bk13: 136a 3075452i bk14: 112a 3075711i bk15: 128a 3075344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00106457
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076346 n_nop=3072892 n_act=294 n_pre=278 n_req=863 n_rd=2692 n_write=190 bw_util=0.001874
n_activity=17608 dram_eff=0.3274
bk0: 124a 3075541i bk1: 124a 3075479i bk2: 172a 3075383i bk3: 184a 3075195i bk4: 212a 3075203i bk5: 224a 3074859i bk6: 188a 3075340i bk7: 200a 3075150i bk8: 176a 3075177i bk9: 184a 3074983i bk10: 208a 3075127i bk11: 192a 3075013i bk12: 136a 3075448i bk13: 152a 3075293i bk14: 132a 3075488i bk15: 84a 3075744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00178393
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076346 n_nop=3072760 n_act=334 n_pre=318 n_req=876 n_rd=2744 n_write=190 bw_util=0.001907
n_activity=19003 dram_eff=0.3088
bk0: 124a 3075555i bk1: 136a 3075562i bk2: 200a 3075246i bk3: 148a 3075508i bk4: 188a 3075466i bk5: 220a 3075054i bk6: 212a 3075132i bk7: 196a 3075241i bk8: 220a 3075120i bk9: 196a 3075026i bk10: 216a 3074881i bk11: 184a 3074823i bk12: 140a 3075280i bk13: 164a 3075240i bk14: 104a 3075511i bk15: 96a 3075700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00100541
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076346 n_nop=3072780 n_act=325 n_pre=309 n_req=883 n_rd=2732 n_write=200 bw_util=0.001906
n_activity=19214 dram_eff=0.3052
bk0: 108a 3075686i bk1: 116a 3075498i bk2: 192a 3075330i bk3: 200a 3075160i bk4: 216a 3075167i bk5: 180a 3075345i bk6: 196a 3075334i bk7: 212a 3075054i bk8: 204a 3075056i bk9: 192a 3075082i bk10: 188a 3075125i bk11: 188a 3075000i bk12: 140a 3075327i bk13: 156a 3075254i bk14: 116a 3075446i bk15: 128a 3075340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00131292
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076346 n_nop=3072627 n_act=346 n_pre=330 n_req=907 n_rd=2848 n_write=195 bw_util=0.001978
n_activity=20215 dram_eff=0.3011
bk0: 132a 3075431i bk1: 112a 3075581i bk2: 176a 3075370i bk3: 176a 3075285i bk4: 208a 3075187i bk5: 212a 3074958i bk6: 164a 3075465i bk7: 204a 3075298i bk8: 208a 3074974i bk9: 212a 3074984i bk10: 220a 3074858i bk11: 192a 3075070i bk12: 200a 3075158i bk13: 184a 3075125i bk14: 120a 3075415i bk15: 128a 3075289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00123458
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076346 n_nop=3072719 n_act=326 n_pre=310 n_req=891 n_rd=2800 n_write=191 bw_util=0.001945
n_activity=19075 dram_eff=0.3136
bk0: 124a 3075562i bk1: 148a 3075397i bk2: 192a 3075179i bk3: 184a 3075180i bk4: 208a 3075269i bk5: 216a 3075119i bk6: 200a 3075209i bk7: 200a 3075140i bk8: 196a 3075126i bk9: 192a 3074978i bk10: 212a 3074715i bk11: 200a 3074933i bk12: 140a 3075357i bk13: 136a 3075303i bk14: 124a 3075489i bk15: 128a 3075347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00138639
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076346 n_nop=3072783 n_act=317 n_pre=301 n_req=878 n_rd=2756 n_write=189 bw_util=0.001915
n_activity=19155 dram_eff=0.3075
bk0: 112a 3075414i bk1: 100a 3075557i bk2: 184a 3075413i bk3: 188a 3075306i bk4: 208a 3075362i bk5: 196a 3075370i bk6: 196a 3075378i bk7: 196a 3075331i bk8: 220a 3075059i bk9: 184a 3075150i bk10: 216a 3074854i bk11: 196a 3075024i bk12: 144a 3075350i bk13: 148a 3075397i bk14: 156a 3075405i bk15: 112a 3075558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00098786
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076346 n_nop=3072868 n_act=307 n_pre=291 n_req=861 n_rd=2692 n_write=188 bw_util=0.001872
n_activity=18529 dram_eff=0.3109
bk0: 120a 3075542i bk1: 144a 3075448i bk2: 212a 3075165i bk3: 176a 3075292i bk4: 176a 3075478i bk5: 196a 3075225i bk6: 196a 3075357i bk7: 224a 3075159i bk8: 212a 3075173i bk9: 204a 3075152i bk10: 176a 3075204i bk11: 184a 3075202i bk12: 152a 3075479i bk13: 132a 3075556i bk14: 100a 3075700i bk15: 88a 3075741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000779171
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076346 n_nop=3072908 n_act=311 n_pre=295 n_req=858 n_rd=2632 n_write=200 bw_util=0.001841
n_activity=18067 dram_eff=0.3135
bk0: 136a 3075466i bk1: 172a 3075284i bk2: 164a 3075325i bk3: 176a 3075299i bk4: 172a 3075480i bk5: 192a 3075320i bk6: 184a 3075441i bk7: 212a 3075158i bk8: 196a 3075193i bk9: 192a 3075068i bk10: 200a 3074891i bk11: 204a 3074860i bk12: 124a 3075452i bk13: 152a 3075461i bk14: 68a 3075789i bk15: 88a 3075650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00122158
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076346 n_nop=3072751 n_act=313 n_pre=297 n_req=891 n_rd=2792 n_write=193 bw_util=0.001941
n_activity=18865 dram_eff=0.3165
bk0: 140a 3075370i bk1: 124a 3075541i bk2: 200a 3075201i bk3: 176a 3075231i bk4: 220a 3075241i bk5: 244a 3075034i bk6: 212a 3075402i bk7: 168a 3075458i bk8: 192a 3075150i bk9: 192a 3075293i bk10: 220a 3074985i bk11: 188a 3075165i bk12: 140a 3075456i bk13: 144a 3075330i bk14: 108a 3075743i bk15: 124a 3075575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00105352
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3076346 n_nop=3072831 n_act=312 n_pre=296 n_req=873 n_rd=2712 n_write=195 bw_util=0.00189
n_activity=19090 dram_eff=0.3046
bk0: 108a 3075586i bk1: 120a 3075463i bk2: 196a 3075072i bk3: 184a 3075351i bk4: 208a 3075071i bk5: 172a 3075286i bk6: 200a 3075381i bk7: 208a 3075204i bk8: 204a 3074948i bk9: 188a 3075248i bk10: 200a 3075079i bk11: 188a 3075009i bk12: 160a 3075419i bk13: 156a 3075282i bk14: 132a 3075558i bk15: 88a 3075700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0015824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5710, Miss = 351, Miss_rate = 0.061, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 5885, Miss = 363, Miss_rate = 0.062, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 5741, Miss = 337, Miss_rate = 0.059, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[3]: Access = 5440, Miss = 336, Miss_rate = 0.062, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[4]: Access = 5561, Miss = 351, Miss_rate = 0.063, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 5611, Miss = 335, Miss_rate = 0.060, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 5692, Miss = 340, Miss_rate = 0.060, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 5618, Miss = 343, Miss_rate = 0.061, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[8]: Access = 5815, Miss = 357, Miss_rate = 0.061, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 5665, Miss = 355, Miss_rate = 0.063, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 5530, Miss = 349, Miss_rate = 0.063, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 5917, Miss = 351, Miss_rate = 0.059, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[12]: Access = 5841, Miss = 359, Miss_rate = 0.061, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[13]: Access = 5628, Miss = 330, Miss_rate = 0.059, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[14]: Access = 5787, Miss = 336, Miss_rate = 0.058, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[15]: Access = 5673, Miss = 337, Miss_rate = 0.059, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 8773, Miss = 311, Miss_rate = 0.035, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[17]: Access = 5793, Miss = 347, Miss_rate = 0.060, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 5717, Miss = 358, Miss_rate = 0.063, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[19]: Access = 5570, Miss = 340, Miss_rate = 0.061, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[20]: Access = 5829, Miss = 352, Miss_rate = 0.060, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 5468, Miss = 326, Miss_rate = 0.060, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3254
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39294
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 70
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 76.1511
	minimum = 6
	maximum = 669
Network latency average = 41.2854
	minimum = 6
	maximum = 420
Slowest packet = 239111
Flit latency average = 51.3007
	minimum = 6
	maximum = 419
Slowest flit = 371085
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0474033
	minimum = 0.0363636 (at node 27)
	maximum = 0.28007 (at node 44)
Accepted packet rate average = 0.0474033
	minimum = 0.0363636 (at node 27)
	maximum = 0.28007 (at node 44)
Injected flit rate average = 0.0711049
	minimum = 0.0530303 (at node 32)
	maximum = 0.291259 (at node 44)
Accepted flit rate average= 0.0711049
	minimum = 0.0438228 (at node 27)
	maximum = 0.548951 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.8551 (10 samples)
	minimum = 6 (10 samples)
	maximum = 183 (10 samples)
Network latency average = 15.5311 (10 samples)
	minimum = 6 (10 samples)
	maximum = 131.7 (10 samples)
Flit latency average = 17.3357 (10 samples)
	minimum = 6 (10 samples)
	maximum = 131 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0178318 (10 samples)
	minimum = 0.0131526 (10 samples)
	maximum = 0.0733811 (10 samples)
Accepted packet rate average = 0.0178318 (10 samples)
	minimum = 0.0131526 (10 samples)
	maximum = 0.0733811 (10 samples)
Injected flit rate average = 0.0267828 (10 samples)
	minimum = 0.017708 (10 samples)
	maximum = 0.0840978 (10 samples)
Accepted flit rate average = 0.0267828 (10 samples)
	minimum = 0.0187565 (10 samples)
	maximum = 0.136806 (10 samples)
Injected packet size average = 1.50197 (10 samples)
Accepted packet size average = 1.50197 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 8 hrs, 37 min, 2 sec (31022 sec)
gpgpu_simulation_rate = 395 (inst/sec)
gpgpu_simulation_rate = 125 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 53625
gpu_sim_insn = 2703696
gpu_ipc =      50.4186
gpu_tot_sim_cycle = 4181930
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       3.5797
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 198268
gpu_stall_icnt2sh    = 695663
partiton_reqs_in_parallel = 981482
partiton_reqs_in_parallel_total    = 36448720
partiton_level_parallism =      18.3027
partiton_level_parallism_total  =       8.9505
partiton_reqs_in_parallel_util = 981482
partiton_reqs_in_parallel_util_total    = 36448720
gpu_sim_cycle_parition_util = 53311
gpu_tot_sim_cycle_parition_util    = 1656760
partiton_level_parallism_util =      18.4105
partiton_level_parallism_util_total  =      21.8881
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =     531.7325 GB/Sec
L2_BW_total  =       9.7255 GB/Sec
gpu_total_sim_rate=460

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0072
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 642828
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
971, 730, 1377, 845, 1069, 1064, 934, 1016, 1354, 1240, 1095, 865, 1093, 1368, 1036, 811, 752, 628, 866, 913, 494, 576, 496, 777, 638, 496, 912, 838, 638, 470, 697, 1033, 808, 711, 815, 764, 794, 1138, 483, 653, 617, 749, 413, 813, 558, 748, 685, 488, 1000, 423, 860, 1058, 994, 420, 865, 1011, 880, 987, 723, 790, 961, 501, 660, 1132, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 1084969
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1073126
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 6957
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1546535	W0_Idle:10675792	W0_Scoreboard:57950529	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 973 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 1116 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 4181561 
mrq_lat_table:12796 	217 	407 	1223 	602 	640 	878 	892 	653 	218 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	354207 	62758 	3232 	2029 	388 	580 	1002 	2917 	667 	298 	328 	523 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	117271 	15584 	134033 	70495 	37756 	41073 	3346 	2667 	209 	345 	579 	1009 	2912 	665 	298 	328 	523 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	106762 	65256 	111512 	6371 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	136938 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1899 	42 	24 	3 	22 	43 	82 	191 	189 	78 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11         9        28        16        16        16        16        12        10        16         9         8        10         8         9 
dram[1]:         8        11        18        17        15        16        18        16        15        12        12        10        12        14         7        10 
dram[2]:         8         9        14        14        18        16        17        16        11         8         8         9        15        11        11        10 
dram[3]:         9         8        13        16        18        22        16        18        10        14         8        11         9        12        11         9 
dram[4]:        10        11        12        16        16        16        17        16        11        18         8        13         9        12        12        10 
dram[5]:        10         9        10        10        16        16        17        16        12        16        12        16        12         9        12         9 
dram[6]:        11        10        16        11        16        16        16        16         9         9         8         7        10         9         7         9 
dram[7]:         6        10        15        14        22        16        16        16        24        10        12         9         9         9        10         8 
dram[8]:        12         7        12        21        22        16        16        16        11        14         8         6        10         8        10        11 
dram[9]:         9         9        13        10        19        20        24        22         9        12        14        11         9        10         8        10 
dram[10]:        11         8        10        12        16        22        17        16        12         9         9        12         9        10        10         7 
maximum service time to same row:
dram[0]:    324206    214205    263309    247388    233777    199186    244656    203187    189944    128482    242474    220049    375101    155521    240052    301605 
dram[1]:    473493    298981    179750    176374    371308    271126    132633    398024    247475    312235    291019    278046    446229    568890    255292    267831 
dram[2]:    436853    318240    536467    197980    330699    302127    117227    212364    218818    252392    230529    196056    390200    200584    143270    227398 
dram[3]:    459244    471423    270921    245755    247283    360625    239662    265090    130251    249712    317805    200612    423412    302360    240962    260500 
dram[4]:    276129    157794    116850    564921    139432    222204    263108    188823    171098    119258    140667    184490    374952    265928    304324    177136 
dram[5]:    208401    292420    361577    208399    167394    420791    205244    239656    163673    258975    335021    206178    394652    283707    157494    377481 
dram[6]:    255276    260502    314732    156295    336163    272948    106718    272726    193930    197981    147668    191524    359925    211004    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    275593    279066    253467    273520    201142    347233    345315    221973    203188    291757     82369 
dram[8]:    288220    208399    161502    416151    144422    274094    192517    194975    200389    174746    278731    276125    244457    214788    259447    125041 
dram[9]:    302182    226629    192980    244738    315615    140348    153502    237319    262256    276133    314767    155123    356189    223586    237056    197981 
dram[10]:    195374    249772    255490    339820    316164    369445    209051    336043    158903    134055    237782    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  2.375000  2.487180  2.972222  3.027027  2.700000  3.551724  2.850000  2.658537  2.702703  2.558140  2.581395  2.545455  2.465116  3.055556  2.964286  2.216216 
dram[1]:  2.410256  2.282051  3.029412  3.176471  3.000000  3.419355  2.650000  3.166667  3.181818  2.972973  2.894737  2.815789  3.375000  2.815789  2.457143  3.115385 
dram[2]:  1.977778  2.714286  3.166667  3.258065  4.625000  3.216216  2.853658  2.743590  2.511111  2.558140  2.413043  2.211539  2.488889  2.775000  2.378378  2.625000 
dram[3]:  2.292683  2.022222  3.272727  2.756098  4.222222  4.375000  2.875000  2.897436  2.666667  3.250000  2.780488  2.408163  2.409091  2.600000  2.119048  2.139535 
dram[4]:  2.111111  2.351351  3.027778  3.500000  3.468750  2.916667  3.700000  3.580645  2.595238  2.441860  2.211539  2.346939  2.558140  2.731707  2.368421  2.567568 
dram[5]:  2.525000  2.279070  2.714286  2.853658  3.548387  3.531250  3.083333  3.793103  2.891892  2.945946  2.109091  2.522727  2.868421  2.428571  2.818182  2.567568 
dram[6]:  2.390244  2.764706  3.000000  3.454545  3.000000  3.451613  2.682927  2.820513  2.511111  2.466667  2.340000  2.446809  2.523809  2.864865  2.432432  2.515152 
dram[7]:  2.155555  1.960000  2.707317  3.250000  3.484848  3.205882  2.846154  2.674419  3.027027  3.117647  2.500000  2.558140  2.769231  2.972973  2.472222  2.900000 
dram[8]:  2.292683  2.148936  3.142857  3.892857  3.928571  3.142857  3.181818  3.055556  3.000000  2.634146  2.404255  1.910714  3.571429  2.771429  3.000000  2.472222 
dram[9]:  2.232558  2.119048  2.804878  2.894737  3.562500  3.862069  3.500000  3.363636  2.560976  2.891892  2.533333  2.850000  2.918919  2.675000  2.866667  3.031250 
dram[10]:  2.771429  2.116279  2.571429  3.228571  3.294118  4.192307  3.766667  3.138889  2.613636  2.657895  2.627907  2.255319  2.894737  3.058824  2.421053  2.758621 
average row locality = 18526/6694 = 2.767553
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        91        93        90        96        91        87        97        93        84        94        95        96        96       101        83        82 
dram[1]:        90        85        87        91        92        90        90        97        88        92        94        91        99        98        86        81 
dram[2]:        85        91        97        85        95       103       100        91        97        94        94        98       103       101        88        84 
dram[3]:        89        87        91        96        96        89        98        94        95       101        96       101        96        95        89        92 
dram[4]:        90        83        91        88        93        89        94        94        93        89        99        98       101       103        90        95 
dram[5]:        97        94        98        99        94        97        94        92        91        93       100        95       100        92        93        95 
dram[6]:        94        90        96        97        89        90        94        94        97        95       101        99        97        97        90        83 
dram[7]:        93        93        94       101        99        93        95        99        96        90        89        94        99       101        89        87 
dram[8]:        89        96        94        90        93        94        87        94        91        92        96        91        85        89        84        89 
dram[9]:        91        84        98        94        97        92        96        95        89        91        97        98       100        99        86        97 
dram[10]:        91        86        91        97        94        91        96        96        99        85        96        90       102        96        92        80 
total reads: 16400
bank skew: 103/80 = 1.29
chip skew: 1524/1451 = 1.05
number of total write accesses:
dram[0]:         4         4        17        16        17        16        17        16        16        16        16        16        10         9         0         0 
dram[1]:         4         4        16        17        16        16        16        17        17        18        16        16         9         9         0         0 
dram[2]:         4         4        17        16        16        16        17        16        16        16        17        17         9        10         0         0 
dram[3]:         5         4        17        17        18        16        17        19        17        16        18        17        10         9         0         0 
dram[4]:         5         4        18        17        18        16        17        17        16        16        16        17         9         9         0         0 
dram[5]:         4         4        16        18        16        16        17        18        16        16        16        16         9        10         0         0 
dram[6]:         4         4        18        17        16        17        16        16        16        16        16        16         9         9         0         0 
dram[7]:         4         5        17        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[8]:         5         5        16        19        17        16        18        16        17        16        17        16        15         8         0         0 
dram[9]:         5         5        17        16        17        20        16        16        16        16        17        16         8         8         0         0 
dram[10]:         6         5        17        16        18        18        17        17        16        16        17        16         8         8         0         0 
total reads: 2126
min_bank_accesses = 0!
chip skew: 201/188 = 1.07
average mf latency per bank:
dram[0]:      35419     22356     24131     20655     42146     29610     26561     28162     20686     37777     33787     26376     18356     24765     33391     19625
dram[1]:      34978     33022     16016     27499     37649     39164     24661     24864     26817     25131     29516     22022     14260     29530     29533     34206
dram[2]:      26008     28932     24186     13607     29256     31512     22139     23231     20524     25297     19295     17129     18849     24226     35919     21550
dram[3]:      18635     22386     17992     15902     34304     33482     28204     25344     23126     26960     17711     22465     16178     32264     29606     30259
dram[4]:      37419     18122     11966     19782     30110     37960     20244     28580     28355     18208     20830     22318     36662     33893     32314     32124
dram[5]:      19582     28686     26317     23009     35893     41787     16288     29272     15007     24476     39435     19014     22349     17250     29592     33481
dram[6]:      16253     22624     24078     20807     34062     27191     25953     24985     28259     16934     39652     21667     23778     24807     31052     37126
dram[7]:      19089     25541     33368     24931     30097     27669     24768     26088     15198     25185     14326     15309     19787     24291     30732      8799
dram[8]:      20441     44771     17596     17971     30046     34076     22449     21529     26155     21487     20549     34858     32360     25113     15166     29182
dram[9]:      24866     25187     27228     23516     39879     43505     21481     25045     23261     20168     23380     20024     25455     23298     15348     33691
dram[10]:      24766     22219     28107     28239     37861     26634     22051     33142     23204     25922     25092     21151     22549     21774     31572     27017
maximum mf latency per bank:
dram[0]:     440061    333237    398342    306779    364532    364519    385351    325453    326624    408803    400941    387965    351193    385333    403565    403568
dram[1]:     429639    385353    395749    395761    419228    434856    296419    390579    406203    359303    421838    354096    372345    445270    377513    395776
dram[2]:     382750    393155    416620    249592    382751    432239    281143    354094    359308    400981    427033    424437    353708    382755    403565    390557
dram[3]:     374930    429639    306799    395757    429654    414013    406154    354094    359322    406191    374932    427028    427031    442679    355660    377532
dram[4]:     429656    328041    110963    429655    231419    400998    280748    403575    411403    324140    374933    398363    429636    437453    374927    403553
dram[5]:     369715    395773    395743    335853    361911    403599    233955    403588    127341    429654    387961    382746    427037    385343    390567    403569
dram[6]:     385360    374929    437463    393141    416610    278133    280748    393171    406203    317207    416612    427013    421822    390535    390559    403558
dram[7]:     374931    372295    351490    429642    387961    317624    385348    385347    328687    328674    387960    398363    440054    390525    429642    104076
dram[8]:     343745    442646    437464    434852    322809    364500    351503    325452    328675    369739    387960    429629    390531    361907    400956    400974
dram[9]:     372319    434849    333258    416616    432240    437469    280837    403572    326587    324139    387961    374939    427033    424441    355660    377524
dram[10]:     360566    429641    395757    416628    406197    364501    325323    406187    374949    326611    424432    416612    421826    382733    390555    380118
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3175918 n_nop=3168640 n_act=614 n_pre=598 n_req=1659 n_rd=5876 n_write=190 bw_util=0.00382
n_activity=30901 dram_eff=0.3926
bk0: 364a 3171828i bk1: 372a 3171883i bk2: 360a 3171871i bk3: 384a 3171602i bk4: 364a 3172019i bk5: 348a 3172411i bk6: 388a 3171545i bk7: 372a 3172636i bk8: 336a 3172582i bk9: 376a 3172132i bk10: 380a 3173039i bk11: 384a 3172415i bk12: 384a 3172177i bk13: 404a 3172101i bk14: 332a 3172839i bk15: 328a 3172247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0265082
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3175918 n_nop=3168807 n_act=566 n_pre=550 n_req=1642 n_rd=5804 n_write=191 bw_util=0.003775
n_activity=29191 dram_eff=0.4107
bk0: 360a 3171679i bk1: 340a 3172019i bk2: 348a 3172565i bk3: 364a 3171775i bk4: 368a 3172061i bk5: 360a 3171821i bk6: 360a 3171918i bk7: 388a 3171620i bk8: 352a 3171841i bk9: 368a 3171745i bk10: 376a 3172130i bk11: 364a 3172258i bk12: 396a 3172459i bk13: 392a 3172041i bk14: 344a 3172214i bk15: 324a 3172173i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0337005
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3175918 n_nop=3168463 n_act=628 n_pre=612 n_req=1697 n_rd=6024 n_write=191 bw_util=0.003914
n_activity=31350 dram_eff=0.3965
bk0: 340a 3172167i bk1: 364a 3172100i bk2: 388a 3171795i bk3: 340a 3171871i bk4: 380a 3171771i bk5: 412a 3171104i bk6: 400a 3171894i bk7: 364a 3171648i bk8: 388a 3172292i bk9: 376a 3171983i bk10: 376a 3171924i bk11: 392a 3171895i bk12: 412a 3171781i bk13: 404a 3171789i bk14: 352a 3172614i bk15: 336a 3172206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0384393
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3175918 n_nop=3168460 n_act=627 n_pre=611 n_req=1705 n_rd=6020 n_write=200 bw_util=0.003917
n_activity=32058 dram_eff=0.388
bk0: 356a 3171928i bk1: 348a 3171733i bk2: 364a 3171887i bk3: 384a 3171597i bk4: 384a 3171876i bk5: 356a 3171973i bk6: 392a 3171563i bk7: 376a 3171603i bk8: 380a 3171498i bk9: 404a 3171554i bk10: 384a 3171378i bk11: 404a 3171386i bk12: 384a 3171520i bk13: 380a 3171371i bk14: 356a 3171799i bk15: 368a 3171434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.040757
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3175918 n_nop=3168535 n_act=622 n_pre=606 n_req=1685 n_rd=5960 n_write=195 bw_util=0.003876
n_activity=32243 dram_eff=0.3818
bk0: 360a 3172709i bk1: 332a 3172536i bk2: 364a 3171831i bk3: 352a 3171816i bk4: 372a 3171753i bk5: 356a 3171459i bk6: 376a 3171804i bk7: 376a 3171532i bk8: 372a 3172177i bk9: 356a 3171938i bk10: 396a 3172001i bk11: 392a 3172519i bk12: 404a 3172374i bk13: 412a 3172058i bk14: 360a 3172165i bk15: 380a 3171995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0292079
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3175918 n_nop=3168412 n_act=617 n_pre=601 n_req=1716 n_rd=6096 n_write=192 bw_util=0.00396
n_activity=31753 dram_eff=0.3961
bk0: 388a 3171855i bk1: 376a 3172006i bk2: 392a 3172116i bk3: 396a 3171671i bk4: 376a 3171934i bk5: 388a 3171733i bk6: 376a 3171622i bk7: 368a 3171444i bk8: 364a 3171606i bk9: 372a 3171295i bk10: 400a 3171129i bk11: 380a 3172614i bk12: 400a 3171950i bk13: 368a 3172448i bk14: 372a 3171948i bk15: 380a 3171859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.033572
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3175918 n_nop=3168476 n_act=628 n_pre=612 n_req=1693 n_rd=6012 n_write=190 bw_util=0.003906
n_activity=32169 dram_eff=0.3856
bk0: 376a 3171803i bk1: 360a 3171674i bk2: 384a 3171734i bk3: 388a 3171857i bk4: 356a 3172008i bk5: 360a 3172080i bk6: 376a 3171844i bk7: 376a 3172033i bk8: 388a 3172240i bk9: 380a 3172010i bk10: 404a 3171944i bk11: 396a 3171936i bk12: 388a 3172034i bk13: 388a 3172079i bk14: 360a 3172124i bk15: 332a 3172186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0307914
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3175918 n_nop=3168460 n_act=619 n_pre=603 n_req=1700 n_rd=6048 n_write=188 bw_util=0.003927
n_activity=31388 dram_eff=0.3973
bk0: 372a 3171119i bk1: 372a 3171965i bk2: 376a 3171911i bk3: 404a 3171665i bk4: 396a 3171506i bk5: 372a 3171304i bk6: 380a 3171272i bk7: 396a 3171450i bk8: 384a 3171693i bk9: 360a 3171649i bk10: 356a 3171789i bk11: 376a 3171958i bk12: 396a 3172060i bk13: 404a 3172074i bk14: 356a 3171841i bk15: 348a 3171627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0440676
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3175918 n_nop=3168737 n_act=590 n_pre=574 n_req=1655 n_rd=5816 n_write=201 bw_util=0.003789
n_activity=30104 dram_eff=0.3997
bk0: 356a 3171994i bk1: 384a 3171833i bk2: 376a 3171478i bk3: 360a 3171400i bk4: 372a 3171588i bk5: 376a 3171640i bk6: 348a 3172050i bk7: 376a 3171767i bk8: 364a 3172105i bk9: 368a 3171649i bk10: 384a 3171670i bk11: 364a 3171295i bk12: 340a 3172172i bk13: 356a 3172124i bk14: 336a 3171749i bk15: 356a 3171456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0391547
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3175918 n_nop=3168541 n_act=592 n_pre=576 n_req=1697 n_rd=6016 n_write=193 bw_util=0.00391
n_activity=30864 dram_eff=0.4023
bk0: 364a 3172059i bk1: 336a 3172056i bk2: 392a 3171789i bk3: 376a 3171592i bk4: 388a 3172052i bk5: 368a 3173092i bk6: 384a 3172535i bk7: 380a 3171884i bk8: 356a 3172177i bk9: 364a 3171952i bk10: 388a 3171980i bk11: 392a 3171699i bk12: 400a 3171802i bk13: 396a 3171595i bk14: 344a 3171856i bk15: 388a 3171802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0365797
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3175918 n_nop=3168627 n_act=592 n_pre=576 n_req=1677 n_rd=5928 n_write=195 bw_util=0.003856
n_activity=31318 dram_eff=0.391
bk0: 364a 3171821i bk1: 344a 3171566i bk2: 364a 3172007i bk3: 388a 3171557i bk4: 376a 3171536i bk5: 364a 3171427i bk6: 384a 3171853i bk7: 384a 3171624i bk8: 396a 3171605i bk9: 340a 3172565i bk10: 384a 3172107i bk11: 360a 3172460i bk12: 408a 3172696i bk13: 384a 3172331i bk14: 368a 3172316i bk15: 320a 3171985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0396084

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19360, Miss = 727, Miss_rate = 0.038, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 19898, Miss = 742, Miss_rate = 0.037, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[2]: Access = 19164, Miss = 726, Miss_rate = 0.038, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 18999, Miss = 725, Miss_rate = 0.038, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[4]: Access = 19122, Miss = 759, Miss_rate = 0.040, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 19289, Miss = 747, Miss_rate = 0.039, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[6]: Access = 19365, Miss = 750, Miss_rate = 0.039, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[7]: Access = 19465, Miss = 755, Miss_rate = 0.039, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 19528, Miss = 751, Miss_rate = 0.038, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[9]: Access = 19120, Miss = 739, Miss_rate = 0.039, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 19188, Miss = 767, Miss_rate = 0.040, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[11]: Access = 19615, Miss = 757, Miss_rate = 0.039, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[12]: Access = 19668, Miss = 758, Miss_rate = 0.039, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 19451, Miss = 745, Miss_rate = 0.038, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 19330, Miss = 754, Miss_rate = 0.039, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[15]: Access = 19443, Miss = 758, Miss_rate = 0.039, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[16]: Access = 22231, Miss = 719, Miss_rate = 0.032, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[17]: Access = 19300, Miss = 735, Miss_rate = 0.038, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 19493, Miss = 754, Miss_rate = 0.039, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[19]: Access = 19258, Miss = 750, Miss_rate = 0.039, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[20]: Access = 19605, Miss = 761, Miss_rate = 0.039, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[21]: Access = 19205, Miss = 721, Miss_rate = 0.038, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3314
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3121
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136863
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 70
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.1917
	minimum = 6
	maximum = 783
Network latency average = 35.0413
	minimum = 6
	maximum = 750
Slowest packet = 288304
Flit latency average = 29.4204
	minimum = 6
	maximum = 749
Slowest flit = 457232
Fragmentation average = 0.0603275
	minimum = 0
	maximum = 533
Injected packet rate average = 0.1122
	minimum = 0.084094 (at node 10)
	maximum = 0.130659 (at node 29)
Accepted packet rate average = 0.1122
	minimum = 0.084094 (at node 10)
	maximum = 0.130659 (at node 29)
Injected flit rate average = 0.19192
	minimum = 0.111404 (at node 10)
	maximum = 0.277905 (at node 29)
Accepted flit rate average= 0.19192
	minimum = 0.166081 (at node 30)
	maximum = 0.249084 (at node 5)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.5221 (11 samples)
	minimum = 6 (11 samples)
	maximum = 237.545 (11 samples)
Network latency average = 17.3048 (11 samples)
	minimum = 6 (11 samples)
	maximum = 187.909 (11 samples)
Flit latency average = 18.4343 (11 samples)
	minimum = 6 (11 samples)
	maximum = 187.182 (11 samples)
Fragmentation average = 0.00548432 (11 samples)
	minimum = 0 (11 samples)
	maximum = 48.4545 (11 samples)
Injected packet rate average = 0.0264107 (11 samples)
	minimum = 0.0196018 (11 samples)
	maximum = 0.0785882 (11 samples)
Accepted packet rate average = 0.0264107 (11 samples)
	minimum = 0.0196018 (11 samples)
	maximum = 0.0785882 (11 samples)
Injected flit rate average = 0.0417953 (11 samples)
	minimum = 0.0262258 (11 samples)
	maximum = 0.101717 (11 samples)
Accepted flit rate average = 0.0417953 (11 samples)
	minimum = 0.0321496 (11 samples)
	maximum = 0.147013 (11 samples)
Injected packet size average = 1.58251 (11 samples)
Accepted packet size average = 1.58251 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 9 hrs, 1 min, 16 sec (32476 sec)
gpgpu_simulation_rate = 460 (inst/sec)
gpgpu_simulation_rate = 128 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 4362
gpu_sim_insn = 1431682
gpu_ipc =     328.2169
gpu_tot_sim_cycle = 4408442
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       3.7205
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 198268
gpu_stall_icnt2sh    = 695667
partiton_reqs_in_parallel = 95964
partiton_reqs_in_parallel_total    = 37430202
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.5123
partiton_reqs_in_parallel_util = 95964
partiton_reqs_in_parallel_util_total    = 37430202
gpu_sim_cycle_parition_util = 4362
gpu_tot_sim_cycle_parition_util    = 1710071
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8884
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =     222.5099 GB/Sec
L2_BW_total  =       9.4460 GB/Sec
gpu_total_sim_rate=503

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0069
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 673548
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1043, 802, 1449, 917, 1141, 1136, 1006, 1088, 1426, 1312, 1167, 937, 1165, 1440, 1108, 883, 788, 664, 902, 949, 530, 612, 532, 813, 674, 532, 948, 874, 674, 506, 733, 1069, 844, 747, 851, 800, 830, 1174, 519, 689, 653, 785, 449, 849, 594, 784, 721, 524, 1036, 459, 896, 1094, 1030, 456, 901, 1047, 916, 1023, 759, 826, 997, 537, 696, 1168, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 1163480
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1151637
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 6957
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1665413	W0_Idle:10726612	W0_Scoreboard:57963119	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 973 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 1096 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 4408441 
mrq_lat_table:12796 	217 	407 	1223 	602 	640 	878 	892 	653 	218 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	363323 	63882 	3232 	2029 	388 	580 	1002 	2917 	667 	298 	328 	523 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	119032 	16075 	134385 	72239 	42325 	42390 	3352 	2667 	209 	345 	579 	1009 	2912 	665 	298 	328 	523 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	108450 	65615 	111513 	6371 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	136938 	8192 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1908 	42 	24 	3 	22 	43 	82 	191 	189 	78 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11         9        28        16        16        16        16        12        10        16         9         8        10         8         9 
dram[1]:         8        11        18        17        15        16        18        16        15        12        12        10        12        14         7        10 
dram[2]:         8         9        14        14        18        16        17        16        11         8         8         9        15        11        11        10 
dram[3]:         9         8        13        16        18        22        16        18        10        14         8        11         9        12        11         9 
dram[4]:        10        11        12        16        16        16        17        16        11        18         8        13         9        12        12        10 
dram[5]:        10         9        10        10        16        16        17        16        12        16        12        16        12         9        12         9 
dram[6]:        11        10        16        11        16        16        16        16         9         9         8         7        10         9         7         9 
dram[7]:         6        10        15        14        22        16        16        16        24        10        12         9         9         9        10         8 
dram[8]:        12         7        12        21        22        16        16        16        11        14         8         6        10         8        10        11 
dram[9]:         9         9        13        10        19        20        24        22         9        12        14        11         9        10         8        10 
dram[10]:        11         8        10        12        16        22        17        16        12         9         9        12         9        10        10         7 
maximum service time to same row:
dram[0]:    324206    214205    263309    247388    233777    199186    244656    203187    189944    128482    242474    220049    375101    155521    240052    301605 
dram[1]:    473493    298981    179750    176374    371308    271126    132633    398024    247475    312235    291019    278046    446229    568890    255292    267831 
dram[2]:    436853    318240    536467    197980    330699    302127    117227    212364    218818    252392    230529    196056    390200    200584    143270    227398 
dram[3]:    459244    471423    270921    245755    247283    360625    239662    265090    130251    249712    317805    200612    423412    302360    240962    260500 
dram[4]:    276129    157794    116850    564921    139432    222204    263108    188823    171098    119258    140667    184490    374952    265928    304324    177136 
dram[5]:    208401    292420    361577    208399    167394    420791    205244    239656    163673    258975    335021    206178    394652    283707    157494    377481 
dram[6]:    255276    260502    314732    156295    336163    272948    106718    272726    193930    197981    147668    191524    359925    211004    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    275593    279066    253467    273520    201142    347233    345315    221973    203188    291757     82369 
dram[8]:    288220    208399    161502    416151    144422    274094    192517    194975    200389    174746    278731    276125    244457    214788    259447    125041 
dram[9]:    302182    226629    192980    244738    315615    140348    153502    237319    262256    276133    314767    155123    356189    223586    237056    197981 
dram[10]:    195374    249772    255490    339820    316164    369445    209051    336043    158903    134055    237782    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  2.375000  2.487180  2.972222  3.027027  2.700000  3.551724  2.850000  2.658537  2.702703  2.558140  2.581395  2.545455  2.465116  3.055556  2.964286  2.216216 
dram[1]:  2.410256  2.282051  3.029412  3.176471  3.000000  3.419355  2.650000  3.166667  3.181818  2.972973  2.894737  2.815789  3.375000  2.815789  2.457143  3.115385 
dram[2]:  1.977778  2.714286  3.166667  3.258065  4.625000  3.216216  2.853658  2.743590  2.511111  2.558140  2.413043  2.211539  2.488889  2.775000  2.378378  2.625000 
dram[3]:  2.292683  2.022222  3.272727  2.756098  4.222222  4.375000  2.875000  2.897436  2.666667  3.250000  2.780488  2.408163  2.409091  2.600000  2.119048  2.139535 
dram[4]:  2.111111  2.351351  3.027778  3.500000  3.468750  2.916667  3.700000  3.580645  2.595238  2.441860  2.211539  2.346939  2.558140  2.731707  2.368421  2.567568 
dram[5]:  2.525000  2.279070  2.714286  2.853658  3.548387  3.531250  3.083333  3.793103  2.891892  2.945946  2.109091  2.522727  2.868421  2.428571  2.818182  2.567568 
dram[6]:  2.390244  2.764706  3.000000  3.454545  3.000000  3.451613  2.682927  2.820513  2.511111  2.466667  2.340000  2.446809  2.523809  2.864865  2.432432  2.515152 
dram[7]:  2.155555  1.960000  2.707317  3.250000  3.484848  3.205882  2.846154  2.674419  3.027027  3.117647  2.500000  2.558140  2.769231  2.972973  2.472222  2.900000 
dram[8]:  2.292683  2.148936  3.142857  3.892857  3.928571  3.142857  3.181818  3.055556  3.000000  2.634146  2.404255  1.910714  3.571429  2.771429  3.000000  2.472222 
dram[9]:  2.232558  2.119048  2.804878  2.894737  3.562500  3.862069  3.500000  3.363636  2.560976  2.891892  2.533333  2.850000  2.918919  2.675000  2.866667  3.031250 
dram[10]:  2.771429  2.116279  2.571429  3.228571  3.294118  4.192307  3.766667  3.138889  2.613636  2.657895  2.627907  2.255319  2.894737  3.058824  2.421053  2.758621 
average row locality = 18526/6694 = 2.767553
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        91        93        90        96        91        87        97        93        84        94        95        96        96       101        83        82 
dram[1]:        90        85        87        91        92        90        90        97        88        92        94        91        99        98        86        81 
dram[2]:        85        91        97        85        95       103       100        91        97        94        94        98       103       101        88        84 
dram[3]:        89        87        91        96        96        89        98        94        95       101        96       101        96        95        89        92 
dram[4]:        90        83        91        88        93        89        94        94        93        89        99        98       101       103        90        95 
dram[5]:        97        94        98        99        94        97        94        92        91        93       100        95       100        92        93        95 
dram[6]:        94        90        96        97        89        90        94        94        97        95       101        99        97        97        90        83 
dram[7]:        93        93        94       101        99        93        95        99        96        90        89        94        99       101        89        87 
dram[8]:        89        96        94        90        93        94        87        94        91        92        96        91        85        89        84        89 
dram[9]:        91        84        98        94        97        92        96        95        89        91        97        98       100        99        86        97 
dram[10]:        91        86        91        97        94        91        96        96        99        85        96        90       102        96        92        80 
total reads: 16400
bank skew: 103/80 = 1.29
chip skew: 1524/1451 = 1.05
number of total write accesses:
dram[0]:         4         4        17        16        17        16        17        16        16        16        16        16        10         9         0         0 
dram[1]:         4         4        16        17        16        16        16        17        17        18        16        16         9         9         0         0 
dram[2]:         4         4        17        16        16        16        17        16        16        16        17        17         9        10         0         0 
dram[3]:         5         4        17        17        18        16        17        19        17        16        18        17        10         9         0         0 
dram[4]:         5         4        18        17        18        16        17        17        16        16        16        17         9         9         0         0 
dram[5]:         4         4        16        18        16        16        17        18        16        16        16        16         9        10         0         0 
dram[6]:         4         4        18        17        16        17        16        16        16        16        16        16         9         9         0         0 
dram[7]:         4         5        17        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[8]:         5         5        16        19        17        16        18        16        17        16        17        16        15         8         0         0 
dram[9]:         5         5        17        16        17        20        16        16        16        16        17        16         8         8         0         0 
dram[10]:         6         5        17        16        18        18        17        17        16        16        17        16         8         8         0         0 
total reads: 2126
min_bank_accesses = 0!
chip skew: 201/188 = 1.07
average mf latency per bank:
dram[0]:      35419     22356     24184     20705     42260     29729     26771     28383     20874     37944     33890     26484     18356     24765     33391     19625
dram[1]:      34978     33022     16069     27551     37767     39286     24880     25064     26987     25285     29610     22117     14260     29530     29533     34206
dram[2]:      26008     28932     24236     13669     29377     31631     22331     23446     20670     25451     19385     17222     18849     24226     35919     21550
dram[3]:      18635     22386     18049     15958     34423     33606     28399     25543     23293     27113     17817     22559     16178     32264     29606     30259
dram[4]:      37419     18122     12023     19843     30226     38082     20449     28792     28516     18367     20918     22402     36662     33893     32314     32124
dram[5]:      19582     28686     26371     23071     36025     41917     16513     29484     15178     24640     39521     19102     22349     17250     29592     33481
dram[6]:      16253     22624     24135     20864     34203     27319     26160     25192     28416     17092     39737     21755     23778     24807     31052     37126
dram[7]:      19089     25541     33426     24988     30212     27789     24969     26285     15355     25347     14420     15404     19787     24291     30732      8799
dram[8]:      20441     44771     17665     18038     30194     34210     22703     21762     26358     21673     20655     34960     37108     25113     15166     29182
dram[9]:      24866     25187     27282     23577     39999     43625     21687     25250     23421     20328     23466     20110     25455     23298     15348     33691
dram[10]:      24766     22219     28167     28294     37981     26757     22253     33348     23356     26091     25181     21245     22549     21774     31572     27017
maximum mf latency per bank:
dram[0]:     440061    333237    398342    306779    364532    364519    385351    325453    326624    408803    400941    387965    351193    385333    403565    403568
dram[1]:     429639    385353    395749    395761    419228    434856    296419    390579    406203    359303    421838    354096    372345    445270    377513    395776
dram[2]:     382750    393155    416620    249592    382751    432239    281143    354094    359308    400981    427033    424437    353708    382755    403565    390557
dram[3]:     374930    429639    306799    395757    429654    414013    406154    354094    359322    406191    374932    427028    427031    442679    355660    377532
dram[4]:     429656    328041    110963    429655    231419    400998    280748    403575    411403    324140    374933    398363    429636    437453    374927    403553
dram[5]:     369715    395773    395743    335853    361911    403599    233955    403588    127341    429654    387961    382746    427037    385343    390567    403569
dram[6]:     385360    374929    437463    393141    416610    278133    280748    393171    406203    317207    416612    427013    421822    390535    390559    403558
dram[7]:     374931    372295    351490    429642    387961    317624    385348    385347    328687    328674    387960    398363    440054    390525    429642    104076
dram[8]:     343745    442646    437464    434852    322809    364500    351503    325452    328675    369739    387960    429629    390531    361907    400956    400974
dram[9]:     372319    434849    333258    416616    432240    437469    280837    403572    326587    324139    387961    374939    427033    424441    355660    377524
dram[10]:     360566    429641    395757    416628    406197    364501    325323    406187    374949    326611    424432    416612    421826    382733    390555    380118
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3184016 n_nop=3176738 n_act=614 n_pre=598 n_req=1659 n_rd=5876 n_write=190 bw_util=0.00381
n_activity=30901 dram_eff=0.3926
bk0: 364a 3179926i bk1: 372a 3179981i bk2: 360a 3179969i bk3: 384a 3179700i bk4: 364a 3180117i bk5: 348a 3180509i bk6: 388a 3179643i bk7: 372a 3180734i bk8: 336a 3180680i bk9: 376a 3180230i bk10: 380a 3181137i bk11: 384a 3180513i bk12: 384a 3180275i bk13: 404a 3180199i bk14: 332a 3180937i bk15: 328a 3180345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0264408
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3184016 n_nop=3176905 n_act=566 n_pre=550 n_req=1642 n_rd=5804 n_write=191 bw_util=0.003766
n_activity=29191 dram_eff=0.4107
bk0: 360a 3179777i bk1: 340a 3180117i bk2: 348a 3180663i bk3: 364a 3179873i bk4: 368a 3180159i bk5: 360a 3179919i bk6: 360a 3180016i bk7: 388a 3179718i bk8: 352a 3179939i bk9: 368a 3179843i bk10: 376a 3180228i bk11: 364a 3180356i bk12: 396a 3180557i bk13: 392a 3180139i bk14: 344a 3180312i bk15: 324a 3180271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0336148
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3184016 n_nop=3176561 n_act=628 n_pre=612 n_req=1697 n_rd=6024 n_write=191 bw_util=0.003904
n_activity=31350 dram_eff=0.3965
bk0: 340a 3180265i bk1: 364a 3180198i bk2: 388a 3179893i bk3: 340a 3179969i bk4: 380a 3179869i bk5: 412a 3179202i bk6: 400a 3179992i bk7: 364a 3179746i bk8: 388a 3180390i bk9: 376a 3180081i bk10: 376a 3180022i bk11: 392a 3179993i bk12: 412a 3179879i bk13: 404a 3179887i bk14: 352a 3180712i bk15: 336a 3180304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0383415
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3184016 n_nop=3176558 n_act=627 n_pre=611 n_req=1705 n_rd=6020 n_write=200 bw_util=0.003907
n_activity=32058 dram_eff=0.388
bk0: 356a 3180026i bk1: 348a 3179831i bk2: 364a 3179985i bk3: 384a 3179695i bk4: 384a 3179974i bk5: 356a 3180071i bk6: 392a 3179661i bk7: 376a 3179701i bk8: 380a 3179596i bk9: 404a 3179652i bk10: 384a 3179476i bk11: 404a 3179484i bk12: 384a 3179618i bk13: 380a 3179469i bk14: 356a 3179897i bk15: 368a 3179532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0406534
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3184016 n_nop=3176633 n_act=622 n_pre=606 n_req=1685 n_rd=5960 n_write=195 bw_util=0.003866
n_activity=32243 dram_eff=0.3818
bk0: 360a 3180807i bk1: 332a 3180634i bk2: 364a 3179929i bk3: 352a 3179914i bk4: 372a 3179851i bk5: 356a 3179557i bk6: 376a 3179902i bk7: 376a 3179630i bk8: 372a 3180275i bk9: 356a 3180036i bk10: 396a 3180099i bk11: 392a 3180617i bk12: 404a 3180472i bk13: 412a 3180156i bk14: 360a 3180263i bk15: 380a 3180093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0291336
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3184016 n_nop=3176510 n_act=617 n_pre=601 n_req=1716 n_rd=6096 n_write=192 bw_util=0.00395
n_activity=31753 dram_eff=0.3961
bk0: 388a 3179953i bk1: 376a 3180104i bk2: 392a 3180214i bk3: 396a 3179769i bk4: 376a 3180032i bk5: 388a 3179831i bk6: 376a 3179720i bk7: 368a 3179542i bk8: 364a 3179704i bk9: 372a 3179393i bk10: 400a 3179227i bk11: 380a 3180712i bk12: 400a 3180048i bk13: 368a 3180546i bk14: 372a 3180046i bk15: 380a 3179957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0334866
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3184016 n_nop=3176574 n_act=628 n_pre=612 n_req=1693 n_rd=6012 n_write=190 bw_util=0.003896
n_activity=32169 dram_eff=0.3856
bk0: 376a 3179901i bk1: 360a 3179772i bk2: 384a 3179832i bk3: 388a 3179955i bk4: 356a 3180106i bk5: 360a 3180178i bk6: 376a 3179942i bk7: 376a 3180131i bk8: 388a 3180338i bk9: 380a 3180108i bk10: 404a 3180042i bk11: 396a 3180034i bk12: 388a 3180132i bk13: 388a 3180177i bk14: 360a 3180222i bk15: 332a 3180284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0307131
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3184016 n_nop=3176558 n_act=619 n_pre=603 n_req=1700 n_rd=6048 n_write=188 bw_util=0.003917
n_activity=31388 dram_eff=0.3973
bk0: 372a 3179217i bk1: 372a 3180063i bk2: 376a 3180009i bk3: 404a 3179763i bk4: 396a 3179604i bk5: 372a 3179402i bk6: 380a 3179370i bk7: 396a 3179548i bk8: 384a 3179791i bk9: 360a 3179747i bk10: 356a 3179887i bk11: 376a 3180056i bk12: 396a 3180158i bk13: 404a 3180172i bk14: 356a 3179939i bk15: 348a 3179725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0439555
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3184016 n_nop=3176835 n_act=590 n_pre=574 n_req=1655 n_rd=5816 n_write=201 bw_util=0.00378
n_activity=30104 dram_eff=0.3997
bk0: 356a 3180092i bk1: 384a 3179931i bk2: 376a 3179576i bk3: 360a 3179498i bk4: 372a 3179686i bk5: 376a 3179738i bk6: 348a 3180148i bk7: 376a 3179865i bk8: 364a 3180203i bk9: 368a 3179747i bk10: 384a 3179768i bk11: 364a 3179393i bk12: 340a 3180270i bk13: 356a 3180222i bk14: 336a 3179847i bk15: 356a 3179554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0390551
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3184016 n_nop=3176639 n_act=592 n_pre=576 n_req=1697 n_rd=6016 n_write=193 bw_util=0.0039
n_activity=30864 dram_eff=0.4023
bk0: 364a 3180157i bk1: 336a 3180154i bk2: 392a 3179887i bk3: 376a 3179690i bk4: 388a 3180150i bk5: 368a 3181190i bk6: 384a 3180633i bk7: 380a 3179982i bk8: 356a 3180275i bk9: 364a 3180050i bk10: 388a 3180078i bk11: 392a 3179797i bk12: 400a 3179900i bk13: 396a 3179693i bk14: 344a 3179954i bk15: 388a 3179900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0364866
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3184016 n_nop=3176725 n_act=592 n_pre=576 n_req=1677 n_rd=5928 n_write=195 bw_util=0.003846
n_activity=31318 dram_eff=0.391
bk0: 364a 3179919i bk1: 344a 3179664i bk2: 364a 3180105i bk3: 388a 3179655i bk4: 376a 3179634i bk5: 364a 3179525i bk6: 384a 3179951i bk7: 384a 3179722i bk8: 396a 3179703i bk9: 340a 3180663i bk10: 384a 3180205i bk11: 360a 3180558i bk12: 408a 3180794i bk13: 384a 3180429i bk14: 368a 3180414i bk15: 320a 3180083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0395077

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19732, Miss = 727, Miss_rate = 0.037, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 20270, Miss = 742, Miss_rate = 0.037, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[2]: Access = 19532, Miss = 726, Miss_rate = 0.037, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 19367, Miss = 725, Miss_rate = 0.037, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[4]: Access = 19490, Miss = 759, Miss_rate = 0.039, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 19657, Miss = 747, Miss_rate = 0.038, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[6]: Access = 19737, Miss = 750, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[7]: Access = 19837, Miss = 755, Miss_rate = 0.038, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 19900, Miss = 751, Miss_rate = 0.038, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[9]: Access = 19492, Miss = 739, Miss_rate = 0.038, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 19560, Miss = 767, Miss_rate = 0.039, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[11]: Access = 19987, Miss = 757, Miss_rate = 0.038, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[12]: Access = 20044, Miss = 758, Miss_rate = 0.038, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 19827, Miss = 745, Miss_rate = 0.038, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 19706, Miss = 754, Miss_rate = 0.038, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[15]: Access = 19819, Miss = 758, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[16]: Access = 24655, Miss = 719, Miss_rate = 0.029, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[17]: Access = 19676, Miss = 735, Miss_rate = 0.037, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 19865, Miss = 754, Miss_rate = 0.038, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[19]: Access = 19630, Miss = 750, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[20]: Access = 19977, Miss = 761, Miss_rate = 0.038, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[21]: Access = 19577, Miss = 721, Miss_rate = 0.037, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3314
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274502
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3121
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145055
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 70
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 76.4381
	minimum = 6
	maximum = 589
Network latency average = 41.2868
	minimum = 6
	maximum = 338
Slowest packet = 861171
Flit latency average = 51.3264
	minimum = 6
	maximum = 337
Slowest flit = 1431898
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0469617
	minimum = 0.0366888 (at node 1)
	maximum = 0.277918 (at node 44)
Accepted packet rate average = 0.0469617
	minimum = 0.0366888 (at node 1)
	maximum = 0.277918 (at node 44)
Injected flit rate average = 0.0704426
	minimum = 0.0527402 (at node 30)
	maximum = 0.288925 (at node 44)
Accepted flit rate average= 0.0704426
	minimum = 0.0440266 (at node 1)
	maximum = 0.544829 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.6817 (12 samples)
	minimum = 6 (12 samples)
	maximum = 266.833 (12 samples)
Network latency average = 19.3033 (12 samples)
	minimum = 6 (12 samples)
	maximum = 200.417 (12 samples)
Flit latency average = 21.1753 (12 samples)
	minimum = 6 (12 samples)
	maximum = 199.667 (12 samples)
Fragmentation average = 0.00502729 (12 samples)
	minimum = 0 (12 samples)
	maximum = 44.4167 (12 samples)
Injected packet rate average = 0.0281233 (12 samples)
	minimum = 0.0210257 (12 samples)
	maximum = 0.095199 (12 samples)
Accepted packet rate average = 0.0281233 (12 samples)
	minimum = 0.0210257 (12 samples)
	maximum = 0.095199 (12 samples)
Injected flit rate average = 0.0441826 (12 samples)
	minimum = 0.0284354 (12 samples)
	maximum = 0.117317 (12 samples)
Accepted flit rate average = 0.0441826 (12 samples)
	minimum = 0.0331393 (12 samples)
	maximum = 0.180165 (12 samples)
Injected packet size average = 1.57103 (12 samples)
Accepted packet size average = 1.57103 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 9 hrs, 3 min, 1 sec (32581 sec)
gpgpu_simulation_rate = 503 (inst/sec)
gpgpu_simulation_rate = 135 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 87671
gpu_sim_insn = 4962251
gpu_ipc =      56.6008
gpu_tot_sim_cycle = 4723335
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       4.5230
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 742634
gpu_stall_icnt2sh    = 2290633
partiton_reqs_in_parallel = 1384396
partiton_reqs_in_parallel_total    = 37526166
partiton_level_parallism =      15.7908
partiton_level_parallism_total  =       8.2379
partiton_reqs_in_parallel_util = 1384396
partiton_reqs_in_parallel_util_total    = 37526166
gpu_sim_cycle_parition_util = 87240
gpu_tot_sim_cycle_parition_util    = 1714433
partiton_level_parallism_util =      15.8688
partiton_level_parallism_util_total  =      21.5969
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =     566.1655 GB/Sec
L2_BW_total  =      19.3250 GB/Sec
gpu_total_sim_rate=613

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 967552
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1608, 1481, 2060, 1478, 1792, 1720, 1580, 1673, 1955, 1914, 1756, 1643, 1723, 2222, 1744, 1571, 1017, 939, 1269, 1212, 820, 863, 864, 1155, 1025, 814, 1304, 1187, 977, 820, 1078, 1291, 1125, 1134, 1163, 1102, 1123, 1503, 822, 1062, 947, 1077, 783, 1127, 921, 1025, 1011, 858, 1343, 733, 1199, 1322, 1347, 770, 1193, 1314, 1194, 1262, 1012, 1182, 1294, 800, 983, 1502, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 3105281
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3077000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 23395
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3996175	W0_Idle:10810675	W0_Scoreboard:59660553	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
maxmrqlatency = 973 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 936 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 4722903 
mrq_lat_table:16281 	232 	420 	1271 	611 	640 	878 	892 	653 	218 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	720790 	216134 	4347 	4306 	1446 	1341 	2129 	6264 	4916 	323 	328 	523 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	137469 	28709 	346190 	202736 	86766 	127349 	10845 	3796 	2155 	1238 	1314 	2111 	6258 	4901 	323 	328 	523 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	152277 	175400 	332843 	24785 	367 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	136938 	138182 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1938 	91 	71 	49 	26 	43 	82 	191 	189 	78 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11         9        28        16        16        16        16        12        10        16         9         8        13        11         9 
dram[1]:         8        11        18        17        15        16        18        16        15        12        12        10        14        14         9        10 
dram[2]:         8        10        14        14        18        16        17        16        11        11         8         9        15        11        11        10 
dram[3]:         9         8        13        16        18        22        16        18        10        14         8        11         9        12        11         9 
dram[4]:        10        11        12        16        16        16        17        16        11        18         8        13         9        12        12        11 
dram[5]:        10         9        10        10        16        16        17        16        12        16        12        16        12         9        12        13 
dram[6]:        11        10        16        11        16        16        16        16         9         9        10         7        10         9         7         9 
dram[7]:         6        10        15        14        22        16        16        16        24        10        12        11        10        11        10         8 
dram[8]:        12         7        12        21        22        16        16        16        11        14        10         6        10         8        10        11 
dram[9]:         9         9        13        10        19        20        24        22         9        12        14        11         9        10         8        10 
dram[10]:        11         8        10        12        16        22        17        16        12         9         9        12        11        10        10         9 
maximum service time to same row:
dram[0]:    324206    214205    263309    247388    233777    199186    244656    203187    189944    128482    242474    220049    375101    155521    240052    301605 
dram[1]:    473493    298981    179750    176374    371308    271126    132633    398024    247475    312235    291019    278046    446229    568890    255292    267831 
dram[2]:    436853    318240    536467    197980    330699    302127    117227    212364    218818    252392    230529    196056    390200    200584    143270    227398 
dram[3]:    459244    471423    270921    245755    247283    360625    239662    265090    130251    249712    317805    200612    423412    302360    240962    260500 
dram[4]:    276129    157794    116850    564921    139432    222204    263108    188823    171098    119258    140667    184490    374952    265928    304324    177136 
dram[5]:    208401    292420    361577    208399    167394    420791    205244    239656    163673    258975    335021    206178    394652    283707    157494    377481 
dram[6]:    255276    260502    314732    156295    336163    272948    106718    272726    193930    197981    147668    191524    359925    211004    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    275593    279066    253467    273520    201142    347233    345315    221973    203188    291757     82369 
dram[8]:    288220    208399    161502    416151    144422    274094    192517    194975    200389    174746    278731    276125    244457    214788    259447    125041 
dram[9]:    302182    226629    192980    244738    315615    140348    153502    237319    262256    276133    314767    155123    356189    223586    237056    197981 
dram[10]:    195374    249772    255490    339820    316164    369445    209051    336043    158903    134055    237782    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  2.207547  2.577778  2.632653  2.909091  2.687500  3.282051  2.632653  2.560000  2.560000  2.415094  2.500000  2.600000  2.381818  2.708333  2.333333  2.196079 
dram[1]:  2.416667  2.320000  2.723404  2.866667  2.782609  3.282051  2.509804  2.931818  2.804348  2.708333  2.787234  2.471698  3.333333  2.708333  2.153846  2.731707 
dram[2]:  1.966102  2.613636  2.931818  2.560000  4.266667  2.976744  2.744681  2.666667  2.509804  2.509804  2.315789  2.129032  2.600000  2.568627  2.285714  2.333333 
dram[3]:  2.207547  2.035088  2.931818  2.612245  3.513514  3.368421  2.804348  2.729167  2.632653  2.976744  2.557692  2.400000  2.425926  2.407408  2.113208  2.153846 
dram[4]:  2.127273  2.367347  2.653061  3.225000  3.225000  2.612245  3.486486  3.146342  2.560000  2.461539  2.220339  2.200000  2.321429  2.765957  2.354167  2.215686 
dram[5]:  2.468085  2.274510  2.666667  2.708333  3.047619  2.976744  2.931818  2.954545  2.723404  2.666667  2.046875  2.339286  2.653061  2.339286  2.627907  2.456522 
dram[6]:  2.188679  2.829268  2.708333  3.307692  2.844445  3.000000  2.461539  2.509804  2.461539  2.327273  2.183333  2.258621  2.363636  2.765957  2.404255  2.511111 
dram[7]:  2.274510  1.901639  2.529412  3.121951  3.121951  2.723404  2.666667  2.415094  2.909091  2.909091  2.381818  2.519231  2.765957  2.826087  2.285714  2.604651 
dram[8]:  2.294118  2.207547  2.782609  3.275000  3.394737  2.844445  2.708333  2.612245  2.931818  2.370370  2.315789  1.794520  3.238095  2.645833  2.731707  2.434783 
dram[9]:  2.166667  2.052632  2.744681  2.723404  3.225000  3.473684  3.121951  2.976744  2.461539  2.560000  2.490566  2.847826  2.723404  2.560000  2.666667  2.545455 
dram[10]:  2.565217  2.207547  2.529412  2.909091  3.095238  3.714286  3.307692  2.744681  2.560000  2.327273  2.519231  2.258621  2.782609  2.976744  2.333333  2.488889 
average row locality = 22096/8499 = 2.599835
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       114       114       121       121       112       112 
dram[1]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[2]:       112       111       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[3]:       112       112       112       111       112       112       112       112       112       112       115       115       121       121       112       112 
dram[4]:       112       112       112       112       111       112       112       112       112       112       115       115       121       121       113       113 
dram[5]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[6]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[7]:       112       111       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[8]:       112       112       112       112       112       112       112       112       112       112       115       115       121       119       112       112 
dram[9]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
dram[10]:       112       112       112       112       112       112       112       112       112       112       114       115       120       120       112       112 
total reads: 19970
bank skew: 121/111 = 1.09
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:         4         4        17        16        17        16        17        16        16        16        16        16        10         9         0         0 
dram[1]:         4         4        16        17        16        16        16        17        17        18        16        16         9         9         0         0 
dram[2]:         4         4        17        16        16        16        17        16        16        16        17        17         9        10         0         0 
dram[3]:         5         4        17        17        18        16        17        19        17        16        18        17        10         9         0         0 
dram[4]:         5         4        18        17        18        16        17        17        16        16        16        17         9         9         0         0 
dram[5]:         4         4        16        18        16        16        17        18        16        16        16        16         9        10         0         0 
dram[6]:         4         4        18        17        16        17        16        16        16        16        16        16         9         9         0         0 
dram[7]:         4         5        17        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[8]:         5         5        16        19        17        16        18        16        17        16        17        16        15         8         0         0 
dram[9]:         5         5        17        16        17        20        16        16        16        16        17        16         8         8         0         0 
dram[10]:         6         5        17        16        18        18        17        17        16        16        17        16         8         8         0         0 
total reads: 2126
min_bank_accesses = 0!
chip skew: 201/188 = 1.07
average mf latency per bank:
dram[0]:      48321     39277     36643     33853     51611     40011     43015     43057     38074     54960     54345     47766     31471     37350     43695     34154
dram[1]:      47103     45723     28896     39051     47888     49932     39296     41569     43050     42502     49690     43588     28038     41736     42335     43705
dram[2]:      40453     42302     38493     28478     40972     46305     39019     38654     41860     44324     41381     40275     33332     37261     47964     36070
dram[3]:      34265     36796     31175     30697     45364     42305     43879     41677     41595     45134     40664     44199     29952     42443     42882     43850
dram[4]:      50306     34788     26568     32639     40794     46445     37524     44980     45802     37543     42896     44397     45876     45451     43395     45938
dram[5]:      35890     43576     40764     36688     45793     50927     32484     44059     34665     43622     58666     40841     36065     30076     42069     46142
dram[6]:      33838     37931     35858     34235     44000     37978     42206     41705     45569     36940     58733     44463     35788     37894     43006     45327
dram[7]:      35079     39834     44072     37688     42506     38719     41029     42321     36376     41493     36043     38075     33641     37483     43352     27302
dram[8]:      35871     57035     30329     30454     41196     45339     37707     36780     43638     39517     41733     53415     44137     34817     28862     42746
dram[9]:      39274     39260     40158     37481     50371     51259     37676     40439     40791     39849     44416     43463     37897     36145     30589     48612
dram[10]:      39244     36840     39470     41447     47836     39189     37551     48500     43006     43401     45825     43070     35652     34628     44921     38832
maximum mf latency per bank:
dram[0]:     440061    333237    398342    306779    364532    364519    385351    325453    326624    408803    400941    387965    351193    385333    403565    403568
dram[1]:     429639    385353    395749    395761    419228    434856    296419    390579    406203    359303    421838    354096    372345    445270    377513    395776
dram[2]:     382750    393155    416620    249592    382751    432239    281143    354094    359308    400981    427033    424437    353708    382755    403565    390557
dram[3]:     374930    429639    306799    395757    429654    414013    406154    354094    359322    406191    374932    427028    427031    442679    355660    377532
dram[4]:     429656    328041    110963    429655    231419    400998    280748    403575    411403    324140    374933    398363    429636    437453    374927    403553
dram[5]:     369715    395773    395743    335853    361911    403599    233955    403588    127341    429654    387961    382746    427037    385343    390567    403569
dram[6]:     385360    374929    437463    393141    416610    278133    280748    393171    406203    317207    416612    427013    421822    390535    390559    403558
dram[7]:     374931    372295    351490    429642    387961    317624    385348    385347    328687    328674    387960    398363    440054    390525    429642    104076
dram[8]:     343745    442646    437464    434852    322809    364500    351503    325452    328675    369739    387960    429629    390531    361907    400956    400974
dram[9]:     372319    434849    333258    416616    432240    437469    280837    403572    326587    324139    387961    374939    427033    424441    355660    377524
dram[10]:     360566    429641    395757    416628    406197    364501    325323    406187    374949    326611    424432    416612    421826    382733    390555    380118
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3346807 n_nop=3337803 n_act=785 n_pre=769 n_req=2005 n_rd=7260 n_write=190 bw_util=0.004452
n_activity=41071 dram_eff=0.3628
bk0: 452a 3342228i bk1: 448a 3342467i bk2: 448a 3342251i bk3: 448a 3342190i bk4: 448a 3342554i bk5: 448a 3342848i bk6: 448a 3342084i bk7: 448a 3343148i bk8: 448a 3342947i bk9: 448a 3342641i bk10: 456a 3343570i bk11: 456a 3343036i bk12: 484a 3342594i bk13: 484a 3342540i bk14: 448a 3343025i bk15: 448a 3342559i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0251918
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3346807 n_nop=3337880 n_act=744 n_pre=728 n_req=2007 n_rd=7264 n_write=191 bw_util=0.004455
n_activity=39836 dram_eff=0.3743
bk0: 448a 3342175i bk1: 448a 3342409i bk2: 448a 3342953i bk3: 448a 3342199i bk4: 448a 3342529i bk5: 448a 3342303i bk6: 448a 3342371i bk7: 448a 3342178i bk8: 448a 3342218i bk9: 448a 3342212i bk10: 460a 3342640i bk11: 460a 3342611i bk12: 484a 3343007i bk13: 484a 3342511i bk14: 448a 3342470i bk15: 448a 3342464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0320269
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3346807 n_nop=3337804 n_act=784 n_pre=768 n_req=2006 n_rd=7260 n_write=191 bw_util=0.004453
n_activity=40529 dram_eff=0.3677
bk0: 448a 3342473i bk1: 444a 3342593i bk2: 448a 3342371i bk3: 448a 3342072i bk4: 448a 3342333i bk5: 448a 3341760i bk6: 448a 3342539i bk7: 448a 3342162i bk8: 448a 3342921i bk9: 448a 3342551i bk10: 460a 3342389i bk11: 460a 3342417i bk12: 484a 3342416i bk13: 484a 3342274i bk14: 448a 3343033i bk15: 448a 3342489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0365049
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3346807 n_nop=3337795 n_act=784 n_pre=768 n_req=2015 n_rd=7260 n_write=200 bw_util=0.004458
n_activity=41413 dram_eff=0.3603
bk0: 448a 3342349i bk1: 448a 3342110i bk2: 448a 3342323i bk3: 444a 3342173i bk4: 448a 3342380i bk5: 448a 3342312i bk6: 448a 3342185i bk7: 448a 3342132i bk8: 448a 3342083i bk9: 448a 3342179i bk10: 460a 3341857i bk11: 460a 3342025i bk12: 484a 3341993i bk13: 484a 3341722i bk14: 448a 3342238i bk15: 448a 3341961i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.038754
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3346807 n_nop=3337794 n_act=783 n_pre=767 n_req=2012 n_rd=7268 n_write=195 bw_util=0.00446
n_activity=41892 dram_eff=0.3563
bk0: 448a 3343181i bk1: 448a 3342912i bk2: 448a 3342201i bk3: 448a 3342241i bk4: 444a 3342251i bk5: 448a 3341821i bk6: 448a 3342342i bk7: 448a 3342035i bk8: 448a 3342734i bk9: 448a 3342449i bk10: 460a 3342611i bk11: 460a 3343027i bk12: 484a 3342795i bk13: 484a 3342672i bk14: 452a 3342639i bk15: 452a 3342398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0277629
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3346807 n_nop=3337807 n_act=776 n_pre=760 n_req=2010 n_rd=7272 n_write=192 bw_util=0.00446
n_activity=40360 dram_eff=0.3699
bk0: 448a 3342449i bk1: 448a 3342562i bk2: 448a 3342758i bk3: 448a 3342311i bk4: 448a 3342429i bk5: 448a 3342244i bk6: 448a 3342171i bk7: 448a 3341822i bk8: 448a 3342074i bk9: 448a 3341760i bk10: 460a 3341651i bk11: 460a 3343040i bk12: 484a 3342403i bk13: 484a 3342773i bk14: 452a 3342412i bk15: 452a 3342366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0318856
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3346807 n_nop=3337779 n_act=791 n_pre=775 n_req=2008 n_rd=7272 n_write=190 bw_util=0.004459
n_activity=42092 dram_eff=0.3546
bk0: 448a 3342259i bk1: 448a 3342217i bk2: 448a 3342269i bk3: 448a 3342486i bk4: 448a 3342489i bk5: 448a 3342507i bk6: 448a 3342334i bk7: 448a 3342493i bk8: 448a 3342841i bk9: 448a 3342529i bk10: 460a 3342466i bk11: 460a 3342426i bk12: 484a 3342426i bk13: 484a 3342542i bk14: 452a 3342598i bk15: 452a 3342563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0292527
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3346807 n_nop=3337829 n_act=773 n_pre=757 n_req=2003 n_rd=7260 n_write=188 bw_util=0.004451
n_activity=40465 dram_eff=0.3681
bk0: 448a 3341706i bk1: 444a 3342417i bk2: 448a 3342420i bk3: 448a 3342324i bk4: 448a 3342102i bk5: 448a 3341709i bk6: 448a 3341796i bk7: 448a 3341973i bk8: 448a 3342284i bk9: 448a 3342138i bk10: 460a 3342162i bk11: 460a 3342467i bk12: 484a 3342597i bk13: 484a 3342603i bk14: 448a 3342247i bk15: 448a 3341993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0418677
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3346807 n_nop=3337816 n_act=775 n_pre=759 n_req=2015 n_rd=7256 n_write=201 bw_util=0.004456
n_activity=40848 dram_eff=0.3651
bk0: 448a 3342464i bk1: 448a 3342453i bk2: 448a 3341943i bk3: 448a 3341836i bk4: 448a 3342084i bk5: 448a 3342128i bk6: 448a 3342380i bk7: 448a 3342180i bk8: 448a 3342636i bk9: 448a 3342039i bk10: 460a 3342110i bk11: 460a 3341553i bk12: 484a 3342432i bk13: 476a 3342447i bk14: 448a 3342096i bk15: 448a 3341912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0372092
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3346807 n_nop=3337872 n_act=751 n_pre=735 n_req=2007 n_rd=7256 n_write=193 bw_util=0.004451
n_activity=40317 dram_eff=0.3695
bk0: 448a 3342518i bk1: 448a 3342353i bk2: 448a 3342409i bk3: 448a 3342108i bk4: 448a 3342628i bk5: 448a 3343594i bk6: 448a 3343092i bk7: 448a 3342406i bk8: 448a 3342615i bk9: 448a 3342354i bk10: 460a 3342534i bk11: 460a 3342317i bk12: 480a 3342306i bk13: 480a 3342082i bk14: 448a 3342252i bk15: 448a 3342282i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0347412
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3346807 n_nop=3337868 n_act=754 n_pre=738 n_req=2008 n_rd=7252 n_write=195 bw_util=0.00445
n_activity=41164 dram_eff=0.3618
bk0: 448a 3342271i bk1: 448a 3341997i bk2: 448a 3342500i bk3: 448a 3342107i bk4: 448a 3342080i bk5: 448a 3341941i bk6: 448a 3342399i bk7: 448a 3342114i bk8: 448a 3342236i bk9: 448a 3342836i bk10: 456a 3342638i bk11: 460a 3342889i bk12: 480a 3343255i bk13: 480a 3342805i bk14: 448a 3342812i bk15: 448a 3342234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0376036

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43655, Miss = 908, Miss_rate = 0.021, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 44266, Miss = 907, Miss_rate = 0.020, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 42863, Miss = 908, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 43155, Miss = 908, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[4]: Access = 43344, Miss = 908, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 43397, Miss = 907, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 43590, Miss = 908, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[7]: Access = 43341, Miss = 907, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 43708, Miss = 908, Miss_rate = 0.021, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 43324, Miss = 909, Miss_rate = 0.021, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 43207, Miss = 909, Miss_rate = 0.021, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[11]: Access = 43526, Miss = 909, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[12]: Access = 43424, Miss = 909, Miss_rate = 0.021, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 43690, Miss = 909, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 43423, Miss = 908, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[15]: Access = 43670, Miss = 907, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[16]: Access = 48520, Miss = 908, Miss_rate = 0.019, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 43440, Miss = 906, Miss_rate = 0.021, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 44261, Miss = 907, Miss_rate = 0.020, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[19]: Access = 43848, Miss = 907, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 43717, Miss = 906, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[21]: Access = 43646, Miss = 907, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3330
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664604
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 275045
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 70
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.8607
	minimum = 6
	maximum = 875
Network latency average = 40.1994
	minimum = 6
	maximum = 730
Slowest packet = 887123
Flit latency average = 31.813
	minimum = 6
	maximum = 730
Slowest flit = 1500338
Fragmentation average = 0.0769834
	minimum = 0
	maximum = 552
Injected packet rate average = 0.119465
	minimum = 0.0912222 (at node 21)
	maximum = 0.139135 (at node 46)
Accepted packet rate average = 0.119465
	minimum = 0.0912222 (at node 21)
	maximum = 0.139135 (at node 46)
Injected flit rate average = 0.212687
	minimum = 0.113505 (at node 21)
	maximum = 0.319811 (at node 46)
Accepted flit rate average= 0.212687
	minimum = 0.165523 (at node 30)
	maximum = 0.283448 (at node 24)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.0032 (13 samples)
	minimum = 6 (13 samples)
	maximum = 313.615 (13 samples)
Network latency average = 20.9107 (13 samples)
	minimum = 6 (13 samples)
	maximum = 241.154 (13 samples)
Flit latency average = 21.9936 (13 samples)
	minimum = 6 (13 samples)
	maximum = 240.462 (13 samples)
Fragmentation average = 0.0105624 (13 samples)
	minimum = 0 (13 samples)
	maximum = 83.4615 (13 samples)
Injected packet rate average = 0.0351496 (13 samples)
	minimum = 0.0264255 (13 samples)
	maximum = 0.0985786 (13 samples)
Accepted packet rate average = 0.0351496 (13 samples)
	minimum = 0.0264255 (13 samples)
	maximum = 0.0985786 (13 samples)
Injected flit rate average = 0.0571445 (13 samples)
	minimum = 0.0349792 (13 samples)
	maximum = 0.132894 (13 samples)
Accepted flit rate average = 0.0571445 (13 samples)
	minimum = 0.0433227 (13 samples)
	maximum = 0.188109 (13 samples)
Injected packet size average = 1.62575 (13 samples)
Accepted packet size average = 1.62575 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 9 hrs, 40 min, 48 sec (34848 sec)
gpgpu_simulation_rate = 613 (inst/sec)
gpgpu_simulation_rate = 135 (cycle/sec)
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 4360
gpu_sim_insn = 1323702
gpu_ipc =     303.6014
gpu_tot_sim_cycle = 4949845
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       4.5835
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 742634
gpu_stall_icnt2sh    = 2290637
partiton_reqs_in_parallel = 95920
partiton_reqs_in_parallel_total    = 38910562
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.8803
partiton_reqs_in_parallel_util = 95920
partiton_reqs_in_parallel_util_total    = 38910562
gpu_sim_cycle_parition_util = 4360
gpu_tot_sim_cycle_parition_util    = 1801673
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.5979
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =     222.6120 GB/Sec
L2_BW_total  =      18.6367 GB/Sec
gpu_total_sim_rate=649

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0047
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 998272
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1644, 1517, 2096, 1514, 1828, 1756, 1616, 1709, 1991, 1950, 1792, 1679, 1759, 2258, 1780, 1607, 1053, 975, 1305, 1248, 856, 899, 900, 1191, 1061, 850, 1340, 1223, 1013, 856, 1114, 1327, 1161, 1170, 1199, 1138, 1159, 1539, 858, 1098, 983, 1113, 819, 1163, 957, 1061, 1047, 894, 1379, 769, 1235, 1358, 1383, 806, 1229, 1350, 1230, 1298, 1048, 1218, 1330, 836, 1019, 1538, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 3183384
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3155103
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 23395
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4114472	W0_Idle:10861804	W0_Scoreboard:59672723	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 973 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 929 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 4949844 
mrq_lat_table:16281 	232 	420 	1271 	611 	640 	878 	892 	653 	218 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	729940 	217224 	4347 	4306 	1446 	1341 	2129 	6264 	4916 	323 	328 	523 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	139358 	29092 	346395 	204441 	91582 	128585 	10851 	3796 	2155 	1238 	1314 	2111 	6258 	4901 	323 	328 	523 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	154021 	175698 	332849 	24785 	367 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	136938 	146374 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1947 	91 	71 	49 	26 	43 	82 	191 	189 	78 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11         9        28        16        16        16        16        12        10        16         9         8        13        11         9 
dram[1]:         8        11        18        17        15        16        18        16        15        12        12        10        14        14         9        10 
dram[2]:         8        10        14        14        18        16        17        16        11        11         8         9        15        11        11        10 
dram[3]:         9         8        13        16        18        22        16        18        10        14         8        11         9        12        11         9 
dram[4]:        10        11        12        16        16        16        17        16        11        18         8        13         9        12        12        11 
dram[5]:        10         9        10        10        16        16        17        16        12        16        12        16        12         9        12        13 
dram[6]:        11        10        16        11        16        16        16        16         9         9        10         7        10         9         7         9 
dram[7]:         6        10        15        14        22        16        16        16        24        10        12        11        10        11        10         8 
dram[8]:        12         7        12        21        22        16        16        16        11        14        10         6        10         8        10        11 
dram[9]:         9         9        13        10        19        20        24        22         9        12        14        11         9        10         8        10 
dram[10]:        11         8        10        12        16        22        17        16        12         9         9        12        11        10        10         9 
maximum service time to same row:
dram[0]:    324206    214205    263309    247388    233777    199186    244656    203187    189944    128482    242474    220049    375101    155521    240052    301605 
dram[1]:    473493    298981    179750    176374    371308    271126    132633    398024    247475    312235    291019    278046    446229    568890    255292    267831 
dram[2]:    436853    318240    536467    197980    330699    302127    117227    212364    218818    252392    230529    196056    390200    200584    143270    227398 
dram[3]:    459244    471423    270921    245755    247283    360625    239662    265090    130251    249712    317805    200612    423412    302360    240962    260500 
dram[4]:    276129    157794    116850    564921    139432    222204    263108    188823    171098    119258    140667    184490    374952    265928    304324    177136 
dram[5]:    208401    292420    361577    208399    167394    420791    205244    239656    163673    258975    335021    206178    394652    283707    157494    377481 
dram[6]:    255276    260502    314732    156295    336163    272948    106718    272726    193930    197981    147668    191524    359925    211004    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    275593    279066    253467    273520    201142    347233    345315    221973    203188    291757     82369 
dram[8]:    288220    208399    161502    416151    144422    274094    192517    194975    200389    174746    278731    276125    244457    214788    259447    125041 
dram[9]:    302182    226629    192980    244738    315615    140348    153502    237319    262256    276133    314767    155123    356189    223586    237056    197981 
dram[10]:    195374    249772    255490    339820    316164    369445    209051    336043    158903    134055    237782    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  2.207547  2.577778  2.632653  2.909091  2.687500  3.282051  2.632653  2.560000  2.560000  2.415094  2.500000  2.600000  2.381818  2.708333  2.333333  2.196079 
dram[1]:  2.416667  2.320000  2.723404  2.866667  2.782609  3.282051  2.509804  2.931818  2.804348  2.708333  2.787234  2.471698  3.333333  2.708333  2.153846  2.731707 
dram[2]:  1.966102  2.613636  2.931818  2.560000  4.266667  2.976744  2.744681  2.666667  2.509804  2.509804  2.315789  2.129032  2.600000  2.568627  2.285714  2.333333 
dram[3]:  2.207547  2.035088  2.931818  2.612245  3.513514  3.368421  2.804348  2.729167  2.632653  2.976744  2.557692  2.400000  2.425926  2.407408  2.113208  2.153846 
dram[4]:  2.127273  2.367347  2.653061  3.225000  3.225000  2.612245  3.486486  3.146342  2.560000  2.461539  2.220339  2.200000  2.321429  2.765957  2.354167  2.215686 
dram[5]:  2.468085  2.274510  2.666667  2.708333  3.047619  2.976744  2.931818  2.954545  2.723404  2.666667  2.046875  2.339286  2.653061  2.339286  2.627907  2.456522 
dram[6]:  2.188679  2.829268  2.708333  3.307692  2.844445  3.000000  2.461539  2.509804  2.461539  2.327273  2.183333  2.258621  2.363636  2.765957  2.404255  2.511111 
dram[7]:  2.274510  1.901639  2.529412  3.121951  3.121951  2.723404  2.666667  2.415094  2.909091  2.909091  2.381818  2.519231  2.765957  2.826087  2.285714  2.604651 
dram[8]:  2.294118  2.207547  2.782609  3.275000  3.394737  2.844445  2.708333  2.612245  2.931818  2.370370  2.315789  1.794520  3.238095  2.645833  2.731707  2.434783 
dram[9]:  2.166667  2.052632  2.744681  2.723404  3.225000  3.473684  3.121951  2.976744  2.461539  2.560000  2.490566  2.847826  2.723404  2.560000  2.666667  2.545455 
dram[10]:  2.565217  2.207547  2.529412  2.909091  3.095238  3.714286  3.307692  2.744681  2.560000  2.327273  2.519231  2.258621  2.782609  2.976744  2.333333  2.488889 
average row locality = 22096/8499 = 2.599835
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       114       114       121       121       112       112 
dram[1]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[2]:       112       111       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[3]:       112       112       112       111       112       112       112       112       112       112       115       115       121       121       112       112 
dram[4]:       112       112       112       112       111       112       112       112       112       112       115       115       121       121       113       113 
dram[5]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[6]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[7]:       112       111       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[8]:       112       112       112       112       112       112       112       112       112       112       115       115       121       119       112       112 
dram[9]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
dram[10]:       112       112       112       112       112       112       112       112       112       112       114       115       120       120       112       112 
total reads: 19970
bank skew: 121/111 = 1.09
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:         4         4        17        16        17        16        17        16        16        16        16        16        10         9         0         0 
dram[1]:         4         4        16        17        16        16        16        17        17        18        16        16         9         9         0         0 
dram[2]:         4         4        17        16        16        16        17        16        16        16        17        17         9        10         0         0 
dram[3]:         5         4        17        17        18        16        17        19        17        16        18        17        10         9         0         0 
dram[4]:         5         4        18        17        18        16        17        17        16        16        16        17         9         9         0         0 
dram[5]:         4         4        16        18        16        16        17        18        16        16        16        16         9        10         0         0 
dram[6]:         4         4        18        17        16        17        16        16        16        16        16        16         9         9         0         0 
dram[7]:         4         5        17        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[8]:         5         5        16        19        17        16        18        16        17        16        17        16        15         8         0         0 
dram[9]:         5         5        17        16        17        20        16        16        16        16        17        16         8         8         0         0 
dram[10]:         6         5        17        16        18        18        17        17        16        16        17        16         8         8         0         0 
total reads: 2126
min_bank_accesses = 0!
chip skew: 201/188 = 1.07
average mf latency per bank:
dram[0]:      48321     39277     36686     33898     51712     40108     43200     43239     38212     55102     54431     47858     31471     37350     43695     34154
dram[1]:      47103     45723     28939     39095     47988     50032     39473     41746     43188     42637     49767     43663     28038     41736     42335     43705
dram[2]:      40453     42302     38539     28531     41072     46414     39194     38834     41994     44458     41458     40354     33332     37261     47964     36070
dram[3]:      34265     36796     31226     30748     45466     42410     44053     41849     41736     45270     40751     44280     29952     42443     42882     43850
dram[4]:      50306     34788     26616     32690     40893     46548     37700     45163     45933     37676     42971     44474     45876     45451     43395     45938
dram[5]:      35890     43576     40816     36741     45905     51040     32681     44236     34810     43756     58743     40917     36065     30076     42069     46142
dram[6]:      33838     37931     35908     34285     44110     38083     42383     41885     45703     37071     58809     44541     35788     37894     43006     45327
dram[7]:      35079     39834     44121     37739     42612     38826     41203     42497     36513     41631     36115     38152     33641     37483     43352     27302
dram[8]:      35871     57035     30386     30511     41319     45455     37917     36975     43806     39668     41828     53499     47609     34817     28862     42746
dram[9]:      39274     39260     40209     37535     50479     51363     37861     40623     40927     39978     44494     43537     37897     36145     30589     48612
dram[10]:      39244     36840     39522     41496     47939     39293     37729     48681     43140     43531     45904     43144     35652     34628     44921     38832
maximum mf latency per bank:
dram[0]:     440061    333237    398342    306779    364532    364519    385351    325453    326624    408803    400941    387965    351193    385333    403565    403568
dram[1]:     429639    385353    395749    395761    419228    434856    296419    390579    406203    359303    421838    354096    372345    445270    377513    395776
dram[2]:     382750    393155    416620    249592    382751    432239    281143    354094    359308    400981    427033    424437    353708    382755    403565    390557
dram[3]:     374930    429639    306799    395757    429654    414013    406154    354094    359322    406191    374932    427028    427031    442679    355660    377532
dram[4]:     429656    328041    110963    429655    231419    400998    280748    403575    411403    324140    374933    398363    429636    437453    374927    403553
dram[5]:     369715    395773    395743    335853    361911    403599    233955    403588    127341    429654    387961    382746    427037    385343    390567    403569
dram[6]:     385360    374929    437463    393141    416610    278133    280748    393171    406203    317207    416612    427013    421822    390535    390559    403558
dram[7]:     374931    372295    351490    429642    387961    317624    385348    385347    328687    328674    387960    398363    440054    390525    429642    104076
dram[8]:     343745    442646    437464    434852    322809    364500    351503    325452    328675    369739    387960    429629    390531    361907    400956    400974
dram[9]:     372319    434849    333258    416616    432240    437469    280837    403572    326587    324139    387961    374939    427033    424441    355660    377524
dram[10]:     360566    429641    395757    416628    406197    364501    325323    406187    374949    326611    424432    416612    421826    382733    390555    380118
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3354902 n_nop=3345898 n_act=785 n_pre=769 n_req=2005 n_rd=7260 n_write=190 bw_util=0.004441
n_activity=41071 dram_eff=0.3628
bk0: 452a 3350323i bk1: 448a 3350562i bk2: 448a 3350346i bk3: 448a 3350285i bk4: 448a 3350649i bk5: 448a 3350943i bk6: 448a 3350179i bk7: 448a 3351243i bk8: 448a 3351042i bk9: 448a 3350736i bk10: 456a 3351665i bk11: 456a 3351131i bk12: 484a 3350689i bk13: 484a 3350635i bk14: 448a 3351120i bk15: 448a 3350654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.025131
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3354902 n_nop=3345975 n_act=744 n_pre=728 n_req=2007 n_rd=7264 n_write=191 bw_util=0.004444
n_activity=39836 dram_eff=0.3743
bk0: 448a 3350270i bk1: 448a 3350504i bk2: 448a 3351048i bk3: 448a 3350294i bk4: 448a 3350624i bk5: 448a 3350398i bk6: 448a 3350466i bk7: 448a 3350273i bk8: 448a 3350313i bk9: 448a 3350307i bk10: 460a 3350735i bk11: 460a 3350706i bk12: 484a 3351102i bk13: 484a 3350606i bk14: 448a 3350565i bk15: 448a 3350559i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0319497
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3354902 n_nop=3345899 n_act=784 n_pre=768 n_req=2006 n_rd=7260 n_write=191 bw_util=0.004442
n_activity=40529 dram_eff=0.3677
bk0: 448a 3350568i bk1: 444a 3350688i bk2: 448a 3350466i bk3: 448a 3350167i bk4: 448a 3350428i bk5: 448a 3349855i bk6: 448a 3350634i bk7: 448a 3350257i bk8: 448a 3351016i bk9: 448a 3350646i bk10: 460a 3350484i bk11: 460a 3350512i bk12: 484a 3350511i bk13: 484a 3350369i bk14: 448a 3351128i bk15: 448a 3350584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0364169
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3354902 n_nop=3345890 n_act=784 n_pre=768 n_req=2015 n_rd=7260 n_write=200 bw_util=0.004447
n_activity=41413 dram_eff=0.3603
bk0: 448a 3350444i bk1: 448a 3350205i bk2: 448a 3350418i bk3: 444a 3350268i bk4: 448a 3350475i bk5: 448a 3350407i bk6: 448a 3350280i bk7: 448a 3350227i bk8: 448a 3350178i bk9: 448a 3350274i bk10: 460a 3349952i bk11: 460a 3350120i bk12: 484a 3350088i bk13: 484a 3349817i bk14: 448a 3350333i bk15: 448a 3350056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0386604
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3354902 n_nop=3345889 n_act=783 n_pre=767 n_req=2012 n_rd=7268 n_write=195 bw_util=0.004449
n_activity=41892 dram_eff=0.3563
bk0: 448a 3351276i bk1: 448a 3351007i bk2: 448a 3350296i bk3: 448a 3350336i bk4: 444a 3350346i bk5: 448a 3349916i bk6: 448a 3350437i bk7: 448a 3350130i bk8: 448a 3350829i bk9: 448a 3350544i bk10: 460a 3350706i bk11: 460a 3351122i bk12: 484a 3350890i bk13: 484a 3350767i bk14: 452a 3350734i bk15: 452a 3350493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0276959
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3354902 n_nop=3345902 n_act=776 n_pre=760 n_req=2010 n_rd=7272 n_write=192 bw_util=0.00445
n_activity=40360 dram_eff=0.3699
bk0: 448a 3350544i bk1: 448a 3350657i bk2: 448a 3350853i bk3: 448a 3350406i bk4: 448a 3350524i bk5: 448a 3350339i bk6: 448a 3350266i bk7: 448a 3349917i bk8: 448a 3350169i bk9: 448a 3349855i bk10: 460a 3349746i bk11: 460a 3351135i bk12: 484a 3350498i bk13: 484a 3350868i bk14: 452a 3350507i bk15: 452a 3350461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0318087
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3354902 n_nop=3345874 n_act=791 n_pre=775 n_req=2008 n_rd=7272 n_write=190 bw_util=0.004448
n_activity=42092 dram_eff=0.3546
bk0: 448a 3350354i bk1: 448a 3350312i bk2: 448a 3350364i bk3: 448a 3350581i bk4: 448a 3350584i bk5: 448a 3350602i bk6: 448a 3350429i bk7: 448a 3350588i bk8: 448a 3350936i bk9: 448a 3350624i bk10: 460a 3350561i bk11: 460a 3350521i bk12: 484a 3350521i bk13: 484a 3350637i bk14: 452a 3350693i bk15: 452a 3350658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0291821
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3354902 n_nop=3345924 n_act=773 n_pre=757 n_req=2003 n_rd=7260 n_write=188 bw_util=0.00444
n_activity=40465 dram_eff=0.3681
bk0: 448a 3349801i bk1: 444a 3350512i bk2: 448a 3350515i bk3: 448a 3350419i bk4: 448a 3350197i bk5: 448a 3349804i bk6: 448a 3349891i bk7: 448a 3350068i bk8: 448a 3350379i bk9: 448a 3350233i bk10: 460a 3350257i bk11: 460a 3350562i bk12: 484a 3350692i bk13: 484a 3350698i bk14: 448a 3350342i bk15: 448a 3350088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0417666
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3354902 n_nop=3345911 n_act=775 n_pre=759 n_req=2015 n_rd=7256 n_write=201 bw_util=0.004445
n_activity=40848 dram_eff=0.3651
bk0: 448a 3350559i bk1: 448a 3350548i bk2: 448a 3350038i bk3: 448a 3349931i bk4: 448a 3350179i bk5: 448a 3350223i bk6: 448a 3350475i bk7: 448a 3350275i bk8: 448a 3350731i bk9: 448a 3350134i bk10: 460a 3350205i bk11: 460a 3349648i bk12: 484a 3350527i bk13: 476a 3350542i bk14: 448a 3350191i bk15: 448a 3350007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0371194
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3354902 n_nop=3345967 n_act=751 n_pre=735 n_req=2007 n_rd=7256 n_write=193 bw_util=0.004441
n_activity=40317 dram_eff=0.3695
bk0: 448a 3350613i bk1: 448a 3350448i bk2: 448a 3350504i bk3: 448a 3350203i bk4: 448a 3350723i bk5: 448a 3351689i bk6: 448a 3351187i bk7: 448a 3350501i bk8: 448a 3350710i bk9: 448a 3350449i bk10: 460a 3350629i bk11: 460a 3350412i bk12: 480a 3350401i bk13: 480a 3350177i bk14: 448a 3350347i bk15: 448a 3350377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0346573
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3354902 n_nop=3345963 n_act=754 n_pre=738 n_req=2008 n_rd=7252 n_write=195 bw_util=0.004439
n_activity=41164 dram_eff=0.3618
bk0: 448a 3350366i bk1: 448a 3350092i bk2: 448a 3350595i bk3: 448a 3350202i bk4: 448a 3350175i bk5: 448a 3350036i bk6: 448a 3350494i bk7: 448a 3350209i bk8: 448a 3350331i bk9: 448a 3350931i bk10: 456a 3350733i bk11: 460a 3350984i bk12: 480a 3351350i bk13: 480a 3350900i bk14: 448a 3350907i bk15: 448a 3350329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0375129

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44027, Miss = 908, Miss_rate = 0.021, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 44638, Miss = 907, Miss_rate = 0.020, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 43231, Miss = 908, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 43523, Miss = 908, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[4]: Access = 43712, Miss = 908, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 43765, Miss = 907, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 43962, Miss = 908, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[7]: Access = 43713, Miss = 907, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 44080, Miss = 908, Miss_rate = 0.021, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 43696, Miss = 909, Miss_rate = 0.021, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 43579, Miss = 909, Miss_rate = 0.021, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[11]: Access = 43898, Miss = 909, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[12]: Access = 43800, Miss = 909, Miss_rate = 0.021, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 44066, Miss = 909, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 43799, Miss = 908, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[15]: Access = 44046, Miss = 907, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[16]: Access = 50944, Miss = 908, Miss_rate = 0.018, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 43816, Miss = 906, Miss_rate = 0.021, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 44633, Miss = 907, Miss_rate = 0.020, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[19]: Access = 44220, Miss = 907, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 44089, Miss = 906, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[21]: Access = 44018, Miss = 907, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3330
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666652
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283237
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 70
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 76.041
	minimum = 6
	maximum = 588
Network latency average = 41.04
	minimum = 6
	maximum = 406
Slowest packet = 1928862
Flit latency average = 50.9747
	minimum = 6
	maximum = 405
Slowest flit = 3327701
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0469833
	minimum = 0.0367057 (at node 0)
	maximum = 0.278045 (at node 44)
Accepted packet rate average = 0.0469833
	minimum = 0.0367057 (at node 0)
	maximum = 0.278045 (at node 44)
Injected flit rate average = 0.0704749
	minimum = 0.0527644 (at node 30)
	maximum = 0.289057 (at node 44)
Accepted flit rate average= 0.0704749
	minimum = 0.0440468 (at node 0)
	maximum = 0.545079 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.0059 (14 samples)
	minimum = 6 (14 samples)
	maximum = 333.214 (14 samples)
Network latency average = 22.3485 (14 samples)
	minimum = 6 (14 samples)
	maximum = 252.929 (14 samples)
Flit latency average = 24.0637 (14 samples)
	minimum = 6 (14 samples)
	maximum = 252.214 (14 samples)
Fragmentation average = 0.00980792 (14 samples)
	minimum = 0 (14 samples)
	maximum = 77.5 (14 samples)
Injected packet rate average = 0.0359948 (14 samples)
	minimum = 0.0271598 (14 samples)
	maximum = 0.111398 (14 samples)
Accepted packet rate average = 0.0359948 (14 samples)
	minimum = 0.0271598 (14 samples)
	maximum = 0.111398 (14 samples)
Injected flit rate average = 0.0580966 (14 samples)
	minimum = 0.0362495 (14 samples)
	maximum = 0.144048 (14 samples)
Accepted flit rate average = 0.0580966 (14 samples)
	minimum = 0.0433744 (14 samples)
	maximum = 0.213607 (14 samples)
Injected packet size average = 1.61403 (14 samples)
Accepted packet size average = 1.61403 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 9 hrs, 42 min, 29 sec (34949 sec)
gpgpu_simulation_rate = 649 (inst/sec)
gpgpu_simulation_rate = 141 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 34154
gpu_sim_insn = 2978170
gpu_ipc =      87.1983
gpu_tot_sim_cycle = 5211221
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       4.9251
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 973134
gpu_stall_icnt2sh    = 2921076
partiton_reqs_in_parallel = 520888
partiton_reqs_in_parallel_total    = 39006482
partiton_level_parallism =      15.2512
partiton_level_parallism_total  =       7.5850
partiton_reqs_in_parallel_util = 520888
partiton_reqs_in_parallel_util_total    = 39006482
gpu_sim_cycle_parition_util = 33179
gpu_tot_sim_cycle_parition_util    = 1806033
partiton_level_parallism_util =      15.6993
partiton_level_parallism_util_total  =      21.4915
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =     538.8596 GB/Sec
L2_BW_total  =      21.2336 GB/Sec
gpu_total_sim_rate=716

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1185012
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2010, 1827, 2496, 1863, 2234, 2131, 2040, 2098, 2324, 2334, 2195, 2037, 2017, 2562, 2150, 1930, 1236, 1172, 1472, 1426, 1023, 1062, 1082, 1418, 1224, 1012, 1573, 1440, 1191, 1038, 1236, 1539, 1283, 1348, 1388, 1320, 1321, 1707, 1041, 1290, 1150, 1379, 987, 1345, 1090, 1213, 1245, 1031, 1546, 946, 1413, 1495, 1570, 959, 1396, 1599, 1407, 1492, 1280, 1409, 1522, 972, 1238, 1714, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 3874947
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3833015
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 37046
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4690242	W0_Idle:10889208	W0_Scoreboard:60563671	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 973 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 888 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 5209642 
mrq_lat_table:16287 	232 	420 	1271 	611 	640 	878 	892 	653 	218 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	833595 	296162 	5745 	6586 	2702 	2908 	6158 	7311 	4916 	323 	328 	523 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	150928 	30844 	401699 	253655 	116456 	161375 	18433 	5221 	4163 	2327 	2867 	6116 	7262 	4901 	323 	328 	523 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	173203 	228861 	439099 	33755 	614 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	136938 	152732 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1962 	111 	91 	63 	26 	43 	82 	191 	189 	78 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11         9        28        16        16        16        16        12        10        16         9         8        13        11         9 
dram[1]:         8        11        18        17        15        16        18        16        15        12        12        10        14        14         9        10 
dram[2]:         8        10        14        14        18        16        17        16        11        11         8         9        15        11        11        10 
dram[3]:         9         8        13        16        18        22        16        18        10        14         8        11         9        12        11         9 
dram[4]:        10        11        12        16        16        16        17        16        11        18         8        13         9        12        12        11 
dram[5]:        10         9        10        10        16        16        17        16        12        16        12        16        12         9        12        13 
dram[6]:        11        10        16        11        16        16        16        16         9         9        10         7        10         9         7         9 
dram[7]:         6        10        15        14        22        16        16        16        24        10        12        11        10        11        10         8 
dram[8]:        12         7        12        21        22        16        16        16        11        14        10         6        10         8        10        11 
dram[9]:         9         9        13        10        19        20        24        22         9        12        14        11         9        10         8        10 
dram[10]:        11         8        10        12        16        22        17        16        12         9         9        12        11        10        10         9 
maximum service time to same row:
dram[0]:    324206    214205    263309    247388    233777    199186    244656    203187    189944    128482    242474    220049    375101    155521    240052    301605 
dram[1]:    473493    298981    179750    176374    371308    271126    132633    398024    247475    312235    291019    278046    446229    568890    255292    267831 
dram[2]:    436853    318240    536467    197980    330699    302127    117227    212364    218818    252392    230529    196056    390200    200584    143270    227398 
dram[3]:    459244    471423    270921    245755    247283    360625    239662    265090    130251    249712    317805    200612    423412    302360    240962    260500 
dram[4]:    276129    157794    116850    564921    139432    222204    263108    188823    171098    119258    140667    184490    374952    265928    304324    177136 
dram[5]:    208401    292420    361577    208399    167394    420791    205244    239656    163673    258975    335021    206178    394652    283707    157494    377481 
dram[6]:    255276    260502    314732    156295    336163    272948    106718    272726    193930    197981    147668    191524    359925    211004    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    275593    279066    253467    273520    201142    347233    345315    221973    203188    291757     82369 
dram[8]:    288220    208399    161502    416151    144422    274094    192517    194975    200389    174746    278731    276125    244457    214788    259447    125041 
dram[9]:    302182    226629    192980    244738    315615    140348    153502    237319    262256    276133    314767    155123    356189    223586    237056    197981 
dram[10]:    195374    249772    255490    339820    316164    369445    209051    336043    158903    134055    237782    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  2.207547  2.577778  2.632653  2.909091  2.687500  3.282051  2.632653  2.560000  2.560000  2.415094  2.500000  2.600000  2.381818  2.708333  2.333333  2.196079 
dram[1]:  2.416667  2.320000  2.723404  2.866667  2.782609  3.282051  2.509804  2.931818  2.804348  2.708333  2.787234  2.471698  3.333333  2.708333  2.153846  2.731707 
dram[2]:  1.966102  2.577778  2.931818  2.560000  4.266667  2.976744  2.744681  2.666667  2.509804  2.509804  2.315789  2.129032  2.600000  2.568627  2.285714  2.333333 
dram[3]:  2.207547  2.035088  2.931818  2.580000  3.513514  3.368421  2.804348  2.729167  2.632653  2.976744  2.557692  2.400000  2.425926  2.407408  2.113208  2.153846 
dram[4]:  2.127273  2.367347  2.653061  3.225000  3.170732  2.612245  3.486486  3.146342  2.560000  2.461539  2.220339  2.200000  2.321429  2.765957  2.354167  2.215686 
dram[5]:  2.468085  2.274510  2.666667  2.708333  3.047619  2.976744  2.931818  2.954545  2.723404  2.666667  2.046875  2.339286  2.653061  2.339286  2.627907  2.456522 
dram[6]:  2.188679  2.829268  2.708333  3.307692  2.844445  3.000000  2.461539  2.509804  2.461539  2.327273  2.183333  2.258621  2.363636  2.765957  2.404255  2.511111 
dram[7]:  2.274510  1.887097  2.529412  3.121951  3.121951  2.723404  2.666667  2.415094  2.909091  2.909091  2.381818  2.519231  2.765957  2.826087  2.285714  2.604651 
dram[8]:  2.294118  2.207547  2.782609  3.275000  3.394737  2.844445  2.708333  2.612245  2.931818  2.370370  2.315789  1.794520  3.238095  2.612245  2.731707  2.434783 
dram[9]:  2.166667  2.052632  2.744681  2.723404  3.225000  3.473684  3.121951  2.976744  2.461539  2.560000  2.490566  2.847826  2.723404  2.560000  2.666667  2.545455 
dram[10]:  2.565217  2.207547  2.529412  2.909091  3.095238  3.714286  3.307692  2.744681  2.560000  2.327273  2.490566  2.258621  2.782609  2.976744  2.333333  2.488889 
average row locality = 22102/8505 = 2.598707
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       114       114       121       121       112       112 
dram[1]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[2]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[3]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[4]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[5]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[6]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[7]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[8]:       112       112       112       112       112       112       112       112       112       112       115       115       121       120       112       112 
dram[9]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
dram[10]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
total reads: 19976
bank skew: 121/112 = 1.08
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         4         4        17        16        17        16        17        16        16        16        16        16        10         9         0         0 
dram[1]:         4         4        16        17        16        16        16        17        17        18        16        16         9         9         0         0 
dram[2]:         4         4        17        16        16        16        17        16        16        16        17        17         9        10         0         0 
dram[3]:         5         4        17        17        18        16        17        19        17        16        18        17        10         9         0         0 
dram[4]:         5         4        18        17        18        16        17        17        16        16        16        17         9         9         0         0 
dram[5]:         4         4        16        18        16        16        17        18        16        16        16        16         9        10         0         0 
dram[6]:         4         4        18        17        16        17        16        16        16        16        16        16         9         9         0         0 
dram[7]:         4         5        17        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[8]:         5         5        16        19        17        16        18        16        17        16        17        16        15         8         0         0 
dram[9]:         5         5        17        16        17        20        16        16        16        16        17        16         8         8         0         0 
dram[10]:         6         5        17        16        18        18        17        17        16        16        17        16         8         8         0         0 
total reads: 2126
min_bank_accesses = 0!
chip skew: 201/188 = 1.07
average mf latency per bank:
dram[0]:      54954     45620     41485     38692     56504     45182     47483     47993     46709     62836     64713     57832     36629     41310     49490     39509
dram[1]:      53298     51748     33875     44007     52572     54977     44153     46502     51478     50377     59744     53114     32803     46228     48374     48743
dram[2]:      45734     48050     43579     33923     45995     50623     43551     43625     49506     52758     50424     49777     37950     41603     53521     42079
dram[3]:      39911     42524     36594     35510     50299     47498     48576     46401     49253     52254     49861     53376     34889     46951     48302     49267
dram[4]:      56132     41222     31065     37657     46129     51524     42698     49904     53603     46477     52422     54374     50168     50429     49224     51416
dram[5]:      41748     49371     45987     41857     51554     56356     37215     48844     42780     52106     68833     50597     41061     34772     47645     51380
dram[6]:      39118     43410     40945     39143     48948     42843     47268     46594     53938     44792     68438     52659     41046     42557     48169     50646
dram[7]:      41338     45545     49492     42783     47314     43783     45667     46927     44544     49577     45582     47624     38618     42620     49290     33289
dram[8]:      41442     62148     35487     35389     45990     50289     42447     41946     51479     47286     51223     62667     51748     39134     34726     48235
dram[9]:      44986     45050     45409     42492     55557     56474     42484     45038     49052     48224     54616     52985     42358     40794     36383     53687
dram[10]:      45200     42616     44620     45970     52842     44228     42066     53021     51530     51890     55226     52907     40410     39351     50592     44388
maximum mf latency per bank:
dram[0]:     440061    333237    398342    306779    364532    364519    385351    325453    326624    408803    400941    387965    351193    385333    403565    403568
dram[1]:     429639    385353    395749    395761    419228    434856    296419    390579    406203    359303    421838    354096    372345    445270    377513    395776
dram[2]:     382750    393155    416620    249592    382751    432239    281143    354094    359308    400981    427033    424437    353708    382755    403565    390557
dram[3]:     374930    429639    306799    395757    429654    414013    406154    354094    359322    406191    374932    427028    427031    442679    355660    377532
dram[4]:     429656    328041    110963    429655    231419    400998    280748    403575    411403    324140    374933    398363    429636    437453    374927    403553
dram[5]:     369715    395773    395743    335853    361911    403599    233955    403588    127341    429654    387961    382746    427037    385343    390567    403569
dram[6]:     385360    374929    437463    393141    416610    278133    280748    393171    406203    317207    416612    427013    421822    390535    390559    403558
dram[7]:     374931    372295    351490    429642    387961    317624    385348    385347    328687    328674    387960    398363    440054    390525    429642    104076
dram[8]:     343745    442646    437464    434852    322809    364500    351503    325452    328675    369739    387960    429629    390531    361907    400956    400974
dram[9]:     372319    434849    333258    416616    432240    437469    280837    403572    326587    324139    387961    374939    427033    424441    355660    377524
dram[10]:     360566    429641    395757    416628    406197    364501    325323    406187    374949    326611    424432    416612    421826    382733    390555    380118
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3418320 n_nop=3409316 n_act=785 n_pre=769 n_req=2005 n_rd=7260 n_write=190 bw_util=0.004359
n_activity=41071 dram_eff=0.3628
bk0: 452a 3413741i bk1: 448a 3413980i bk2: 448a 3413764i bk3: 448a 3413703i bk4: 448a 3414067i bk5: 448a 3414361i bk6: 448a 3413597i bk7: 448a 3414661i bk8: 448a 3414460i bk9: 448a 3414154i bk10: 456a 3415083i bk11: 456a 3414549i bk12: 484a 3414107i bk13: 484a 3414053i bk14: 448a 3414538i bk15: 448a 3414072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0246647
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3418320 n_nop=3409393 n_act=744 n_pre=728 n_req=2007 n_rd=7264 n_write=191 bw_util=0.004362
n_activity=39836 dram_eff=0.3743
bk0: 448a 3413688i bk1: 448a 3413922i bk2: 448a 3414466i bk3: 448a 3413712i bk4: 448a 3414042i bk5: 448a 3413816i bk6: 448a 3413884i bk7: 448a 3413691i bk8: 448a 3413731i bk9: 448a 3413725i bk10: 460a 3414153i bk11: 460a 3414124i bk12: 484a 3414520i bk13: 484a 3414024i bk14: 448a 3413983i bk15: 448a 3413977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0313569
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3418320 n_nop=3409311 n_act=785 n_pre=769 n_req=2007 n_rd=7264 n_write=191 bw_util=0.004362
n_activity=40581 dram_eff=0.3674
bk0: 448a 3413987i bk1: 448a 3414075i bk2: 448a 3413883i bk3: 448a 3413584i bk4: 448a 3413845i bk5: 448a 3413272i bk6: 448a 3414051i bk7: 448a 3413674i bk8: 448a 3414433i bk9: 448a 3414063i bk10: 460a 3413903i bk11: 460a 3413931i bk12: 484a 3413930i bk13: 484a 3413788i bk14: 448a 3414547i bk15: 448a 3414003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0357412
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3418320 n_nop=3409302 n_act=785 n_pre=769 n_req=2016 n_rd=7264 n_write=200 bw_util=0.004367
n_activity=41465 dram_eff=0.36
bk0: 448a 3413863i bk1: 448a 3413624i bk2: 448a 3413837i bk3: 448a 3413655i bk4: 448a 3413892i bk5: 448a 3413824i bk6: 448a 3413697i bk7: 448a 3413644i bk8: 448a 3413595i bk9: 448a 3413691i bk10: 460a 3413369i bk11: 460a 3413538i bk12: 484a 3413506i bk13: 484a 3413236i bk14: 448a 3413752i bk15: 448a 3413475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0379432
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3418320 n_nop=3409301 n_act=784 n_pre=768 n_req=2013 n_rd=7272 n_write=195 bw_util=0.004369
n_activity=41944 dram_eff=0.356
bk0: 448a 3414694i bk1: 448a 3414425i bk2: 448a 3413714i bk3: 448a 3413755i bk4: 448a 3413733i bk5: 448a 3413333i bk6: 448a 3413854i bk7: 448a 3413548i bk8: 448a 3414247i bk9: 448a 3413962i bk10: 460a 3414124i bk11: 460a 3414540i bk12: 484a 3414308i bk13: 484a 3414185i bk14: 452a 3414152i bk15: 452a 3413911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0271821
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3418320 n_nop=3409320 n_act=776 n_pre=760 n_req=2010 n_rd=7272 n_write=192 bw_util=0.004367
n_activity=40360 dram_eff=0.3699
bk0: 448a 3413962i bk1: 448a 3414075i bk2: 448a 3414271i bk3: 448a 3413824i bk4: 448a 3413942i bk5: 448a 3413757i bk6: 448a 3413684i bk7: 448a 3413335i bk8: 448a 3413587i bk9: 448a 3413273i bk10: 460a 3413164i bk11: 460a 3414553i bk12: 484a 3413916i bk13: 484a 3414286i bk14: 452a 3413925i bk15: 452a 3413879i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0312186
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3418320 n_nop=3409292 n_act=791 n_pre=775 n_req=2008 n_rd=7272 n_write=190 bw_util=0.004366
n_activity=42092 dram_eff=0.3546
bk0: 448a 3413772i bk1: 448a 3413730i bk2: 448a 3413782i bk3: 448a 3413999i bk4: 448a 3414002i bk5: 448a 3414020i bk6: 448a 3413847i bk7: 448a 3414006i bk8: 448a 3414354i bk9: 448a 3414042i bk10: 460a 3413979i bk11: 460a 3413939i bk12: 484a 3413939i bk13: 484a 3414055i bk14: 452a 3414111i bk15: 452a 3414076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0286407
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3418320 n_nop=3409336 n_act=774 n_pre=758 n_req=2004 n_rd=7264 n_write=188 bw_util=0.00436
n_activity=40517 dram_eff=0.3678
bk0: 448a 3413219i bk1: 448a 3413899i bk2: 448a 3413932i bk3: 448a 3413837i bk4: 448a 3413615i bk5: 448a 3413222i bk6: 448a 3413309i bk7: 448a 3413486i bk8: 448a 3413797i bk9: 448a 3413651i bk10: 460a 3413675i bk11: 460a 3413980i bk12: 484a 3414110i bk13: 484a 3414116i bk14: 448a 3413760i bk15: 448a 3413506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0409918
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3418320 n_nop=3409323 n_act=776 n_pre=760 n_req=2016 n_rd=7260 n_write=201 bw_util=0.004365
n_activity=40900 dram_eff=0.3648
bk0: 448a 3413976i bk1: 448a 3413966i bk2: 448a 3413456i bk3: 448a 3413349i bk4: 448a 3413597i bk5: 448a 3413641i bk6: 448a 3413893i bk7: 448a 3413693i bk8: 448a 3414149i bk9: 448a 3413552i bk10: 460a 3413623i bk11: 460a 3413067i bk12: 484a 3413946i bk13: 480a 3413929i bk14: 448a 3413608i bk15: 448a 3413424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0364308
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3418320 n_nop=3409385 n_act=751 n_pre=735 n_req=2007 n_rd=7256 n_write=193 bw_util=0.004358
n_activity=40317 dram_eff=0.3695
bk0: 448a 3414031i bk1: 448a 3413866i bk2: 448a 3413922i bk3: 448a 3413621i bk4: 448a 3414141i bk5: 448a 3415107i bk6: 448a 3414605i bk7: 448a 3413919i bk8: 448a 3414128i bk9: 448a 3413867i bk10: 460a 3414047i bk11: 460a 3413830i bk12: 480a 3413819i bk13: 480a 3413595i bk14: 448a 3413765i bk15: 448a 3413795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0340144
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3418320 n_nop=3409375 n_act=755 n_pre=739 n_req=2009 n_rd=7256 n_write=195 bw_util=0.004359
n_activity=41216 dram_eff=0.3616
bk0: 448a 3413783i bk1: 448a 3413509i bk2: 448a 3414013i bk3: 448a 3413620i bk4: 448a 3413594i bk5: 448a 3413455i bk6: 448a 3413913i bk7: 448a 3413628i bk8: 448a 3413750i bk9: 448a 3414350i bk10: 460a 3414120i bk11: 460a 3414401i bk12: 480a 3414767i bk13: 480a 3414317i bk14: 448a 3414324i bk15: 448a 3413746i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0368169

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53018, Miss = 908, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 53544, Miss = 907, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 52155, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 52397, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[4]: Access = 52328, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 52628, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 52796, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[7]: Access = 52337, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 52854, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 52545, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 52400, Miss = 909, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[11]: Access = 52693, Miss = 909, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[12]: Access = 52542, Miss = 909, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 52674, Miss = 909, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 52596, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[15]: Access = 52921, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[16]: Access = 59824, Miss = 908, Miss_rate = 0.015, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 52555, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 53554, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[19]: Access = 53140, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 53068, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[21]: Access = 52856, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3330
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854458
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289595
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 70
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 82.9722
	minimum = 6
	maximum = 966
Network latency average = 44.3098
	minimum = 6
	maximum = 731
Slowest packet = 1955495
Flit latency average = 33.0694
	minimum = 6
	maximum = 731
Slowest flit = 3368410
Fragmentation average = 0.0183164
	minimum = 0
	maximum = 495
Injected packet rate average = 0.113706
	minimum = 0.084912 (at node 11)
	maximum = 0.131628 (at node 28)
Accepted packet rate average = 0.113706
	minimum = 0.084912 (at node 11)
	maximum = 0.131628 (at node 28)
Injected flit rate average = 0.195648
	minimum = 0.0879864 (at node 11)
	maximum = 0.317995 (at node 44)
Accepted flit rate average= 0.195648
	minimum = 0.12952 (at node 41)
	maximum = 0.285626 (at node 20)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 40.0703 (15 samples)
	minimum = 6 (15 samples)
	maximum = 375.4 (15 samples)
Network latency average = 23.8126 (15 samples)
	minimum = 6 (15 samples)
	maximum = 284.8 (15 samples)
Flit latency average = 24.6641 (15 samples)
	minimum = 6 (15 samples)
	maximum = 284.133 (15 samples)
Fragmentation average = 0.0103752 (15 samples)
	minimum = 0 (15 samples)
	maximum = 105.333 (15 samples)
Injected packet rate average = 0.0411756 (15 samples)
	minimum = 0.0310099 (15 samples)
	maximum = 0.112746 (15 samples)
Accepted packet rate average = 0.0411756 (15 samples)
	minimum = 0.0310099 (15 samples)
	maximum = 0.112746 (15 samples)
Injected flit rate average = 0.0672667 (15 samples)
	minimum = 0.0396987 (15 samples)
	maximum = 0.155645 (15 samples)
Accepted flit rate average = 0.0672667 (15 samples)
	minimum = 0.0491175 (15 samples)
	maximum = 0.218409 (15 samples)
Injected packet size average = 1.63366 (15 samples)
Accepted packet size average = 1.63366 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 9 hrs, 57 min, 10 sec (35830 sec)
gpgpu_simulation_rate = 716 (inst/sec)
gpgpu_simulation_rate = 145 (cycle/sec)
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 2060
gpu_sim_insn = 1122762
gpu_ipc =     545.0301
gpu_tot_sim_cycle = 5435431
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       4.9285
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 973134
gpu_stall_icnt2sh    = 2921077
partiton_reqs_in_parallel = 45320
partiton_reqs_in_parallel_total    = 39527370
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.2805
partiton_reqs_in_parallel_util = 45320
partiton_reqs_in_parallel_util_total    = 39527370
gpu_sim_cycle_parition_util = 2060
gpu_tot_sim_cycle_parition_util    = 1839212
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4920
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =     224.7209 GB/Sec
L2_BW_total  =      20.4429 GB/Sec
gpu_total_sim_rate=746

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0038
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1209037
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2052, 1869, 2553, 1920, 2276, 2173, 2097, 2155, 2381, 2376, 2237, 2109, 2089, 2619, 2207, 1987, 1257, 1193, 1493, 1462, 1059, 1098, 1103, 1439, 1245, 1033, 1594, 1461, 1212, 1074, 1272, 1560, 1304, 1384, 1409, 1341, 1342, 1728, 1062, 1326, 1171, 1400, 1023, 1366, 1111, 1234, 1266, 1067, 1582, 967, 1434, 1516, 1606, 980, 1432, 1620, 1428, 1528, 1301, 1430, 1543, 993, 1259, 1735, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 3895050
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3853112
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 37052
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4719744	W0_Idle:10912487	W0_Scoreboard:60576747	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 973 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 885 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 5435430 
mrq_lat_table:16287 	232 	420 	1271 	611 	640 	878 	892 	653 	218 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	838186 	296455 	5745 	6586 	2702 	2908 	6158 	7311 	4916 	323 	328 	523 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	152896 	31140 	401988 	254345 	117749 	161718 	18438 	5221 	4163 	2327 	2867 	6116 	7262 	4901 	323 	328 	523 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	174994 	229110 	439107 	33755 	614 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	136938 	155568 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1967 	111 	91 	63 	26 	43 	82 	191 	189 	78 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11         9        28        16        16        16        16        12        10        16         9         8        13        11         9 
dram[1]:         8        11        18        17        15        16        18        16        15        12        12        10        14        14         9        10 
dram[2]:         8        10        14        14        18        16        17        16        11        11         8         9        15        11        11        10 
dram[3]:         9         8        13        16        18        22        16        18        10        14         8        11         9        12        11         9 
dram[4]:        10        11        12        16        16        16        17        16        11        18         8        13         9        12        12        11 
dram[5]:        10         9        10        10        16        16        17        16        12        16        12        16        12         9        12        13 
dram[6]:        11        10        16        11        16        16        16        16         9         9        10         7        10         9         7         9 
dram[7]:         6        10        15        14        22        16        16        16        24        10        12        11        10        11        10         8 
dram[8]:        12         7        12        21        22        16        16        16        11        14        10         6        10         8        10        11 
dram[9]:         9         9        13        10        19        20        24        22         9        12        14        11         9        10         8        10 
dram[10]:        11         8        10        12        16        22        17        16        12         9         9        12        11        10        10         9 
maximum service time to same row:
dram[0]:    324206    214205    263309    247388    233777    199186    244656    203187    189944    128482    242474    220049    375101    155521    240052    301605 
dram[1]:    473493    298981    179750    176374    371308    271126    132633    398024    247475    312235    291019    278046    446229    568890    255292    267831 
dram[2]:    436853    318240    536467    197980    330699    302127    117227    212364    218818    252392    230529    196056    390200    200584    143270    227398 
dram[3]:    459244    471423    270921    245755    247283    360625    239662    265090    130251    249712    317805    200612    423412    302360    240962    260500 
dram[4]:    276129    157794    116850    564921    139432    222204    263108    188823    171098    119258    140667    184490    374952    265928    304324    177136 
dram[5]:    208401    292420    361577    208399    167394    420791    205244    239656    163673    258975    335021    206178    394652    283707    157494    377481 
dram[6]:    255276    260502    314732    156295    336163    272948    106718    272726    193930    197981    147668    191524    359925    211004    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    275593    279066    253467    273520    201142    347233    345315    221973    203188    291757     82369 
dram[8]:    288220    208399    161502    416151    144422    274094    192517    194975    200389    174746    278731    276125    244457    214788    259447    125041 
dram[9]:    302182    226629    192980    244738    315615    140348    153502    237319    262256    276133    314767    155123    356189    223586    237056    197981 
dram[10]:    195374    249772    255490    339820    316164    369445    209051    336043    158903    134055    237782    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  2.207547  2.577778  2.632653  2.909091  2.687500  3.282051  2.632653  2.560000  2.560000  2.415094  2.500000  2.600000  2.381818  2.708333  2.333333  2.196079 
dram[1]:  2.416667  2.320000  2.723404  2.866667  2.782609  3.282051  2.509804  2.931818  2.804348  2.708333  2.787234  2.471698  3.333333  2.708333  2.153846  2.731707 
dram[2]:  1.966102  2.577778  2.931818  2.560000  4.266667  2.976744  2.744681  2.666667  2.509804  2.509804  2.315789  2.129032  2.600000  2.568627  2.285714  2.333333 
dram[3]:  2.207547  2.035088  2.931818  2.580000  3.513514  3.368421  2.804348  2.729167  2.632653  2.976744  2.557692  2.400000  2.425926  2.407408  2.113208  2.153846 
dram[4]:  2.127273  2.367347  2.653061  3.225000  3.170732  2.612245  3.486486  3.146342  2.560000  2.461539  2.220339  2.200000  2.321429  2.765957  2.354167  2.215686 
dram[5]:  2.468085  2.274510  2.666667  2.708333  3.047619  2.976744  2.931818  2.954545  2.723404  2.666667  2.046875  2.339286  2.653061  2.339286  2.627907  2.456522 
dram[6]:  2.188679  2.829268  2.708333  3.307692  2.844445  3.000000  2.461539  2.509804  2.461539  2.327273  2.183333  2.258621  2.363636  2.765957  2.404255  2.511111 
dram[7]:  2.274510  1.887097  2.529412  3.121951  3.121951  2.723404  2.666667  2.415094  2.909091  2.909091  2.381818  2.519231  2.765957  2.826087  2.285714  2.604651 
dram[8]:  2.294118  2.207547  2.782609  3.275000  3.394737  2.844445  2.708333  2.612245  2.931818  2.370370  2.315789  1.794520  3.238095  2.612245  2.731707  2.434783 
dram[9]:  2.166667  2.052632  2.744681  2.723404  3.225000  3.473684  3.121951  2.976744  2.461539  2.560000  2.490566  2.847826  2.723404  2.560000  2.666667  2.545455 
dram[10]:  2.565217  2.207547  2.529412  2.909091  3.095238  3.714286  3.307692  2.744681  2.560000  2.327273  2.490566  2.258621  2.782609  2.976744  2.333333  2.488889 
average row locality = 22102/8505 = 2.598707
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       114       114       121       121       112       112 
dram[1]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[2]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[3]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[4]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[5]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[6]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[7]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[8]:       112       112       112       112       112       112       112       112       112       112       115       115       121       120       112       112 
dram[9]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
dram[10]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
total reads: 19976
bank skew: 121/112 = 1.08
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         4         4        17        16        17        16        17        16        16        16        16        16        10         9         0         0 
dram[1]:         4         4        16        17        16        16        16        17        17        18        16        16         9         9         0         0 
dram[2]:         4         4        17        16        16        16        17        16        16        16        17        17         9        10         0         0 
dram[3]:         5         4        17        17        18        16        17        19        17        16        18        17        10         9         0         0 
dram[4]:         5         4        18        17        18        16        17        17        16        16        16        17         9         9         0         0 
dram[5]:         4         4        16        18        16        16        17        18        16        16        16        16         9        10         0         0 
dram[6]:         4         4        18        17        16        17        16        16        16        16        16        16         9         9         0         0 
dram[7]:         4         5        17        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[8]:         5         5        16        19        17        16        18        16        17        16        17        16        15         8         0         0 
dram[9]:         5         5        17        16        17        20        16        16        16        16        17        16         8         8         0         0 
dram[10]:         6         5        17        16        18        18        17        17        16        16        17        16         8         8         0         0 
total reads: 2126
min_bank_accesses = 0!
chip skew: 201/188 = 1.07
average mf latency per bank:
dram[0]:      54954     45620     41497     38712     56528     45217     47594     48091     46769     62897     64741     57864     36629     41310     49490     39509
dram[1]:      53298     51748     33884     44019     52611     55013     44269     46601     51535     50439     59772     53142     32803     46228     48374     48743
dram[2]:      45734     48050     43590     33939     46024     50654     43655     43737     49563     52824     50455     49797     37950     41603     53521     42079
dram[3]:      39911     42524     36608     35523     50341     47527     48677     46513     49318     52308     49891     53390     34889     46951     48302     49267
dram[4]:      56132     41222     31077     37678     46170     51556     42807     50016     53666     46534     52448     54398     50168     50429     49224     51416
dram[5]:      41748     49371     45996     41882     51592     56398     37315     48949     42841     52162     68854     50621     41061     34772     47645     51380
dram[6]:      39118     43410     40964     39162     48996     42886     47377     46695     54000     44854     68454     52681     41046     42557     48169     50646
dram[7]:      41338     45545     49503     42801     47364     43821     45771     47036     44603     49636     45614     47650     38618     42620     49290     33289
dram[8]:      41442     62148     35512     35400     46030     50323     42555     42063     51550     47355     51246     62692     52831     39134     34726     48235
dram[9]:      44986     45050     45427     42504     55597     56514     42597     45149     49110     48289     54645     52995     42358     40794     36383     53687
dram[10]:      45200     42616     44634     45988     52879     44266     42173     53123     51586     51952     55257     52934     40410     39351     50592     44388
maximum mf latency per bank:
dram[0]:     440061    333237    398342    306779    364532    364519    385351    325453    326624    408803    400941    387965    351193    385333    403565    403568
dram[1]:     429639    385353    395749    395761    419228    434856    296419    390579    406203    359303    421838    354096    372345    445270    377513    395776
dram[2]:     382750    393155    416620    249592    382751    432239    281143    354094    359308    400981    427033    424437    353708    382755    403565    390557
dram[3]:     374930    429639    306799    395757    429654    414013    406154    354094    359322    406191    374932    427028    427031    442679    355660    377532
dram[4]:     429656    328041    110963    429655    231419    400998    280748    403575    411403    324140    374933    398363    429636    437453    374927    403553
dram[5]:     369715    395773    395743    335853    361911    403599    233955    403588    127341    429654    387961    382746    427037    385343    390567    403569
dram[6]:     385360    374929    437463    393141    416610    278133    280748    393171    406203    317207    416612    427013    421822    390535    390559    403558
dram[7]:     374931    372295    351490    429642    387961    317624    385348    385347    328687    328674    387960    398363    440054    390525    429642    104076
dram[8]:     343745    442646    437464    434852    322809    364500    351503    325452    328675    369739    387960    429629    390531    361907    400956    400974
dram[9]:     372319    434849    333258    416616    432240    437469    280837    403572    326587    324139    387961    374939    427033    424441    355660    377524
dram[10]:     360566    429641    395757    416628    406197    364501    325323    406187    374949    326611    424432    416612    421826    382733    390555    380118
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422144 n_nop=3413140 n_act=785 n_pre=769 n_req=2005 n_rd=7260 n_write=190 bw_util=0.004354
n_activity=41071 dram_eff=0.3628
bk0: 452a 3417565i bk1: 448a 3417804i bk2: 448a 3417588i bk3: 448a 3417527i bk4: 448a 3417891i bk5: 448a 3418185i bk6: 448a 3417421i bk7: 448a 3418485i bk8: 448a 3418284i bk9: 448a 3417978i bk10: 456a 3418907i bk11: 456a 3418373i bk12: 484a 3417931i bk13: 484a 3417877i bk14: 448a 3418362i bk15: 448a 3417896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0246372
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422144 n_nop=3413217 n_act=744 n_pre=728 n_req=2007 n_rd=7264 n_write=191 bw_util=0.004357
n_activity=39836 dram_eff=0.3743
bk0: 448a 3417512i bk1: 448a 3417746i bk2: 448a 3418290i bk3: 448a 3417536i bk4: 448a 3417866i bk5: 448a 3417640i bk6: 448a 3417708i bk7: 448a 3417515i bk8: 448a 3417555i bk9: 448a 3417549i bk10: 460a 3417977i bk11: 460a 3417948i bk12: 484a 3418344i bk13: 484a 3417848i bk14: 448a 3417807i bk15: 448a 3417801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0313219
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422144 n_nop=3413135 n_act=785 n_pre=769 n_req=2007 n_rd=7264 n_write=191 bw_util=0.004357
n_activity=40581 dram_eff=0.3674
bk0: 448a 3417811i bk1: 448a 3417899i bk2: 448a 3417707i bk3: 448a 3417408i bk4: 448a 3417669i bk5: 448a 3417096i bk6: 448a 3417875i bk7: 448a 3417498i bk8: 448a 3418257i bk9: 448a 3417887i bk10: 460a 3417727i bk11: 460a 3417755i bk12: 484a 3417754i bk13: 484a 3417612i bk14: 448a 3418371i bk15: 448a 3417827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0357013
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422144 n_nop=3413126 n_act=785 n_pre=769 n_req=2016 n_rd=7264 n_write=200 bw_util=0.004362
n_activity=41465 dram_eff=0.36
bk0: 448a 3417687i bk1: 448a 3417448i bk2: 448a 3417661i bk3: 448a 3417479i bk4: 448a 3417716i bk5: 448a 3417648i bk6: 448a 3417521i bk7: 448a 3417468i bk8: 448a 3417419i bk9: 448a 3417515i bk10: 460a 3417193i bk11: 460a 3417362i bk12: 484a 3417330i bk13: 484a 3417060i bk14: 448a 3417576i bk15: 448a 3417299i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0379008
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422144 n_nop=3413125 n_act=784 n_pre=768 n_req=2013 n_rd=7272 n_write=195 bw_util=0.004364
n_activity=41944 dram_eff=0.356
bk0: 448a 3418518i bk1: 448a 3418249i bk2: 448a 3417538i bk3: 448a 3417579i bk4: 448a 3417557i bk5: 448a 3417157i bk6: 448a 3417678i bk7: 448a 3417372i bk8: 448a 3418071i bk9: 448a 3417786i bk10: 460a 3417948i bk11: 460a 3418364i bk12: 484a 3418132i bk13: 484a 3418009i bk14: 452a 3417976i bk15: 452a 3417735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0271517
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422144 n_nop=3413144 n_act=776 n_pre=760 n_req=2010 n_rd=7272 n_write=192 bw_util=0.004362
n_activity=40360 dram_eff=0.3699
bk0: 448a 3417786i bk1: 448a 3417899i bk2: 448a 3418095i bk3: 448a 3417648i bk4: 448a 3417766i bk5: 448a 3417581i bk6: 448a 3417508i bk7: 448a 3417159i bk8: 448a 3417411i bk9: 448a 3417097i bk10: 460a 3416988i bk11: 460a 3418377i bk12: 484a 3417740i bk13: 484a 3418110i bk14: 452a 3417749i bk15: 452a 3417703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0311837
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422144 n_nop=3413116 n_act=791 n_pre=775 n_req=2008 n_rd=7272 n_write=190 bw_util=0.004361
n_activity=42092 dram_eff=0.3546
bk0: 448a 3417596i bk1: 448a 3417554i bk2: 448a 3417606i bk3: 448a 3417823i bk4: 448a 3417826i bk5: 448a 3417844i bk6: 448a 3417671i bk7: 448a 3417830i bk8: 448a 3418178i bk9: 448a 3417866i bk10: 460a 3417803i bk11: 460a 3417763i bk12: 484a 3417763i bk13: 484a 3417879i bk14: 452a 3417935i bk15: 452a 3417900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0286087
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422144 n_nop=3413160 n_act=774 n_pre=758 n_req=2004 n_rd=7264 n_write=188 bw_util=0.004355
n_activity=40517 dram_eff=0.3678
bk0: 448a 3417043i bk1: 448a 3417723i bk2: 448a 3417756i bk3: 448a 3417661i bk4: 448a 3417439i bk5: 448a 3417046i bk6: 448a 3417133i bk7: 448a 3417310i bk8: 448a 3417621i bk9: 448a 3417475i bk10: 460a 3417499i bk11: 460a 3417804i bk12: 484a 3417934i bk13: 484a 3417940i bk14: 448a 3417584i bk15: 448a 3417330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.040946
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422144 n_nop=3413147 n_act=776 n_pre=760 n_req=2016 n_rd=7260 n_write=201 bw_util=0.00436
n_activity=40900 dram_eff=0.3648
bk0: 448a 3417800i bk1: 448a 3417790i bk2: 448a 3417280i bk3: 448a 3417173i bk4: 448a 3417421i bk5: 448a 3417465i bk6: 448a 3417717i bk7: 448a 3417517i bk8: 448a 3417973i bk9: 448a 3417376i bk10: 460a 3417447i bk11: 460a 3416891i bk12: 484a 3417770i bk13: 480a 3417753i bk14: 448a 3417432i bk15: 448a 3417248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0363901
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422144 n_nop=3413209 n_act=751 n_pre=735 n_req=2007 n_rd=7256 n_write=193 bw_util=0.004353
n_activity=40317 dram_eff=0.3695
bk0: 448a 3417855i bk1: 448a 3417690i bk2: 448a 3417746i bk3: 448a 3417445i bk4: 448a 3417965i bk5: 448a 3418931i bk6: 448a 3418429i bk7: 448a 3417743i bk8: 448a 3417952i bk9: 448a 3417691i bk10: 460a 3417871i bk11: 460a 3417654i bk12: 480a 3417643i bk13: 480a 3417419i bk14: 448a 3417589i bk15: 448a 3417619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0339764
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422144 n_nop=3413199 n_act=755 n_pre=739 n_req=2009 n_rd=7256 n_write=195 bw_util=0.004355
n_activity=41216 dram_eff=0.3616
bk0: 448a 3417607i bk1: 448a 3417333i bk2: 448a 3417837i bk3: 448a 3417444i bk4: 448a 3417418i bk5: 448a 3417279i bk6: 448a 3417737i bk7: 448a 3417452i bk8: 448a 3417574i bk9: 448a 3418174i bk10: 460a 3417944i bk11: 460a 3418225i bk12: 480a 3418591i bk13: 480a 3418141i bk14: 448a 3418148i bk15: 448a 3417570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0367758

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53201, Miss = 908, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 53732, Miss = 907, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 52587, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[4]: Access = 52513, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 52813, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 52986, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[7]: Access = 52508, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 53048, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 52738, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 52580, Miss = 909, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[11]: Access = 52889, Miss = 909, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[12]: Access = 52735, Miss = 909, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 52864, Miss = 909, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 52797, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[15]: Access = 53117, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[16]: Access = 60724, Miss = 908, Miss_rate = 0.015, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 52743, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 53751, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[19]: Access = 53323, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 53262, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[21]: Access = 53050, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3330
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292431
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 70
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 49.1666
	minimum = 6
	maximum = 584
Network latency average = 28.1536
	minimum = 6
	maximum = 418
Slowest packet = 2337724
Flit latency average = 33.0989
	minimum = 6
	maximum = 417
Slowest flit = 4024852
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0474405
	minimum = 0.0349684 (at node 4)
	maximum = 0.218553 (at node 44)
Accepted packet rate average = 0.0474405
	minimum = 0.0349684 (at node 4)
	maximum = 0.218553 (at node 44)
Injected flit rate average = 0.0711608
	minimum = 0.0543953 (at node 4)
	maximum = 0.241865 (at node 44)
Accepted flit rate average= 0.0711608
	minimum = 0.05051 (at node 4)
	maximum = 0.413793 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 40.6388 (16 samples)
	minimum = 6 (16 samples)
	maximum = 388.438 (16 samples)
Network latency average = 24.0839 (16 samples)
	minimum = 6 (16 samples)
	maximum = 293.125 (16 samples)
Flit latency average = 25.1913 (16 samples)
	minimum = 6 (16 samples)
	maximum = 292.438 (16 samples)
Fragmentation average = 0.00972671 (16 samples)
	minimum = 0 (16 samples)
	maximum = 98.75 (16 samples)
Injected packet rate average = 0.0415671 (16 samples)
	minimum = 0.0312573 (16 samples)
	maximum = 0.119359 (16 samples)
Accepted packet rate average = 0.0415671 (16 samples)
	minimum = 0.0312573 (16 samples)
	maximum = 0.119359 (16 samples)
Injected flit rate average = 0.0675101 (16 samples)
	minimum = 0.0406172 (16 samples)
	maximum = 0.161034 (16 samples)
Accepted flit rate average = 0.0675101 (16 samples)
	minimum = 0.0492045 (16 samples)
	maximum = 0.23062 (16 samples)
Injected packet size average = 1.62412 (16 samples)
Accepted packet size average = 1.62412 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 9 hrs, 58 min, 6 sec (35886 sec)
gpgpu_simulation_rate = 746 (inst/sec)
gpgpu_simulation_rate = 151 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 5328
gpu_sim_insn = 1288129
gpu_ipc =     241.7660
gpu_tot_sim_cycle = 5667981
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       4.9536
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 973134
gpu_stall_icnt2sh    = 2921077
partiton_reqs_in_parallel = 117216
partiton_reqs_in_parallel_total    = 39572690
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.0025
partiton_reqs_in_parallel_util = 117216
partiton_reqs_in_parallel_util_total    = 39572690
gpu_sim_cycle_parition_util = 5328
gpu_tot_sim_cycle_parition_util    = 1841272
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4935
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =     156.0342 GB/Sec
L2_BW_total  =      19.7509 GB/Sec
gpu_total_sim_rate=780

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1252753
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2098, 1915, 2684, 2075, 2392, 2274, 2198, 2356, 2427, 2422, 2283, 2210, 2190, 2665, 2363, 2033, 1320, 1256, 1616, 1540, 1082, 1121, 1196, 1517, 1268, 1056, 1617, 1484, 1235, 1097, 1295, 1583, 1412, 1407, 1472, 1364, 1365, 1751, 1140, 1349, 1194, 1423, 1046, 1429, 1189, 1257, 1289, 1145, 1660, 1060, 1457, 1539, 1629, 1003, 1455, 1643, 1521, 1591, 1324, 1453, 1566, 1016, 1282, 1758, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 3895739
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3853801
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 37052
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4726328	W0_Idle:10928115	W0_Scoreboard:60696854	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 973 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 880 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 5666955 
mrq_lat_table:16287 	232 	420 	1271 	611 	640 	878 	892 	653 	218 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	846957 	296455 	5745 	6586 	2702 	2908 	6158 	7311 	4916 	323 	328 	523 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	160412 	31186 	401988 	254345 	118958 	161718 	18438 	5221 	4163 	2327 	2867 	6116 	7262 	4901 	323 	328 	523 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	182761 	229387 	439111 	33755 	614 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	136938 	156291 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1978 	111 	91 	63 	26 	43 	82 	191 	189 	78 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11         9        28        16        16        16        16        12        10        16         9         8        13        11         9 
dram[1]:         8        11        18        17        15        16        18        16        15        12        12        10        14        14         9        10 
dram[2]:         8        10        14        14        18        16        17        16        11        11         8         9        15        11        11        10 
dram[3]:         9         8        13        16        18        22        16        18        10        14         8        11         9        12        11         9 
dram[4]:        10        11        12        16        16        16        17        16        11        18         8        13         9        12        12        11 
dram[5]:        10         9        10        10        16        16        17        16        12        16        12        16        12         9        12        13 
dram[6]:        11        10        16        11        16        16        16        16         9         9        10         7        10         9         7         9 
dram[7]:         6        10        15        14        22        16        16        16        24        10        12        11        10        11        10         8 
dram[8]:        12         7        12        21        22        16        16        16        11        14        10         6        10         8        10        11 
dram[9]:         9         9        13        10        19        20        24        22         9        12        14        11         9        10         8        10 
dram[10]:        11         8        10        12        16        22        17        16        12         9         9        12        11        10        10         9 
maximum service time to same row:
dram[0]:    324206    214205    263309    247388    233777    199186    244656    203187    189944    128482    242474    220049    375101    155521    240052    301605 
dram[1]:    473493    298981    179750    176374    371308    271126    132633    398024    247475    312235    291019    278046    446229    568890    255292    267831 
dram[2]:    436853    318240    536467    197980    330699    302127    117227    212364    218818    252392    230529    196056    390200    200584    143270    227398 
dram[3]:    459244    471423    270921    245755    247283    360625    239662    265090    130251    249712    317805    200612    423412    302360    240962    260500 
dram[4]:    276129    157794    116850    564921    139432    222204    263108    188823    171098    119258    140667    184490    374952    265928    304324    177136 
dram[5]:    208401    292420    361577    208399    167394    420791    205244    239656    163673    258975    335021    206178    394652    283707    157494    377481 
dram[6]:    255276    260502    314732    156295    336163    272948    106718    272726    193930    197981    147668    191524    359925    211004    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    275593    279066    253467    273520    201142    347233    345315    221973    203188    291757     82369 
dram[8]:    288220    208399    161502    416151    144422    274094    192517    194975    200389    174746    278731    276125    244457    214788    259447    125041 
dram[9]:    302182    226629    192980    244738    315615    140348    153502    237319    262256    276133    314767    155123    356189    223586    237056    197981 
dram[10]:    195374    249772    255490    339820    316164    369445    209051    336043    158903    134055    237782    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  2.207547  2.577778  2.632653  2.909091  2.687500  3.282051  2.632653  2.560000  2.560000  2.415094  2.500000  2.600000  2.381818  2.708333  2.333333  2.196079 
dram[1]:  2.416667  2.320000  2.723404  2.866667  2.782609  3.282051  2.509804  2.931818  2.804348  2.708333  2.787234  2.471698  3.333333  2.708333  2.153846  2.731707 
dram[2]:  1.966102  2.577778  2.931818  2.560000  4.266667  2.976744  2.744681  2.666667  2.509804  2.509804  2.315789  2.129032  2.600000  2.568627  2.285714  2.333333 
dram[3]:  2.207547  2.035088  2.931818  2.580000  3.513514  3.368421  2.804348  2.729167  2.632653  2.976744  2.557692  2.400000  2.425926  2.407408  2.113208  2.153846 
dram[4]:  2.127273  2.367347  2.653061  3.225000  3.170732  2.612245  3.486486  3.146342  2.560000  2.461539  2.220339  2.200000  2.321429  2.765957  2.354167  2.215686 
dram[5]:  2.468085  2.274510  2.666667  2.708333  3.047619  2.976744  2.931818  2.954545  2.723404  2.666667  2.046875  2.339286  2.653061  2.339286  2.627907  2.456522 
dram[6]:  2.188679  2.829268  2.708333  3.307692  2.844445  3.000000  2.461539  2.509804  2.461539  2.327273  2.183333  2.258621  2.363636  2.765957  2.404255  2.511111 
dram[7]:  2.274510  1.887097  2.529412  3.121951  3.121951  2.723404  2.666667  2.415094  2.909091  2.909091  2.381818  2.519231  2.765957  2.826087  2.285714  2.604651 
dram[8]:  2.294118  2.207547  2.782609  3.275000  3.394737  2.844445  2.708333  2.612245  2.931818  2.370370  2.315789  1.794520  3.238095  2.612245  2.731707  2.434783 
dram[9]:  2.166667  2.052632  2.744681  2.723404  3.225000  3.473684  3.121951  2.976744  2.461539  2.560000  2.490566  2.847826  2.723404  2.560000  2.666667  2.545455 
dram[10]:  2.565217  2.207547  2.529412  2.909091  3.095238  3.714286  3.307692  2.744681  2.560000  2.327273  2.490566  2.258621  2.782609  2.976744  2.333333  2.488889 
average row locality = 22102/8505 = 2.598707
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       114       114       121       121       112       112 
dram[1]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[2]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[3]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[4]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[5]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[6]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[7]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[8]:       112       112       112       112       112       112       112       112       112       112       115       115       121       120       112       112 
dram[9]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
dram[10]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
total reads: 19976
bank skew: 121/112 = 1.08
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         4         4        17        16        17        16        17        16        16        16        16        16        10         9         0         0 
dram[1]:         4         4        16        17        16        16        16        17        17        18        16        16         9         9         0         0 
dram[2]:         4         4        17        16        16        16        17        16        16        16        17        17         9        10         0         0 
dram[3]:         5         4        17        17        18        16        17        19        17        16        18        17        10         9         0         0 
dram[4]:         5         4        18        17        18        16        17        17        16        16        16        17         9         9         0         0 
dram[5]:         4         4        16        18        16        16        17        18        16        16        16        16         9        10         0         0 
dram[6]:         4         4        18        17        16        17        16        16        16        16        16        16         9         9         0         0 
dram[7]:         4         5        17        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[8]:         5         5        16        19        17        16        18        16        17        16        17        16        15         8         0         0 
dram[9]:         5         5        17        16        17        20        16        16        16        16        17        16         8         8         0         0 
dram[10]:         6         5        17        16        18        18        17        17        16        16        17        16         8         8         0         0 
total reads: 2126
min_bank_accesses = 0!
chip skew: 201/188 = 1.07
average mf latency per bank:
dram[0]:      55007     45653     41568     38786     56628     45325     47628     48124     46822     62967     64812     57943     36663     41341     49523     39561
dram[1]:      53327     51789     33957     44088     52721     55131     44295     46623     51607     50494     59853     53229     32830     46257     48401     48788
dram[2]:      45765     48092     43667     34011     46129     50753     43677     43748     49625     52893     50544     49879     37973     41627     53557     42116
dram[3]:      39942     42549     36693     35599     50440     47629     48698     46525     49386     52403     49963     53467     34929     46995     48328     49302
dram[4]:      56176     41275     31147     37754     46285     51665     42822     50031     53727     46615     52533     54471     50188     50466     49257     51450
dram[5]:      41770     49400     46069     41958     51699     56508     37330     48973     42915     52229     68930     50689     41096     34807     47671     51419
dram[6]:      39154     43440     41036     39240     49087     42987     47407     46710     54055     44921     68532     52771     41093     42603     48218     50686
dram[7]:      41385     45590     49572     42897     47470     43920     45794     47060     44658     49701     45692     47714     38648     42645     49338     33334
dram[8]:      41493     62211     35598     35490     46129     50420     42605     42078     51634     47425     51323     62770     52866     39155     34769     48288
dram[9]:      45004     45078     45489     42577     55710     56627     42619     45168     49186     48366     54710     53067     42405     40831     36426     53740
dram[10]:      45227     42653     44704     46070     52968     44352     42191     53137     51645     52019     55330     53029     40438     39378     50632     44421
maximum mf latency per bank:
dram[0]:     440061    333237    398342    306779    364532    364519    385351    325453    326624    408803    400941    387965    351193    385333    403565    403568
dram[1]:     429639    385353    395749    395761    419228    434856    296419    390579    406203    359303    421838    354096    372345    445270    377513    395776
dram[2]:     382750    393155    416620    249592    382751    432239    281143    354094    359308    400981    427033    424437    353708    382755    403565    390557
dram[3]:     374930    429639    306799    395757    429654    414013    406154    354094    359322    406191    374932    427028    427031    442679    355660    377532
dram[4]:     429656    328041    110963    429655    231419    400998    280748    403575    411403    324140    374933    398363    429636    437453    374927    403553
dram[5]:     369715    395773    395743    335853    361911    403599    233955    403588    127341    429654    387961    382746    427037    385343    390567    403569
dram[6]:     385360    374929    437463    393141    416610    278133    280748    393171    406203    317207    416612    427013    421822    390535    390559    403558
dram[7]:     374931    372295    351490    429642    387961    317624    385348    385347    328687    328674    387960    398363    440054    390525    429642    104076
dram[8]:     343745    442646    437464    434852    322809    364500    351503    325452    328675    369739    387960    429629    390531    361907    400956    400974
dram[9]:     372319    434849    333258    416616    432240    437469    280837    403572    326587    324139    387961    374939    427033    424441    355660    377524
dram[10]:     360566    429641    395757    416628    406197    364501    325323    406187    374949    326611    424432    416612    421826    382733    390555    380118
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3432036 n_nop=3423032 n_act=785 n_pre=769 n_req=2005 n_rd=7260 n_write=190 bw_util=0.004341
n_activity=41071 dram_eff=0.3628
bk0: 452a 3427457i bk1: 448a 3427696i bk2: 448a 3427480i bk3: 448a 3427419i bk4: 448a 3427783i bk5: 448a 3428077i bk6: 448a 3427313i bk7: 448a 3428377i bk8: 448a 3428176i bk9: 448a 3427870i bk10: 456a 3428799i bk11: 456a 3428265i bk12: 484a 3427823i bk13: 484a 3427769i bk14: 448a 3428254i bk15: 448a 3427788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0245662
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3432036 n_nop=3423109 n_act=744 n_pre=728 n_req=2007 n_rd=7264 n_write=191 bw_util=0.004344
n_activity=39836 dram_eff=0.3743
bk0: 448a 3427404i bk1: 448a 3427638i bk2: 448a 3428182i bk3: 448a 3427428i bk4: 448a 3427758i bk5: 448a 3427532i bk6: 448a 3427600i bk7: 448a 3427407i bk8: 448a 3427447i bk9: 448a 3427441i bk10: 460a 3427869i bk11: 460a 3427840i bk12: 484a 3428236i bk13: 484a 3427740i bk14: 448a 3427699i bk15: 448a 3427693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0312316
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3432036 n_nop=3423027 n_act=785 n_pre=769 n_req=2007 n_rd=7264 n_write=191 bw_util=0.004344
n_activity=40581 dram_eff=0.3674
bk0: 448a 3427703i bk1: 448a 3427791i bk2: 448a 3427599i bk3: 448a 3427300i bk4: 448a 3427561i bk5: 448a 3426988i bk6: 448a 3427767i bk7: 448a 3427390i bk8: 448a 3428149i bk9: 448a 3427779i bk10: 460a 3427619i bk11: 460a 3427647i bk12: 484a 3427646i bk13: 484a 3427504i bk14: 448a 3428263i bk15: 448a 3427719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0355984
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3432036 n_nop=3423018 n_act=785 n_pre=769 n_req=2016 n_rd=7264 n_write=200 bw_util=0.00435
n_activity=41465 dram_eff=0.36
bk0: 448a 3427579i bk1: 448a 3427340i bk2: 448a 3427553i bk3: 448a 3427371i bk4: 448a 3427608i bk5: 448a 3427540i bk6: 448a 3427413i bk7: 448a 3427360i bk8: 448a 3427311i bk9: 448a 3427407i bk10: 460a 3427085i bk11: 460a 3427254i bk12: 484a 3427222i bk13: 484a 3426952i bk14: 448a 3427468i bk15: 448a 3427191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0377916
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3432036 n_nop=3423017 n_act=784 n_pre=768 n_req=2013 n_rd=7272 n_write=195 bw_util=0.004351
n_activity=41944 dram_eff=0.356
bk0: 448a 3428410i bk1: 448a 3428141i bk2: 448a 3427430i bk3: 448a 3427471i bk4: 448a 3427449i bk5: 448a 3427049i bk6: 448a 3427570i bk7: 448a 3427264i bk8: 448a 3427963i bk9: 448a 3427678i bk10: 460a 3427840i bk11: 460a 3428256i bk12: 484a 3428024i bk13: 484a 3427901i bk14: 452a 3427868i bk15: 452a 3427627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0270734
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3432036 n_nop=3423036 n_act=776 n_pre=760 n_req=2010 n_rd=7272 n_write=192 bw_util=0.00435
n_activity=40360 dram_eff=0.3699
bk0: 448a 3427678i bk1: 448a 3427791i bk2: 448a 3427987i bk3: 448a 3427540i bk4: 448a 3427658i bk5: 448a 3427473i bk6: 448a 3427400i bk7: 448a 3427051i bk8: 448a 3427303i bk9: 448a 3426989i bk10: 460a 3426880i bk11: 460a 3428269i bk12: 484a 3427632i bk13: 484a 3428002i bk14: 452a 3427641i bk15: 452a 3427595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0310938
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3432036 n_nop=3423008 n_act=791 n_pre=775 n_req=2008 n_rd=7272 n_write=190 bw_util=0.004348
n_activity=42092 dram_eff=0.3546
bk0: 448a 3427488i bk1: 448a 3427446i bk2: 448a 3427498i bk3: 448a 3427715i bk4: 448a 3427718i bk5: 448a 3427736i bk6: 448a 3427563i bk7: 448a 3427722i bk8: 448a 3428070i bk9: 448a 3427758i bk10: 460a 3427695i bk11: 460a 3427655i bk12: 484a 3427655i bk13: 484a 3427771i bk14: 452a 3427827i bk15: 452a 3427792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0285262
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3432036 n_nop=3423052 n_act=774 n_pre=758 n_req=2004 n_rd=7264 n_write=188 bw_util=0.004343
n_activity=40517 dram_eff=0.3678
bk0: 448a 3426935i bk1: 448a 3427615i bk2: 448a 3427648i bk3: 448a 3427553i bk4: 448a 3427331i bk5: 448a 3426938i bk6: 448a 3427025i bk7: 448a 3427202i bk8: 448a 3427513i bk9: 448a 3427367i bk10: 460a 3427391i bk11: 460a 3427696i bk12: 484a 3427826i bk13: 484a 3427832i bk14: 448a 3427476i bk15: 448a 3427222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.040828
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3432036 n_nop=3423039 n_act=776 n_pre=760 n_req=2016 n_rd=7260 n_write=201 bw_util=0.004348
n_activity=40900 dram_eff=0.3648
bk0: 448a 3427692i bk1: 448a 3427682i bk2: 448a 3427172i bk3: 448a 3427065i bk4: 448a 3427313i bk5: 448a 3427357i bk6: 448a 3427609i bk7: 448a 3427409i bk8: 448a 3427865i bk9: 448a 3427268i bk10: 460a 3427339i bk11: 460a 3426783i bk12: 484a 3427662i bk13: 480a 3427645i bk14: 448a 3427324i bk15: 448a 3427140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0362852
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3432036 n_nop=3423101 n_act=751 n_pre=735 n_req=2007 n_rd=7256 n_write=193 bw_util=0.004341
n_activity=40317 dram_eff=0.3695
bk0: 448a 3427747i bk1: 448a 3427582i bk2: 448a 3427638i bk3: 448a 3427337i bk4: 448a 3427857i bk5: 448a 3428823i bk6: 448a 3428321i bk7: 448a 3427635i bk8: 448a 3427844i bk9: 448a 3427583i bk10: 460a 3427763i bk11: 460a 3427546i bk12: 480a 3427535i bk13: 480a 3427311i bk14: 448a 3427481i bk15: 448a 3427511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0338784
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3432036 n_nop=3423091 n_act=755 n_pre=739 n_req=2009 n_rd=7256 n_write=195 bw_util=0.004342
n_activity=41216 dram_eff=0.3616
bk0: 448a 3427499i bk1: 448a 3427225i bk2: 448a 3427729i bk3: 448a 3427336i bk4: 448a 3427310i bk5: 448a 3427171i bk6: 448a 3427629i bk7: 448a 3427344i bk8: 448a 3427466i bk9: 448a 3428066i bk10: 460a 3427836i bk11: 460a 3428117i bk12: 480a 3428483i bk13: 480a 3428033i bk14: 448a 3428040i bk15: 448a 3427462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0366698

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53585, Miss = 908, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 54149, Miss = 907, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 52737, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 52996, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[4]: Access = 52908, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 53196, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 53374, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[7]: Access = 52917, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 53436, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 53151, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 52959, Miss = 909, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[11]: Access = 53283, Miss = 909, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[12]: Access = 53138, Miss = 909, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 53275, Miss = 909, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 53189, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[15]: Access = 53516, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[16]: Access = 61177, Miss = 908, Miss_rate = 0.015, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 53157, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 54142, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[19]: Access = 53731, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 53623, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[21]: Access = 53441, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3330
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864554
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293154
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 70
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.36056
	minimum = 6
	maximum = 33
Network latency average = 7.34876
	minimum = 6
	maximum = 32
Slowest packet = 2349153
Flit latency average = 6.92792
	minimum = 6
	maximum = 31
Slowest flit = 4041781
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0329304
	minimum = 0.0224329 (at node 20)
	maximum = 0.0425192 (at node 44)
Accepted packet rate average = 0.0329304
	minimum = 0.0224329 (at node 20)
	maximum = 0.0425192 (at node 44)
Injected flit rate average = 0.0502121
	minimum = 0.0242163 (at node 20)
	maximum = 0.0830674 (at node 44)
Accepted flit rate average= 0.0502121
	minimum = 0.0366998 (at node 48)
	maximum = 0.0769664 (at node 10)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.6813 (17 samples)
	minimum = 6 (17 samples)
	maximum = 367.529 (17 samples)
Network latency average = 23.0995 (17 samples)
	minimum = 6 (17 samples)
	maximum = 277.765 (17 samples)
Flit latency average = 24.117 (17 samples)
	minimum = 6 (17 samples)
	maximum = 277.059 (17 samples)
Fragmentation average = 0.00915455 (17 samples)
	minimum = 0 (17 samples)
	maximum = 92.9412 (17 samples)
Injected packet rate average = 0.0410591 (17 samples)
	minimum = 0.0307382 (17 samples)
	maximum = 0.114839 (17 samples)
Accepted packet rate average = 0.0410591 (17 samples)
	minimum = 0.0307382 (17 samples)
	maximum = 0.114839 (17 samples)
Injected flit rate average = 0.0664925 (17 samples)
	minimum = 0.0396524 (17 samples)
	maximum = 0.156447 (17 samples)
Accepted flit rate average = 0.0664925 (17 samples)
	minimum = 0.0484689 (17 samples)
	maximum = 0.221582 (17 samples)
Injected packet size average = 1.61944 (17 samples)
Accepted packet size average = 1.61944 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 9 hrs, 59 min, 29 sec (35969 sec)
gpgpu_simulation_rate = 780 (inst/sec)
gpgpu_simulation_rate = 157 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1094
gpu_sim_insn = 1114172
gpu_ipc =    1018.4388
gpu_tot_sim_cycle = 5891225
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       4.9550
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 973134
gpu_stall_icnt2sh    = 2921109
partiton_reqs_in_parallel = 24068
partiton_reqs_in_parallel_total    = 39689906
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.7412
partiton_reqs_in_parallel_util = 24068
partiton_reqs_in_parallel_util_total    = 39689906
gpu_sim_cycle_parition_util = 1094
gpu_tot_sim_cycle_parition_util    = 1846600
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4938
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =     179.5178 GB/Sec
L2_BW_total  =      19.0357 GB/Sec
gpu_total_sim_rate=810

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1273263
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2140, 1957, 2726, 2117, 2434, 2316, 2240, 2398, 2469, 2464, 2325, 2252, 2232, 2707, 2405, 2075, 1341, 1277, 1637, 1561, 1103, 1142, 1217, 1538, 1289, 1077, 1638, 1505, 1256, 1118, 1316, 1604, 1433, 1428, 1493, 1385, 1386, 1772, 1161, 1370, 1215, 1444, 1067, 1450, 1210, 1278, 1310, 1166, 1681, 1081, 1478, 1560, 1650, 1024, 1476, 1664, 1542, 1612, 1345, 1474, 1587, 1037, 1303, 1779, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 3895739
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3853801
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 37052
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4730653	W0_Idle:10931792	W0_Scoreboard:60708436	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 973 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 879 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 5891224 
mrq_lat_table:16287 	232 	420 	1271 	611 	640 	878 	892 	653 	218 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	849029 	296455 	5745 	6586 	2702 	2908 	6158 	7311 	4916 	323 	328 	523 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	162357 	31313 	401988 	254345 	118958 	161718 	18438 	5221 	4163 	2327 	2867 	6116 	7262 	4901 	323 	328 	523 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	184451 	229735 	439121 	33755 	614 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	136938 	156315 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1981 	111 	91 	63 	26 	43 	82 	191 	189 	78 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11         9        28        16        16        16        16        12        10        16         9         8        13        11         9 
dram[1]:         8        11        18        17        15        16        18        16        15        12        12        10        14        14         9        10 
dram[2]:         8        10        14        14        18        16        17        16        11        11         8         9        15        11        11        10 
dram[3]:         9         8        13        16        18        22        16        18        10        14         8        11         9        12        11         9 
dram[4]:        10        11        12        16        16        16        17        16        11        18         8        13         9        12        12        11 
dram[5]:        10         9        10        10        16        16        17        16        12        16        12        16        12         9        12        13 
dram[6]:        11        10        16        11        16        16        16        16         9         9        10         7        10         9         7         9 
dram[7]:         6        10        15        14        22        16        16        16        24        10        12        11        10        11        10         8 
dram[8]:        12         7        12        21        22        16        16        16        11        14        10         6        10         8        10        11 
dram[9]:         9         9        13        10        19        20        24        22         9        12        14        11         9        10         8        10 
dram[10]:        11         8        10        12        16        22        17        16        12         9         9        12        11        10        10         9 
maximum service time to same row:
dram[0]:    324206    214205    263309    247388    233777    199186    244656    203187    189944    128482    242474    220049    375101    155521    240052    301605 
dram[1]:    473493    298981    179750    176374    371308    271126    132633    398024    247475    312235    291019    278046    446229    568890    255292    267831 
dram[2]:    436853    318240    536467    197980    330699    302127    117227    212364    218818    252392    230529    196056    390200    200584    143270    227398 
dram[3]:    459244    471423    270921    245755    247283    360625    239662    265090    130251    249712    317805    200612    423412    302360    240962    260500 
dram[4]:    276129    157794    116850    564921    139432    222204    263108    188823    171098    119258    140667    184490    374952    265928    304324    177136 
dram[5]:    208401    292420    361577    208399    167394    420791    205244    239656    163673    258975    335021    206178    394652    283707    157494    377481 
dram[6]:    255276    260502    314732    156295    336163    272948    106718    272726    193930    197981    147668    191524    359925    211004    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    275593    279066    253467    273520    201142    347233    345315    221973    203188    291757     82369 
dram[8]:    288220    208399    161502    416151    144422    274094    192517    194975    200389    174746    278731    276125    244457    214788    259447    125041 
dram[9]:    302182    226629    192980    244738    315615    140348    153502    237319    262256    276133    314767    155123    356189    223586    237056    197981 
dram[10]:    195374    249772    255490    339820    316164    369445    209051    336043    158903    134055    237782    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  2.207547  2.577778  2.632653  2.909091  2.687500  3.282051  2.632653  2.560000  2.560000  2.415094  2.500000  2.600000  2.381818  2.708333  2.333333  2.196079 
dram[1]:  2.416667  2.320000  2.723404  2.866667  2.782609  3.282051  2.509804  2.931818  2.804348  2.708333  2.787234  2.471698  3.333333  2.708333  2.153846  2.731707 
dram[2]:  1.966102  2.577778  2.931818  2.560000  4.266667  2.976744  2.744681  2.666667  2.509804  2.509804  2.315789  2.129032  2.600000  2.568627  2.285714  2.333333 
dram[3]:  2.207547  2.035088  2.931818  2.580000  3.513514  3.368421  2.804348  2.729167  2.632653  2.976744  2.557692  2.400000  2.425926  2.407408  2.113208  2.153846 
dram[4]:  2.127273  2.367347  2.653061  3.225000  3.170732  2.612245  3.486486  3.146342  2.560000  2.461539  2.220339  2.200000  2.321429  2.765957  2.354167  2.215686 
dram[5]:  2.468085  2.274510  2.666667  2.708333  3.047619  2.976744  2.931818  2.954545  2.723404  2.666667  2.046875  2.339286  2.653061  2.339286  2.627907  2.456522 
dram[6]:  2.188679  2.829268  2.708333  3.307692  2.844445  3.000000  2.461539  2.509804  2.461539  2.327273  2.183333  2.258621  2.363636  2.765957  2.404255  2.511111 
dram[7]:  2.274510  1.887097  2.529412  3.121951  3.121951  2.723404  2.666667  2.415094  2.909091  2.909091  2.381818  2.519231  2.765957  2.826087  2.285714  2.604651 
dram[8]:  2.294118  2.207547  2.782609  3.275000  3.394737  2.844445  2.708333  2.612245  2.931818  2.370370  2.315789  1.794520  3.238095  2.612245  2.731707  2.434783 
dram[9]:  2.166667  2.052632  2.744681  2.723404  3.225000  3.473684  3.121951  2.976744  2.461539  2.560000  2.490566  2.847826  2.723404  2.560000  2.666667  2.545455 
dram[10]:  2.565217  2.207547  2.529412  2.909091  3.095238  3.714286  3.307692  2.744681  2.560000  2.327273  2.490566  2.258621  2.782609  2.976744  2.333333  2.488889 
average row locality = 22102/8505 = 2.598707
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       114       114       121       121       112       112 
dram[1]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[2]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[3]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[4]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[5]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[6]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[7]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[8]:       112       112       112       112       112       112       112       112       112       112       115       115       121       120       112       112 
dram[9]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
dram[10]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
total reads: 19976
bank skew: 121/112 = 1.08
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         4         4        17        16        17        16        17        16        16        16        16        16        10         9         0         0 
dram[1]:         4         4        16        17        16        16        16        17        17        18        16        16         9         9         0         0 
dram[2]:         4         4        17        16        16        16        17        16        16        16        17        17         9        10         0         0 
dram[3]:         5         4        17        17        18        16        17        19        17        16        18        17        10         9         0         0 
dram[4]:         5         4        18        17        18        16        17        17        16        16        16        17         9         9         0         0 
dram[5]:         4         4        16        18        16        16        17        18        16        16        16        16         9        10         0         0 
dram[6]:         4         4        18        17        16        17        16        16        16        16        16        16         9         9         0         0 
dram[7]:         4         5        17        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[8]:         5         5        16        19        17        16        18        16        17        16        17        16        15         8         0         0 
dram[9]:         5         5        17        16        17        20        16        16        16        16        17        16         8         8         0         0 
dram[10]:         6         5        17        16        18        18        17        17        16        16        17        16         8         8         0         0 
total reads: 2126
min_bank_accesses = 0!
chip skew: 201/188 = 1.07
average mf latency per bank:
dram[0]:      55007     45653     41568     38786     56632     45330     47695     48192     46846     62992     64812     57943     36663     41341     49523     39561
dram[1]:      53327     51789     33957     44088     52725     55135     44362     46689     51633     50519     59853     53229     32830     46257     48401     48788
dram[2]:      45765     48092     43667     34011     46134     50757     43743     43815     49651     52919     50544     49879     37973     41627     53557     42116
dram[3]:      39942     42549     36694     35600     50444     47633     48763     46590     49410     52428     49963     53467     34929     46995     48328     49302
dram[4]:      56176     41275     31147     37754     46289     51669     42887     50096     53752     46639     52534     54471     50188     50466     49257     51450
dram[5]:      41770     49400     46069     41958     51703     56512     37396     49038     42939     52253     68931     50690     41096     34807     47671     51419
dram[6]:      39154     43440     41036     39240     49095     42995     47474     46777     54080     44946     68532     52771     41093     42603     48218     50686
dram[7]:      41385     45590     49572     42897     47479     43928     45860     47127     44682     49725     45692     47714     38648     42645     49338     33334
dram[8]:      41493     62211     35598     35491     46138     50428     42670     42144     51658     47449     51323     62770     52872     39155     34769     48288
dram[9]:      45004     45078     45489     42577     55719     56635     42684     45235     49208     48388     54710     53067     42405     40831     36426     53740
dram[10]:      45227     42653     44704     46070     52977     44362     42257     53203     51666     52039     55330     53029     40438     39378     50632     44421
maximum mf latency per bank:
dram[0]:     440061    333237    398342    306779    364532    364519    385351    325453    326624    408803    400941    387965    351193    385333    403565    403568
dram[1]:     429639    385353    395749    395761    419228    434856    296419    390579    406203    359303    421838    354096    372345    445270    377513    395776
dram[2]:     382750    393155    416620    249592    382751    432239    281143    354094    359308    400981    427033    424437    353708    382755    403565    390557
dram[3]:     374930    429639    306799    395757    429654    414013    406154    354094    359322    406191    374932    427028    427031    442679    355660    377532
dram[4]:     429656    328041    110963    429655    231419    400998    280748    403575    411403    324140    374933    398363    429636    437453    374927    403553
dram[5]:     369715    395773    395743    335853    361911    403599    233955    403588    127341    429654    387961    382746    427037    385343    390567    403569
dram[6]:     385360    374929    437463    393141    416610    278133    280748    393171    406203    317207    416612    427013    421822    390535    390559    403558
dram[7]:     374931    372295    351490    429642    387961    317624    385348    385347    328687    328674    387960    398363    440054    390525    429642    104076
dram[8]:     343745    442646    437464    434852    322809    364500    351503    325452    328675    369739    387960    429629    390531    361907    400956    400974
dram[9]:     372319    434849    333258    416616    432240    437469    280837    403572    326587    324139    387961    374939    427033    424441    355660    377524
dram[10]:     360566    429641    395757    416628    406197    364501    325323    406187    374949    326611    424432    416612    421826    382733    390555    380118
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434066 n_nop=3425062 n_act=785 n_pre=769 n_req=2005 n_rd=7260 n_write=190 bw_util=0.004339
n_activity=41071 dram_eff=0.3628
bk0: 452a 3429487i bk1: 448a 3429726i bk2: 448a 3429510i bk3: 448a 3429449i bk4: 448a 3429813i bk5: 448a 3430107i bk6: 448a 3429343i bk7: 448a 3430407i bk8: 448a 3430206i bk9: 448a 3429900i bk10: 456a 3430829i bk11: 456a 3430295i bk12: 484a 3429853i bk13: 484a 3429799i bk14: 448a 3430284i bk15: 448a 3429818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0245517
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434066 n_nop=3425139 n_act=744 n_pre=728 n_req=2007 n_rd=7264 n_write=191 bw_util=0.004342
n_activity=39836 dram_eff=0.3743
bk0: 448a 3429434i bk1: 448a 3429668i bk2: 448a 3430212i bk3: 448a 3429458i bk4: 448a 3429788i bk5: 448a 3429562i bk6: 448a 3429630i bk7: 448a 3429437i bk8: 448a 3429477i bk9: 448a 3429471i bk10: 460a 3429899i bk11: 460a 3429870i bk12: 484a 3430266i bk13: 484a 3429770i bk14: 448a 3429729i bk15: 448a 3429723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0312131
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434066 n_nop=3425057 n_act=785 n_pre=769 n_req=2007 n_rd=7264 n_write=191 bw_util=0.004342
n_activity=40581 dram_eff=0.3674
bk0: 448a 3429733i bk1: 448a 3429821i bk2: 448a 3429629i bk3: 448a 3429330i bk4: 448a 3429591i bk5: 448a 3429018i bk6: 448a 3429797i bk7: 448a 3429420i bk8: 448a 3430179i bk9: 448a 3429809i bk10: 460a 3429649i bk11: 460a 3429677i bk12: 484a 3429676i bk13: 484a 3429534i bk14: 448a 3430293i bk15: 448a 3429749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0355774
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434066 n_nop=3425048 n_act=785 n_pre=769 n_req=2016 n_rd=7264 n_write=200 bw_util=0.004347
n_activity=41465 dram_eff=0.36
bk0: 448a 3429609i bk1: 448a 3429370i bk2: 448a 3429583i bk3: 448a 3429401i bk4: 448a 3429638i bk5: 448a 3429570i bk6: 448a 3429443i bk7: 448a 3429390i bk8: 448a 3429341i bk9: 448a 3429437i bk10: 460a 3429115i bk11: 460a 3429284i bk12: 484a 3429252i bk13: 484a 3428982i bk14: 448a 3429498i bk15: 448a 3429221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0377692
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434066 n_nop=3425047 n_act=784 n_pre=768 n_req=2013 n_rd=7272 n_write=195 bw_util=0.004349
n_activity=41944 dram_eff=0.356
bk0: 448a 3430440i bk1: 448a 3430171i bk2: 448a 3429460i bk3: 448a 3429501i bk4: 448a 3429479i bk5: 448a 3429079i bk6: 448a 3429600i bk7: 448a 3429294i bk8: 448a 3429993i bk9: 448a 3429708i bk10: 460a 3429870i bk11: 460a 3430286i bk12: 484a 3430054i bk13: 484a 3429931i bk14: 452a 3429898i bk15: 452a 3429657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0270574
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434066 n_nop=3425066 n_act=776 n_pre=760 n_req=2010 n_rd=7272 n_write=192 bw_util=0.004347
n_activity=40360 dram_eff=0.3699
bk0: 448a 3429708i bk1: 448a 3429821i bk2: 448a 3430017i bk3: 448a 3429570i bk4: 448a 3429688i bk5: 448a 3429503i bk6: 448a 3429430i bk7: 448a 3429081i bk8: 448a 3429333i bk9: 448a 3429019i bk10: 460a 3428910i bk11: 460a 3430299i bk12: 484a 3429662i bk13: 484a 3430032i bk14: 452a 3429671i bk15: 452a 3429625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0310754
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434066 n_nop=3425038 n_act=791 n_pre=775 n_req=2008 n_rd=7272 n_write=190 bw_util=0.004346
n_activity=42092 dram_eff=0.3546
bk0: 448a 3429518i bk1: 448a 3429476i bk2: 448a 3429528i bk3: 448a 3429745i bk4: 448a 3429748i bk5: 448a 3429766i bk6: 448a 3429593i bk7: 448a 3429752i bk8: 448a 3430100i bk9: 448a 3429788i bk10: 460a 3429725i bk11: 460a 3429685i bk12: 484a 3429685i bk13: 484a 3429801i bk14: 452a 3429857i bk15: 452a 3429822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0285094
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434066 n_nop=3425082 n_act=774 n_pre=758 n_req=2004 n_rd=7264 n_write=188 bw_util=0.00434
n_activity=40517 dram_eff=0.3678
bk0: 448a 3428965i bk1: 448a 3429645i bk2: 448a 3429678i bk3: 448a 3429583i bk4: 448a 3429361i bk5: 448a 3428968i bk6: 448a 3429055i bk7: 448a 3429232i bk8: 448a 3429543i bk9: 448a 3429397i bk10: 460a 3429421i bk11: 460a 3429726i bk12: 484a 3429856i bk13: 484a 3429862i bk14: 448a 3429506i bk15: 448a 3429252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0408038
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434066 n_nop=3425069 n_act=776 n_pre=760 n_req=2016 n_rd=7260 n_write=201 bw_util=0.004345
n_activity=40900 dram_eff=0.3648
bk0: 448a 3429722i bk1: 448a 3429712i bk2: 448a 3429202i bk3: 448a 3429095i bk4: 448a 3429343i bk5: 448a 3429387i bk6: 448a 3429639i bk7: 448a 3429439i bk8: 448a 3429895i bk9: 448a 3429298i bk10: 460a 3429369i bk11: 460a 3428813i bk12: 484a 3429692i bk13: 480a 3429675i bk14: 448a 3429354i bk15: 448a 3429170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0362637
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434066 n_nop=3425131 n_act=751 n_pre=735 n_req=2007 n_rd=7256 n_write=193 bw_util=0.004338
n_activity=40317 dram_eff=0.3695
bk0: 448a 3429777i bk1: 448a 3429612i bk2: 448a 3429668i bk3: 448a 3429367i bk4: 448a 3429887i bk5: 448a 3430853i bk6: 448a 3430351i bk7: 448a 3429665i bk8: 448a 3429874i bk9: 448a 3429613i bk10: 460a 3429793i bk11: 460a 3429576i bk12: 480a 3429565i bk13: 480a 3429341i bk14: 448a 3429511i bk15: 448a 3429541i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0338584
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434066 n_nop=3425121 n_act=755 n_pre=739 n_req=2009 n_rd=7256 n_write=195 bw_util=0.004339
n_activity=41216 dram_eff=0.3616
bk0: 448a 3429529i bk1: 448a 3429255i bk2: 448a 3429759i bk3: 448a 3429366i bk4: 448a 3429340i bk5: 448a 3429201i bk6: 448a 3429659i bk7: 448a 3429374i bk8: 448a 3429496i bk9: 448a 3430096i bk10: 460a 3429866i bk11: 460a 3430147i bk12: 480a 3430513i bk13: 480a 3430063i bk14: 448a 3430070i bk15: 448a 3429492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0366481

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53677, Miss = 908, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 54242, Miss = 907, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 52830, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 53088, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[4]: Access = 53001, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 53289, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 53467, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[7]: Access = 53011, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 53529, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 53243, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 53052, Miss = 909, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[11]: Access = 53376, Miss = 909, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[12]: Access = 53235, Miss = 909, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 53372, Miss = 909, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 53285, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[15]: Access = 53612, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[16]: Access = 61279, Miss = 908, Miss_rate = 0.015, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 53254, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 54236, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[19]: Access = 53824, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 53716, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[21]: Access = 53534, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3330
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866602
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293178
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 70
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.88948
	minimum = 6
	maximum = 45
Network latency average = 8.65975
	minimum = 6
	maximum = 29
Slowest packet = 2365023
Flit latency average = 8.37355
	minimum = 6
	maximum = 28
Slowest flit = 4062835
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.037914
	minimum = 0.0292772 (at node 1)
	maximum = 0.0466606 (at node 44)
Accepted packet rate average = 0.037914
	minimum = 0.0292772 (at node 1)
	maximum = 0.0466606 (at node 44)
Injected flit rate average = 0.056871
	minimum = 0.0292772 (at node 1)
	maximum = 0.0905764 (at node 44)
Accepted flit rate average= 0.056871
	minimum = 0.042086 (at node 28)
	maximum = 0.0750229 (at node 13)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.0262 (18 samples)
	minimum = 6 (18 samples)
	maximum = 349.611 (18 samples)
Network latency average = 22.2973 (18 samples)
	minimum = 6 (18 samples)
	maximum = 263.944 (18 samples)
Flit latency average = 23.2423 (18 samples)
	minimum = 6 (18 samples)
	maximum = 263.222 (18 samples)
Fragmentation average = 0.00864596 (18 samples)
	minimum = 0 (18 samples)
	maximum = 87.7778 (18 samples)
Injected packet rate average = 0.0408844 (18 samples)
	minimum = 0.0306571 (18 samples)
	maximum = 0.111052 (18 samples)
Accepted packet rate average = 0.0408844 (18 samples)
	minimum = 0.0306571 (18 samples)
	maximum = 0.111052 (18 samples)
Injected flit rate average = 0.065958 (18 samples)
	minimum = 0.039076 (18 samples)
	maximum = 0.152788 (18 samples)
Accepted flit rate average = 0.065958 (18 samples)
	minimum = 0.0481143 (18 samples)
	maximum = 0.213439 (18 samples)
Injected packet size average = 1.61328 (18 samples)
Accepted packet size average = 1.61328 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 10 hrs, 0 min, 7 sec (36007 sec)
gpgpu_simulation_rate = 810 (inst/sec)
gpgpu_simulation_rate = 163 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2225
gpu_sim_insn = 1245371
gpu_ipc =     559.7173
gpu_tot_sim_cycle = 6120672
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       4.9727
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 973134
gpu_stall_icnt2sh    = 2921109
partiton_reqs_in_parallel = 48950
partiton_reqs_in_parallel_total    = 39713974
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.4965
partiton_reqs_in_parallel_util = 48950
partiton_reqs_in_parallel_util_total    = 39713974
gpu_sim_cycle_parition_util = 2225
gpu_tot_sim_cycle_parition_util    = 1847694
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4944
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      88.6071 GB/Sec
L2_BW_total  =      18.3544 GB/Sec
gpu_total_sim_rate=844

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1295895
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2186, 2003, 2772, 2163, 2480, 2362, 2286, 2444, 2515, 2510, 2371, 2298, 2278, 2753, 2451, 2121, 1364, 1300, 1660, 1584, 1126, 1165, 1240, 1561, 1312, 1100, 1661, 1528, 1279, 1141, 1339, 1627, 1456, 1451, 1516, 1408, 1409, 1795, 1184, 1393, 1238, 1467, 1090, 1473, 1233, 1301, 1333, 1189, 1704, 1104, 1501, 1583, 1673, 1047, 1499, 1687, 1565, 1635, 1368, 1497, 1610, 1060, 1326, 1802, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 3895739
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3853801
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 37052
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4736690	W0_Idle:10938488	W0_Scoreboard:60721558	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 973 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 877 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 6119611 
mrq_lat_table:16287 	232 	420 	1271 	611 	640 	878 	892 	653 	218 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	851109 	296455 	5745 	6586 	2702 	2908 	6158 	7311 	4916 	323 	328 	523 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	164407 	31333 	401988 	254345 	118968 	161718 	18438 	5221 	4163 	2327 	2867 	6116 	7262 	4901 	323 	328 	523 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	186443 	229817 	439121 	33755 	614 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	136938 	156321 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1986 	111 	91 	63 	26 	43 	82 	191 	189 	78 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11         9        28        16        16        16        16        12        10        16         9         8        13        11         9 
dram[1]:         8        11        18        17        15        16        18        16        15        12        12        10        14        14         9        10 
dram[2]:         8        10        14        14        18        16        17        16        11        11         8         9        15        11        11        10 
dram[3]:         9         8        13        16        18        22        16        18        10        14         8        11         9        12        11         9 
dram[4]:        10        11        12        16        16        16        17        16        11        18         8        13         9        12        12        11 
dram[5]:        10         9        10        10        16        16        17        16        12        16        12        16        12         9        12        13 
dram[6]:        11        10        16        11        16        16        16        16         9         9        10         7        10         9         7         9 
dram[7]:         6        10        15        14        22        16        16        16        24        10        12        11        10        11        10         8 
dram[8]:        12         7        12        21        22        16        16        16        11        14        10         6        10         8        10        11 
dram[9]:         9         9        13        10        19        20        24        22         9        12        14        11         9        10         8        10 
dram[10]:        11         8        10        12        16        22        17        16        12         9         9        12        11        10        10         9 
maximum service time to same row:
dram[0]:    324206    214205    263309    247388    233777    199186    244656    203187    189944    128482    242474    220049    375101    155521    240052    301605 
dram[1]:    473493    298981    179750    176374    371308    271126    132633    398024    247475    312235    291019    278046    446229    568890    255292    267831 
dram[2]:    436853    318240    536467    197980    330699    302127    117227    212364    218818    252392    230529    196056    390200    200584    143270    227398 
dram[3]:    459244    471423    270921    245755    247283    360625    239662    265090    130251    249712    317805    200612    423412    302360    240962    260500 
dram[4]:    276129    157794    116850    564921    139432    222204    263108    188823    171098    119258    140667    184490    374952    265928    304324    177136 
dram[5]:    208401    292420    361577    208399    167394    420791    205244    239656    163673    258975    335021    206178    394652    283707    157494    377481 
dram[6]:    255276    260502    314732    156295    336163    272948    106718    272726    193930    197981    147668    191524    359925    211004    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    275593    279066    253467    273520    201142    347233    345315    221973    203188    291757     82369 
dram[8]:    288220    208399    161502    416151    144422    274094    192517    194975    200389    174746    278731    276125    244457    214788    259447    125041 
dram[9]:    302182    226629    192980    244738    315615    140348    153502    237319    262256    276133    314767    155123    356189    223586    237056    197981 
dram[10]:    195374    249772    255490    339820    316164    369445    209051    336043    158903    134055    237782    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  2.207547  2.577778  2.632653  2.909091  2.687500  3.282051  2.632653  2.560000  2.560000  2.415094  2.500000  2.600000  2.381818  2.708333  2.333333  2.196079 
dram[1]:  2.416667  2.320000  2.723404  2.866667  2.782609  3.282051  2.509804  2.931818  2.804348  2.708333  2.787234  2.471698  3.333333  2.708333  2.153846  2.731707 
dram[2]:  1.966102  2.577778  2.931818  2.560000  4.266667  2.976744  2.744681  2.666667  2.509804  2.509804  2.315789  2.129032  2.600000  2.568627  2.285714  2.333333 
dram[3]:  2.207547  2.035088  2.931818  2.580000  3.513514  3.368421  2.804348  2.729167  2.632653  2.976744  2.557692  2.400000  2.425926  2.407408  2.113208  2.153846 
dram[4]:  2.127273  2.367347  2.653061  3.225000  3.170732  2.612245  3.486486  3.146342  2.560000  2.461539  2.220339  2.200000  2.321429  2.765957  2.354167  2.215686 
dram[5]:  2.468085  2.274510  2.666667  2.708333  3.047619  2.976744  2.931818  2.954545  2.723404  2.666667  2.046875  2.339286  2.653061  2.339286  2.627907  2.456522 
dram[6]:  2.188679  2.829268  2.708333  3.307692  2.844445  3.000000  2.461539  2.509804  2.461539  2.327273  2.183333  2.258621  2.363636  2.765957  2.404255  2.511111 
dram[7]:  2.274510  1.887097  2.529412  3.121951  3.121951  2.723404  2.666667  2.415094  2.909091  2.909091  2.381818  2.519231  2.765957  2.826087  2.285714  2.604651 
dram[8]:  2.294118  2.207547  2.782609  3.275000  3.394737  2.844445  2.708333  2.612245  2.931818  2.370370  2.315789  1.794520  3.238095  2.612245  2.731707  2.434783 
dram[9]:  2.166667  2.052632  2.744681  2.723404  3.225000  3.473684  3.121951  2.976744  2.461539  2.560000  2.490566  2.847826  2.723404  2.560000  2.666667  2.545455 
dram[10]:  2.565217  2.207547  2.529412  2.909091  3.095238  3.714286  3.307692  2.744681  2.560000  2.327273  2.490566  2.258621  2.782609  2.976744  2.333333  2.488889 
average row locality = 22102/8505 = 2.598707
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       114       114       121       121       112       112 
dram[1]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[2]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[3]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[4]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[5]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[6]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[7]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[8]:       112       112       112       112       112       112       112       112       112       112       115       115       121       120       112       112 
dram[9]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
dram[10]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
total reads: 19976
bank skew: 121/112 = 1.08
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         4         4        17        16        17        16        17        16        16        16        16        16        10         9         0         0 
dram[1]:         4         4        16        17        16        16        16        17        17        18        16        16         9         9         0         0 
dram[2]:         4         4        17        16        16        16        17        16        16        16        17        17         9        10         0         0 
dram[3]:         5         4        17        17        18        16        17        19        17        16        18        17        10         9         0         0 
dram[4]:         5         4        18        17        18        16        17        17        16        16        16        17         9         9         0         0 
dram[5]:         4         4        16        18        16        16        17        18        16        16        16        16         9        10         0         0 
dram[6]:         4         4        18        17        16        17        16        16        16        16        16        16         9         9         0         0 
dram[7]:         4         5        17        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[8]:         5         5        16        19        17        16        18        16        17        16        17        16        15         8         0         0 
dram[9]:         5         5        17        16        17        20        16        16        16        16        17        16         8         8         0         0 
dram[10]:         6         5        17        16        18        18        17        17        16        16        17        16         8         8         0         0 
total reads: 2126
min_bank_accesses = 0!
chip skew: 201/188 = 1.07
average mf latency per bank:
dram[0]:      55007     45653     41600     38819     56693     45391     47695     48192     46846     62992     64812     57944     36663     41341     49523     39561
dram[1]:      53327     51789     33990     44120     52786     55196     44362     46689     51633     50519     59853     53229     32830     46257     48401     48788
dram[2]:      45765     48094     43699     34046     46195     50818     43743     43815     49651     52919     50544     49879     37973     41627     53557     42119
dram[3]:      39945     42549     36732     35638     50504     47694     48765     46590     49410     52428     49963     53468     34929     46995     48328     49302
dram[4]:      56176     41275     31183     37792     46350     51730     42887     50096     53753     46639     52535     54473     50188     50466     49257     51450
dram[5]:      41770     49400     46109     41994     51764     56573     37396     49038     42939     52253     68931     50690     41096     34807     47671     51419
dram[6]:      39159     43440     41073     39277     49153     43052     47474     46777     54080     44946     68532     52771     41093     42603     48218     50686
dram[7]:      41385     45590     49608     42934     47536     43985     45860     47127     44682     49725     45692     47715     38648     42647     49338     33334
dram[8]:      41493     62211     35636     35528     46195     50485     42670     42144     51658     47449     51323     62770     52872     39155     34769     48291
dram[9]:      45004     45078     45526     42614     55777     56691     42684     45235     49208     48388     54710     53067     42405     40831     36426     53740
dram[10]:      45227     42653     44741     46107     53034     44419     42257     53203     51666     52042     55330     53029     40438     39378     50632     44421
maximum mf latency per bank:
dram[0]:     440061    333237    398342    306779    364532    364519    385351    325453    326624    408803    400941    387965    351193    385333    403565    403568
dram[1]:     429639    385353    395749    395761    419228    434856    296419    390579    406203    359303    421838    354096    372345    445270    377513    395776
dram[2]:     382750    393155    416620    249592    382751    432239    281143    354094    359308    400981    427033    424437    353708    382755    403565    390557
dram[3]:     374930    429639    306799    395757    429654    414013    406154    354094    359322    406191    374932    427028    427031    442679    355660    377532
dram[4]:     429656    328041    110963    429655    231419    400998    280748    403575    411403    324140    374933    398363    429636    437453    374927    403553
dram[5]:     369715    395773    395743    335853    361911    403599    233955    403588    127341    429654    387961    382746    427037    385343    390567    403569
dram[6]:     385360    374929    437463    393141    416610    278133    280748    393171    406203    317207    416612    427013    421822    390535    390559    403558
dram[7]:     374931    372295    351490    429642    387961    317624    385348    385347    328687    328674    387960    398363    440054    390525    429642    104076
dram[8]:     343745    442646    437464    434852    322809    364500    351503    325452    328675    369739    387960    429629    390531    361907    400956    400974
dram[9]:     372319    434849    333258    416616    432240    437469    280837    403572    326587    324139    387961    374939    427033    424441    355660    377524
dram[10]:     360566    429641    395757    416628    406197    364501    325323    406187    374949    326611    424432    416612    421826    382733    390555    380118
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438196 n_nop=3429192 n_act=785 n_pre=769 n_req=2005 n_rd=7260 n_write=190 bw_util=0.004334
n_activity=41071 dram_eff=0.3628
bk0: 452a 3433617i bk1: 448a 3433856i bk2: 448a 3433640i bk3: 448a 3433579i bk4: 448a 3433943i bk5: 448a 3434237i bk6: 448a 3433473i bk7: 448a 3434537i bk8: 448a 3434336i bk9: 448a 3434030i bk10: 456a 3434959i bk11: 456a 3434425i bk12: 484a 3433983i bk13: 484a 3433929i bk14: 448a 3434414i bk15: 448a 3433948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0245222
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438196 n_nop=3429269 n_act=744 n_pre=728 n_req=2007 n_rd=7264 n_write=191 bw_util=0.004337
n_activity=39836 dram_eff=0.3743
bk0: 448a 3433564i bk1: 448a 3433798i bk2: 448a 3434342i bk3: 448a 3433588i bk4: 448a 3433918i bk5: 448a 3433692i bk6: 448a 3433760i bk7: 448a 3433567i bk8: 448a 3433607i bk9: 448a 3433601i bk10: 460a 3434029i bk11: 460a 3434000i bk12: 484a 3434396i bk13: 484a 3433900i bk14: 448a 3433859i bk15: 448a 3433853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0311757
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438196 n_nop=3429187 n_act=785 n_pre=769 n_req=2007 n_rd=7264 n_write=191 bw_util=0.004337
n_activity=40581 dram_eff=0.3674
bk0: 448a 3433863i bk1: 448a 3433951i bk2: 448a 3433759i bk3: 448a 3433460i bk4: 448a 3433721i bk5: 448a 3433148i bk6: 448a 3433927i bk7: 448a 3433550i bk8: 448a 3434309i bk9: 448a 3433939i bk10: 460a 3433779i bk11: 460a 3433807i bk12: 484a 3433806i bk13: 484a 3433664i bk14: 448a 3434423i bk15: 448a 3433879i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0355346
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438196 n_nop=3429178 n_act=785 n_pre=769 n_req=2016 n_rd=7264 n_write=200 bw_util=0.004342
n_activity=41465 dram_eff=0.36
bk0: 448a 3433739i bk1: 448a 3433500i bk2: 448a 3433713i bk3: 448a 3433531i bk4: 448a 3433768i bk5: 448a 3433700i bk6: 448a 3433573i bk7: 448a 3433520i bk8: 448a 3433471i bk9: 448a 3433567i bk10: 460a 3433245i bk11: 460a 3433414i bk12: 484a 3433382i bk13: 484a 3433112i bk14: 448a 3433628i bk15: 448a 3433351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0377239
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438196 n_nop=3429177 n_act=784 n_pre=768 n_req=2013 n_rd=7272 n_write=195 bw_util=0.004344
n_activity=41944 dram_eff=0.356
bk0: 448a 3434570i bk1: 448a 3434301i bk2: 448a 3433590i bk3: 448a 3433631i bk4: 448a 3433609i bk5: 448a 3433209i bk6: 448a 3433730i bk7: 448a 3433424i bk8: 448a 3434123i bk9: 448a 3433838i bk10: 460a 3434000i bk11: 460a 3434416i bk12: 484a 3434184i bk13: 484a 3434061i bk14: 452a 3434028i bk15: 452a 3433787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0270249
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438196 n_nop=3429196 n_act=776 n_pre=760 n_req=2010 n_rd=7272 n_write=192 bw_util=0.004342
n_activity=40360 dram_eff=0.3699
bk0: 448a 3433838i bk1: 448a 3433951i bk2: 448a 3434147i bk3: 448a 3433700i bk4: 448a 3433818i bk5: 448a 3433633i bk6: 448a 3433560i bk7: 448a 3433211i bk8: 448a 3433463i bk9: 448a 3433149i bk10: 460a 3433040i bk11: 460a 3434429i bk12: 484a 3433792i bk13: 484a 3434162i bk14: 452a 3433801i bk15: 452a 3433755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0310381
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438196 n_nop=3429168 n_act=791 n_pre=775 n_req=2008 n_rd=7272 n_write=190 bw_util=0.004341
n_activity=42092 dram_eff=0.3546
bk0: 448a 3433648i bk1: 448a 3433606i bk2: 448a 3433658i bk3: 448a 3433875i bk4: 448a 3433878i bk5: 448a 3433896i bk6: 448a 3433723i bk7: 448a 3433882i bk8: 448a 3434230i bk9: 448a 3433918i bk10: 460a 3433855i bk11: 460a 3433815i bk12: 484a 3433815i bk13: 484a 3433931i bk14: 452a 3433987i bk15: 452a 3433952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0284751
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438196 n_nop=3429212 n_act=774 n_pre=758 n_req=2004 n_rd=7264 n_write=188 bw_util=0.004335
n_activity=40517 dram_eff=0.3678
bk0: 448a 3433095i bk1: 448a 3433775i bk2: 448a 3433808i bk3: 448a 3433713i bk4: 448a 3433491i bk5: 448a 3433098i bk6: 448a 3433185i bk7: 448a 3433362i bk8: 448a 3433673i bk9: 448a 3433527i bk10: 460a 3433551i bk11: 460a 3433856i bk12: 484a 3433986i bk13: 484a 3433992i bk14: 448a 3433636i bk15: 448a 3433382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0407548
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438196 n_nop=3429199 n_act=776 n_pre=760 n_req=2016 n_rd=7260 n_write=201 bw_util=0.00434
n_activity=40900 dram_eff=0.3648
bk0: 448a 3433852i bk1: 448a 3433842i bk2: 448a 3433332i bk3: 448a 3433225i bk4: 448a 3433473i bk5: 448a 3433517i bk6: 448a 3433769i bk7: 448a 3433569i bk8: 448a 3434025i bk9: 448a 3433428i bk10: 460a 3433499i bk11: 460a 3432943i bk12: 484a 3433822i bk13: 480a 3433805i bk14: 448a 3433484i bk15: 448a 3433300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0362202
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438196 n_nop=3429261 n_act=751 n_pre=735 n_req=2007 n_rd=7256 n_write=193 bw_util=0.004333
n_activity=40317 dram_eff=0.3695
bk0: 448a 3433907i bk1: 448a 3433742i bk2: 448a 3433798i bk3: 448a 3433497i bk4: 448a 3434017i bk5: 448a 3434983i bk6: 448a 3434481i bk7: 448a 3433795i bk8: 448a 3434004i bk9: 448a 3433743i bk10: 460a 3433923i bk11: 460a 3433706i bk12: 480a 3433695i bk13: 480a 3433471i bk14: 448a 3433641i bk15: 448a 3433671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0338177
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438196 n_nop=3429251 n_act=755 n_pre=739 n_req=2009 n_rd=7256 n_write=195 bw_util=0.004334
n_activity=41216 dram_eff=0.3616
bk0: 448a 3433659i bk1: 448a 3433385i bk2: 448a 3433889i bk3: 448a 3433496i bk4: 448a 3433470i bk5: 448a 3433331i bk6: 448a 3433789i bk7: 448a 3433504i bk8: 448a 3433626i bk9: 448a 3434226i bk10: 460a 3433996i bk11: 460a 3434277i bk12: 480a 3434643i bk13: 480a 3434193i bk14: 448a 3434200i bk15: 448a 3433622i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0366041

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53769, Miss = 908, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 54335, Miss = 907, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 52922, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 53180, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[4]: Access = 53093, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 53386, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 53567, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[7]: Access = 53109, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 53627, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 53342, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 53150, Miss = 909, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[11]: Access = 53472, Miss = 909, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[12]: Access = 53330, Miss = 909, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 53464, Miss = 909, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 53377, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[15]: Access = 53706, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[16]: Access = 61371, Miss = 908, Miss_rate = 0.015, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 53349, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 54329, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[19]: Access = 53916, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 53809, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[21]: Access = 53629, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3330
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868676
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293184
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 70
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.67067
	minimum = 6
	maximum = 22
Network latency average = 7.65889
	minimum = 6
	maximum = 20
Slowest packet = 2369384
Flit latency average = 7.29263
	minimum = 6
	maximum = 19
Slowest flit = 4072644
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.018705
	minimum = 0.0143885 (at node 1)
	maximum = 0.022482 (at node 34)
Accepted packet rate average = 0.018705
	minimum = 0.0143885 (at node 1)
	maximum = 0.022482 (at node 34)
Injected flit rate average = 0.0280576
	minimum = 0.0143885 (at node 1)
	maximum = 0.0447392 (at node 34)
Accepted flit rate average= 0.0280576
	minimum = 0.0206835 (at node 28)
	maximum = 0.0409173 (at node 23)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.4811 (19 samples)
	minimum = 6 (19 samples)
	maximum = 332.368 (19 samples)
Network latency average = 21.5268 (19 samples)
	minimum = 6 (19 samples)
	maximum = 251.105 (19 samples)
Flit latency average = 22.4029 (19 samples)
	minimum = 6 (19 samples)
	maximum = 250.368 (19 samples)
Fragmentation average = 0.00819091 (19 samples)
	minimum = 0 (19 samples)
	maximum = 83.1579 (19 samples)
Injected packet rate average = 0.039717 (19 samples)
	minimum = 0.0298008 (19 samples)
	maximum = 0.10639 (19 samples)
Accepted packet rate average = 0.039717 (19 samples)
	minimum = 0.0298008 (19 samples)
	maximum = 0.10639 (19 samples)
Injected flit rate average = 0.0639633 (19 samples)
	minimum = 0.0377767 (19 samples)
	maximum = 0.147101 (19 samples)
Accepted flit rate average = 0.0639633 (19 samples)
	minimum = 0.0466706 (19 samples)
	maximum = 0.204359 (19 samples)
Injected packet size average = 1.61047 (19 samples)
Accepted packet size average = 1.61047 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 10 hrs, 0 min, 50 sec (36050 sec)
gpgpu_simulation_rate = 844 (inst/sec)
gpgpu_simulation_rate = 169 (cycle/sec)
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 972
gpu_sim_insn = 1114112
gpu_ipc =    1146.2058
gpu_tot_sim_cycle = 6343794
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       4.9734
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 973134
gpu_stall_icnt2sh    = 2921109
partiton_reqs_in_parallel = 21384
partiton_reqs_in_parallel_total    = 39762924
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.2714
partiton_reqs_in_parallel_util = 21384
partiton_reqs_in_parallel_util_total    = 39762924
gpu_sim_cycle_parition_util = 972
gpu_tot_sim_cycle_parition_util    = 1849919
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4947
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     199.7095 GB/Sec
L2_BW_total  =      17.7394 GB/Sec
gpu_total_sim_rate=874

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 4670
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1316375
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2228, 2045, 2814, 2205, 2522, 2404, 2328, 2486, 2557, 2552, 2413, 2340, 2320, 2795, 2493, 2163, 1385, 1321, 1681, 1605, 1147, 1186, 1261, 1582, 1333, 1121, 1682, 1549, 1300, 1162, 1360, 1648, 1477, 1472, 1537, 1429, 1430, 1816, 1205, 1414, 1259, 1488, 1111, 1494, 1254, 1322, 1354, 1210, 1725, 1125, 1522, 1604, 1694, 1068, 1520, 1708, 1586, 1656, 1389, 1518, 1631, 1081, 1347, 1823, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 3895739
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3853801
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 37052
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4741032	W0_Idle:10941600	W0_Scoreboard:60732972	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 973 
maxdqlatency = 0 
maxmflatency = 445270 
averagemflatency = 877 
max_icnt2mem_latency = 445017 
max_icnt2sh_latency = 6119611 
mrq_lat_table:16287 	232 	420 	1271 	611 	640 	878 	892 	653 	218 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	853157 	296455 	5745 	6586 	2702 	2908 	6158 	7311 	4916 	323 	328 	523 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	166324 	31464 	401988 	254345 	118968 	161718 	18438 	5221 	4163 	2327 	2867 	6116 	7262 	4901 	323 	328 	523 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	188132 	230168 	439129 	33755 	614 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	136938 	156321 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1988 	111 	91 	63 	26 	43 	82 	191 	189 	78 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11         9        28        16        16        16        16        12        10        16         9         8        13        11         9 
dram[1]:         8        11        18        17        15        16        18        16        15        12        12        10        14        14         9        10 
dram[2]:         8        10        14        14        18        16        17        16        11        11         8         9        15        11        11        10 
dram[3]:         9         8        13        16        18        22        16        18        10        14         8        11         9        12        11         9 
dram[4]:        10        11        12        16        16        16        17        16        11        18         8        13         9        12        12        11 
dram[5]:        10         9        10        10        16        16        17        16        12        16        12        16        12         9        12        13 
dram[6]:        11        10        16        11        16        16        16        16         9         9        10         7        10         9         7         9 
dram[7]:         6        10        15        14        22        16        16        16        24        10        12        11        10        11        10         8 
dram[8]:        12         7        12        21        22        16        16        16        11        14        10         6        10         8        10        11 
dram[9]:         9         9        13        10        19        20        24        22         9        12        14        11         9        10         8        10 
dram[10]:        11         8        10        12        16        22        17        16        12         9         9        12        11        10        10         9 
maximum service time to same row:
dram[0]:    324206    214205    263309    247388    233777    199186    244656    203187    189944    128482    242474    220049    375101    155521    240052    301605 
dram[1]:    473493    298981    179750    176374    371308    271126    132633    398024    247475    312235    291019    278046    446229    568890    255292    267831 
dram[2]:    436853    318240    536467    197980    330699    302127    117227    212364    218818    252392    230529    196056    390200    200584    143270    227398 
dram[3]:    459244    471423    270921    245755    247283    360625    239662    265090    130251    249712    317805    200612    423412    302360    240962    260500 
dram[4]:    276129    157794    116850    564921    139432    222204    263108    188823    171098    119258    140667    184490    374952    265928    304324    177136 
dram[5]:    208401    292420    361577    208399    167394    420791    205244    239656    163673    258975    335021    206178    394652    283707    157494    377481 
dram[6]:    255276    260502    314732    156295    336163    272948    106718    272726    193930    197981    147668    191524    359925    211004    289153    159666 
dram[7]:    432417    431635    145880    365935    463674    275593    279066    253467    273520    201142    347233    345315    221973    203188    291757     82369 
dram[8]:    288220    208399    161502    416151    144422    274094    192517    194975    200389    174746    278731    276125    244457    214788    259447    125041 
dram[9]:    302182    226629    192980    244738    315615    140348    153502    237319    262256    276133    314767    155123    356189    223586    237056    197981 
dram[10]:    195374    249772    255490    339820    316164    369445    209051    336043    158903    134055    237782    279962    267006    249157    179763    197980 
average row accesses per activate:
dram[0]:  2.207547  2.577778  2.632653  2.909091  2.687500  3.282051  2.632653  2.560000  2.560000  2.415094  2.500000  2.600000  2.381818  2.708333  2.333333  2.196079 
dram[1]:  2.416667  2.320000  2.723404  2.866667  2.782609  3.282051  2.509804  2.931818  2.804348  2.708333  2.787234  2.471698  3.333333  2.708333  2.153846  2.731707 
dram[2]:  1.966102  2.577778  2.931818  2.560000  4.266667  2.976744  2.744681  2.666667  2.509804  2.509804  2.315789  2.129032  2.600000  2.568627  2.285714  2.333333 
dram[3]:  2.207547  2.035088  2.931818  2.580000  3.513514  3.368421  2.804348  2.729167  2.632653  2.976744  2.557692  2.400000  2.425926  2.407408  2.113208  2.153846 
dram[4]:  2.127273  2.367347  2.653061  3.225000  3.170732  2.612245  3.486486  3.146342  2.560000  2.461539  2.220339  2.200000  2.321429  2.765957  2.354167  2.215686 
dram[5]:  2.468085  2.274510  2.666667  2.708333  3.047619  2.976744  2.931818  2.954545  2.723404  2.666667  2.046875  2.339286  2.653061  2.339286  2.627907  2.456522 
dram[6]:  2.188679  2.829268  2.708333  3.307692  2.844445  3.000000  2.461539  2.509804  2.461539  2.327273  2.183333  2.258621  2.363636  2.765957  2.404255  2.511111 
dram[7]:  2.274510  1.887097  2.529412  3.121951  3.121951  2.723404  2.666667  2.415094  2.909091  2.909091  2.381818  2.519231  2.765957  2.826087  2.285714  2.604651 
dram[8]:  2.294118  2.207547  2.782609  3.275000  3.394737  2.844445  2.708333  2.612245  2.931818  2.370370  2.315789  1.794520  3.238095  2.612245  2.731707  2.434783 
dram[9]:  2.166667  2.052632  2.744681  2.723404  3.225000  3.473684  3.121951  2.976744  2.461539  2.560000  2.490566  2.847826  2.723404  2.560000  2.666667  2.545455 
dram[10]:  2.565217  2.207547  2.529412  2.909091  3.095238  3.714286  3.307692  2.744681  2.560000  2.327273  2.490566  2.258621  2.782609  2.976744  2.333333  2.488889 
average row locality = 22102/8505 = 2.598707
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       114       114       121       121       112       112 
dram[1]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[2]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[3]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[4]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[5]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[6]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[7]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[8]:       112       112       112       112       112       112       112       112       112       112       115       115       121       120       112       112 
dram[9]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
dram[10]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
total reads: 19976
bank skew: 121/112 = 1.08
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         4         4        17        16        17        16        17        16        16        16        16        16        10         9         0         0 
dram[1]:         4         4        16        17        16        16        16        17        17        18        16        16         9         9         0         0 
dram[2]:         4         4        17        16        16        16        17        16        16        16        17        17         9        10         0         0 
dram[3]:         5         4        17        17        18        16        17        19        17        16        18        17        10         9         0         0 
dram[4]:         5         4        18        17        18        16        17        17        16        16        16        17         9         9         0         0 
dram[5]:         4         4        16        18        16        16        17        18        16        16        16        16         9        10         0         0 
dram[6]:         4         4        18        17        16        17        16        16        16        16        16        16         9         9         0         0 
dram[7]:         4         5        17        16        16        16        16        16        16        16        16        16         9         9         0         0 
dram[8]:         5         5        16        19        17        16        18        16        17        16        17        16        15         8         0         0 
dram[9]:         5         5        17        16        17        20        16        16        16        16        17        16         8         8         0         0 
dram[10]:         6         5        17        16        18        18        17        17        16        16        17        16         8         8         0         0 
total reads: 2126
min_bank_accesses = 0!
chip skew: 201/188 = 1.07
average mf latency per bank:
dram[0]:      55007     45653     41600     38819     56697     45396     47762     48258     46871     63017     64812     57944     36663     41341     49523     39561
dram[1]:      53327     51789     33990     44120     52791     55200     44429     46756     51657     50543     59853     53229     32830     46257     48401     48788
dram[2]:      45765     48094     43699     34046     46199     50823     43810     43881     49676     52944     50544     49879     37973     41627     53557     42119
dram[3]:      39945     42549     36732     35638     50508     47699     48831     46654     49435     52453     49963     53468     34929     46995     48328     49302
dram[4]:      56176     41275     31183     37792     46354     51734     42953     50162     53777     46664     52535     54473     50188     50466     49257     51450
dram[5]:      41770     49400     46109     41994     51769     56578     37463     49104     42964     52278     68931     50690     41096     34807     47671     51419
dram[6]:      39159     43440     41073     39277     49161     43060     47541     46844     54105     44971     68532     52771     41093     42603     48218     50686
dram[7]:      41385     45590     49608     42934     47544     43994     45927     47193     44707     49750     45692     47715     38648     42647     49338     33334
dram[8]:      41493     62211     35636     35528     46203     50493     42735     42210     51683     47474     51323     62770     52872     39155     34769     48291
dram[9]:      45004     45078     45526     42614     55785     56699     42750     45301     49228     48408     54710     53067     42405     40831     36426     53740
dram[10]:      45227     42653     44741     46107     53043     44427     42322     53268     51686     52063     55330     53029     40438     39378     50632     44421
maximum mf latency per bank:
dram[0]:     440061    333237    398342    306779    364532    364519    385351    325453    326624    408803    400941    387965    351193    385333    403565    403568
dram[1]:     429639    385353    395749    395761    419228    434856    296419    390579    406203    359303    421838    354096    372345    445270    377513    395776
dram[2]:     382750    393155    416620    249592    382751    432239    281143    354094    359308    400981    427033    424437    353708    382755    403565    390557
dram[3]:     374930    429639    306799    395757    429654    414013    406154    354094    359322    406191    374932    427028    427031    442679    355660    377532
dram[4]:     429656    328041    110963    429655    231419    400998    280748    403575    411403    324140    374933    398363    429636    437453    374927    403553
dram[5]:     369715    395773    395743    335853    361911    403599    233955    403588    127341    429654    387961    382746    427037    385343    390567    403569
dram[6]:     385360    374929    437463    393141    416610    278133    280748    393171    406203    317207    416612    427013    421822    390535    390559    403558
dram[7]:     374931    372295    351490    429642    387961    317624    385348    385347    328687    328674    387960    398363    440054    390525    429642    104076
dram[8]:     343745    442646    437464    434852    322809    364500    351503    325452    328675    369739    387960    429629    390531    361907    400956    400974
dram[9]:     372319    434849    333258    416616    432240    437469    280837    403572    326587    324139    387961    374939    427033    424441    355660    377524
dram[10]:     360566    429641    395757    416628    406197    364501    325323    406187    374949    326611    424432    416612    421826    382733    390555    380118
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3440000 n_nop=3430996 n_act=785 n_pre=769 n_req=2005 n_rd=7260 n_write=190 bw_util=0.004331
n_activity=41071 dram_eff=0.3628
bk0: 452a 3435421i bk1: 448a 3435660i bk2: 448a 3435444i bk3: 448a 3435383i bk4: 448a 3435747i bk5: 448a 3436041i bk6: 448a 3435277i bk7: 448a 3436341i bk8: 448a 3436140i bk9: 448a 3435834i bk10: 456a 3436763i bk11: 456a 3436229i bk12: 484a 3435787i bk13: 484a 3435733i bk14: 448a 3436218i bk15: 448a 3435752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0245093
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3440000 n_nop=3431073 n_act=744 n_pre=728 n_req=2007 n_rd=7264 n_write=191 bw_util=0.004334
n_activity=39836 dram_eff=0.3743
bk0: 448a 3435368i bk1: 448a 3435602i bk2: 448a 3436146i bk3: 448a 3435392i bk4: 448a 3435722i bk5: 448a 3435496i bk6: 448a 3435564i bk7: 448a 3435371i bk8: 448a 3435411i bk9: 448a 3435405i bk10: 460a 3435833i bk11: 460a 3435804i bk12: 484a 3436200i bk13: 484a 3435704i bk14: 448a 3435663i bk15: 448a 3435657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0311593
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3440000 n_nop=3430991 n_act=785 n_pre=769 n_req=2007 n_rd=7264 n_write=191 bw_util=0.004334
n_activity=40581 dram_eff=0.3674
bk0: 448a 3435667i bk1: 448a 3435755i bk2: 448a 3435563i bk3: 448a 3435264i bk4: 448a 3435525i bk5: 448a 3434952i bk6: 448a 3435731i bk7: 448a 3435354i bk8: 448a 3436113i bk9: 448a 3435743i bk10: 460a 3435583i bk11: 460a 3435611i bk12: 484a 3435610i bk13: 484a 3435468i bk14: 448a 3436227i bk15: 448a 3435683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.035516
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3440000 n_nop=3430982 n_act=785 n_pre=769 n_req=2016 n_rd=7264 n_write=200 bw_util=0.00434
n_activity=41465 dram_eff=0.36
bk0: 448a 3435543i bk1: 448a 3435304i bk2: 448a 3435517i bk3: 448a 3435335i bk4: 448a 3435572i bk5: 448a 3435504i bk6: 448a 3435377i bk7: 448a 3435324i bk8: 448a 3435275i bk9: 448a 3435371i bk10: 460a 3435049i bk11: 460a 3435218i bk12: 484a 3435186i bk13: 484a 3434916i bk14: 448a 3435432i bk15: 448a 3435155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0377041
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3440000 n_nop=3430981 n_act=784 n_pre=768 n_req=2013 n_rd=7272 n_write=195 bw_util=0.004341
n_activity=41944 dram_eff=0.356
bk0: 448a 3436374i bk1: 448a 3436105i bk2: 448a 3435394i bk3: 448a 3435435i bk4: 448a 3435413i bk5: 448a 3435013i bk6: 448a 3435534i bk7: 448a 3435228i bk8: 448a 3435927i bk9: 448a 3435642i bk10: 460a 3435804i bk11: 460a 3436220i bk12: 484a 3435988i bk13: 484a 3435865i bk14: 452a 3435832i bk15: 452a 3435591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0270108
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3440000 n_nop=3431000 n_act=776 n_pre=760 n_req=2010 n_rd=7272 n_write=192 bw_util=0.00434
n_activity=40360 dram_eff=0.3699
bk0: 448a 3435642i bk1: 448a 3435755i bk2: 448a 3435951i bk3: 448a 3435504i bk4: 448a 3435622i bk5: 448a 3435437i bk6: 448a 3435364i bk7: 448a 3435015i bk8: 448a 3435267i bk9: 448a 3434953i bk10: 460a 3434844i bk11: 460a 3436233i bk12: 484a 3435596i bk13: 484a 3435966i bk14: 452a 3435605i bk15: 452a 3435559i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0310218
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3440000 n_nop=3430972 n_act=791 n_pre=775 n_req=2008 n_rd=7272 n_write=190 bw_util=0.004338
n_activity=42092 dram_eff=0.3546
bk0: 448a 3435452i bk1: 448a 3435410i bk2: 448a 3435462i bk3: 448a 3435679i bk4: 448a 3435682i bk5: 448a 3435700i bk6: 448a 3435527i bk7: 448a 3435686i bk8: 448a 3436034i bk9: 448a 3435722i bk10: 460a 3435659i bk11: 460a 3435619i bk12: 484a 3435619i bk13: 484a 3435735i bk14: 452a 3435791i bk15: 452a 3435756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0284602
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3440000 n_nop=3431016 n_act=774 n_pre=758 n_req=2004 n_rd=7264 n_write=188 bw_util=0.004333
n_activity=40517 dram_eff=0.3678
bk0: 448a 3434899i bk1: 448a 3435579i bk2: 448a 3435612i bk3: 448a 3435517i bk4: 448a 3435295i bk5: 448a 3434902i bk6: 448a 3434989i bk7: 448a 3435166i bk8: 448a 3435477i bk9: 448a 3435331i bk10: 460a 3435355i bk11: 460a 3435660i bk12: 484a 3435790i bk13: 484a 3435796i bk14: 448a 3435440i bk15: 448a 3435186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0407334
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3440000 n_nop=3431003 n_act=776 n_pre=760 n_req=2016 n_rd=7260 n_write=201 bw_util=0.004338
n_activity=40900 dram_eff=0.3648
bk0: 448a 3435656i bk1: 448a 3435646i bk2: 448a 3435136i bk3: 448a 3435029i bk4: 448a 3435277i bk5: 448a 3435321i bk6: 448a 3435573i bk7: 448a 3435373i bk8: 448a 3435829i bk9: 448a 3435232i bk10: 460a 3435303i bk11: 460a 3434747i bk12: 484a 3435626i bk13: 480a 3435609i bk14: 448a 3435288i bk15: 448a 3435104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0362012
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3440000 n_nop=3431065 n_act=751 n_pre=735 n_req=2007 n_rd=7256 n_write=193 bw_util=0.004331
n_activity=40317 dram_eff=0.3695
bk0: 448a 3435711i bk1: 448a 3435546i bk2: 448a 3435602i bk3: 448a 3435301i bk4: 448a 3435821i bk5: 448a 3436787i bk6: 448a 3436285i bk7: 448a 3435599i bk8: 448a 3435808i bk9: 448a 3435547i bk10: 460a 3435727i bk11: 460a 3435510i bk12: 480a 3435499i bk13: 480a 3435275i bk14: 448a 3435445i bk15: 448a 3435475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0338
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3440000 n_nop=3431055 n_act=755 n_pre=739 n_req=2009 n_rd=7256 n_write=195 bw_util=0.004332
n_activity=41216 dram_eff=0.3616
bk0: 448a 3435463i bk1: 448a 3435189i bk2: 448a 3435693i bk3: 448a 3435300i bk4: 448a 3435274i bk5: 448a 3435135i bk6: 448a 3435593i bk7: 448a 3435308i bk8: 448a 3435430i bk9: 448a 3436030i bk10: 460a 3435800i bk11: 460a 3436081i bk12: 480a 3436447i bk13: 480a 3435997i bk14: 448a 3436004i bk15: 448a 3435426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0365849

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53861, Miss = 908, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 54427, Miss = 907, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 53014, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 53272, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[4]: Access = 53185, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 53478, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 53659, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[7]: Access = 53201, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 53719, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 53434, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 53242, Miss = 909, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[11]: Access = 53564, Miss = 909, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[12]: Access = 53426, Miss = 909, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 53560, Miss = 909, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 53473, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[15]: Access = 53802, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[16]: Access = 61467, Miss = 908, Miss_rate = 0.015, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 53445, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 54421, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[19]: Access = 54008, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[20]: Access = 53901, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[21]: Access = 53721, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3330
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870724
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293184
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 70
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.91138
	minimum = 6
	maximum = 36
Network latency average = 8.72485
	minimum = 6
	maximum = 26
Slowest packet = 2371208
Flit latency average = 8.4541
	minimum = 6
	maximum = 25
Slowest flit = 4077820
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0421833
	minimum = 0.0329557 (at node 1)
	maximum = 0.0494336 (at node 40)
Accepted packet rate average = 0.0421833
	minimum = 0.0329557 (at node 1)
	maximum = 0.0494336 (at node 40)
Injected flit rate average = 0.063275
	minimum = 0.0329557 (at node 1)
	maximum = 0.0988671 (at node 40)
Accepted flit rate average= 0.063275
	minimum = 0.0473738 (at node 28)
	maximum = 0.0823893 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.1527 (20 samples)
	minimum = 6 (20 samples)
	maximum = 317.55 (20 samples)
Network latency average = 20.8867 (20 samples)
	minimum = 6 (20 samples)
	maximum = 239.85 (20 samples)
Flit latency average = 21.7054 (20 samples)
	minimum = 6 (20 samples)
	maximum = 239.1 (20 samples)
Fragmentation average = 0.00778136 (20 samples)
	minimum = 0 (20 samples)
	maximum = 79 (20 samples)
Injected packet rate average = 0.0398403 (20 samples)
	minimum = 0.0299586 (20 samples)
	maximum = 0.103542 (20 samples)
Accepted packet rate average = 0.0398403 (20 samples)
	minimum = 0.0299586 (20 samples)
	maximum = 0.103542 (20 samples)
Injected flit rate average = 0.0639288 (20 samples)
	minimum = 0.0375356 (20 samples)
	maximum = 0.144689 (20 samples)
Accepted flit rate average = 0.0639288 (20 samples)
	minimum = 0.0467058 (20 samples)
	maximum = 0.198261 (20 samples)
Injected packet size average = 1.60463 (20 samples)
Accepted packet size average = 1.60463 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 10 hrs, 1 min, 27 sec (36087 sec)
gpgpu_simulation_rate = 874 (inst/sec)
gpgpu_simulation_rate = 175 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 45037 Tlb_hit: 43177 Tlb_miss: 1860 Tlb_hit_rate: 0.958701
Shader1: Tlb_access: 43647 Tlb_hit: 41902 Tlb_miss: 1745 Tlb_hit_rate: 0.960020
Shader2: Tlb_access: 38064 Tlb_hit: 36424 Tlb_miss: 1640 Tlb_hit_rate: 0.956915
Shader3: Tlb_access: 43766 Tlb_hit: 41962 Tlb_miss: 1804 Tlb_hit_rate: 0.958781
Shader4: Tlb_access: 39856 Tlb_hit: 38047 Tlb_miss: 1809 Tlb_hit_rate: 0.954612
Shader5: Tlb_access: 47098 Tlb_hit: 45222 Tlb_miss: 1876 Tlb_hit_rate: 0.960168
Shader6: Tlb_access: 43075 Tlb_hit: 41330 Tlb_miss: 1745 Tlb_hit_rate: 0.959489
Shader7: Tlb_access: 39579 Tlb_hit: 37853 Tlb_miss: 1726 Tlb_hit_rate: 0.956391
Shader8: Tlb_access: 44207 Tlb_hit: 42463 Tlb_miss: 1744 Tlb_hit_rate: 0.960549
Shader9: Tlb_access: 43574 Tlb_hit: 41935 Tlb_miss: 1639 Tlb_hit_rate: 0.962386
Shader10: Tlb_access: 42279 Tlb_hit: 40553 Tlb_miss: 1726 Tlb_hit_rate: 0.959176
Shader11: Tlb_access: 39714 Tlb_hit: 38046 Tlb_miss: 1668 Tlb_hit_rate: 0.958000
Shader12: Tlb_access: 40625 Tlb_hit: 38869 Tlb_miss: 1756 Tlb_hit_rate: 0.956775
Shader13: Tlb_access: 39335 Tlb_hit: 37688 Tlb_miss: 1647 Tlb_hit_rate: 0.958129
Shader14: Tlb_access: 43966 Tlb_hit: 42114 Tlb_miss: 1852 Tlb_hit_rate: 0.957877
Shader15: Tlb_access: 41066 Tlb_hit: 39313 Tlb_miss: 1753 Tlb_hit_rate: 0.957313
Shader16: Tlb_access: 42443 Tlb_hit: 40515 Tlb_miss: 1928 Tlb_hit_rate: 0.954574
Shader17: Tlb_access: 39548 Tlb_hit: 37819 Tlb_miss: 1729 Tlb_hit_rate: 0.956281
Shader18: Tlb_access: 42479 Tlb_hit: 40732 Tlb_miss: 1747 Tlb_hit_rate: 0.958874
Shader19: Tlb_access: 43853 Tlb_hit: 42092 Tlb_miss: 1761 Tlb_hit_rate: 0.959843
Shader20: Tlb_access: 44417 Tlb_hit: 42568 Tlb_miss: 1849 Tlb_hit_rate: 0.958372
Shader21: Tlb_access: 39249 Tlb_hit: 37547 Tlb_miss: 1702 Tlb_hit_rate: 0.956636
Shader22: Tlb_access: 46400 Tlb_hit: 44580 Tlb_miss: 1820 Tlb_hit_rate: 0.960776
Shader23: Tlb_access: 36801 Tlb_hit: 35118 Tlb_miss: 1683 Tlb_hit_rate: 0.954268
Shader24: Tlb_access: 44775 Tlb_hit: 42862 Tlb_miss: 1913 Tlb_hit_rate: 0.957275
Shader25: Tlb_access: 46068 Tlb_hit: 44181 Tlb_miss: 1887 Tlb_hit_rate: 0.959039
Shader26: Tlb_access: 37273 Tlb_hit: 35686 Tlb_miss: 1587 Tlb_hit_rate: 0.957422
Shader27: Tlb_access: 40533 Tlb_hit: 38797 Tlb_miss: 1736 Tlb_hit_rate: 0.957171
Tlb_tot_access: 1178727 Tlb_tot_hit: 1129395, Tlb_tot_miss: 49332, Tlb_tot_hit_rate: 0.958148
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 238 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader1: Tlb_validate: 239 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader2: Tlb_validate: 218 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader3: Tlb_validate: 240 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader4: Tlb_validate: 224 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader5: Tlb_validate: 235 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader6: Tlb_validate: 225 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader7: Tlb_validate: 227 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader8: Tlb_validate: 230 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader9: Tlb_validate: 231 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader10: Tlb_validate: 238 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader11: Tlb_validate: 228 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader12: Tlb_validate: 228 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader13: Tlb_validate: 223 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader14: Tlb_validate: 228 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader15: Tlb_validate: 234 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader16: Tlb_validate: 228 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader17: Tlb_validate: 226 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader18: Tlb_validate: 229 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader19: Tlb_validate: 236 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader20: Tlb_validate: 235 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader21: Tlb_validate: 238 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader22: Tlb_validate: 245 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader23: Tlb_validate: 226 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader24: Tlb_validate: 240 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader25: Tlb_validate: 233 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader26: Tlb_validate: 217 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader27: Tlb_validate: 228 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Tlb_tot_valiate: 6467 Tlb_invalidate: 3136, Tlb_tot_evict: 0, Tlb_tot_evict page: 3136
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:1860 Page_hit: 1684 Page_miss: 176 Page_hit_rate: 0.905376 Page_fault: 25 Page_pending: 151
Shader1: Page_table_access:1745 Page_hit: 1540 Page_miss: 205 Page_hit_rate: 0.882522 Page_fault: 44 Page_pending: 161
Shader2: Page_table_access:1640 Page_hit: 1453 Page_miss: 187 Page_hit_rate: 0.885976 Page_fault: 21 Page_pending: 166
Shader3: Page_table_access:1804 Page_hit: 1603 Page_miss: 201 Page_hit_rate: 0.888581 Page_fault: 25 Page_pending: 176
Shader4: Page_table_access:1809 Page_hit: 1564 Page_miss: 245 Page_hit_rate: 0.864566 Page_fault: 24 Page_pending: 221
Shader5: Page_table_access:1876 Page_hit: 1662 Page_miss: 214 Page_hit_rate: 0.885927 Page_fault: 34 Page_pending: 180
Shader6: Page_table_access:1745 Page_hit: 1516 Page_miss: 229 Page_hit_rate: 0.868768 Page_fault: 26 Page_pending: 203
Shader7: Page_table_access:1726 Page_hit: 1538 Page_miss: 188 Page_hit_rate: 0.891078 Page_fault: 17 Page_pending: 171
Shader8: Page_table_access:1744 Page_hit: 1557 Page_miss: 187 Page_hit_rate: 0.892775 Page_fault: 26 Page_pending: 161
Shader9: Page_table_access:1639 Page_hit: 1456 Page_miss: 183 Page_hit_rate: 0.888347 Page_fault: 26 Page_pending: 157
Shader10: Page_table_access:1726 Page_hit: 1551 Page_miss: 175 Page_hit_rate: 0.898610 Page_fault: 24 Page_pending: 151
Shader11: Page_table_access:1668 Page_hit: 1454 Page_miss: 214 Page_hit_rate: 0.871703 Page_fault: 35 Page_pending: 179
Shader12: Page_table_access:1756 Page_hit: 1619 Page_miss: 137 Page_hit_rate: 0.921982 Page_fault: 17 Page_pending: 120
Shader13: Page_table_access:1647 Page_hit: 1505 Page_miss: 142 Page_hit_rate: 0.913783 Page_fault: 23 Page_pending: 119
Shader14: Page_table_access:1852 Page_hit: 1710 Page_miss: 142 Page_hit_rate: 0.923326 Page_fault: 19 Page_pending: 123
Shader15: Page_table_access:1753 Page_hit: 1609 Page_miss: 144 Page_hit_rate: 0.917855 Page_fault: 22 Page_pending: 122
Shader16: Page_table_access:1928 Page_hit: 1799 Page_miss: 129 Page_hit_rate: 0.933091 Page_fault: 11 Page_pending: 118
Shader17: Page_table_access:1729 Page_hit: 1539 Page_miss: 190 Page_hit_rate: 0.890110 Page_fault: 33 Page_pending: 157
Shader18: Page_table_access:1747 Page_hit: 1593 Page_miss: 154 Page_hit_rate: 0.911849 Page_fault: 20 Page_pending: 134
Shader19: Page_table_access:1761 Page_hit: 1604 Page_miss: 157 Page_hit_rate: 0.910846 Page_fault: 23 Page_pending: 134
Shader20: Page_table_access:1849 Page_hit: 1706 Page_miss: 143 Page_hit_rate: 0.922661 Page_fault: 10 Page_pending: 133
Shader21: Page_table_access:1702 Page_hit: 1545 Page_miss: 157 Page_hit_rate: 0.907756 Page_fault: 17 Page_pending: 140
Shader22: Page_table_access:1820 Page_hit: 1656 Page_miss: 164 Page_hit_rate: 0.909890 Page_fault: 19 Page_pending: 145
Shader23: Page_table_access:1683 Page_hit: 1535 Page_miss: 148 Page_hit_rate: 0.912062 Page_fault: 17 Page_pending: 131
Shader24: Page_table_access:1913 Page_hit: 1744 Page_miss: 169 Page_hit_rate: 0.911657 Page_fault: 16 Page_pending: 153
Shader25: Page_table_access:1887 Page_hit: 1710 Page_miss: 177 Page_hit_rate: 0.906200 Page_fault: 20 Page_pending: 157
Shader26: Page_table_access:1587 Page_hit: 1417 Page_miss: 170 Page_hit_rate: 0.892880 Page_fault: 13 Page_pending: 157
Shader27: Page_table_access:1736 Page_hit: 1551 Page_miss: 185 Page_hit_rate: 0.893433 Page_fault: 17 Page_pending: 168
Page_talbe_tot_access: 49332 Page_tot_hit: 44420, Page_tot_miss 4912, Page_tot_hit_rate: 0.900430 Page_tot_fault: 624 Page_tot_pending: 4288
Total_memory_access_page_fault: 0, Average_latency 0.000000
========================================Page threshing statistics==============================
Page_validate: 624 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.136696
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   331176 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(71.904121)
F:   225609----T:   228214 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   228214----T:   230819 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   230819----T:   233424 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   233424----T:   236029 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   236029----T:   238634 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238634----T:   241239 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   241239----T:   243844 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   243844----T:   246449 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246449----T:   249054 	 St: c0082000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249054----T:   251659 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   251659----T:   254264 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   254264----T:   256869 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   256869----T:   259474 	 St: c008b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   259474----T:   262079 	 St: c008c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   262079----T:   264684 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   264684----T:   267289 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   267289----T:   269894 	 St: c008f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   269894----T:   272499 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   272876----T:   275481 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275847----T:   278452 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   278830----T:   281435 	 St: c023d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   281435----T:   284040 	 St: c0093000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   284040----T:   286645 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   287166----T:   289771 	 St: c026e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   289771----T:   292376 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   292376----T:   294981 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   295502----T:   298107 	 St: c023a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   298107----T:   300712 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   300712----T:   303317 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   303838----T:   306443 	 St: c026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   306443----T:   309048 	 St: c009e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   309048----T:   311653 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   312174----T:   314779 	 St: c0250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   314779----T:   317384 	 St: c0098000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   317384----T:   319989 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   320510----T:   323115 	 St: c0247000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   323115----T:   325720 	 St: c0095000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   325720----T:   328325 	 St: c0253000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   328325----T:   330930 	 St: c0244000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   553326----T:   580410 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(18.287643)
F:   554067----T:   556672 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   556672----T:   559277 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   559277----T:   561882 	 St: c009b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   561882----T:   564487 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   564487----T:   567092 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   567092----T:   569697 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   569697----T:   572302 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   572302----T:   574907 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   574907----T:   577512 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   577512----T:   580117 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   580410----T:   582945 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   582946----T:   585481 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   807632----T:   954393 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(99.095879)
F:   808267----T:   810872 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   810872----T:   813477 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   813477----T:   816082 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   816082----T:   818687 	 St: c0028000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   818687----T:   821292 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   821292----T:   823897 	 St: c0041000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   823897----T:   826502 	 St: c0077000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   826502----T:   829107 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   829107----T:   831712 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   831712----T:   834317 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   834317----T:   836922 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   836922----T:   839527 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   839527----T:   842132 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   842132----T:   844737 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   844737----T:   847342 	 St: c0216000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   847342----T:   849947 	 St: c0225000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   849947----T:   852552 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   852552----T:   855157 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   855157----T:   857762 	 St: c0268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   857762----T:   860367 	 St: c026d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   860367----T:   862972 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   862972----T:   865577 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   865577----T:   868182 	 St: c026c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   868182----T:   870787 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   870787----T:   873392 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   873392----T:   875997 	 St: c0241000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   875997----T:   878602 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   878602----T:   881207 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   881207----T:   883812 	 St: c0233000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   883812----T:   886417 	 St: c0269000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   886417----T:   889022 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   889022----T:   891627 	 St: c0248000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   891627----T:   894232 	 St: c0231000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   894232----T:   896837 	 St: c0257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   896837----T:   899442 	 St: c0249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   899442----T:   902047 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   902047----T:   904652 	 St: c0266000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   904652----T:   907257 	 St: c024c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   907257----T:   909862 	 St: c0265000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   909862----T:   912467 	 St: c0236000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   912467----T:   915072 	 St: c023f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   915072----T:   917677 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   917677----T:   920282 	 St: c0259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   920282----T:   922887 	 St: c0258000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   922887----T:   925492 	 St: c025a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   925492----T:   928097 	 St: c0235000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   928097----T:   930702 	 St: c0237000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   930702----T:   933307 	 St: c026f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   933307----T:   935912 	 St: c026a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   935912----T:   938517 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   938517----T:   941122 	 St: c0262000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   941122----T:   943727 	 St: c0263000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   943727----T:   946332 	 St: c023c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   946332----T:   948937 	 St: c025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   948937----T:   951542 	 St: c025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   951542----T:   954147 	 St: c0267000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1176543----T:  1177845 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.879136)
F:  1177845----T:  1180380 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1180381----T:  1182916 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1405067----T:  1682016 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(187.001358)
F:  1405615----T:  1408220 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1408220----T:  1410825 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1410825----T:  1413430 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1413430----T:  1416035 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1416035----T:  1418640 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1418640----T:  1421245 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1421245----T:  1423850 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1423850----T:  1426455 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1426455----T:  1429060 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1429060----T:  1431665 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1431665----T:  1434270 	 St: c002e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1434270----T:  1436875 	 St: c0032000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1436875----T:  1439480 	 St: c001e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1439480----T:  1442085 	 St: c0055000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1442085----T:  1444690 	 St: c005f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1444690----T:  1447295 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1447295----T:  1449900 	 St: c0039000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1449900----T:  1452505 	 St: c0022000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1452505----T:  1455110 	 St: c006a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1455110----T:  1457715 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1457715----T:  1460320 	 St: c005b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1460320----T:  1462925 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1462925----T:  1465530 	 St: c004e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1465530----T:  1468135 	 St: c0066000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1468135----T:  1470740 	 St: c006e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1470740----T:  1473345 	 St: c004f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1473345----T:  1475950 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1475950----T:  1478555 	 St: c0064000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1478555----T:  1481160 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1481160----T:  1483765 	 St: c006c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1483765----T:  1486370 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1486370----T:  1488975 	 St: c0073000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1488975----T:  1491580 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1491580----T:  1494185 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1494185----T:  1496790 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1496790----T:  1499395 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1499395----T:  1502000 	 St: c0182000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1502000----T:  1504605 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1504605----T:  1507210 	 St: c0260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1507210----T:  1509815 	 St: c025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1509815----T:  1512420 	 St: c00da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1512420----T:  1515025 	 St: c0242000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1515025----T:  1517630 	 St: c0246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1517630----T:  1520235 	 St: c024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1520235----T:  1522840 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1522840----T:  1525445 	 St: c0238000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1525445----T:  1528050 	 St: c0256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1528050----T:  1530655 	 St: c00d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1530655----T:  1533260 	 St: c00ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1533260----T:  1535865 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1535865----T:  1538470 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1538470----T:  1541075 	 St: c0142000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1541075----T:  1543680 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1543680----T:  1546285 	 St: c00d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1546285----T:  1548890 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1548890----T:  1551495 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1551495----T:  1554100 	 St: c013c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1554100----T:  1556705 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1556705----T:  1559310 	 St: c0146000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1559310----T:  1561915 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1561915----T:  1564520 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1564520----T:  1567125 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1567125----T:  1569730 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1569730----T:  1572335 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1572335----T:  1574940 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1574940----T:  1577545 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1577545----T:  1580150 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1580150----T:  1582755 	 St: c01a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1582755----T:  1585360 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1585360----T:  1587965 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1587965----T:  1590570 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1590570----T:  1593175 	 St: c019b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1593175----T:  1595780 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1595780----T:  1598385 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1598385----T:  1600990 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1600990----T:  1603595 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1603595----T:  1606200 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1606200----T:  1608805 	 St: c0229000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1608805----T:  1611410 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1611410----T:  1614015 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1614015----T:  1616620 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1616620----T:  1619225 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1619225----T:  1621830 	 St: c0221000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1621830----T:  1624435 	 St: c021c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1624435----T:  1627040 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1627040----T:  1629645 	 St: c022c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1629645----T:  1632250 	 St: c024a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1632250----T:  1634855 	 St: c0232000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1634855----T:  1637460 	 St: c024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1637460----T:  1640065 	 St: c0245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1640065----T:  1642670 	 St: c025e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1642670----T:  1645275 	 St: c0264000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1645275----T:  1647880 	 St: c0252000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1647880----T:  1650485 	 St: c024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1650485----T:  1653090 	 St: c0251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1653090----T:  1655695 	 St: c0234000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1655695----T:  1658300 	 St: c023e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1658300----T:  1660905 	 St: c0261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1660905----T:  1663510 	 St: c023b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1663510----T:  1666115 	 St: c0243000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1666115----T:  1668720 	 St: c0255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1668720----T:  1671325 	 St: c0254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1671325----T:  1673930 	 St: c024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1673930----T:  1676535 	 St: c025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1676535----T:  1679140 	 St: c019c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1904166----T:  1905609 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(0.974342)
F:  1905609----T:  1908144 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1908145----T:  1910680 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2132831----T:  2772067 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(431.624573)
F:  2133367----T:  2135972 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2135972----T:  2138577 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2138577----T:  2141182 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2141182----T:  2143787 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2143787----T:  2146392 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2146392----T:  2148997 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2148997----T:  2151602 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2151602----T:  2154207 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2154207----T:  2156812 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2156812----T:  2159417 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2159417----T:  2162022 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2162022----T:  2164627 	 St: c0036000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2164627----T:  2167232 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2167232----T:  2169837 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2169837----T:  2172442 	 St: c0029000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2172442----T:  2175047 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2175047----T:  2177652 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2177652----T:  2180257 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2180257----T:  2182862 	 St: c0037000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2182862----T:  2185467 	 St: c0023000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2185467----T:  2188072 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2188072----T:  2190677 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2190677----T:  2193282 	 St: c002a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2193282----T:  2195887 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2195887----T:  2198492 	 St: c0031000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2198492----T:  2201097 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2201097----T:  2203702 	 St: c0035000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2203702----T:  2206307 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2206307----T:  2208912 	 St: c003d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2208912----T:  2211517 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2211517----T:  2214122 	 St: c0038000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2214122----T:  2216727 	 St: c0044000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2216727----T:  2219332 	 St: c003a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2219332----T:  2221937 	 St: c004d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2221937----T:  2224542 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2224542----T:  2227147 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2227147----T:  2229752 	 St: c0050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2229752----T:  2232357 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2232357----T:  2234962 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2234962----T:  2237567 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2237567----T:  2240172 	 St: c0061000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2240172----T:  2242777 	 St: c005d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2242777----T:  2245382 	 St: c0054000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2245382----T:  2247987 	 St: c0069000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2247987----T:  2250592 	 St: c006f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2250592----T:  2253197 	 St: c004b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2253197----T:  2255802 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2255802----T:  2258407 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2258407----T:  2261012 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2261012----T:  2263617 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2263617----T:  2266222 	 St: c0056000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2266222----T:  2268827 	 St: c005e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2268827----T:  2271432 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2271432----T:  2274037 	 St: c0052000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2274037----T:  2276642 	 St: c0047000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2276642----T:  2279247 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2279247----T:  2281852 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2281852----T:  2284457 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2284457----T:  2287062 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2287062----T:  2289667 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2289667----T:  2292272 	 St: c004a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2292272----T:  2294877 	 St: c003e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2294877----T:  2297482 	 St: c0043000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2297482----T:  2300087 	 St: c005a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2300087----T:  2302692 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2302692----T:  2305297 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2305297----T:  2307902 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2307902----T:  2310507 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2310507----T:  2313112 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2313112----T:  2315717 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2315717----T:  2318322 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2318322----T:  2320927 	 St: c013f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2320927----T:  2323532 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2323532----T:  2326137 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2326137----T:  2328742 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2328742----T:  2331347 	 St: c0072000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2331347----T:  2333952 	 St: c00bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2333952----T:  2336557 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2336557----T:  2339162 	 St: c0147000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2339162----T:  2341767 	 St: c0141000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2341767----T:  2344372 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2344372----T:  2346977 	 St: c0074000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2346977----T:  2349582 	 St: c01aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2349582----T:  2352187 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2352187----T:  2354792 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2354792----T:  2357397 	 St: c01a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2357397----T:  2360002 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2360002----T:  2362607 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2362607----T:  2365212 	 St: c013b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2365212----T:  2367817 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2367817----T:  2370422 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2370422----T:  2373027 	 St: c00dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2373027----T:  2375632 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2375632----T:  2378237 	 St: c019f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2378237----T:  2380842 	 St: c019d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2380842----T:  2383447 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2383447----T:  2386052 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2386052----T:  2388657 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2388657----T:  2391262 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2391262----T:  2393867 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2393867----T:  2396472 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2396472----T:  2399077 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2399077----T:  2401682 	 St: c01fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2401682----T:  2404287 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2404287----T:  2406892 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2406892----T:  2409497 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2409497----T:  2412102 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2412102----T:  2414707 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2414707----T:  2417312 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2417312----T:  2419917 	 St: c021b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2419917----T:  2422522 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2422522----T:  2425127 	 St: c0227000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2425127----T:  2427732 	 St: c021d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2427732----T:  2430337 	 St: c021e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2430337----T:  2432942 	 St: c0228000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2432942----T:  2435547 	 St: c0217000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2435547----T:  2438152 	 St: c0222000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2438152----T:  2440757 	 St: c0223000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2440757----T:  2443362 	 St: c022b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2443362----T:  2445967 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2445967----T:  2448572 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2448572----T:  2451177 	 St: c00cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2451177----T:  2453782 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2453782----T:  2456387 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2456387----T:  2458992 	 St: c00e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2458992----T:  2461597 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2461597----T:  2464202 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2464202----T:  2466807 	 St: c00cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2466807----T:  2469412 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2469412----T:  2472017 	 St: c00ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2472017----T:  2474622 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2474622----T:  2477227 	 St: c00e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2477227----T:  2479832 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2479832----T:  2482437 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2482437----T:  2485042 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2485042----T:  2487647 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2487647----T:  2490252 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2490252----T:  2492857 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2492857----T:  2495462 	 St: c0131000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2495462----T:  2498067 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2498067----T:  2500672 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2500672----T:  2503277 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2503277----T:  2505882 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2505882----T:  2508487 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2508487----T:  2511092 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2511092----T:  2513697 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2513697----T:  2516302 	 St: c011e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2516302----T:  2518907 	 St: c0135000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2518907----T:  2521512 	 St: c0134000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2521512----T:  2524117 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2524117----T:  2526722 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2526722----T:  2529327 	 St: c0149000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2529327----T:  2531932 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2531932----T:  2534537 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2534537----T:  2537142 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2537142----T:  2539747 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2539747----T:  2542352 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2542352----T:  2544957 	 St: c0119000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2544957----T:  2547562 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2547562----T:  2550167 	 St: c00b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2550167----T:  2552772 	 St: c0107000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2552772----T:  2555377 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2555377----T:  2557982 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2557982----T:  2560587 	 St: c00de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2560587----T:  2563192 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2563192----T:  2565797 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2565797----T:  2568402 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2568402----T:  2571007 	 St: c0121000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2571007----T:  2573612 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2573612----T:  2576217 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2576217----T:  2578822 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2578822----T:  2581427 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2581427----T:  2584032 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2584032----T:  2586637 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2586637----T:  2589242 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2589242----T:  2591847 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2591847----T:  2594452 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2594452----T:  2597057 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2597057----T:  2599662 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2599662----T:  2602267 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2602267----T:  2604872 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2604872----T:  2607477 	 St: c0199000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2607477----T:  2610082 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2610082----T:  2612687 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2612687----T:  2615292 	 St: c01a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2615292----T:  2617897 	 St: c0126000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2617897----T:  2620502 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2620502----T:  2623107 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2623107----T:  2625712 	 St: c0194000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2625712----T:  2628317 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2628317----T:  2630922 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2630922----T:  2633527 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2633527----T:  2636132 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2636132----T:  2638737 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2638737----T:  2641342 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2641342----T:  2643947 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2643947----T:  2646552 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2646552----T:  2649157 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2649157----T:  2651762 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2651762----T:  2654367 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2654367----T:  2656972 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2656972----T:  2659577 	 St: c01ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2659577----T:  2662182 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2662182----T:  2664787 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2664787----T:  2667392 	 St: c0193000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2667392----T:  2669997 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2669997----T:  2672602 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2672602----T:  2675207 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2675207----T:  2677812 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2677812----T:  2680417 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2680417----T:  2683022 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2683022----T:  2685627 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2685627----T:  2688232 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2688232----T:  2690837 	 St: c01b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2690837----T:  2693442 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2693442----T:  2696047 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2696047----T:  2698652 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2698652----T:  2701257 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2701257----T:  2703862 	 St: c01a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2703862----T:  2706467 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2706467----T:  2709072 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2709072----T:  2711677 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2711677----T:  2714282 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2714282----T:  2716887 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2716887----T:  2719492 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2719492----T:  2722097 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2722097----T:  2724702 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2724702----T:  2727307 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2727307----T:  2729912 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2729912----T:  2732517 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2732517----T:  2735122 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2735122----T:  2737727 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2737727----T:  2740332 	 St: c017b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2740332----T:  2742937 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2742937----T:  2745542 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2745542----T:  2748147 	 St: c0213000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2748147----T:  2750752 	 St: c0212000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2750752----T:  2753357 	 St: c0215000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2753357----T:  2755962 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2755962----T:  2758567 	 St: c0218000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2758567----T:  2761172 	 St: c021a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2761172----T:  2763777 	 St: c020e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2763777----T:  2766382 	 St: c022e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2994217----T:  2997141 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(1.974342)
F:  2997141----T:  2999676 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2999677----T:  3002212 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3224363----T:  3674643 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(304.037811)
F:  3224906----T:  3227511 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3227511----T:  3230116 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3230116----T:  3232721 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3232721----T:  3235326 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3235326----T:  3237931 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3237931----T:  3240536 	 St: c003f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3240536----T:  3243141 	 St: c003c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3243141----T:  3245746 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3245746----T:  3248351 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3248351----T:  3250956 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3250956----T:  3253561 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3253561----T:  3256166 	 St: c005c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3256166----T:  3258771 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3258771----T:  3261376 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3261376----T:  3263981 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3263981----T:  3266586 	 St: c00b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3266586----T:  3269191 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3269191----T:  3271796 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3271796----T:  3274401 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3274401----T:  3277006 	 St: c00d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3277006----T:  3279611 	 St: c00fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3279611----T:  3282216 	 St: c00d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3282216----T:  3284821 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3284821----T:  3287426 	 St: c00f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3287426----T:  3290031 	 St: c0102000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3290031----T:  3292636 	 St: c00d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3292636----T:  3295241 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3295241----T:  3297846 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3297846----T:  3300451 	 St: c00fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3300451----T:  3303056 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3303056----T:  3305661 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3305661----T:  3308266 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3308266----T:  3310871 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3310871----T:  3313476 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3313476----T:  3316081 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3316081----T:  3318686 	 St: c00c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3318686----T:  3321291 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3321291----T:  3323896 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3323896----T:  3326501 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3326501----T:  3329106 	 St: c00f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3329106----T:  3331711 	 St: c00e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3331711----T:  3334316 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3334316----T:  3336921 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3336921----T:  3339526 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3339526----T:  3342131 	 St: c00d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3342131----T:  3344736 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3344736----T:  3347341 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3347341----T:  3349946 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3349946----T:  3352551 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3352551----T:  3355156 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3355156----T:  3357761 	 St: c0106000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3357761----T:  3360366 	 St: c00ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3360366----T:  3362971 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3362971----T:  3365576 	 St: c010d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3365576----T:  3368181 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3368181----T:  3370786 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3370786----T:  3373391 	 St: c00cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3373391----T:  3375996 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3375996----T:  3378601 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3378601----T:  3381206 	 St: c014b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3381206----T:  3383811 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3383811----T:  3386416 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3386416----T:  3389021 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3389021----T:  3391626 	 St: c0125000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3391626----T:  3394231 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3394231----T:  3396836 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3396836----T:  3399441 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3399441----T:  3402046 	 St: c0117000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3402046----T:  3404651 	 St: c011a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3404651----T:  3407256 	 St: c0148000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3407256----T:  3409861 	 St: c0143000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3409861----T:  3412466 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3412466----T:  3415071 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3415071----T:  3417676 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3417676----T:  3420281 	 St: c0197000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3420281----T:  3422886 	 St: c01a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3422886----T:  3425491 	 St: c0195000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3425491----T:  3428096 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3428096----T:  3430701 	 St: c015b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3430701----T:  3433306 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3433306----T:  3435911 	 St: c0179000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3435911----T:  3438516 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3438516----T:  3441121 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3441121----T:  3443726 	 St: c018b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3443726----T:  3446331 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3446331----T:  3448936 	 St: c018f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3448936----T:  3451541 	 St: c018d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3451541----T:  3454146 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3454146----T:  3456751 	 St: c0186000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3456751----T:  3459356 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3459356----T:  3461961 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3461961----T:  3464566 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3464566----T:  3467171 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3467171----T:  3469776 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3469776----T:  3472381 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3472381----T:  3474986 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3474986----T:  3477591 	 St: c01ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3477591----T:  3480196 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3480196----T:  3482801 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3482801----T:  3485406 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3485406----T:  3488011 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3488011----T:  3490616 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3490616----T:  3493221 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3493221----T:  3495826 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3495826----T:  3498431 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3498431----T:  3501036 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3501036----T:  3503641 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3503641----T:  3506246 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3506246----T:  3508851 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3508851----T:  3511456 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3511456----T:  3514061 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3514061----T:  3516666 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3516666----T:  3519271 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3519271----T:  3521876 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3521876----T:  3524481 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3524481----T:  3527086 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3527086----T:  3529691 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3529691----T:  3532296 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3532296----T:  3534901 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3534901----T:  3537506 	 St: c01ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3537506----T:  3540111 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3540111----T:  3542716 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3542716----T:  3545321 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3545321----T:  3547926 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3547926----T:  3550531 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3550531----T:  3553136 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3553136----T:  3555741 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3555741----T:  3558346 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3558346----T:  3560951 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3560951----T:  3563556 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3563556----T:  3566161 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3566161----T:  3568766 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3568766----T:  3571371 	 St: c020f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3571371----T:  3573976 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3573976----T:  3576581 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3576581----T:  3579186 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3579186----T:  3581791 	 St: c0114000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3581791----T:  3584396 	 St: c0214000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3584396----T:  3587001 	 St: c0219000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3587001----T:  3589606 	 St: c0224000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3589606----T:  3592211 	 St: c0226000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3592211----T:  3594816 	 St: c022a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3594816----T:  3597421 	 St: c0137000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3597421----T:  3600026 	 St: c0138000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3600026----T:  3602631 	 St: c022d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3602631----T:  3605236 	 St: c022f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3605236----T:  3607841 	 St: c0123000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3607841----T:  3610446 	 St: c0124000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3610446----T:  3613051 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3613051----T:  3615656 	 St: c016d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3615656----T:  3618261 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3618261----T:  3620866 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3620866----T:  3623471 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3623471----T:  3626076 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3626076----T:  3628681 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3628681----T:  3631286 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3631286----T:  3633891 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3633891----T:  3636496 	 St: c0163000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3636496----T:  3639101 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3639101----T:  3641706 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3641706----T:  3644311 	 St: c0188000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3644311----T:  3646916 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3646916----T:  3649521 	 St: c018a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3649521----T:  3652126 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3652126----T:  3654731 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3654731----T:  3657336 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3657336----T:  3659941 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3659941----T:  3662546 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3662546----T:  3665151 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3665151----T:  3667756 	 St: c021f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3667756----T:  3670361 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3896792----T:  3901083 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(2.897367)
F:  3901083----T:  3903618 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3903619----T:  3906154 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4128305----T:  4181930 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(36.208641)
F:  4404080----T:  4408442 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(2.945307)
F:  4408442----T:  4410977 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4410978----T:  4413513 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4635664----T:  4723335 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(59.197163)
F:  4945485----T:  4949845 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(2.943957)
F:  4949845----T:  4952380 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4952381----T:  4954916 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5177067----T:  5211221 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(23.061445)
F:  5433371----T:  5435431 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(1.390952)
F:  5435431----T:  5437966 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5437967----T:  5440502 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5662653----T:  5667981 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(3.597569)
F:  5890131----T:  5891225 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(0.738690)
F:  5891225----T:  5893760 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5893761----T:  5896296 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6118447----T:  6120672 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(1.502363)
F:  6342822----T:  6343794 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.656313)
F:  6343794----T:  6346329 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6346330----T:  6348935 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6346330----T:  6354570 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6357175----T:  6359780 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6357175----T:  6365415 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6368020----T:  6370625 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6368020----T:  6383715 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6386320----T:  6388925 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6386320----T:  6409523 	 St: 0 Sz: 192512 	 Sm: 0 	 T: device_sync(15.667117)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 1852611(cycle), 1250.918945(us)
Tot_kernel_exec_time_and_fault_time: 43439091(cycle), 29330.919922(us)
Tot_memcpy_h2d_time: 1650870(cycle), 1114.699585(us)
Tot_memcpy_d2h_time: 25350(cycle), 17.116814(us)
Tot_memcpy_time: 1676220(cycle), 1131.816284(us)
Tot_devicesync_time: 65798(cycle), 44.428089(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 91148(cycle), 61.544903(us)
GPGPU-Sim: *** exit detected ***
