
raspbian-preinstalled/top:     file format elf32-littlearm


Disassembly of section .init:

00011c20 <_init@@Base>:
   11c20:	push	{r3, lr}
   11c24:	bl	13348 <pclose@plt+0x118c>
   11c28:	pop	{r3, pc}

Disassembly of section .plt:

00011c2c <dev_to_tty@plt-0x14>:
   11c2c:	push	{lr}		; (str lr, [sp, #-4]!)
   11c30:	ldr	lr, [pc, #4]	; 11c3c <_init@@Base+0x1c>
   11c34:	add	lr, pc, lr
   11c38:	ldr	pc, [lr, #8]!
   11c3c:	ldrdeq	r5, [r2], -r8

00011c40 <dev_to_tty@plt>:
   11c40:	add	ip, pc, #0, 12
   11c44:	add	ip, ip, #151552	; 0x25000
   11c48:	ldr	pc, [ip, #472]!	; 0x1d8

00011c4c <calloc@plt>:
   11c4c:	add	ip, pc, #0, 12
   11c50:	add	ip, ip, #151552	; 0x25000
   11c54:	ldr	pc, [ip, #464]!	; 0x1d0

00011c58 <signal_name_to_number@plt>:
   11c58:	add	ip, pc, #0, 12
   11c5c:	add	ip, ip, #151552	; 0x25000
   11c60:	ldr	pc, [ip, #456]!	; 0x1c8

00011c64 <strstr@plt>:
   11c64:	add	ip, pc, #0, 12
   11c68:	add	ip, ip, #151552	; 0x25000
   11c6c:	ldr	pc, [ip, #448]!	; 0x1c0

00011c70 <raise@plt>:
   11c70:	add	ip, pc, #0, 12
   11c74:	add	ip, ip, #151552	; 0x25000
   11c78:	ldr	pc, [ip, #440]!	; 0x1b8

00011c7c <strverscmp@plt>:
   11c7c:	add	ip, pc, #0, 12
   11c80:	add	ip, ip, #151552	; 0x25000
   11c84:	ldr	pc, [ip, #432]!	; 0x1b0

00011c88 <getpwnam@plt>:
   11c88:	add	ip, pc, #0, 12
   11c8c:	add	ip, ip, #151552	; 0x25000
   11c90:	ldr	pc, [ip, #424]!	; 0x1a8

00011c94 <strcasestr@plt>:
   11c94:	add	ip, pc, #0, 12
   11c98:	add	ip, ip, #151552	; 0x25000
   11c9c:	ldr	pc, [ip, #416]!	; 0x1a0

00011ca0 <strcmp@plt>:
   11ca0:	add	ip, pc, #0, 12
   11ca4:	add	ip, ip, #151552	; 0x25000
   11ca8:	ldr	pc, [ip, #408]!	; 0x198

00011cac <strtol@plt>:
   11cac:	add	ip, pc, #0, 12
   11cb0:	add	ip, ip, #151552	; 0x25000
   11cb4:	ldr	pc, [ip, #400]!	; 0x190

00011cb8 <getpwuid@plt>:
   11cb8:	add	ip, pc, #0, 12
   11cbc:	add	ip, ip, #151552	; 0x25000
   11cc0:	ldr	pc, [ip, #392]!	; 0x188

00011cc4 <read@plt>:
   11cc4:	add	ip, pc, #0, 12
   11cc8:	add	ip, ip, #151552	; 0x25000
   11ccc:	ldr	pc, [ip, #384]!	; 0x180

00011cd0 <tcflush@plt>:
   11cd0:	add	ip, pc, #0, 12
   11cd4:	add	ip, ip, #151552	; 0x25000
   11cd8:	ldr	pc, [ip, #376]!	; 0x178

00011cdc <meminfo@plt>:
   11cdc:	add	ip, pc, #0, 12
   11ce0:	add	ip, ip, #151552	; 0x25000
   11ce4:	ldr	pc, [ip, #368]!	; 0x170

00011ce8 <fflush@plt>:
   11ce8:	add	ip, pc, #0, 12
   11cec:	add	ip, ip, #151552	; 0x25000
   11cf0:	ldr	pc, [ip, #360]!	; 0x168

00011cf4 <wcwidth@plt>:
   11cf4:	add	ip, pc, #0, 12
   11cf8:	add	ip, ip, #151552	; 0x25000
   11cfc:	ldr	pc, [ip, #352]!	; 0x160

00011d00 <getuid@plt>:
   11d00:	add	ip, pc, #0, 12
   11d04:	add	ip, ip, #151552	; 0x25000
   11d08:	ldr	pc, [ip, #344]!	; 0x158

00011d0c <sigprocmask@plt>:
   11d0c:	add	ip, pc, #0, 12
   11d10:	add	ip, ip, #151552	; 0x25000
   11d14:	ldr	pc, [ip, #336]!	; 0x150

00011d18 <memmove@plt>:
   11d18:	add	ip, pc, #0, 12
   11d1c:	add	ip, ip, #151552	; 0x25000
   11d20:	ldr	pc, [ip, #328]!	; 0x148

00011d24 <free@plt>:
   11d24:	add	ip, pc, #0, 12
   11d28:	add	ip, ip, #151552	; 0x25000
   11d2c:	ldr	pc, [ip, #320]!	; 0x140

00011d30 <fgets@plt>:
   11d30:	add	ip, pc, #0, 12
   11d34:	add	ip, ip, #151552	; 0x25000
   11d38:	ldr	pc, [ip, #312]!	; 0x138

00011d3c <ferror@plt>:
   11d3c:	add	ip, pc, #0, 12
   11d40:	add	ip, ip, #151552	; 0x25000
   11d44:	ldr	pc, [ip, #304]!	; 0x130

00011d48 <_exit@plt>:
   11d48:	add	ip, pc, #0, 12
   11d4c:	add	ip, ip, #151552	; 0x25000
   11d50:	ldr	pc, [ip, #296]!	; 0x128

00011d54 <__vsnprintf_chk@plt>:
   11d54:	add	ip, pc, #0, 12
   11d58:	add	ip, ip, #151552	; 0x25000
   11d5c:	ldr	pc, [ip, #288]!	; 0x120

00011d60 <memcpy@plt>:
   11d60:	add	ip, pc, #0, 12
   11d64:	add	ip, ip, #151552	; 0x25000
   11d68:	ldr	pc, [ip, #280]!	; 0x118

00011d6c <signal@plt>:
   11d6c:	add	ip, pc, #0, 12
   11d70:	add	ip, ip, #151552	; 0x25000
   11d74:	ldr	pc, [ip, #272]!	; 0x110

00011d78 <time@plt>:
   11d78:	add	ip, pc, #0, 12
   11d7c:	add	ip, ip, #151552	; 0x25000
   11d80:	ldr	pc, [ip, #264]!	; 0x108

00011d84 <lookup_wchan@plt>:
   11d84:	add	ip, pc, #0, 12
   11d88:	add	ip, ip, #151552	; 0x25000
   11d8c:	ldr	pc, [ip, #256]!	; 0x100

00011d90 <tgoto@plt>:
   11d90:	add	ip, pc, #0, 12
   11d94:	add	ip, ip, #151552	; 0x25000
   11d98:	ldr	pc, [ip, #248]!	; 0xf8

00011d9c <dcgettext@plt>:
   11d9c:	add	ip, pc, #0, 12
   11da0:	add	ip, ip, #151552	; 0x25000
   11da4:	ldr	pc, [ip, #240]!	; 0xf0

00011da8 <__stack_chk_fail@plt>:
   11da8:	add	ip, pc, #0, 12
   11dac:	add	ip, ip, #151552	; 0x25000
   11db0:	ldr	pc, [ip, #232]!	; 0xe8

00011db4 <rewind@plt>:
   11db4:	add	ip, pc, #0, 12
   11db8:	add	ip, ip, #151552	; 0x25000
   11dbc:	ldr	pc, [ip, #224]!	; 0xe0

00011dc0 <dup2@plt>:
   11dc0:	add	ip, pc, #0, 12
   11dc4:	add	ip, ip, #151552	; 0x25000
   11dc8:	ldr	pc, [ip, #216]!	; 0xd8

00011dcc <realloc@plt>:
   11dcc:	add	ip, pc, #0, 12
   11dd0:	add	ip, ip, #151552	; 0x25000
   11dd4:	ldr	pc, [ip, #208]!	; 0xd0

00011dd8 <dup@plt>:
   11dd8:	add	ip, pc, #0, 12
   11ddc:	add	ip, ip, #151552	; 0x25000
   11de0:	ldr	pc, [ip, #200]!	; 0xc8

00011de4 <signal_number_to_name@plt>:
   11de4:	add	ip, pc, #0, 12
   11de8:	add	ip, ip, #151552	; 0x25000
   11dec:	ldr	pc, [ip, #192]!	; 0xc0

00011df0 <textdomain@plt>:
   11df0:	add	ip, pc, #0, 12
   11df4:	add	ip, ip, #151552	; 0x25000
   11df8:	ldr	pc, [ip, #184]!	; 0xb8

00011dfc <strcasecmp@plt>:
   11dfc:	add	ip, pc, #0, 12
   11e00:	add	ip, ip, #151552	; 0x25000
   11e04:	ldr	pc, [ip, #176]!	; 0xb0

00011e08 <cpuinfo@plt>:
   11e08:	add	ip, pc, #0, 12
   11e0c:	add	ip, ip, #151552	; 0x25000
   11e10:	ldr	pc, [ip, #168]!	; 0xa8

00011e14 <sigaction@plt>:
   11e14:	add	ip, pc, #0, 12
   11e18:	add	ip, ip, #151552	; 0x25000
   11e1c:	ldr	pc, [ip, #160]!	; 0xa0

00011e20 <__memcpy_chk@plt>:
   11e20:	add	ip, pc, #0, 12
   11e24:	add	ip, ip, #151552	; 0x25000
   11e28:	ldr	pc, [ip, #152]!	; 0x98

00011e2c <uptime@plt>:
   11e2c:	add	ip, pc, #0, 12
   11e30:	add	ip, ip, #151552	; 0x25000
   11e34:	ldr	pc, [ip, #144]!	; 0x90

00011e38 <strcat@plt>:
   11e38:	add	ip, pc, #0, 12
   11e3c:	add	ip, ip, #151552	; 0x25000
   11e40:	ldr	pc, [ip, #136]!	; 0x88

00011e44 <ioctl@plt>:
   11e44:	add	ip, pc, #0, 12
   11e48:	add	ip, ip, #151552	; 0x25000
   11e4c:	ldr	pc, [ip, #128]!	; 0x80

00011e50 <usleep@plt>:
   11e50:	add	ip, pc, #0, 12
   11e54:	add	ip, ip, #151552	; 0x25000
   11e58:	ldr	pc, [ip, #120]!	; 0x78

00011e5c <tcsetattr@plt>:
   11e5c:	add	ip, pc, #0, 12
   11e60:	add	ip, ip, #151552	; 0x25000
   11e64:	ldr	pc, [ip, #112]!	; 0x70

00011e68 <strcpy@plt>:
   11e68:	add	ip, pc, #0, 12
   11e6c:	add	ip, ip, #151552	; 0x25000
   11e70:	ldr	pc, [ip, #104]!	; 0x68

00011e74 <__strcpy_chk@plt>:
   11e74:	add	ip, pc, #0, 12
   11e78:	add	ip, ip, #151552	; 0x25000
   11e7c:	ldr	pc, [ip, #96]!	; 0x60

00011e80 <fread@plt>:
   11e80:	add	ip, pc, #0, 12
   11e84:	add	ip, ip, #151552	; 0x25000
   11e88:	ldr	pc, [ip, #88]!	; 0x58

00011e8c <__fpending@plt>:
   11e8c:	add	ip, pc, #0, 12
   11e90:	add	ip, ip, #151552	; 0x25000
   11e94:	ldr	pc, [ip, #80]!	; 0x50

00011e98 <numa_init@plt>:
   11e98:	add	ip, pc, #0, 12
   11e9c:	add	ip, ip, #151552	; 0x25000
   11ea0:	ldr	pc, [ip, #72]!	; 0x48

00011ea4 <error@plt>:
   11ea4:	add	ip, pc, #0, 12
   11ea8:	add	ip, ip, #151552	; 0x25000
   11eac:	ldr	pc, [ip, #64]!	; 0x40

00011eb0 <strtof@plt>:
   11eb0:	add	ip, pc, #0, 12
   11eb4:	add	ip, ip, #151552	; 0x25000
   11eb8:	ldr	pc, [ip, #56]!	; 0x38

00011ebc <getenv@plt>:
   11ebc:	add	ip, pc, #0, 12
   11ec0:	add	ip, ip, #151552	; 0x25000
   11ec4:	ldr	pc, [ip, #48]!	; 0x30

00011ec8 <setpriority@plt>:
   11ec8:	add	ip, pc, #0, 12
   11ecc:	add	ip, ip, #151552	; 0x25000
   11ed0:	ldr	pc, [ip, #40]!	; 0x28

00011ed4 <puts@plt>:
   11ed4:	add	ip, pc, #0, 12
   11ed8:	add	ip, ip, #151552	; 0x25000
   11edc:	ldr	pc, [ip, #32]!

00011ee0 <__libc_start_main@plt>:
   11ee0:	add	ip, pc, #0, 12
   11ee4:	add	ip, ip, #151552	; 0x25000
   11ee8:	ldr	pc, [ip, #24]!

00011eec <strerror@plt>:
   11eec:	add	ip, pc, #0, 12
   11ef0:	add	ip, ip, #151552	; 0x25000
   11ef4:	ldr	pc, [ip, #16]!

00011ef8 <tcdrain@plt>:
   11ef8:	add	ip, pc, #0, 12
   11efc:	add	ip, ip, #151552	; 0x25000
   11f00:	ldr	pc, [ip, #8]!

00011f04 <__ctype_tolower_loc@plt>:
   11f04:	add	ip, pc, #0, 12
   11f08:	add	ip, ip, #151552	; 0x25000
   11f0c:	ldr	pc, [ip, #0]!

00011f10 <__ctype_toupper_loc@plt>:
   11f10:	add	ip, pc, #0, 12
   11f14:	add	ip, ip, #36, 20	; 0x24000
   11f18:	ldr	pc, [ip, #4088]!	; 0xff8

00011f1c <__gmon_start__@plt>:
   11f1c:	add	ip, pc, #0, 12
   11f20:	add	ip, ip, #36, 20	; 0x24000
   11f24:	ldr	pc, [ip, #4080]!	; 0xff0

00011f28 <freopen64@plt>:
   11f28:	add	ip, pc, #0, 12
   11f2c:	add	ip, ip, #36, 20	; 0x24000
   11f30:	ldr	pc, [ip, #4072]!	; 0xfe8

00011f34 <kill@plt>:
   11f34:	add	ip, pc, #0, 12
   11f38:	add	ip, ip, #36, 20	; 0x24000
   11f3c:	ldr	pc, [ip, #4064]!	; 0xfe0

00011f40 <__ctype_b_loc@plt>:
   11f40:	add	ip, pc, #0, 12
   11f44:	add	ip, ip, #36, 20	; 0x24000
   11f48:	ldr	pc, [ip, #4056]!	; 0xfd8

00011f4c <getpid@plt>:
   11f4c:	add	ip, pc, #0, 12
   11f50:	add	ip, ip, #36, 20	; 0x24000
   11f54:	ldr	pc, [ip, #4048]!	; 0xfd0

00011f58 <exit@plt>:
   11f58:	add	ip, pc, #0, 12
   11f5c:	add	ip, ip, #36, 20	; 0x24000
   11f60:	ldr	pc, [ip, #4040]!	; 0xfc8

00011f64 <pselect@plt>:
   11f64:	add	ip, pc, #0, 12
   11f68:	add	ip, ip, #36, 20	; 0x24000
   11f6c:	ldr	pc, [ip, #4032]!	; 0xfc0

00011f70 <strtoul@plt>:
   11f70:	add	ip, pc, #0, 12
   11f74:	add	ip, ip, #36, 20	; 0x24000
   11f78:	ldr	pc, [ip, #4024]!	; 0xfb8

00011f7c <strlen@plt>:
   11f7c:	add	ip, pc, #0, 12
   11f80:	add	ip, ip, #36, 20	; 0x24000
   11f84:	ldr	pc, [ip, #4016]!	; 0xfb0

00011f88 <__libc_current_sigrtmax@plt>:
   11f88:	add	ip, pc, #0, 12
   11f8c:	add	ip, ip, #36, 20	; 0x24000
   11f90:	ldr	pc, [ip, #4008]!	; 0xfa8

00011f94 <strchr@plt>:
   11f94:	add	ip, pc, #0, 12
   11f98:	add	ip, ip, #36, 20	; 0x24000
   11f9c:	ldr	pc, [ip, #4000]!	; 0xfa0

00011fa0 <sigfillset@plt>:
   11fa0:	add	ip, pc, #0, 12
   11fa4:	add	ip, ip, #36, 20	; 0x24000
   11fa8:	ldr	pc, [ip, #3992]!	; 0xf98

00011fac <__errno_location@plt>:
   11fac:	add	ip, pc, #0, 12
   11fb0:	add	ip, ip, #36, 20	; 0x24000
   11fb4:	ldr	pc, [ip, #3984]!	; 0xf90

00011fb8 <__strcat_chk@plt>:
   11fb8:	add	ip, pc, #0, 12
   11fbc:	add	ip, ip, #36, 20	; 0x24000
   11fc0:	ldr	pc, [ip, #3976]!	; 0xf88

00011fc4 <snprintf@plt>:
   11fc4:	add	ip, pc, #0, 12
   11fc8:	add	ip, ip, #36, 20	; 0x24000
   11fcc:	ldr	pc, [ip, #3968]!	; 0xf80

00011fd0 <__cxa_atexit@plt>:
   11fd0:	add	ip, pc, #0, 12
   11fd4:	add	ip, ip, #36, 20	; 0x24000
   11fd8:	ldr	pc, [ip, #3960]!	; 0xf78

00011fdc <mkdir@plt>:
   11fdc:	add	ip, pc, #0, 12
   11fe0:	add	ip, ip, #36, 20	; 0x24000
   11fe4:	ldr	pc, [ip, #3952]!	; 0xf70

00011fe8 <memset@plt>:
   11fe8:	add	ip, pc, #0, 12
   11fec:	add	ip, ip, #36, 20	; 0x24000
   11ff0:	ldr	pc, [ip, #3944]!	; 0xf68

00011ff4 <strncpy@plt>:
   11ff4:	add	ip, pc, #0, 12
   11ff8:	add	ip, ip, #36, 20	; 0x24000
   11ffc:	ldr	pc, [ip, #3936]!	; 0xf60

00012000 <fscanf@plt>:
   12000:	add	ip, pc, #0, 12
   12004:	add	ip, ip, #36, 20	; 0x24000
   12008:	ldr	pc, [ip, #3928]!	; 0xf58

0001200c <readeither@plt>:
   1200c:	add	ip, pc, #0, 12
   12010:	add	ip, ip, #36, 20	; 0x24000
   12014:	ldr	pc, [ip, #3920]!	; 0xf50

00012018 <fileno@plt>:
   12018:	add	ip, pc, #0, 12
   1201c:	add	ip, ip, #36, 20	; 0x24000
   12020:	ldr	pc, [ip, #3912]!	; 0xf48

00012024 <putp@plt>:
   12024:	add	ip, pc, #0, 12
   12028:	add	ip, ip, #36, 20	; 0x24000
   1202c:	ldr	pc, [ip, #3904]!	; 0xf40

00012030 <closeproc@plt>:
   12030:	add	ip, pc, #0, 12
   12034:	add	ip, ip, #36, 20	; 0x24000
   12038:	ldr	pc, [ip, #3896]!	; 0xf38

0001203c <__fprintf_chk@plt>:
   1203c:	add	ip, pc, #0, 12
   12040:	add	ip, ip, #36, 20	; 0x24000
   12044:	ldr	pc, [ip, #3888]!	; 0xf30

00012048 <memchr@plt>:
   12048:	add	ip, pc, #0, 12
   1204c:	add	ip, ip, #36, 20	; 0x24000
   12050:	ldr	pc, [ip, #3880]!	; 0xf28

00012054 <setupterm@plt>:
   12054:	add	ip, pc, #0, 12
   12058:	add	ip, ip, #36, 20	; 0x24000
   1205c:	ldr	pc, [ip, #3872]!	; 0xf20

00012060 <fclose@plt>:
   12060:	add	ip, pc, #0, 12
   12064:	add	ip, ip, #36, 20	; 0x24000
   12068:	ldr	pc, [ip, #3864]!	; 0xf18

0001206c <get_pid_digits@plt>:
   1206c:	add	ip, pc, #0, 12
   12070:	add	ip, ip, #36, 20	; 0x24000
   12074:	ldr	pc, [ip, #3856]!	; 0xf10

00012078 <__fread_chk@plt>:
   12078:	add	ip, pc, #0, 12
   1207c:	add	ip, ip, #36, 20	; 0x24000
   12080:	ldr	pc, [ip, #3848]!	; 0xf08

00012084 <strtok@plt>:
   12084:	add	ip, pc, #0, 12
   12088:	add	ip, ip, #36, 20	; 0x24000
   1208c:	ldr	pc, [ip, #3840]!	; 0xf00

00012090 <look_up_our_self@plt>:
   12090:	add	ip, pc, #0, 12
   12094:	add	ip, ip, #36, 20	; 0x24000
   12098:	ldr	pc, [ip, #3832]!	; 0xef8

0001209c <setlocale@plt>:
   1209c:	add	ip, pc, #0, 12
   120a0:	add	ip, ip, #36, 20	; 0x24000
   120a4:	ldr	pc, [ip, #3824]!	; 0xef0

000120a8 <sigemptyset@plt>:
   120a8:	add	ip, pc, #0, 12
   120ac:	add	ip, ip, #36, 20	; 0x24000
   120b0:	ldr	pc, [ip, #3816]!	; 0xee8

000120b4 <popen@plt>:
   120b4:	add	ip, pc, #0, 12
   120b8:	add	ip, ip, #36, 20	; 0x24000
   120bc:	ldr	pc, [ip, #3808]!	; 0xee0

000120c0 <tparm@plt>:
   120c0:	add	ip, pc, #0, 12
   120c4:	add	ip, ip, #36, 20	; 0x24000
   120c8:	ldr	pc, [ip, #3800]!	; 0xed8

000120cc <setbuffer@plt>:
   120cc:	add	ip, pc, #0, 12
   120d0:	add	ip, ip, #36, 20	; 0x24000
   120d4:	ldr	pc, [ip, #3792]!	; 0xed0

000120d8 <strrchr@plt>:
   120d8:	add	ip, pc, #0, 12
   120dc:	add	ip, ip, #36, 20	; 0x24000
   120e0:	ldr	pc, [ip, #3784]!	; 0xec8

000120e4 <readproc@plt>:
   120e4:	add	ip, pc, #0, 12
   120e8:	add	ip, ip, #36, 20	; 0x24000
   120ec:	ldr	pc, [ip, #3776]!	; 0xec0

000120f0 <openproc@plt>:
   120f0:	add	ip, pc, #0, 12
   120f4:	add	ip, ip, #36, 20	; 0x24000
   120f8:	ldr	pc, [ip, #3768]!	; 0xeb8

000120fc <fputc@plt>:
   120fc:	add	ip, pc, #0, 12
   12100:	add	ip, ip, #36, 20	; 0x24000
   12104:	ldr	pc, [ip, #3760]!	; 0xeb0

00012108 <sscanf@plt>:
   12108:	add	ip, pc, #0, 12
   1210c:	add	ip, ip, #36, 20	; 0x24000
   12110:	ldr	pc, [ip, #3752]!	; 0xea8

00012114 <sprint_uptime@plt>:
   12114:	add	ip, pc, #0, 12
   12118:	add	ip, ip, #36, 20	; 0x24000
   1211c:	ldr	pc, [ip, #3744]!	; 0xea0

00012120 <fopen64@plt>:
   12120:	add	ip, pc, #0, 12
   12124:	add	ip, ip, #36, 20	; 0x24000
   12128:	ldr	pc, [ip, #3736]!	; 0xe98

0001212c <qsort@plt>:
   1212c:	add	ip, pc, #0, 12
   12130:	add	ip, ip, #36, 20	; 0x24000
   12134:	ldr	pc, [ip, #3728]!	; 0xe90

00012138 <strpbrk@plt>:
   12138:	add	ip, pc, #0, 12
   1213c:	add	ip, ip, #36, 20	; 0x24000
   12140:	ldr	pc, [ip, #3720]!	; 0xe88

00012144 <bindtextdomain@plt>:
   12144:	add	ip, pc, #0, 12
   12148:	add	ip, ip, #36, 20	; 0x24000
   1214c:	ldr	pc, [ip, #3712]!	; 0xe80

00012150 <fputs@plt>:
   12150:	add	ip, pc, #0, 12
   12154:	add	ip, ip, #36, 20	; 0x24000
   12158:	ldr	pc, [ip, #3704]!	; 0xe78

0001215c <abort@plt>:
   1215c:	add	ip, pc, #0, 12
   12160:	add	ip, ip, #36, 20	; 0x24000
   12164:	ldr	pc, [ip, #3696]!	; 0xe70

00012168 <close@plt>:
   12168:	add	ip, pc, #0, 12
   1216c:	add	ip, ip, #36, 20	; 0x24000
   12170:	ldr	pc, [ip, #3688]!	; 0xe68

00012174 <procps_linux_version@plt>:
   12174:	add	ip, pc, #0, 12
   12178:	add	ip, ip, #36, 20	; 0x24000
   1217c:	ldr	pc, [ip, #3680]!	; 0xe60

00012180 <numa_uninit@plt>:
   12180:	add	ip, pc, #0, 12
   12184:	add	ip, ip, #36, 20	; 0x24000
   12188:	ldr	pc, [ip, #3672]!	; 0xe58

0001218c <__snprintf_chk@plt>:
   1218c:	add	ip, pc, #0, 12
   12190:	add	ip, ip, #36, 20	; 0x24000
   12194:	ldr	pc, [ip, #3664]!	; 0xe50

00012198 <strspn@plt>:
   12198:	add	ip, pc, #0, 12
   1219c:	add	ip, ip, #36, 20	; 0x24000
   121a0:	ldr	pc, [ip, #3656]!	; 0xe48

000121a4 <mbtowc@plt>:
   121a4:	add	ip, pc, #0, 12
   121a8:	add	ip, ip, #36, 20	; 0x24000
   121ac:	ldr	pc, [ip, #3648]!	; 0xe40

000121b0 <tcgetattr@plt>:
   121b0:	add	ip, pc, #0, 12
   121b4:	add	ip, ip, #36, 20	; 0x24000
   121b8:	ldr	pc, [ip, #3640]!	; 0xe38

000121bc <pclose@plt>:
   121bc:	add	ip, pc, #0, 12
   121c0:	add	ip, ip, #36, 20	; 0x24000
   121c4:	ldr	pc, [ip, #3632]!	; 0xe30

Disassembly of section .text:

000121c8 <.text>:
   121c8:	ldr	r3, [pc, #1444]	; 12774 <pclose@plt+0x5b8>
   121cc:	push	{r7, fp, lr}
   121d0:	sub	sp, sp, #308	; 0x134
   121d4:	ldr	r3, [r3]
   121d8:	ldr	r0, [r1]
   121dc:	mov	r7, r1
   121e0:	str	r3, [sp, #300]	; 0x12c
   121e4:	bl	14ac0 <pclose@plt+0x2904>
   121e8:	ldr	r8, [pc, #1416]	; 12778 <pclose@plt+0x5bc>
   121ec:	ldr	r9, [pc, #1416]	; 1277c <pclose@plt+0x5c0>
   121f0:	sub	r6, r8, #3136	; 0xc40
   121f4:	ldr	r4, [pc, #1412]	; 12780 <pclose@plt+0x5c4>
   121f8:	sub	r6, r6, #12
   121fc:	mov	r5, #0
   12200:	add	r5, r5, #1
   12204:	add	r1, r9, #20
   12208:	str	r5, [r4, #-436]	; 0xfffffe4c
   1220c:	mov	r2, #140	; 0x8c
   12210:	sub	r0, r4, #576	; 0x240
   12214:	bl	11d60 <memcpy@plt>
   12218:	sub	r3, r4, #2160	; 0x870
   1221c:	sub	r3, r3, #12
   12220:	str	r3, [r4, #616]	; 0x268
   12224:	sub	sl, r4, #384	; 0x180
   12228:	sub	lr, r4, #320	; 0x140
   1222c:	sub	ip, r4, #256	; 0x100
   12230:	sub	r0, r4, #192	; 0xc0
   12234:	sub	r1, r4, #128	; 0x80
   12238:	sub	r2, r4, #64	; 0x40
   1223c:	add	r3, r4, #620	; 0x26c
   12240:	str	r6, [r4, #552]	; 0x228
   12244:	str	r6, [r4, #556]	; 0x22c
   12248:	str	sl, [r4, #564]	; 0x234
   1224c:	str	lr, [r4, #568]	; 0x238
   12250:	str	ip, [r4, #572]	; 0x23c
   12254:	str	r0, [r4, #576]	; 0x240
   12258:	str	r1, [r4, #580]	; 0x244
   1225c:	str	r2, [r4, #584]	; 0x248
   12260:	str	r3, [r4, #612]	; 0x264
   12264:	str	r4, [r4, #560]	; 0x230
   12268:	cmp	r5, #4
   1226c:	add	r4, r4, #1392	; 0x570
   12270:	add	r9, r9, #140	; 0x8c
   12274:	add	r4, r4, #4
   12278:	bne	12200 <pclose@plt+0x44>
   1227c:	ldr	sl, [pc, #1280]	; 12784 <pclose@plt+0x5c8>
   12280:	ldr	r6, [pc, #1280]	; 12788 <pclose@plt+0x5cc>
   12284:	add	r1, sl, #4096	; 0x1000
   12288:	add	r3, sl, #4160	; 0x1040
   1228c:	ldr	r2, [pc, #1272]	; 1278c <pclose@plt+0x5d0>
   12290:	add	r3, r3, #28
   12294:	str	sl, [r1, #1480]	; 0x5c8
   12298:	str	r3, [sl, #1392]	; 0x570
   1229c:	ldr	r1, [pc, #1260]	; 12790 <pclose@plt+0x5d4>
   122a0:	ldr	r0, [pc, #1260]	; 12794 <pclose@plt+0x5d8>
   122a4:	str	sl, [r6, #4]
   122a8:	str	r2, [sp, #36]	; 0x24
   122ac:	bl	12120 <fopen64@plt>
   122b0:	subs	r4, r0, #0
   122b4:	beq	12308 <pclose@plt+0x14c>
   122b8:	add	r0, sp, #172	; 0xac
   122bc:	mov	r2, r4
   122c0:	mov	r1, #128	; 0x80
   122c4:	bl	11d30 <fgets@plt>
   122c8:	cmp	r0, #0
   122cc:	beq	12300 <pclose@plt+0x144>
   122d0:	mov	r3, #1
   122d4:	mov	r2, r4
   122d8:	mov	r1, #128	; 0x80
   122dc:	add	r0, sp, #172	; 0xac
   122e0:	str	r3, [r8, #-1460]	; 0xfffffa4c
   122e4:	bl	11d30 <fgets@plt>
   122e8:	cmp	r0, #0
   122ec:	beq	12300 <pclose@plt+0x144>
   122f0:	add	r0, sp, #172	; 0xac
   122f4:	ldr	r2, [pc, #1180]	; 12798 <pclose@plt+0x5dc>
   122f8:	ldr	r1, [pc, #1180]	; 1279c <pclose@plt+0x5e0>
   122fc:	bl	12108 <sscanf@plt>
   12300:	mov	r0, r4
   12304:	bl	12060 <fclose@plt>
   12308:	mov	r3, #0
   1230c:	ldr	r0, [pc, #1164]	; 127a0 <pclose@plt+0x5e4>
   12310:	strb	r3, [r6, #2076]	; 0x81c
   12314:	bl	11ebc <getenv@plt>
   12318:	subs	r4, r0, #0
   1231c:	beq	1232c <pclose@plt+0x170>
   12320:	ldrb	r3, [r4]
   12324:	cmp	r3, #47	; 0x2f
   12328:	beq	12d98 <pclose@plt+0xbdc>
   1232c:	bl	11d00 <getuid@plt>
   12330:	bl	11cb8 <getpwuid@plt>
   12334:	cmp	r0, #0
   12338:	moveq	r4, r0
   1233c:	beq	1235c <pclose@plt+0x1a0>
   12340:	ldr	r4, [r0, #20]
   12344:	cmp	r4, #0
   12348:	beq	1235c <pclose@plt+0x1a0>
   1234c:	ldrb	r3, [r4]
   12350:	cmp	r3, #47	; 0x2f
   12354:	movne	r4, #0
   12358:	beq	12d98 <pclose@plt+0xbdc>
   1235c:	ldr	r3, [pc, #1088]	; 127a4 <pclose@plt+0x5e8>
   12360:	ldr	r1, [pc, #1064]	; 12790 <pclose@plt+0x5d4>
   12364:	add	r0, r3, #12
   12368:	bl	12120 <fopen64@plt>
   1236c:	subs	r5, r0, #0
   12370:	beq	12d28 <pclose@plt+0xb6c>
   12374:	ldr	r3, [pc, #1064]	; 127a4 <pclose@plt+0x5e8>
   12378:	add	r2, sp, #36	; 0x24
   1237c:	add	r1, r3, #12
   12380:	mov	r0, r5
   12384:	bl	15840 <pclose@plt+0x3684>
   12388:	mov	r4, r0
   1238c:	mov	r0, r5
   12390:	bl	12060 <fclose@plt>
   12394:	cmp	r4, #0
   12398:	bne	12dac <pclose@plt+0xbf0>
   1239c:	bl	11d00 <getuid@plt>
   123a0:	cmp	r0, #0
   123a4:	beq	12a90 <pclose@plt+0x8d4>
   123a8:	ldr	r3, [r8, #-1460]	; 0xfffffa4c
   123ac:	cmp	r3, #0
   123b0:	beq	12a94 <pclose@plt+0x8d8>
   123b4:	vldr	s16, [pc, #936]	; 12764 <pclose@plt+0x5a8>
   123b8:	ldr	fp, [pc, #1000]	; 127a8 <pclose@plt+0x5ec>
   123bc:	ldr	r3, [pc, #1000]	; 127ac <pclose@plt+0x5f0>
   123c0:	add	r7, r7, #4
   123c4:	str	r3, [sp, #32]
   123c8:	ldr	r4, [r7]
   123cc:	cmp	r4, #0
   123d0:	beq	12acc <pclose@plt+0x910>
   123d4:	vldr	s18, [pc, #908]	; 12768 <pclose@plt+0x5ac>
   123d8:	vldr	s17, [pc, #908]	; 1276c <pclose@plt+0x5b0>
   123dc:	add	r7, r7, #4
   123e0:	ldrb	r2, [r4]
   123e4:	cmp	r2, #0
   123e8:	beq	123c8 <pclose@plt+0x20c>
   123ec:	sub	r3, r2, #45	; 0x2d
   123f0:	cmp	r3, #74	; 0x4a
   123f4:	ldrls	pc, [pc, r3, lsl #2]
   123f8:	b	132f0 <pclose@plt+0x1134>
   123fc:	andeq	r2, r1, r8, ror #18
   12400:	strdeq	r3, [r1], -r0
   12404:	strdeq	r3, [r1], -r0
   12408:	strdeq	r3, [r1], -r0
   1240c:	andeq	r2, r1, r4, asr #18
   12410:	strdeq	r3, [r1], -r0
   12414:	strdeq	r3, [r1], -r0
   12418:	strdeq	r3, [r1], -r0
   1241c:	strdeq	r3, [r1], -r0
   12420:	strdeq	r3, [r1], -r0
   12424:	strdeq	r3, [r1], -r0
   12428:	strdeq	r3, [r1], -r0
   1242c:	strdeq	r3, [r1], -r0
   12430:	strdeq	r3, [r1], -r0
   12434:	strdeq	r3, [r1], -r0
   12438:	strdeq	r3, [r1], -r0
   1243c:	strdeq	r3, [r1], -r0
   12440:	strdeq	r3, [r1], -r0
   12444:	strdeq	r3, [r1], -r0
   12448:	strdeq	r3, [r1], -r0
   1244c:	strdeq	r3, [r1], -r0
   12450:	strdeq	r3, [r1], -r0
   12454:	strdeq	r3, [r1], -r0
   12458:	strdeq	r3, [r1], -r0
   1245c:	strdeq	r2, [r1], -r0
   12460:	strdeq	r3, [r1], -r0
   12464:	strdeq	r3, [r1], -r0
   12468:	andeq	r2, r1, r4, ror #17
   1246c:	strdeq	r3, [r1], -r0
   12470:	strdeq	r3, [r1], -r0
   12474:	strdeq	r3, [r1], -r0
   12478:	strdeq	r3, [r1], -r0
   1247c:	strdeq	r3, [r1], -r0
   12480:	strdeq	r3, [r1], -r0
   12484:	andeq	r2, r1, r8, lsl #29
   12488:	strdeq	r3, [r1], -r0
   1248c:	strdeq	r3, [r1], -r0
   12490:	strdeq	r3, [r1], -r0
   12494:	ldrdeq	r2, [r1], -r0
   12498:	strdeq	r3, [r1], -r0
   1249c:	andeq	r2, r1, r4, ror r8
   124a0:	strdeq	r3, [r1], -r0
   124a4:	strdeq	r3, [r1], -r0
   124a8:	strdeq	r3, [r1], -r0
   124ac:	strdeq	r3, [r1], -r0
   124b0:	strdeq	r3, [r1], -r0
   124b4:	strdeq	r3, [r1], -r0
   124b8:	strdeq	r3, [r1], -r0
   124bc:	strdeq	r3, [r1], -r0
   124c0:	strdeq	r3, [r1], -r0
   124c4:	strdeq	r3, [r1], -r0
   124c8:	strdeq	r3, [r1], -r0
   124cc:	strdeq	r3, [r1], -r0
   124d0:	andeq	r2, r1, r8, ror #16
   124d4:	andeq	r2, r1, r4, asr r8
   124d8:	andeq	r2, r1, r4, lsl #16
   124dc:	strdeq	r3, [r1], -r0
   124e0:	strdeq	r3, [r1], -r0
   124e4:	strdeq	r3, [r1], -r0
   124e8:	andeq	r3, r1, ip, asr #5
   124ec:	andeq	r2, r1, r8, asr #14
   124f0:	strdeq	r3, [r1], -r0
   124f4:	strdeq	r3, [r1], -r0
   124f8:	strdeq	r3, [r1], -r0
   124fc:	strdeq	r3, [r1], -r0
   12500:	andeq	r2, r1, r4, asr #13
   12504:	andeq	r2, r1, r0, lsr r6
   12508:	andeq	r2, r1, r8, lsr r5
   1250c:	strdeq	r3, [r1], -r0
   12510:	strdeq	r3, [r1], -r0
   12514:	andeq	r2, r1, r8, lsr #10
   12518:	strdeq	r3, [r1], -r0
   1251c:	andeq	r2, r1, r4, ror r8
   12520:	andeq	r3, r1, ip, asr #5
   12524:			; <UNDEFINED> instruction: 0x000129b8
   12528:	mov	r3, #1
   1252c:	str	r3, [r8, #-1460]	; 0xfffffa4c
   12530:	add	r4, r4, #1
   12534:	b	123e0 <pclose@plt+0x224>
   12538:	ldr	r3, [r6, #4]
   1253c:	ldr	r3, [r3, #380]	; 0x17c
   12540:	cmp	r3, #0
   12544:	bne	132c0 <pclose@plt+0x1104>
   12548:	ldr	sl, [pc, #608]	; 127b0 <pclose@plt+0x5f4>
   1254c:	ldr	r9, [pc, #608]	; 127b4 <pclose@plt+0x5f8>
   12550:	mov	r0, r4
   12554:	ldrb	r3, [r0, #1]
   12558:	cmp	r3, #0
   1255c:	addne	r5, r0, #1
   12560:	bne	12574 <pclose@plt+0x3b8>
   12564:	ldr	r5, [r7]
   12568:	cmp	r5, #0
   1256c:	beq	132ac <pclose@plt+0x10f0>
   12570:	add	r7, r7, #4
   12574:	ldr	r4, [r6, #3100]	; 0xc1c
   12578:	cmp	r4, #19
   1257c:	bgt	12aa4 <pclose@plt+0x8e8>
   12580:	add	r2, sp, #36	; 0x24
   12584:	mov	r1, sl
   12588:	mov	r0, r5
   1258c:	bl	12108 <sscanf@plt>
   12590:	cmp	r0, #1
   12594:	bne	12ab8 <pclose@plt+0x8fc>
   12598:	mov	r1, r9
   1259c:	mov	r0, r5
   125a0:	bl	12138 <strpbrk@plt>
   125a4:	cmp	r0, #0
   125a8:	bne	12ab8 <pclose@plt+0x8fc>
   125ac:	ldr	r0, [sp, #36]	; 0x24
   125b0:	cmp	r0, #0
   125b4:	beq	129fc <pclose@plt+0x840>
   125b8:	cmp	r4, #0
   125bc:	lslle	ip, r4, #2
   125c0:	ble	125f4 <pclose@plt+0x438>
   125c4:	ldr	r3, [r8, #-3600]	; 0xfffff1f0
   125c8:	cmp	r3, r0
   125cc:	beq	12604 <pclose@plt+0x448>
   125d0:	lsl	ip, r4, #2
   125d4:	add	r1, fp, ip
   125d8:	ldr	r3, [pc, #472]	; 127b8 <pclose@plt+0x5fc>
   125dc:	b	125ec <pclose@plt+0x430>
   125e0:	ldr	r2, [r3], #4
   125e4:	cmp	r2, r0
   125e8:	beq	12604 <pclose@plt+0x448>
   125ec:	cmp	r3, r1
   125f0:	bne	125e0 <pclose@plt+0x424>
   125f4:	add	ip, r8, ip
   125f8:	add	r4, r4, #1
   125fc:	str	r0, [ip, #-3600]	; 0xfffff1f0
   12600:	str	r4, [r6, #3100]	; 0xc1c
   12604:	mov	r1, #44	; 0x2c
   12608:	mov	r0, r5
   1260c:	bl	11f94 <strchr@plt>
   12610:	cmp	r0, #0
   12614:	beq	12628 <pclose@plt+0x46c>
   12618:	ldrb	r3, [r0]
   1261c:	cmp	r3, #0
   12620:	bne	12554 <pclose@plt+0x398>
   12624:	mov	r5, r0
   12628:	mov	r4, r5
   1262c:	b	1271c <pclose@plt+0x560>
   12630:	ldrb	r3, [r4, #1]
   12634:	cmp	r3, #0
   12638:	addne	r4, r4, #1
   1263c:	bne	12654 <pclose@plt+0x498>
   12640:	ldr	r4, [r7]
   12644:	cmp	r4, #0
   12648:	beq	13298 <pclose@plt+0x10dc>
   1264c:	ldrb	r3, [r4]
   12650:	add	r7, r7, #4
   12654:	cmp	r3, #43	; 0x2b
   12658:	beq	12a64 <pclose@plt+0x8a8>
   1265c:	cmp	r3, #45	; 0x2d
   12660:	addeq	r4, r4, #1
   12664:	ldreq	r2, [r6, #4]
   12668:	ldreq	r3, [r2, #204]	; 0xcc
   1266c:	biceq	r3, r3, #4
   12670:	streq	r3, [r2, #204]	; 0xcc
   12674:	ldr	r9, [pc, #320]	; 127bc <pclose@plt+0x600>
   12678:	mov	r5, #0
   1267c:	b	1268c <pclose@plt+0x4d0>
   12680:	add	r5, r5, #1
   12684:	cmp	r5, #58	; 0x3a
   12688:	beq	12a7c <pclose@plt+0x8c0>
   1268c:	ldr	r1, [r9, #4]!
   12690:	mov	r0, r4
   12694:	bl	11ca0 <strcmp@plt>
   12698:	cmp	r0, #0
   1269c:	bne	12680 <pclose@plt+0x4c4>
   126a0:	ldr	r3, [r6, #4]
   126a4:	mov	r0, r4
   126a8:	ldr	r2, [r3, #204]	; 0xcc
   126ac:	str	r5, [r3, #200]	; 0xc8
   126b0:	bic	r2, r2, #2
   126b4:	str	r2, [r3, #204]	; 0xcc
   126b8:	bl	11f7c <strlen@plt>
   126bc:	add	r4, r4, r0
   126c0:	b	1271c <pclose@plt+0x560>
   126c4:	ldrb	r3, [r4, #1]
   126c8:	cmp	r3, #0
   126cc:	addne	r4, r4, #1
   126d0:	bne	126e4 <pclose@plt+0x528>
   126d4:	ldr	r4, [r7]
   126d8:	cmp	r4, #0
   126dc:	beq	13284 <pclose@plt+0x10c8>
   126e0:	add	r7, r7, #4
   126e4:	add	r1, sp, #36	; 0x24
   126e8:	mov	r0, r4
   126ec:	bl	16e0c <pclose@plt+0x4c50>
   126f0:	cmp	r0, #0
   126f4:	beq	13270 <pclose@plt+0x10b4>
   126f8:	vldr	s14, [pc, #112]	; 12770 <pclose@plt+0x5b4>
   126fc:	vldr	s15, [sp, #36]	; 0x24
   12700:	vcmpe.f32	s15, s14
   12704:	vmrs	APSR_nzcv, fpscr
   12708:	bmi	13270 <pclose@plt+0x10b4>
   1270c:	vcvt.s32.f32	s15, s15
   12710:	ldr	r3, [pc, #212]	; 127ec <pclose@plt+0x630>
   12714:	vmov	r2, s15
   12718:	str	r2, [r3, #2128]	; 0x850
   1271c:	ldrb	r3, [r4]
   12720:	cmp	r3, #0
   12724:	beq	123e0 <pclose@plt+0x224>
   12728:	add	r0, r4, #1
   1272c:	ldr	r1, [pc, #148]	; 127c8 <pclose@plt+0x60c>
   12730:	bl	12198 <strspn@plt>
   12734:	add	r4, r4, r0
   12738:	ldrb	r3, [r4]
   1273c:	cmp	r3, #0
   12740:	beq	123e0 <pclose@plt+0x224>
   12744:	b	12530 <pclose@plt+0x374>
   12748:	ldr	r3, [r6, #4]
   1274c:	mov	r1, #0
   12750:	ldr	r2, [r3, #204]	; 0xcc
   12754:	str	r1, [r3, #208]	; 0xd0
   12758:	eor	r2, r2, #32
   1275c:	str	r2, [r3, #204]	; 0xcc
   12760:	b	12738 <pclose@plt+0x57c>
   12764:	svclt	0x00800000
   12768:	submi	r0, r0, r0
   1276c:	strmi	r0, [r0], #-0
   12770:	svccc	0x00800000
   12774:	strdeq	r6, [r3], -r0
   12778:	andeq	r9, r3, r8, asr #22
   1277c:	andeq	r7, r3, ip, lsl r0
   12780:	andeq	sp, r5, r4, asr #22
   12784:	andeq	sp, r5, ip, lsr r8
   12788:	andeq	r7, r3, r0, asr fp
   1278c:	submi	r0, r0, r0
   12790:	andeq	r3, r2, ip, asr #1
   12794:	andeq	r3, r2, r8, asr r3
   12798:	andeq	r7, r3, r8, lsr #32
   1279c:	andeq	r3, r2, r4, ror #6
   127a0:	andeq	r3, r2, r8, ror #6
   127a4:	andeq	r8, r3, r0, ror #6
   127a8:	andeq	r8, r3, r8, lsr sp
   127ac:	svcvc	0x007fffff
   127b0:	andeq	r3, r2, ip, lsl #1
   127b4:	andeq	r3, r2, ip, asr #7
   127b8:	andeq	r8, r3, ip, lsr sp
   127bc:	andeq	pc, r5, r4, asr #1
   127c0:	andeq	r3, r2, r4, asr #7
   127c4:			; <UNDEFINED> instruction: 0x000233bc
   127c8:	andeq	r2, r2, ip, lsr lr
   127cc:	andeq	lr, r5, r0, asr #28
   127d0:	andeq	r8, r3, r0, lsl fp
   127d4:	andeq	r7, r3, ip, lsl fp
   127d8:	muleq	r3, ip, lr
   127dc:	andeq	r7, r3, r8, lsl fp
   127e0:	andeq	sl, r3, ip, lsr r0
   127e4:	andeq	lr, r5, ip, lsl #28
   127e8:	andeq	r8, r3, r0, asr #31
   127ec:	andeq	r7, r3, r8
   127f0:	andeq	r7, r3, r8, lsl #22
   127f4:	ldrdeq	r3, [r2], -r0
   127f8:	ldrdeq	r3, [r2], -r4
   127fc:	andeq	r9, r3, r8, asr #32
   12800:	svcvc	0x007fffff
   12804:	ldrb	r3, [r4, #1]
   12808:	cmp	r3, #0
   1280c:	addne	r4, r4, #1
   12810:	bne	12824 <pclose@plt+0x668>
   12814:	ldr	r4, [r7]
   12818:	cmp	r4, #0
   1281c:	beq	1325c <pclose@plt+0x10a0>
   12820:	add	r7, r7, #4
   12824:	add	r1, sp, #32
   12828:	mov	r0, r4
   1282c:	bl	16598 <pclose@plt+0x43dc>
   12830:	cmp	r0, #0
   12834:	beq	13248 <pclose@plt+0x108c>
   12838:	vldr	s15, [sp, #32]
   1283c:	vcmpe.f32	s15, #0.0
   12840:	vmrs	APSR_nzcv, fpscr
   12844:	bpl	1271c <pclose@plt+0x560>
   12848:	ldr	r3, [pc, #-132]	; 127cc <pclose@plt+0x610>
   1284c:	ldr	r0, [r3, #72]	; 0x48
   12850:	bl	14f68 <pclose@plt+0x2dac>
   12854:	ldr	r2, [r6, #4]
   12858:	ldr	r3, [r2, #204]	; 0xcc
   1285c:	eor	r3, r3, #128	; 0x80
   12860:	str	r3, [r2, #204]	; 0xcc
   12864:	b	12738 <pclose@plt+0x57c>
   12868:	mov	r3, #1
   1286c:	str	r3, [r8, #-3988]	; 0xfffff06c
   12870:	b	12530 <pclose@plt+0x374>
   12874:	ldr	r3, [r6, #3100]	; 0xc1c
   12878:	cmp	r3, #0
   1287c:	bne	132c0 <pclose@plt+0x1104>
   12880:	ldr	r0, [r6, #4]
   12884:	ldr	r3, [r0, #380]	; 0x17c
   12888:	cmp	r3, #0
   1288c:	bne	132c0 <pclose@plt+0x1104>
   12890:	ldrb	r3, [r4, #1]
   12894:	cmp	r3, #0
   12898:	addne	r4, r4, #1
   1289c:	bne	128b0 <pclose@plt+0x6f4>
   128a0:	ldr	r4, [r7]
   128a4:	cmp	r4, #0
   128a8:	beq	13234 <pclose@plt+0x1078>
   128ac:	add	r7, r7, #4
   128b0:	mov	r1, r4
   128b4:	bl	13bf4 <pclose@plt+0x1a38>
   128b8:	cmp	r0, #0
   128bc:	bne	13208 <pclose@plt+0x104c>
   128c0:	mov	r0, r4
   128c4:	bl	11f7c <strlen@plt>
   128c8:	add	r4, r4, r0
   128cc:	b	1271c <pclose@plt+0x560>
   128d0:	ldr	r2, [r6, #4]
   128d4:	ldr	r3, [r2, #204]	; 0xcc
   128d8:	eor	r3, r3, #64	; 0x40
   128dc:	str	r3, [r2, #204]	; 0xcc
   128e0:	b	12738 <pclose@plt+0x57c>
   128e4:	mov	r3, #1
   128e8:	str	r3, [r8, #-3516]	; 0xfffff244
   128ec:	b	12530 <pclose@plt+0x374>
   128f0:	ldrb	r9, [r4, #1]
   128f4:	cmp	r9, #0
   128f8:	addne	r4, r4, #1
   128fc:	bne	12914 <pclose@plt+0x758>
   12900:	ldr	r4, [r7]
   12904:	cmp	r4, #0
   12908:	beq	1320c <pclose@plt+0x1050>
   1290c:	ldrb	r9, [r4]
   12910:	add	r7, r7, #4
   12914:	bl	11f04 <__ctype_tolower_loc@plt>
   12918:	ldr	r5, [pc, #-352]	; 127c0 <pclose@plt+0x604>
   1291c:	ldr	r3, [r0]
   12920:	mov	r0, r5
   12924:	ldr	r1, [r3, r9, lsl #2]
   12928:	bl	11f94 <strchr@plt>
   1292c:	subs	r2, r0, #0
   12930:	beq	13220 <pclose@plt+0x1064>
   12934:	ldr	r3, [pc, #-336]	; 127ec <pclose@plt+0x630>
   12938:	sub	r2, r2, r5
   1293c:	str	r2, [r3, #604]	; 0x25c
   12940:	b	12738 <pclose@plt+0x57c>
   12944:	ldr	r2, [r6, #4]
   12948:	ldr	r3, [r2, #204]	; 0xcc
   1294c:	tst	r3, #4194304	; 0x400000
   12950:	bicne	r3, r3, #32768	; 0x8000
   12954:	eoreq	r3, r3, #32768	; 0x8000
   12958:	bic	r3, r3, #4194304	; 0x400000
   1295c:	orr	r3, r3, #8192	; 0x2000
   12960:	str	r3, [r2, #204]	; 0xcc
   12964:	b	12738 <pclose@plt+0x57c>
   12968:	ldrb	r3, [r4, #1]
   1296c:	cmp	r3, #0
   12970:	addne	r4, r4, #1
   12974:	bne	12988 <pclose@plt+0x7cc>
   12978:	ldr	r3, [r7]
   1297c:	cmp	r3, #0
   12980:	addne	r7, r7, #4
   12984:	movne	r4, r3
   12988:	ldr	r1, [pc, #-460]	; 127c4 <pclose@plt+0x608>
   1298c:	mov	r0, r4
   12990:	bl	12198 <strspn@plt>
   12994:	cmp	r0, #0
   12998:	beq	123e0 <pclose@plt+0x224>
   1299c:	ldr	r0, [pc, #-472]	; 127cc <pclose@plt+0x610>
   129a0:	ldr	r2, [r6, #4016]	; 0xfb0
   129a4:	mov	r1, r4
   129a8:	ldr	r3, [r0, #300]	; 0x12c
   129ac:	ldr	r0, [r0, #348]	; 0x15c
   129b0:	bl	137f4 <pclose@plt+0x1638>
   129b4:	bl	14f68 <pclose@plt+0x2dac>
   129b8:	vstr	s16, [sp, #36]	; 0x24
   129bc:	ldrb	r3, [r4, #1]
   129c0:	cmp	r3, #0
   129c4:	beq	12a50 <pclose@plt+0x894>
   129c8:	adds	r9, r4, #1
   129cc:	beq	129ec <pclose@plt+0x830>
   129d0:	mov	sl, #0
   129d4:	ldr	r1, [pc, #-532]	; 127c8 <pclose@plt+0x60c>
   129d8:	mov	r0, r9
   129dc:	bl	12198 <strspn@plt>
   129e0:	subs	r5, r0, #0
   129e4:	bne	12a08 <pclose@plt+0x84c>
   129e8:	add	r9, r4, #1
   129ec:	mvn	r3, #0
   129f0:	mov	r4, r9
   129f4:	str	r3, [r8, #-3712]	; 0xfffff180
   129f8:	b	123e0 <pclose@plt+0x224>
   129fc:	bl	11f4c <getpid@plt>
   12a00:	str	r0, [sp, #36]	; 0x24
   12a04:	b	125b8 <pclose@plt+0x3fc>
   12a08:	add	r1, sp, #36	; 0x24
   12a0c:	mov	r0, r9
   12a10:	bl	16e0c <pclose@plt+0x4c50>
   12a14:	cmp	r0, #0
   12a18:	beq	131f8 <pclose@plt+0x103c>
   12a1c:	vldr	s15, [sp, #36]	; 0x24
   12a20:	vcmpe.f32	s15, s18
   12a24:	vmrs	APSR_nzcv, fpscr
   12a28:	bmi	131f8 <pclose@plt+0x103c>
   12a2c:	vcmpe.f32	s15, s17
   12a30:	vmrs	APSR_nzcv, fpscr
   12a34:	bgt	131f8 <pclose@plt+0x103c>
   12a38:	vcvt.s32.f32	s15, s15
   12a3c:	add	r7, r7, sl, lsl #2
   12a40:	add	r4, r9, r5
   12a44:	vmov	r3, s15
   12a48:	str	r3, [r8, #-3712]	; 0xfffff180
   12a4c:	b	123e0 <pclose@plt+0x224>
   12a50:	ldr	r9, [r7]
   12a54:	cmp	r9, #0
   12a58:	movne	sl, #1
   12a5c:	bne	129d4 <pclose@plt+0x818>
   12a60:	b	129e8 <pclose@plt+0x82c>
   12a64:	ldr	r2, [r6, #4]
   12a68:	add	r4, r4, #1
   12a6c:	ldr	r3, [r2, #204]	; 0xcc
   12a70:	orr	r3, r3, #4
   12a74:	str	r3, [r2, #204]	; 0xcc
   12a78:	b	12674 <pclose@plt+0x4b8>
   12a7c:	ldr	r3, [pc, #-696]	; 127cc <pclose@plt+0x610>
   12a80:	mov	r1, r4
   12a84:	ldr	r0, [r3, #352]	; 0x160
   12a88:	bl	137f4 <pclose@plt+0x1638>
   12a8c:	bl	14f68 <pclose@plt+0x2dac>
   12a90:	str	r0, [r8, #-1460]	; 0xfffffa4c
   12a94:	ldr	fp, [pc, #-688]	; 127ec <pclose@plt+0x630>
   12a98:	ldr	r3, [sp, #36]	; 0x24
   12a9c:	str	r3, [fp, #32]
   12aa0:	b	123b4 <pclose@plt+0x1f8>
   12aa4:	ldr	r3, [pc, #-736]	; 127cc <pclose@plt+0x610>
   12aa8:	mov	r1, #20
   12aac:	ldr	r0, [r3, #196]	; 0xc4
   12ab0:	bl	137f4 <pclose@plt+0x1638>
   12ab4:	bl	14f68 <pclose@plt+0x2dac>
   12ab8:	ldr	r3, [pc, #-756]	; 127cc <pclose@plt+0x610>
   12abc:	mov	r1, r5
   12ac0:	ldr	r0, [r3, #40]	; 0x28
   12ac4:	bl	137f4 <pclose@plt+0x1638>
   12ac8:	bl	14f68 <pclose@plt+0x2dac>
   12acc:	vldr	s14, [pc, #-724]	; 12800 <pclose@plt+0x644>
   12ad0:	vldr	s15, [sp, #32]
   12ad4:	vcmpe.f32	s15, s14
   12ad8:	vmrs	APSR_nzcv, fpscr
   12adc:	bpl	12af4 <pclose@plt+0x938>
   12ae0:	ldr	r3, [r8, #-1460]	; 0xfffffa4c
   12ae4:	cmp	r3, #0
   12ae8:	ldreq	fp, [pc, #-772]	; 127ec <pclose@plt+0x630>
   12aec:	vstreq	s15, [fp, #32]
   12af0:	bne	131ec <pclose@plt+0x1030>
   12af4:	ldr	r4, [r8, #-3988]	; 0xfffff06c
   12af8:	cmp	r4, #0
   12afc:	bne	13194 <pclose@plt+0xfd8>
   12b00:	mov	r2, r4
   12b04:	mov	r1, #1
   12b08:	mov	r0, r4
   12b0c:	bl	12054 <setupterm@plt>
   12b10:	mov	r0, r4
   12b14:	ldr	r1, [pc, #-844]	; 127d0 <pclose@plt+0x614>
   12b18:	bl	121b0 <tcgetattr@plt>
   12b1c:	cmn	r0, #1
   12b20:	beq	13188 <pclose@plt+0xfcc>
   12b24:	ldr	lr, [pc, #-860]	; 127d0 <pclose@plt+0x614>
   12b28:	add	ip, sp, #44	; 0x2c
   12b2c:	mov	r4, #1
   12b30:	ldm	lr!, {r0, r1, r2, r3}
   12b34:	str	r4, [r6, #4028]	; 0xfbc
   12b38:	ldr	r7, [pc, #-876]	; 127d4 <pclose@plt+0x618>
   12b3c:	stmia	ip!, {r0, r1, r2, r3}
   12b40:	ldm	lr!, {r0, r1, r2, r3}
   12b44:	ldr	r4, [sp, #56]	; 0x38
   12b48:	stmia	ip!, {r0, r1, r2, r3}
   12b4c:	bic	r5, r4, #128	; 0x80
   12b50:	ldm	lr!, {r0, r1, r2, r3}
   12b54:	orr	r5, r5, #536	; 0x218
   12b58:	orr	r5, r5, #3
   12b5c:	stmia	ip!, {r0, r1, r2, r3}
   12b60:	ldm	lr, {r0, r1, r2}
   12b64:	stm	ip, {r0, r1, r2}
   12b68:	str	r5, [sp, #56]	; 0x38
   12b6c:	ldr	r1, [r7]
   12b70:	ldr	r3, [sp, #44]	; 0x2c
   12b74:	ldr	r2, [sp, #48]	; 0x30
   12b78:	ldr	r1, [r1, #16]
   12b7c:	bic	r3, r3, #1
   12b80:	orr	r3, r3, #2
   12b84:	ldr	r5, [r1, #220]	; 0xdc
   12b88:	bic	r2, r2, #6144	; 0x1800
   12b8c:	cmp	r5, #0
   12b90:	str	r3, [sp, #44]	; 0x2c
   12b94:	str	r2, [sp, #48]	; 0x30
   12b98:	beq	12bb0 <pclose@plt+0x9f4>
   12b9c:	mov	r0, r5
   12ba0:	bl	11f7c <strlen@plt>
   12ba4:	cmp	r0, #1
   12ba8:	ldrbeq	r3, [r5]
   12bac:	strbeq	r3, [sp, #63]	; 0x3f
   12bb0:	bic	r3, r4, #664	; 0x298
   12bb4:	mov	r0, #256	; 0x100
   12bb8:	bic	r3, r3, #2
   12bbc:	orr	r3, r3, #1
   12bc0:	strh	r0, [sp, #66]	; 0x42
   12bc4:	add	r2, sp, #44	; 0x2c
   12bc8:	mov	r1, #2
   12bcc:	mov	r0, #0
   12bd0:	str	r3, [sp, #56]	; 0x38
   12bd4:	bl	11e5c <tcsetattr@plt>
   12bd8:	cmn	r0, #1
   12bdc:	beq	13164 <pclose@plt+0xfa8>
   12be0:	ldr	r1, [pc, #-1040]	; 127d8 <pclose@plt+0x61c>
   12be4:	mov	r0, #0
   12be8:	bl	121b0 <tcgetattr@plt>
   12bec:	ldr	r3, [pc, #-1048]	; 127dc <pclose@plt+0x620>
   12bf0:	mov	r2, #2048	; 0x800
   12bf4:	ldr	r1, [pc, #-1052]	; 127e0 <pclose@plt+0x624>
   12bf8:	ldr	r0, [r3]
   12bfc:	bl	120cc <setbuffer@plt>
   12c00:	mov	r0, #0
   12c04:	bl	16f54 <pclose@plt+0x4d98>
   12c08:	ldr	r7, [pc, #-1068]	; 127e4 <pclose@plt+0x628>
   12c0c:	mov	r5, #0
   12c10:	sub	sl, r7, #5568	; 0x15c0
   12c14:	sub	sl, sl, #16
   12c18:	mov	r4, sl
   12c1c:	add	r1, r4, #236	; 0xec
   12c20:	mov	r0, r4
   12c24:	bl	138ec <pclose@plt+0x1730>
   12c28:	ldr	r3, [r8, #-3988]	; 0xfffff06c
   12c2c:	cmp	r3, #0
   12c30:	bne	12c3c <pclose@plt+0xa80>
   12c34:	mov	r0, r4
   12c38:	bl	16678 <pclose@plt+0x44bc>
   12c3c:	mov	r0, #256	; 0x100
   12c40:	bl	156d4 <pclose@plt+0x3518>
   12c44:	add	r4, r4, #1392	; 0x570
   12c48:	str	r5, [r4, #-12]
   12c4c:	str	r0, [r4, #-16]
   12c50:	add	r4, r4, #4
   12c54:	cmp	r7, r4
   12c58:	bne	12c1c <pclose@plt+0xa60>
   12c5c:	ldr	r3, [r8, #-3988]	; 0xfffff06c
   12c60:	cmp	r3, #0
   12c64:	bne	13140 <pclose@plt+0xf84>
   12c68:	ldr	r3, [pc, #-1160]	; 127e8 <pclose@plt+0x62c>
   12c6c:	ldr	fp, [pc, #-1160]	; 127ec <pclose@plt+0x630>
   12c70:	mov	r0, r3
   12c74:	str	r3, [fp, #636]	; 0x27c
   12c78:	bl	12024 <putp@plt>
   12c7c:	ldr	r4, [pc, #-1172]	; 127f0 <pclose@plt+0x634>
   12c80:	bl	17d48 <pclose@plt+0x5b8c>
   12c84:	ldr	r0, [r4]
   12c88:	bl	12018 <fileno@plt>
   12c8c:	bl	11dd8 <dup@plt>
   12c90:	cmp	r0, #0
   12c94:	str	r0, [fp, #624]	; 0x270
   12c98:	blt	12cac <pclose@plt+0xaf0>
   12c9c:	ldr	r2, [r4]
   12ca0:	ldr	r1, [pc, #-1204]	; 127f4 <pclose@plt+0x638>
   12ca4:	ldr	r0, [pc, #-1204]	; 127f8 <pclose@plt+0x63c>
   12ca8:	bl	11f28 <freopen64@plt>
   12cac:	ldr	r3, [pc, #-1208]	; 127fc <pclose@plt+0x640>
   12cb0:	vldr	s16, [pc, #996]	; 1309c <pclose@plt+0xee0>
   12cb4:	sub	r0, r3, #8
   12cb8:	bl	120a8 <sigemptyset@plt>
   12cbc:	bl	1f568 <pclose@plt+0xd3ac>
   12cc0:	ldr	r3, [fp, #2128]	; 0x850
   12cc4:	cmp	r3, #0
   12cc8:	subgt	r3, r3, #1
   12ccc:	strgt	r3, [fp, #2128]	; 0x850
   12cd0:	cmp	r3, #0
   12cd4:	beq	12ea0 <pclose@plt+0xce4>
   12cd8:	vldr	s15, [fp, #32]
   12cdc:	ldr	r7, [r8, #-3988]	; 0xfffff06c
   12ce0:	cmp	r7, #0
   12ce4:	vcvt.s32.f32	s13, s15
   12ce8:	vcvt.f32.s32	s14, s13
   12cec:	vstr	s13, [sp, #36]	; 0x24
   12cf0:	vsub.f32	s15, s15, s14
   12cf4:	vmul.f32	s15, s15, s16
   12cf8:	vcvt.s32.f32	s15, s15
   12cfc:	vstr	s15, [sp, #40]	; 0x28
   12d00:	beq	12db4 <pclose@plt+0xbf8>
   12d04:	mov	r3, #0
   12d08:	add	ip, sp, #36	; 0x24
   12d0c:	str	r3, [sp, #4]
   12d10:	mov	r2, r3
   12d14:	mov	r1, r3
   12d18:	mov	r0, r3
   12d1c:	str	ip, [sp]
   12d20:	bl	11f64 <pselect@plt>
   12d24:	b	12cbc <pclose@plt+0xb00>
   12d28:	ldr	r0, [pc, #884]	; 130a4 <pclose@plt+0xee8>
   12d2c:	bl	11ebc <getenv@plt>
   12d30:	subs	r5, r0, #0
   12d34:	beq	12d44 <pclose@plt+0xb88>
   12d38:	ldrb	r3, [r5]
   12d3c:	cmp	r3, #47	; 0x2f
   12d40:	beq	12d64 <pclose@plt+0xba8>
   12d44:	cmp	r4, #0
   12d48:	beq	12d78 <pclose@plt+0xbbc>
   12d4c:	mov	r1, r4
   12d50:	ldr	r0, [pc, #848]	; 130a8 <pclose@plt+0xeec>
   12d54:	bl	137f4 <pclose@plt+0x1638>
   12d58:	mov	r1, #448	; 0x1c0
   12d5c:	mov	r5, r0
   12d60:	bl	11fdc <mkdir@plt>
   12d64:	mov	r1, r5
   12d68:	ldr	r0, [pc, #828]	; 130ac <pclose@plt+0xef0>
   12d6c:	bl	13860 <pclose@plt+0x16a4>
   12d70:	cmp	r0, #0
   12d74:	bne	131a8 <pclose@plt+0xfec>
   12d78:	ldr	r1, [pc, #892]	; 130fc <pclose@plt+0xf40>
   12d7c:	ldr	r0, [pc, #812]	; 130b0 <pclose@plt+0xef4>
   12d80:	bl	12120 <fopen64@plt>
   12d84:	subs	r5, r0, #0
   12d88:	beq	1239c <pclose@plt+0x1e0>
   12d8c:	add	r2, sp, #36	; 0x24
   12d90:	ldr	r1, [pc, #792]	; 130b0 <pclose@plt+0xef4>
   12d94:	b	12384 <pclose@plt+0x1c8>
   12d98:	ldr	r2, [r6, #4016]	; 0xfb0
   12d9c:	mov	r1, r4
   12da0:	ldr	r0, [pc, #780]	; 130b4 <pclose@plt+0xef8>
   12da4:	bl	13860 <pclose@plt+0x16a4>
   12da8:	b	1235c <pclose@plt+0x1a0>
   12dac:	mov	r0, r4
   12db0:	bl	14f68 <pclose@plt+0x2dac>
   12db4:	add	r3, sp, #40	; 0x28
   12db8:	add	r2, sp, #168	; 0xa8
   12dbc:	mov	r5, r7
   12dc0:	str	r5, [r3, #4]!
   12dc4:	cmp	r2, r3
   12dc8:	bne	12dc0 <pclose@plt+0xc04>
   12dcc:	ldr	r3, [pc, #740]	; 130b8 <pclose@plt+0xefc>
   12dd0:	ldr	r2, [sp, #44]	; 0x2c
   12dd4:	sub	ip, r3, #8
   12dd8:	add	r1, sp, #304	; 0x130
   12ddc:	add	r0, sp, #36	; 0x24
   12de0:	orr	r2, r2, #1
   12de4:	mov	r3, #0
   12de8:	str	r2, [r1, #-260]!	; 0xfffffefc
   12dec:	stm	sp, {r0, ip}
   12df0:	mov	r2, r3
   12df4:	mov	r0, #1
   12df8:	bl	11f64 <pselect@plt>
   12dfc:	cmp	r0, #0
   12e00:	blt	12cbc <pclose@plt+0xb00>
   12e04:	beq	12cbc <pclose@plt+0xb00>
   12e08:	mov	r0, #1
   12e0c:	bl	16f54 <pclose@plt+0x4d98>
   12e10:	cmp	r0, #27
   12e14:	mov	r4, r0
   12e18:	beq	12e6c <pclose@plt+0xcb0>
   12e1c:	ble	13090 <pclose@plt+0xed4>
   12e20:	cmp	r0, #87	; 0x57
   12e24:	bne	13034 <pclose@plt+0xe78>
   12e28:	ldr	r3, [r8, #-3604]	; 0xfffff1ec
   12e2c:	ldr	r7, [pc, #720]	; 13104 <pclose@plt+0xf48>
   12e30:	cmp	r3, #0
   12e34:	beq	12eac <pclose@plt+0xcf0>
   12e38:	ldr	r0, [r7, #360]	; 0x168
   12e3c:	bl	18e6c <pclose@plt+0x6cb0>
   12e40:	mov	r0, #1
   12e44:	bl	16f54 <pclose@plt+0x4d98>
   12e48:	add	r3, r0, #128	; 0x80
   12e4c:	cmp	r3, #384	; 0x180
   12e50:	mov	r4, r0
   12e54:	bcs	12e6c <pclose@plt+0xcb0>
   12e58:	bl	11f04 <__ctype_tolower_loc@plt>
   12e5c:	ldr	r3, [r0]
   12e60:	ldr	r3, [r3, r4, lsl #2]
   12e64:	cmp	r3, #121	; 0x79
   12e68:	beq	12ea8 <pclose@plt+0xcec>
   12e6c:	mov	r0, #1
   12e70:	bl	13dc0 <pclose@plt+0x1c04>
   12e74:	ldr	r3, [pc, #576]	; 130bc <pclose@plt+0xf00>
   12e78:	mov	r0, r3
   12e7c:	str	r3, [fp, #636]	; 0x27c
   12e80:	bl	12024 <putp@plt>
   12e84:	b	12cbc <pclose@plt+0xb00>
   12e88:	ldr	r4, [pc, #560]	; 130c0 <pclose@plt+0xf04>
   12e8c:	add	r5, r4, #232	; 0xe8
   12e90:	ldr	r0, [r4, #4]!
   12e94:	bl	11ed4 <puts@plt>
   12e98:	cmp	r5, r4
   12e9c:	bne	12e90 <pclose@plt+0xcd4>
   12ea0:	mov	r0, #0
   12ea4:	bl	14f00 <pclose@plt+0x2d44>
   12ea8:	str	r5, [r8, #-3604]	; 0xfffff1ec
   12eac:	ldr	r3, [pc, #576]	; 130f4 <pclose@plt+0xf38>
   12eb0:	ldr	r1, [pc, #524]	; 130c4 <pclose@plt+0xf08>
   12eb4:	add	r4, r3, #12
   12eb8:	mov	r0, r4
   12ebc:	bl	12120 <fopen64@plt>
   12ec0:	subs	r5, r0, #0
   12ec4:	beq	13118 <pclose@plt+0xf5c>
   12ec8:	ldr	r3, [r6, #4016]	; 0xfb0
   12ecc:	ldr	r2, [pc, #500]	; 130c8 <pclose@plt+0xf0c>
   12ed0:	mov	r1, #1
   12ed4:	bl	1203c <__fprintf_chk@plt>
   12ed8:	vldr	s15, [fp, #32]
   12edc:	vldr	s14, [pc, #444]	; 130a0 <pclose@plt+0xee4>
   12ee0:	ldr	r3, [r6, #4]
   12ee4:	ldr	r1, [fp, #28]
   12ee8:	vcvt.s32.f32	s12, s15
   12eec:	sub	r3, r3, sl
   12ef0:	ldr	r2, [fp, #24]
   12ef4:	str	r1, [sp, #4]
   12ef8:	ldr	r1, [pc, #460]	; 130cc <pclose@plt+0xf10>
   12efc:	asr	r3, r3, #2
   12f00:	ldr	ip, [pc, #456]	; 130d0 <pclose@plt+0xf14>
   12f04:	mul	r3, r1, r3
   12f08:	vcvt.f32.s32	s13, s12
   12f0c:	str	r2, [sp]
   12f10:	str	r3, [sp, #16]
   12f14:	add	r9, ip, #5760	; 0x1680
   12f18:	vstr	s12, [sp, #8]
   12f1c:	mov	r3, #105	; 0x69
   12f20:	ldr	r2, [pc, #428]	; 130d4 <pclose@plt+0xf18>
   12f24:	mov	r1, #1
   12f28:	vsub.f32	s15, s15, s13
   12f2c:	mov	r0, r5
   12f30:	add	r9, r9, #60	; 0x3c
   12f34:	add	r4, ip, #236	; 0xec
   12f38:	vmul.f32	s15, s15, s14
   12f3c:	vcvt.s32.f32	s15, s15
   12f40:	vstr	s15, [sp, #12]
   12f44:	bl	1203c <__fprintf_chk@plt>
   12f48:	add	r3, r4, #4
   12f4c:	str	r3, [sp]
   12f50:	ldr	r2, [pc, #384]	; 130d8 <pclose@plt+0xf1c>
   12f54:	mov	r3, r4
   12f58:	mov	r1, #1
   12f5c:	mov	r0, r5
   12f60:	bl	1203c <__fprintf_chk@plt>
   12f64:	ldr	r0, [r4, #-20]	; 0xffffffec
   12f68:	ldr	r1, [r4, #-24]	; 0xffffffe8
   12f6c:	ldr	r2, [r4, #-28]	; 0xffffffe4
   12f70:	ldr	r3, [r4, #-36]	; 0xffffffdc
   12f74:	str	r0, [sp, #12]
   12f78:	str	r1, [sp, #8]
   12f7c:	str	r2, [sp, #4]
   12f80:	str	r3, [sp]
   12f84:	ldr	r2, [pc, #336]	; 130dc <pclose@plt+0xf20>
   12f88:	ldr	r3, [r4, #-32]	; 0xffffffe0
   12f8c:	mov	r1, #1
   12f90:	mov	r0, r5
   12f94:	bl	1203c <__fprintf_chk@plt>
   12f98:	ldr	r0, [r4, #-4]
   12f9c:	ldr	r1, [r4, #-8]
   12fa0:	ldr	r2, [r4, #-12]
   12fa4:	ldr	r3, [r4, #-16]
   12fa8:	add	r4, r4, #1392	; 0x570
   12fac:	str	r0, [sp, #8]
   12fb0:	str	r1, [sp, #4]
   12fb4:	str	r2, [sp]
   12fb8:	add	r4, r4, #4
   12fbc:	ldr	r2, [pc, #284]	; 130e0 <pclose@plt+0xf24>
   12fc0:	mov	r1, #1
   12fc4:	mov	r0, r5
   12fc8:	bl	1203c <__fprintf_chk@plt>
   12fcc:	cmp	r4, r9
   12fd0:	bne	12f48 <pclose@plt+0xd8c>
   12fd4:	ldr	r1, [fp, #612]	; 0x264
   12fd8:	ldr	r2, [fp, #608]	; 0x260
   12fdc:	ldr	r3, [fp, #604]	; 0x25c
   12fe0:	str	r1, [sp, #8]
   12fe4:	str	r2, [sp, #4]
   12fe8:	str	r3, [sp]
   12fec:	ldr	r3, [fp, #600]	; 0x258
   12ff0:	ldr	r2, [pc, #236]	; 130e4 <pclose@plt+0xf28>
   12ff4:	mov	r1, #1
   12ff8:	mov	r0, r5
   12ffc:	bl	1203c <__fprintf_chk@plt>
   13000:	ldr	r0, [r8, #-3612]	; 0xfffff1e4
   13004:	cmp	r0, #0
   13008:	beq	13014 <pclose@plt+0xe58>
   1300c:	mov	r1, r5
   13010:	bl	12150 <fputs@plt>
   13014:	mov	r0, r5
   13018:	bl	12060 <fclose@plt>
   1301c:	ldr	r3, [pc, #208]	; 130f4 <pclose@plt+0xf38>
   13020:	ldr	r0, [r7, #344]	; 0x158
   13024:	add	r1, r3, #12
   13028:	bl	137f4 <pclose@plt+0x1638>
   1302c:	bl	198b0 <pclose@plt+0x76f4>
   13030:	b	12e6c <pclose@plt+0xcb0>
   13034:	cmp	r0, #113	; 0x71
   13038:	beq	12ea0 <pclose@plt+0xce4>
   1303c:	ldr	r9, [pc, #164]	; 130e8 <pclose@plt+0xf2c>
   13040:	mov	r3, #132	; 0x84
   13044:	b	13054 <pclose@plt+0xe98>
   13048:	add	r7, r7, #1
   1304c:	cmp	r7, #5
   13050:	beq	13108 <pclose@plt+0xf4c>
   13054:	mul	r5, r3, r7
   13058:	mov	r1, r4
   1305c:	add	r0, r9, r5
   13060:	str	r3, [sp, #28]
   13064:	bl	11f94 <strchr@plt>
   13068:	ldr	r3, [sp, #28]
   1306c:	cmp	r0, #0
   13070:	beq	13048 <pclose@plt+0xe8c>
   13074:	add	r5, fp, r5
   13078:	mov	r0, r4
   1307c:	ldr	r3, [r5, #2140]	; 0x85c
   13080:	blx	r3
   13084:	mov	r3, #1
   13088:	str	r3, [r6, #24]
   1308c:	b	12e6c <pclose@plt+0xcb0>
   13090:	cmp	r0, #0
   13094:	beq	12e6c <pclose@plt+0xcb0>
   13098:	b	1303c <pclose@plt+0xe80>
   1309c:	vmulmi.f64	d22, d14, d24
   130a0:	ldrbtmi	r0, [sl], #-0
   130a4:	andeq	r3, r2, r0, ror r3
   130a8:	andeq	r3, r2, r0, lsl #7
   130ac:	andeq	r3, r2, ip, lsl #7
   130b0:	andeq	r3, r2, r8, lsr #7
   130b4:	andeq	r3, r2, r8, lsr #8
   130b8:	andeq	r9, r3, r8, asr #32
   130bc:	andeq	r8, r3, r0, asr #31
   130c0:	andeq	pc, r5, r4, asr #1
   130c4:	ldrdeq	r3, [r2], -r0
   130c8:	andeq	r3, r2, r0, ror #7
   130cc:			; <UNDEFINED> instruction: 0xf1545af5
   130d0:	andeq	sp, r5, ip, lsr r8
   130d4:	andeq	r2, r2, r0, ror #30
   130d8:	andeq	r3, r2, r4, lsl r4
   130dc:			; <UNDEFINED> instruction: 0x00022fb8
   130e0:	andeq	r3, r2, r0
   130e4:	andeq	r3, r2, r4, asr #32
   130e8:	andeq	r7, r3, r8, ror #16
   130ec:	andeq	r7, r3, r8
   130f0:	andeq	r7, r3, ip, asr r8
   130f4:	andeq	r8, r3, r0, ror #6
   130f8:	muleq	r2, r8, r3
   130fc:	andeq	r3, r2, ip, asr #1
   13100:	andeq	r3, r2, ip, asr #4
   13104:	andeq	lr, r5, r0, asr #28
   13108:	ldr	r7, [pc, #-12]	; 13104 <pclose@plt+0xf48>
   1310c:	ldr	r0, [r7, #292]	; 0x124
   13110:	bl	198b0 <pclose@plt+0x76f4>
   13114:	b	12e6c <pclose@plt+0xcb0>
   13118:	bl	11fac <__errno_location@plt>
   1311c:	ldr	r5, [r7, #108]	; 0x6c
   13120:	ldr	r0, [r0]
   13124:	bl	11eec <strerror@plt>
   13128:	mov	r1, r4
   1312c:	mov	r2, r0
   13130:	mov	r0, r5
   13134:	bl	137f4 <pclose@plt+0x1638>
   13138:	bl	198b0 <pclose@plt+0x76f4>
   1313c:	b	12e6c <pclose@plt+0xcb0>
   13140:	ldr	r2, [r6, #4]
   13144:	mov	r1, #1
   13148:	mov	r0, r1
   1314c:	ldr	r3, [r2, #204]	; 0xcc
   13150:	ldr	fp, [pc, #-108]	; 130ec <pclose@plt+0xf30>
   13154:	bic	r3, r3, #524288	; 0x80000
   13158:	str	r3, [r2, #204]	; 0xcc
   1315c:	bl	11d6c <signal@plt>
   13160:	b	12c7c <pclose@plt+0xac0>
   13164:	ldr	r3, [pc, #-104]	; 13104 <pclose@plt+0xf48>
   13168:	ldr	r4, [r3, #132]	; 0x84
   1316c:	bl	11fac <__errno_location@plt>
   13170:	ldr	r0, [r0]
   13174:	bl	11eec <strerror@plt>
   13178:	mov	r1, r0
   1317c:	mov	r0, r4
   13180:	bl	137f4 <pclose@plt+0x1638>
   13184:	bl	14f68 <pclose@plt+0x2dac>
   13188:	ldr	r3, [pc, #-140]	; 13104 <pclose@plt+0xf48>
   1318c:	ldr	r0, [r3, #128]	; 0x80
   13190:	bl	14f68 <pclose@plt+0x2dac>
   13194:	mov	r2, #0
   13198:	mov	r1, #1
   1319c:	ldr	r0, [pc, #-180]	; 130f0 <pclose@plt+0xf34>
   131a0:	bl	12054 <setupterm@plt>
   131a4:	b	12c08 <pclose@plt+0xa4c>
   131a8:	ldr	r3, [pc, #-188]	; 130f4 <pclose@plt+0xf38>
   131ac:	mov	r1, #448	; 0x1c0
   131b0:	add	r4, r3, #12
   131b4:	mov	r0, r4
   131b8:	bl	11fdc <mkdir@plt>
   131bc:	mov	r1, r5
   131c0:	ldr	r2, [r6, #4016]	; 0xfb0
   131c4:	ldr	r0, [pc, #-212]	; 130f8 <pclose@plt+0xf3c>
   131c8:	bl	13860 <pclose@plt+0x16a4>
   131cc:	cmp	r0, #0
   131d0:	beq	12d78 <pclose@plt+0xbbc>
   131d4:	mov	r0, r4
   131d8:	ldr	r1, [pc, #-228]	; 130fc <pclose@plt+0xf40>
   131dc:	bl	12120 <fopen64@plt>
   131e0:	subs	r5, r0, #0
   131e4:	beq	12d78 <pclose@plt+0xbbc>
   131e8:	b	12374 <pclose@plt+0x1b8>
   131ec:	ldr	r3, [pc, #-240]	; 13104 <pclose@plt+0xf48>
   131f0:	ldr	r0, [r3, #80]	; 0x50
   131f4:	bl	14f68 <pclose@plt+0x2dac>
   131f8:	ldr	r3, [pc, #-252]	; 13104 <pclose@plt+0xf48>
   131fc:	mov	r1, r9
   13200:	ldr	r0, [r3, #60]	; 0x3c
   13204:	bl	137f4 <pclose@plt+0x1638>
   13208:	bl	14f68 <pclose@plt+0x2dac>
   1320c:	ldr	r3, [pc, #-272]	; 13104 <pclose@plt+0xf48>
   13210:	mov	r1, #69	; 0x45
   13214:	ldr	r0, [r3, #200]	; 0xc8
   13218:	bl	137f4 <pclose@plt+0x1638>
   1321c:	bl	14f68 <pclose@plt+0x2dac>
   13220:	ldr	r3, [pc, #-292]	; 13104 <pclose@plt+0xf48>
   13224:	mov	r1, r9
   13228:	ldr	r0, [r3, #36]	; 0x24
   1322c:	bl	137f4 <pclose@plt+0x1638>
   13230:	bl	14f68 <pclose@plt+0x2dac>
   13234:	ldr	r3, [pc, #-312]	; 13104 <pclose@plt+0xf48>
   13238:	mov	r1, r2
   1323c:	ldr	r0, [r3, #200]	; 0xc8
   13240:	bl	137f4 <pclose@plt+0x1638>
   13244:	bl	14f68 <pclose@plt+0x2dac>
   13248:	ldr	r2, [pc, #-332]	; 13104 <pclose@plt+0xf48>
   1324c:	mov	r1, r4
   13250:	ldr	r0, [r2, #24]
   13254:	bl	137f4 <pclose@plt+0x1638>
   13258:	bl	14f68 <pclose@plt+0x2dac>
   1325c:	ldr	r3, [pc, #-352]	; 13104 <pclose@plt+0xf48>
   13260:	mov	r1, #100	; 0x64
   13264:	ldr	r0, [r3, #200]	; 0xc8
   13268:	bl	137f4 <pclose@plt+0x1638>
   1326c:	bl	14f68 <pclose@plt+0x2dac>
   13270:	ldr	r2, [pc, #-372]	; 13104 <pclose@plt+0xf48>
   13274:	mov	r1, r4
   13278:	ldr	r0, [r2, #44]	; 0x2c
   1327c:	bl	137f4 <pclose@plt+0x1638>
   13280:	bl	14f68 <pclose@plt+0x2dac>
   13284:	ldr	r3, [pc, #-392]	; 13104 <pclose@plt+0xf48>
   13288:	mov	r1, #110	; 0x6e
   1328c:	ldr	r0, [r3, #200]	; 0xc8
   13290:	bl	137f4 <pclose@plt+0x1638>
   13294:	bl	14f68 <pclose@plt+0x2dac>
   13298:	ldr	r3, [pc, #-412]	; 13104 <pclose@plt+0xf48>
   1329c:	mov	r1, #111	; 0x6f
   132a0:	ldr	r0, [r3, #200]	; 0xc8
   132a4:	bl	137f4 <pclose@plt+0x1638>
   132a8:	bl	14f68 <pclose@plt+0x2dac>
   132ac:	ldr	r3, [pc, #-432]	; 13104 <pclose@plt+0xf48>
   132b0:	mov	r1, #112	; 0x70
   132b4:	ldr	r0, [r3, #200]	; 0xc8
   132b8:	bl	137f4 <pclose@plt+0x1638>
   132bc:	bl	14f68 <pclose@plt+0x2dac>
   132c0:	ldr	r3, [pc, #-452]	; 13104 <pclose@plt+0xf48>
   132c4:	ldr	r0, [r3, #280]	; 0x118
   132c8:	bl	14f68 <pclose@plt+0x2dac>
   132cc:	ldr	r0, [pc, #-464]	; 13104 <pclose@plt+0xf48>
   132d0:	ldr	r2, [r6, #4016]	; 0xfb0
   132d4:	ldr	r1, [pc, #-476]	; 13100 <pclose@plt+0xf44>
   132d8:	ldr	r3, [r0, #300]	; 0x12c
   132dc:	ldr	r0, [r0, #188]	; 0xbc
   132e0:	bl	137f4 <pclose@plt+0x1638>
   132e4:	bl	11ed4 <puts@plt>
   132e8:	mov	r0, #0
   132ec:	bl	14f00 <pclose@plt+0x2d44>
   132f0:	ldr	r0, [pc, #-500]	; 13104 <pclose@plt+0xf48>
   132f4:	mov	r1, r2
   132f8:	ldr	r2, [r6, #4016]	; 0xfb0
   132fc:	ldr	r3, [r0, #300]	; 0x12c
   13300:	ldr	r0, [r0, #296]	; 0x128
   13304:	bl	137f4 <pclose@plt+0x1638>
   13308:	bl	14f68 <pclose@plt+0x2dac>
   1330c:	mov	fp, #0
   13310:	mov	lr, #0
   13314:	pop	{r1}		; (ldr r1, [sp], #4)
   13318:	mov	r2, sp
   1331c:	push	{r2}		; (str r2, [sp, #-4]!)
   13320:	push	{r0}		; (str r0, [sp, #-4]!)
   13324:	ldr	ip, [pc, #16]	; 1333c <pclose@plt+0x1180>
   13328:	push	{ip}		; (str ip, [sp, #-4]!)
   1332c:	ldr	r0, [pc, #12]	; 13340 <pclose@plt+0x1184>
   13330:	ldr	r3, [pc, #12]	; 13344 <pclose@plt+0x1188>
   13334:	bl	11ee0 <__libc_start_main@plt>
   13338:	bl	1215c <abort@plt>
   1333c:	andeq	r2, r2, r4, ror #24
   13340:	andeq	r2, r1, r8, asr #3
   13344:	andeq	r2, r2, r4, lsl #24
   13348:	ldr	r3, [pc, #20]	; 13364 <pclose@plt+0x11a8>
   1334c:	ldr	r2, [pc, #20]	; 13368 <pclose@plt+0x11ac>
   13350:	add	r3, pc, r3
   13354:	ldr	r2, [r3, r2]
   13358:	cmp	r2, #0
   1335c:	bxeq	lr
   13360:	b	11f1c <__gmon_start__@plt>
   13364:			; <UNDEFINED> instruction: 0x00023abc
   13368:	andeq	r0, r0, r4, ror #3
   1336c:	ldr	r0, [pc, #24]	; 1338c <pclose@plt+0x11d0>
   13370:	ldr	r3, [pc, #24]	; 13390 <pclose@plt+0x11d4>
   13374:	cmp	r3, r0
   13378:	bxeq	lr
   1337c:	ldr	r3, [pc, #16]	; 13394 <pclose@plt+0x11d8>
   13380:	cmp	r3, #0
   13384:	bxeq	lr
   13388:	bx	r3
   1338c:	strdeq	r7, [r3], -r8
   13390:	strdeq	r7, [r3], -r8
   13394:	andeq	r0, r0, r0
   13398:	ldr	r0, [pc, #36]	; 133c4 <pclose@plt+0x1208>
   1339c:	ldr	r1, [pc, #36]	; 133c8 <pclose@plt+0x120c>
   133a0:	sub	r1, r1, r0
   133a4:	asr	r1, r1, #2
   133a8:	add	r1, r1, r1, lsr #31
   133ac:	asrs	r1, r1, #1
   133b0:	bxeq	lr
   133b4:	ldr	r3, [pc, #16]	; 133cc <pclose@plt+0x1210>
   133b8:	cmp	r3, #0
   133bc:	bxeq	lr
   133c0:	bx	r3
   133c4:	strdeq	r7, [r3], -r8
   133c8:	strdeq	r7, [r3], -r8
   133cc:	andeq	r0, r0, r0
   133d0:	push	{r4, lr}
   133d4:	ldr	r4, [pc, #24]	; 133f4 <pclose@plt+0x1238>
   133d8:	ldrb	r3, [r4]
   133dc:	cmp	r3, #0
   133e0:	popne	{r4, pc}
   133e4:	bl	1336c <pclose@plt+0x11b0>
   133e8:	mov	r3, #1
   133ec:	strb	r3, [r4]
   133f0:	pop	{r4, pc}
   133f4:	andeq	r7, r3, ip, asr #22
   133f8:	b	13398 <pclose@plt+0x11dc>
   133fc:	andeq	r0, r0, r0
   13400:	ldr	r3, [r1]
   13404:	ldr	r2, [r0]
   13408:	ldr	r1, [pc, #20]	; 13424 <pclose@plt+0x1268>
   1340c:	ldr	r3, [r3, #724]	; 0x2d4
   13410:	ldr	r2, [r2, #724]	; 0x2d4
   13414:	ldr	r0, [r1]
   13418:	sub	r3, r3, r2
   1341c:	mul	r0, r0, r3
   13420:	bx	lr
   13424:	andeq	r7, r3, r0, asr fp
   13428:	ldr	r3, [r1]
   1342c:	ldr	r2, [r0]
   13430:	ldr	r1, [pc, #20]	; 1344c <pclose@plt+0x1290>
   13434:	ldr	r3, [r3, #688]	; 0x2b0
   13438:	ldr	r2, [r2, #688]	; 0x2b0
   1343c:	ldr	r0, [r1]
   13440:	sub	r3, r3, r2
   13444:	mul	r0, r0, r3
   13448:	bx	lr
   1344c:	andeq	r7, r3, r0, asr fp
   13450:	ldr	r3, [r1]
   13454:	ldr	r2, [r0]
   13458:	ldr	r1, [pc, #20]	; 13474 <pclose@plt+0x12b8>
   1345c:	ldr	r3, [r3, #184]	; 0xb8
   13460:	ldr	r2, [r2, #184]	; 0xb8
   13464:	ldr	r0, [r1]
   13468:	sub	r3, r3, r2
   1346c:	mul	r0, r0, r3
   13470:	bx	lr
   13474:	andeq	r7, r3, r0, asr fp
   13478:	push	{r4, r5, r6, lr}
   1347c:	mov	r6, r1
   13480:	ldr	r3, [r0]
   13484:	ldr	r5, [pc, #48]	; 134bc <pclose@plt+0x1300>
   13488:	ldr	r0, [r3, #724]	; 0x2d4
   1348c:	ldr	r3, [r5]
   13490:	blx	r3
   13494:	ldr	r2, [r6]
   13498:	ldr	r3, [r5]
   1349c:	mov	r4, r0
   134a0:	ldr	r0, [r2, #724]	; 0x2d4
   134a4:	blx	r3
   134a8:	ldr	r3, [pc, #16]	; 134c0 <pclose@plt+0x1304>
   134ac:	ldr	r3, [r3]
   134b0:	sub	r0, r0, r4
   134b4:	mul	r0, r3, r0
   134b8:	pop	{r4, r5, r6, pc}
   134bc:	strdeq	r7, [r3], -r8
   134c0:	andeq	r7, r3, r0, asr fp
   134c4:	ldr	r3, [r1]
   134c8:	ldr	r2, [r0]
   134cc:	ldr	r1, [pc, #20]	; 134e8 <pclose@plt+0x132c>
   134d0:	ldr	r3, [r3, #664]	; 0x298
   134d4:	ldr	r2, [r2, #664]	; 0x298
   134d8:	ldr	r0, [r1]
   134dc:	sub	r3, r3, r2
   134e0:	mul	r0, r0, r3
   134e4:	bx	lr
   134e8:	andeq	r7, r3, r0, asr fp
   134ec:	ldr	r3, [r1]
   134f0:	ldr	r2, [r0]
   134f4:	ldr	r1, [pc, #20]	; 13510 <pclose@plt+0x1354>
   134f8:	ldr	r3, [r3]
   134fc:	ldr	r2, [r2]
   13500:	ldr	r0, [r1]
   13504:	sub	r3, r3, r2
   13508:	mul	r0, r0, r3
   1350c:	bx	lr
   13510:	andeq	r7, r3, r0, asr fp
   13514:	ldr	r3, [r1]
   13518:	ldr	r2, [r0]
   1351c:	ldr	r1, [pc, #20]	; 13538 <pclose@plt+0x137c>
   13520:	ldr	r3, [r3, #4]
   13524:	ldr	r2, [r2, #4]
   13528:	ldr	r0, [r1]
   1352c:	sub	r3, r3, r2
   13530:	mul	r0, r0, r3
   13534:	bx	lr
   13538:	andeq	r7, r3, r0, asr fp
   1353c:	ldr	r3, [r1]
   13540:	ldr	r2, [r0]
   13544:	ldr	r1, [pc, #20]	; 13560 <pclose@plt+0x13a4>
   13548:	ldr	r3, [r3, #180]	; 0xb4
   1354c:	ldr	r2, [r2, #180]	; 0xb4
   13550:	ldr	r0, [r1]
   13554:	sub	r3, r3, r2
   13558:	mul	r0, r0, r3
   1355c:	bx	lr
   13560:	andeq	r7, r3, r0, asr fp
   13564:	ldr	r3, [r1]
   13568:	ldr	r2, [r0]
   1356c:	ldr	r1, [pc, #20]	; 13588 <pclose@plt+0x13cc>
   13570:	ldrb	r3, [r3, #20]
   13574:	ldrb	r2, [r2, #20]
   13578:	ldr	r0, [r1]
   1357c:	sub	r3, r3, r2
   13580:	mul	r0, r0, r3
   13584:	bx	lr
   13588:	andeq	r7, r3, r0, asr fp
   1358c:	ldr	r3, [r1]
   13590:	ldr	r2, [r0]
   13594:	ldr	r1, [pc, #20]	; 135b0 <pclose@plt+0x13f4>
   13598:	ldr	r3, [r3, #676]	; 0x2a4
   1359c:	ldr	r2, [r2, #676]	; 0x2a4
   135a0:	ldr	r0, [r1]
   135a4:	sub	r3, r3, r2
   135a8:	mul	r0, r0, r3
   135ac:	bx	lr
   135b0:	andeq	r7, r3, r0, asr fp
   135b4:	ldr	r3, [r1]
   135b8:	ldr	r2, [r0]
   135bc:	ldr	r1, [pc, #20]	; 135d8 <pclose@plt+0x141c>
   135c0:	ldr	r3, [r3, #672]	; 0x2a0
   135c4:	ldr	r2, [r2, #672]	; 0x2a0
   135c8:	ldr	r0, [r1]
   135cc:	sub	r3, r3, r2
   135d0:	mul	r0, r0, r3
   135d4:	bx	lr
   135d8:	andeq	r7, r3, r0, asr fp
   135dc:	ldr	r3, [r1]
   135e0:	ldr	r2, [r0]
   135e4:	ldr	r1, [pc, #20]	; 13600 <pclose@plt+0x1444>
   135e8:	ldr	r3, [r3, #680]	; 0x2a8
   135ec:	ldr	r2, [r2, #680]	; 0x2a8
   135f0:	ldr	r0, [r1]
   135f4:	sub	r3, r3, r2
   135f8:	mul	r0, r0, r3
   135fc:	bx	lr
   13600:	andeq	r7, r3, r0, asr fp
   13604:	ldr	r3, [r1]
   13608:	ldr	r2, [r0]
   1360c:	ldr	r1, [pc, #20]	; 13628 <pclose@plt+0x146c>
   13610:	ldr	r3, [r3, #684]	; 0x2ac
   13614:	ldr	r2, [r2, #684]	; 0x2ac
   13618:	ldr	r0, [r1]
   1361c:	sub	r3, r3, r2
   13620:	mul	r0, r0, r3
   13624:	bx	lr
   13628:	andeq	r7, r3, r0, asr fp
   1362c:	ldr	r3, [r1]
   13630:	ldr	r2, [r0]
   13634:	ldr	r1, [pc, #20]	; 13650 <pclose@plt+0x1494>
   13638:	ldr	r3, [r3, #692]	; 0x2b4
   1363c:	ldr	r2, [r2, #692]	; 0x2b4
   13640:	ldr	r0, [r1]
   13644:	sub	r3, r3, r2
   13648:	mul	r0, r0, r3
   1364c:	bx	lr
   13650:	andeq	r7, r3, r0, asr fp
   13654:	ldr	r3, [r1]
   13658:	ldr	r2, [r0]
   1365c:	ldr	r1, [pc, #20]	; 13678 <pclose@plt+0x14bc>
   13660:	ldr	r3, [r3, #700]	; 0x2bc
   13664:	ldr	r2, [r2, #700]	; 0x2bc
   13668:	ldr	r0, [r1]
   1366c:	sub	r3, r3, r2
   13670:	mul	r0, r0, r3
   13674:	bx	lr
   13678:	andeq	r7, r3, r0, asr fp
   1367c:	ldr	r3, [pc, #108]	; 136f0 <pclose@plt+0x1534>
   13680:	sub	r0, r0, #77	; 0x4d
   13684:	ldr	r2, [r3, #4]
   13688:	ldr	r3, [r2, #204]	; 0xcc
   1368c:	bic	r3, r3, #2
   13690:	str	r3, [r2, #204]	; 0xcc
   13694:	cmp	r0, #7
   13698:	ldrls	pc, [pc, r0, lsl #2]
   1369c:	b	136c8 <pclose@plt+0x150c>
   136a0:	andeq	r3, r1, r4, ror #13
   136a4:	ldrdeq	r3, [r1], -r8
   136a8:	andeq	r3, r1, r8, asr #13
   136ac:	andeq	r3, r1, ip, asr #13
   136b0:	andeq	r3, r1, r8, asr #13
   136b4:	andeq	r3, r1, r8, asr #13
   136b8:	andeq	r3, r1, r8, asr #13
   136bc:	andeq	r3, r1, r0, asr #13
   136c0:	mov	r3, #20
   136c4:	str	r3, [r2, #200]	; 0xc8
   136c8:	bx	lr
   136cc:	mov	r3, #18
   136d0:	str	r3, [r2, #200]	; 0xc8
   136d4:	bx	lr
   136d8:	mov	r3, #0
   136dc:	str	r3, [r2, #200]	; 0xc8
   136e0:	bx	lr
   136e4:	mov	r3, #21
   136e8:	str	r3, [r2, #200]	; 0xc8
   136ec:	bx	lr
   136f0:	andeq	r7, r3, r0, asr fp
   136f4:	ldr	r3, [pc, #164]	; 137a0 <pclose@plt+0x15e4>
   136f8:	ldr	r2, [r3, #8]
   136fc:	ldr	ip, [r3, #12]
   13700:	cmp	r2, ip
   13704:	bxge	lr
   13708:	push	{r4, r5, r6, r7, r8, lr}
   1370c:	cmp	r1, #101	; 0x65
   13710:	ldr	lr, [r3, #16]
   13714:	ldr	r5, [r3, #20]
   13718:	add	r6, r0, #1
   1371c:	ldr	r4, [lr, r0, lsl #2]
   13720:	movge	r1, #101	; 0x65
   13724:	cmp	ip, r6
   13728:	str	r4, [r5, r2, lsl #2]
   1372c:	add	r2, r2, #1
   13730:	strb	r1, [r4, #23]
   13734:	str	r2, [r3, #8]
   13738:	add	r4, lr, r0, lsl #2
   1373c:	pople	{r4, r5, r6, r7, r8, pc}
   13740:	sub	lr, lr, #4
   13744:	add	r8, lr, ip, lsl #2
   13748:	add	r7, r1, #1
   1374c:	mov	r5, r4
   13750:	ldr	r2, [r4]
   13754:	ldr	r3, [r5, #4]!
   13758:	ldr	r2, [r2]
   1375c:	ldr	r1, [r3, #676]	; 0x2a4
   13760:	cmp	r2, r1
   13764:	beq	13790 <pclose@plt+0x15d4>
   13768:	ldr	r0, [r3, #4]
   1376c:	cmp	r2, r0
   13770:	beq	13784 <pclose@plt+0x15c8>
   13774:	cmp	r5, r8
   13778:	add	r6, r6, #1
   1377c:	bne	13750 <pclose@plt+0x1594>
   13780:	pop	{r4, r5, r6, r7, r8, pc}
   13784:	ldr	r3, [r3]
   13788:	cmp	r1, r3
   1378c:	bne	13774 <pclose@plt+0x15b8>
   13790:	mov	r1, r7
   13794:	mov	r0, r6
   13798:	bl	136f4 <pclose@plt+0x1538>
   1379c:	b	13774 <pclose@plt+0x15b8>
   137a0:	andeq	r7, r3, r0, asr fp
   137a4:	ldr	r2, [r0]
   137a8:	ldr	r3, [r1]
   137ac:	ldrd	r0, [r2, #56]	; 0x38
   137b0:	ldrd	r2, [r3, #56]	; 0x38
   137b4:	cmp	r1, r3
   137b8:	cmpeq	r0, r2
   137bc:	bhi	137cc <pclose@plt+0x1610>
   137c0:	mvncc	r0, #0
   137c4:	movcs	r0, #0
   137c8:	bx	lr
   137cc:	mov	r0, #1
   137d0:	bx	lr
   137d4:	push	{r4, lr}
   137d8:	mov	r0, #1
   137dc:	bl	11ef8 <tcdrain@plt>
   137e0:	ldr	r3, [pc, #8]	; 137f0 <pclose@plt+0x1634>
   137e4:	mov	r2, #2
   137e8:	str	r2, [r3, #24]
   137ec:	pop	{r4, pc}
   137f0:	andeq	r7, r3, r0, asr fp
   137f4:	push	{r0, r1, r2, r3}
   137f8:	mov	r3, #2048	; 0x800
   137fc:	push	{r4, lr}
   13800:	sub	sp, sp, #16
   13804:	ldr	r4, [pc, #76]	; 13858 <pclose@plt+0x169c>
   13808:	ldr	r2, [sp, #24]
   1380c:	add	ip, sp, #28
   13810:	ldr	r0, [r4]
   13814:	stm	sp, {r2, ip}
   13818:	mov	r1, r3
   1381c:	mov	r2, #1
   13820:	str	r0, [sp, #12]
   13824:	ldr	r0, [pc, #48]	; 1385c <pclose@plt+0x16a0>
   13828:	str	ip, [sp, #8]
   1382c:	bl	11d54 <__vsnprintf_chk@plt>
   13830:	ldr	r2, [sp, #12]
   13834:	ldr	r3, [r4]
   13838:	cmp	r2, r3
   1383c:	bne	13854 <pclose@plt+0x1698>
   13840:	ldr	r0, [pc, #20]	; 1385c <pclose@plt+0x16a0>
   13844:	add	sp, sp, #16
   13848:	pop	{r4, lr}
   1384c:	add	sp, sp, #16
   13850:	bx	lr
   13854:	bl	11da8 <__stack_chk_fail@plt>
   13858:	strdeq	r6, [r3], -r0
   1385c:	andeq	r7, r3, ip, ror #22
   13860:	push	{r0, r1, r2, r3}
   13864:	mov	r3, #1024	; 0x400
   13868:	push	{r4, r5, lr}
   1386c:	sub	sp, sp, #20
   13870:	ldr	r4, [pc, #104]	; 138e0 <pclose@plt+0x1724>
   13874:	ldr	r1, [sp, #32]
   13878:	ldr	r5, [pc, #100]	; 138e4 <pclose@plt+0x1728>
   1387c:	ldr	r2, [r4]
   13880:	add	ip, sp, #36	; 0x24
   13884:	add	r0, r5, #2064	; 0x810
   13888:	stm	sp, {r1, ip}
   1388c:	str	r2, [sp, #12]
   13890:	mov	r1, r3
   13894:	mov	r2, #1
   13898:	add	r0, r0, #12
   1389c:	str	ip, [sp, #8]
   138a0:	bl	11d54 <__vsnprintf_chk@plt>
   138a4:	ldr	r3, [pc, #60]	; 138e8 <pclose@plt+0x172c>
   138a8:	sub	r2, r0, #1
   138ac:	cmp	r2, r3
   138b0:	movhi	r3, #0
   138b4:	movhi	r0, r3
   138b8:	strbhi	r3, [r5, #2076]	; 0x81c
   138bc:	ldr	r2, [sp, #12]
   138c0:	ldr	r3, [r4]
   138c4:	cmp	r2, r3
   138c8:	bne	138dc <pclose@plt+0x1720>
   138cc:	add	sp, sp, #20
   138d0:	pop	{r4, r5, lr}
   138d4:	add	sp, sp, #16
   138d8:	bx	lr
   138dc:	bl	11da8 <__stack_chk_fail@plt>
   138e0:	strdeq	r6, [r3], -r0
   138e4:	andeq	r7, r3, r0, asr fp
   138e8:	strdeq	r0, [r0], -lr
   138ec:	push	{r4, r5, lr}
   138f0:	mov	r4, r0
   138f4:	add	r0, r0, #236	; 0xec
   138f8:	cmp	r0, r1
   138fc:	sub	sp, sp, #20
   13900:	mov	r5, r1
   13904:	beq	13918 <pclose@plt+0x175c>
   13908:	mov	r3, r1
   1390c:	ldr	r2, [pc, #48]	; 13944 <pclose@plt+0x1788>
   13910:	mov	r1, #4
   13914:	bl	11fc4 <snprintf@plt>
   13918:	ldr	r1, [r4, #340]	; 0x154
   1391c:	ldr	r2, [pc, #36]	; 13948 <pclose@plt+0x178c>
   13920:	mov	r3, #6
   13924:	stmib	sp, {r1, r5}
   13928:	str	r2, [sp]
   1392c:	add	r0, r4, #808	; 0x328
   13930:	mov	r1, r3
   13934:	mov	r2, #1
   13938:	bl	1218c <__snprintf_chk@plt>
   1393c:	add	sp, sp, #20
   13940:	pop	{r4, r5, pc}
   13944:	andeq	r3, r2, r4, lsl fp
   13948:	andeq	r2, r2, ip, lsl pc
   1394c:	ldr	r3, [r0]
   13950:	ldr	r3, [r3, #316]	; 0x13c
   13954:	cmp	r3, #0
   13958:	beq	13988 <pclose@plt+0x17cc>
   1395c:	ldr	r2, [r1]
   13960:	ldr	r0, [r2, #316]	; 0x13c
   13964:	cmp	r0, #0
   13968:	bxeq	lr
   1396c:	mov	r1, r3
   13970:	push	{r4, lr}
   13974:	bl	11ca0 <strcmp@plt>
   13978:	ldr	r3, [pc, #16]	; 13990 <pclose@plt+0x17d4>
   1397c:	ldr	r3, [r3]
   13980:	mul	r0, r3, r0
   13984:	pop	{r4, pc}
   13988:	mov	r0, r3
   1398c:	bx	lr
   13990:	andeq	r7, r3, r0, asr fp
   13994:	ldr	r3, [r0]
   13998:	ldr	r3, [r3, #788]	; 0x314
   1399c:	cmp	r3, #0
   139a0:	beq	139d0 <pclose@plt+0x1814>
   139a4:	ldr	r2, [r1]
   139a8:	ldr	r0, [r2, #788]	; 0x314
   139ac:	cmp	r0, #0
   139b0:	bxeq	lr
   139b4:	mov	r1, r3
   139b8:	push	{r4, lr}
   139bc:	bl	11ca0 <strcmp@plt>
   139c0:	ldr	r3, [pc, #16]	; 139d8 <pclose@plt+0x181c>
   139c4:	ldr	r3, [r3]
   139c8:	mul	r0, r3, r0
   139cc:	pop	{r4, pc}
   139d0:	mov	r0, r3
   139d4:	bx	lr
   139d8:	andeq	r7, r3, r0, asr fp
   139dc:	ldr	r3, [r0]
   139e0:	ldr	r3, [r3, #304]	; 0x130
   139e4:	ldr	r3, [r3]
   139e8:	cmp	r3, #0
   139ec:	beq	13a20 <pclose@plt+0x1864>
   139f0:	ldr	r2, [r1]
   139f4:	ldr	r2, [r2, #304]	; 0x130
   139f8:	ldr	r0, [r2]
   139fc:	cmp	r0, #0
   13a00:	bxeq	lr
   13a04:	mov	r1, r3
   13a08:	push	{r4, lr}
   13a0c:	bl	11ca0 <strcmp@plt>
   13a10:	ldr	r3, [pc, #16]	; 13a28 <pclose@plt+0x186c>
   13a14:	ldr	r3, [r3]
   13a18:	mul	r0, r3, r0
   13a1c:	pop	{r4, pc}
   13a20:	mov	r0, r3
   13a24:	bx	lr
   13a28:	andeq	r7, r3, r0, asr fp
   13a2c:	ldr	r3, [r0]
   13a30:	ldr	r3, [r3, #324]	; 0x144
   13a34:	cmp	r3, #0
   13a38:	beq	13a68 <pclose@plt+0x18ac>
   13a3c:	ldr	r2, [r1]
   13a40:	ldr	r0, [r2, #324]	; 0x144
   13a44:	cmp	r0, #0
   13a48:	bxeq	lr
   13a4c:	mov	r1, r3
   13a50:	push	{r4, lr}
   13a54:	bl	11ca0 <strcmp@plt>
   13a58:	ldr	r3, [pc, #16]	; 13a70 <pclose@plt+0x18b4>
   13a5c:	ldr	r3, [r3]
   13a60:	mul	r0, r3, r0
   13a64:	pop	{r4, pc}
   13a68:	mov	r0, r3
   13a6c:	bx	lr
   13a70:	andeq	r7, r3, r0, asr fp
   13a74:	ldr	r3, [r0]
   13a78:	ldr	r3, [r3, #312]	; 0x138
   13a7c:	ldr	r3, [r3]
   13a80:	cmp	r3, #0
   13a84:	beq	13ab8 <pclose@plt+0x18fc>
   13a88:	ldr	r2, [r1]
   13a8c:	ldr	r2, [r2, #312]	; 0x138
   13a90:	ldr	r0, [r2]
   13a94:	cmp	r0, #0
   13a98:	bxeq	lr
   13a9c:	mov	r1, r3
   13aa0:	push	{r4, lr}
   13aa4:	bl	11ca0 <strcmp@plt>
   13aa8:	ldr	r3, [pc, #16]	; 13ac0 <pclose@plt+0x1904>
   13aac:	ldr	r3, [r3]
   13ab0:	mul	r0, r3, r0
   13ab4:	pop	{r4, pc}
   13ab8:	mov	r0, r3
   13abc:	bx	lr
   13ac0:	andeq	r7, r3, r0, asr fp
   13ac4:	ldr	r3, [r0]
   13ac8:	add	r3, r3, #492	; 0x1ec
   13acc:	add	r3, r3, #1
   13ad0:	cmp	r3, #0
   13ad4:	beq	13b08 <pclose@plt+0x194c>
   13ad8:	ldr	r0, [r1]
   13adc:	add	r0, r0, #492	; 0x1ec
   13ae0:	add	r0, r0, #1
   13ae4:	cmp	r0, #0
   13ae8:	bxeq	lr
   13aec:	mov	r1, r3
   13af0:	push	{r4, lr}
   13af4:	bl	11ca0 <strcmp@plt>
   13af8:	ldr	r3, [pc, #16]	; 13b10 <pclose@plt+0x1954>
   13afc:	ldr	r3, [r3]
   13b00:	mul	r0, r3, r0
   13b04:	pop	{r4, pc}
   13b08:	mov	r0, r3
   13b0c:	bx	lr
   13b10:	andeq	r7, r3, r0, asr fp
   13b14:	ldr	r3, [r0]
   13b18:	add	r3, r3, #392	; 0x188
   13b1c:	add	r3, r3, #2
   13b20:	cmp	r3, #0
   13b24:	beq	13b58 <pclose@plt+0x199c>
   13b28:	ldr	r0, [r1]
   13b2c:	add	r0, r0, #392	; 0x188
   13b30:	add	r0, r0, #2
   13b34:	cmp	r0, #0
   13b38:	bxeq	lr
   13b3c:	mov	r1, r3
   13b40:	push	{r4, lr}
   13b44:	bl	11ca0 <strcmp@plt>
   13b48:	ldr	r3, [pc, #16]	; 13b60 <pclose@plt+0x19a4>
   13b4c:	ldr	r3, [r3]
   13b50:	mul	r0, r3, r0
   13b54:	pop	{r4, pc}
   13b58:	mov	r0, r3
   13b5c:	bx	lr
   13b60:	andeq	r7, r3, r0, asr fp
   13b64:	ldr	r3, [r0]
   13b68:	add	r3, r3, #360	; 0x168
   13b6c:	add	r3, r3, #1
   13b70:	cmp	r3, #0
   13b74:	beq	13ba8 <pclose@plt+0x19ec>
   13b78:	ldr	r0, [r1]
   13b7c:	add	r0, r0, #360	; 0x168
   13b80:	add	r0, r0, #1
   13b84:	cmp	r0, #0
   13b88:	bxeq	lr
   13b8c:	mov	r1, r3
   13b90:	push	{r4, lr}
   13b94:	bl	11ca0 <strcmp@plt>
   13b98:	ldr	r3, [pc, #16]	; 13bb0 <pclose@plt+0x19f4>
   13b9c:	ldr	r3, [r3]
   13ba0:	mul	r0, r3, r0
   13ba4:	pop	{r4, pc}
   13ba8:	mov	r0, r3
   13bac:	bx	lr
   13bb0:	andeq	r7, r3, r0, asr fp
   13bb4:	ldr	r0, [r0]
   13bb8:	adds	r3, r0, #328	; 0x148
   13bbc:	beq	13be8 <pclose@plt+0x1a2c>
   13bc0:	ldr	r0, [r1]
   13bc4:	adds	r0, r0, #328	; 0x148
   13bc8:	bxeq	lr
   13bcc:	mov	r1, r3
   13bd0:	push	{r4, lr}
   13bd4:	bl	11ca0 <strcmp@plt>
   13bd8:	ldr	r3, [pc, #16]	; 13bf0 <pclose@plt+0x1a34>
   13bdc:	ldr	r1, [r3]
   13be0:	mul	r0, r1, r0
   13be4:	pop	{r4, pc}
   13be8:	mov	r0, r3
   13bec:	bx	lr
   13bf0:	andeq	r7, r3, r0, asr fp
   13bf4:	push	{r4, r5, r6, r7, r8, lr}
   13bf8:	mov	r4, r1
   13bfc:	mov	r3, #0
   13c00:	mov	r1, #1
   13c04:	ldr	r6, [pc, #184]	; 13cc4 <pclose@plt+0x1b08>
   13c08:	str	r1, [r0, #384]	; 0x180
   13c0c:	mov	r5, r0
   13c10:	str	r3, [r0, #380]	; 0x17c
   13c14:	ldrb	r0, [r4]
   13c18:	ldr	ip, [pc, #168]	; 13cc8 <pclose@plt+0x1b0c>
   13c1c:	sub	sp, sp, #8
   13c20:	ldr	r1, [r6]
   13c24:	cmp	r0, r3
   13c28:	str	r3, [ip, #3100]	; 0xc1c
   13c2c:	str	r1, [sp, #4]
   13c30:	beq	13c8c <pclose@plt+0x1ad0>
   13c34:	cmp	r0, #33	; 0x21
   13c38:	addeq	r4, r4, #1
   13c3c:	streq	r3, [r5, #384]	; 0x180
   13c40:	mov	r7, r2
   13c44:	mov	r1, sp
   13c48:	mov	r2, #0
   13c4c:	mov	r0, r4
   13c50:	bl	11f70 <strtoul@plt>
   13c54:	ldr	r3, [sp]
   13c58:	ldrb	r3, [r3]
   13c5c:	cmp	r3, #0
   13c60:	mov	r8, r0
   13c64:	bne	13ca4 <pclose@plt+0x1ae8>
   13c68:	bl	11cb8 <getpwuid@plt>
   13c6c:	cmp	r0, #0
   13c70:	streq	r8, [r5, #376]	; 0x178
   13c74:	streq	r7, [r5, #380]	; 0x17c
   13c78:	beq	13c8c <pclose@plt+0x1ad0>
   13c7c:	ldr	r3, [r0, #8]
   13c80:	mov	r0, #0
   13c84:	str	r3, [r5, #376]	; 0x178
   13c88:	str	r7, [r5, #380]	; 0x17c
   13c8c:	ldr	r2, [sp, #4]
   13c90:	ldr	r3, [r6]
   13c94:	cmp	r2, r3
   13c98:	bne	13cc0 <pclose@plt+0x1b04>
   13c9c:	add	sp, sp, #8
   13ca0:	pop	{r4, r5, r6, r7, r8, pc}
   13ca4:	mov	r0, r4
   13ca8:	bl	11c88 <getpwnam@plt>
   13cac:	cmp	r0, #0
   13cb0:	bne	13c7c <pclose@plt+0x1ac0>
   13cb4:	ldr	r3, [pc, #16]	; 13ccc <pclose@plt+0x1b10>
   13cb8:	ldr	r0, [r3, #56]	; 0x38
   13cbc:	b	13c8c <pclose@plt+0x1ad0>
   13cc0:	bl	11da8 <__stack_chk_fail@plt>
   13cc4:	strdeq	r6, [r3], -r0
   13cc8:	andeq	r7, r3, r0, asr fp
   13ccc:	andeq	lr, r5, r0, asr #28
   13cd0:	ldr	r3, [r0]
   13cd4:	ldr	r3, [r3, #320]	; 0x140
   13cd8:	cmp	r3, #0
   13cdc:	beq	13d0c <pclose@plt+0x1b50>
   13ce0:	ldr	r2, [r1]
   13ce4:	ldr	r0, [r2, #320]	; 0x140
   13ce8:	cmp	r0, #0
   13cec:	bxeq	lr
   13cf0:	mov	r1, r3
   13cf4:	push	{r4, lr}
   13cf8:	bl	11c7c <strverscmp@plt>
   13cfc:	ldr	r3, [pc, #16]	; 13d14 <pclose@plt+0x1b58>
   13d00:	ldr	r3, [r3]
   13d04:	mul	r0, r3, r0
   13d08:	pop	{r4, pc}
   13d0c:	mov	r0, r3
   13d10:	bx	lr
   13d14:	andeq	r7, r3, r0, asr fp
   13d18:	push	{r4, r5, r6, r7, r8, lr}
   13d1c:	mov	r3, #0
   13d20:	ldr	r2, [r0, #204]	; 0xcc
   13d24:	ldr	r7, [pc, #144]	; 13dbc <pclose@plt+0x1c00>
   13d28:	ldr	r4, [r0, #1364]	; 0x554
   13d2c:	orr	r2, r2, #48	; 0x30
   13d30:	cmp	r4, #0
   13d34:	mov	r6, r0
   13d38:	str	r2, [r0, #204]	; 0xcc
   13d3c:	str	r3, [r0, #368]	; 0x170
   13d40:	str	r3, [r0, #364]	; 0x16c
   13d44:	str	r3, [r0, #356]	; 0x164
   13d48:	str	r3, [r0, #380]	; 0x17c
   13d4c:	str	r3, [r0, #208]	; 0xd0
   13d50:	str	r3, [r7, #3100]	; 0xc1c
   13d54:	beq	13d7c <pclose@plt+0x1bc0>
   13d58:	ldr	r0, [r4, #16]
   13d5c:	ldr	r5, [r4]
   13d60:	bl	11d24 <free@plt>
   13d64:	ldr	r0, [r4, #12]
   13d68:	bl	11d24 <free@plt>
   13d6c:	mov	r0, r4
   13d70:	bl	11d24 <free@plt>
   13d74:	subs	r4, r5, #0
   13d78:	bne	13d58 <pclose@plt+0x1b9c>
   13d7c:	mov	r4, #0
   13d80:	str	r4, [r6, #1368]	; 0x558
   13d84:	str	r4, [r6, #1364]	; 0x554
   13d88:	ldr	r0, [r6, #1372]	; 0x55c
   13d8c:	bl	11d24 <free@plt>
   13d90:	ldr	r2, [r7, #4]
   13d94:	ldr	r1, [r6, #1376]	; 0x560
   13d98:	str	r4, [r6, #1372]	; 0x55c
   13d9c:	ldr	r3, [r2, #204]	; 0xcc
   13da0:	bic	r3, r3, #2097152	; 0x200000
   13da4:	str	r3, [r2, #204]	; 0xcc
   13da8:	strb	r4, [r1]
   13dac:	ldr	r3, [r6, #204]	; 0xcc
   13db0:	bic	r3, r3, #3145728	; 0x300000
   13db4:	str	r3, [r6, #204]	; 0xcc
   13db8:	pop	{r4, r5, r6, r7, r8, pc}
   13dbc:	andeq	r7, r3, r0, asr fp
   13dc0:	push	{r4, r5, r6, lr}
   13dc4:	cmp	r0, #0
   13dc8:	ldr	r5, [pc, #84]	; 13e24 <pclose@plt+0x1c68>
   13dcc:	movne	r3, #0
   13dd0:	mov	r0, #0
   13dd4:	ldreq	r4, [r5, #3104]	; 0xc20
   13dd8:	movne	r4, r3
   13ddc:	strne	r3, [r5, #3104]	; 0xc20
   13de0:	bl	11d78 <time@plt>
   13de4:	sub	r4, r0, r4
   13de8:	cmp	r4, #2
   13dec:	mov	r6, r0
   13df0:	pople	{r4, r5, r6, pc}
   13df4:	bl	11cdc <meminfo@plt>
   13df8:	bl	11e08 <cpuinfo@plt>
   13dfc:	ldr	r2, [pc, #36]	; 13e28 <pclose@plt+0x1c6c>
   13e00:	ldr	r3, [pc, #36]	; 13e2c <pclose@plt+0x1c70>
   13e04:	ldr	r2, [r2]
   13e08:	ldr	r3, [r3]
   13e0c:	str	r2, [r5, #3108]	; 0xc24
   13e10:	blx	r3
   13e14:	str	r6, [r5, #3104]	; 0xc20
   13e18:	add	r0, r0, #1
   13e1c:	str	r0, [r5, #3112]	; 0xc28
   13e20:	pop	{r4, r5, r6, pc}
   13e24:	andeq	r7, r3, r0, asr fp
   13e28:	andeq	r7, r3, ip, lsr fp
   13e2c:	andeq	r7, r3, r0, lsl #22
   13e30:	ldr	r3, [pc, #16]	; 13e48 <pclose@plt+0x1c8c>
   13e34:	ldr	r3, [r3]
   13e38:	cmp	r3, #0
   13e3c:	mvngt	r0, #0
   13e40:	movle	r0, #1
   13e44:	bx	lr
   13e48:	andeq	r7, r3, r0, asr fp
   13e4c:	ldr	r2, [r0]
   13e50:	ldr	r3, [r1]
   13e54:	ldr	r2, [r2, #208]	; 0xd0
   13e58:	ldr	r3, [r3, #208]	; 0xd0
   13e5c:	cmp	r2, r3
   13e60:	bge	13e7c <pclose@plt+0x1cc0>
   13e64:	ldr	r3, [pc, #32]	; 13e8c <pclose@plt+0x1cd0>
   13e68:	ldr	r3, [r3]
   13e6c:	cmp	r3, #0
   13e70:	movgt	r0, #1
   13e74:	mvnle	r0, #0
   13e78:	bx	lr
   13e7c:	ble	13e84 <pclose@plt+0x1cc8>
   13e80:	b	13e30 <pclose@plt+0x1c74>
   13e84:	mov	r0, #0
   13e88:	bx	lr
   13e8c:	andeq	r7, r3, r0, asr fp
   13e90:	ldr	r2, [r0]
   13e94:	ldr	r3, [r1]
   13e98:	ldr	r2, [r2, #16]
   13e9c:	ldr	r3, [r3, #16]
   13ea0:	cmp	r2, r3
   13ea4:	bcs	13ec0 <pclose@plt+0x1d04>
   13ea8:	ldr	r3, [pc, #32]	; 13ed0 <pclose@plt+0x1d14>
   13eac:	ldr	r3, [r3]
   13eb0:	cmp	r3, #0
   13eb4:	movgt	r0, #1
   13eb8:	mvnle	r0, #0
   13ebc:	bx	lr
   13ec0:	bls	13ec8 <pclose@plt+0x1d0c>
   13ec4:	b	13e30 <pclose@plt+0x1c74>
   13ec8:	mov	r0, #0
   13ecc:	bx	lr
   13ed0:	andeq	r7, r3, r0, asr fp
   13ed4:	ldr	r2, [r0]
   13ed8:	ldr	r3, [r1]
   13edc:	ldr	r2, [r2, #216]	; 0xd8
   13ee0:	ldr	r3, [r3, #216]	; 0xd8
   13ee4:	cmp	r2, r3
   13ee8:	bge	13f04 <pclose@plt+0x1d48>
   13eec:	ldr	r3, [pc, #32]	; 13f14 <pclose@plt+0x1d58>
   13ef0:	ldr	r3, [r3]
   13ef4:	cmp	r3, #0
   13ef8:	movgt	r0, #1
   13efc:	mvnle	r0, #0
   13f00:	bx	lr
   13f04:	ble	13f0c <pclose@plt+0x1d50>
   13f08:	b	13e30 <pclose@plt+0x1c74>
   13f0c:	mov	r0, #0
   13f10:	bx	lr
   13f14:	andeq	r7, r3, r0, asr fp
   13f18:	ldr	r2, [r0]
   13f1c:	ldr	r3, [r1]
   13f20:	ldr	r2, [r2, #220]	; 0xdc
   13f24:	ldr	r3, [r3, #220]	; 0xdc
   13f28:	cmp	r2, r3
   13f2c:	bge	13f48 <pclose@plt+0x1d8c>
   13f30:	ldr	r3, [pc, #32]	; 13f58 <pclose@plt+0x1d9c>
   13f34:	ldr	r3, [r3]
   13f38:	cmp	r3, #0
   13f3c:	movgt	r0, #1
   13f40:	mvnle	r0, #0
   13f44:	bx	lr
   13f48:	ble	13f50 <pclose@plt+0x1d94>
   13f4c:	b	13e30 <pclose@plt+0x1c74>
   13f50:	mov	r0, #0
   13f54:	bx	lr
   13f58:	andeq	r7, r3, r0, asr fp
   13f5c:	ldr	r2, [r0]
   13f60:	ldr	r3, [r1]
   13f64:	ldr	r2, [r2, #292]	; 0x124
   13f68:	ldr	r3, [r3, #292]	; 0x124
   13f6c:	cmp	r2, r3
   13f70:	bcs	13f8c <pclose@plt+0x1dd0>
   13f74:	ldr	r3, [pc, #32]	; 13f9c <pclose@plt+0x1de0>
   13f78:	ldr	r3, [r3]
   13f7c:	cmp	r3, #0
   13f80:	movgt	r0, #1
   13f84:	mvnle	r0, #0
   13f88:	bx	lr
   13f8c:	bls	13f94 <pclose@plt+0x1dd8>
   13f90:	b	13e30 <pclose@plt+0x1c74>
   13f94:	mov	r0, #0
   13f98:	bx	lr
   13f9c:	andeq	r7, r3, r0, asr fp
   13fa0:	ldr	r2, [r0]
   13fa4:	ldr	r3, [r1]
   13fa8:	ldr	r2, [r2, #288]	; 0x120
   13fac:	ldr	r3, [r3, #288]	; 0x120
   13fb0:	cmp	r2, r3
   13fb4:	bcs	13fd0 <pclose@plt+0x1e14>
   13fb8:	ldr	r3, [pc, #32]	; 13fe0 <pclose@plt+0x1e24>
   13fbc:	ldr	r3, [r3]
   13fc0:	cmp	r3, #0
   13fc4:	movgt	r0, #1
   13fc8:	mvnle	r0, #0
   13fcc:	bx	lr
   13fd0:	bls	13fd8 <pclose@plt+0x1e1c>
   13fd4:	b	13e30 <pclose@plt+0x1c74>
   13fd8:	mov	r0, #0
   13fdc:	bx	lr
   13fe0:	andeq	r7, r3, r0, asr fp
   13fe4:	ldr	r2, [r0]
   13fe8:	ldr	r3, [r1]
   13fec:	ldr	r2, [r2, #284]	; 0x11c
   13ff0:	ldr	r3, [r3, #284]	; 0x11c
   13ff4:	cmp	r2, r3
   13ff8:	bcs	14014 <pclose@plt+0x1e58>
   13ffc:	ldr	r3, [pc, #32]	; 14024 <pclose@plt+0x1e68>
   14000:	ldr	r3, [r3]
   14004:	cmp	r3, #0
   14008:	movgt	r0, #1
   1400c:	mvnle	r0, #0
   14010:	bx	lr
   14014:	bls	1401c <pclose@plt+0x1e60>
   14018:	b	13e30 <pclose@plt+0x1c74>
   1401c:	mov	r0, #0
   14020:	bx	lr
   14024:	andeq	r7, r3, r0, asr fp
   14028:	ldr	r2, [r0]
   1402c:	ldr	r3, [r1]
   14030:	ldr	r2, [r2, #8]
   14034:	ldr	r3, [r3, #8]
   14038:	cmp	r2, r3
   1403c:	bcs	14058 <pclose@plt+0x1e9c>
   14040:	ldr	r3, [pc, #32]	; 14068 <pclose@plt+0x1eac>
   14044:	ldr	r3, [r3]
   14048:	cmp	r3, #0
   1404c:	movgt	r0, #1
   14050:	mvnle	r0, #0
   14054:	bx	lr
   14058:	bls	14060 <pclose@plt+0x1ea4>
   1405c:	b	13e30 <pclose@plt+0x1c74>
   14060:	mov	r0, #0
   14064:	bx	lr
   14068:	andeq	r7, r3, r0, asr fp
   1406c:	ldr	r2, [r0]
   14070:	ldr	r3, [r1]
   14074:	ldr	r2, [r2, #12]
   14078:	ldr	r3, [r3, #12]
   1407c:	cmp	r2, r3
   14080:	bcs	1409c <pclose@plt+0x1ee0>
   14084:	ldr	r3, [pc, #32]	; 140ac <pclose@plt+0x1ef0>
   14088:	ldr	r3, [r3]
   1408c:	cmp	r3, #0
   14090:	movgt	r0, #1
   14094:	mvnle	r0, #0
   14098:	bx	lr
   1409c:	bls	140a4 <pclose@plt+0x1ee8>
   140a0:	b	13e30 <pclose@plt+0x1c74>
   140a4:	mov	r0, #0
   140a8:	bx	lr
   140ac:	andeq	r7, r3, r0, asr fp
   140b0:	ldr	r2, [r0]
   140b4:	ldr	r3, [r1]
   140b8:	ldr	r2, [r2, #736]	; 0x2e0
   140bc:	ldr	r3, [r3, #736]	; 0x2e0
   140c0:	cmp	r2, r3
   140c4:	bge	140e0 <pclose@plt+0x1f24>
   140c8:	ldr	r3, [pc, #32]	; 140f0 <pclose@plt+0x1f34>
   140cc:	ldr	r3, [r3]
   140d0:	cmp	r3, #0
   140d4:	movgt	r0, #1
   140d8:	mvnle	r0, #0
   140dc:	bx	lr
   140e0:	ble	140e8 <pclose@plt+0x1f2c>
   140e4:	b	13e30 <pclose@plt+0x1c74>
   140e8:	mov	r0, #0
   140ec:	bx	lr
   140f0:	andeq	r7, r3, r0, asr fp
   140f4:	ldr	r2, [r0]
   140f8:	ldr	r3, [r1]
   140fc:	ldr	r2, [r2, #740]	; 0x2e4
   14100:	ldr	r3, [r3, #740]	; 0x2e4
   14104:	cmp	r2, r3
   14108:	bge	14124 <pclose@plt+0x1f68>
   1410c:	ldr	r3, [pc, #32]	; 14134 <pclose@plt+0x1f78>
   14110:	ldr	r3, [r3]
   14114:	cmp	r3, #0
   14118:	movgt	r0, #1
   1411c:	mvnle	r0, #0
   14120:	bx	lr
   14124:	ble	1412c <pclose@plt+0x1f70>
   14128:	b	13e30 <pclose@plt+0x1c74>
   1412c:	mov	r0, #0
   14130:	bx	lr
   14134:	andeq	r7, r3, r0, asr fp
   14138:	ldr	r2, [r0]
   1413c:	ldr	r3, [r1]
   14140:	ldr	r2, [r2, #744]	; 0x2e8
   14144:	ldr	r3, [r3, #744]	; 0x2e8
   14148:	cmp	r2, r3
   1414c:	bge	14168 <pclose@plt+0x1fac>
   14150:	ldr	r3, [pc, #32]	; 14178 <pclose@plt+0x1fbc>
   14154:	ldr	r3, [r3]
   14158:	cmp	r3, #0
   1415c:	movgt	r0, #1
   14160:	mvnle	r0, #0
   14164:	bx	lr
   14168:	ble	14170 <pclose@plt+0x1fb4>
   1416c:	b	13e30 <pclose@plt+0x1c74>
   14170:	mov	r0, #0
   14174:	bx	lr
   14178:	andeq	r7, r3, r0, asr fp
   1417c:	ldr	r2, [r0]
   14180:	ldr	r3, [r1]
   14184:	ldr	r2, [r2, #748]	; 0x2ec
   14188:	ldr	r3, [r3, #748]	; 0x2ec
   1418c:	cmp	r2, r3
   14190:	bge	141ac <pclose@plt+0x1ff0>
   14194:	ldr	r3, [pc, #32]	; 141bc <pclose@plt+0x2000>
   14198:	ldr	r3, [r3]
   1419c:	cmp	r3, #0
   141a0:	movgt	r0, #1
   141a4:	mvnle	r0, #0
   141a8:	bx	lr
   141ac:	ble	141b4 <pclose@plt+0x1ff8>
   141b0:	b	13e30 <pclose@plt+0x1c74>
   141b4:	mov	r0, #0
   141b8:	bx	lr
   141bc:	andeq	r7, r3, r0, asr fp
   141c0:	ldr	r2, [r0]
   141c4:	ldr	r3, [r1]
   141c8:	ldr	r2, [r2, #752]	; 0x2f0
   141cc:	ldr	r3, [r3, #752]	; 0x2f0
   141d0:	cmp	r2, r3
   141d4:	bge	141f0 <pclose@plt+0x2034>
   141d8:	ldr	r3, [pc, #32]	; 14200 <pclose@plt+0x2044>
   141dc:	ldr	r3, [r3]
   141e0:	cmp	r3, #0
   141e4:	movgt	r0, #1
   141e8:	mvnle	r0, #0
   141ec:	bx	lr
   141f0:	ble	141f8 <pclose@plt+0x203c>
   141f4:	b	13e30 <pclose@plt+0x1c74>
   141f8:	mov	r0, #0
   141fc:	bx	lr
   14200:	andeq	r7, r3, r0, asr fp
   14204:	ldr	r2, [r0]
   14208:	ldr	r3, [r1]
   1420c:	ldr	r2, [r2, #756]	; 0x2f4
   14210:	ldr	r3, [r3, #756]	; 0x2f4
   14214:	cmp	r2, r3
   14218:	bge	14234 <pclose@plt+0x2078>
   1421c:	ldr	r3, [pc, #32]	; 14244 <pclose@plt+0x2088>
   14220:	ldr	r3, [r3]
   14224:	cmp	r3, #0
   14228:	movgt	r0, #1
   1422c:	mvnle	r0, #0
   14230:	bx	lr
   14234:	ble	1423c <pclose@plt+0x2080>
   14238:	b	13e30 <pclose@plt+0x1c74>
   1423c:	mov	r0, #0
   14240:	bx	lr
   14244:	andeq	r7, r3, r0, asr fp
   14248:	ldr	r2, [r0]
   1424c:	ldr	r3, [r1]
   14250:	ldr	r2, [r2, #732]	; 0x2dc
   14254:	ldr	r3, [r3, #732]	; 0x2dc
   14258:	cmp	r2, r3
   1425c:	bge	14278 <pclose@plt+0x20bc>
   14260:	ldr	r3, [pc, #32]	; 14288 <pclose@plt+0x20cc>
   14264:	ldr	r3, [r3]
   14268:	cmp	r3, #0
   1426c:	movgt	r0, #1
   14270:	mvnle	r0, #0
   14274:	bx	lr
   14278:	ble	14280 <pclose@plt+0x20c4>
   1427c:	b	13e30 <pclose@plt+0x1c74>
   14280:	mov	r0, #0
   14284:	bx	lr
   14288:	andeq	r7, r3, r0, asr fp
   1428c:	ldr	r2, [r0]
   14290:	ldr	r3, [r1]
   14294:	ldr	r2, [r2, #728]	; 0x2d8
   14298:	ldr	r3, [r3, #728]	; 0x2d8
   1429c:	cmp	r2, r3
   142a0:	bge	142bc <pclose@plt+0x2100>
   142a4:	ldr	r3, [pc, #32]	; 142cc <pclose@plt+0x2110>
   142a8:	ldr	r3, [r3]
   142ac:	cmp	r3, #0
   142b0:	movgt	r0, #1
   142b4:	mvnle	r0, #0
   142b8:	bx	lr
   142bc:	ble	142c4 <pclose@plt+0x2108>
   142c0:	b	13e30 <pclose@plt+0x1c74>
   142c4:	mov	r0, #0
   142c8:	bx	lr
   142cc:	andeq	r7, r3, r0, asr fp
   142d0:	ldr	r2, [r0]
   142d4:	ldr	r3, [r1]
   142d8:	ldr	r2, [r2, #200]	; 0xc8
   142dc:	ldr	r3, [r3, #200]	; 0xc8
   142e0:	cmp	r2, r3
   142e4:	bge	14300 <pclose@plt+0x2144>
   142e8:	ldr	r3, [pc, #32]	; 14310 <pclose@plt+0x2154>
   142ec:	ldr	r3, [r3]
   142f0:	cmp	r3, #0
   142f4:	movgt	r0, #1
   142f8:	mvnle	r0, #0
   142fc:	bx	lr
   14300:	ble	14308 <pclose@plt+0x214c>
   14304:	b	13e30 <pclose@plt+0x1c74>
   14308:	mov	r0, #0
   1430c:	bx	lr
   14310:	andeq	r7, r3, r0, asr fp
   14314:	ldr	r2, [r0]
   14318:	ldr	r3, [r1]
   1431c:	ldr	r2, [r2, #236]	; 0xec
   14320:	ldr	r3, [r3, #236]	; 0xec
   14324:	cmp	r2, r3
   14328:	bcs	14344 <pclose@plt+0x2188>
   1432c:	ldr	r3, [pc, #32]	; 14354 <pclose@plt+0x2198>
   14330:	ldr	r3, [r3]
   14334:	cmp	r3, #0
   14338:	movgt	r0, #1
   1433c:	mvnle	r0, #0
   14340:	bx	lr
   14344:	bls	1434c <pclose@plt+0x2190>
   14348:	b	13e30 <pclose@plt+0x1c74>
   1434c:	mov	r0, #0
   14350:	bx	lr
   14354:	andeq	r7, r3, r0, asr fp
   14358:	ldr	r2, [r0]
   1435c:	ldr	r3, [r1]
   14360:	ldr	r2, [r2, #240]	; 0xf0
   14364:	ldr	r3, [r3, #240]	; 0xf0
   14368:	cmp	r2, r3
   1436c:	bcs	14388 <pclose@plt+0x21cc>
   14370:	ldr	r3, [pc, #32]	; 14398 <pclose@plt+0x21dc>
   14374:	ldr	r3, [r3]
   14378:	cmp	r3, #0
   1437c:	movgt	r0, #1
   14380:	mvnle	r0, #0
   14384:	bx	lr
   14388:	bls	14390 <pclose@plt+0x21d4>
   1438c:	b	13e30 <pclose@plt+0x1c74>
   14390:	mov	r0, #0
   14394:	bx	lr
   14398:	andeq	r7, r3, r0, asr fp
   1439c:	ldr	r2, [r0]
   143a0:	ldr	r3, [r1]
   143a4:	ldr	r2, [r2, #228]	; 0xe4
   143a8:	ldr	r3, [r3, #228]	; 0xe4
   143ac:	cmp	r2, r3
   143b0:	bcs	143cc <pclose@plt+0x2210>
   143b4:	ldr	r3, [pc, #32]	; 143dc <pclose@plt+0x2220>
   143b8:	ldr	r3, [r3]
   143bc:	cmp	r3, #0
   143c0:	movgt	r0, #1
   143c4:	mvnle	r0, #0
   143c8:	bx	lr
   143cc:	bls	143d4 <pclose@plt+0x2218>
   143d0:	b	13e30 <pclose@plt+0x1c74>
   143d4:	mov	r0, #0
   143d8:	bx	lr
   143dc:	andeq	r7, r3, r0, asr fp
   143e0:	ldr	r2, [r0]
   143e4:	ldr	r3, [r1]
   143e8:	ldr	r2, [r2, #244]	; 0xf4
   143ec:	ldr	r3, [r3, #244]	; 0xf4
   143f0:	cmp	r2, r3
   143f4:	bcs	14410 <pclose@plt+0x2254>
   143f8:	ldr	r3, [pc, #32]	; 14420 <pclose@plt+0x2264>
   143fc:	ldr	r3, [r3]
   14400:	cmp	r3, #0
   14404:	movgt	r0, #1
   14408:	mvnle	r0, #0
   1440c:	bx	lr
   14410:	bls	14418 <pclose@plt+0x225c>
   14414:	b	13e30 <pclose@plt+0x1c74>
   14418:	mov	r0, #0
   1441c:	bx	lr
   14420:	andeq	r7, r3, r0, asr fp
   14424:	ldr	r2, [r0]
   14428:	ldr	r3, [r1]
   1442c:	ldr	r2, [r2, #204]	; 0xcc
   14430:	ldr	r3, [r3, #204]	; 0xcc
   14434:	cmp	r2, r3
   14438:	bge	14454 <pclose@plt+0x2298>
   1443c:	ldr	r3, [pc, #32]	; 14464 <pclose@plt+0x22a8>
   14440:	ldr	r3, [r3]
   14444:	cmp	r3, #0
   14448:	movgt	r0, #1
   1444c:	mvnle	r0, #0
   14450:	bx	lr
   14454:	ble	1445c <pclose@plt+0x22a0>
   14458:	b	13e30 <pclose@plt+0x1c74>
   1445c:	mov	r0, #0
   14460:	bx	lr
   14464:	andeq	r7, r3, r0, asr fp
   14468:	ldr	r2, [r0]
   1446c:	ldr	r3, [r1]
   14470:	ldr	r2, [r2, #668]	; 0x29c
   14474:	ldr	r3, [r3, #668]	; 0x29c
   14478:	cmp	r2, r3
   1447c:	bge	14498 <pclose@plt+0x22dc>
   14480:	ldr	r3, [pc, #32]	; 144a8 <pclose@plt+0x22ec>
   14484:	ldr	r3, [r3]
   14488:	cmp	r3, #0
   1448c:	movgt	r0, #1
   14490:	mvnle	r0, #0
   14494:	bx	lr
   14498:	ble	144a0 <pclose@plt+0x22e4>
   1449c:	b	13e30 <pclose@plt+0x1c74>
   144a0:	mov	r0, #0
   144a4:	bx	lr
   144a8:	andeq	r7, r3, r0, asr fp
   144ac:	ldr	r2, [r0]
   144b0:	ldr	r3, [r1]
   144b4:	ldr	r2, [r2, #256]	; 0x100
   144b8:	ldr	r3, [r3, #256]	; 0x100
   144bc:	cmp	r2, r3
   144c0:	bcs	144dc <pclose@plt+0x2320>
   144c4:	ldr	r3, [pc, #32]	; 144ec <pclose@plt+0x2330>
   144c8:	ldr	r3, [r3]
   144cc:	cmp	r3, #0
   144d0:	movgt	r0, #1
   144d4:	mvnle	r0, #0
   144d8:	bx	lr
   144dc:	bls	144e4 <pclose@plt+0x2328>
   144e0:	b	13e30 <pclose@plt+0x1c74>
   144e4:	mov	r0, #0
   144e8:	bx	lr
   144ec:	andeq	r7, r3, r0, asr fp
   144f0:	ldr	ip, [pc, #256]	; 145f8 <pclose@plt+0x243c>
   144f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   144f8:	sub	sp, sp, #12
   144fc:	ldr	lr, [r0]
   14500:	ldr	r1, [r1]
   14504:	ldr	r0, [ip, #3116]	; 0xc2c
   14508:	ldrd	r4, [lr, #24]
   1450c:	cmp	r0, #0
   14510:	ldrd	r8, [lr, #32]
   14514:	ldrd	r6, [r1, #24]
   14518:	ldrd	r2, [r1, #32]
   1451c:	beq	1459c <pclose@plt+0x23e0>
   14520:	ldrd	sl, [lr, #40]	; 0x28
   14524:	strd	sl, [sp]
   14528:	adds	sl, r4, r8
   1452c:	adc	fp, r5, r9
   14530:	adds	r2, r2, r6
   14534:	adc	r3, r3, r7
   14538:	mov	r4, r2
   1453c:	mov	r5, r3
   14540:	mov	r2, sl
   14544:	mov	r3, fp
   14548:	ldrd	sl, [sp]
   1454c:	ldrd	r8, [r1, #40]	; 0x28
   14550:	ldrd	r6, [lr, #48]	; 0x30
   14554:	adds	sl, sl, r2
   14558:	ldrd	r0, [r1, #48]	; 0x30
   1455c:	adc	fp, fp, r3
   14560:	adds	r4, r4, r8
   14564:	adc	r5, r5, r9
   14568:	adds	r8, sl, r6
   1456c:	adc	r9, fp, r7
   14570:	adds	r2, r0, r4
   14574:	adc	r3, r1, r5
   14578:	cmp	r9, r3
   1457c:	cmpeq	r8, r2
   14580:	bcs	145dc <pclose@plt+0x2420>
   14584:	ldr	r3, [ip]
   14588:	cmp	r3, #0
   1458c:	mvnle	r0, #0
   14590:	movgt	r0, #1
   14594:	add	sp, sp, #12
   14598:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1459c:	mov	sl, r2
   145a0:	adds	r2, r4, r8
   145a4:	mov	fp, r3
   145a8:	adc	r3, r5, r9
   145ac:	adds	r4, sl, r6
   145b0:	adc	r5, fp, r7
   145b4:	cmp	r3, r5
   145b8:	cmpeq	r2, r4
   145bc:	bcc	14584 <pclose@plt+0x23c8>
   145c0:	bls	14594 <pclose@plt+0x23d8>
   145c4:	ldr	r3, [ip]
   145c8:	cmp	r3, #0
   145cc:	movle	r0, #1
   145d0:	mvngt	r0, #0
   145d4:	add	sp, sp, #12
   145d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   145dc:	movls	r0, #0
   145e0:	bls	14594 <pclose@plt+0x23d8>
   145e4:	ldr	r3, [ip]
   145e8:	cmp	r3, #0
   145ec:	movle	r0, #1
   145f0:	mvngt	r0, #0
   145f4:	b	145d4 <pclose@plt+0x2418>
   145f8:	andeq	r7, r3, r0, asr fp
   145fc:	ldr	r2, [r0]
   14600:	ldr	r3, [r1]
   14604:	ldr	r2, [r2, #716]	; 0x2cc
   14608:	ldr	r3, [r3, #716]	; 0x2cc
   1460c:	cmp	r2, r3
   14610:	bge	1462c <pclose@plt+0x2470>
   14614:	ldr	r3, [pc, #32]	; 1463c <pclose@plt+0x2480>
   14618:	ldr	r3, [r3]
   1461c:	cmp	r3, #0
   14620:	movgt	r0, #1
   14624:	mvnle	r0, #0
   14628:	bx	lr
   1462c:	ble	14634 <pclose@plt+0x2478>
   14630:	b	13e30 <pclose@plt+0x1c74>
   14634:	mov	r0, #0
   14638:	bx	lr
   1463c:	andeq	r7, r3, r0, asr fp
   14640:	ldr	r3, [r0]
   14644:	ldr	r1, [r1]
   14648:	ldr	r2, [r3, #232]	; 0xe8
   1464c:	ldr	r0, [r3, #256]	; 0x100
   14650:	ldr	r3, [r1, #232]	; 0xe8
   14654:	ldr	r1, [r1, #256]	; 0x100
   14658:	add	r2, r2, r0
   1465c:	add	r3, r3, r1
   14660:	cmp	r2, r3
   14664:	bcs	14680 <pclose@plt+0x24c4>
   14668:	ldr	r3, [pc, #32]	; 14690 <pclose@plt+0x24d4>
   1466c:	ldr	r3, [r3]
   14670:	cmp	r3, #0
   14674:	movgt	r0, #1
   14678:	mvnle	r0, #0
   1467c:	bx	lr
   14680:	bls	14688 <pclose@plt+0x24cc>
   14684:	b	13e30 <pclose@plt+0x1c74>
   14688:	mov	r0, #0
   1468c:	bx	lr
   14690:	andeq	r7, r3, r0, asr fp
   14694:	ldr	r2, [r0]
   14698:	ldr	r3, [r1]
   1469c:	ldr	r2, [r2, #196]	; 0xc4
   146a0:	ldr	r3, [r3, #196]	; 0xc4
   146a4:	cmp	r2, r3
   146a8:	bge	146c4 <pclose@plt+0x2508>
   146ac:	ldr	r3, [pc, #32]	; 146d4 <pclose@plt+0x2518>
   146b0:	ldr	r3, [r3]
   146b4:	cmp	r3, #0
   146b8:	movgt	r0, #1
   146bc:	mvnle	r0, #0
   146c0:	bx	lr
   146c4:	ble	146cc <pclose@plt+0x2510>
   146c8:	b	13e30 <pclose@plt+0x1c74>
   146cc:	mov	r0, #0
   146d0:	bx	lr
   146d4:	andeq	r7, r3, r0, asr fp
   146d8:	ldr	r2, [r0]
   146dc:	ldr	r3, [r1]
   146e0:	ldr	r2, [r2, #176]	; 0xb0
   146e4:	ldr	r3, [r3, #176]	; 0xb0
   146e8:	cmp	r2, r3
   146ec:	bcs	14708 <pclose@plt+0x254c>
   146f0:	ldr	r3, [pc, #32]	; 14718 <pclose@plt+0x255c>
   146f4:	ldr	r3, [r3]
   146f8:	cmp	r3, #0
   146fc:	movgt	r0, #1
   14700:	mvnle	r0, #0
   14704:	bx	lr
   14708:	bls	14710 <pclose@plt+0x2554>
   1470c:	b	13e30 <pclose@plt+0x1c74>
   14710:	mov	r0, #0
   14714:	bx	lr
   14718:	andeq	r7, r3, r0, asr fp
   1471c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14720:	vpush	{d8}
   14724:	ldr	lr, [pc, #256]	; 1482c <pclose@plt+0x2670>
   14728:	ldr	ip, [pc, #256]	; 14830 <pclose@plt+0x2674>
   1472c:	clz	r4, r1
   14730:	ldr	r5, [lr, #612]	; 0x264
   14734:	lsr	r4, r4, #5
   14738:	cmp	r5, #0
   1473c:	sub	sp, sp, #32
   14740:	moveq	r4, #0
   14744:	cmp	r4, #0
   14748:	mov	r5, #0
   1474c:	strb	r5, [ip, #3120]	; 0xc30
   14750:	mov	r6, r2
   14754:	mov	r7, r3
   14758:	str	r1, [sp, #28]
   1475c:	addne	ip, ip, #3120	; 0xc30
   14760:	bne	147a4 <pclose@plt+0x25e8>
   14764:	vldr	s15, [sp, #28]
   14768:	vldr	s17, [pc, #184]	; 14828 <pclose@plt+0x266c>
   1476c:	ldr	r9, [pc, #192]	; 14834 <pclose@plt+0x2678>
   14770:	mov	r8, r0
   14774:	vcvt.f32.u32	s16, s15
   14778:	add	sl, lr, #616	; 0x268
   1477c:	add	r5, ip, #3120	; 0xc30
   14780:	cmp	r8, r4
   14784:	ble	147ec <pclose@plt+0x2630>
   14788:	add	r4, r4, #1
   1478c:	cmp	r4, #5
   14790:	vmul.f32	s16, s16, s17
   14794:	bne	14780 <pclose@plt+0x25c4>
   14798:	ldr	ip, [pc, #152]	; 14838 <pclose@plt+0x267c>
   1479c:	mov	r3, #63	; 0x3f
   147a0:	strh	r3, [ip]
   147a4:	ldr	r3, [pc, #128]	; 1482c <pclose@plt+0x2670>
   147a8:	cmp	r7, #0
   147ac:	add	r2, r3, #8
   147b0:	ldr	r1, [pc, #132]	; 1483c <pclose@plt+0x2680>
   147b4:	movne	r2, r3
   147b8:	mov	r3, #512	; 0x200
   147bc:	stm	sp, {r2, r6}
   147c0:	str	r1, [sp, #16]
   147c4:	str	ip, [sp, #12]
   147c8:	str	r6, [sp, #8]
   147cc:	mov	r1, r3
   147d0:	mov	r2, #1
   147d4:	ldr	r0, [pc, #100]	; 14840 <pclose@plt+0x2684>
   147d8:	bl	1218c <__snprintf_chk@plt>
   147dc:	ldr	r0, [pc, #92]	; 14840 <pclose@plt+0x2684>
   147e0:	add	sp, sp, #32
   147e4:	vpop	{d8}
   147e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   147ec:	vcvt.f64.f32	d7, s16
   147f0:	ldrb	r1, [r4, sl]
   147f4:	ldr	r2, [r9, r4, lsl #2]
   147f8:	mov	r3, #128	; 0x80
   147fc:	str	r1, [sp, #16]
   14800:	str	r2, [sp]
   14804:	mov	r1, r3
   14808:	mov	r2, #1
   1480c:	vstr	d7, [sp, #8]
   14810:	mov	r0, r5
   14814:	bl	1218c <__snprintf_chk@plt>
   14818:	cmp	r6, r0
   1481c:	blt	14788 <pclose@plt+0x25cc>
   14820:	ldr	ip, [pc, #16]	; 14838 <pclose@plt+0x267c>
   14824:	b	147a4 <pclose@plt+0x25e8>
   14828:	bcc	fe014830 <__bss_end__@@Base+0xfdfb5680>
   1482c:	andeq	r7, r3, r8
   14830:	andeq	r7, r3, r0, asr fp
   14834:	andeq	r2, r2, ip, lsl #25
   14838:	andeq	r8, r3, r0, lsl #15
   1483c:	andeq	r3, r2, r4, lsr #4
   14840:	andeq	r8, r3, r0, lsl #16
   14844:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14848:	vpush	{d8-d9}
   1484c:	ldr	r5, [pc, #332]	; 149a0 <pclose@plt+0x27e4>
   14850:	ldr	r7, [pc, #332]	; 149a4 <pclose@plt+0x27e8>
   14854:	clz	r3, r0
   14858:	ldr	ip, [r5, #612]	; 0x264
   1485c:	lsr	r3, r3, #5
   14860:	cmp	ip, #0
   14864:	moveq	r3, #0
   14868:	cmp	r3, #0
   1486c:	mov	r3, #0
   14870:	strb	r3, [r7, #3760]	; 0xeb0
   14874:	sub	sp, sp, #24
   14878:	mov	r6, r1
   1487c:	mov	r8, r2
   14880:	addne	r7, r7, #3760	; 0xeb0
   14884:	bne	1494c <pclose@plt+0x2790>
   14888:	ldr	r2, [pc, #280]	; 149a8 <pclose@plt+0x27ec>
   1488c:	mov	r3, #128	; 0x80
   14890:	add	r7, r7, #3760	; 0xeb0
   14894:	str	r0, [sp, #4]
   14898:	str	r2, [sp]
   1489c:	mov	r4, r0
   148a0:	mov	r1, r3
   148a4:	mov	r0, r7
   148a8:	mov	r2, #1
   148ac:	bl	1218c <__snprintf_chk@plt>
   148b0:	cmp	r6, r0
   148b4:	bge	1494c <pclose@plt+0x2790>
   148b8:	ldrb	r2, [r5, #616]	; 0x268
   148bc:	vmov	s15, r4
   148c0:	cmp	r2, #0
   148c4:	vcvt.f32.u32	s16, s15
   148c8:	beq	14990 <pclose@plt+0x27d4>
   148cc:	add	r4, r5, #616	; 0x268
   148d0:	vldr	s17, [pc, #196]	; 1499c <pclose@plt+0x27e0>
   148d4:	ldr	r9, [pc, #208]	; 149ac <pclose@plt+0x27f0>
   148d8:	ldr	sl, [pc, #208]	; 149b0 <pclose@plt+0x27f4>
   148dc:	mov	r5, r7
   148e0:	b	1490c <pclose@plt+0x2750>
   148e4:	ldrb	ip, [r4]
   148e8:	vstr	d9, [sp, #8]
   148ec:	str	sl, [sp]
   148f0:	str	ip, [sp, #16]
   148f4:	bl	1218c <__snprintf_chk@plt>
   148f8:	cmp	r6, r0
   148fc:	bge	1494c <pclose@plt+0x2790>
   14900:	ldrb	r2, [r4, #1]!
   14904:	cmp	r2, #0
   14908:	beq	14990 <pclose@plt+0x27d4>
   1490c:	vmul.f32	s16, s16, s17
   14910:	mov	r3, #128	; 0x80
   14914:	mov	r1, r3
   14918:	str	r2, [sp, #16]
   1491c:	str	r9, [sp]
   14920:	mov	r2, #1
   14924:	mov	r0, r5
   14928:	vcvt.f64.f32	d9, s16
   1492c:	vstr	d9, [sp, #8]
   14930:	bl	1218c <__snprintf_chk@plt>
   14934:	mov	r3, #128	; 0x80
   14938:	mov	r2, #1
   1493c:	mov	r1, r3
   14940:	cmp	r6, r0
   14944:	mov	r0, r5
   14948:	blt	148e4 <pclose@plt+0x2728>
   1494c:	ldr	r3, [pc, #76]	; 149a0 <pclose@plt+0x27e4>
   14950:	cmp	r8, #0
   14954:	add	r2, r3, #8
   14958:	ldr	r1, [pc, #84]	; 149b4 <pclose@plt+0x27f8>
   1495c:	movne	r2, r3
   14960:	mov	r3, #512	; 0x200
   14964:	stm	sp, {r2, r6}
   14968:	str	r1, [sp, #16]
   1496c:	strd	r6, [sp, #8]
   14970:	mov	r1, r3
   14974:	mov	r2, #1
   14978:	ldr	r0, [pc, #56]	; 149b8 <pclose@plt+0x27fc>
   1497c:	bl	1218c <__snprintf_chk@plt>
   14980:	ldr	r0, [pc, #48]	; 149b8 <pclose@plt+0x27fc>
   14984:	add	sp, sp, #24
   14988:	vpop	{d8-d9}
   1498c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14990:	mov	r3, #63	; 0x3f
   14994:	strh	r3, [r7]
   14998:	b	1494c <pclose@plt+0x2790>
   1499c:	bcc	fe0149a4 <__bss_end__@@Base+0xfdfb57f4>
   149a0:	andeq	r7, r3, r8
   149a4:	andeq	r7, r3, r0, asr fp
   149a8:	andeq	r2, r2, r4, lsr #30
   149ac:	andeq	r2, r2, r8, lsr #30
   149b0:	andeq	r2, r2, r0, lsr pc
   149b4:	andeq	r3, r2, r4, lsr #4
   149b8:	andeq	r8, r3, r0, lsl #16
   149bc:	ldr	r2, [pc, #224]	; 14aa4 <pclose@plt+0x28e8>
   149c0:	push	{r4, r5, r6, lr}
   149c4:	vpush	{d8}
   149c8:	ldr	r4, [pc, #216]	; 14aa8 <pclose@plt+0x28ec>
   149cc:	ldr	r2, [r2, #612]	; 0x264
   149d0:	mov	r3, #0
   149d4:	cmp	r2, r3
   149d8:	sub	sp, sp, #24
   149dc:	mov	r5, r0
   149e0:	mov	r6, r1
   149e4:	strb	r3, [r4, #3888]	; 0xf30
   149e8:	beq	149fc <pclose@plt+0x2840>
   149ec:	vcmpe.f32	s0, #0.0
   149f0:	vmrs	APSR_nzcv, fpscr
   149f4:	addls	r4, r4, #3888	; 0xf30
   149f8:	bls	14a2c <pclose@plt+0x2870>
   149fc:	vcvt.f64.f32	d8, s0
   14a00:	ldr	r2, [pc, #164]	; 14aac <pclose@plt+0x28f0>
   14a04:	ldr	r4, [pc, #164]	; 14ab0 <pclose@plt+0x28f4>
   14a08:	mov	r3, #128	; 0x80
   14a0c:	str	r2, [sp]
   14a10:	mov	r0, r4
   14a14:	mov	r1, r3
   14a18:	mov	r2, #1
   14a1c:	vstr	d8, [sp, #8]
   14a20:	bl	1218c <__snprintf_chk@plt>
   14a24:	cmp	r5, r0
   14a28:	blt	14a74 <pclose@plt+0x28b8>
   14a2c:	ldr	r3, [pc, #112]	; 14aa4 <pclose@plt+0x28e8>
   14a30:	cmp	r6, #0
   14a34:	add	r1, r3, #8
   14a38:	ldr	r2, [pc, #116]	; 14ab4 <pclose@plt+0x28f8>
   14a3c:	movne	r1, r3
   14a40:	mov	r3, #512	; 0x200
   14a44:	stm	sp, {r1, r5}
   14a48:	str	r2, [sp, #16]
   14a4c:	str	r4, [sp, #12]
   14a50:	str	r5, [sp, #8]
   14a54:	mov	r1, r3
   14a58:	mov	r2, #1
   14a5c:	ldr	r0, [pc, #84]	; 14ab8 <pclose@plt+0x28fc>
   14a60:	bl	1218c <__snprintf_chk@plt>
   14a64:	ldr	r0, [pc, #76]	; 14ab8 <pclose@plt+0x28fc>
   14a68:	add	sp, sp, #24
   14a6c:	vpop	{d8}
   14a70:	pop	{r4, r5, r6, pc}
   14a74:	ldr	r2, [pc, #64]	; 14abc <pclose@plt+0x2900>
   14a78:	mov	r3, #128	; 0x80
   14a7c:	mov	r1, r3
   14a80:	stm	sp, {r2, r5}
   14a84:	vstr	d8, [sp, #8]
   14a88:	mov	r2, #1
   14a8c:	mov	r0, r4
   14a90:	bl	1218c <__snprintf_chk@plt>
   14a94:	cmp	r5, r0
   14a98:	movlt	r3, #63	; 0x3f
   14a9c:	strhlt	r3, [r4]
   14aa0:	b	14a2c <pclose@plt+0x2870>
   14aa4:	andeq	r7, r3, r8
   14aa8:	andeq	r7, r3, r0, asr fp
   14aac:	andeq	r2, r2, r8, lsr pc
   14ab0:	andeq	r8, r3, r0, lsl #21
   14ab4:	andeq	r3, r2, r4, lsr #4
   14ab8:	andeq	r8, r3, r0, lsl #16
   14abc:	andeq	r2, r2, r0, asr #30
   14ac0:	push	{r4, r5, r6, r7, r8, r9, lr}
   14ac4:	sub	sp, sp, #948	; 0x3b4
   14ac8:	ldr	r5, [pc, #556]	; 14cfc <pclose@plt+0x2b40>
   14acc:	mov	r7, r0
   14ad0:	ldr	r4, [pc, #552]	; 14d00 <pclose@plt+0x2b44>
   14ad4:	ldr	r3, [r5]
   14ad8:	str	r3, [sp, #940]	; 0x3ac
   14adc:	bl	12174 <procps_linux_version@plt>
   14ae0:	mov	r6, r0
   14ae4:	ldr	r0, [pc, #536]	; 14d04 <pclose@plt+0x2b48>
   14ae8:	bl	22c68 <pclose@plt+0x10aac>
   14aec:	add	r0, sp, #144	; 0x90
   14af0:	bl	12090 <look_up_our_self@plt>
   14af4:	mov	r1, #47	; 0x2f
   14af8:	mov	r0, r7
   14afc:	bl	120d8 <strrchr@plt>
   14b00:	cmp	r0, #0
   14b04:	addne	r0, r0, #1
   14b08:	strne	r0, [r4, #4016]	; 0xfb0
   14b0c:	streq	r7, [r4, #4016]	; 0xfb0
   14b10:	bl	20bac <pclose@plt+0xe9f0>
   14b14:	ldr	r1, [pc, #492]	; 14d08 <pclose@plt+0x2b4c>
   14b18:	ldr	r3, [pc, #492]	; 14d0c <pclose@plt+0x2b50>
   14b1c:	ldr	r0, [pc, #492]	; 14d10 <pclose@plt+0x2b54>
   14b20:	ldr	r1, [r1]
   14b24:	ldr	r2, [pc, #488]	; 14d14 <pclose@plt+0x2b58>
   14b28:	cmp	r6, r0
   14b2c:	str	r1, [r4, #3108]	; 0xc24
   14b30:	ldr	r0, [r3, #20]
   14b34:	ldr	r1, [pc, #476]	; 14d18 <pclose@plt+0x2b5c>
   14b38:	str	r0, [r4, #4020]	; 0xfb4
   14b3c:	str	r1, [r2]
   14b40:	ble	14b70 <pclose@plt+0x29b4>
   14b44:	ldr	r1, [pc, #464]	; 14d1c <pclose@plt+0x2b60>
   14b48:	ldr	r2, [r3, #24]
   14b4c:	cmp	r6, r1
   14b50:	str	r2, [r4, #4020]	; 0xfb4
   14b54:	ble	14b70 <pclose@plt+0x29b4>
   14b58:	add	r1, r1, #11
   14b5c:	cmp	r6, r1
   14b60:	ldr	r2, [r3, #28]
   14b64:	ldrgt	r3, [r3, #32]
   14b68:	str	r2, [r4, #4020]	; 0xfb4
   14b6c:	strgt	r3, [r4, #4020]	; 0xfb4
   14b70:	ldr	r3, [pc, #424]	; 14d20 <pclose@plt+0x2b64>
   14b74:	ldr	r3, [r3]
   14b78:	cmp	r3, #1024	; 0x400
   14b7c:	ble	14ba4 <pclose@plt+0x29e8>
   14b80:	ldr	r2, [r4, #4024]	; 0xfb8
   14b84:	add	r2, r2, #1
   14b88:	b	14b90 <pclose@plt+0x29d4>
   14b8c:	mov	r2, r1
   14b90:	asr	r3, r3, #1
   14b94:	cmp	r3, #1024	; 0x400
   14b98:	add	r1, r2, #1
   14b9c:	bgt	14b8c <pclose@plt+0x29d0>
   14ba0:	str	r2, [r4, #4024]	; 0xfb8
   14ba4:	ldr	r3, [pc, #376]	; 14d24 <pclose@plt+0x2b68>
   14ba8:	mvn	r1, #0
   14bac:	add	r2, r3, #4096	; 0x1000
   14bb0:	str	r1, [r3, #4]!
   14bb4:	cmp	r2, r3
   14bb8:	bne	14bb0 <pclose@plt+0x29f4>
   14bbc:	mov	r2, #4096	; 0x1000
   14bc0:	ldr	r1, [pc, #352]	; 14d28 <pclose@plt+0x2b6c>
   14bc4:	ldr	r0, [pc, #352]	; 14d2c <pclose@plt+0x2b70>
   14bc8:	bl	11d60 <memcpy@plt>
   14bcc:	mov	r2, #4096	; 0x1000
   14bd0:	ldr	r1, [pc, #336]	; 14d28 <pclose@plt+0x2b6c>
   14bd4:	ldr	r0, [pc, #340]	; 14d30 <pclose@plt+0x2b74>
   14bd8:	bl	11d60 <memcpy@plt>
   14bdc:	bl	11e98 <numa_init@plt>
   14be0:	ldr	r3, [pc, #332]	; 14d34 <pclose@plt+0x2b78>
   14be4:	ldr	r3, [r3]
   14be8:	blx	r3
   14bec:	mov	r2, #140	; 0x8c
   14bf0:	mov	r1, #0
   14bf4:	add	r0, r0, #1
   14bf8:	str	r0, [r4, #3112]	; 0xc28
   14bfc:	add	r0, sp, #4
   14c00:	bl	11fe8 <memset@plt>
   14c04:	add	r0, sp, #8
   14c08:	bl	120a8 <sigemptyset@plt>
   14c0c:	mov	r3, #0
   14c10:	str	r3, [sp, #136]	; 0x88
   14c14:	bl	11f88 <__libc_current_sigrtmax@plt>
   14c18:	cmp	r0, #0
   14c1c:	beq	14cc8 <pclose@plt+0x2b0c>
   14c20:	ldr	r9, [pc, #272]	; 14d38 <pclose@plt+0x2b7c>
   14c24:	ldr	r8, [pc, #272]	; 14d3c <pclose@plt+0x2b80>
   14c28:	ldr	r7, [pc, #272]	; 14d40 <pclose@plt+0x2b84>
   14c2c:	ldr	r6, [pc, #272]	; 14d44 <pclose@plt+0x2b88>
   14c30:	sub	r4, r0, #1
   14c34:	cmp	r4, #27
   14c38:	ldrls	pc, [pc, r4, lsl #2]
   14c3c:	b	14cf0 <pclose@plt+0x2b34>
   14c40:			; <UNDEFINED> instruction: 0x00014cb0
   14c44:			; <UNDEFINED> instruction: 0x00014cb0
   14c48:			; <UNDEFINED> instruction: 0x00014cb0
   14c4c:	strdeq	r4, [r1], -r0
   14c50:	strdeq	r4, [r1], -r0
   14c54:	strdeq	r4, [r1], -r0
   14c58:	strdeq	r4, [r1], -r0
   14c5c:	strdeq	r4, [r1], -r0
   14c60:	andeq	r4, r1, r0, asr #25
   14c64:			; <UNDEFINED> instruction: 0x00014cb0
   14c68:	strdeq	r4, [r1], -r0
   14c6c:			; <UNDEFINED> instruction: 0x00014cb0
   14c70:			; <UNDEFINED> instruction: 0x00014cb0
   14c74:			; <UNDEFINED> instruction: 0x00014cb0
   14c78:			; <UNDEFINED> instruction: 0x00014cb0
   14c7c:	strdeq	r4, [r1], -r0
   14c80:	andeq	r4, r1, r0, asr #25
   14c84:	andeq	r4, r1, r8, ror #25
   14c88:	andeq	r4, r1, r0, asr #25
   14c8c:	andeq	r4, r1, r0, ror #25
   14c90:	andeq	r4, r1, r0, ror #25
   14c94:	andeq	r4, r1, r0, ror #25
   14c98:	strdeq	r4, [r1], -r0
   14c9c:	strdeq	r4, [r1], -r0
   14ca0:	strdeq	r4, [r1], -r0
   14ca4:	strdeq	r4, [r1], -r0
   14ca8:	strdeq	r4, [r1], -r0
   14cac:	andeq	r4, r1, r8, ror #25
   14cb0:	str	r6, [sp, #4]
   14cb4:	mov	r2, #0
   14cb8:	add	r1, sp, #4
   14cbc:	bl	11e14 <sigaction@plt>
   14cc0:	subs	r0, r4, #0
   14cc4:	bne	14c30 <pclose@plt+0x2a74>
   14cc8:	ldr	r2, [sp, #940]	; 0x3ac
   14ccc:	ldr	r3, [r5]
   14cd0:	cmp	r2, r3
   14cd4:	bne	14cf8 <pclose@plt+0x2b3c>
   14cd8:	add	sp, sp, #948	; 0x3b4
   14cdc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   14ce0:	str	r7, [sp, #4]
   14ce4:	b	14cb4 <pclose@plt+0x2af8>
   14ce8:	str	r8, [sp, #4]
   14cec:	b	14cb4 <pclose@plt+0x2af8>
   14cf0:	str	r9, [sp, #4]
   14cf4:	b	14cb4 <pclose@plt+0x2af8>
   14cf8:	bl	11da8 <__stack_chk_fail@plt>
   14cfc:	strdeq	r6, [r3], -r0
   14d00:	andeq	r7, r3, r0, asr fp
   14d04:	andeq	r2, r2, ip, ror #4
   14d08:	andeq	r7, r3, ip, lsr fp
   14d0c:	andeq	lr, r5, ip, lsl #28
   14d10:	andeq	r0, r2, r9, lsr #10
   14d14:	strdeq	r7, [r3], -ip
   14d18:	andeq	r6, r1, r4, ror #6
   14d1c:	strdeq	r0, [r2], -pc	; <UNPREDICTABLE>
   14d20:	andeq	r7, r3, r8, lsr #22
   14d24:	andeq	sl, r5, r8, lsr r8
   14d28:	andeq	sl, r5, ip, lsr r8
   14d2c:	andeq	ip, r5, ip, lsr r8
   14d30:	andeq	fp, r5, ip, lsr r8
   14d34:	andeq	r7, r3, r0, lsl #22
   14d38:	andeq	r4, r1, r4, ror #28
   14d3c:	ldrdeq	r3, [r1], -r4
   14d40:	strdeq	r6, [r1], -r4
   14d44:	andeq	r6, r1, ip, lsl r3
   14d48:	ldr	r3, [pc, #20]	; 14d64 <pclose@plt+0x2ba8>
   14d4c:	mov	r2, r1
   14d50:	mov	r1, r0
   14d54:	ldr	r3, [r3]
   14d58:	ldr	r3, [r3, #16]
   14d5c:	ldr	r0, [r3, #40]	; 0x28
   14d60:	b	11d90 <tgoto@plt>
   14d64:	andeq	r7, r3, ip, lsl fp
   14d68:	push	{r4, r5, r6, lr}
   14d6c:	ldr	r4, [pc, #204]	; 14e40 <pclose@plt+0x2c84>
   14d70:	ldr	r3, [r4, #4028]	; 0xfbc
   14d74:	cmp	r3, #0
   14d78:	bne	14dc4 <pclose@plt+0x2c08>
   14d7c:	ldr	r3, [pc, #192]	; 14e44 <pclose@plt+0x2c88>
   14d80:	ldr	r5, [pc, #192]	; 14e48 <pclose@plt+0x2c8c>
   14d84:	ldr	r0, [r3]
   14d88:	bl	11ce8 <fflush@plt>
   14d8c:	ldr	r4, [r5, #624]	; 0x270
   14d90:	cmp	r4, #0
   14d94:	poplt	{r4, r5, r6, pc}
   14d98:	ldr	r3, [pc, #172]	; 14e4c <pclose@plt+0x2c90>
   14d9c:	ldr	r0, [r3]
   14da0:	bl	12018 <fileno@plt>
   14da4:	mov	r1, r0
   14da8:	mov	r0, r4
   14dac:	bl	11dc0 <dup2@plt>
   14db0:	mov	r0, r4
   14db4:	bl	12168 <close@plt>
   14db8:	mvn	r3, #0
   14dbc:	str	r3, [r5, #624]	; 0x270
   14dc0:	pop	{r4, r5, r6, pc}
   14dc4:	add	r2, r4, #4032	; 0xfc0
   14dc8:	mov	r1, #2
   14dcc:	mov	r0, #0
   14dd0:	bl	11e5c <tcsetattr@plt>
   14dd4:	ldr	r3, [pc, #116]	; 14e50 <pclose@plt+0x2c94>
   14dd8:	ldr	r3, [r3]
   14ddc:	ldr	r3, [r3, #16]
   14de0:	ldr	r0, [r3, #352]	; 0x160
   14de4:	cmp	r0, #0
   14de8:	beq	14df0 <pclose@plt+0x2c34>
   14dec:	bl	12024 <putp@plt>
   14df0:	ldr	r3, [r4, #4092]	; 0xffc
   14df4:	cmp	r3, #0
   14df8:	ldreq	r0, [pc, #84]	; 14e54 <pclose@plt+0x2c98>
   14dfc:	bne	14e2c <pclose@plt+0x2c70>
   14e00:	ldr	r4, [pc, #80]	; 14e58 <pclose@plt+0x2c9c>
   14e04:	bl	12024 <putp@plt>
   14e08:	ldr	r0, [pc, #76]	; 14e5c <pclose@plt+0x2ca0>
   14e0c:	bl	12024 <putp@plt>
   14e10:	sub	r0, r4, #4
   14e14:	bl	12024 <putp@plt>
   14e18:	add	r0, r4, #28
   14e1c:	bl	12024 <putp@plt>
   14e20:	add	r0, r4, #60	; 0x3c
   14e24:	bl	12024 <putp@plt>
   14e28:	b	14d7c <pclose@plt+0x2bc0>
   14e2c:	ldr	r3, [pc, #44]	; 14e60 <pclose@plt+0x2ca4>
   14e30:	mov	r0, #0
   14e34:	ldr	r1, [r3, #-4088]	; 0xfffff008
   14e38:	bl	14d48 <pclose@plt+0x2b8c>
   14e3c:	b	14e00 <pclose@plt+0x2c44>
   14e40:	andeq	r7, r3, r0, asr fp
   14e44:	andeq	r7, r3, r8, lsl fp
   14e48:	andeq	r7, r3, r8
   14e4c:	andeq	r7, r3, r8, lsl #22
   14e50:	andeq	r7, r3, ip, lsl fp
   14e54:	muleq	r2, r8, r2
   14e58:	andeq	r8, r3, r8, asr fp
   14e5c:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   14e60:	andeq	r9, r3, r8, asr #22
   14e64:	ldr	r3, [pc, #132]	; 14ef0 <pclose@plt+0x2d34>
   14e68:	push	{lr}		; (str lr, [sp, #-4]!)
   14e6c:	sub	sp, sp, #148	; 0x94
   14e70:	ldr	r3, [r3]
   14e74:	mov	r4, r0
   14e78:	add	r0, sp, #12
   14e7c:	str	r3, [sp, #140]	; 0x8c
   14e80:	bl	11fa0 <sigfillset@plt>
   14e84:	mov	r2, #0
   14e88:	add	r1, sp, #12
   14e8c:	mov	r0, r2
   14e90:	bl	11d0c <sigprocmask@plt>
   14e94:	bl	14d68 <pclose@plt+0x2bac>
   14e98:	ldr	r2, [pc, #84]	; 14ef4 <pclose@plt+0x2d38>
   14e9c:	ldr	r3, [pc, #84]	; 14ef8 <pclose@plt+0x2d3c>
   14ea0:	mov	r0, r4
   14ea4:	ldr	r5, [r2]
   14ea8:	ldr	r6, [r3, #92]	; 0x5c
   14eac:	bl	11de4 <signal_number_to_name@plt>
   14eb0:	ldr	r1, [pc, #68]	; 14efc <pclose@plt+0x2d40>
   14eb4:	mov	r2, r6
   14eb8:	mov	r3, r4
   14ebc:	ldr	r1, [r1, #4016]	; 0xfb0
   14ec0:	str	r1, [sp, #4]
   14ec4:	mov	r1, #1
   14ec8:	str	r0, [sp]
   14ecc:	mov	r0, r5
   14ed0:	bl	1203c <__fprintf_chk@plt>
   14ed4:	mov	r1, #0
   14ed8:	mov	r0, r4
   14edc:	bl	11d6c <signal@plt>
   14ee0:	mov	r0, r4
   14ee4:	bl	11c70 <raise@plt>
   14ee8:	orr	r0, r4, #128	; 0x80
   14eec:	bl	11d48 <_exit@plt>
   14ef0:	strdeq	r6, [r3], -r0
   14ef4:	andeq	r7, r3, r8, lsl #22
   14ef8:	andeq	lr, r5, r0, asr #28
   14efc:	andeq	r7, r3, r0, asr fp
   14f00:	push	{r4, lr}
   14f04:	mov	r4, r0
   14f08:	bl	14d68 <pclose@plt+0x2bac>
   14f0c:	bl	12180 <numa_uninit@plt>
   14f10:	cmp	r4, #0
   14f14:	beq	14f30 <pclose@plt+0x2d74>
   14f18:	ldr	r3, [pc, #60]	; 14f5c <pclose@plt+0x2da0>
   14f1c:	mov	r0, r4
   14f20:	ldr	r1, [r3]
   14f24:	bl	12150 <fputs@plt>
   14f28:	mov	r0, #1
   14f2c:	bl	11f58 <exit@plt>
   14f30:	ldr	r3, [pc, #40]	; 14f60 <pclose@plt+0x2da4>
   14f34:	ldr	r3, [r3, #-3988]	; 0xfffff06c
   14f38:	cmp	r3, #0
   14f3c:	bne	14f48 <pclose@plt+0x2d8c>
   14f40:	mov	r0, #0
   14f44:	bl	11f58 <exit@plt>
   14f48:	ldr	r3, [pc, #20]	; 14f64 <pclose@plt+0x2da8>
   14f4c:	mov	r0, #10
   14f50:	ldr	r1, [r3]
   14f54:	bl	120fc <fputc@plt>
   14f58:	b	14f40 <pclose@plt+0x2d84>
   14f5c:	andeq	r7, r3, r8, lsl #22
   14f60:	andeq	r9, r3, r8, asr #22
   14f64:	andeq	r7, r3, r8, lsl fp
   14f68:	ldr	r3, [pc, #56]	; 14fa8 <pclose@plt+0x2dec>
   14f6c:	push	{lr}		; (str lr, [sp, #-4]!)
   14f70:	sub	sp, sp, #20
   14f74:	ldr	r1, [r3, #4016]	; 0xfb0
   14f78:	ldr	r4, [pc, #44]	; 14fac <pclose@plt+0x2df0>
   14f7c:	ldr	r2, [pc, #44]	; 14fb0 <pclose@plt+0x2df4>
   14f80:	mov	r3, #256	; 0x100
   14f84:	str	r0, [sp, #8]
   14f88:	str	r1, [sp, #4]
   14f8c:	str	r2, [sp]
   14f90:	mov	r0, r4
   14f94:	mov	r1, r3
   14f98:	mov	r2, #1
   14f9c:	bl	1218c <__snprintf_chk@plt>
   14fa0:	mov	r0, r4
   14fa4:	bl	14f00 <pclose@plt+0x2d44>
   14fa8:	andeq	r7, r3, r0, asr fp
   14fac:			; <UNDEFINED> instruction: 0x00038bb8
   14fb0:	andeq	r2, r2, r8, asr #30
   14fb4:	cmp	r1, #0
   14fb8:	moveq	r1, #1
   14fbc:	push	{r4, lr}
   14fc0:	bl	11dcc <realloc@plt>
   14fc4:	cmp	r0, #0
   14fc8:	popne	{r4, pc}
   14fcc:	ldr	r3, [pc, #4]	; 14fd8 <pclose@plt+0x2e1c>
   14fd0:	ldr	r0, [r3, #100]	; 0x64
   14fd4:	bl	14f68 <pclose@plt+0x2dac>
   14fd8:	andeq	lr, r5, r0, asr #28
   14fdc:	ldr	r3, [pc, #848]	; 15334 <pclose@plt+0x3178>
   14fe0:	push	{r4, r5, r6, r7, r8, lr}
   14fe4:	sub	sp, sp, #16
   14fe8:	ldr	r3, [r3]
   14fec:	ldr	r7, [pc, #836]	; 15338 <pclose@plt+0x317c>
   14ff0:	ldr	r4, [pc, #836]	; 1533c <pclose@plt+0x3180>
   14ff4:	ldr	r3, [r3, #12]
   14ff8:	ldr	r1, [r7]
   14ffc:	add	r2, sp, #4
   15000:	ldrsh	r5, [r3]
   15004:	ldrsh	r3, [r3, #4]
   15008:	str	r1, [sp, #12]
   1500c:	mov	r0, #1
   15010:	ldr	r1, [pc, #808]	; 15340 <pclose@plt+0x3184>
   15014:	str	r5, [r4, #-3728]	; 0xfffff170
   15018:	str	r3, [r4, #-4088]	; 0xfffff008
   1501c:	bl	11e44 <ioctl@plt>
   15020:	cmn	r0, #1
   15024:	beq	15034 <pclose@plt+0x2e78>
   15028:	ldrh	r3, [sp, #6]
   1502c:	cmp	r3, #0
   15030:	bne	151a8 <pclose@plt+0x2fec>
   15034:	ldr	r3, [r4, #-3724]	; 0xfffff174
   15038:	cmp	r3, #0
   1503c:	subne	r5, r5, #1
   15040:	strne	r5, [r4, #-3728]	; 0xfffff170
   15044:	cmp	r5, #512	; 0x200
   15048:	movgt	r3, #512	; 0x200
   1504c:	strgt	r3, [r4, #-3728]	; 0xfffff170
   15050:	bgt	15060 <pclose@plt+0x2ea4>
   15054:	cmp	r5, #2
   15058:	movle	r3, #3
   1505c:	strle	r3, [r4, #-3728]	; 0xfffff170
   15060:	ldr	r6, [r4, #-3720]	; 0xfffff178
   15064:	cmp	r6, #0
   15068:	beq	15124 <pclose@plt+0x2f68>
   1506c:	ldr	r5, [r4, #-3716]	; 0xfffff17c
   15070:	ldr	r3, [r4, #-3988]	; 0xfffff06c
   15074:	cmp	r3, #0
   15078:	bne	15160 <pclose@plt+0x2fa4>
   1507c:	cmp	r5, #0
   15080:	bne	151cc <pclose@plt+0x3010>
   15084:	ldr	r3, [r4, #-3708]	; 0xfffff184
   15088:	ldr	r6, [r4, #-4088]	; 0xfffff008
   1508c:	cmp	r3, #0
   15090:	beq	150a0 <pclose@plt+0x2ee4>
   15094:	cmp	r3, r6
   15098:	movlt	r6, r3
   1509c:	strlt	r3, [r4, #-4088]	; 0xfffff008
   150a0:	ldr	r3, [pc, #668]	; 15344 <pclose@plt+0x3188>
   150a4:	ldr	r5, [r4, #-3728]	; 0xfffff170
   150a8:	cmp	r6, r3
   150ac:	strhi	r3, [r4, #-4088]	; 0xfffff008
   150b0:	ldrhi	r6, [pc, #656]	; 15348 <pclose@plt+0x318c>
   150b4:	ldr	r3, [r4, #-3696]	; 0xfffff190
   150b8:	lslls	r6, r6, #11
   150bc:	cmp	r3, r6
   150c0:	str	r6, [r4, #-3704]	; 0xfffff188
   150c4:	ldr	r0, [r4, #-3700]	; 0xfffff18c
   150c8:	bcc	15194 <pclose@plt+0x2fd8>
   150cc:	mov	r2, r6
   150d0:	mov	r1, #0
   150d4:	bl	11fe8 <memset@plt>
   150d8:	cmp	r5, #127	; 0x7f
   150dc:	bmi	151dc <pclose@plt+0x3020>
   150e0:	vldr	s15, [pc, #576]	; 15328 <pclose@plt+0x316c>
   150e4:	mov	r3, #100	; 0x64
   150e8:	str	r3, [r4, #-3692]	; 0xfffff194
   150ec:	ldr	r2, [pc, #600]	; 1534c <pclose@plt+0x3190>
   150f0:	ldr	r3, [pc, #600]	; 15350 <pclose@plt+0x3194>
   150f4:	ldr	r0, [r2]
   150f8:	vstr	s15, [r3, #-8]
   150fc:	bl	11ce8 <fflush@plt>
   15100:	ldr	r3, [pc, #588]	; 15354 <pclose@plt+0x3198>
   15104:	mov	r2, #0
   15108:	str	r2, [r3, #24]
   1510c:	ldr	r2, [sp, #12]
   15110:	ldr	r3, [r7]
   15114:	cmp	r2, r3
   15118:	bne	15324 <pclose@plt+0x3168>
   1511c:	add	sp, sp, #16
   15120:	pop	{r4, r5, r6, r7, r8, pc}
   15124:	ldr	r5, [r4, #-3712]	; 0xfffff180
   15128:	cmp	r5, #0
   1512c:	strgt	r5, [r4, #-3716]	; 0xfffff17c
   15130:	ble	15208 <pclose@plt+0x304c>
   15134:	cmp	r5, #512	; 0x200
   15138:	ble	151c0 <pclose@plt+0x3004>
   1513c:	ldr	r3, [r4, #-3988]	; 0xfffff06c
   15140:	mov	r5, #512	; 0x200
   15144:	cmp	r3, #0
   15148:	mov	r3, #1
   1514c:	str	r5, [r4, #-3716]	; 0xfffff17c
   15150:	str	r3, [r4, #-3720]	; 0xfffff178
   15154:	beq	151cc <pclose@plt+0x3010>
   15158:	str	r5, [r4, #-3728]	; 0xfffff170
   1515c:	b	1516c <pclose@plt+0x2fb0>
   15160:	cmp	r5, #0
   15164:	bne	15158 <pclose@plt+0x2f9c>
   15168:	ldr	r5, [r4, #-3728]	; 0xfffff170
   1516c:	ldr	r3, [r4, #-3708]	; 0xfffff184
   15170:	mov	r6, #2048	; 0x800
   15174:	cmp	r3, #0
   15178:	mvneq	r3, #-2147483648	; 0x80000000
   1517c:	str	r3, [r4, #-4088]	; 0xfffff008
   15180:	ldr	r3, [r4, #-3696]	; 0xfffff190
   15184:	str	r6, [r4, #-3704]	; 0xfffff188
   15188:	cmp	r3, r6
   1518c:	ldr	r0, [r4, #-3700]	; 0xfffff18c
   15190:	bcs	150cc <pclose@plt+0x2f10>
   15194:	mov	r1, r6
   15198:	str	r6, [r4, #-3696]	; 0xfffff190
   1519c:	bl	14fb4 <pclose@plt+0x2df8>
   151a0:	str	r0, [r4, #-3700]	; 0xfffff18c
   151a4:	b	150cc <pclose@plt+0x2f10>
   151a8:	ldrh	r2, [sp, #4]
   151ac:	cmp	r2, #0
   151b0:	movne	r5, r3
   151b4:	strne	r5, [r4, #-3728]	; 0xfffff170
   151b8:	strne	r2, [r4, #-4088]	; 0xfffff008
   151bc:	b	15034 <pclose@plt+0x2e78>
   151c0:	mov	r3, #1
   151c4:	str	r3, [r4, #-3720]	; 0xfffff178
   151c8:	b	15070 <pclose@plt+0x2eb4>
   151cc:	ldr	r3, [r4, #-3728]	; 0xfffff170
   151d0:	cmp	r3, r5
   151d4:	strgt	r5, [r4, #-3728]	; 0xfffff170
   151d8:	b	15084 <pclose@plt+0x2ec8>
   151dc:	cmp	r5, #80	; 0x50
   151e0:	subgt	r5, r5, #27
   151e4:	vldrgt	s14, [pc, #320]	; 1532c <pclose@plt+0x3170>
   151e8:	vmovgt	s15, r5
   151ec:	movle	r3, #53	; 0x35
   151f0:	strgt	r5, [r4, #-3692]	; 0xfffff194
   151f4:	vldrle	s15, [pc, #308]	; 15330 <pclose@plt+0x3174>
   151f8:	vcvtgt.f32.s32	s13, s15
   151fc:	strle	r3, [r4, #-3692]	; 0xfffff194
   15200:	vdivgt.f32	s15, s13, s14
   15204:	b	150ec <pclose@plt+0x2f30>
   15208:	bne	1521c <pclose@plt+0x3060>
   1520c:	ldr	r5, [r4, #-3716]	; 0xfffff17c
   15210:	cmp	r5, #512	; 0x200
   15214:	ble	151c0 <pclose@plt+0x3004>
   15218:	b	1513c <pclose@plt+0x2f80>
   1521c:	ldr	r0, [pc, #308]	; 15358 <pclose@plt+0x319c>
   15220:	bl	11ebc <getenv@plt>
   15224:	mov	r8, r0
   15228:	ldr	r0, [pc, #300]	; 1535c <pclose@plt+0x31a0>
   1522c:	bl	11ebc <getenv@plt>
   15230:	cmp	r8, #0
   15234:	mov	r5, r0
   15238:	beq	15248 <pclose@plt+0x308c>
   1523c:	ldrb	r3, [r8]
   15240:	cmp	r3, #0
   15244:	bne	152e4 <pclose@plt+0x3128>
   15248:	ldr	r6, [r4, #-3716]	; 0xfffff17c
   1524c:	cmp	r5, #0
   15250:	beq	15260 <pclose@plt+0x30a4>
   15254:	ldrb	r3, [r5]
   15258:	cmp	r3, #0
   1525c:	bne	152a8 <pclose@plt+0x30ec>
   15260:	ldr	r0, [r4, #-3708]	; 0xfffff184
   15264:	cmp	r6, #0
   15268:	moveq	r3, #512	; 0x200
   1526c:	streq	r3, [r4, #-3716]	; 0xfffff17c
   15270:	beq	15280 <pclose@plt+0x30c4>
   15274:	cmp	r6, #2
   15278:	movle	r3, #3
   1527c:	strle	r3, [r4, #-3716]	; 0xfffff17c
   15280:	cmp	r0, #2
   15284:	movgt	r3, #0
   15288:	movle	r3, #1
   1528c:	cmp	r0, #0
   15290:	movne	r0, r3
   15294:	moveq	r0, #0
   15298:	cmp	r0, #0
   1529c:	movne	r3, #3
   152a0:	strne	r3, [r4, #-3708]	; 0xfffff184
   152a4:	b	1520c <pclose@plt+0x3050>
   152a8:	mov	r2, #0
   152ac:	mov	r0, r5
   152b0:	mov	r1, sp
   152b4:	bl	11cac <strtol@plt>
   152b8:	ldr	r3, [sp]
   152bc:	ldrb	r2, [r3]
   152c0:	cmp	r0, #0
   152c4:	movle	r3, #0
   152c8:	movgt	r3, #1
   152cc:	cmp	r2, #0
   152d0:	movne	r3, #0
   152d4:	cmp	r3, #0
   152d8:	strne	r0, [r4, #-3708]	; 0xfffff184
   152dc:	beq	15260 <pclose@plt+0x30a4>
   152e0:	b	15264 <pclose@plt+0x30a8>
   152e4:	mov	r2, r6
   152e8:	mov	r0, r8
   152ec:	mov	r1, sp
   152f0:	bl	11cac <strtol@plt>
   152f4:	ldr	r3, [sp]
   152f8:	ldrb	r2, [r3]
   152fc:	cmp	r0, #0
   15300:	movle	r3, #0
   15304:	movgt	r3, #1
   15308:	cmp	r2, #0
   1530c:	movne	r3, #0
   15310:	cmp	r3, #0
   15314:	mov	r6, r0
   15318:	strne	r0, [r4, #-3716]	; 0xfffff17c
   1531c:	beq	15248 <pclose@plt+0x308c>
   15320:	b	1524c <pclose@plt+0x3090>
   15324:	bl	11da8 <__stack_chk_fail@plt>
   15328:	svccc	0x00800000
   1532c:	sbcmi	r0, r8, #0
   15330:	svccc	0x0007ae14
   15334:	andeq	r7, r3, ip, lsl fp
   15338:	strdeq	r6, [r3], -r0
   1533c:	andeq	r9, r3, r8, asr #22
   15340:	andeq	r5, r0, r3, lsl r4
   15344:	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   15348:	svcvc	0x00fff800
   1534c:	andeq	r7, r3, r8, lsl fp
   15350:	andeq	r8, r3, r8, ror #25
   15354:	andeq	r7, r3, r0, asr fp
   15358:	andeq	r2, r2, r0, asr pc
   1535c:	andeq	r2, r2, r8, asr pc
   15360:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15364:	vpush	{d8}
   15368:	ldr	r3, [pc, #832]	; 156b0 <pclose@plt+0x34f4>
   1536c:	subs	r4, r0, #0
   15370:	sub	sp, sp, #28
   15374:	ldr	r3, [r3]
   15378:	str	r3, [sp, #20]
   1537c:	beq	155cc <pclose@plt+0x3410>
   15380:	ldrb	r3, [r4, #20]
   15384:	ldr	r5, [pc, #808]	; 156b4 <pclose@plt+0x34f8>
   15388:	sub	r3, r3, #82	; 0x52
   1538c:	cmp	r3, #34	; 0x22
   15390:	ldrls	pc, [pc, r3, lsl #2]
   15394:	b	1554c <pclose@plt+0x3390>
   15398:	andeq	r5, r1, ip, lsr r5
   1539c:	andeq	r5, r1, ip, asr #10
   153a0:	andeq	r5, r1, ip, lsr #10
   153a4:	andeq	r5, r1, ip, asr #10
   153a8:	andeq	r5, r1, ip, asr #10
   153ac:	andeq	r5, r1, ip, asr #10
   153b0:	andeq	r5, r1, ip, asr #10
   153b4:	andeq	r5, r1, ip, asr #10
   153b8:	andeq	r5, r1, r4, lsr #8
   153bc:	andeq	r5, r1, ip, asr #10
   153c0:	andeq	r5, r1, ip, asr #10
   153c4:	andeq	r5, r1, ip, asr #10
   153c8:	andeq	r5, r1, ip, asr #10
   153cc:	andeq	r5, r1, ip, asr #10
   153d0:	andeq	r5, r1, ip, asr #10
   153d4:	andeq	r5, r1, ip, asr #10
   153d8:	andeq	r5, r1, ip, asr #10
   153dc:	andeq	r5, r1, ip, asr #10
   153e0:	andeq	r5, r1, ip, asr #10
   153e4:	andeq	r5, r1, ip, asr #10
   153e8:	andeq	r5, r1, ip, asr #10
   153ec:	andeq	r5, r1, ip, asr #10
   153f0:	andeq	r5, r1, ip, asr #10
   153f4:	andeq	r5, r1, ip, asr #10
   153f8:	andeq	r5, r1, ip, asr #10
   153fc:	andeq	r5, r1, ip, asr #10
   15400:	andeq	r5, r1, ip, asr #10
   15404:	andeq	r5, r1, ip, asr #10
   15408:	andeq	r5, r1, ip, asr #10
   1540c:	andeq	r5, r1, ip, asr #10
   15410:	andeq	r5, r1, ip, asr #10
   15414:	andeq	r5, r1, ip, asr #10
   15418:	andeq	r5, r1, ip, asr #10
   1541c:	andeq	r5, r1, ip, asr #10
   15420:	andeq	r5, r1, ip, lsr #10
   15424:	ldr	r3, [r5, #-3668]	; 0xfffff1ac
   15428:	add	r3, r3, #1
   1542c:	str	r3, [r5, #-3668]	; 0xfffff1ac
   15430:	ldr	r2, [pc, #640]	; 156b8 <pclose@plt+0x34fc>
   15434:	ldr	r3, [r5, #-3644]	; 0xfffff1c4
   15438:	ldr	r7, [r5, #-3648]	; 0xfffff1c0
   1543c:	ldr	r6, [r2, #12]
   15440:	add	r2, r6, #1
   15444:	cmp	r2, r3
   15448:	str	r2, [sp, #4]
   1544c:	bge	15580 <pclose@plt+0x33c4>
   15450:	add	sl, r6, r6, lsl #1
   15454:	ldrd	r0, [r4, #24]
   15458:	ldrd	r8, [r4, #32]
   1545c:	ldr	fp, [pc, #600]	; 156bc <pclose@plt+0x3500>
   15460:	lsl	sl, sl, #3
   15464:	ldr	r3, [r4]
   15468:	add	lr, r7, sl
   1546c:	ldr	ip, [pc, #588]	; 156c0 <pclose@plt+0x3504>
   15470:	adds	r8, r8, r0
   15474:	str	r3, [lr, #16]
   15478:	adc	r9, r9, r1
   1547c:	and	r1, r3, ip
   15480:	ldr	r3, [fp, #632]	; 0x278
   15484:	ldr	r2, [r4, #292]	; 0x124
   15488:	ldr	r0, [r3, r1, lsl #2]
   1548c:	strd	r8, [r7, sl]
   15490:	ldr	r3, [r4, #288]	; 0x120
   15494:	str	r0, [lr, #20]
   15498:	ldr	r0, [fp, #632]	; 0x278
   1549c:	str	r2, [lr, #8]
   154a0:	str	r3, [lr, #12]
   154a4:	str	r6, [r0, r1, lsl #2]
   154a8:	ldr	r0, [r4]
   154ac:	ldr	r1, [fp, #628]	; 0x274
   154b0:	and	ip, ip, r0
   154b4:	ldr	ip, [r1, ip, lsl #2]
   154b8:	cmp	ip, #0
   154bc:	blt	154fc <pclose@plt+0x3340>
   154c0:	ldr	lr, [r5, #-3652]	; 0xfffff1bc
   154c4:	add	ip, ip, ip, lsl #1
   154c8:	add	ip, lr, ip, lsl #3
   154cc:	ldr	r1, [ip, #16]
   154d0:	cmp	r0, r1
   154d4:	bne	154f0 <pclose@plt+0x3334>
   154d8:	b	1555c <pclose@plt+0x33a0>
   154dc:	add	r1, r1, r1, lsl #1
   154e0:	add	ip, lr, r1, lsl #3
   154e4:	ldr	r1, [ip, #16]
   154e8:	cmp	r0, r1
   154ec:	beq	1555c <pclose@plt+0x33a0>
   154f0:	ldr	r1, [ip, #20]
   154f4:	cmp	r1, #0
   154f8:	bge	154dc <pclose@plt+0x3320>
   154fc:	ldr	r2, [pc, #436]	; 156b8 <pclose@plt+0x34fc>
   15500:	ldr	r3, [sp, #4]
   15504:	str	r8, [r4, #16]
   15508:	str	r3, [r2, #12]
   1550c:	ldr	r3, [pc, #412]	; 156b0 <pclose@plt+0x34f4>
   15510:	ldr	r2, [sp, #20]
   15514:	ldr	r3, [r3]
   15518:	cmp	r2, r3
   1551c:	bne	15698 <pclose@plt+0x34dc>
   15520:	add	sp, sp, #28
   15524:	vpop	{d8}
   15528:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1552c:	ldr	r3, [r5, #-3664]	; 0xfffff1b0
   15530:	add	r3, r3, #1
   15534:	str	r3, [r5, #-3664]	; 0xfffff1b0
   15538:	b	15430 <pclose@plt+0x3274>
   1553c:	ldr	r3, [r5, #-3656]	; 0xfffff1b8
   15540:	add	r3, r3, #1
   15544:	str	r3, [r5, #-3656]	; 0xfffff1b8
   15548:	b	15430 <pclose@plt+0x3274>
   1554c:	ldr	r3, [r5, #-3660]	; 0xfffff1b4
   15550:	add	r3, r3, #1
   15554:	str	r3, [r5, #-3660]	; 0xfffff1b4
   15558:	b	15430 <pclose@plt+0x3274>
   1555c:	ldr	lr, [ip, #8]
   15560:	ldrd	r0, [ip]
   15564:	ldr	ip, [ip, #12]
   15568:	sub	r2, r2, lr
   1556c:	sub	r3, r3, ip
   15570:	strd	r2, [r4, #8]
   15574:	subs	r2, r8, r0
   15578:	mov	r8, r2
   1557c:	b	154fc <pclose@plt+0x3340>
   15580:	add	r3, r3, r3, lsl #2
   15584:	add	r2, r3, #3
   15588:	cmp	r3, #0
   1558c:	movlt	r3, r2
   15590:	ldr	r0, [r5, #-3652]	; 0xfffff1bc
   15594:	asr	r3, r3, #2
   15598:	add	r3, r3, #100	; 0x64
   1559c:	str	r3, [r5, #-3644]	; 0xfffff1c4
   155a0:	add	r3, r3, r3, lsl #1
   155a4:	lsl	sl, r3, #3
   155a8:	mov	r1, sl
   155ac:	bl	14fb4 <pclose@plt+0x2df8>
   155b0:	mov	r1, sl
   155b4:	str	r0, [r5, #-3652]	; 0xfffff1bc
   155b8:	mov	r0, r7
   155bc:	bl	14fb4 <pclose@plt+0x2df8>
   155c0:	mov	r7, r0
   155c4:	str	r0, [r5, #-3648]	; 0xfffff1c0
   155c8:	b	15450 <pclose@plt+0x3294>
   155cc:	mov	r1, r4
   155d0:	add	r0, sp, #8
   155d4:	bl	11e2c <uptime@plt>
   155d8:	ldr	r3, [pc, #228]	; 156c4 <pclose@plt+0x3508>
   155dc:	vldr	d7, [sp, #8]
   155e0:	vldr	d5, [pc, #184]	; 156a0 <pclose@plt+0x34e4>
   155e4:	vldr	d4, [r3]
   155e8:	vldr	s13, [pc, #184]	; 156a8 <pclose@plt+0x34ec>
   155ec:	vstr	d7, [r3]
   155f0:	ldr	r2, [pc, #208]	; 156c8 <pclose@plt+0x350c>
   155f4:	vsub.f64	d7, d7, d4
   155f8:	ldrd	r0, [r2]
   155fc:	vcvt.f32.f64	s16, d7
   15600:	vcvt.f64.f32	d7, s16
   15604:	vcmp.f64	d7, d5
   15608:	vmrs	APSR_nzcv, fpscr
   1560c:	vmovmi.f32	s16, s13
   15610:	bl	22900 <pclose@plt+0x10744>
   15614:	ldr	r2, [pc, #160]	; 156bc <pclose@plt+0x3500>
   15618:	vldr	s13, [pc, #140]	; 156ac <pclose@plt+0x34f0>
   1561c:	ldr	lr, [pc, #148]	; 156b8 <pclose@plt+0x34fc>
   15620:	ldr	r3, [r2, #28]
   15624:	cmp	r3, #0
   15628:	ldreq	r3, [pc, #156]	; 156cc <pclose@plt+0x3510>
   1562c:	vmov	s15, r0
   15630:	ldr	r0, [r2, #628]	; 0x274
   15634:	vmul.f32	s14, s15, s16
   15638:	vldreq	s15, [r3]
   1563c:	ldr	r3, [pc, #112]	; 156b4 <pclose@plt+0x34f8>
   15640:	sub	ip, r3, #3664	; 0xe50
   15644:	vcvteq.f32.s32	s15, s15
   15648:	ldr	r1, [r3, #-3648]	; 0xfffff1c0
   1564c:	ldr	r4, [r3, #-3652]	; 0xfffff1bc
   15650:	str	r1, [r3, #-3652]	; 0xfffff1bc
   15654:	ldr	r1, [r2, #632]	; 0x278
   15658:	str	r0, [r2, #632]	; 0x278
   1565c:	str	r1, [r2, #628]	; 0x274
   15660:	mov	r1, #0
   15664:	vmuleq.f32	s14, s14, s15
   15668:	str	r1, [r3, #-3668]	; 0xfffff1ac
   1566c:	str	r1, [r3, #-3664]	; 0xfffff1b0
   15670:	str	r1, [r3, #-3660]	; 0xfffff1b4
   15674:	str	r1, [r3, #-3656]	; 0xfffff1b8
   15678:	str	r1, [lr, #12]
   1567c:	mov	r2, #4096	; 0x1000
   15680:	ldr	r1, [pc, #72]	; 156d0 <pclose@plt+0x3514>
   15684:	vdiv.f32	s15, s13, s14
   15688:	str	r4, [r3, #-3648]	; 0xfffff1c0
   1568c:	vstr	s15, [ip, #-8]
   15690:	bl	11d60 <memcpy@plt>
   15694:	b	1550c <pclose@plt+0x3350>
   15698:	bl	11da8 <__stack_chk_fail@plt>
   1569c:	nop			; (mov r0, r0)
   156a0:			; <UNDEFINED> instruction: 0x47ae147b
   156a4:	svccc	0x00847ae1
   156a8:	blcc	fe90b2d8 <__bss_end__@@Base+0xfe8ac128>
   156ac:	sbcmi	r0, r8, #0
   156b0:	strdeq	r6, [r3], -r0
   156b4:	andeq	r9, r3, r8, asr #22
   156b8:	andeq	r7, r3, r0, asr fp
   156bc:	andeq	r7, r3, r8
   156c0:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   156c4:	andeq	r8, r3, r8, ror #25
   156c8:	andeq	r7, r3, r0, asr #22
   156cc:	andeq	r7, r3, ip, lsr fp
   156d0:	andeq	sl, r5, ip, lsr r8
   156d4:	cmp	r0, #0
   156d8:	movne	r1, r0
   156dc:	moveq	r1, #1
   156e0:	push	{r4, lr}
   156e4:	mov	r0, #1
   156e8:	bl	11c4c <calloc@plt>
   156ec:	cmp	r0, #0
   156f0:	popne	{r4, pc}
   156f4:	ldr	r3, [pc, #4]	; 15700 <pclose@plt+0x3544>
   156f8:	ldr	r0, [r3, #96]	; 0x60
   156fc:	bl	14f68 <pclose@plt+0x2dac>
   15700:	andeq	lr, r5, r0, asr #28
   15704:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15708:	mov	r0, #8
   1570c:	ldr	r9, [pc, #184]	; 157cc <pclose@plt+0x3610>
   15710:	mov	r6, #0
   15714:	ldr	r4, [r9, #-3640]	; 0xfffff1c8
   15718:	ldr	r7, [r9, #-3636]	; 0xfffff1cc
   1571c:	bl	156d4 <pclose@plt+0x3518>
   15720:	add	r7, r7, #1
   15724:	add	r7, r4, r7
   15728:	cmp	r4, r7
   1572c:	mov	r1, r4
   15730:	str	r6, [r9, #-3628]	; 0xfffff1d4
   15734:	str	r0, [r9, #-3632]	; 0xfffff1d0
   15738:	bcc	15748 <pclose@plt+0x358c>
   1573c:	b	157bc <pclose@plt+0x3600>
   15740:	cmp	r7, r4
   15744:	beq	15798 <pclose@plt+0x35dc>
   15748:	ldrb	r3, [r4], #1
   1574c:	lsl	r5, r6, #2
   15750:	add	r2, r0, r5
   15754:	cmp	r3, #10
   15758:	add	sl, r5, #4
   1575c:	add	r8, r6, #1
   15760:	bne	15740 <pclose@plt+0x3584>
   15764:	str	r1, [r0, r6, lsl #2]
   15768:	add	r1, r5, #16
   1576c:	str	r8, [r9, #-3628]	; 0xfffff1d4
   15770:	bl	14fb4 <pclose@plt+0x2df8>
   15774:	add	r3, r6, #2
   15778:	cmp	r7, r4
   1577c:	mov	r6, r8
   15780:	mov	r1, r4
   15784:	mov	r8, r3
   15788:	add	r2, r0, sl
   1578c:	str	r0, [r9, #-3632]	; 0xfffff1d0
   15790:	add	sl, r5, #8
   15794:	bne	15748 <pclose@plt+0x358c>
   15798:	ldr	r3, [r9, #-3640]	; 0xfffff1c8
   1579c:	sub	ip, r7, r1
   157a0:	cmp	ip, #1
   157a4:	str	r3, [r0]
   157a8:	str	r8, [r9, #-3628]	; 0xfffff1d4
   157ac:	str	r1, [r2]
   157b0:	streq	r6, [r9, #-3628]	; 0xfffff1d4
   157b4:	str	r7, [r0, sl]
   157b8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   157bc:	mov	r2, r0
   157c0:	mov	sl, #4
   157c4:	mov	r8, #1
   157c8:	b	15798 <pclose@plt+0x35dc>
   157cc:	andeq	r9, r3, r8, asr #22
   157d0:	push	{r4, r5, r6, lr}
   157d4:	ldr	r5, [pc, #56]	; 15814 <pclose@plt+0x3658>
   157d8:	ldr	r4, [pc, #56]	; 15818 <pclose@plt+0x365c>
   157dc:	ldr	r0, [r5, #388]	; 0x184
   157e0:	bl	11f7c <strlen@plt>
   157e4:	add	r3, r0, #2048	; 0x800
   157e8:	mov	r0, r3
   157ec:	str	r3, [r4, #-3624]	; 0xfffff1d8
   157f0:	bl	156d4 <pclose@plt+0x3518>
   157f4:	ldr	r3, [r5, #388]	; 0x184
   157f8:	ldr	r1, [r4, #-3624]	; 0xfffff1d8
   157fc:	ldr	r2, [pc, #24]	; 1581c <pclose@plt+0x3660>
   15800:	str	r0, [r4, #-3640]	; 0xfffff1c8
   15804:	bl	11fc4 <snprintf@plt>
   15808:	str	r0, [r4, #-3636]	; 0xfffff1cc
   1580c:	pop	{r4, r5, r6, lr}
   15810:	b	15704 <pclose@plt+0x3548>
   15814:	andeq	lr, r5, r0, asr #28
   15818:	andeq	r9, r3, r8, asr #22
   1581c:	andeq	r3, r2, r4, lsl fp
   15820:	push	{r4, lr}
   15824:	mov	r4, r0
   15828:	bl	11f7c <strlen@plt>
   1582c:	add	r0, r0, #1
   15830:	bl	156d4 <pclose@plt+0x3518>
   15834:	mov	r1, r4
   15838:	pop	{r4, lr}
   1583c:	b	11e68 <strcpy@plt>
   15840:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15844:	sub	sp, sp, #700	; 0x2bc
   15848:	ldr	r6, [pc, #1008]	; 15c40 <pclose@plt+0x3a84>
   1584c:	ldr	fp, [pc, #1008]	; 15c44 <pclose@plt+0x3a88>
   15850:	mov	r5, r0
   15854:	ldr	r3, [r6]
   15858:	ldr	r0, [fp, #272]	; 0x110
   1585c:	str	r3, [sp, #692]	; 0x2b4
   15860:	mov	r8, r2
   15864:	mov	sl, r1
   15868:	bl	137f4 <pclose@plt+0x1638>
   1586c:	mov	r2, r5
   15870:	mov	r1, #512	; 0x200
   15874:	ldr	r4, [pc, #972]	; 15c48 <pclose@plt+0x3a8c>
   15878:	mov	r7, r0
   1587c:	add	r0, sp, #180	; 0xb4
   15880:	bl	11d30 <fgets@plt>
   15884:	add	r1, sp, #56	; 0x38
   15888:	add	ip, sp, #64	; 0x40
   1588c:	str	r1, [sp, #12]
   15890:	add	r1, sp, #60	; 0x3c
   15894:	add	r3, r4, #28
   15898:	str	r3, [sp]
   1589c:	stmib	sp, {r1, ip}
   158a0:	add	r3, r4, #24
   158a4:	add	r2, r4, #20
   158a8:	mov	r0, r5
   158ac:	ldr	r1, [pc, #920]	; 15c4c <pclose@plt+0x3a90>
   158b0:	bl	12000 <fscanf@plt>
   158b4:	cmp	r0, #6
   158b8:	beq	158d8 <pclose@plt+0x371c>
   158bc:	ldr	r2, [sp, #692]	; 0x2b4
   158c0:	ldr	r3, [r6]
   158c4:	mov	r0, r7
   158c8:	cmp	r2, r3
   158cc:	bne	15e6c <pclose@plt+0x3cb0>
   158d0:	add	sp, sp, #700	; 0x2bc
   158d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   158d8:	ldrb	r3, [r4, #20]
   158dc:	sub	r3, r3, #97	; 0x61
   158e0:	cmp	r3, #8
   158e4:	bhi	158bc <pclose@plt+0x3700>
   158e8:	ldr	r3, [r4, #24]
   158ec:	cmp	r3, #1
   158f0:	bhi	158bc <pclose@plt+0x3700>
   158f4:	ldr	r3, [r4, #28]
   158f8:	cmp	r3, #1
   158fc:	bhi	158bc <pclose@plt+0x3700>
   15900:	ldr	r3, [sp, #60]	; 0x3c
   15904:	cmp	r3, #0
   15908:	blt	158bc <pclose@plt+0x3700>
   1590c:	ldr	r2, [sp, #56]	; 0x38
   15910:	cmp	r2, #3
   15914:	bhi	158bc <pclose@plt+0x3700>
   15918:	vldr	s14, [sp, #64]	; 0x40
   1591c:	vldr	s12, [pc, #792]	; 15c3c <pclose@plt+0x3a80>
   15920:	vmov	s15, r3
   15924:	ldr	r3, [pc, #804]	; 15c50 <pclose@plt+0x3a94>
   15928:	vcvt.f32.s32	s13, s14
   1592c:	ldr	r0, [pc, #832]	; 15c74 <pclose@plt+0x3ab8>
   15930:	vcvt.f32.s32	s15, s15
   15934:	mla	r2, r3, r2, r0
   15938:	ldr	r1, [pc, #788]	; 15c54 <pclose@plt+0x3a98>
   1593c:	str	r3, [sp, #28]
   15940:	mov	r3, #0
   15944:	vdiv.f32	s14, s13, s12
   15948:	str	r2, [r1, #4]
   1594c:	str	r3, [sp, #24]
   15950:	str	r3, [sp, #56]	; 0x38
   15954:	str	r5, [sp, #32]
   15958:	str	sl, [sp, #36]	; 0x24
   1595c:	vadd.f32	s15, s14, s15
   15960:	vstr	s15, [r8]
   15964:	ldr	r3, [sp, #24]
   15968:	ldr	r2, [sp, #28]
   1596c:	add	r1, r3, #1
   15970:	ldr	r0, [fp, #268]	; 0x10c
   15974:	mul	r5, r2, r3
   15978:	ldr	r2, [sp, #36]	; 0x24
   1597c:	str	r5, [sp, #40]	; 0x28
   15980:	bl	137f4 <pclose@plt+0x1638>
   15984:	ldr	r1, [pc, #744]	; 15c74 <pclose@plt+0x3ab8>
   15988:	add	r8, r5, #240	; 0xf0
   1598c:	add	r8, r1, r8
   15990:	add	r2, r5, #236	; 0xec
   15994:	add	r2, r1, r2
   15998:	mov	r3, r8
   1599c:	mov	r7, r1
   159a0:	ldr	r1, [pc, #688]	; 15c58 <pclose@plt+0x3a9c>
   159a4:	str	r0, [sp, #20]
   159a8:	ldr	r0, [sp, #32]
   159ac:	bl	12000 <fscanf@plt>
   159b0:	cmp	r0, #2
   159b4:	bne	159fc <pclose@plt+0x3840>
   159b8:	add	r9, r7, r5
   159bc:	mov	r7, #0
   159c0:	b	159d0 <pclose@plt+0x3814>
   159c4:	add	r7, r7, #1
   159c8:	cmp	r7, #58	; 0x3a
   159cc:	beq	15a04 <pclose@plt+0x3848>
   159d0:	add	r3, r9, r7
   159d4:	mov	r0, r8
   159d8:	ldrb	r5, [r3, #240]	; 0xf0
   159dc:	mov	r1, r5
   159e0:	bl	11f94 <strchr@plt>
   159e4:	mov	r1, r5
   159e8:	mov	sl, r0
   159ec:	mov	r0, r8
   159f0:	bl	120d8 <strrchr@plt>
   159f4:	cmp	sl, r0
   159f8:	beq	159c4 <pclose@plt+0x3808>
   159fc:	ldr	r7, [sp, #20]
   15a00:	b	158bc <pclose@plt+0x3700>
   15a04:	ldr	sl, [sp, #40]	; 0x28
   15a08:	ldr	lr, [pc, #612]	; 15c74 <pclose@plt+0x3ab8>
   15a0c:	add	ip, sl, #216	; 0xd8
   15a10:	add	r0, sl, #212	; 0xd4
   15a14:	add	r0, lr, r0
   15a18:	add	ip, lr, ip
   15a1c:	add	r1, sl, #208	; 0xd0
   15a20:	add	r1, lr, r1
   15a24:	add	r3, sl, #200	; 0xc8
   15a28:	add	r2, sl, #204	; 0xcc
   15a2c:	stmib	sp, {r0, ip}
   15a30:	str	r1, [sp]
   15a34:	add	r3, lr, r3
   15a38:	add	r2, lr, r2
   15a3c:	ldr	r1, [pc, #536]	; 15c5c <pclose@plt+0x3aa0>
   15a40:	ldr	r0, [sp, #32]
   15a44:	mov	r5, lr
   15a48:	bl	12000 <fscanf@plt>
   15a4c:	cmp	r0, #2
   15a50:	ble	159fc <pclose@plt+0x3840>
   15a54:	ldr	r3, [sp, #24]
   15a58:	ldr	r1, [sp, #28]
   15a5c:	mla	r7, r1, r3, r5
   15a60:	ldr	r3, [r7, #200]	; 0xc8
   15a64:	cmp	r3, #57	; 0x39
   15a68:	bhi	159fc <pclose@plt+0x3840>
   15a6c:	ldr	r3, [r7, #208]	; 0xd0
   15a70:	cmp	r3, #0
   15a74:	blt	159fc <pclose@plt+0x3840>
   15a78:	ldr	r3, [r7, #212]	; 0xd4
   15a7c:	cmp	r3, #2
   15a80:	bhi	159fc <pclose@plt+0x3840>
   15a84:	ldr	r3, [r7, #216]	; 0xd8
   15a88:	cmp	r3, #2
   15a8c:	bhi	159fc <pclose@plt+0x3840>
   15a90:	add	r0, sl, #232	; 0xe8
   15a94:	add	r1, sl, #228	; 0xe4
   15a98:	add	r0, r5, r0
   15a9c:	add	r1, r5, r1
   15aa0:	add	r3, sl, #224	; 0xe0
   15aa4:	add	r2, sl, #220	; 0xdc
   15aa8:	str	r0, [sp, #4]
   15aac:	str	r1, [sp]
   15ab0:	add	r3, r5, r3
   15ab4:	add	r2, r5, r2
   15ab8:	ldr	r1, [pc, #416]	; 15c60 <pclose@plt+0x3aa4>
   15abc:	ldr	r0, [sp, #32]
   15ac0:	bl	12000 <fscanf@plt>
   15ac4:	cmp	r0, #4
   15ac8:	bne	159fc <pclose@plt+0x3840>
   15acc:	ldr	r3, [r7, #220]	; 0xdc
   15ad0:	cmp	r3, #7
   15ad4:	bhi	159fc <pclose@plt+0x3840>
   15ad8:	ldr	r3, [r7, #224]	; 0xe0
   15adc:	cmp	r3, #7
   15ae0:	bhi	159fc <pclose@plt+0x3840>
   15ae4:	ldr	r3, [sp, #24]
   15ae8:	ldr	r1, [sp, #28]
   15aec:	mla	r3, r1, r3, r5
   15af0:	ldr	r2, [r3, #228]	; 0xe4
   15af4:	cmp	r2, #7
   15af8:	bhi	159fc <pclose@plt+0x3840>
   15afc:	ldr	r3, [r3, #232]	; 0xe8
   15b00:	cmp	r3, #7
   15b04:	bhi	159fc <pclose@plt+0x3840>
   15b08:	ldrb	r3, [r4, #20]
   15b0c:	sub	r3, r3, #97	; 0x61
   15b10:	cmp	r3, #8
   15b14:	ldrls	pc, [pc, r3, lsl #2]
   15b18:	b	15e30 <pclose@plt+0x3c74>
   15b1c:	andeq	r5, r1, r0, asr #22
   15b20:	andeq	r5, r1, r0, lsr lr
   15b24:	andeq	r5, r1, r0, lsr lr
   15b28:	andeq	r5, r1, r0, lsr lr
   15b2c:	andeq	r5, r1, r0, lsr lr
   15b30:	andeq	r5, r1, r0, lsr #27
   15b34:			; <UNDEFINED> instruction: 0x00015dbc
   15b38:	strdeq	r5, [r1], -r0
   15b3c:	andeq	r5, r1, r4, lsl lr
   15b40:	ldr	r3, [sp, #24]
   15b44:	ldr	r2, [sp, #28]
   15b48:	ldr	r1, [pc, #292]	; 15c74 <pclose@plt+0x3ab8>
   15b4c:	mov	lr, #0
   15b50:	mla	r2, r2, r3, r1
   15b54:	ldr	ip, [pc, #264]	; 15c64 <pclose@plt+0x3aa8>
   15b58:	mov	r0, r2
   15b5c:	mov	r3, lr
   15b60:	ldr	r1, [r2, #204]	; 0xcc
   15b64:	str	lr, [r2, #204]	; 0xcc
   15b68:	ldr	lr, [ip, r3]
   15b6c:	tst	lr, r1
   15b70:	beq	15b8c <pclose@plt+0x39d0>
   15b74:	add	r2, ip, r3
   15b78:	ldr	r5, [r0, #204]	; 0xcc
   15b7c:	ldr	r2, [r2, #4]
   15b80:	bic	r1, r1, lr
   15b84:	orr	r2, r2, r5
   15b88:	str	r2, [r0, #204]	; 0xcc
   15b8c:	add	r3, r3, #8
   15b90:	cmp	r3, #40	; 0x28
   15b94:	bne	15b68 <pclose@plt+0x39ac>
   15b98:	ldr	r3, [sp, #24]
   15b9c:	ldr	r2, [sp, #28]
   15ba0:	ldr	r0, [pc, #204]	; 15c74 <pclose@plt+0x3ab8>
   15ba4:	mla	r2, r2, r3, r0
   15ba8:	mov	r0, r8
   15bac:	ldr	r3, [r2, #204]	; 0xcc
   15bb0:	orr	r1, r3, r1
   15bb4:	str	r1, [r2, #204]	; 0xcc
   15bb8:	bl	11f7c <strlen@plt>
   15bbc:	cmp	r0, #28
   15bc0:	str	r0, [sp, #40]	; 0x28
   15bc4:	bhi	159fc <pclose@plt+0x3840>
   15bc8:	ldr	lr, [pc, #152]	; 15c68 <pclose@plt+0x3aac>
   15bcc:	add	r7, sp, #80	; 0x50
   15bd0:	mov	ip, r7
   15bd4:	ldm	lr!, {r0, r1, r2, r3}
   15bd8:	stmia	ip!, {r0, r1, r2, r3}
   15bdc:	ldm	lr!, {r0, r1, r2, r3}
   15be0:	stmia	ip!, {r0, r1, r2, r3}
   15be4:	ldm	lr!, {r0, r1, r2, r3}
   15be8:	stmia	ip!, {r0, r1, r2, r3}
   15bec:	ldm	lr, {r0, r1}
   15bf0:	stm	ip, {r0, r1}
   15bf4:	mov	r1, #91	; 0x5b
   15bf8:	mov	r0, r8
   15bfc:	bl	11f94 <strchr@plt>
   15c00:	mov	r1, #92	; 0x5c
   15c04:	subs	sl, r0, #0
   15c08:	movne	r3, #123	; 0x7b
   15c0c:	strbne	r3, [sl]
   15c10:	mov	r0, r8
   15c14:	bl	11f94 <strchr@plt>
   15c18:	str	r8, [sp, #48]	; 0x30
   15c1c:	subs	r3, r0, #0
   15c20:	mov	r2, r3
   15c24:	str	r3, [sp, #44]	; 0x2c
   15c28:	movne	r3, #124	; 0x7c
   15c2c:	strbne	r3, [r2]
   15c30:	mov	r3, #0
   15c34:	mov	r8, r3
   15c38:	b	15d04 <pclose@plt+0x3b48>
   15c3c:	ldrbtmi	r0, [sl], #-0
   15c40:	strdeq	r6, [r3], -r0
   15c44:	andeq	lr, r5, r0, asr #28
   15c48:	andeq	r7, r3, r8
   15c4c:	andeq	r2, r2, r0, ror #30
   15c50:	andeq	r0, r0, r4, ror r5
   15c54:	andeq	r7, r3, r0, asr fp
   15c58:	andeq	r2, r2, r4, lsr #31
   15c5c:			; <UNDEFINED> instruction: 0x00022fb8
   15c60:	andeq	r3, r2, r0
   15c64:	andeq	r2, r2, r4, lsr #25
   15c68:	muleq	r2, r0, r0
   15c6c:	andeq	r2, r2, ip, lsl #25
   15c70:	andeq	r3, r2, r3, lsr r0
   15c74:	andeq	sp, r5, ip, lsr r8
   15c78:	andeq	r7, r3, ip, ror #4
   15c7c:	andeq	r3, r2, r4, asr #32
   15c80:	andeq	r0, r0, r1, lsl #4
   15c84:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   15c88:	andeq	r3, r2, r8, lsl #1
   15c8c:	andeq	r9, r3, r8, asr #22
   15c90:	svcvc	0x00fffdfe
   15c94:	andeq	r6, r1, r0, lsl sp
   15c98:	andeq	r3, r2, ip, lsl #1
   15c9c:	andeq	r7, r1, r4, ror r2
   15ca0:	ldrdeq	r5, [r1], -r0
   15ca4:	add	r2, r9, r8
   15ca8:	ldrb	r5, [r2, #240]	; 0xf0
   15cac:	bl	11f04 <__ctype_tolower_loc@plt>
   15cb0:	sxth	r5, r5
   15cb4:	ldr	r2, [r0]
   15cb8:	ldr	r2, [r2, r5, lsl #2]
   15cbc:	sub	r2, r2, #97	; 0x61
   15cc0:	cmp	r2, #27
   15cc4:	bhi	159fc <pclose@plt+0x3840>
   15cc8:	ldr	r3, [pc, #-100]	; 15c6c <pclose@plt+0x3ab0>
   15ccc:	lsl	r5, r5, #1
   15cd0:	add	r2, r3, r2
   15cd4:	ldrb	r2, [r2, #64]	; 0x40
   15cd8:	strb	r2, [r7, r8]
   15cdc:	str	r2, [sp, #52]	; 0x34
   15ce0:	bl	11f40 <__ctype_b_loc@plt>
   15ce4:	ldr	r1, [r0]
   15ce8:	ldrh	r1, [r1, r5]
   15cec:	tst	r1, #256	; 0x100
   15cf0:	ldrne	r2, [sp, #52]	; 0x34
   15cf4:	mvnne	r2, r2, lsl #25
   15cf8:	mvnne	r2, r2, lsr #25
   15cfc:	strbne	r2, [r7, r8]
   15d00:	add	r8, r8, #1
   15d04:	ldr	r3, [sp, #40]	; 0x28
   15d08:	cmp	r8, r3
   15d0c:	bne	15ca4 <pclose@plt+0x3ae8>
   15d10:	cmp	sl, #0
   15d14:	ldr	r8, [sp, #48]	; 0x30
   15d18:	beq	15d38 <pclose@plt+0x3b7c>
   15d1c:	add	r2, sp, #696	; 0x2b8
   15d20:	sub	r3, sl, r8
   15d24:	add	r3, r2, r3
   15d28:	ldrb	r2, [r3, #-616]	; 0xfffffd98
   15d2c:	mvn	r2, r2, lsl #25
   15d30:	mvn	r2, r2, lsr #25
   15d34:	strb	r2, [r3, #-616]	; 0xfffffd98
   15d38:	ldr	r3, [sp, #44]	; 0x2c
   15d3c:	cmp	r3, #0
   15d40:	beq	15d60 <pclose@plt+0x3ba4>
   15d44:	add	r2, sp, #696	; 0x2b8
   15d48:	sub	r3, r3, r8
   15d4c:	add	r3, r2, r3
   15d50:	ldrb	r2, [r3, #-616]	; 0xfffffd98
   15d54:	mvn	r2, r2, lsl #25
   15d58:	mvn	r2, r2, lsr #25
   15d5c:	strb	r2, [r3, #-616]	; 0xfffffd98
   15d60:	mov	r1, r7
   15d64:	mov	r2, #100	; 0x64
   15d68:	mov	r0, r8
   15d6c:	bl	11e74 <__strcpy_chk@plt>
   15d70:	ldr	r3, [sp, #24]
   15d74:	ldr	r2, [sp, #28]
   15d78:	ldr	r1, [pc, #-268]	; 15c74 <pclose@plt+0x3ab8>
   15d7c:	mla	r2, r2, r3, r1
   15d80:	ldr	r1, [pc, #-284]	; 15c6c <pclose@plt+0x3ab0>
   15d84:	ldr	r3, [r2, #200]	; 0xc8
   15d88:	add	r3, r1, r3
   15d8c:	ldrb	r3, [r3, #64]	; 0x40
   15d90:	sub	r3, r3, #37	; 0x25
   15d94:	cmp	r3, #57	; 0x39
   15d98:	str	r3, [r2, #200]	; 0xc8
   15d9c:	bhi	159fc <pclose@plt+0x3840>
   15da0:	ldr	r3, [sp, #24]
   15da4:	ldr	r2, [sp, #28]
   15da8:	ldr	r1, [pc, #-316]	; 15c74 <pclose@plt+0x3ab8>
   15dac:	mla	r2, r2, r3, r1
   15db0:	ldr	r3, [r2, #204]	; 0xcc
   15db4:	orr	r3, r3, #131072	; 0x20000
   15db8:	str	r3, [r2, #204]	; 0xcc
   15dbc:	mov	r3, r8
   15dc0:	b	15dc8 <pclose@plt+0x3c0c>
   15dc4:	mov	r3, r1
   15dc8:	ldrb	r2, [r3]
   15dcc:	add	r1, r3, #1
   15dd0:	cmp	r2, #0
   15dd4:	bne	15dc4 <pclose@plt+0x3c08>
   15dd8:	ldr	r1, [pc, #-368]	; 15c70 <pclose@plt+0x3ab4>
   15ddc:	sub	r3, r3, #1
   15de0:	ldrb	r2, [r1, #1]!
   15de4:	cmp	r2, #0
   15de8:	strb	r2, [r3, #1]!
   15dec:	bne	15de0 <pclose@plt+0x3c24>
   15df0:	ldr	r3, [sp, #24]
   15df4:	ldr	r2, [sp, #28]
   15df8:	ldr	r1, [pc, #-396]	; 15c74 <pclose@plt+0x3ab8>
   15dfc:	mla	r2, r2, r3, r1
   15e00:	mov	r3, #0
   15e04:	str	r3, [r4, #608]	; 0x260
   15e08:	str	r3, [r2, #216]	; 0xd8
   15e0c:	str	r3, [r2, #212]	; 0xd4
   15e10:	str	r3, [r4, #604]	; 0x25c
   15e14:	mov	r3, r8
   15e18:	mov	r2, r3
   15e1c:	add	r3, r3, #1
   15e20:	ldrb	r1, [r2]
   15e24:	cmp	r1, #0
   15e28:	bne	15e18 <pclose@plt+0x3c5c>
   15e2c:	strb	r1, [r2]
   15e30:	mov	r0, r8
   15e34:	bl	11f7c <strlen@plt>
   15e38:	cmp	r0, #70	; 0x46
   15e3c:	bne	159fc <pclose@plt+0x3840>
   15e40:	mov	r2, #0
   15e44:	b	15e54 <pclose@plt+0x3c98>
   15e48:	add	r2, r2, #1
   15e4c:	cmp	r2, #58	; 0x3a
   15e50:	beq	15e70 <pclose@plt+0x3cb4>
   15e54:	add	r3, r9, r2
   15e58:	ldrb	r3, [r3, #240]	; 0xf0
   15e5c:	and	r3, r3, #127	; 0x7f
   15e60:	cmp	r3, #94	; 0x5e
   15e64:	bls	15e48 <pclose@plt+0x3c8c>
   15e68:	b	159fc <pclose@plt+0x3840>
   15e6c:	bl	11da8 <__stack_chk_fail@plt>
   15e70:	ldr	r3, [sp, #24]
   15e74:	ldr	r2, [sp, #28]
   15e78:	ldr	r1, [pc, #-524]	; 15c74 <pclose@plt+0x3ab8>
   15e7c:	mla	r2, r2, r3, r1
   15e80:	ldr	r1, [sp, #56]	; 0x38
   15e84:	ldr	r3, [r2, #204]	; 0xcc
   15e88:	add	r1, r1, #1
   15e8c:	bic	r3, r3, #3145728	; 0x300000
   15e90:	cmp	r1, #3
   15e94:	str	r1, [sp, #24]
   15e98:	str	r3, [r2, #204]	; 0xcc
   15e9c:	str	r1, [sp, #56]	; 0x38
   15ea0:	ble	15964 <pclose@plt+0x37a8>
   15ea4:	ldr	r2, [pc, #-564]	; 15c78 <pclose@plt+0x3abc>
   15ea8:	ldr	r5, [sp, #32]
   15eac:	sub	r3, r2, #4
   15eb0:	ldr	r1, [pc, #-572]	; 15c7c <pclose@plt+0x3ac0>
   15eb4:	str	r2, [sp, #4]
   15eb8:	str	r3, [sp]
   15ebc:	mov	r0, r5
   15ec0:	sub	r3, r2, #8
   15ec4:	sub	r2, r2, #12
   15ec8:	bl	12000 <fscanf@plt>
   15ecc:	ldr	r3, [r4, #600]	; 0x258
   15ed0:	ldr	r2, [pc, #-600]	; 15c80 <pclose@plt+0x3ac4>
   15ed4:	add	r3, r3, #1
   15ed8:	cmp	r3, r2
   15edc:	movhi	r3, #0
   15ee0:	strhi	r3, [r4, #600]	; 0x258
   15ee4:	ldr	r3, [r4, #604]	; 0x25c
   15ee8:	ldr	r0, [pc, #-620]	; 15c84 <pclose@plt+0x3ac8>
   15eec:	cmp	r3, #5
   15ef0:	movhi	r3, #0
   15ef4:	strhi	r3, [r4, #604]	; 0x25c
   15ef8:	ldr	r3, [r4, #608]	; 0x260
   15efc:	ldr	r9, [pc, #-636]	; 15c88 <pclose@plt+0x3acc>
   15f00:	cmp	r3, #4
   15f04:	movhi	r3, #0
   15f08:	strhi	r3, [r4, #608]	; 0x260
   15f0c:	mov	r3, #0
   15f10:	str	r3, [sp, #56]	; 0x38
   15f14:	bl	15820 <pclose@plt+0x3664>
   15f18:	ldr	r4, [pc, #-660]	; 15c8c <pclose@plt+0x3ad0>
   15f1c:	ldr	r8, [sp, #56]	; 0x38
   15f20:	str	r0, [r4, #-3612]	; 0xfffff1e4
   15f24:	ldr	r0, [r4, #-3612]	; 0xfffff1e4
   15f28:	bl	11f7c <strlen@plt>
   15f2c:	ldr	r2, [pc, #-676]	; 15c90 <pclose@plt+0x3ad4>
   15f30:	add	r3, r0, #1
   15f34:	cmn	r8, #-67108862	; 0xfc000002
   15f38:	cmpls	r3, r2
   15f3c:	mov	r7, r0
   15f40:	bhi	160a4 <pclose@plt+0x3ee8>
   15f44:	mov	r2, r5
   15f48:	mov	r1, #512	; 0x200
   15f4c:	add	r0, sp, #180	; 0xb4
   15f50:	bl	11d30 <fgets@plt>
   15f54:	cmp	r0, #0
   15f58:	beq	160a0 <pclose@plt+0x3ee4>
   15f5c:	add	r0, sp, #180	; 0xb4
   15f60:	bl	11f7c <strlen@plt>
   15f64:	add	r1, r7, #2
   15f68:	add	r1, r1, r0
   15f6c:	ldr	r0, [r4, #-3612]	; 0xfffff1e4
   15f70:	bl	14fb4 <pclose@plt+0x2df8>
   15f74:	add	r1, sp, #180	; 0xb4
   15f78:	str	r0, [r4, #-3612]	; 0xfffff1e4
   15f7c:	bl	11e38 <strcat@plt>
   15f80:	ldrb	r0, [sp, #180]	; 0xb4
   15f84:	cmp	r0, #10
   15f88:	cmpne	r0, #35	; 0x23
   15f8c:	moveq	r8, #1
   15f90:	movne	r8, #0
   15f94:	beq	16098 <pclose@plt+0x3edc>
   15f98:	ldr	r1, [sp, #56]	; 0x38
   15f9c:	ldr	r0, [r4, #-3608]	; 0xfffff1e8
   15fa0:	add	r1, r1, #1
   15fa4:	lsl	r1, r1, #5
   15fa8:	bl	14fb4 <pclose@plt+0x2df8>
   15fac:	mov	r1, r9
   15fb0:	mov	r7, r0
   15fb4:	add	r0, sp, #180	; 0xb4
   15fb8:	str	r7, [r4, #-3608]	; 0xfffff1e8
   15fbc:	bl	12084 <strtok@plt>
   15fc0:	cmp	r0, #0
   15fc4:	beq	16090 <pclose@plt+0x3ed4>
   15fc8:	ldr	sl, [sp, #56]	; 0x38
   15fcc:	bl	15820 <pclose@plt+0x3664>
   15fd0:	mov	r1, r9
   15fd4:	add	sl, r7, sl, lsl #5
   15fd8:	str	r0, [sl, #4]
   15fdc:	mov	r0, r8
   15fe0:	bl	12084 <strtok@plt>
   15fe4:	cmp	r0, #0
   15fe8:	beq	16090 <pclose@plt+0x3ed4>
   15fec:	ldr	sl, [sp, #56]	; 0x38
   15ff0:	bl	15820 <pclose@plt+0x3664>
   15ff4:	mov	r1, r9
   15ff8:	add	sl, r7, sl, lsl #5
   15ffc:	str	r0, [sl, #8]
   16000:	mov	r0, r8
   16004:	bl	12084 <strtok@plt>
   16008:	cmp	r0, #0
   1600c:	beq	16090 <pclose@plt+0x3ed4>
   16010:	ldr	r8, [sp, #56]	; 0x38
   16014:	bl	15820 <pclose@plt+0x3664>
   16018:	add	r8, r7, r8, lsl #5
   1601c:	str	r0, [r8, #12]
   16020:	bl	11f10 <__ctype_toupper_loc@plt>
   16024:	ldrb	r2, [sp, #180]	; 0xb4
   16028:	ldr	r3, [r0]
   1602c:	ldr	r3, [r3, r2, lsl #2]
   16030:	cmp	r3, #70	; 0x46
   16034:	beq	160b8 <pclose@plt+0x3efc>
   16038:	cmp	r3, #80	; 0x50
   1603c:	bne	16090 <pclose@plt+0x3ed4>
   16040:	ldr	r8, [sp, #56]	; 0x38
   16044:	ldr	r3, [pc, #-952]	; 15c94 <pclose@plt+0x3ad8>
   16048:	str	r3, [r7, r8, lsl #5]
   1604c:	add	sl, r7, r8, lsl #5
   16050:	ldr	r1, [pc, #-960]	; 15c98 <pclose@plt+0x3adc>
   16054:	ldr	r0, [sl, #12]
   16058:	bl	11c64 <strstr@plt>
   1605c:	adds	r3, r0, #0
   16060:	movne	r3, #1
   16064:	str	r3, [sl, #16]
   16068:	mov	r0, #256	; 0x100
   1606c:	bl	156d4 <pclose@plt+0x3518>
   16070:	ldr	r8, [sp, #56]	; 0x38
   16074:	mov	r3, #0
   16078:	add	r7, r7, r8, lsl #5
   1607c:	add	r8, r8, #1
   16080:	str	r8, [sp, #56]	; 0x38
   16084:	str	r0, [sl, #24]
   16088:	str	r3, [r7, #28]
   1608c:	b	15f24 <pclose@plt+0x3d68>
   16090:	mov	r3, #1
   16094:	str	r3, [r4, #-3604]	; 0xfffff1ec
   16098:	ldr	r8, [sp, #56]	; 0x38
   1609c:	b	15f24 <pclose@plt+0x3d68>
   160a0:	ldr	r8, [sp, #56]	; 0x38
   160a4:	cmp	r8, #0
   160a8:	str	r8, [r4, #-3616]	; 0xfffff1e0
   160ac:	beq	160c8 <pclose@plt+0x3f0c>
   160b0:	mov	r7, #0
   160b4:	b	158bc <pclose@plt+0x3700>
   160b8:	ldr	r8, [sp, #56]	; 0x38
   160bc:	ldr	r3, [pc, #-1064]	; 15c9c <pclose@plt+0x3ae0>
   160c0:	str	r3, [r7, r8, lsl #5]
   160c4:	b	1604c <pclose@plt+0x3e90>
   160c8:	ldr	r3, [fp, #368]	; 0x170
   160cc:	ldr	r2, [fp, #372]	; 0x174
   160d0:	str	r3, [sp, #68]	; 0x44
   160d4:	ldr	r3, [fp, #376]	; 0x178
   160d8:	mov	r0, #96	; 0x60
   160dc:	str	r3, [sp, #76]	; 0x4c
   160e0:	mov	r3, #3
   160e4:	str	r2, [sp, #72]	; 0x48
   160e8:	str	r3, [r4, #-3620]	; 0xfffff1dc
   160ec:	str	r3, [r4, #-3616]	; 0xfffff1e0
   160f0:	bl	156d4 <pclose@plt+0x3518>
   160f4:	ldr	r7, [pc, #-1116]	; 15ca0 <pclose@plt+0x3ae4>
   160f8:	str	r8, [sp, #56]	; 0x38
   160fc:	mov	r5, r0
   16100:	str	r0, [r4, #-3608]	; 0xfffff1e8
   16104:	ldr	r0, [fp, #384]	; 0x180
   16108:	bl	15820 <pclose@plt+0x3664>
   1610c:	ldr	r3, [sp, #56]	; 0x38
   16110:	add	r2, sp, #696	; 0x2b8
   16114:	add	r8, r5, r8, lsl #5
   16118:	add	r2, r2, r3, lsl #2
   1611c:	add	r4, r5, r3, lsl #5
   16120:	str	r0, [r8, #4]
   16124:	ldr	r0, [r2, #-628]	; 0xfffffd8c
   16128:	bl	15820 <pclose@plt+0x3664>
   1612c:	ldr	r3, [sp, #56]	; 0x38
   16130:	add	r8, r5, r3, lsl #5
   16134:	str	r0, [r4, #8]
   16138:	ldr	r0, [fp, #380]	; 0x17c
   1613c:	str	r7, [r5, r3, lsl #5]
   16140:	bl	15820 <pclose@plt+0x3664>
   16144:	ldr	r4, [sp, #56]	; 0x38
   16148:	add	r4, r5, r4, lsl #5
   1614c:	str	r0, [r8, #12]
   16150:	mov	r0, #256	; 0x100
   16154:	bl	156d4 <pclose@plt+0x3518>
   16158:	ldr	r8, [sp, #56]	; 0x38
   1615c:	add	r8, r8, #1
   16160:	cmp	r8, #2
   16164:	str	r8, [sp, #56]	; 0x38
   16168:	str	r0, [r4, #24]
   1616c:	ble	16104 <pclose@plt+0x3f48>
   16170:	b	160b0 <pclose@plt+0x3ef4>
   16174:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16178:	mov	r0, #0
   1617c:	ldr	r4, [pc, #380]	; 16300 <pclose@plt+0x4144>
   16180:	bl	15360 <pclose@plt+0x31a4>
   16184:	sub	r1, r4, #3600	; 0xe10
   16188:	ldr	r0, [r4, #-3520]	; 0xfffff240
   1618c:	bl	120f0 <openproc@plt>
   16190:	subs	r9, r0, #0
   16194:	beq	162dc <pclose@plt+0x4120>
   16198:	ldr	r2, [r4, #-3516]	; 0xfffff244
   1619c:	ldr	r3, [pc, #352]	; 16304 <pclose@plt+0x4148>
   161a0:	cmp	r2, #0
   161a4:	ldr	r8, [pc, #348]	; 16308 <pclose@plt+0x414c>
   161a8:	ldr	r7, [pc, #348]	; 1630c <pclose@plt+0x4150>
   161ac:	movne	r8, r3
   161b0:	b	161d8 <pclose@plt+0x401c>
   161b4:	ldr	r1, [sl, r5, lsl #2]
   161b8:	mov	r0, r9
   161bc:	blx	r8
   161c0:	subs	r5, r0, #0
   161c4:	beq	16238 <pclose@plt+0x407c>
   161c8:	ldr	r2, [r7, #12]
   161cc:	ldr	r3, [r4, #-3508]	; 0xfffff24c
   161d0:	str	r5, [r3, r2, lsl #2]
   161d4:	bl	15360 <pclose@plt+0x31a4>
   161d8:	ldr	r5, [r7, #12]
   161dc:	ldr	r3, [r4, #-3512]	; 0xfffff248
   161e0:	ldr	sl, [r4, #-3508]	; 0xfffff24c
   161e4:	cmp	r5, r3
   161e8:	bne	161b4 <pclose@plt+0x3ff8>
   161ec:	lsl	fp, r5, #2
   161f0:	add	r6, fp, r5
   161f4:	add	r3, r6, #3
   161f8:	cmp	r6, #0
   161fc:	movlt	r6, r3
   16200:	mov	r0, sl
   16204:	asr	r6, r6, #2
   16208:	add	r6, r6, #10
   1620c:	str	r6, [r4, #-3512]	; 0xfffff248
   16210:	lsl	r1, r6, #2
   16214:	bl	14fb4 <pclose@plt+0x2df8>
   16218:	sub	r2, r6, r5
   1621c:	mov	r1, #0
   16220:	lsl	r2, r2, #2
   16224:	mov	sl, r0
   16228:	add	r0, r0, fp
   1622c:	str	sl, [r4, #-3508]	; 0xfffff24c
   16230:	bl	11fe8 <memset@plt>
   16234:	b	161b4 <pclose@plt+0x3ff8>
   16238:	mov	r0, r9
   1623c:	bl	12030 <closeproc@plt>
   16240:	ldr	r1, [r4, #-3512]	; 0xfffff248
   16244:	ldr	r3, [r4, #-3504]	; 0xfffff250
   16248:	cmp	r3, r1
   1624c:	beq	162a0 <pclose@plt+0x40e4>
   16250:	ldr	r7, [r7, #12]
   16254:	ldr	r5, [pc, #180]	; 16310 <pclose@plt+0x4154>
   16258:	ldr	r8, [r4, #-3508]	; 0xfffff24c
   1625c:	add	r6, r5, #5568	; 0x15c0
   16260:	str	r1, [r4, #-3504]	; 0xfffff250
   16264:	lsl	r7, r7, #2
   16268:	add	r6, r6, #16
   1626c:	lsl	r4, r1, #2
   16270:	ldr	r0, [r5, #1384]	; 0x568
   16274:	mov	r1, r4
   16278:	bl	14fb4 <pclose@plt+0x2df8>
   1627c:	add	r5, r5, #1392	; 0x570
   16280:	mov	r2, r7
   16284:	mov	r1, r8
   16288:	str	r0, [r5, #-8]
   1628c:	add	r5, r5, #4
   16290:	bl	11d60 <memcpy@plt>
   16294:	cmp	r6, r5
   16298:	bne	16270 <pclose@plt+0x40b4>
   1629c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   162a0:	ldr	r3, [r7, #12]
   162a4:	ldr	r6, [pc, #104]	; 16314 <pclose@plt+0x4158>
   162a8:	ldr	r7, [pc, #96]	; 16310 <pclose@plt+0x4154>
   162ac:	ldr	r8, [r4, #-3508]	; 0xfffff24c
   162b0:	lsl	r4, r3, #2
   162b4:	add	r3, r7, r5
   162b8:	add	r5, r5, #1392	; 0x570
   162bc:	ldr	r0, [r3, #1384]	; 0x568
   162c0:	add	r5, r5, #4
   162c4:	mov	r2, r4
   162c8:	mov	r1, r8
   162cc:	bl	11d60 <memcpy@plt>
   162d0:	cmp	r5, r6
   162d4:	bne	162b4 <pclose@plt+0x40f8>
   162d8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   162dc:	ldr	r3, [pc, #52]	; 16318 <pclose@plt+0x415c>
   162e0:	ldr	r4, [r3, #104]	; 0x68
   162e4:	bl	11fac <__errno_location@plt>
   162e8:	ldr	r0, [r0]
   162ec:	bl	11eec <strerror@plt>
   162f0:	mov	r1, r0
   162f4:	mov	r0, r4
   162f8:	bl	137f4 <pclose@plt+0x1638>
   162fc:	bl	14f68 <pclose@plt+0x2dac>
   16300:	andeq	r9, r3, r8, asr #22
   16304:	andeq	r2, r1, ip
   16308:	andeq	r2, r1, r4, ror #1
   1630c:	andeq	r7, r3, r0, asr fp
   16310:	andeq	sp, r5, ip, lsr r8
   16314:	ldrdeq	r1, [r0], -r0
   16318:	andeq	lr, r5, r0, asr #28
   1631c:	ldr	r3, [pc, #56]	; 1635c <pclose@plt+0x41a0>
   16320:	push	{lr}		; (str lr, [sp, #-4]!)
   16324:	sub	sp, sp, #140	; 0x8c
   16328:	ldr	r3, [r3]
   1632c:	add	r0, sp, #4
   16330:	str	r3, [sp, #132]	; 0x84
   16334:	bl	11fa0 <sigfillset@plt>
   16338:	mov	r2, #0
   1633c:	mov	r0, r2
   16340:	add	r1, sp, #4
   16344:	bl	11d0c <sigprocmask@plt>
   16348:	ldr	r3, [pc, #16]	; 16360 <pclose@plt+0x41a4>
   1634c:	mov	r2, #2
   16350:	mov	r0, #0
   16354:	str	r2, [r3, #24]
   16358:	bl	14f00 <pclose@plt+0x2d44>
   1635c:	strdeq	r6, [r3], -r0
   16360:	andeq	r7, r3, r0, asr fp
   16364:	push	{r0, r1, r2, r3}
   16368:	ldr	r3, [pc, #120]	; 163e8 <pclose@plt+0x422c>
   1636c:	push	{lr}		; (str lr, [sp, #-4]!)
   16370:	sub	sp, sp, #20
   16374:	ldr	r6, [pc, #112]	; 163ec <pclose@plt+0x4230>
   16378:	ldr	r1, [sp, #24]
   1637c:	ldr	r2, [r3]
   16380:	add	ip, sp, #28
   16384:	sub	r5, r6, #3488	; 0xda0
   16388:	mov	r3, #256	; 0x100
   1638c:	sub	r4, r5, #12
   16390:	stm	sp, {r1, ip}
   16394:	str	r2, [sp, #12]
   16398:	mov	r1, r3
   1639c:	mov	r0, r4
   163a0:	mov	r2, #1
   163a4:	str	ip, [sp, #8]
   163a8:	bl	11d54 <__vsnprintf_chk@plt>
   163ac:	ldrb	r3, [r6, #-3500]	; 0xfffff254
   163b0:	mov	r0, r4
   163b4:	cmp	r3, #0
   163b8:	beq	163c8 <pclose@plt+0x420c>
   163bc:	ldrb	r3, [r0, #1]!
   163c0:	cmp	r3, #0
   163c4:	bne	163bc <pclose@plt+0x4200>
   163c8:	ldr	r2, [pc, #32]	; 163f0 <pclose@plt+0x4234>
   163cc:	sub	r0, r0, #1
   163d0:	ldrb	r3, [r2], #1
   163d4:	cmp	r3, #0
   163d8:	strb	r3, [r0, #1]!
   163dc:	bne	163d0 <pclose@plt+0x4214>
   163e0:	sub	r0, r5, #12
   163e4:	bl	14f00 <pclose@plt+0x2d44>
   163e8:	strdeq	r6, [r3], -r0
   163ec:	andeq	r9, r3, r8, asr #22
   163f0:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   163f4:	push	{r4, r5, r6, lr}
   163f8:	mov	r1, #2
   163fc:	ldr	r2, [pc, #240]	; 164f4 <pclose@plt+0x4338>
   16400:	mov	r0, #0
   16404:	bl	11e5c <tcsetattr@plt>
   16408:	cmn	r0, #1
   1640c:	beq	164d0 <pclose@plt+0x4314>
   16410:	ldr	r6, [pc, #224]	; 164f8 <pclose@plt+0x433c>
   16414:	ldr	r3, [r6]
   16418:	ldr	r3, [r3, #16]
   1641c:	ldr	r0, [r3, #352]	; 0x160
   16420:	cmp	r0, #0
   16424:	beq	1642c <pclose@plt+0x4270>
   16428:	bl	12024 <putp@plt>
   1642c:	ldr	r5, [pc, #200]	; 164fc <pclose@plt+0x4340>
   16430:	ldr	r3, [r5, #4092]	; 0xffc
   16434:	cmp	r3, #0
   16438:	ldreq	r0, [pc, #192]	; 16500 <pclose@plt+0x4344>
   1643c:	bne	164bc <pclose@plt+0x4300>
   16440:	ldr	r4, [pc, #188]	; 16504 <pclose@plt+0x4348>
   16444:	bl	12024 <putp@plt>
   16448:	sub	r0, r4, #4
   1644c:	bl	12024 <putp@plt>
   16450:	add	r0, r4, #60	; 0x3c
   16454:	bl	12024 <putp@plt>
   16458:	ldr	r3, [pc, #168]	; 16508 <pclose@plt+0x434c>
   1645c:	ldr	r0, [r3]
   16460:	bl	11ce8 <fflush@plt>
   16464:	mov	r0, #19
   16468:	bl	11c70 <raise@plt>
   1646c:	add	r2, r4, #836	; 0x344
   16470:	mov	r1, #2
   16474:	mov	r0, #0
   16478:	bl	11e5c <tcsetattr@plt>
   1647c:	cmn	r0, #1
   16480:	beq	164d0 <pclose@plt+0x4314>
   16484:	add	r0, r4, #896	; 0x380
   16488:	bl	12024 <putp@plt>
   1648c:	ldr	r3, [r6]
   16490:	ldr	r3, [r3, #16]
   16494:	ldr	r0, [r3, #356]	; 0x164
   16498:	cmp	r0, #0
   1649c:	beq	164a4 <pclose@plt+0x42e8>
   164a0:	bl	12024 <putp@plt>
   164a4:	ldr	r3, [pc, #96]	; 1650c <pclose@plt+0x4350>
   164a8:	ldr	r0, [r3, #636]	; 0x27c
   164ac:	bl	12024 <putp@plt>
   164b0:	mov	r3, #2
   164b4:	str	r3, [r5, #24]
   164b8:	pop	{r4, r5, r6, pc}
   164bc:	ldr	r3, [pc, #76]	; 16510 <pclose@plt+0x4354>
   164c0:	mov	r0, #0
   164c4:	ldr	r1, [r3, #-4088]	; 0xfffff008
   164c8:	bl	14d48 <pclose@plt+0x2b8c>
   164cc:	b	16440 <pclose@plt+0x4284>
   164d0:	ldr	r3, [pc, #60]	; 16514 <pclose@plt+0x4358>
   164d4:	ldr	r4, [r3, #132]	; 0x84
   164d8:	bl	11fac <__errno_location@plt>
   164dc:	ldr	r0, [r0]
   164e0:	bl	11eec <strerror@plt>
   164e4:	mov	r1, r0
   164e8:	mov	r0, r4
   164ec:	bl	137f4 <pclose@plt+0x1638>
   164f0:	bl	14f68 <pclose@plt+0x2dac>
   164f4:	andeq	r8, r3, r0, lsl fp
   164f8:	andeq	r7, r3, ip, lsl fp
   164fc:	andeq	r7, r3, r0, asr fp
   16500:	muleq	r2, r8, r2
   16504:	andeq	r8, r3, r8, asr fp
   16508:	andeq	r7, r3, r8, lsl fp
   1650c:	andeq	r7, r3, r8
   16510:	andeq	r9, r3, r8, asr #22
   16514:	andeq	lr, r5, r0, asr #28
   16518:	ldr	r2, [pc, #112]	; 16590 <pclose@plt+0x43d4>
   1651c:	push	{r4, lr}
   16520:	ldr	r2, [r2, #-3152]	; 0xfffff3b0
   16524:	ldr	r3, [r0]
   16528:	cmp	r2, #0
   1652c:	beq	16568 <pclose@plt+0x43ac>
   16530:	ldr	r0, [r3, #308]	; 0x134
   16534:	cmp	r0, #0
   16538:	popeq	{r4, pc}
   1653c:	ldr	r3, [r1]
   16540:	ldr	r3, [r3, #308]	; 0x134
   16544:	cmp	r3, #0
   16548:	beq	16588 <pclose@plt+0x43cc>
   1654c:	ldr	r1, [r0]
   16550:	ldr	r0, [r3]
   16554:	bl	11ca0 <strcmp@plt>
   16558:	ldr	r3, [pc, #52]	; 16594 <pclose@plt+0x43d8>
   1655c:	ldr	r3, [r3]
   16560:	mul	r0, r3, r0
   16564:	pop	{r4, pc}
   16568:	ldr	r0, [r1]
   1656c:	add	r1, r3, #592	; 0x250
   16570:	add	r0, r0, #592	; 0x250
   16574:	bl	11ca0 <strcmp@plt>
   16578:	ldr	r3, [pc, #20]	; 16594 <pclose@plt+0x43d8>
   1657c:	ldr	r3, [r3]
   16580:	mul	r0, r3, r0
   16584:	pop	{r4, pc}
   16588:	mov	r0, r3
   1658c:	pop	{r4, pc}
   16590:	andeq	r9, r3, r8, asr #22
   16594:	andeq	r7, r3, r0, asr fp
   16598:	push	{r4, r5, r6, lr}
   1659c:	sub	sp, sp, #136	; 0x88
   165a0:	ldr	r5, [pc, #200]	; 16670 <pclose@plt+0x44b4>
   165a4:	add	r4, sp, #4
   165a8:	mov	r3, r0
   165ac:	ldr	ip, [r5]
   165b0:	ldr	r2, [pc, #188]	; 16674 <pclose@plt+0x44b8>
   165b4:	mov	r6, r1
   165b8:	mov	r0, r4
   165bc:	mov	r1, #128	; 0x80
   165c0:	str	ip, [sp, #132]	; 0x84
   165c4:	bl	11fc4 <snprintf@plt>
   165c8:	mov	r0, r4
   165cc:	mov	r1, sp
   165d0:	bl	11eb0 <strtof@plt>
   165d4:	ldr	r2, [sp]
   165d8:	vstr	s0, [r6]
   165dc:	ldrb	r3, [r2]
   165e0:	cmp	r3, #0
   165e4:	beq	16648 <pclose@plt+0x448c>
   165e8:	cmp	r3, #46	; 0x2e
   165ec:	moveq	r3, #44	; 0x2c
   165f0:	strbeq	r3, [r2]
   165f4:	beq	16604 <pclose@plt+0x4448>
   165f8:	cmp	r3, #44	; 0x2c
   165fc:	moveq	r3, #46	; 0x2e
   16600:	strbeq	r3, [r2]
   16604:	mov	r1, sp
   16608:	mov	r0, r4
   1660c:	bl	11eb0 <strtof@plt>
   16610:	ldr	r3, [sp]
   16614:	cmp	r3, r4
   16618:	vstr	s0, [r6]
   1661c:	beq	1662c <pclose@plt+0x4470>
   16620:	ldrb	r3, [r3]
   16624:	cmp	r3, #0
   16628:	beq	16650 <pclose@plt+0x4494>
   1662c:	mov	r0, #0
   16630:	ldr	r2, [sp, #132]	; 0x84
   16634:	ldr	r3, [r5]
   16638:	cmp	r2, r3
   1663c:	bne	16668 <pclose@plt+0x44ac>
   16640:	add	sp, sp, #136	; 0x88
   16644:	pop	{r4, r5, r6, pc}
   16648:	cmp	r2, r4
   1664c:	beq	1662c <pclose@plt+0x4470>
   16650:	vldr	s15, [pc, #20]	; 1666c <pclose@plt+0x44b0>
   16654:	vcmpe.f32	s0, s15
   16658:	vmrs	APSR_nzcv, fpscr
   1665c:	movmi	r0, #1
   16660:	bpl	1662c <pclose@plt+0x4470>
   16664:	b	16630 <pclose@plt+0x4474>
   16668:	bl	11da8 <__stack_chk_fail@plt>
   1666c:	svcmi	0x00000000
   16670:	strdeq	r6, [r3], -r0
   16674:	andeq	r3, r2, r4, lsl fp
   16678:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1667c:	mov	r4, r0
   16680:	ldr	r5, [pc, #1424]	; 16c18 <pclose@plt+0x4a5c>
   16684:	sub	sp, sp, #36	; 0x24
   16688:	ldr	r6, [r5, #-3084]	; 0xfffff3f4
   1668c:	cmp	r6, #0
   16690:	beq	167a8 <pclose@plt+0x45ec>
   16694:	ldr	r7, [pc, #1408]	; 16c1c <pclose@plt+0x4a60>
   16698:	sub	r3, r5, #3104	; 0xc20
   1669c:	str	r3, [sp, #24]
   166a0:	ldr	fp, [r4, #204]	; 0xcc
   166a4:	add	r6, r4, #776	; 0x308
   166a8:	tst	fp, #8
   166ac:	bne	167a0 <pclose@plt+0x45e4>
   166b0:	ldr	r2, [pc, #1384]	; 16c20 <pclose@plt+0x4a64>
   166b4:	ldr	r3, [pc, #1384]	; 16c24 <pclose@plt+0x4a68>
   166b8:	ldr	r2, [r2]
   166bc:	ldr	r2, [r2, #16]
   166c0:	ldr	r1, [r2, #108]	; 0x6c
   166c4:	cmp	r1, #0
   166c8:	moveq	r1, r3
   166cc:	mov	r2, #32
   166d0:	mov	r0, r6
   166d4:	bl	11ff4 <strncpy@plt>
   166d8:	mov	r5, #0
   166dc:	add	r2, r4, #584	; 0x248
   166e0:	tst	fp, #2048	; 0x800
   166e4:	strb	r5, [r4, #807]	; 0x327
   166e8:	add	sl, r4, #456	; 0x1c8
   166ec:	str	r2, [sp, #28]
   166f0:	add	r8, r4, #712	; 0x2c8
   166f4:	beq	16710 <pclose@plt+0x4554>
   166f8:	ldr	r9, [pc, #1312]	; 16c20 <pclose@plt+0x4a64>
   166fc:	ldr	r3, [r9]
   16700:	ldr	r2, [r3, #12]
   16704:	ldrsh	r2, [r2, #26]
   16708:	cmp	r2, r5
   1670c:	bgt	16a60 <pclose@plt+0x48a4>
   16710:	ldr	r3, [sp, #24]
   16714:	mov	r5, #0
   16718:	sub	r9, r3, #12
   1671c:	mov	r1, r9
   16720:	mov	r2, #64	; 0x40
   16724:	mov	r0, sl
   16728:	strb	r5, [r4, #392]	; 0x188
   1672c:	bl	11ff4 <strncpy@plt>
   16730:	mov	r2, #64	; 0x40
   16734:	mov	r1, r6
   16738:	strb	r5, [r4, #519]	; 0x207
   1673c:	add	r0, r4, #520	; 0x208
   16740:	bl	11ff4 <strncpy@plt>
   16744:	mov	r1, r9
   16748:	mov	r2, #64	; 0x40
   1674c:	strb	r5, [r4, #583]	; 0x247
   16750:	add	r0, r4, #584	; 0x248
   16754:	bl	11ff4 <strncpy@plt>
   16758:	strb	r5, [r4, #647]	; 0x287
   1675c:	mov	r2, #64	; 0x40
   16760:	ldr	r1, [pc, #1216]	; 16c28 <pclose@plt+0x4a6c>
   16764:	mov	r0, r8
   16768:	bl	11ff4 <strncpy@plt>
   1676c:	strb	r5, [r4, #775]	; 0x307
   16770:	tst	fp, #1024	; 0x400
   16774:	add	r0, r4, #648	; 0x288
   16778:	ldreq	r3, [sp, #24]
   1677c:	stm	sp, {r7, r8}
   16780:	subeq	r6, r3, #12
   16784:	mov	r3, #64	; 0x40
   16788:	str	r6, [sp, #8]
   1678c:	mov	r1, r3
   16790:	mov	r2, #1
   16794:	bl	1218c <__snprintf_chk@plt>
   16798:	add	sp, sp, #36	; 0x24
   1679c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   167a0:	ldr	r1, [pc, #1152]	; 16c28 <pclose@plt+0x4a6c>
   167a4:	b	166cc <pclose@plt+0x4510>
   167a8:	ldr	r8, [pc, #1136]	; 16c20 <pclose@plt+0x4a64>
   167ac:	ldr	r7, [pc, #1136]	; 16c24 <pclose@plt+0x4a68>
   167b0:	sub	r0, r5, #4048	; 0xfd0
   167b4:	ldr	sl, [r8]
   167b8:	mov	r2, #32
   167bc:	sub	r0, r0, #4
   167c0:	ldr	r3, [sl, #16]
   167c4:	sub	r9, r5, #4048	; 0xfd0
   167c8:	ldr	r1, [r3, #24]
   167cc:	cmp	r1, #0
   167d0:	moveq	r1, r7
   167d4:	bl	11ff4 <strncpy@plt>
   167d8:	strb	r6, [r5, #-4021]	; 0xfffff04b
   167dc:	ldr	r3, [sl, #16]
   167e0:	sub	r0, r5, #3072	; 0xc00
   167e4:	mov	r2, #32
   167e8:	ldr	r1, [r3, #28]
   167ec:	sub	r0, r0, #8
   167f0:	cmp	r1, #0
   167f4:	moveq	r1, r7
   167f8:	bl	11ff4 <strncpy@plt>
   167fc:	strb	r6, [r5, #-3049]	; 0xfffff417
   16800:	ldr	r3, [sl, #16]
   16804:	sub	r0, r5, #3040	; 0xbe0
   16808:	mov	r2, #32
   1680c:	ldr	r1, [r3, #20]
   16810:	sub	r0, r0, #8
   16814:	cmp	r1, #0
   16818:	moveq	r1, r7
   1681c:	bl	11ff4 <strncpy@plt>
   16820:	strb	r6, [r5, #-3017]	; 0xfffff437
   16824:	ldr	r2, [sl, #16]
   16828:	ldr	r1, [pc, #1020]	; 16c2c <pclose@plt+0x4a70>
   1682c:	mov	r3, #32
   16830:	ldr	r2, [r2, #28]
   16834:	sub	r0, r5, #3008	; 0xbc0
   16838:	cmp	r2, #0
   1683c:	moveq	r2, r7
   16840:	sub	r0, r0, #8
   16844:	stm	sp, {r1, r2}
   16848:	mov	r1, r3
   1684c:	mov	r2, #1
   16850:	bl	1218c <__snprintf_chk@plt>
   16854:	ldr	sl, [r8]
   16858:	sub	r0, r5, #2976	; 0xba0
   1685c:	mov	r2, #32
   16860:	ldr	r3, [sl, #16]
   16864:	sub	r0, r0, #8
   16868:	ldr	r1, [r3, #80]	; 0x50
   1686c:	cmp	r1, #0
   16870:	moveq	r1, r7
   16874:	bl	11ff4 <strncpy@plt>
   16878:	strb	r6, [r5, #-2953]	; 0xfffff477
   1687c:	ldr	r3, [sl, #16]
   16880:	sub	r0, r5, #4080	; 0xff0
   16884:	mov	r2, #32
   16888:	ldr	r1, [r3, #64]	; 0x40
   1688c:	sub	r0, r0, #4
   16890:	cmp	r1, #0
   16894:	moveq	r1, r7
   16898:	bl	11ff4 <strncpy@plt>
   1689c:	strb	r6, [r5, #-4053]	; 0xfffff02b
   168a0:	ldr	r3, [sl, #16]
   168a4:	sub	r0, r5, #2944	; 0xb80
   168a8:	mov	r2, #32
   168ac:	ldr	r1, [r3, #52]	; 0x34
   168b0:	sub	r0, r0, #8
   168b4:	cmp	r1, #0
   168b8:	moveq	r1, r7
   168bc:	bl	11ff4 <strncpy@plt>
   168c0:	strb	r6, [r5, #-2921]	; 0xfffff497
   168c4:	ldr	r3, [sl, #16]
   168c8:	sub	r0, r5, #2912	; 0xb60
   168cc:	mov	r2, #32
   168d0:	ldr	r1, [r3, #48]	; 0x30
   168d4:	sub	r0, r0, #8
   168d8:	cmp	r1, #0
   168dc:	moveq	r1, r7
   168e0:	bl	11ff4 <strncpy@plt>
   168e4:	strb	r6, [r5, #-2889]	; 0xfffff4b7
   168e8:	ldr	r3, [sl, #16]
   168ec:	sub	r0, r5, #3136	; 0xc40
   168f0:	mov	r2, #32
   168f4:	ldr	r1, [r3, #156]	; 0x9c
   168f8:	sub	r0, r0, #12
   168fc:	cmp	r1, #0
   16900:	moveq	r1, r7
   16904:	bl	11ff4 <strncpy@plt>
   16908:	strb	r6, [r5, #-3117]	; 0xfffff3d3
   1690c:	ldr	r3, [sl, #16]
   16910:	sub	r0, r5, #3104	; 0xc20
   16914:	mov	r2, #32
   16918:	ldr	r1, [r3, #136]	; 0x88
   1691c:	sub	r0, r0, #12
   16920:	cmp	r1, #0
   16924:	moveq	r1, r7
   16928:	bl	11ff4 <strncpy@plt>
   1692c:	strb	r6, [r5, #-3085]	; 0xfffff3f3
   16930:	ldr	r3, [sl, #8]
   16934:	sub	r2, r5, #3104	; 0xc20
   16938:	sub	r6, r5, #3136	; 0xc40
   1693c:	ldrb	fp, [r3, #4]
   16940:	str	r2, [sp, #24]
   16944:	cmp	fp, #0
   16948:	bne	169c8 <pclose@plt+0x480c>
   1694c:	ldr	r3, [sl, #16]
   16950:	mov	r2, #32
   16954:	sub	r0, r5, #3184	; 0xc70
   16958:	ldr	r1, [r3, #608]	; 0x260
   1695c:	cmp	r1, #0
   16960:	moveq	r1, r7
   16964:	bl	11ff4 <strncpy@plt>
   16968:	strb	fp, [r5, #-3153]	; 0xfffff3af
   1696c:	ldr	r3, [sl, #16]
   16970:	sub	r0, r5, #4016	; 0xfb0
   16974:	sub	r0, r0, #4
   16978:	ldr	r1, [r3, #604]	; 0x25c
   1697c:	mov	r2, #32
   16980:	cmp	r1, #0
   16984:	moveq	r1, r7
   16988:	bl	11ff4 <strncpy@plt>
   1698c:	ldrb	r3, [r5, #-3184]	; 0xfffff390
   16990:	strb	fp, [r5, #-3989]	; 0xfffff06b
   16994:	cmp	r3, #0
   16998:	bne	16c08 <pclose@plt+0x4a4c>
   1699c:	mov	r3, #0
   169a0:	strb	r3, [r5, #-3184]	; 0xfffff390
   169a4:	strb	r3, [r5, #-4020]	; 0xfffff04c
   169a8:	ldr	r3, [sl, #8]
   169ac:	ldrb	r3, [r3, #1]
   169b0:	cmp	r3, #0
   169b4:	movne	r3, #1
   169b8:	strne	r3, [r5, #-3724]	; 0xfffff174
   169bc:	ldr	r0, [pc, #620]	; 16c30 <pclose@plt+0x4a74>
   169c0:	bl	12024 <putp@plt>
   169c4:	ldr	sl, [r8]
   169c8:	ldr	r2, [sl, #16]
   169cc:	ldr	r3, [pc, #592]	; 16c24 <pclose@plt+0x4a68>
   169d0:	ldr	sl, [pc, #604]	; 16c34 <pclose@plt+0x4a78>
   169d4:	ldr	r2, [r2, #1188]	; 0x4a4
   169d8:	ldr	r7, [pc, #572]	; 16c1c <pclose@plt+0x4a60>
   169dc:	cmp	r2, #0
   169e0:	moveq	r2, r3
   169e4:	sub	fp, sl, #8
   169e8:	mov	r3, #32
   169ec:	sub	r6, r6, #12
   169f0:	mov	r1, r3
   169f4:	str	r2, [sp, #8]
   169f8:	str	r6, [sp, #4]
   169fc:	mov	r2, #1
   16a00:	mov	r0, fp
   16a04:	str	r7, [sp]
   16a08:	bl	1218c <__snprintf_chk@plt>
   16a0c:	sub	r9, r9, #4
   16a10:	mov	r3, #32
   16a14:	mov	r1, r3
   16a18:	mov	r2, #1
   16a1c:	stm	sp, {r7, fp}
   16a20:	add	r0, sl, #24
   16a24:	str	r9, [sp, #8]
   16a28:	bl	1218c <__snprintf_chk@plt>
   16a2c:	ldr	r3, [r8]
   16a30:	mov	r2, #1
   16a34:	mov	r1, r2
   16a38:	ldr	r3, [r3, #16]
   16a3c:	ldr	r0, [r3, #40]	; 0x28
   16a40:	bl	11d90 <tgoto@plt>
   16a44:	cmp	r0, #0
   16a48:	movne	r2, #1
   16a4c:	ldrne	r3, [pc, #484]	; 16c38 <pclose@plt+0x4a7c>
   16a50:	strne	r2, [r3, #4092]	; 0xffc
   16a54:	mov	r3, #1
   16a58:	str	r3, [r5, #-3084]	; 0xfffff3f4
   16a5c:	b	166a0 <pclose@plt+0x44e4>
   16a60:	ldr	r2, [r3, #16]
   16a64:	ldr	r1, [r4, #220]	; 0xdc
   16a68:	mov	r3, r5
   16a6c:	ldr	r0, [r2, #1436]	; 0x59c
   16a70:	mov	r2, r5
   16a74:	str	r5, [sp, #20]
   16a78:	str	r5, [sp, #16]
   16a7c:	str	r5, [sp, #12]
   16a80:	str	r5, [sp, #8]
   16a84:	str	r5, [sp, #4]
   16a88:	str	r5, [sp]
   16a8c:	bl	120c0 <tparm@plt>
   16a90:	ldr	r1, [sp, #24]
   16a94:	mov	r2, #64	; 0x40
   16a98:	sub	fp, r1, #12
   16a9c:	mov	r1, r0
   16aa0:	add	r0, r4, #392	; 0x188
   16aa4:	bl	11ff4 <strncpy@plt>
   16aa8:	ldr	r3, [r9]
   16aac:	strb	r5, [r4, #455]	; 0x1c7
   16ab0:	ldr	r1, [r4, #224]	; 0xe0
   16ab4:	ldr	r2, [r3, #16]
   16ab8:	mov	r3, r5
   16abc:	ldr	r0, [r2, #1436]	; 0x59c
   16ac0:	mov	r2, r5
   16ac4:	str	r5, [sp, #20]
   16ac8:	str	r5, [sp, #16]
   16acc:	str	r5, [sp, #12]
   16ad0:	str	r5, [sp, #8]
   16ad4:	str	r5, [sp, #4]
   16ad8:	str	r5, [sp]
   16adc:	bl	120c0 <tparm@plt>
   16ae0:	mov	r3, #64	; 0x40
   16ae4:	mov	r1, r3
   16ae8:	str	fp, [sp, #8]
   16aec:	mov	r2, #1
   16af0:	str	r7, [sp]
   16af4:	str	r0, [sp, #4]
   16af8:	mov	r0, sl
   16afc:	bl	1218c <__snprintf_chk@plt>
   16b00:	ldr	r2, [r9]
   16b04:	ldr	r1, [r4, #224]	; 0xe0
   16b08:	mov	r3, r5
   16b0c:	ldr	r0, [r2, #16]
   16b10:	mov	r2, r5
   16b14:	ldr	r0, [r0, #1436]	; 0x59c
   16b18:	str	r5, [sp, #20]
   16b1c:	str	r5, [sp, #16]
   16b20:	str	r5, [sp, #12]
   16b24:	str	r5, [sp, #8]
   16b28:	str	r5, [sp, #4]
   16b2c:	str	r5, [sp]
   16b30:	bl	120c0 <tparm@plt>
   16b34:	mov	r3, #64	; 0x40
   16b38:	mov	r1, r3
   16b3c:	mov	r2, #1
   16b40:	str	r6, [sp, #8]
   16b44:	str	r7, [sp]
   16b48:	str	r0, [sp, #4]
   16b4c:	add	r0, r4, #520	; 0x208
   16b50:	bl	1218c <__snprintf_chk@plt>
   16b54:	ldr	r2, [r9]
   16b58:	ldr	r1, [r4, #228]	; 0xe4
   16b5c:	mov	r3, r5
   16b60:	ldr	r0, [r2, #16]
   16b64:	mov	r2, r5
   16b68:	ldr	r0, [r0, #1436]	; 0x59c
   16b6c:	str	r5, [sp, #20]
   16b70:	str	r5, [sp, #16]
   16b74:	str	r5, [sp, #12]
   16b78:	str	r5, [sp, #8]
   16b7c:	str	r5, [sp, #4]
   16b80:	str	r5, [sp]
   16b84:	bl	120c0 <tparm@plt>
   16b88:	mov	r3, #64	; 0x40
   16b8c:	mov	r1, r3
   16b90:	str	fp, [sp, #8]
   16b94:	mov	r2, #1
   16b98:	str	r7, [sp]
   16b9c:	str	r0, [sp, #4]
   16ba0:	add	r0, r4, #584	; 0x248
   16ba4:	bl	1218c <__snprintf_chk@plt>
   16ba8:	ldr	r2, [r9]
   16bac:	ldr	r1, [r4, #232]	; 0xe8
   16bb0:	mov	r3, r5
   16bb4:	ldr	r0, [r2, #16]
   16bb8:	mov	r2, r5
   16bbc:	ldr	r0, [r0, #1436]	; 0x59c
   16bc0:	str	r5, [sp, #20]
   16bc4:	str	r5, [sp, #16]
   16bc8:	str	r5, [sp, #12]
   16bcc:	str	r5, [sp, #8]
   16bd0:	str	r5, [sp, #4]
   16bd4:	str	r5, [sp]
   16bd8:	bl	120c0 <tparm@plt>
   16bdc:	ldr	r2, [pc, #88]	; 16c3c <pclose@plt+0x4a80>
   16be0:	mov	r3, #64	; 0x40
   16be4:	str	r2, [sp, #4]
   16be8:	str	r7, [sp]
   16bec:	mov	r1, r3
   16bf0:	mov	r2, #1
   16bf4:	str	r0, [sp, #8]
   16bf8:	mov	r0, r8
   16bfc:	bl	1218c <__snprintf_chk@plt>
   16c00:	ldr	fp, [r4, #204]	; 0xcc
   16c04:	b	16770 <pclose@plt+0x45b4>
   16c08:	ldrb	r3, [r5, #-4020]	; 0xfffff04c
   16c0c:	cmp	r3, #0
   16c10:	bne	169bc <pclose@plt+0x4800>
   16c14:	b	1699c <pclose@plt+0x47e0>
   16c18:	andeq	r9, r3, r8, asr #22
   16c1c:	andeq	r3, r2, r0, ror #21
   16c20:	andeq	r7, r3, ip, lsl fp
   16c24:	muleq	r2, r8, r2
   16c28:	strdeq	r8, [r3], -ip
   16c2c:	andeq	r3, r2, r8, asr #1
   16c30:	ldrdeq	r8, [r3], -r8	; <UNPREDICTABLE>
   16c34:	andeq	r9, r3, r8
   16c38:	andeq	r7, r3, r0, asr fp
   16c3c:	andeq	r9, r3, r0
   16c40:	push	{r4, r5, r6, r7, r8, lr}
   16c44:	sub	sp, sp, #65536	; 0x10000
   16c48:	ldr	r8, [pc, #184]	; 16d08 <pclose@plt+0x4b4c>
   16c4c:	sub	sp, sp, #16
   16c50:	add	r2, sp, #65536	; 0x10000
   16c54:	ldr	r3, [r8]
   16c58:	add	r2, r2, #12
   16c5c:	mov	r7, r0
   16c60:	ldr	r4, [pc, #164]	; 16d0c <pclose@plt+0x4b50>
   16c64:	str	r3, [r2]
   16c68:	b	16cac <pclose@plt+0x4af0>
   16c6c:	ldr	r1, [r4, #-3624]	; 0xfffff1d8
   16c70:	ldr	r0, [r4, #-3640]	; 0xfffff1c8
   16c74:	add	r1, r5, r1
   16c78:	bl	14fb4 <pclose@plt+0x2df8>
   16c7c:	ldr	r6, [r4, #-3636]	; 0xfffff1cc
   16c80:	mov	r2, r5
   16c84:	add	r1, sp, #12
   16c88:	mov	r3, r0
   16c8c:	add	r0, r0, r6
   16c90:	str	r3, [r4, #-3640]	; 0xfffff1c8
   16c94:	bl	11d60 <memcpy@plt>
   16c98:	ldr	r3, [r4, #-3624]	; 0xfffff1d8
   16c9c:	add	r6, r5, r6
   16ca0:	add	r5, r3, r5
   16ca4:	str	r6, [r4, #-3636]	; 0xfffff1cc
   16ca8:	str	r5, [r4, #-3624]	; 0xfffff1d8
   16cac:	mov	r3, #65536	; 0x10000
   16cb0:	str	r7, [sp]
   16cb4:	mov	r1, r3
   16cb8:	mov	r2, #1
   16cbc:	add	r0, sp, #12
   16cc0:	bl	12078 <__fread_chk@plt>
   16cc4:	subs	r5, r0, #0
   16cc8:	bne	16c6c <pclose@plt+0x4ab0>
   16ccc:	ldr	r2, [r4, #-3640]	; 0xfffff1c8
   16cd0:	ldr	r3, [r4, #-3636]	; 0xfffff1cc
   16cd4:	mov	r0, r7
   16cd8:	strb	r5, [r2, r3]
   16cdc:	bl	11d3c <ferror@plt>
   16ce0:	add	r3, sp, #65536	; 0x10000
   16ce4:	add	r3, r3, #12
   16ce8:	ldr	r2, [r3]
   16cec:	ldr	r3, [r8]
   16cf0:	cmp	r2, r3
   16cf4:	bne	16d04 <pclose@plt+0x4b48>
   16cf8:	add	sp, sp, #65536	; 0x10000
   16cfc:	add	sp, sp, #16
   16d00:	pop	{r4, r5, r6, r7, r8, pc}
   16d04:	bl	11da8 <__stack_chk_fail@plt>
   16d08:	strdeq	r6, [r3], -r0
   16d0c:	andeq	r9, r3, r8, asr #22
   16d10:	push	{r4, r5, r6, r7, r8, lr}
   16d14:	sub	sp, sp, #528	; 0x210
   16d18:	ldr	r6, [pc, #216]	; 16df8 <pclose@plt+0x4c3c>
   16d1c:	mov	r3, #512	; 0x200
   16d20:	strd	r0, [sp]
   16d24:	ldr	ip, [r6]
   16d28:	mov	r1, r3
   16d2c:	mov	r2, #1
   16d30:	add	r0, sp, #12
   16d34:	str	ip, [sp, #524]	; 0x20c
   16d38:	bl	1218c <__snprintf_chk@plt>
   16d3c:	ldr	r1, [pc, #184]	; 16dfc <pclose@plt+0x4c40>
   16d40:	add	r0, sp, #12
   16d44:	bl	120b4 <popen@plt>
   16d48:	ldr	r4, [pc, #176]	; 16e00 <pclose@plt+0x4c44>
   16d4c:	mov	r3, #2048	; 0x800
   16d50:	mov	r2, #0
   16d54:	str	r2, [r4, #-3636]	; 0xfffff1cc
   16d58:	str	r3, [r4, #-3624]	; 0xfffff1d8
   16d5c:	mov	r5, r0
   16d60:	mov	r0, r3
   16d64:	bl	156d4 <pclose@plt+0x3518>
   16d68:	cmp	r5, #0
   16d6c:	str	r0, [r4, #-3640]	; 0xfffff1c8
   16d70:	beq	16db0 <pclose@plt+0x4bf4>
   16d74:	mov	r0, r5
   16d78:	bl	16c40 <pclose@plt+0x4a84>
   16d7c:	mov	r7, r0
   16d80:	mov	r0, r5
   16d84:	bl	121bc <pclose@plt>
   16d88:	cmp	r7, #0
   16d8c:	ldrne	r7, [r4, #-3640]	; 0xfffff1c8
   16d90:	bne	16db4 <pclose@plt+0x4bf8>
   16d94:	bl	15704 <pclose@plt+0x3548>
   16d98:	ldr	r2, [sp, #524]	; 0x20c
   16d9c:	ldr	r3, [r6]
   16da0:	cmp	r2, r3
   16da4:	bne	16df4 <pclose@plt+0x4c38>
   16da8:	add	sp, sp, #528	; 0x210
   16dac:	pop	{r4, r5, r6, r7, r8, pc}
   16db0:	mov	r7, r0
   16db4:	ldr	r3, [pc, #72]	; 16e04 <pclose@plt+0x4c48>
   16db8:	ldr	r5, [r4, #-3624]	; 0xfffff1d8
   16dbc:	ldr	r8, [r3, #392]	; 0x188
   16dc0:	bl	11fac <__errno_location@plt>
   16dc4:	ldr	r0, [r0]
   16dc8:	bl	11eec <strerror@plt>
   16dcc:	mov	r1, r0
   16dd0:	mov	r0, r8
   16dd4:	bl	137f4 <pclose@plt+0x1638>
   16dd8:	mov	r1, r5
   16ddc:	ldr	r2, [pc, #36]	; 16e08 <pclose@plt+0x4c4c>
   16de0:	mov	r3, r0
   16de4:	mov	r0, r7
   16de8:	bl	11fc4 <snprintf@plt>
   16dec:	str	r0, [r4, #-3636]	; 0xfffff1cc
   16df0:	b	16d94 <pclose@plt+0x4bd8>
   16df4:	bl	11da8 <__stack_chk_fail@plt>
   16df8:	strdeq	r6, [r3], -r0
   16dfc:	andeq	r3, r2, ip, asr #1
   16e00:	andeq	r9, r3, r8, asr #22
   16e04:	andeq	lr, r5, r0, asr #28
   16e08:	andeq	r3, r2, r4, lsl fp
   16e0c:	push	{r4, r5, r6, lr}
   16e10:	sub	sp, sp, #8
   16e14:	ldr	r4, [pc, #120]	; 16e94 <pclose@plt+0x4cd8>
   16e18:	mov	r5, r1
   16e1c:	mov	r2, #0
   16e20:	ldr	r3, [r4]
   16e24:	mov	r1, sp
   16e28:	str	r3, [sp, #4]
   16e2c:	mov	r6, r0
   16e30:	bl	11cac <strtol@plt>
   16e34:	ldr	r3, [sp]
   16e38:	cmp	r6, r3
   16e3c:	vmov	s15, r0
   16e40:	vcvt.f32.s32	s15, s15
   16e44:	vstr	s15, [r5]
   16e48:	beq	16e70 <pclose@plt+0x4cb4>
   16e4c:	ldrb	r3, [r3]
   16e50:	cmp	r3, #0
   16e54:	bne	16e70 <pclose@plt+0x4cb4>
   16e58:	vldr	s14, [pc, #48]	; 16e90 <pclose@plt+0x4cd4>
   16e5c:	vcmpe.f32	s15, s14
   16e60:	vmrs	APSR_nzcv, fpscr
   16e64:	movmi	r0, #1
   16e68:	movpl	r0, #0
   16e6c:	b	16e74 <pclose@plt+0x4cb8>
   16e70:	mov	r0, #0
   16e74:	ldr	r2, [sp, #4]
   16e78:	ldr	r3, [r4]
   16e7c:	cmp	r2, r3
   16e80:	bne	16e8c <pclose@plt+0x4cd0>
   16e84:	add	sp, sp, #8
   16e88:	pop	{r4, r5, r6, pc}
   16e8c:	bl	11da8 <__stack_chk_fail@plt>
   16e90:	svcmi	0x00000000
   16e94:	strdeq	r6, [r3], -r0
   16e98:	push	{r4, r5, lr}
   16e9c:	sub	sp, sp, #148	; 0x94
   16ea0:	ldr	r4, [pc, #164]	; 16f4c <pclose@plt+0x4d90>
   16ea4:	add	r3, sp, #8
   16ea8:	add	r1, sp, #136	; 0x88
   16eac:	ldr	r0, [r4]
   16eb0:	mov	r2, #0
   16eb4:	str	r0, [sp, #140]	; 0x8c
   16eb8:	str	r2, [r3, #4]!
   16ebc:	cmp	r1, r3
   16ec0:	bne	16eb8 <pclose@plt+0x4cfc>
   16ec4:	ldr	r0, [sp, #12]
   16ec8:	add	r1, sp, #144	; 0x90
   16ecc:	ldr	r5, [pc, #124]	; 16f50 <pclose@plt+0x4d94>
   16ed0:	orr	r0, r0, #1
   16ed4:	mov	r3, #0
   16ed8:	str	r2, [sp]
   16edc:	str	r0, [r1, #-132]!	; 0xffffff7c
   16ee0:	mov	r2, r3
   16ee4:	str	r5, [sp, #4]
   16ee8:	mov	r0, #1
   16eec:	bl	11f64 <pselect@plt>
   16ef0:	cmp	r0, #0
   16ef4:	blt	16f3c <pclose@plt+0x4d80>
   16ef8:	beq	16f3c <pclose@plt+0x4d80>
   16efc:	add	r1, r5, #128	; 0x80
   16f00:	mov	r2, #127	; 0x7f
   16f04:	mov	r0, #0
   16f08:	bl	11cc4 <read@plt>
   16f0c:	subs	r5, r0, #0
   16f10:	beq	16f48 <pclose@plt+0x4d8c>
   16f14:	mov	r1, #0
   16f18:	mov	r0, r1
   16f1c:	bl	11cd0 <tcflush@plt>
   16f20:	ldr	r2, [sp, #140]	; 0x8c
   16f24:	ldr	r3, [r4]
   16f28:	mov	r0, r5
   16f2c:	cmp	r2, r3
   16f30:	bne	16f44 <pclose@plt+0x4d88>
   16f34:	add	sp, sp, #148	; 0x94
   16f38:	pop	{r4, r5, pc}
   16f3c:	mvn	r5, #0
   16f40:	b	16f14 <pclose@plt+0x4d58>
   16f44:	bl	11da8 <__stack_chk_fail@plt>
   16f48:	bl	14f00 <pclose@plt+0x2d44>
   16f4c:	strdeq	r6, [r3], -r0
   16f50:	andeq	r9, r3, r0, asr #32
   16f54:	push	{r4, r5, r6, r7, r8, lr}
   16f58:	subs	r6, r0, #0
   16f5c:	bne	17108 <pclose@plt+0x4f4c>
   16f60:	ldr	r8, [pc, #756]	; 1725c <pclose@plt+0x50a0>
   16f64:	ldr	r4, [pc, #756]	; 17260 <pclose@plt+0x50a4>
   16f68:	ldr	r5, [pc, #756]	; 17264 <pclose@plt+0x50a8>
   16f6c:	ldr	r3, [r8]
   16f70:	ldr	r0, [pc, #752]	; 17268 <pclose@plt+0x50ac>
   16f74:	ldr	r7, [pc, #752]	; 1726c <pclose@plt+0x50b0>
   16f78:	ldr	r3, [r3, #16]
   16f7c:	ldr	r2, [r3, #348]	; 0x15c
   16f80:	ldr	ip, [r3, #244]	; 0xf4
   16f84:	cmp	r2, #0
   16f88:	moveq	r2, r4
   16f8c:	cmp	ip, #0
   16f90:	moveq	ip, r4
   16f94:	str	ip, [r5, #656]	; 0x290
   16f98:	ldr	ip, [r3, #316]	; 0x13c
   16f9c:	mov	r1, r2
   16fa0:	str	r2, [r5, #648]	; 0x288
   16fa4:	ldr	r2, [r3, #332]	; 0x14c
   16fa8:	cmp	ip, #0
   16fac:	moveq	ip, r4
   16fb0:	cmp	r2, #0
   16fb4:	moveq	r2, r4
   16fb8:	str	ip, [r5, #664]	; 0x298
   16fbc:	ldr	ip, [r3, #328]	; 0x148
   16fc0:	str	r2, [r5, #672]	; 0x2a0
   16fc4:	ldr	r2, [r3, #324]	; 0x144
   16fc8:	cmp	ip, #0
   16fcc:	moveq	ip, r4
   16fd0:	cmp	r2, #0
   16fd4:	moveq	r2, r4
   16fd8:	str	ip, [r5, #680]	; 0x2a8
   16fdc:	ldr	ip, [r3, #304]	; 0x130
   16fe0:	str	r2, [r5, #688]	; 0x2b0
   16fe4:	ldr	r2, [r3, #656]	; 0x290
   16fe8:	cmp	ip, #0
   16fec:	moveq	ip, r4
   16ff0:	cmp	r2, #0
   16ff4:	moveq	r2, r4
   16ff8:	str	ip, [r5, #696]	; 0x2b8
   16ffc:	ldr	ip, [r3, #220]	; 0xdc
   17000:	str	r2, [r5, #704]	; 0x2c0
   17004:	ldr	r2, [r3, #308]	; 0x134
   17008:	cmp	ip, #0
   1700c:	ldr	r3, [r3, #236]	; 0xec
   17010:	moveq	ip, r4
   17014:	cmp	r2, #0
   17018:	moveq	r2, r4
   1701c:	cmp	r3, #0
   17020:	moveq	r3, r4
   17024:	str	ip, [r5, #712]	; 0x2c8
   17028:	str	r3, [r5, #728]	; 0x2d8
   1702c:	str	r2, [r5, #720]	; 0x2d0
   17030:	bl	137f4 <pclose@plt+0x1638>
   17034:	mov	r2, #32
   17038:	mov	r1, r0
   1703c:	sub	r0, r7, #2560	; 0xa00
   17040:	sub	r0, r0, #8
   17044:	bl	11ff4 <strncpy@plt>
   17048:	ldr	r3, [r8]
   1704c:	strb	r6, [r7, #-2537]	; 0xfffff617
   17050:	ldr	r0, [pc, #528]	; 17268 <pclose@plt+0x50ac>
   17054:	ldr	r3, [r3, #16]
   17058:	ldr	r1, [r3, #244]	; 0xf4
   1705c:	cmp	r1, #0
   17060:	moveq	r1, r4
   17064:	bl	137f4 <pclose@plt+0x1638>
   17068:	mov	r2, #32
   1706c:	mov	r1, r0
   17070:	sub	r0, r7, #2528	; 0x9e0
   17074:	sub	r0, r0, #8
   17078:	bl	11ff4 <strncpy@plt>
   1707c:	ldr	r3, [r8]
   17080:	strb	r6, [r7, #-2505]	; 0xfffff637
   17084:	ldr	r0, [pc, #476]	; 17268 <pclose@plt+0x50ac>
   17088:	ldr	r3, [r3, #16]
   1708c:	ldr	r1, [r3, #316]	; 0x13c
   17090:	cmp	r1, #0
   17094:	moveq	r1, r4
   17098:	bl	137f4 <pclose@plt+0x1638>
   1709c:	mov	r2, #32
   170a0:	mov	r1, r0
   170a4:	sub	r0, r7, #2496	; 0x9c0
   170a8:	sub	r0, r0, #8
   170ac:	bl	11ff4 <strncpy@plt>
   170b0:	ldr	r3, [r8]
   170b4:	strb	r6, [r7, #-2473]	; 0xfffff657
   170b8:	ldr	r0, [pc, #424]	; 17268 <pclose@plt+0x50ac>
   170bc:	ldr	r3, [r3, #16]
   170c0:	ldr	r1, [r3, #332]	; 0x14c
   170c4:	cmp	r1, #0
   170c8:	moveq	r1, r4
   170cc:	bl	137f4 <pclose@plt+0x1638>
   170d0:	mov	r2, #32
   170d4:	mov	r1, r0
   170d8:	sub	r0, r7, #2464	; 0x9a0
   170dc:	sub	r0, r0, #8
   170e0:	bl	11ff4 <strncpy@plt>
   170e4:	ldr	r3, [r8]
   170e8:	strb	r6, [r7, #-2441]	; 0xfffff677
   170ec:	ldr	r3, [r3, #16]
   170f0:	ldr	r0, [r3, #356]	; 0x164
   170f4:	cmp	r0, #0
   170f8:	moveq	r0, r4
   170fc:	bl	12024 <putp@plt>
   17100:	mov	r0, r6
   17104:	pop	{r4, r5, r6, r7, r8, pc}
   17108:	cmp	r6, #1
   1710c:	beq	1713c <pclose@plt+0x4f80>
   17110:	ldr	r5, [pc, #340]	; 1726c <pclose@plt+0x50b0>
   17114:	ldr	r3, [r5, #-2440]	; 0xfffff678
   17118:	ldr	r2, [r5, #-2436]	; 0xfffff67c
   1711c:	cmp	r3, r2
   17120:	bge	171f4 <pclose@plt+0x5038>
   17124:	add	r2, r5, r3
   17128:	add	r3, r3, #1
   1712c:	ldrb	r6, [r2, #-2696]	; 0xfffff578
   17130:	str	r3, [r5, #-2440]	; 0xfffff678
   17134:	mov	r0, r6
   17138:	pop	{r4, r5, r6, r7, r8, pc}
   1713c:	ldr	r4, [pc, #300]	; 17270 <pclose@plt+0x50b4>
   17140:	mov	r2, #128	; 0x80
   17144:	mov	r1, #0
   17148:	sub	r0, r4, #8
   1714c:	bl	11fe8 <memset@plt>
   17150:	bl	16e98 <pclose@plt+0x4cdc>
   17154:	cmp	r0, #0
   17158:	ble	171ec <pclose@plt+0x5030>
   1715c:	sub	r4, r4, #8
   17160:	mov	r0, r4
   17164:	mov	r1, #27
   17168:	bl	120d8 <strrchr@plt>
   1716c:	subs	r6, r0, #0
   17170:	moveq	r6, r4
   17174:	beq	1718c <pclose@plt+0x4fd0>
   17178:	cmp	r6, r4
   1717c:	bls	1718c <pclose@plt+0x4fd0>
   17180:	ldrb	r3, [r6, #-1]
   17184:	cmp	r3, #27
   17188:	subeq	r6, r6, #1
   1718c:	ldr	r5, [pc, #208]	; 17264 <pclose@plt+0x50a8>
   17190:	mov	r4, #0
   17194:	add	r7, r5, #640	; 0x280
   17198:	b	171a4 <pclose@plt+0x4fe8>
   1719c:	cmp	r4, #28
   171a0:	beq	171d0 <pclose@plt+0x5014>
   171a4:	ldr	r0, [r7, r4, lsl #3]
   171a8:	mov	r1, r6
   171ac:	bl	11ca0 <strcmp@plt>
   171b0:	lsl	r3, r4, #3
   171b4:	add	r4, r4, #1
   171b8:	cmp	r0, #0
   171bc:	bne	1719c <pclose@plt+0x4fe0>
   171c0:	add	r5, r5, r3
   171c4:	ldr	r6, [r5, #644]	; 0x284
   171c8:	mov	r0, r6
   171cc:	pop	{r4, r5, r6, r7, r8, pc}
   171d0:	ldr	r3, [pc, #148]	; 1726c <pclose@plt+0x50b0>
   171d4:	ldrb	r6, [r3, #-2696]	; 0xfffff578
   171d8:	cmp	r6, #27
   171dc:	bne	17100 <pclose@plt+0x4f44>
   171e0:	ldrb	r3, [r3, #-2695]	; 0xfffff579
   171e4:	cmp	r3, #0
   171e8:	beq	17100 <pclose@plt+0x4f44>
   171ec:	mov	r6, #0
   171f0:	b	17100 <pclose@plt+0x4f44>
   171f4:	sub	r7, r5, #2688	; 0xa80
   171f8:	mov	r3, #0
   171fc:	sub	r7, r7, #8
   17200:	mov	r1, r3
   17204:	mov	r2, #128	; 0x80
   17208:	mov	r0, r7
   1720c:	str	r3, [r5, #-2436]	; 0xfffff67c
   17210:	str	r3, [r5, #-2440]	; 0xfffff678
   17214:	bl	11fe8 <memset@plt>
   17218:	bl	16e98 <pclose@plt+0x4cdc>
   1721c:	sub	r4, r5, #2688	; 0xa80
   17220:	cmp	r0, #0
   17224:	ble	171ec <pclose@plt+0x5030>
   17228:	bl	11f40 <__ctype_b_loc@plt>
   1722c:	ldrb	r6, [r5, #-2696]	; 0xfffff578
   17230:	lsl	r3, r6, #1
   17234:	ldr	r2, [r0]
   17238:	ldrh	r3, [r2, r3]
   1723c:	tst	r3, #16384	; 0x4000
   17240:	beq	1715c <pclose@plt+0x4fa0>
   17244:	mov	r0, r7
   17248:	bl	11f7c <strlen@plt>
   1724c:	mov	r3, #1
   17250:	str	r3, [r5, #-2440]	; 0xfffff678
   17254:	str	r0, [r5, #-2436]	; 0xfffff67c
   17258:	b	17100 <pclose@plt+0x4f44>
   1725c:	andeq	r7, r3, ip, lsl fp
   17260:	muleq	r2, r8, r2
   17264:	andeq	r7, r3, r8
   17268:	ldrdeq	r3, [r2], -r0
   1726c:	andeq	r9, r3, r8, asr #22
   17270:	andeq	r9, r3, r8, asr #1
   17274:	push	{r4, r5, r6, r7, r8, lr}
   17278:	sub	sp, sp, #528	; 0x210
   1727c:	ldr	r6, [pc, #216]	; 1735c <pclose@plt+0x51a0>
   17280:	mov	r3, #512	; 0x200
   17284:	strd	r0, [sp]
   17288:	ldr	ip, [r6]
   1728c:	mov	r1, r3
   17290:	mov	r2, #1
   17294:	add	r0, sp, #12
   17298:	str	ip, [sp, #524]	; 0x20c
   1729c:	bl	1218c <__snprintf_chk@plt>
   172a0:	ldr	r1, [pc, #184]	; 17360 <pclose@plt+0x51a4>
   172a4:	add	r0, sp, #12
   172a8:	bl	12120 <fopen64@plt>
   172ac:	ldr	r4, [pc, #176]	; 17364 <pclose@plt+0x51a8>
   172b0:	mov	r3, #2048	; 0x800
   172b4:	mov	r2, #0
   172b8:	str	r2, [r4, #-3636]	; 0xfffff1cc
   172bc:	str	r3, [r4, #-3624]	; 0xfffff1d8
   172c0:	mov	r5, r0
   172c4:	mov	r0, r3
   172c8:	bl	156d4 <pclose@plt+0x3518>
   172cc:	cmp	r5, #0
   172d0:	str	r0, [r4, #-3640]	; 0xfffff1c8
   172d4:	beq	17314 <pclose@plt+0x5158>
   172d8:	mov	r0, r5
   172dc:	bl	16c40 <pclose@plt+0x4a84>
   172e0:	mov	r7, r0
   172e4:	mov	r0, r5
   172e8:	bl	12060 <fclose@plt>
   172ec:	cmp	r7, #0
   172f0:	ldrne	r7, [r4, #-3640]	; 0xfffff1c8
   172f4:	bne	17318 <pclose@plt+0x515c>
   172f8:	bl	15704 <pclose@plt+0x3548>
   172fc:	ldr	r2, [sp, #524]	; 0x20c
   17300:	ldr	r3, [r6]
   17304:	cmp	r2, r3
   17308:	bne	17358 <pclose@plt+0x519c>
   1730c:	add	sp, sp, #528	; 0x210
   17310:	pop	{r4, r5, r6, r7, r8, pc}
   17314:	mov	r7, r0
   17318:	ldr	r3, [pc, #72]	; 17368 <pclose@plt+0x51ac>
   1731c:	ldr	r5, [r4, #-3624]	; 0xfffff1d8
   17320:	ldr	r8, [r3, #392]	; 0x188
   17324:	bl	11fac <__errno_location@plt>
   17328:	ldr	r0, [r0]
   1732c:	bl	11eec <strerror@plt>
   17330:	mov	r1, r0
   17334:	mov	r0, r8
   17338:	bl	137f4 <pclose@plt+0x1638>
   1733c:	mov	r1, r5
   17340:	ldr	r2, [pc, #36]	; 1736c <pclose@plt+0x51b0>
   17344:	mov	r3, r0
   17348:	mov	r0, r7
   1734c:	bl	11fc4 <snprintf@plt>
   17350:	str	r0, [r4, #-3636]	; 0xfffff1cc
   17354:	b	172f8 <pclose@plt+0x513c>
   17358:	bl	11da8 <__stack_chk_fail@plt>
   1735c:	strdeq	r6, [r3], -r0
   17360:	andeq	r3, r2, ip, asr #1
   17364:	andeq	r9, r3, r8, asr #22
   17368:	andeq	lr, r5, r0, asr #28
   1736c:	andeq	r3, r2, r4, lsl fp
   17370:	push	{r4, r5, r6, r7, r8, r9, lr}
   17374:	sub	sp, sp, #12
   17378:	ldr	r6, [pc, #140]	; 1740c <pclose@plt+0x5250>
   1737c:	ldrb	r3, [r0]
   17380:	ldr	r2, [r6]
   17384:	cmp	r3, #0
   17388:	str	r2, [sp, #4]
   1738c:	moveq	r0, r3
   17390:	beq	173f0 <pclose@plt+0x5234>
   17394:	ldr	r7, [pc, #116]	; 17410 <pclose@plt+0x5254>
   17398:	mov	r4, r0
   1739c:	mov	r8, r0
   173a0:	mov	r5, #0
   173a4:	add	r3, r7, r3
   173a8:	ldrb	r2, [r3, #120]	; 0x78
   173ac:	cmp	r2, #1
   173b0:	mov	r9, r2
   173b4:	ble	173d8 <pclose@plt+0x521c>
   173b8:	mov	r1, r4
   173bc:	mov	r0, sp
   173c0:	bl	121a4 <mbtowc@plt>
   173c4:	ldr	r0, [sp]
   173c8:	bl	11cf4 <wcwidth@plt>
   173cc:	cmp	r0, #1
   173d0:	movge	r2, r0
   173d4:	movlt	r2, #1
   173d8:	ldrb	r3, [r4, r9]!
   173dc:	add	r5, r5, r2
   173e0:	cmp	r3, #0
   173e4:	bne	173a4 <pclose@plt+0x51e8>
   173e8:	sub	r0, r4, r8
   173ec:	sub	r0, r0, r5
   173f0:	ldr	r2, [sp, #4]
   173f4:	ldr	r3, [r6]
   173f8:	cmp	r2, r3
   173fc:	bne	17408 <pclose@plt+0x524c>
   17400:	add	sp, sp, #12
   17404:	pop	{r4, r5, r6, r7, r8, r9, pc}
   17408:	bl	11da8 <__stack_chk_fail@plt>
   1740c:	strdeq	r6, [r3], -r0
   17410:	andeq	r2, r2, ip, lsl #25
   17414:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   17418:	sub	sp, sp, #8
   1741c:	ldr	r8, [pc, #164]	; 174c8 <pclose@plt+0x530c>
   17420:	subs	r7, r1, #0
   17424:	movle	r0, #0
   17428:	ldr	r3, [r8]
   1742c:	str	r3, [sp, #4]
   17430:	ble	174a4 <pclose@plt+0x52e8>
   17434:	ldrb	r3, [r0]
   17438:	mov	r5, r0
   1743c:	cmp	r3, #0
   17440:	beq	174bc <pclose@plt+0x5300>
   17444:	ldr	sl, [pc, #128]	; 174cc <pclose@plt+0x5310>
   17448:	mov	r9, r0
   1744c:	mov	r6, #0
   17450:	b	17460 <pclose@plt+0x52a4>
   17454:	ldrb	r3, [r5, r4]!
   17458:	cmp	r3, #0
   1745c:	beq	174a0 <pclose@plt+0x52e4>
   17460:	add	r3, sl, r3
   17464:	ldrb	r4, [r3, #120]	; 0x78
   17468:	cmp	r4, #1
   1746c:	mov	r0, r4
   17470:	ble	17494 <pclose@plt+0x52d8>
   17474:	mov	r2, r4
   17478:	mov	r1, r5
   1747c:	mov	r0, sp
   17480:	bl	121a4 <mbtowc@plt>
   17484:	ldr	r0, [sp]
   17488:	bl	11cf4 <wcwidth@plt>
   1748c:	cmp	r0, #1
   17490:	movlt	r0, #1
   17494:	add	r6, r6, r0
   17498:	cmp	r7, r6
   1749c:	bge	17454 <pclose@plt+0x5298>
   174a0:	sub	r0, r5, r9
   174a4:	ldr	r2, [sp, #4]
   174a8:	ldr	r3, [r8]
   174ac:	cmp	r2, r3
   174b0:	bne	174c4 <pclose@plt+0x5308>
   174b4:	add	sp, sp, #8
   174b8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   174bc:	mov	r0, r3
   174c0:	b	174a4 <pclose@plt+0x52e8>
   174c4:	bl	11da8 <__stack_chk_fail@plt>
   174c8:	strdeq	r6, [r3], -r0
   174cc:	andeq	r2, r2, ip, lsl #25
   174d0:	push	{r4, r5, r6, r7, r8, lr}
   174d4:	sub	sp, sp, #544	; 0x220
   174d8:	ldr	r6, [pc, #164]	; 17584 <pclose@plt+0x53c8>
   174dc:	mov	r7, r2
   174e0:	mov	r4, r1
   174e4:	ldr	r3, [r6]
   174e8:	mov	r8, r0
   174ec:	str	r3, [sp, #540]	; 0x21c
   174f0:	bl	17414 <pclose@plt+0x5258>
   174f4:	ldr	r2, [pc, #140]	; 17588 <pclose@plt+0x53cc>
   174f8:	mov	r3, #512	; 0x200
   174fc:	add	r5, sp, #28
   17500:	mov	r1, r3
   17504:	str	r2, [sp]
   17508:	str	r8, [sp, #8]
   1750c:	mov	r2, #1
   17510:	str	r0, [sp, #4]
   17514:	mov	r0, r5
   17518:	bl	1218c <__snprintf_chk@plt>
   1751c:	mov	r0, r5
   17520:	bl	17370 <pclose@plt+0x51b4>
   17524:	ldr	r3, [pc, #96]	; 1758c <pclose@plt+0x53d0>
   17528:	cmp	r7, #0
   1752c:	ldr	r1, [pc, #92]	; 17590 <pclose@plt+0x53d4>
   17530:	add	r2, r3, #8
   17534:	movne	r2, r3
   17538:	mov	r3, #512	; 0x200
   1753c:	str	r2, [sp]
   17540:	str	r1, [sp, #16]
   17544:	mov	r2, #1
   17548:	mov	r1, r3
   1754c:	str	r5, [sp, #12]
   17550:	add	r0, r4, r0
   17554:	str	r0, [sp, #8]
   17558:	str	r0, [sp, #4]
   1755c:	ldr	r0, [pc, #48]	; 17594 <pclose@plt+0x53d8>
   17560:	bl	1218c <__snprintf_chk@plt>
   17564:	ldr	r2, [sp, #540]	; 0x21c
   17568:	ldr	r3, [r6]
   1756c:	cmp	r2, r3
   17570:	bne	17580 <pclose@plt+0x53c4>
   17574:	ldr	r0, [pc, #24]	; 17594 <pclose@plt+0x53d8>
   17578:	add	sp, sp, #544	; 0x220
   1757c:	pop	{r4, r5, r6, r7, r8, pc}
   17580:	bl	11da8 <__stack_chk_fail@plt>
   17584:	strdeq	r6, [r3], -r0
   17588:	ldrdeq	r3, [r2], -r4
   1758c:	andeq	r7, r3, r8, ror #6
   17590:	andeq	r3, r2, r4, lsr #4
   17594:	andeq	r9, r3, r8, asr #3
   17598:	ldr	r3, [pc, #1912]	; 17d18 <pclose@plt+0x5b5c>
   1759c:	ldr	r2, [pc, #1912]	; 17d1c <pclose@plt+0x5b60>
   175a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   175a4:	sub	sp, sp, #308	; 0x134
   175a8:	ldr	r3, [r3]
   175ac:	ldr	r4, [r2, #4]
   175b0:	str	r3, [sp, #300]	; 0x12c
   175b4:	ldr	r8, [pc, #1892]	; 17d20 <pclose@plt+0x5b64>
   175b8:	bl	14fdc <pclose@plt+0x2e20>
   175bc:	ldr	fp, [pc, #1888]	; 17d24 <pclose@plt+0x5b68>
   175c0:	b	175e4 <pclose@plt+0x5428>
   175c4:	ldr	r3, [r4, #204]	; 0xcc
   175c8:	tst	r3, #16
   175cc:	bne	175f0 <pclose@plt+0x5434>
   175d0:	ldr	r3, [pc, #1860]	; 17d1c <pclose@plt+0x5b60>
   175d4:	ldr	r4, [r4, #1388]	; 0x56c
   175d8:	ldr	r5, [r3, #4]
   175dc:	cmp	r5, r4
   175e0:	beq	178dc <pclose@plt+0x5720>
   175e4:	ldr	r6, [r8, #24]
   175e8:	cmp	r6, #0
   175ec:	bne	175c4 <pclose@plt+0x5408>
   175f0:	mov	r3, #0
   175f4:	add	r0, r4, #296	; 0x128
   175f8:	mov	r1, r3
   175fc:	add	r0, r0, #1
   17600:	add	r2, r4, #239	; 0xef
   17604:	mov	r5, #59	; 0x3b
   17608:	mov	lr, #60	; 0x3c
   1760c:	str	r3, [r4, #388]	; 0x184
   17610:	str	r3, [r4, #352]	; 0x160
   17614:	b	17620 <pclose@plt+0x5464>
   17618:	cmp	r0, r2
   1761c:	beq	17668 <pclose@plt+0x54ac>
   17620:	ldrb	r3, [r2, #1]!
   17624:	tst	r3, #128	; 0x80
   17628:	beq	17618 <pclose@plt+0x545c>
   1762c:	ldr	ip, [r4, #204]	; 0xcc
   17630:	and	r3, r3, #127	; 0x7f
   17634:	sub	r3, r3, #37	; 0x25
   17638:	tst	ip, #512	; 0x200
   1763c:	uxtb	r3, r3
   17640:	add	ip, r1, #1
   17644:	beq	17654 <pclose@plt+0x5498>
   17648:	ldr	r7, [r4, #200]	; 0xc8
   1764c:	cmp	r3, r7
   17650:	beq	17b04 <pclose@plt+0x5948>
   17654:	cmp	r0, r2
   17658:	str	ip, [r4, #352]	; 0x160
   1765c:	strb	r3, [r4, r1]
   17660:	mov	r1, ip
   17664:	bne	17620 <pclose@plt+0x5464>
   17668:	cmp	r1, #0
   1766c:	moveq	r3, #1
   17670:	add	sl, r4, #812	; 0x32c
   17674:	streq	r3, [r4, #352]	; 0x160
   17678:	strbeq	r1, [r4]
   1767c:	mov	r3, #0
   17680:	cmp	r6, #0
   17684:	add	sl, sl, #2
   17688:	str	r3, [r4, #372]	; 0x174
   1768c:	strb	r3, [r4, #814]	; 0x32e
   17690:	moveq	r5, sl
   17694:	bne	17b8c <pclose@plt+0x59d0>
   17698:	ldr	r2, [r4, #356]	; 0x164
   1769c:	ldr	r1, [r4, #352]	; 0x160
   176a0:	ldr	r3, [fp, #-3728]	; 0xfffff170
   176a4:	cmp	r1, r2
   176a8:	ble	17cc8 <pclose@plt+0x5b0c>
   176ac:	mov	r1, #0
   176b0:	mvn	r9, #98	; 0x62
   176b4:	str	r1, [sp, #24]
   176b8:	mov	r1, r3
   176bc:	sub	r9, r9, r4
   176c0:	mov	r3, r2
   176c4:	add	r6, r4, #99	; 0x63
   176c8:	mov	r2, r1
   176cc:	ldrb	r3, [r4, r3]
   176d0:	add	r7, r9, r6
   176d4:	cmp	r3, #57	; 0x39
   176d8:	strb	r3, [r6, #1]!
   176dc:	bhi	17758 <pclose@plt+0x559c>
   176e0:	add	r0, r3, r3, lsl #2
   176e4:	ldr	r1, [pc, #1596]	; 17d28 <pclose@plt+0x5b6c>
   176e8:	add	r0, r8, r0, lsl #2
   176ec:	ldr	ip, [r0, #884]	; 0x374
   176f0:	ldr	r3, [r1, r3, lsl #2]
   176f4:	cmn	ip, #1
   176f8:	sub	r1, r5, sl
   176fc:	beq	17b20 <pclose@plt+0x5964>
   17700:	add	ip, ip, #1
   17704:	add	r1, ip, r1
   17708:	cmp	r1, r2
   1770c:	bgt	17770 <pclose@plt+0x55b4>
   17710:	mov	r2, ip
   17714:	mov	r1, ip
   17718:	ldr	r0, [pc, #1548]	; 17d2c <pclose@plt+0x5b70>
   1771c:	bl	137f4 <pclose@plt+0x1638>
   17720:	ldrb	r3, [r5]
   17724:	cmp	r3, #0
   17728:	beq	17738 <pclose@plt+0x557c>
   1772c:	ldrb	r3, [r5, #1]!
   17730:	cmp	r3, #0
   17734:	bne	1772c <pclose@plt+0x5570>
   17738:	mov	r2, r5
   1773c:	ldrb	r3, [r0], #1
   17740:	mov	r5, r2
   17744:	add	r2, r2, #1
   17748:	cmp	r3, #0
   1774c:	strb	r3, [r2, #-1]
   17750:	bne	1773c <pclose@plt+0x5580>
   17754:	ldr	r2, [fp, #-3728]	; 0xfffff170
   17758:	ldr	r3, [r4, #356]	; 0x164
   1775c:	add	r7, r9, r6
   17760:	ldr	r1, [r4, #352]	; 0x160
   17764:	add	r3, r7, r3
   17768:	cmp	r3, r1
   1776c:	blt	176cc <pclose@plt+0x5510>
   17770:	ldr	r1, [r4, #372]	; 0x174
   17774:	mov	r3, r2
   17778:	cmp	r7, #0
   1777c:	beq	17794 <pclose@plt+0x55d8>
   17780:	sub	r2, r7, #1
   17784:	add	r0, r4, r2
   17788:	ldrb	r0, [r0, #100]	; 0x64
   1778c:	cmp	r0, #59	; 0x3b
   17790:	moveq	r7, r2
   17794:	str	r7, [r4, #348]	; 0x15c
   17798:	mov	r0, sl
   1779c:	str	r1, [sp, #32]
   177a0:	str	r3, [sp, #28]
   177a4:	bl	11f7c <strlen@plt>
   177a8:	ldr	r3, [sp, #24]
   177ac:	ldr	r1, [sp, #32]
   177b0:	cmp	r3, #0
   177b4:	ldr	r3, [sp, #28]
   177b8:	sub	r0, r3, r0
   177bc:	add	r0, r0, r1
   177c0:	beq	177cc <pclose@plt+0x5610>
   177c4:	ldr	r1, [sp, #24]
   177c8:	bl	224fc <pclose@plt+0x10340>
   177cc:	ldr	r2, [r8, #24]
   177d0:	mov	r3, #0
   177d4:	cmp	r2, r3
   177d8:	str	r0, [r4, #372]	; 0x174
   177dc:	strb	r3, [r4, #814]	; 0x32e
   177e0:	moveq	r5, sl
   177e4:	bne	17b6c <pclose@plt+0x59b0>
   177e8:	ldr	r2, [r4, #352]	; 0x160
   177ec:	mov	r3, #0
   177f0:	cmp	r2, r3
   177f4:	str	r3, [r4, #360]	; 0x168
   177f8:	ble	178b0 <pclose@plt+0x56f4>
   177fc:	sub	r2, r2, #1
   17800:	add	r6, r4, r2
   17804:	sub	r9, r4, #1
   17808:	sub	r7, r6, r4
   1780c:	ldrb	r3, [r6], #-1
   17810:	cmp	r3, #57	; 0x39
   17814:	bhi	178a0 <pclose@plt+0x56e4>
   17818:	add	r2, r3, r3, lsl #2
   1781c:	ldr	r1, [pc, #1284]	; 17d28 <pclose@plt+0x5b6c>
   17820:	add	r2, r8, r2, lsl #2
   17824:	ldr	r2, [r2, #884]	; 0x374
   17828:	ldr	r3, [r1, r3, lsl #2]
   1782c:	cmn	r2, #1
   17830:	addne	r2, r2, #1
   17834:	bne	1784c <pclose@plt+0x5690>
   17838:	mov	r0, r3
   1783c:	str	r3, [sp, #24]
   17840:	bl	11f7c <strlen@plt>
   17844:	ldr	r3, [sp, #24]
   17848:	add	r2, r0, #1
   1784c:	sub	r1, r5, sl
   17850:	ldr	r0, [fp, #-3728]	; 0xfffff170
   17854:	add	r1, r1, r2
   17858:	cmp	r1, r0
   1785c:	bgt	178ac <pclose@plt+0x56f0>
   17860:	mov	r1, r2
   17864:	ldr	r0, [pc, #1216]	; 17d2c <pclose@plt+0x5b70>
   17868:	bl	137f4 <pclose@plt+0x1638>
   1786c:	ldrb	r3, [r5]
   17870:	cmp	r3, #0
   17874:	beq	17884 <pclose@plt+0x56c8>
   17878:	ldrb	r3, [r5, #1]!
   1787c:	cmp	r3, #0
   17880:	bne	17878 <pclose@plt+0x56bc>
   17884:	mov	r2, r5
   17888:	ldrb	r3, [r0], #1
   1788c:	mov	r5, r2
   17890:	add	r2, r2, #1
   17894:	cmp	r3, #0
   17898:	strb	r3, [r2, #-1]
   1789c:	bne	17888 <pclose@plt+0x56cc>
   178a0:	cmp	r9, r6
   178a4:	str	r7, [r4, #360]	; 0x168
   178a8:	bne	17808 <pclose@plt+0x564c>
   178ac:	ldr	r3, [r4, #360]	; 0x168
   178b0:	ldrb	r2, [r4, r3]
   178b4:	cmp	r2, #60	; 0x3c
   178b8:	addeq	r3, r3, #1
   178bc:	streq	r3, [r4, #360]	; 0x168
   178c0:	ldr	r3, [r8, #24]
   178c4:	cmp	r3, #0
   178c8:	bne	175d0 <pclose@plt+0x5414>
   178cc:	ldr	r3, [pc, #1096]	; 17d1c <pclose@plt+0x5b60>
   178d0:	ldr	r5, [r3, #4]
   178d4:	cmp	r5, r4
   178d8:	bne	175e4 <pclose@plt+0x5428>
   178dc:	mov	r3, #0
   178e0:	ldr	r7, [r4, #204]	; 0xcc
   178e4:	ldr	r9, [pc, #1084]	; 17d28 <pclose@plt+0x5b6c>
   178e8:	str	r3, [fp, #-3520]	; 0xfffff240
   178ec:	b	17908 <pclose@plt+0x574c>
   178f0:	ldr	r3, [pc, #1060]	; 17d1c <pclose@plt+0x5b60>
   178f4:	ldr	r5, [r5, #1388]	; 0x56c
   178f8:	ldr	r4, [r3, #4]
   178fc:	ldr	r7, [r5, #204]	; 0xcc
   17900:	cmp	r4, r5
   17904:	beq	17ab0 <pclose@plt+0x58f4>
   17908:	ldr	r1, [r8, #24]
   1790c:	cmp	r1, #0
   17910:	beq	17bac <pclose@plt+0x59f0>
   17914:	tst	r7, #16
   17918:	beq	178f0 <pclose@plt+0x5734>
   1791c:	add	r4, r5, #812	; 0x32c
   17920:	add	r4, r4, #2
   17924:	mov	r2, #512	; 0x200
   17928:	mov	r1, #0
   1792c:	mov	r0, r4
   17930:	bl	11fe8 <memset@plt>
   17934:	ldr	r1, [r5, #340]	; 0x154
   17938:	ldr	r0, [pc, #1008]	; 17d30 <pclose@plt+0x5b74>
   1793c:	bl	137f4 <pclose@plt+0x1638>
   17940:	ldrb	r3, [r5, #814]	; 0x32e
   17944:	cmp	r3, #0
   17948:	beq	17958 <pclose@plt+0x579c>
   1794c:	ldrb	r3, [r4, #1]!
   17950:	cmp	r3, #0
   17954:	bne	1794c <pclose@plt+0x5790>
   17958:	mov	r3, r4
   1795c:	ldrb	r2, [r0], #1
   17960:	mov	r4, r3
   17964:	add	r3, r3, #1
   17968:	cmp	r2, #0
   1796c:	strb	r2, [r3, #-1]
   17970:	bne	1795c <pclose@plt+0x57a0>
   17974:	ldr	r7, [r5, #204]	; 0xcc
   17978:	ldr	r2, [r5, #348]	; 0x15c
   1797c:	ldr	ip, [fp, #-3520]	; 0xfffff240
   17980:	cmp	r2, #0
   17984:	mvngt	sl, #98	; 0x62
   17988:	subgt	sl, sl, r5
   1798c:	addgt	r6, r5, #99	; 0x63
   17990:	ble	17a3c <pclose@plt+0x5880>
   17994:	ldrb	r3, [r6, #1]!
   17998:	cmp	r3, #57	; 0x39
   1799c:	bhi	17a30 <pclose@plt+0x5874>
   179a0:	cmp	r3, #32
   179a4:	bne	179b4 <pclose@plt+0x57f8>
   179a8:	tst	r7, #128	; 0x80
   179ac:	orrne	ip, ip, #131072	; 0x20000
   179b0:	orrne	ip, ip, #256	; 0x100
   179b4:	lsl	lr, r3, #2
   179b8:	add	r1, lr, r3
   179bc:	ldr	r0, [r9, r3, lsl #2]
   179c0:	add	r1, r8, r1, lsl #2
   179c4:	add	r3, lr, r3
   179c8:	ldr	r2, [r1, #900]	; 0x384
   179cc:	add	r3, r8, r3, lsl #2
   179d0:	ldr	r1, [r1, #884]	; 0x374
   179d4:	orr	r2, r2, ip
   179d8:	cmn	r1, #1
   179dc:	str	r2, [fp, #-3520]	; 0xfffff240
   179e0:	ldr	r2, [r3, #892]	; 0x37c
   179e4:	ldreq	r1, [r5, #372]	; 0x174
   179e8:	and	r2, r2, r7
   179ec:	bl	174d0 <pclose@plt+0x5314>
   179f0:	ldrb	r3, [r4]
   179f4:	cmp	r3, #0
   179f8:	beq	17a08 <pclose@plt+0x584c>
   179fc:	ldrb	r3, [r4, #1]!
   17a00:	cmp	r3, #0
   17a04:	bne	179fc <pclose@plt+0x5840>
   17a08:	mov	r2, r4
   17a0c:	ldrb	r3, [r0], #1
   17a10:	mov	r4, r2
   17a14:	add	r2, r2, #1
   17a18:	cmp	r3, #0
   17a1c:	strb	r3, [r2, #-1]
   17a20:	bne	17a0c <pclose@plt+0x5850>
   17a24:	ldr	r7, [r5, #204]	; 0xcc
   17a28:	ldr	ip, [fp, #-3520]	; 0xfffff240
   17a2c:	ldr	r2, [r5, #348]	; 0x15c
   17a30:	add	r3, sl, r6
   17a34:	cmp	r2, r3
   17a38:	bgt	17994 <pclose@plt+0x57d8>
   17a3c:	ldrb	r3, [r5, #200]	; 0xc8
   17a40:	tst	r7, #2
   17a44:	orrne	ip, ip, #64	; 0x40
   17a48:	strne	ip, [fp, #-3520]	; 0xfffff240
   17a4c:	tst	r7, #32
   17a50:	orreq	ip, ip, #64	; 0x40
   17a54:	cmp	r3, #32
   17a58:	add	r3, r3, r3, lsl #2
   17a5c:	add	r3, r8, r3, lsl #2
   17a60:	ldr	r3, [r3, #900]	; 0x384
   17a64:	orr	ip, ip, r3
   17a68:	str	ip, [fp, #-3520]	; 0xfffff240
   17a6c:	bne	17a80 <pclose@plt+0x58c4>
   17a70:	tst	r7, #128	; 0x80
   17a74:	orrne	ip, ip, #131072	; 0x20000
   17a78:	orrne	ip, ip, #256	; 0x100
   17a7c:	strne	ip, [fp, #-3520]	; 0xfffff240
   17a80:	ldr	r3, [r5, #380]	; 0x17c
   17a84:	cmp	r3, #85	; 0x55
   17a88:	ldreq	r3, [fp, #-3520]	; 0xfffff240
   17a8c:	orreq	r3, r3, #32
   17a90:	streq	r3, [fp, #-3520]	; 0xfffff240
   17a94:	ldr	r3, [r8, #24]
   17a98:	cmp	r3, #0
   17a9c:	bne	178f0 <pclose@plt+0x5734>
   17aa0:	ldr	r3, [pc, #628]	; 17d1c <pclose@plt+0x5b60>
   17aa4:	ldr	r4, [r3, #4]
   17aa8:	cmp	r4, r5
   17aac:	bne	17908 <pclose@plt+0x574c>
   17ab0:	ldr	r3, [fp, #-3520]	; 0xfffff240
   17ab4:	tst	r3, #33554432	; 0x2000000
   17ab8:	beq	17bc4 <pclose@plt+0x5a08>
   17abc:	tst	r3, #96	; 0x60
   17ac0:	orreq	r3, r3, #64	; 0x40
   17ac4:	streq	r3, [fp, #-3520]	; 0xfffff240
   17ac8:	ldr	r3, [pc, #588]	; 17d1c <pclose@plt+0x5b60>
   17acc:	ldr	r3, [r3, #3100]	; 0xc1c
   17ad0:	cmp	r3, #0
   17ad4:	ldrne	r3, [fp, #-3520]	; 0xfffff240
   17ad8:	orrne	r3, r3, #4096	; 0x1000
   17adc:	strne	r3, [fp, #-3520]	; 0xfffff240
   17ae0:	tst	r7, #524288	; 0x80000
   17ae4:	bne	17bdc <pclose@plt+0x5a20>
   17ae8:	ldr	r3, [pc, #552]	; 17d18 <pclose@plt+0x5b5c>
   17aec:	ldr	r2, [sp, #300]	; 0x12c
   17af0:	ldr	r3, [r3]
   17af4:	cmp	r2, r3
   17af8:	bne	17d14 <pclose@plt+0x5b58>
   17afc:	add	sp, sp, #308	; 0x134
   17b00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17b04:	add	r7, r1, #2
   17b08:	strb	r5, [r4, r1]
   17b0c:	add	r1, r1, #3
   17b10:	strb	r3, [r4, ip]
   17b14:	str	r1, [r4, #352]	; 0x160
   17b18:	strb	lr, [r4, r7]
   17b1c:	b	17618 <pclose@plt+0x545c>
   17b20:	mov	r0, r3
   17b24:	str	r2, [sp, #36]	; 0x24
   17b28:	str	r1, [sp, #32]
   17b2c:	str	r3, [sp, #28]
   17b30:	bl	11f7c <strlen@plt>
   17b34:	ldr	r1, [sp, #32]
   17b38:	ldr	r2, [sp, #36]	; 0x24
   17b3c:	ldr	r3, [sp, #28]
   17b40:	add	ip, r0, #1
   17b44:	add	r1, ip, r1
   17b48:	cmp	r1, r2
   17b4c:	ldr	r1, [r4, #372]	; 0x174
   17b50:	bgt	17bd4 <pclose@plt+0x5a18>
   17b54:	ldr	r2, [sp, #24]
   17b58:	add	r0, r0, r1
   17b5c:	add	r2, r2, #1
   17b60:	str	r2, [sp, #24]
   17b64:	str	r0, [r4, #372]	; 0x174
   17b68:	b	17710 <pclose@plt+0x5554>
   17b6c:	ldr	r1, [pc, #448]	; 17d34 <pclose@plt+0x5b78>
   17b70:	mov	r3, sl
   17b74:	ldrb	r2, [r1], #1
   17b78:	mov	r5, r3
   17b7c:	cmp	r2, #0
   17b80:	strb	r2, [r3], #1
   17b84:	bne	17b74 <pclose@plt+0x59b8>
   17b88:	b	177e8 <pclose@plt+0x562c>
   17b8c:	ldr	r1, [pc, #416]	; 17d34 <pclose@plt+0x5b78>
   17b90:	mov	r3, sl
   17b94:	ldrb	r2, [r1], #1
   17b98:	mov	r5, r3
   17b9c:	cmp	r2, #0
   17ba0:	strb	r2, [r3], #1
   17ba4:	bne	17b94 <pclose@plt+0x59d8>
   17ba8:	b	17698 <pclose@plt+0x54dc>
   17bac:	add	r4, r5, #812	; 0x32c
   17bb0:	add	r4, r4, #2
   17bb4:	mov	r0, r4
   17bb8:	mov	r2, #512	; 0x200
   17bbc:	bl	11fe8 <memset@plt>
   17bc0:	b	17978 <pclose@plt+0x57bc>
   17bc4:	cmp	r3, #0
   17bc8:	moveq	r3, #64	; 0x40
   17bcc:	streq	r3, [fp, #-3520]	; 0xfffff240
   17bd0:	b	17ac8 <pclose@plt+0x590c>
   17bd4:	mov	r3, r2
   17bd8:	b	17778 <pclose@plt+0x55bc>
   17bdc:	ldr	r8, [r4, #356]	; 0x164
   17be0:	tst	r7, #512	; 0x200
   17be4:	add	r6, r8, #1
   17be8:	ldr	r5, [r4, #352]	; 0x160
   17bec:	bne	17cf0 <pclose@plt+0x5b34>
   17bf0:	cmp	r5, #1
   17bf4:	movge	r3, r5
   17bf8:	movlt	r3, #1
   17bfc:	ldr	r1, [pc, #308]	; 17d38 <pclose@plt+0x5b7c>
   17c00:	cmp	r6, #1
   17c04:	movlt	r6, #1
   17c08:	str	r3, [sp, #12]
   17c0c:	str	r6, [sp, #8]
   17c10:	ldr	r2, [r4, #364]	; 0x16c
   17c14:	ldr	r1, [r1, #276]	; 0x114
   17c18:	add	r2, r2, #1
   17c1c:	mov	r3, #128	; 0x80
   17c20:	add	r5, sp, #44	; 0x2c
   17c24:	stm	sp, {r1, r2}
   17c28:	mov	r0, r5
   17c2c:	mov	r1, r3
   17c30:	mov	r2, #1
   17c34:	add	r4, sp, #172	; 0xac
   17c38:	bl	1218c <__snprintf_chk@plt>
   17c3c:	mov	r2, #128	; 0x80
   17c40:	mov	r1, r5
   17c44:	mov	r0, r4
   17c48:	bl	11e74 <__strcpy_chk@plt>
   17c4c:	ldr	r3, [pc, #200]	; 17d1c <pclose@plt+0x5b60>
   17c50:	ldr	r3, [r3, #4]
   17c54:	ldr	r2, [r3, #368]	; 0x170
   17c58:	cmp	r2, #0
   17c5c:	beq	17c80 <pclose@plt+0x5ac4>
   17c60:	ldr	r1, [pc, #212]	; 17d3c <pclose@plt+0x5b80>
   17c64:	mov	r3, #128	; 0x80
   17c68:	str	r2, [sp, #8]
   17c6c:	stm	sp, {r1, r5}
   17c70:	mov	r2, #1
   17c74:	mov	r1, r3
   17c78:	mov	r0, r4
   17c7c:	bl	1218c <__snprintf_chk@plt>
   17c80:	ldr	r3, [fp, #-3728]	; 0xfffff170
   17c84:	ldr	r1, [pc, #180]	; 17d40 <pclose@plt+0x5b84>
   17c88:	ldr	ip, [pc, #180]	; 17d44 <pclose@plt+0x5b88>
   17c8c:	add	r2, r1, #1152	; 0x480
   17c90:	sub	r3, r3, #3
   17c94:	add	r2, r2, #12
   17c98:	str	r3, [sp, #8]
   17c9c:	add	r0, r1, #2128	; 0x850
   17ca0:	mov	r3, #128	; 0x80
   17ca4:	str	r1, [sp, #16]
   17ca8:	str	r2, [sp, #4]
   17cac:	str	r4, [sp, #12]
   17cb0:	str	ip, [sp]
   17cb4:	mov	r1, r3
   17cb8:	mov	r2, #1
   17cbc:	add	r0, r0, #4
   17cc0:	bl	1218c <__snprintf_chk@plt>
   17cc4:	b	17ae8 <pclose@plt+0x592c>
   17cc8:	mov	r2, #0
   17ccc:	str	r2, [r4, #348]	; 0x15c
   17cd0:	mov	r0, sl
   17cd4:	str	r3, [sp, #24]
   17cd8:	bl	11f7c <strlen@plt>
   17cdc:	ldr	r3, [sp, #24]
   17ce0:	ldr	r1, [r4, #372]	; 0x174
   17ce4:	sub	r0, r3, r0
   17ce8:	add	r0, r0, r1
   17cec:	b	177cc <pclose@plt+0x5610>
   17cf0:	mov	r2, r5
   17cf4:	ldr	r1, [r4, #200]	; 0xc8
   17cf8:	mov	r0, r4
   17cfc:	bl	12048 <memchr@plt>
   17d00:	sub	r5, r5, #2
   17d04:	sub	r0, r0, r4
   17d08:	cmp	r8, r0
   17d0c:	subgt	r6, r8, #1
   17d10:	b	17bf0 <pclose@plt+0x5a34>
   17d14:	bl	11da8 <__stack_chk_fail@plt>
   17d18:	strdeq	r6, [r3], -r0
   17d1c:	andeq	r7, r3, r0, asr fp
   17d20:	andeq	r7, r3, r8
   17d24:	andeq	r9, r3, r8, asr #22
   17d28:	andeq	pc, r5, r8, asr #1
   17d2c:	ldrdeq	r3, [r2], -ip
   17d30:	andeq	r3, r2, ip, lsl #1
   17d34:	andeq	r3, r2, r4, lsr #4
   17d38:	andeq	lr, r5, r0, asr #28
   17d3c:	andeq	r3, r2, r4, ror #1
   17d40:	andeq	r8, r3, r4, ror fp
   17d44:	andeq	r3, r2, ip, ror #1
   17d48:	push	{r4, r5, r6, lr}
   17d4c:	sub	sp, sp, #24
   17d50:	ldr	r6, [pc, #628]	; 17fcc <pclose@plt+0x5e10>
   17d54:	ldr	r5, [pc, #628]	; 17fd0 <pclose@plt+0x5e14>
   17d58:	ldr	r4, [pc, #628]	; 17fd4 <pclose@plt+0x5e18>
   17d5c:	ldr	r2, [r6, #-1792]	; 0xfffff900
   17d60:	ldr	r3, [r5]
   17d64:	cmp	r2, #0
   17d68:	str	r3, [sp, #20]
   17d6c:	bne	17db0 <pclose@plt+0x5bf4>
   17d70:	mov	r3, #5
   17d74:	mov	r1, #1
   17d78:	mov	r2, #2
   17d7c:	str	r1, [r4, #1224]	; 0x4c8
   17d80:	str	r2, [r4, #2024]	; 0x7e8
   17d84:	str	r3, [r4, #1124]	; 0x464
   17d88:	str	r3, [r4, #1644]	; 0x66c
   17d8c:	str	r3, [r4, #1144]	; 0x478
   17d90:	str	r3, [r4, #1084]	; 0x43c
   17d94:	str	r3, [r4, #904]	; 0x388
   17d98:	str	r3, [r4, #884]	; 0x374
   17d9c:	bl	1206c <get_pid_digits@plt>
   17da0:	cmp	r0, #5
   17da4:	bhi	17f28 <pclose@plt+0x5d6c>
   17da8:	mov	r3, #1
   17dac:	str	r3, [r6, #-1792]	; 0xfffff900
   17db0:	ldr	r3, [pc, #544]	; 17fd8 <pclose@plt+0x5e1c>
   17db4:	ldr	r2, [pc, #544]	; 17fdc <pclose@plt+0x5e20>
   17db8:	ldr	r1, [r4, #28]
   17dbc:	ldr	r0, [pc, #540]	; 17fe0 <pclose@plt+0x5e24>
   17dc0:	cmp	r1, #0
   17dc4:	str	r0, [r3, #-12]
   17dc8:	ldr	r2, [r2]
   17dcc:	beq	17de4 <pclose@plt+0x5c28>
   17dd0:	cmp	r2, #1
   17dd4:	ble	17de4 <pclose@plt+0x5c28>
   17dd8:	ldr	r1, [r6, #-3516]	; 0xfffff244
   17ddc:	cmp	r1, #0
   17de0:	beq	17f4c <pclose@plt+0x5d90>
   17de4:	ldr	r6, [pc, #504]	; 17fe4 <pclose@plt+0x5e28>
   17de8:	mov	r3, #8
   17dec:	str	r2, [sp, #4]
   17df0:	str	r6, [sp]
   17df4:	add	r0, sp, #12
   17df8:	mov	r1, r3
   17dfc:	mov	r2, #1
   17e00:	bl	1218c <__snprintf_chk@plt>
   17e04:	cmp	r0, #1
   17e08:	beq	17e18 <pclose@plt+0x5c5c>
   17e0c:	cmp	r0, #5
   17e10:	strls	r0, [r4, #1224]	; 0x4c8
   17e14:	bhi	17fa0 <pclose@plt+0x5de4>
   17e18:	ldr	r2, [pc, #456]	; 17fe8 <pclose@plt+0x5e2c>
   17e1c:	str	r6, [sp]
   17e20:	mov	r3, #8
   17e24:	ldr	r2, [r2, #3112]	; 0xc28
   17e28:	mov	r1, r3
   17e2c:	str	r2, [sp, #4]
   17e30:	add	r0, sp, #12
   17e34:	mov	r2, #1
   17e38:	bl	1218c <__snprintf_chk@plt>
   17e3c:	ldr	r3, [r4, #600]	; 0x258
   17e40:	cmp	r0, #2
   17e44:	strgt	r0, [r4, #2024]	; 0x7e8
   17e48:	cmp	r3, #0
   17e4c:	blt	17ea4 <pclose@plt+0x5ce8>
   17e50:	bne	17ef0 <pclose@plt+0x5d34>
   17e54:	mov	r3, #10
   17e58:	mov	r2, #8
   17e5c:	mov	r1, #5
   17e60:	str	r1, [r4, #1044]	; 0x414
   17e64:	str	r1, [r4, #1004]	; 0x3ec
   17e68:	str	r1, [r4, #964]	; 0x3c4
   17e6c:	str	r1, [r4, #924]	; 0x39c
   17e70:	str	r2, [r4, #1064]	; 0x428
   17e74:	str	r2, [r4, #1024]	; 0x400
   17e78:	str	r2, [r4, #984]	; 0x3d8
   17e7c:	str	r2, [r4, #944]	; 0x3b0
   17e80:	str	r2, [r4, #1904]	; 0x770
   17e84:	str	r2, [r4, #1104]	; 0x450
   17e88:	str	r3, [r4, #1544]	; 0x608
   17e8c:	str	r3, [r4, #1784]	; 0x6f8
   17e90:	str	r3, [r4, #1804]	; 0x70c
   17e94:	str	r3, [r4, #1824]	; 0x720
   17e98:	str	r3, [r4, #1844]	; 0x734
   17e9c:	str	r3, [r4, #1864]	; 0x748
   17ea0:	str	r3, [r4, #1884]	; 0x75c
   17ea4:	ldr	r3, [r4, #608]	; 0x260
   17ea8:	str	r3, [r4, #1988]	; 0x7c4
   17eac:	str	r3, [r4, #1968]	; 0x7b0
   17eb0:	str	r3, [r4, #1948]	; 0x79c
   17eb4:	str	r3, [r4, #1928]	; 0x788
   17eb8:	str	r3, [r4, #1768]	; 0x6e8
   17ebc:	str	r3, [r4, #1428]	; 0x594
   17ec0:	str	r3, [r4, #1408]	; 0x580
   17ec4:	str	r3, [r4, #1388]	; 0x56c
   17ec8:	str	r3, [r4, #1368]	; 0x558
   17ecc:	str	r3, [r4, #1348]	; 0x544
   17ed0:	str	r3, [r4, #1328]	; 0x530
   17ed4:	bl	17598 <pclose@plt+0x53dc>
   17ed8:	ldr	r2, [sp, #20]
   17edc:	ldr	r3, [r5]
   17ee0:	cmp	r2, r3
   17ee4:	bne	17f9c <pclose@plt+0x5de0>
   17ee8:	add	sp, sp, #24
   17eec:	pop	{r4, r5, r6, pc}
   17ef0:	add	r2, r3, #8
   17ef4:	add	r1, r3, #5
   17ef8:	str	r1, [r4, #1044]	; 0x414
   17efc:	str	r1, [r4, #1004]	; 0x3ec
   17f00:	str	r1, [r4, #964]	; 0x3c4
   17f04:	str	r1, [r4, #924]	; 0x39c
   17f08:	str	r2, [r4, #1064]	; 0x428
   17f0c:	str	r2, [r4, #1024]	; 0x400
   17f10:	str	r2, [r4, #984]	; 0x3d8
   17f14:	str	r2, [r4, #944]	; 0x3b0
   17f18:	str	r2, [r4, #1904]	; 0x770
   17f1c:	str	r2, [r4, #1104]	; 0x450
   17f20:	add	r3, r3, #10
   17f24:	b	17e88 <pclose@plt+0x5ccc>
   17f28:	cmp	r0, #10
   17f2c:	bhi	17fac <pclose@plt+0x5df0>
   17f30:	str	r0, [r4, #1124]	; 0x464
   17f34:	str	r0, [r4, #1644]	; 0x66c
   17f38:	str	r0, [r4, #1144]	; 0x478
   17f3c:	str	r0, [r4, #1084]	; 0x43c
   17f40:	str	r0, [r4, #904]	; 0x388
   17f44:	str	r0, [r4, #884]	; 0x374
   17f48:	b	17da8 <pclose@plt+0x5bec>
   17f4c:	vmov	s15, r2
   17f50:	vldr	d6, [pc, #96]	; 17fb8 <pclose@plt+0x5dfc>
   17f54:	cmp	r2, #10
   17f58:	vcvt.f64.s32	d7, s15
   17f5c:	vmul.f64	d7, d7, d6
   17f60:	vcvt.f32.f64	s14, d7
   17f64:	vstr	s14, [r3, #-12]
   17f68:	ble	17f80 <pclose@plt+0x5dc4>
   17f6c:	vldr	s15, [pc, #84]	; 17fc8 <pclose@plt+0x5e0c>
   17f70:	vcmpe.f32	s14, s15
   17f74:	vmrs	APSR_nzcv, fpscr
   17f78:	vstrgt	s15, [r3, #-12]
   17f7c:	b	17de4 <pclose@plt+0x5c28>
   17f80:	vcvt.f64.f32	d7, s14
   17f84:	vldr	d6, [pc, #52]	; 17fc0 <pclose@plt+0x5e04>
   17f88:	vcmpe.f64	d7, d6
   17f8c:	vmrs	APSR_nzcv, fpscr
   17f90:	ldrgt	r1, [pc, #84]	; 17fec <pclose@plt+0x5e30>
   17f94:	strgt	r1, [r3, #-12]
   17f98:	b	17de4 <pclose@plt+0x5c28>
   17f9c:	bl	11da8 <__stack_chk_fail@plt>
   17fa0:	ldr	r3, [pc, #72]	; 17ff0 <pclose@plt+0x5e34>
   17fa4:	ldr	r0, [r3, #136]	; 0x88
   17fa8:	bl	14f68 <pclose@plt+0x2dac>
   17fac:	ldr	r3, [pc, #60]	; 17ff0 <pclose@plt+0x5e34>
   17fb0:	ldr	r0, [r3, #140]	; 0x8c
   17fb4:	bl	14f68 <pclose@plt+0x2dac>
   17fb8:	andeq	r0, r0, r0
   17fbc:	subsmi	r0, r9, r0
   17fc0:	teqcc	r3, #-872415232	; 0xcc000000
   17fc4:	addmi	r3, pc, r3, lsr pc	; <UNPREDICTABLE>
   17fc8:	strbmi	r4, [r3, r0, lsl #31]
   17fcc:	andeq	r9, r3, r8, asr #22
   17fd0:	strdeq	r6, [r3], -r0
   17fd4:	andeq	r7, r3, r8
   17fd8:	andeq	r9, r3, r8, asr r4
   17fdc:	andeq	r7, r3, ip, lsr fp
   17fe0:	sbcmi	ip, r7, #52480	; 0xcd00
   17fe4:	strdeq	r3, [r2], -r8
   17fe8:	andeq	r7, r3, r0, asr fp
   17fec:	ldrbtmi	pc, [r9], #-2458	; 0xfffff666	; <UNPREDICTABLE>
   17ff0:	andeq	lr, r5, r0, asr #28
   17ff4:	ldr	r3, [pc, #1488]	; 185cc <pclose@plt+0x6410>
   17ff8:	ldr	r2, [pc, #1488]	; 185d0 <pclose@plt+0x6414>
   17ffc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18000:	sub	sp, sp, #60	; 0x3c
   18004:	ldr	r2, [r2]
   18008:	ldr	r1, [r3, #2044]	; 0x7fc
   1800c:	ldr	sl, [pc, #1472]	; 185d4 <pclose@plt+0x6418>
   18010:	cmp	r1, r2
   18014:	bne	184e4 <pclose@plt+0x6328>
   18018:	ldr	r4, [sl, #-1784]	; 0xfffff908
   1801c:	cmp	r4, #0
   18020:	beq	18520 <pclose@plt+0x6364>
   18024:	mov	r0, r4
   18028:	bl	11db4 <rewind@plt>
   1802c:	ldr	r0, [sl, #-1784]	; 0xfffff908
   18030:	bl	11ce8 <fflush@plt>
   18034:	ldr	r0, [sl, #-1776]	; 0xfffff910
   18038:	cmp	r0, #0
   1803c:	beq	18580 <pclose@plt+0x63c4>
   18040:	ldr	r4, [sl, #-1772]	; 0xfffff914
   18044:	mov	r3, #0
   18048:	strb	r3, [r0]
   1804c:	mov	r5, #0
   18050:	b	1807c <pclose@plt+0x5ec0>
   18054:	ldr	r4, [sl, #-1772]	; 0xfffff914
   18058:	add	r5, r5, r0
   1805c:	cmp	r4, r5
   18060:	ldr	r0, [sl, #-1776]	; 0xfffff910
   18064:	bgt	18518 <pclose@plt+0x635c>
   18068:	add	r4, r4, #1024	; 0x400
   1806c:	mov	r1, r4
   18070:	str	r4, [sl, #-1772]	; 0xfffff914
   18074:	bl	14fb4 <pclose@plt+0x2df8>
   18078:	str	r0, [sl, #-1776]	; 0xfffff910
   1807c:	sub	r2, r4, r5
   18080:	add	r0, r0, r5
   18084:	ldr	r3, [sl, #-1784]	; 0xfffff908
   18088:	mov	r1, #1
   1808c:	bl	11e80 <fread@plt>
   18090:	cmp	r0, #0
   18094:	bgt	18054 <pclose@plt+0x5e98>
   18098:	ldr	fp, [sl, #-1776]	; 0xfffff910
   1809c:	ldr	r3, [pc, #1324]	; 185d0 <pclose@plt+0x6414>
   180a0:	mov	r4, #0
   180a4:	strb	r4, [fp, r5]
   180a8:	ldr	r7, [r3]
   180ac:	ldr	r6, [sl, #-1780]	; 0xfffff90c
   180b0:	mov	r2, #72	; 0x48
   180b4:	add	r7, r7, r7, lsl #2
   180b8:	lsl	r7, r7, #5
   180bc:	add	r5, r6, r7
   180c0:	mov	r1, r5
   180c4:	add	r0, r5, r2
   180c8:	bl	11d60 <memcpy@plt>
   180cc:	add	r3, r5, #56	; 0x38
   180d0:	add	ip, r5, #48	; 0x30
   180d4:	add	r0, r5, #40	; 0x28
   180d8:	add	r1, r5, #32
   180dc:	add	r2, r5, #24
   180e0:	str	r3, [sp, #20]
   180e4:	add	r3, r5, #16
   180e8:	str	r0, [sp, #12]
   180ec:	str	r1, [sp, #8]
   180f0:	str	r2, [sp, #4]
   180f4:	str	r3, [sp]
   180f8:	str	ip, [sp, #16]
   180fc:	add	r3, r5, #8
   18100:	mov	r2, r5
   18104:	ldr	r1, [pc, #1228]	; 185d8 <pclose@plt+0x641c>
   18108:	mov	r0, fp
   1810c:	bl	12108 <sscanf@plt>
   18110:	cmp	r0, #3
   18114:	ble	1859c <pclose@plt+0x63e0>
   18118:	ldrd	r0, [r6, r7]
   1811c:	ldrd	r2, [r5, #16]
   18120:	ldrd	r8, [r5, #8]
   18124:	strd	r8, [sp, #32]
   18128:	adds	r8, r2, r0
   1812c:	adc	r9, r3, r1
   18130:	ldrd	r0, [sp, #32]
   18134:	adds	r0, r0, r8
   18138:	adc	r1, r1, r9
   1813c:	mov	r2, r0
   18140:	mov	r3, r1
   18144:	ldrd	r0, [r5, #24]
   18148:	ldrd	r8, [r5, #40]	; 0x28
   1814c:	adds	r0, r0, r2
   18150:	adc	r1, r1, r3
   18154:	mov	r2, r0
   18158:	mov	r3, r1
   1815c:	ldrd	r0, [r5, #32]
   18160:	adds	r0, r0, r2
   18164:	adc	r1, r1, r3
   18168:	mov	r2, r0
   1816c:	mov	r3, r1
   18170:	ldrd	r0, [r5, #48]	; 0x30
   18174:	adds	r8, r8, r2
   18178:	adc	r9, r9, r3
   1817c:	adds	r8, r0, r8
   18180:	adc	r9, r1, r9
   18184:	ldrd	r0, [r5, #56]	; 0x38
   18188:	ldrd	r2, [r5, #136]	; 0x88
   1818c:	adds	r0, r0, r8
   18190:	adc	r1, r1, r9
   18194:	mov	r9, r1
   18198:	ldr	r1, [pc, #1072]	; 185d0 <pclose@plt+0x6414>
   1819c:	mov	r8, r0
   181a0:	subs	r0, r0, r2
   181a4:	ldr	r7, [r1]
   181a8:	strd	r8, [r5, #64]	; 0x40
   181ac:	sbc	r1, r9, r3
   181b0:	mov	r2, r7
   181b4:	asr	r3, r7, #31
   181b8:	bl	2298c <pclose@plt+0x107d0>
   181bc:	mov	r3, #0
   181c0:	mov	r2, #5
   181c4:	bl	2298c <pclose@plt+0x107d0>
   181c8:	ldr	r9, [pc, #1036]	; 185dc <pclose@plt+0x6420>
   181cc:	ldr	r3, [r9, #4]
   181d0:	ldr	r3, [r3, #204]	; 0xcc
   181d4:	tst	r3, #4194304	; 0x400000
   181d8:	strd	r0, [r5, #144]	; 0x90
   181dc:	beq	181ec <pclose@plt+0x6030>
   181e0:	ldr	r2, [r9, #3112]	; 0xc28
   181e4:	cmp	r2, #0
   181e8:	bne	18568 <pclose@plt+0x63ac>
   181ec:	cmp	r7, #0
   181f0:	mov	r8, #0
   181f4:	ble	184d8 <pclose@plt+0x631c>
   181f8:	str	r5, [sp, #32]
   181fc:	mov	r3, r6
   18200:	b	1845c <pclose@plt+0x62a0>
   18204:	ldr	r1, [r9, #4]
   18208:	ldr	r3, [sp, #32]
   1820c:	ldr	r1, [r1, #204]	; 0xcc
   18210:	ldrd	r2, [r3, #144]	; 0x90
   18214:	tst	r1, #4194304	; 0x400000
   18218:	strd	r2, [r6, #144]	; 0x90
   1821c:	beq	18444 <pclose@plt+0x6288>
   18220:	ldr	r3, [r9, #3112]	; 0xc28
   18224:	cmp	r3, #0
   18228:	beq	18444 <pclose@plt+0x6288>
   1822c:	ldr	r3, [pc, #940]	; 185e0 <pclose@plt+0x6424>
   18230:	ldr	r0, [r6, #152]	; 0x98
   18234:	ldr	r3, [r3]
   18238:	blx	r3
   1823c:	subs	r3, r0, #0
   18240:	str	r3, [sp, #44]	; 0x2c
   18244:	blt	18444 <pclose@plt+0x6288>
   18248:	add	lr, r3, #1
   1824c:	ldr	r3, [sp, #32]
   18250:	add	lr, lr, lr, lsl #2
   18254:	ldrd	r0, [r6]
   18258:	lsl	lr, lr, #5
   1825c:	add	ip, r3, lr
   18260:	ldrd	r2, [r3, lr]
   18264:	mvn	r7, #0
   18268:	mov	r4, r2
   1826c:	mov	r5, r3
   18270:	ldrd	r2, [ip, #72]	; 0x48
   18274:	strd	r2, [sp, #48]	; 0x30
   18278:	adds	r2, r4, r0
   1827c:	ldr	r4, [sp, #32]
   18280:	adc	r3, r5, r1
   18284:	ldrd	r0, [r6, #72]	; 0x48
   18288:	strd	r2, [r4, lr]
   1828c:	ldrd	r2, [sp, #48]	; 0x30
   18290:	adds	r2, r2, r0
   18294:	adc	r3, r3, r1
   18298:	mov	r0, r2
   1829c:	mov	r1, r3
   182a0:	ldrd	r2, [r6, #8]
   182a4:	strd	r0, [ip, #72]	; 0x48
   182a8:	ldrd	r0, [ip, #8]
   182ac:	adds	r0, r0, r2
   182b0:	adc	r1, r1, r3
   182b4:	mov	r2, r0
   182b8:	mov	r3, r1
   182bc:	ldrd	r0, [r6, #80]	; 0x50
   182c0:	strd	r2, [ip, #8]
   182c4:	ldrd	r2, [ip, #80]	; 0x50
   182c8:	adds	r2, r2, r0
   182cc:	adc	r3, r3, r1
   182d0:	mov	r0, r2
   182d4:	mov	r1, r3
   182d8:	ldrd	r2, [r6, #16]
   182dc:	strd	r0, [ip, #80]	; 0x50
   182e0:	ldrd	r0, [ip, #16]
   182e4:	adds	r0, r0, r2
   182e8:	adc	r1, r1, r3
   182ec:	mov	r2, r0
   182f0:	mov	r3, r1
   182f4:	ldrd	r0, [r6, #88]	; 0x58
   182f8:	strd	r2, [ip, #16]
   182fc:	ldrd	r2, [ip, #88]	; 0x58
   18300:	adds	r2, r2, r0
   18304:	adc	r3, r3, r1
   18308:	mov	r0, r2
   1830c:	mov	r1, r3
   18310:	ldrd	r2, [r6, #24]
   18314:	strd	r0, [ip, #88]	; 0x58
   18318:	ldrd	r0, [ip, #24]
   1831c:	adds	r0, r0, r2
   18320:	adc	r1, r1, r3
   18324:	mov	r2, r0
   18328:	mov	r3, r1
   1832c:	ldrd	r0, [r6, #96]	; 0x60
   18330:	strd	r2, [ip, #24]
   18334:	ldrd	r2, [ip, #96]	; 0x60
   18338:	adds	r2, r2, r0
   1833c:	adc	r3, r3, r1
   18340:	mov	r0, r2
   18344:	mov	r1, r3
   18348:	ldrd	r2, [r6, #32]
   1834c:	strd	r0, [ip, #96]	; 0x60
   18350:	ldrd	r0, [ip, #32]
   18354:	adds	r0, r0, r2
   18358:	adc	r1, r1, r3
   1835c:	mov	r2, r0
   18360:	mov	r3, r1
   18364:	ldrd	r0, [r6, #104]	; 0x68
   18368:	strd	r2, [ip, #32]
   1836c:	ldrd	r2, [ip, #104]	; 0x68
   18370:	adds	r2, r2, r0
   18374:	adc	r3, r3, r1
   18378:	mov	r0, r2
   1837c:	mov	r1, r3
   18380:	ldrd	r2, [r6, #40]	; 0x28
   18384:	strd	r0, [ip, #104]	; 0x68
   18388:	ldrd	r0, [ip, #40]	; 0x28
   1838c:	adds	r0, r0, r2
   18390:	adc	r1, r1, r3
   18394:	mov	r2, r0
   18398:	mov	r3, r1
   1839c:	ldrd	r0, [ip, #112]	; 0x70
   183a0:	strd	r2, [ip, #40]	; 0x28
   183a4:	ldrd	r2, [r6, #112]	; 0x70
   183a8:	adds	r4, r2, r0
   183ac:	adc	r5, r3, r1
   183b0:	mov	r2, r4
   183b4:	mov	r3, r5
   183b8:	ldrd	r0, [r6, #48]	; 0x30
   183bc:	strd	r2, [ip, #112]	; 0x70
   183c0:	ldrd	r2, [ip, #48]	; 0x30
   183c4:	adds	r2, r2, r0
   183c8:	adc	r3, r3, r1
   183cc:	mov	r0, r2
   183d0:	mov	r1, r3
   183d4:	ldrd	r2, [r6, #120]	; 0x78
   183d8:	strd	r0, [ip, #48]	; 0x30
   183dc:	ldrd	r0, [ip, #120]	; 0x78
   183e0:	adds	r0, r0, r2
   183e4:	adc	r1, r1, r3
   183e8:	mov	r2, r0
   183ec:	mov	r3, r1
   183f0:	ldrd	r0, [r6, #56]	; 0x38
   183f4:	strd	r2, [ip, #120]	; 0x78
   183f8:	ldrd	r2, [ip, #56]	; 0x38
   183fc:	adds	r2, r2, r0
   18400:	adc	r3, r3, r1
   18404:	mov	r0, r2
   18408:	mov	r1, r3
   1840c:	ldrd	r2, [r6, #128]	; 0x80
   18410:	strd	r0, [ip, #56]	; 0x38
   18414:	ldrd	r0, [ip, #128]	; 0x80
   18418:	adds	r0, r0, r2
   1841c:	adc	r1, r1, r3
   18420:	mov	r3, r1
   18424:	ldr	r1, [sp, #32]
   18428:	mov	r2, r0
   1842c:	ldrd	r0, [r1, #144]	; 0x90
   18430:	strd	r2, [ip, #128]	; 0x80
   18434:	ldr	r3, [sp, #44]	; 0x2c
   18438:	strd	r0, [ip, #144]	; 0x90
   1843c:	str	r3, [r6, #156]	; 0x9c
   18440:	str	r7, [ip, #152]	; 0x98
   18444:	ldr	r3, [pc, #388]	; 185d0 <pclose@plt+0x6414>
   18448:	add	r8, r8, #1
   1844c:	ldr	r3, [r3]
   18450:	cmp	r3, r8
   18454:	ble	184d8 <pclose@plt+0x631c>
   18458:	ldr	r3, [sl, #-1780]	; 0xfffff90c
   1845c:	add	r6, r8, r8, lsl #2
   18460:	mov	r0, fp
   18464:	mov	r1, #10
   18468:	add	r6, r3, r6, lsl #5
   1846c:	bl	11f94 <strchr@plt>
   18470:	mov	r2, #72	; 0x48
   18474:	mov	r1, r6
   18478:	add	fp, r0, #1
   1847c:	add	r0, r6, r2
   18480:	bl	11d60 <memcpy@plt>
   18484:	add	r1, r6, #56	; 0x38
   18488:	add	r2, r6, #48	; 0x30
   1848c:	add	r3, r6, #40	; 0x28
   18490:	add	ip, r6, #32
   18494:	str	r1, [sp, #24]
   18498:	str	r2, [sp, #20]
   1849c:	add	r1, r6, #24
   184a0:	add	r2, r6, #16
   184a4:	str	r3, [sp, #16]
   184a8:	add	r3, r6, #8
   184ac:	str	r1, [sp, #8]
   184b0:	str	r2, [sp, #4]
   184b4:	str	r3, [sp]
   184b8:	mov	r0, fp
   184bc:	str	ip, [sp, #12]
   184c0:	mov	r3, r6
   184c4:	add	r2, r6, #152	; 0x98
   184c8:	ldr	r1, [pc, #276]	; 185e4 <pclose@plt+0x6428>
   184cc:	bl	12108 <sscanf@plt>
   184d0:	cmp	r0, #3
   184d4:	bgt	18204 <pclose@plt+0x6048>
   184d8:	str	r8, [r9, #3108]	; 0xc24
   184dc:	add	sp, sp, #60	; 0x3c
   184e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   184e4:	str	r2, [r3, #2044]	; 0x7fc
   184e8:	bl	17d48 <pclose@plt+0x5b8c>
   184ec:	ldr	r0, [sl, #-1784]	; 0xfffff908
   184f0:	cmp	r0, #0
   184f4:	beq	18504 <pclose@plt+0x6348>
   184f8:	bl	12060 <fclose@plt>
   184fc:	mov	r3, #0
   18500:	str	r3, [sl, #-1784]	; 0xfffff908
   18504:	ldr	r0, [sl, #-1780]	; 0xfffff90c
   18508:	cmp	r0, #0
   1850c:	beq	18520 <pclose@plt+0x6364>
   18510:	bl	11d24 <free@plt>
   18514:	b	18018 <pclose@plt+0x5e5c>
   18518:	mov	fp, r0
   1851c:	b	1809c <pclose@plt+0x5ee0>
   18520:	ldr	r1, [pc, #192]	; 185e8 <pclose@plt+0x642c>
   18524:	ldr	r0, [pc, #192]	; 185ec <pclose@plt+0x6430>
   18528:	bl	12120 <fopen64@plt>
   1852c:	cmp	r0, #0
   18530:	mov	r4, r0
   18534:	str	r0, [sl, #-1784]	; 0xfffff908
   18538:	beq	185a8 <pclose@plt+0x63ec>
   1853c:	ldr	r2, [pc, #140]	; 185d0 <pclose@plt+0x6414>
   18540:	ldr	r3, [pc, #148]	; 185dc <pclose@plt+0x6420>
   18544:	ldr	r0, [r2]
   18548:	ldr	r3, [r3, #3112]	; 0xc28
   1854c:	add	r0, r0, #1
   18550:	add	r0, r0, r3
   18554:	add	r0, r0, r0, lsl #2
   18558:	lsl	r0, r0, #5
   1855c:	bl	156d4 <pclose@plt+0x3518>
   18560:	str	r0, [sl, #-1780]	; 0xfffff90c
   18564:	b	18024 <pclose@plt+0x5e68>
   18568:	add	r2, r2, r2, lsl #2
   1856c:	mov	r1, r4
   18570:	lsl	r2, r2, #5
   18574:	add	r0, r5, #160	; 0xa0
   18578:	bl	11fe8 <memset@plt>
   1857c:	b	181ec <pclose@plt+0x6030>
   18580:	mov	r3, #1024	; 0x400
   18584:	mov	r0, r3
   18588:	mov	r4, r3
   1858c:	str	r3, [sl, #-1772]	; 0xfffff914
   18590:	bl	156d4 <pclose@plt+0x3518>
   18594:	str	r0, [sl, #-1776]	; 0xfffff910
   18598:	b	1804c <pclose@plt+0x5e90>
   1859c:	ldr	r3, [pc, #76]	; 185f0 <pclose@plt+0x6434>
   185a0:	ldr	r0, [r3, #120]	; 0x78
   185a4:	bl	14f68 <pclose@plt+0x2dac>
   185a8:	ldr	r3, [pc, #64]	; 185f0 <pclose@plt+0x6434>
   185ac:	ldr	r4, [r3, #124]	; 0x7c
   185b0:	bl	11fac <__errno_location@plt>
   185b4:	ldr	r0, [r0]
   185b8:	bl	11eec <strerror@plt>
   185bc:	mov	r1, r0
   185c0:	mov	r0, r4
   185c4:	bl	137f4 <pclose@plt+0x1638>
   185c8:	bl	14f68 <pclose@plt+0x2dac>
   185cc:	andeq	r7, r3, r8
   185d0:	andeq	r7, r3, ip, lsr fp
   185d4:	andeq	r9, r3, r8, asr #22
   185d8:	andeq	r3, r2, r8, lsl #2
   185dc:	andeq	r7, r3, r0, asr fp
   185e0:	strdeq	r7, [r3], -r8
   185e4:	andeq	r3, r2, r4, lsr r1
   185e8:	andeq	r3, r2, ip, asr #1
   185ec:	strdeq	r3, [r2], -ip
   185f0:	andeq	lr, r5, r0, asr #28
   185f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   185f8:	sub	sp, sp, #5120	; 0x1400
   185fc:	ldr	r3, [pc, #876]	; 18970 <pclose@plt+0x67b4>
   18600:	sub	sp, sp, #52	; 0x34
   18604:	ldr	r2, [pc, #872]	; 18974 <pclose@plt+0x67b8>
   18608:	mov	r5, r1
   1860c:	add	r1, sp, #5120	; 0x1400
   18610:	ldr	r3, [r3]
   18614:	add	r1, r1, #44	; 0x2c
   18618:	ldr	sl, [pc, #856]	; 18978 <pclose@plt+0x67bc>
   1861c:	sub	r2, r2, #2880	; 0xb40
   18620:	str	r3, [r1]
   18624:	sub	r3, r2, #8
   18628:	str	r0, [sp, #32]
   1862c:	str	r3, [sp, #36]	; 0x24
   18630:	mov	r1, #10
   18634:	mov	r0, r5
   18638:	bl	11f94 <strchr@plt>
   1863c:	subs	r3, r0, #0
   18640:	str	r3, [sp, #24]
   18644:	beq	18874 <pclose@plt+0x66b8>
   18648:	ldr	r2, [sp, #24]
   1864c:	ldr	r3, [pc, #808]	; 1897c <pclose@plt+0x67c0>
   18650:	sub	r4, r2, r5
   18654:	cmp	r4, r3
   18658:	movcs	r4, r3
   1865c:	mov	r1, r5
   18660:	mov	r2, r4
   18664:	mov	r3, #512	; 0x200
   18668:	add	r0, sp, #556	; 0x22c
   1866c:	bl	11e20 <__memcpy_chk@plt>
   18670:	add	r3, sp, #1072	; 0x430
   18674:	mov	r8, r3
   18678:	add	r4, r3, r4
   1867c:	mov	r3, #0
   18680:	strb	r3, [r8, #-4]!
   18684:	strb	r3, [r4, #-516]	; 0xfffffdfc
   18688:	ldr	r3, [pc, #740]	; 18974 <pclose@plt+0x67b8>
   1868c:	add	r5, sp, #556	; 0x22c
   18690:	ldr	r9, [pc, #744]	; 18980 <pclose@plt+0x67c4>
   18694:	ldr	r6, [r3, #-3728]	; 0xfffff170
   18698:	ldr	fp, [sp, #36]	; 0x24
   1869c:	mov	r7, r5
   186a0:	mov	r4, r8
   186a4:	str	r8, [sp, #28]
   186a8:	ldrb	r3, [r7]
   186ac:	cmp	r3, #0
   186b0:	beq	1877c <pclose@plt+0x65c0>
   186b4:	ldrb	r3, [r5]
   186b8:	cmp	r3, #126	; 0x7e
   186bc:	ldrbeq	r3, [r5, #1]
   186c0:	subeq	r3, r3, #48	; 0x30
   186c4:	cmp	r3, #0
   186c8:	beq	187d8 <pclose@plt+0x661c>
   186cc:	blt	187d0 <pclose@plt+0x6614>
   186d0:	cmp	r3, #8
   186d4:	bgt	187d0 <pclose@plt+0x6614>
   186d8:	ldr	r2, [sl, #4]
   186dc:	add	r3, r3, #332	; 0x14c
   186e0:	mov	r1, #0
   186e4:	strb	r1, [r5]
   186e8:	mov	r0, r7
   186ec:	mov	r1, r6
   186f0:	ldr	r8, [r2, r3, lsl #2]
   186f4:	bl	17414 <pclose@plt+0x5258>
   186f8:	mov	r3, #512	; 0x200
   186fc:	mov	r1, r3
   18700:	str	r8, [sp, #4]
   18704:	str	fp, [sp, #16]
   18708:	str	r7, [sp, #12]
   1870c:	str	r9, [sp]
   18710:	mov	r2, #1
   18714:	str	r0, [sp, #8]
   18718:	add	r0, sp, #44	; 0x2c
   1871c:	bl	1218c <__snprintf_chk@plt>
   18720:	ldrb	r3, [r4]
   18724:	cmp	r3, #0
   18728:	beq	18738 <pclose@plt+0x657c>
   1872c:	ldrb	r3, [r4, #1]!
   18730:	cmp	r3, #0
   18734:	bne	1872c <pclose@plt+0x6570>
   18738:	mov	r1, r4
   1873c:	add	r2, sp, #44	; 0x2c
   18740:	ldrb	r3, [r2], #1
   18744:	mov	r4, r1
   18748:	add	r1, r1, #1
   1874c:	cmp	r3, #0
   18750:	strb	r3, [r1, #-1]
   18754:	bne	18740 <pclose@plt+0x6584>
   18758:	sub	r3, r5, r7
   1875c:	mov	r0, r7
   18760:	sub	r6, r6, r3
   18764:	bl	17370 <pclose@plt+0x51b4>
   18768:	add	r7, r5, #2
   1876c:	mov	r5, r7
   18770:	add	r6, r6, r0
   18774:	cmp	r6, #0
   18778:	bgt	186a8 <pclose@plt+0x64ec>
   1877c:	ldr	r3, [sp, #32]
   18780:	ldr	r8, [sp, #28]
   18784:	cmp	r3, #0
   18788:	beq	187e4 <pclose@plt+0x6628>
   1878c:	ldr	r1, [pc, #496]	; 18984 <pclose@plt+0x67c8>
   18790:	ldr	r2, [pc, #496]	; 18988 <pclose@plt+0x67cc>
   18794:	mov	r3, #2048	; 0x800
   18798:	add	r0, sp, #3104	; 0xc20
   1879c:	str	r1, [sp, #8]
   187a0:	str	r2, [sp]
   187a4:	str	r8, [sp, #4]
   187a8:	add	r0, r0, #12
   187ac:	mov	r1, r3
   187b0:	mov	r2, #1
   187b4:	bl	1218c <__snprintf_chk@plt>
   187b8:	add	r0, sp, #3104	; 0xc20
   187bc:	add	r0, r0, #12
   187c0:	bl	12024 <putp@plt>
   187c4:	ldr	r3, [sp, #24]
   187c8:	add	r5, r3, #1
   187cc:	b	18630 <pclose@plt+0x6474>
   187d0:	add	r5, r5, #1
   187d4:	b	18774 <pclose@plt+0x65b8>
   187d8:	strb	r3, [r5, #1]
   187dc:	strb	r3, [r5, #2]
   187e0:	b	186d8 <pclose@plt+0x651c>
   187e4:	ldr	r1, [pc, #416]	; 1898c <pclose@plt+0x67d0>
   187e8:	ldr	r2, [pc, #408]	; 18988 <pclose@plt+0x67cc>
   187ec:	add	r4, sp, #3104	; 0xc20
   187f0:	mov	r3, #2048	; 0x800
   187f4:	add	r4, r4, #12
   187f8:	str	r1, [sp, #8]
   187fc:	str	r2, [sp]
   18800:	mov	r1, r3
   18804:	str	r8, [sp, #4]
   18808:	mov	r0, r4
   1880c:	mov	r2, #1
   18810:	bl	1218c <__snprintf_chk@plt>
   18814:	ldr	r3, [pc, #344]	; 18974 <pclose@plt+0x67b8>
   18818:	ldr	r3, [r3, #-3988]	; 0xfffff06c
   1881c:	cmp	r3, #0
   18820:	bne	188f0 <pclose@plt+0x6734>
   18824:	ldr	r2, [pc, #356]	; 18990 <pclose@plt+0x67d4>
   18828:	ldr	r3, [r2, #2048]	; 0x800
   1882c:	cmp	r3, #0
   18830:	blt	187c4 <pclose@plt+0x6608>
   18834:	ldr	r0, [pc, #312]	; 18974 <pclose@plt+0x67b8>
   18838:	ldr	r1, [r0, #-4088]	; 0xfffff008
   1883c:	cmp	r3, r1
   18840:	bge	187c4 <pclose@plt+0x6608>
   18844:	ldr	r5, [r0, #-3700]	; 0xfffff18c
   18848:	add	r1, r3, #1
   1884c:	add	r5, r5, r3, lsl #11
   18850:	str	r1, [r2, #2048]	; 0x800
   18854:	mov	r0, r5
   18858:	mov	r1, r4
   1885c:	bl	11ca0 <strcmp@plt>
   18860:	cmp	r0, #0
   18864:	bne	18954 <pclose@plt+0x6798>
   18868:	ldr	r0, [pc, #292]	; 18994 <pclose@plt+0x67d8>
   1886c:	bl	12024 <putp@plt>
   18870:	b	187c4 <pclose@plt+0x6608>
   18874:	ldrb	r3, [r5]
   18878:	cmp	r3, #0
   1887c:	beq	188c8 <pclose@plt+0x670c>
   18880:	ldr	r3, [pc, #236]	; 18974 <pclose@plt+0x67b8>
   18884:	mov	r0, r5
   18888:	ldr	r1, [r3, #-3728]	; 0xfffff170
   1888c:	sub	r1, r1, #1
   18890:	bl	17414 <pclose@plt+0x5258>
   18894:	ldr	r2, [pc, #252]	; 18998 <pclose@plt+0x67dc>
   18898:	mov	r3, #2048	; 0x800
   1889c:	str	r2, [sp]
   188a0:	str	r5, [sp, #8]
   188a4:	mov	r1, r3
   188a8:	mov	r2, #1
   188ac:	str	r0, [sp, #4]
   188b0:	add	r0, sp, #3104	; 0xc20
   188b4:	add	r0, r0, #12
   188b8:	bl	1218c <__snprintf_chk@plt>
   188bc:	add	r0, sp, #3104	; 0xc20
   188c0:	add	r0, r0, #12
   188c4:	bl	12024 <putp@plt>
   188c8:	add	r3, sp, #5120	; 0x1400
   188cc:	add	r3, r3, #44	; 0x2c
   188d0:	ldr	r2, [r3]
   188d4:	ldr	r3, [pc, #148]	; 18970 <pclose@plt+0x67b4>
   188d8:	ldr	r3, [r3]
   188dc:	cmp	r2, r3
   188e0:	bne	1896c <pclose@plt+0x67b0>
   188e4:	add	sp, sp, #5120	; 0x1400
   188e8:	add	sp, sp, #52	; 0x34
   188ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   188f0:	cmp	r0, #0
   188f4:	movlt	r2, r4
   188f8:	blt	18940 <pclose@plt+0x6784>
   188fc:	ldr	r2, [pc, #152]	; 1899c <pclose@plt+0x67e0>
   18900:	cmp	r0, r2
   18904:	addls	r2, r4, r0
   18908:	addhi	r2, r4, r2
   1890c:	cmp	r2, r4
   18910:	bls	18940 <pclose@plt+0x6784>
   18914:	ldrb	r3, [r2, #-1]
   18918:	cmp	r3, #32
   1891c:	bne	18940 <pclose@plt+0x6784>
   18920:	sub	r3, r2, #1
   18924:	b	18934 <pclose@plt+0x6778>
   18928:	ldrb	r1, [r3, #-1]!
   1892c:	cmp	r1, #32
   18930:	bne	18940 <pclose@plt+0x6784>
   18934:	cmp	r3, r4
   18938:	mov	r2, r3
   1893c:	bne	18928 <pclose@plt+0x676c>
   18940:	mov	r3, #0
   18944:	mov	r0, r4
   18948:	strb	r3, [r2]
   1894c:	bl	12024 <putp@plt>
   18950:	b	187c4 <pclose@plt+0x6608>
   18954:	mov	r1, r4
   18958:	mov	r0, r5
   1895c:	bl	11e68 <strcpy@plt>
   18960:	mov	r0, r5
   18964:	bl	12024 <putp@plt>
   18968:	b	187c4 <pclose@plt+0x6608>
   1896c:	bl	11da8 <__stack_chk_fail@plt>
   18970:	strdeq	r6, [r3], -r0
   18974:	andeq	r9, r3, r8, asr #22
   18978:	andeq	r7, r3, r0, asr fp
   1897c:	strdeq	r0, [r0], -sp
   18980:	andeq	r3, r2, r4, ror #2
   18984:	andeq	r8, r3, r4, ror fp
   18988:	andeq	r3, r2, r0, ror r1
   1898c:	andeq	r9, r3, r0, lsr #32
   18990:	andeq	r7, r3, r8
   18994:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   18998:	ldrdeq	r3, [r2], -r4
   1899c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   189a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   189a4:	vpush	{d8-d9}
   189a8:	ldrd	r2, [r0, #72]	; 0x48
   189ac:	ldrd	r6, [r0]
   189b0:	ldr	r4, [pc, #1180]	; 18e54 <pclose@plt+0x6c98>
   189b4:	sub	sp, sp, #636	; 0x27c
   189b8:	subs	r6, r6, r2
   189bc:	sbc	r7, r7, r3
   189c0:	ldr	r3, [r4]
   189c4:	cmp	r6, #0
   189c8:	sbcs	r2, r7, #0
   189cc:	mov	r5, r1
   189d0:	strd	r6, [sp, #88]	; 0x58
   189d4:	str	r3, [sp, #628]	; 0x274
   189d8:	movlt	r2, #0
   189dc:	movlt	r3, #0
   189e0:	strdlt	r2, [sp, #88]	; 0x58
   189e4:	ldrd	r2, [r0, #88]	; 0x58
   189e8:	ldrd	r6, [r0, #16]
   189ec:	subs	r6, r6, r2
   189f0:	sbc	r7, r7, r3
   189f4:	cmp	r6, #0
   189f8:	sbcs	r3, r7, #0
   189fc:	strd	r6, [sp, #80]	; 0x50
   18a00:	movlt	r2, #0
   18a04:	movlt	r3, #0
   18a08:	strdlt	r2, [sp, #80]	; 0x50
   18a0c:	ldrd	r2, [r0, #80]	; 0x50
   18a10:	ldrd	r6, [r0, #8]
   18a14:	subs	r6, r6, r2
   18a18:	sbc	r7, r7, r3
   18a1c:	cmp	r6, #0
   18a20:	sbcs	r3, r7, #0
   18a24:	strd	r6, [sp, #72]	; 0x48
   18a28:	movlt	r2, #0
   18a2c:	movlt	r3, #0
   18a30:	strdlt	r2, [sp, #72]	; 0x48
   18a34:	ldrd	r2, [r0, #96]	; 0x60
   18a38:	ldrd	r6, [r0, #24]
   18a3c:	subs	r6, r6, r2
   18a40:	sbc	r7, r7, r3
   18a44:	cmp	r6, #0
   18a48:	sbcs	r3, r7, #0
   18a4c:	strd	r6, [sp, #96]	; 0x60
   18a50:	movlt	r2, #0
   18a54:	movlt	r3, #0
   18a58:	strdlt	r2, [sp, #96]	; 0x60
   18a5c:	ldrd	r2, [r0, #104]	; 0x68
   18a60:	ldrd	r6, [r0, #32]
   18a64:	subs	r6, r6, r2
   18a68:	sbc	r7, r7, r3
   18a6c:	cmp	r6, #0
   18a70:	sbcs	r3, r7, #0
   18a74:	strd	r6, [sp, #104]	; 0x68
   18a78:	movlt	r2, #0
   18a7c:	movlt	r3, #0
   18a80:	strdlt	r2, [sp, #104]	; 0x68
   18a84:	ldrd	r2, [r0, #112]	; 0x70
   18a88:	ldrd	r6, [r0, #40]	; 0x28
   18a8c:	subs	r6, r6, r2
   18a90:	sbc	r7, r7, r3
   18a94:	cmp	r6, #0
   18a98:	sbcs	r3, r7, #0
   18a9c:	strd	r6, [sp, #64]	; 0x40
   18aa0:	movlt	r2, #0
   18aa4:	movlt	r3, #0
   18aa8:	strdlt	r2, [sp, #64]	; 0x40
   18aac:	ldrd	r6, [r0, #48]	; 0x30
   18ab0:	ldrd	sl, [r0, #120]	; 0x78
   18ab4:	subs	r6, r6, sl
   18ab8:	sbc	r7, r7, fp
   18abc:	mov	r3, r7
   18ac0:	mov	r2, r6
   18ac4:	cmp	r6, #0
   18ac8:	strd	r2, [sp, #56]	; 0x38
   18acc:	sbcs	r3, r3, #0
   18ad0:	movlt	r2, #0
   18ad4:	movlt	r3, #0
   18ad8:	strdlt	r2, [sp, #56]	; 0x38
   18adc:	ldrd	r2, [r0, #128]	; 0x80
   18ae0:	ldrd	r6, [r0, #56]	; 0x38
   18ae4:	ldrd	r8, [r0, #144]	; 0x90
   18ae8:	ldrd	r0, [sp, #56]	; 0x38
   18aec:	subs	r6, r6, r2
   18af0:	sbc	r7, r7, r3
   18af4:	cmp	r6, #0
   18af8:	sbcs	r3, r7, #0
   18afc:	mov	sl, r6
   18b00:	mov	fp, r7
   18b04:	ldrd	r2, [sp, #80]	; 0x50
   18b08:	ldrd	r6, [sp, #88]	; 0x58
   18b0c:	movlt	sl, #0
   18b10:	movlt	fp, #0
   18b14:	adds	r2, r2, r6
   18b18:	adc	r3, r3, r7
   18b1c:	ldrd	r6, [sp, #72]	; 0x48
   18b20:	adds	r6, r6, r2
   18b24:	adc	r7, r7, r3
   18b28:	mov	r2, r6
   18b2c:	mov	r3, r7
   18b30:	ldrd	r6, [sp, #96]	; 0x60
   18b34:	adds	r6, r6, r2
   18b38:	adc	r7, r7, r3
   18b3c:	mov	r2, r6
   18b40:	mov	r3, r7
   18b44:	ldrd	r6, [sp, #104]	; 0x68
   18b48:	adds	r6, r6, r2
   18b4c:	adc	r7, r7, r3
   18b50:	mov	r3, r7
   18b54:	mov	r2, r6
   18b58:	ldrd	r6, [sp, #64]	; 0x40
   18b5c:	adds	r6, r6, r2
   18b60:	adc	r7, r7, r3
   18b64:	adds	r0, r0, r6
   18b68:	adc	r1, r1, r7
   18b6c:	adds	r6, r0, sl
   18b70:	adc	r7, r1, fp
   18b74:	cmp	r6, r8
   18b78:	sbcs	r3, r7, r9
   18b7c:	blt	18d1c <pclose@plt+0x6b60>
   18b80:	cmp	r6, #1
   18b84:	sbcs	r3, r7, #0
   18b88:	blt	18e34 <pclose@plt+0x6c78>
   18b8c:	mov	r0, r6
   18b90:	mov	r1, r7
   18b94:	bl	22910 <pclose@plt+0x10754>
   18b98:	vldr	s15, [pc, #688]	; 18e50 <pclose@plt+0x6c94>
   18b9c:	vmov	s14, r0
   18ba0:	vdiv.f32	s16, s15, s14
   18ba4:	ldr	r9, [pc, #684]	; 18e58 <pclose@plt+0x6c9c>
   18ba8:	ldrd	r0, [sp, #88]	; 0x58
   18bac:	ldr	r3, [r9, #4]
   18bb0:	ldr	r8, [r3, #212]	; 0xd4
   18bb4:	cmp	r8, #0
   18bb8:	beq	18d50 <pclose@plt+0x6b94>
   18bbc:	ldrd	r2, [sp, #72]	; 0x48
   18bc0:	sub	r8, r8, #1
   18bc4:	add	r9, sp, #116	; 0x74
   18bc8:	adds	r0, r0, r2
   18bcc:	adc	r1, r1, r3
   18bd0:	bl	22910 <pclose@plt+0x10754>
   18bd4:	ldrd	r6, [sp, #64]	; 0x40
   18bd8:	ldrd	r2, [sp, #80]	; 0x50
   18bdc:	add	r8, r8, r8, lsl #1
   18be0:	adds	r2, r2, r6
   18be4:	adc	r3, r3, r7
   18be8:	ldr	r7, [pc, #620]	; 18e5c <pclose@plt+0x6ca0>
   18bec:	vmov	s15, r0
   18bf0:	ldrd	r0, [sp, #56]	; 0x38
   18bf4:	vmul.f32	s17, s15, s16
   18bf8:	adds	r0, r0, r2
   18bfc:	adc	r1, r1, r3
   18c00:	bl	22910 <pclose@plt+0x10754>
   18c04:	sub	r3, r7, #3680	; 0xe60
   18c08:	vldr	d5, [pc, #568]	; 18e48 <pclose@plt+0x6c8c>
   18c0c:	vldr	s12, [r3, #-8]
   18c10:	ldr	r3, [r7, #-3692]	; 0xfffff194
   18c14:	vmul.f32	s14, s12, s17
   18c18:	vcvt.f64.f32	d7, s14
   18c1c:	vadd.f64	d7, d7, d5
   18c20:	vcvt.s32.f64	s15, d7
   18c24:	vmov	r2, s15
   18c28:	vmov	s15, r0
   18c2c:	mov	r0, r9
   18c30:	vmul.f32	s16, s15, s16
   18c34:	vmul.f32	s12, s12, s16
   18c38:	vcvt.f64.f32	d6, s12
   18c3c:	vadd.f64	d6, d6, d5
   18c40:	vcvt.s32.f64	s15, d6
   18c44:	vmov	r6, s15
   18c48:	add	r1, r2, r6
   18c4c:	cmp	r1, r3
   18c50:	subgt	r6, r3, r2
   18c54:	ldr	r3, [pc, #516]	; 18e60 <pclose@plt+0x6ca4>
   18c58:	add	r8, r3, r8, lsl #2
   18c5c:	mov	r3, #128	; 0x80
   18c60:	ldr	sl, [r8, #384]	; 0x180
   18c64:	ldr	r1, [r8, #376]	; 0x178
   18c68:	stm	sp, {r1, r2, sl}
   18c6c:	mov	r1, r3
   18c70:	mov	r2, #1
   18c74:	bl	1218c <__snprintf_chk@plt>
   18c78:	ldr	r2, [r8, #380]	; 0x17c
   18c7c:	mov	r3, #128	; 0x80
   18c80:	add	r8, sp, #244	; 0xf4
   18c84:	stm	sp, {r2, r6, sl}
   18c88:	mov	r1, r3
   18c8c:	mov	r2, #1
   18c90:	mov	r0, r8
   18c94:	bl	1218c <__snprintf_chk@plt>
   18c98:	ldr	r2, [pc, #452]	; 18e64 <pclose@plt+0x6ca8>
   18c9c:	mov	r3, #256	; 0x100
   18ca0:	add	r6, sp, #372	; 0x174
   18ca4:	mov	r1, r3
   18ca8:	stm	sp, {r2, r9}
   18cac:	str	r8, [sp, #8]
   18cb0:	mov	r2, #1
   18cb4:	mov	r0, r6
   18cb8:	bl	1218c <__snprintf_chk@plt>
   18cbc:	vadd.f32	s12, s17, s16
   18cc0:	vcvt.f64.f32	d7, s16
   18cc4:	vcvt.f64.f32	d5, s17
   18cc8:	ldr	r3, [r7, #-3692]	; 0xfffff194
   18ccc:	mov	r1, r5
   18cd0:	add	r3, r3, #4
   18cd4:	str	r3, [sp, #16]
   18cd8:	str	r6, [sp, #20]
   18cdc:	vcvt.f64.f32	d6, s12
   18ce0:	vstr	d7, [sp]
   18ce4:	vmov	r2, r3, d5
   18ce8:	ldr	r0, [pc, #376]	; 18e68 <pclose@plt+0x6cac>
   18cec:	vstr	d6, [sp, #8]
   18cf0:	bl	137f4 <pclose@plt+0x1638>
   18cf4:	mov	r1, r0
   18cf8:	mov	r0, #0
   18cfc:	bl	185f4 <pclose@plt+0x6438>
   18d00:	ldr	r2, [sp, #628]	; 0x274
   18d04:	ldr	r3, [r4]
   18d08:	cmp	r2, r3
   18d0c:	bne	18e30 <pclose@plt+0x6c74>
   18d10:	add	sp, sp, #636	; 0x27c
   18d14:	vpop	{d8-d9}
   18d18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18d1c:	mov	sl, #0
   18d20:	mov	fp, #0
   18d24:	mov	r2, #1
   18d28:	mov	r3, #0
   18d2c:	strd	sl, [sp, #56]	; 0x38
   18d30:	strd	sl, [sp, #64]	; 0x40
   18d34:	strd	sl, [sp, #104]	; 0x68
   18d38:	strd	sl, [sp, #72]	; 0x48
   18d3c:	strd	sl, [sp, #80]	; 0x50
   18d40:	strd	sl, [sp, #88]	; 0x58
   18d44:	vldr	s16, [pc, #260]	; 18e50 <pclose@plt+0x6c94>
   18d48:	strd	r2, [sp, #96]	; 0x60
   18d4c:	b	18ba4 <pclose@plt+0x69e8>
   18d50:	bl	22910 <pclose@plt+0x10754>
   18d54:	mov	r1, fp
   18d58:	ldr	r9, [r9, #4020]	; 0xfb4
   18d5c:	vmov	s15, r0
   18d60:	mov	r0, sl
   18d64:	vmul.f32	s18, s15, s16
   18d68:	bl	22910 <pclose@plt+0x10754>
   18d6c:	vcvt.f64.f32	d9, s18
   18d70:	vmov	s15, r0
   18d74:	ldrd	r0, [sp, #56]	; 0x38
   18d78:	vmul.f32	s14, s15, s16
   18d7c:	vcvt.f64.f32	d7, s14
   18d80:	vstr	d7, [sp, #48]	; 0x30
   18d84:	bl	22910 <pclose@plt+0x10754>
   18d88:	vmov	s15, r0
   18d8c:	ldrd	r0, [sp, #64]	; 0x40
   18d90:	vmul.f32	s14, s15, s16
   18d94:	vcvt.f64.f32	d7, s14
   18d98:	vstr	d7, [sp, #40]	; 0x28
   18d9c:	bl	22910 <pclose@plt+0x10754>
   18da0:	vmov	s15, r0
   18da4:	ldrd	r0, [sp, #104]	; 0x68
   18da8:	vmul.f32	s14, s15, s16
   18dac:	vcvt.f64.f32	d7, s14
   18db0:	vstr	d7, [sp, #32]
   18db4:	bl	22910 <pclose@plt+0x10754>
   18db8:	vmov	s15, r0
   18dbc:	ldrd	r0, [sp, #96]	; 0x60
   18dc0:	vmul.f32	s14, s15, s16
   18dc4:	vcvt.f64.f32	d7, s14
   18dc8:	vstr	d7, [sp, #24]
   18dcc:	bl	22910 <pclose@plt+0x10754>
   18dd0:	vmov	s15, r0
   18dd4:	ldrd	r0, [sp, #72]	; 0x48
   18dd8:	vmul.f32	s14, s15, s16
   18ddc:	vcvt.f64.f32	d7, s14
   18de0:	vstr	d7, [sp, #16]
   18de4:	bl	22910 <pclose@plt+0x10754>
   18de8:	vmov	s15, r0
   18dec:	ldrd	r0, [sp, #80]	; 0x50
   18df0:	vmul.f32	s14, s15, s16
   18df4:	vcvt.f64.f32	d7, s14
   18df8:	vstr	d7, [sp, #8]
   18dfc:	bl	22910 <pclose@plt+0x10754>
   18e00:	mov	r1, r5
   18e04:	vmov	r2, r3, d9
   18e08:	vmov	s15, r0
   18e0c:	mov	r0, r9
   18e10:	vmul.f32	s14, s15, s16
   18e14:	vcvt.f64.f32	d7, s14
   18e18:	vstr	d7, [sp]
   18e1c:	bl	137f4 <pclose@plt+0x1638>
   18e20:	mov	r1, r0
   18e24:	mov	r0, r8
   18e28:	bl	185f4 <pclose@plt+0x6438>
   18e2c:	b	18d00 <pclose@plt+0x6b44>
   18e30:	bl	11da8 <__stack_chk_fail@plt>
   18e34:	mov	r2, #1
   18e38:	mov	r3, #0
   18e3c:	vldr	s16, [pc, #12]	; 18e50 <pclose@plt+0x6c94>
   18e40:	strd	r2, [sp, #96]	; 0x60
   18e44:	b	18ba4 <pclose@plt+0x69e8>
   18e48:	andeq	r0, r0, r0
   18e4c:	svccc	0x00e00000
   18e50:	sbcmi	r0, r8, #0
   18e54:	strdeq	r6, [r3], -r0
   18e58:	andeq	r7, r3, r0, asr fp
   18e5c:	andeq	r9, r3, r8, asr #22
   18e60:	andeq	r2, r2, ip, lsl #25
   18e64:	andeq	r3, r2, r0, ror #21
   18e68:	andeq	r3, r2, r8, ror r1
   18e6c:	push	{r4, r5, r6, r7, r8, lr}
   18e70:	sub	sp, sp, #2336	; 0x920
   18e74:	ldr	r7, [pc, #292]	; 18fa0 <pclose@plt+0x6de4>
   18e78:	ldr	r6, [pc, #292]	; 18fa4 <pclose@plt+0x6de8>
   18e7c:	sub	sp, sp, #8
   18e80:	ldr	r1, [r7, #-3728]	; 0xfffff170
   18e84:	ldr	r3, [r6]
   18e88:	sub	r1, r1, #2
   18e8c:	mov	r4, r0
   18e90:	str	r3, [sp, #2340]	; 0x924
   18e94:	bl	17414 <pclose@plt+0x5258>
   18e98:	ldr	r2, [pc, #264]	; 18fa8 <pclose@plt+0x6dec>
   18e9c:	mov	r3, #256	; 0x100
   18ea0:	add	r5, sp, #36	; 0x24
   18ea4:	mov	r1, r3
   18ea8:	str	r4, [sp, #8]
   18eac:	str	r2, [sp]
   18eb0:	mov	r2, #1
   18eb4:	ldr	r8, [pc, #240]	; 18fac <pclose@plt+0x6df0>
   18eb8:	str	r0, [sp, #4]
   18ebc:	mov	r0, r5
   18ec0:	bl	1218c <__snprintf_chk@plt>
   18ec4:	mov	r0, r5
   18ec8:	bl	17370 <pclose@plt+0x51b4>
   18ecc:	ldr	r3, [r8, #4092]	; 0xffc
   18ed0:	cmp	r3, #0
   18ed4:	mov	r4, r0
   18ed8:	ldreq	r0, [pc, #208]	; 18fb0 <pclose@plt+0x6df4>
   18edc:	bne	18f8c <pclose@plt+0x6dd0>
   18ee0:	ldr	lr, [r8, #4]
   18ee4:	ldr	r3, [pc, #200]	; 18fb4 <pclose@plt+0x6df8>
   18ee8:	ldr	r2, [r7, #-3728]	; 0xfffff170
   18eec:	add	lr, lr, #520	; 0x208
   18ef0:	add	ip, r3, #1152	; 0x480
   18ef4:	add	r1, r3, #1056	; 0x420
   18ef8:	str	lr, [sp, #8]
   18efc:	sub	r2, r2, #2
   18f00:	ldr	lr, [pc, #176]	; 18fb8 <pclose@plt+0x6dfc>
   18f04:	add	ip, ip, #12
   18f08:	add	r1, r1, #12
   18f0c:	add	r2, r2, r4
   18f10:	str	r3, [sp, #28]
   18f14:	mov	r3, #2048	; 0x800
   18f18:	str	ip, [sp, #24]
   18f1c:	str	lr, [sp]
   18f20:	str	r0, [sp, #4]
   18f24:	str	r1, [sp, #20]
   18f28:	str	r2, [sp, #12]
   18f2c:	mov	r1, r3
   18f30:	mov	r2, #1
   18f34:	str	r5, [sp, #16]
   18f38:	add	r0, sp, #292	; 0x124
   18f3c:	bl	1218c <__snprintf_chk@plt>
   18f40:	add	r0, sp, #292	; 0x124
   18f44:	bl	12024 <putp@plt>
   18f48:	ldr	r3, [pc, #108]	; 18fbc <pclose@plt+0x6e00>
   18f4c:	ldr	r0, [r3]
   18f50:	bl	11ce8 <fflush@plt>
   18f54:	mov	r0, r5
   18f58:	bl	11f7c <strlen@plt>
   18f5c:	ldr	r3, [r7, #-3728]	; 0xfffff170
   18f60:	ldr	r2, [sp, #2340]	; 0x924
   18f64:	sub	r0, r0, r4
   18f68:	add	r0, r0, #1
   18f6c:	cmp	r0, r3
   18f70:	subge	r0, r3, #1
   18f74:	ldr	r3, [r6]
   18f78:	cmp	r2, r3
   18f7c:	bne	18f9c <pclose@plt+0x6de0>
   18f80:	add	sp, sp, #2336	; 0x920
   18f84:	add	sp, sp, #8
   18f88:	pop	{r4, r5, r6, r7, r8, pc}
   18f8c:	ldr	r1, [r7, #-1768]	; 0xfffff918
   18f90:	mov	r0, #0
   18f94:	bl	14d48 <pclose@plt+0x2b8c>
   18f98:	b	18ee0 <pclose@plt+0x6d24>
   18f9c:	bl	11da8 <__stack_chk_fail@plt>
   18fa0:	andeq	r9, r3, r8, asr #22
   18fa4:	strdeq	r6, [r3], -r0
   18fa8:	ldrdeq	r3, [r2], -r4
   18fac:	andeq	r7, r3, r0, asr fp
   18fb0:	muleq	r2, r8, r2
   18fb4:	andeq	r8, r3, r4, ror fp
   18fb8:	andeq	r3, r2, r4, lsr #3
   18fbc:	andeq	r7, r3, r8, lsl fp
   18fc0:	push	{r4, r5, r6, lr}
   18fc4:	cmp	r0, #0
   18fc8:	ldr	r5, [pc, #120]	; 19048 <pclose@plt+0x6e8c>
   18fcc:	ldr	r4, [r5, #4]
   18fd0:	beq	1901c <pclose@plt+0x6e60>
   18fd4:	cmp	r0, #97	; 0x61
   18fd8:	beq	19040 <pclose@plt+0x6e84>
   18fdc:	bgt	19010 <pclose@plt+0x6e54>
   18fe0:	sub	r0, r0, #49	; 0x31
   18fe4:	cmp	r0, #3
   18fe8:	bhi	19004 <pclose@plt+0x6e48>
   18fec:	add	r3, r0, r0, lsl #1
   18ff0:	ldr	r2, [pc, #84]	; 1904c <pclose@plt+0x6e90>
   18ff4:	rsb	r3, r3, r3, lsl #4
   18ff8:	rsb	r3, r3, r3, lsl #5
   18ffc:	add	r4, r3, r0
   19000:	add	r4, r4, r2
   19004:	str	r4, [r5, #4]
   19008:	mov	r0, r4
   1900c:	pop	{r4, r5, r6, pc}
   19010:	cmp	r0, #119	; 0x77
   19014:	ldreq	r4, [r4, #1392]	; 0x570
   19018:	b	19004 <pclose@plt+0x6e48>
   1901c:	ldr	r3, [pc, #44]	; 19050 <pclose@plt+0x6e94>
   19020:	ldr	r0, [r3, #64]	; 0x40
   19024:	bl	18e6c <pclose@plt+0x6cb0>
   19028:	mov	r0, #1
   1902c:	bl	16f54 <pclose@plt+0x4d98>
   19030:	cmp	r0, #0
   19034:	ble	19008 <pclose@plt+0x6e4c>
   19038:	cmp	r0, #97	; 0x61
   1903c:	bne	18fdc <pclose@plt+0x6e20>
   19040:	ldr	r4, [r4, #1388]	; 0x56c
   19044:	b	19004 <pclose@plt+0x6e48>
   19048:	andeq	r7, r3, r0, asr fp
   1904c:	andeq	sp, r5, ip, lsr r8
   19050:	andeq	lr, r5, r0, asr #28
   19054:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19058:	mov	r7, r0
   1905c:	ldr	r6, [pc, #1136]	; 194d4 <pclose@plt+0x7318>
   19060:	sub	sp, sp, #28
   19064:	ldr	r4, [r6, #-1764]	; 0xfffff91c
   19068:	cmp	r4, #0
   1906c:	beq	19428 <pclose@plt+0x726c>
   19070:	mov	r0, r7
   19074:	str	r4, [r6, #-1760]	; 0xfffff920
   19078:	bl	18e6c <pclose@plt+0x6cb0>
   1907c:	ldr	r5, [pc, #1108]	; 194d8 <pclose@plt+0x731c>
   19080:	ldr	r2, [pc, #1108]	; 194dc <pclose@plt+0x7320>
   19084:	mov	r1, #0
   19088:	ldr	fp, [pc, #1104]	; 194e0 <pclose@plt+0x7324>
   1908c:	mov	r8, #0
   19090:	mov	r9, r0
   19094:	sub	r0, r5, #12
   19098:	bl	11fe8 <memset@plt>
   1909c:	ldr	r3, [r6, #-1496]	; 0xfffffa28
   190a0:	cmp	r3, #0
   190a4:	subne	r0, r5, #1232	; 0x4d0
   190a8:	subeq	r0, r5, #2336	; 0x920
   190ac:	subne	r0, r0, #8
   190b0:	subeq	r0, r0, #4
   190b4:	bl	12024 <putp@plt>
   190b8:	ldr	r3, [pc, #1060]	; 194e4 <pclose@plt+0x7328>
   190bc:	add	r3, r3, #28
   190c0:	str	r3, [sp, #16]
   190c4:	ldr	r0, [fp]
   190c8:	sub	r7, r5, #12
   190cc:	bl	11ce8 <fflush@plt>
   190d0:	mov	r0, r7
   190d4:	bl	11f7c <strlen@plt>
   190d8:	mov	sl, r0
   190dc:	mov	r0, #2
   190e0:	bl	16f54 <pclose@plt+0x4d98>
   190e4:	cmp	r0, #131	; 0x83
   190e8:	mov	r4, r0
   190ec:	beq	19414 <pclose@plt+0x7258>
   190f0:	ble	19138 <pclose@plt+0x6f7c>
   190f4:	cmp	r0, #136	; 0x88
   190f8:	beq	19408 <pclose@plt+0x724c>
   190fc:	ble	191e0 <pclose@plt+0x7024>
   19100:	cmp	r0, #138	; 0x8a
   19104:	beq	193d8 <pclose@plt+0x721c>
   19108:	blt	19370 <pclose@plt+0x71b4>
   1910c:	cmp	r0, #139	; 0x8b
   19110:	bne	191f8 <pclose@plt+0x703c>
   19114:	add	r1, r8, #1
   19118:	add	r1, r7, r1
   1911c:	add	r0, r7, r8
   19120:	rsb	r2, r8, #255	; 0xff
   19124:	bl	11d18 <memmove@plt>
   19128:	mov	r3, #0
   1912c:	strb	r3, [r6, #-1500]	; 0xfffffa24
   19130:	add	r7, r8, r9
   19134:	b	192c4 <pclose@plt+0x7108>
   19138:	cmp	r0, #27
   1913c:	beq	191d0 <pclose@plt+0x7014>
   19140:	bgt	19258 <pclose@plt+0x709c>
   19144:	cmp	r0, #0
   19148:	beq	191d0 <pclose@plt+0x7014>
   1914c:	cmp	r0, #10
   19150:	bne	191f8 <pclose@plt+0x703c>
   19154:	ldr	sl, [r6, #-1764]	; 0xfffff91c
   19158:	mov	r8, #0
   1915c:	mov	r4, sl
   19160:	sub	r9, r5, #12
   19164:	str	sl, [r6, #-1760]	; 0xfffff920
   19168:	b	19184 <pclose@plt+0x6fc8>
   1916c:	ldr	r3, [r4]
   19170:	cmp	r3, #0
   19174:	beq	19448 <pclose@plt+0x728c>
   19178:	add	r8, r8, #1
   1917c:	mov	r4, r3
   19180:	str	r3, [r6, #-1760]	; 0xfffff920
   19184:	ldr	r7, [r4, #8]
   19188:	mov	r1, r9
   1918c:	mov	r0, r7
   19190:	bl	11ca0 <strcmp@plt>
   19194:	cmp	r0, #0
   19198:	bne	1916c <pclose@plt+0x6fb0>
   1919c:	cmp	r8, #1
   191a0:	ble	191d4 <pclose@plt+0x7018>
   191a4:	ldr	r3, [r4]
   191a8:	ldr	r2, [r4, #4]
   191ac:	cmp	r3, #0
   191b0:	strne	r2, [r3, #4]
   191b4:	ldrne	r2, [r4, #4]
   191b8:	str	r3, [r2]
   191bc:	ldr	r3, [sl]
   191c0:	str	r4, [r3, #4]
   191c4:	stm	r4, {r3, sl}
   191c8:	str	r4, [sl]
   191cc:	b	191d4 <pclose@plt+0x7018>
   191d0:	strb	r4, [r6, #-1756]	; 0xfffff924
   191d4:	sub	r0, r5, #12
   191d8:	add	sp, sp, #28
   191dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   191e0:	cmp	r0, #132	; 0x84
   191e4:	beq	193a0 <pclose@plt+0x71e4>
   191e8:	cmp	r0, #135	; 0x87
   191ec:	moveq	r7, r9
   191f0:	moveq	r8, #0
   191f4:	beq	192c4 <pclose@plt+0x7108>
   191f8:	bl	11f40 <__ctype_b_loc@plt>
   191fc:	lsl	r3, r4, #1
   19200:	cmp	r8, #253	; 0xfd
   19204:	movgt	r2, #0
   19208:	movle	r2, #1
   1920c:	add	r7, r8, r9
   19210:	ldr	r1, [r0]
   19214:	ldrh	r3, [r1, r3]
   19218:	ands	r3, r2, r3, lsr #14
   1921c:	beq	192c4 <pclose@plt+0x7108>
   19220:	ldr	r1, [r6, #-3728]	; 0xfffff170
   19224:	add	r3, r7, #1
   19228:	cmp	r3, r1
   1922c:	bge	192c4 <pclose@plt+0x7108>
   19230:	ldr	r2, [r6, #-1496]	; 0xfffffa28
   19234:	add	r3, r8, #1
   19238:	cmp	sl, #253	; 0xfd
   1923c:	cmpls	r2, #0
   19240:	beq	194a4 <pclose@plt+0x72e8>
   19244:	add	r8, r6, r8
   19248:	add	r7, r9, r3
   1924c:	strb	r4, [r8, #-1756]	; 0xfffff924
   19250:	mov	r8, r3
   19254:	b	192c4 <pclose@plt+0x7108>
   19258:	cmp	r0, #129	; 0x81
   1925c:	beq	1930c <pclose@plt+0x7150>
   19260:	cmp	r0, #130	; 0x82
   19264:	bne	191f8 <pclose@plt+0x703c>
   19268:	ldr	r2, [pc, #620]	; 194dc <pclose@plt+0x7320>
   1926c:	mov	r1, #0
   19270:	mov	r0, r7
   19274:	bl	11fe8 <memset@plt>
   19278:	ldr	r2, [r6, #-1760]	; 0xfffff920
   1927c:	sub	r0, r5, #12
   19280:	ldr	r3, [r2, #4]
   19284:	cmp	r3, #0
   19288:	moveq	r3, r2
   1928c:	ldr	r2, [r6, #-3728]	; 0xfffff170
   19290:	ldr	r1, [r3, #8]
   19294:	sub	r2, r2, r9
   19298:	str	r1, [sp, #8]
   1929c:	ldr	r1, [pc, #580]	; 194e8 <pclose@plt+0x732c>
   192a0:	strne	r3, [r6, #-1760]	; 0xfffff920
   192a4:	sub	r2, r2, #1
   192a8:	ldr	r3, [pc, #556]	; 194dc <pclose@plt+0x7320>
   192ac:	stm	sp, {r1, r2}
   192b0:	mov	r1, r3
   192b4:	mov	r2, #1
   192b8:	bl	1218c <__snprintf_chk@plt>
   192bc:	mov	r8, r0
   192c0:	add	r7, r9, r8
   192c4:	ldr	sl, [pc, #544]	; 194ec <pclose@plt+0x7330>
   192c8:	ldr	r3, [sl, #4092]	; 0xffc
   192cc:	cmp	r3, #0
   192d0:	ldreq	r1, [pc, #536]	; 194f0 <pclose@plt+0x7334>
   192d4:	bne	193c4 <pclose@plt+0x7208>
   192d8:	sub	r3, r5, #12
   192dc:	ldr	r2, [sp, #16]
   192e0:	ldr	r0, [pc, #524]	; 194f4 <pclose@plt+0x7338>
   192e4:	bl	137f4 <pclose@plt+0x1638>
   192e8:	bl	12024 <putp@plt>
   192ec:	ldr	r3, [sl, #4092]	; 0xffc
   192f0:	cmp	r3, #0
   192f4:	ldreq	r0, [pc, #500]	; 194f0 <pclose@plt+0x7334>
   192f8:	bne	193b4 <pclose@plt+0x71f8>
   192fc:	bl	12024 <putp@plt>
   19300:	cmp	r4, #10
   19304:	bne	190c4 <pclose@plt+0x6f08>
   19308:	b	19154 <pclose@plt+0x6f98>
   1930c:	ldr	r3, [r6, #-1760]	; 0xfffff920
   19310:	ldr	sl, [r3]
   19314:	cmp	sl, #0
   19318:	beq	192c0 <pclose@plt+0x7104>
   1931c:	ldr	r2, [pc, #440]	; 194dc <pclose@plt+0x7320>
   19320:	mov	r1, #0
   19324:	mov	r0, r7
   19328:	str	sl, [r6, #-1760]	; 0xfffff920
   1932c:	bl	11fe8 <memset@plt>
   19330:	ldr	r1, [sl, #8]
   19334:	ldr	r2, [r6, #-3728]	; 0xfffff170
   19338:	ldr	r3, [pc, #412]	; 194dc <pclose@plt+0x7320>
   1933c:	str	r1, [sp, #8]
   19340:	sub	r2, r2, r9
   19344:	ldr	r1, [pc, #412]	; 194e8 <pclose@plt+0x732c>
   19348:	sub	r2, r2, #1
   1934c:	str	r1, [sp]
   19350:	mov	r0, r7
   19354:	str	r2, [sp, #4]
   19358:	mov	r1, r3
   1935c:	mov	r2, #1
   19360:	bl	1218c <__snprintf_chk@plt>
   19364:	mov	r8, r0
   19368:	add	r7, r9, r0
   1936c:	b	192c4 <pclose@plt+0x7108>
   19370:	cmp	r8, #0
   19374:	ble	192c0 <pclose@plt+0x7104>
   19378:	sub	sl, r8, #1
   1937c:	add	r1, r7, r8
   19380:	add	r0, r7, sl
   19384:	rsb	r2, sl, #255	; 0xff
   19388:	bl	11d18 <memmove@plt>
   1938c:	mov	r3, #0
   19390:	add	r7, r9, sl
   19394:	mov	r8, sl
   19398:	strb	r3, [r6, #-1500]	; 0xfffffa24
   1939c:	b	192c4 <pclose@plt+0x7108>
   193a0:	cmp	r8, sl
   193a4:	addlt	r8, r8, #1
   193a8:	addlt	r7, r9, r8
   193ac:	blt	192c4 <pclose@plt+0x7108>
   193b0:	b	192c0 <pclose@plt+0x7104>
   193b4:	mov	r0, r7
   193b8:	ldr	r1, [r6, #-1768]	; 0xfffff918
   193bc:	bl	14d48 <pclose@plt+0x2b8c>
   193c0:	b	192fc <pclose@plt+0x7140>
   193c4:	ldr	r1, [r6, #-1768]	; 0xfffff918
   193c8:	mov	r0, r9
   193cc:	bl	14d48 <pclose@plt+0x2b8c>
   193d0:	mov	r1, r0
   193d4:	b	192d8 <pclose@plt+0x711c>
   193d8:	ldr	r3, [r6, #-1496]	; 0xfffffa28
   193dc:	ldr	r0, [pc, #276]	; 194f8 <pclose@plt+0x733c>
   193e0:	cmp	r3, #0
   193e4:	sub	r3, r0, #1088	; 0x440
   193e8:	sub	r3, r3, #12
   193ec:	moveq	r2, #1
   193f0:	movne	r2, #0
   193f4:	movne	r0, r3
   193f8:	str	r2, [r6, #-1496]	; 0xfffffa28
   193fc:	add	r7, r8, r9
   19400:	bl	12024 <putp@plt>
   19404:	b	192c4 <pclose@plt+0x7108>
   19408:	add	r7, r9, sl
   1940c:	mov	r8, sl
   19410:	b	192c4 <pclose@plt+0x7108>
   19414:	cmp	r8, #0
   19418:	subgt	r8, r8, #1
   1941c:	addgt	r7, r9, r8
   19420:	bgt	192c4 <pclose@plt+0x7108>
   19424:	b	192c0 <pclose@plt+0x7104>
   19428:	mov	r0, #12
   1942c:	bl	156d4 <pclose@plt+0x3518>
   19430:	mov	r4, r0
   19434:	ldr	r0, [pc, #180]	; 194f0 <pclose@plt+0x7334>
   19438:	str	r4, [r6, #-1764]	; 0xfffff91c
   1943c:	bl	15820 <pclose@plt+0x3664>
   19440:	str	r0, [r4, #8]
   19444:	b	19070 <pclose@plt+0x6eb4>
   19448:	cmp	r8, #49	; 0x31
   1944c:	bgt	19490 <pclose@plt+0x72d4>
   19450:	mov	r0, #12
   19454:	bl	156d4 <pclose@plt+0x3518>
   19458:	mov	r4, r0
   1945c:	str	r0, [r6, #-1760]	; 0xfffff920
   19460:	sub	r0, r5, #12
   19464:	bl	15820 <pclose@plt+0x3664>
   19468:	ldr	r3, [sl]
   1946c:	cmp	r3, #0
   19470:	str	r3, [r4]
   19474:	str	r0, [r4, #8]
   19478:	strne	r4, [r3, #4]
   1947c:	sub	r0, r5, #12
   19480:	str	sl, [r4, #4]
   19484:	str	r4, [sl]
   19488:	add	sp, sp, #28
   1948c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19490:	ldr	r2, [r4, #4]
   19494:	mov	r0, r7
   19498:	str	r3, [r2]
   1949c:	bl	11d24 <free@plt>
   194a0:	b	19460 <pclose@plt+0x72a4>
   194a4:	add	r2, r9, sl
   194a8:	add	r2, r2, #1
   194ac:	cmp	r1, r2
   194b0:	ble	19244 <pclose@plt+0x7088>
   194b4:	sub	r0, r5, #12
   194b8:	add	r1, r0, r8
   194bc:	rsb	r2, r8, #255	; 0xff
   194c0:	add	r0, r0, r3
   194c4:	str	r3, [sp, #20]
   194c8:	bl	11d18 <memmove@plt>
   194cc:	ldr	r3, [sp, #20]
   194d0:	b	19244 <pclose@plt+0x7088>
   194d4:	andeq	r9, r3, r8, asr #22
   194d8:	andeq	r9, r3, r8, ror r4
   194dc:	andeq	r0, r0, r1, lsl #2
   194e0:	andeq	r7, r3, r8, lsl fp
   194e4:	andeq	r8, r3, r8, asr fp
   194e8:	ldrdeq	r3, [r2], -r4
   194ec:	andeq	r7, r3, r0, asr fp
   194f0:	muleq	r2, r8, r2
   194f4:			; <UNDEFINED> instruction: 0x000231b4
   194f8:	andeq	r8, r3, r0, lsr #31
   194fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19500:	sub	sp, sp, #2240	; 0x8c0
   19504:	ldr	r5, [pc, #872]	; 19874 <pclose@plt+0x76b8>
   19508:	ldr	r3, [pc, #872]	; 19878 <pclose@plt+0x76bc>
   1950c:	sub	sp, sp, #12
   19510:	ldr	r6, [r5, #-3728]	; 0xfffff170
   19514:	ldr	r7, [r5, #-4088]	; 0xfffff008
   19518:	ldr	r3, [r3]
   1951c:	cmp	r6, #10
   19520:	sub	r2, r7, #4
   19524:	str	r0, [sp, #68]	; 0x44
   19528:	mov	r4, r1
   1952c:	str	r2, [sp, #96]	; 0x60
   19530:	str	r3, [sp, #2244]	; 0x8c4
   19534:	movle	r0, #58	; 0x3a
   19538:	ble	19570 <pclose@plt+0x73b4>
   1953c:	ldr	r2, [pc, #824]	; 1987c <pclose@plt+0x76c0>
   19540:	asr	r8, r6, #31
   19544:	mov	r0, #58	; 0x3a
   19548:	smull	r2, r3, r6, r2
   1954c:	rsb	r8, r8, r3, asr #1
   19550:	mov	r1, r8
   19554:	bl	2271c <pclose@plt+0x10560>
   19558:	mov	r0, #58	; 0x3a
   1955c:	adds	r9, r1, #0
   19560:	mov	r1, r8
   19564:	movne	r9, #1
   19568:	bl	224fc <pclose@plt+0x10340>
   1956c:	add	r0, r9, r0
   19570:	sub	r3, r7, #4
   19574:	cmp	r3, r0
   19578:	blt	1982c <pclose@plt+0x7670>
   1957c:	sub	r9, r7, #4
   19580:	mov	r1, r9
   19584:	mov	r0, #58	; 0x3a
   19588:	bl	224fc <pclose@plt+0x10340>
   1958c:	mov	r1, r9
   19590:	mov	r8, r0
   19594:	mov	r0, #58	; 0x3a
   19598:	bl	2271c <pclose@plt+0x10560>
   1959c:	cmp	r1, #0
   195a0:	addne	r8, r8, #1
   195a4:	cmp	r8, #1
   195a8:	ble	197c8 <pclose@plt+0x760c>
   195ac:	mov	r1, r8
   195b0:	mov	r0, r6
   195b4:	bl	224fc <pclose@plt+0x10340>
   195b8:	mov	r3, #11
   195bc:	mov	r2, #33	; 0x21
   195c0:	cmp	r0, r2
   195c4:	movlt	r2, r0
   195c8:	subs	r3, r2, r3
   195cc:	str	r2, [sp, #100]	; 0x64
   195d0:	str	r3, [sp, #80]	; 0x50
   195d4:	bmi	1982c <pclose@plt+0x7670>
   195d8:	ldr	r3, [r5, #-1492]	; 0xfffffa2c
   195dc:	cmp	r3, r6
   195e0:	ldr	r3, [pc, #664]	; 19880 <pclose@plt+0x76c4>
   195e4:	ldr	r3, [r3, #4]
   195e8:	str	r3, [sp, #76]	; 0x4c
   195ec:	bne	195fc <pclose@plt+0x7440>
   195f0:	ldr	r3, [r5, #-1488]	; 0xfffffa30
   195f4:	cmp	r7, r3
   195f8:	beq	1960c <pclose@plt+0x7450>
   195fc:	ldr	r0, [pc, #640]	; 19884 <pclose@plt+0x76c8>
   19600:	str	r6, [r5, #-1492]	; 0xfffffa2c
   19604:	str	r7, [r5, #-1488]	; 0xfffffa30
   19608:	bl	12024 <putp@plt>
   1960c:	ldr	r3, [pc, #628]	; 19888 <pclose@plt+0x76cc>
   19610:	ldr	fp, [pc, #628]	; 1988c <pclose@plt+0x76d0>
   19614:	ldr	r8, [pc, #628]	; 19890 <pclose@plt+0x76d4>
   19618:	ldr	r0, [r3]
   1961c:	bl	11ce8 <fflush@plt>
   19620:	and	r3, r4, #1
   19624:	str	r3, [sp, #84]	; 0x54
   19628:	ldr	r3, [sp, #80]	; 0x50
   1962c:	ldr	sl, [pc, #608]	; 19894 <pclose@plt+0x76d8>
   19630:	sub	r3, r3, #2
   19634:	str	r3, [sp, #88]	; 0x58
   19638:	mov	r5, #0
   1963c:	b	196e0 <pclose@plt+0x7524>
   19640:	cmp	r2, r5
   19644:	beq	19860 <pclose@plt+0x76a4>
   19648:	ldr	r2, [pc, #584]	; 19898 <pclose@plt+0x76dc>
   1964c:	mov	lr, sl
   19650:	sub	r2, r2, #12
   19654:	mov	ip, #32
   19658:	mov	r4, sl
   1965c:	ldr	r6, [sp, #80]	; 0x50
   19660:	str	r2, [sp, #12]
   19664:	ldr	r2, [sp, #72]	; 0x48
   19668:	add	r3, r6, r3
   1966c:	ldr	r6, [pc, #548]	; 19898 <pclose@plt+0x76dc>
   19670:	str	r2, [sp, #4]
   19674:	ldr	r2, [pc, #544]	; 1989c <pclose@plt+0x76e0>
   19678:	sub	r6, r6, #12
   1967c:	str	r3, [sp, #52]	; 0x34
   19680:	str	r3, [sp, #48]	; 0x30
   19684:	add	r0, sp, #108	; 0x6c
   19688:	mov	r3, #2048	; 0x800
   1968c:	str	r0, [sp, #56]	; 0x38
   19690:	str	r1, [sp, #32]
   19694:	str	lr, [sp, #20]
   19698:	str	ip, [sp, #8]
   1969c:	str	r2, [sp]
   196a0:	mov	r1, r3
   196a4:	mov	r2, #1
   196a8:	str	r9, [sp, #44]	; 0x2c
   196ac:	str	r4, [sp, #40]	; 0x28
   196b0:	str	r7, [sp, #28]
   196b4:	str	r7, [sp, #24]
   196b8:	str	r9, [sp, #16]
   196bc:	str	r6, [sp, #36]	; 0x24
   196c0:	add	r0, sp, #196	; 0xc4
   196c4:	add	r5, r5, r2
   196c8:	str	r6, [sp, #60]	; 0x3c
   196cc:	bl	1218c <__snprintf_chk@plt>
   196d0:	add	r0, sp, #196	; 0xc4
   196d4:	bl	12024 <putp@plt>
   196d8:	cmp	r5, #58	; 0x3a
   196dc:	beq	19804 <pclose@plt+0x7648>
   196e0:	ldr	r1, [sp, #76]	; 0x4c
   196e4:	ldr	r0, [sp, #68]	; 0x44
   196e8:	add	r3, r1, r5
   196ec:	ldr	r2, [sp, #84]	; 0x54
   196f0:	ldrb	r6, [r3, #240]	; 0xf0
   196f4:	cmp	r0, r5
   196f8:	movne	r2, #0
   196fc:	andeq	r2, r2, #1
   19700:	cmp	r2, #0
   19704:	and	r4, r6, #127	; 0x7f
   19708:	sub	r4, r4, #37	; 0x25
   1970c:	addne	r9, r1, #584	; 0x248
   19710:	uxtb	r4, r4
   19714:	ldr	r1, [sp, #88]	; 0x58
   19718:	ldr	r0, [fp, r4, lsl #2]
   1971c:	moveq	r9, sl
   19720:	bl	17414 <pclose@plt+0x5258>
   19724:	ldr	r2, [fp, r4, lsl #2]
   19728:	ldr	r1, [pc, #368]	; 198a0 <pclose@plt+0x76e4>
   1972c:	mov	r3, #88	; 0x58
   19730:	str	r1, [sp]
   19734:	str	r2, [sp, #8]
   19738:	mov	r1, r3
   1973c:	mov	r2, #1
   19740:	str	r0, [sp, #4]
   19744:	add	r0, sp, #108	; 0x6c
   19748:	bl	1218c <__snprintf_chk@plt>
   1974c:	mov	r1, #7
   19750:	ldr	r0, [r8, r4, lsl #2]
   19754:	bl	17414 <pclose@plt+0x5258>
   19758:	ldr	r2, [r8, r4, lsl #2]
   1975c:	mov	r1, r0
   19760:	ldr	r0, [pc, #316]	; 198a4 <pclose@plt+0x76e8>
   19764:	bl	137f4 <pclose@plt+0x1638>
   19768:	bl	17370 <pclose@plt+0x51b4>
   1976c:	mov	r7, r0
   19770:	add	r0, sp, #110	; 0x6e
   19774:	bl	17370 <pclose@plt+0x51b4>
   19778:	ldr	r2, [pc, #256]	; 19880 <pclose@plt+0x76c4>
   1977c:	ldr	r2, [r2, #4092]	; 0xffc
   19780:	cmp	r2, #0
   19784:	streq	sl, [sp, #72]	; 0x48
   19788:	mov	r3, r0
   1978c:	bne	197d8 <pclose@plt+0x761c>
   19790:	sxtb	r6, r6
   19794:	cmp	r6, #0
   19798:	ldr	r2, [sp, #68]	; 0x44
   1979c:	add	r7, r7, #7
   197a0:	ldr	r1, [r8, r4, lsl #2]
   197a4:	bge	19640 <pclose@plt+0x7484>
   197a8:	cmp	r2, r5
   197ac:	ldr	r2, [sp, #76]	; 0x4c
   197b0:	add	r2, r2, #776	; 0x308
   197b4:	beq	19844 <pclose@plt+0x7688>
   197b8:	mov	r4, r2
   197bc:	mov	lr, sl
   197c0:	mov	ip, #42	; 0x2a
   197c4:	b	1965c <pclose@plt+0x74a0>
   197c8:	mov	r0, r6
   197cc:	mov	r3, #10
   197d0:	mov	r2, #32
   197d4:	b	195c0 <pclose@plt+0x7404>
   197d8:	str	r0, [sp, #92]	; 0x5c
   197dc:	ldr	r1, [sp, #96]	; 0x60
   197e0:	mov	r0, r5
   197e4:	bl	2271c <pclose@plt+0x10560>
   197e8:	ldr	r3, [sp, #100]	; 0x64
   197ec:	add	r1, r1, #4
   197f0:	mul	r0, r3, r0
   197f4:	bl	14d48 <pclose@plt+0x2b8c>
   197f8:	ldr	r3, [sp, #92]	; 0x5c
   197fc:	str	r0, [sp, #72]	; 0x48
   19800:	b	19790 <pclose@plt+0x75d4>
   19804:	add	r0, r6, #260	; 0x104
   19808:	bl	12024 <putp@plt>
   1980c:	ldr	r3, [pc, #100]	; 19878 <pclose@plt+0x76bc>
   19810:	ldr	r2, [sp, #2244]	; 0x8c4
   19814:	ldr	r3, [r3]
   19818:	cmp	r2, r3
   1981c:	bne	19870 <pclose@plt+0x76b4>
   19820:	add	sp, sp, #2240	; 0x8c0
   19824:	add	sp, sp, #12
   19828:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1982c:	ldr	r0, [pc, #116]	; 198a8 <pclose@plt+0x76ec>
   19830:	bl	12024 <putp@plt>
   19834:	ldr	r3, [pc, #112]	; 198ac <pclose@plt+0x76f0>
   19838:	ldr	r0, [r3, #364]	; 0x16c
   1983c:	bl	12024 <putp@plt>
   19840:	b	1980c <pclose@plt+0x7650>
   19844:	mov	ip, #42	; 0x2a
   19848:	ldr	r0, [sp, #76]	; 0x4c
   1984c:	cmp	r6, #0
   19850:	add	lr, r0, #584	; 0x248
   19854:	addlt	r4, r0, #776	; 0x308
   19858:	movge	r4, sl
   1985c:	b	1965c <pclose@plt+0x74a0>
   19860:	ldr	r2, [pc, #48]	; 19898 <pclose@plt+0x76dc>
   19864:	mov	ip, #32
   19868:	sub	r2, r2, #12
   1986c:	b	19848 <pclose@plt+0x768c>
   19870:	bl	11da8 <__stack_chk_fail@plt>
   19874:	andeq	r9, r3, r8, asr #22
   19878:	strdeq	r6, [r3], -r0
   1987c:	cdpcs	2, 8, cr10, cr11, cr9, {7}
   19880:	andeq	r7, r3, r0, asr fp
   19884:	andeq	r8, r3, r0, asr #30
   19888:	andeq	r7, r3, r8, lsl fp
   1988c:	andeq	lr, r5, r0, ror #31
   19890:	andeq	pc, r5, r8, asr #1
   19894:	muleq	r2, r8, r2
   19898:	andeq	r8, r3, r8, lsl #30
   1989c:	andeq	r3, r2, r4, asr #3
   198a0:			; <UNDEFINED> instruction: 0x000231bc
   198a4:	ldrdeq	r3, [r2], -r4
   198a8:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   198ac:	andeq	lr, r5, r0, asr #28
   198b0:	push	{r4, r5, r6, r7, r8, lr}
   198b4:	sub	sp, sp, #2080	; 0x820
   198b8:	ldr	r4, [pc, #220]	; 1999c <pclose@plt+0x77e0>
   198bc:	ldr	r5, [pc, #220]	; 199a0 <pclose@plt+0x77e4>
   198c0:	sub	sp, sp, #8
   198c4:	ldr	r2, [r4, #4092]	; 0xffc
   198c8:	ldr	r3, [r5]
   198cc:	cmp	r2, #0
   198d0:	mov	r6, r0
   198d4:	str	r3, [sp, #2084]	; 0x824
   198d8:	bne	19980 <pclose@plt+0x77c4>
   198dc:	ldr	r7, [pc, #192]	; 199a4 <pclose@plt+0x77e8>
   198e0:	ldr	r8, [pc, #192]	; 199a8 <pclose@plt+0x77ec>
   198e4:	ldr	r1, [r8, #-3728]	; 0xfffff170
   198e8:	mov	r0, r6
   198ec:	sub	r1, r1, #2
   198f0:	ldr	r4, [r4, #4]
   198f4:	bl	17414 <pclose@plt+0x5258>
   198f8:	ldr	r3, [pc, #172]	; 199ac <pclose@plt+0x77f0>
   198fc:	ldr	ip, [pc, #172]	; 199b0 <pclose@plt+0x77f4>
   19900:	add	r1, r3, #1152	; 0x480
   19904:	add	r2, r3, #1088	; 0x440
   19908:	add	r1, r1, #12
   1990c:	add	r2, r2, #12
   19910:	str	r3, [sp, #28]
   19914:	add	r4, r4, #456	; 0x1c8
   19918:	mov	r3, #2048	; 0x800
   1991c:	str	ip, [sp]
   19920:	str	r1, [sp, #24]
   19924:	str	r2, [sp, #20]
   19928:	mov	r1, r3
   1992c:	mov	r2, #1
   19930:	str	r4, [sp, #8]
   19934:	str	r6, [sp, #16]
   19938:	str	r7, [sp, #4]
   1993c:	str	r0, [sp, #12]
   19940:	add	r0, sp, #36	; 0x24
   19944:	bl	1218c <__snprintf_chk@plt>
   19948:	add	r0, sp, #36	; 0x24
   1994c:	bl	12024 <putp@plt>
   19950:	ldr	r3, [pc, #92]	; 199b4 <pclose@plt+0x77f8>
   19954:	ldr	r0, [r3]
   19958:	bl	11ce8 <fflush@plt>
   1995c:	ldr	r0, [pc, #84]	; 199b8 <pclose@plt+0x77fc>
   19960:	bl	11e50 <usleep@plt>
   19964:	ldr	r2, [sp, #2084]	; 0x824
   19968:	ldr	r3, [r5]
   1996c:	cmp	r2, r3
   19970:	bne	19998 <pclose@plt+0x77dc>
   19974:	add	sp, sp, #2080	; 0x820
   19978:	add	sp, sp, #8
   1997c:	pop	{r4, r5, r6, r7, r8, pc}
   19980:	ldr	r8, [pc, #32]	; 199a8 <pclose@plt+0x77ec>
   19984:	mov	r0, #0
   19988:	ldr	r1, [r8, #-1768]	; 0xfffff918
   1998c:	bl	14d48 <pclose@plt+0x2b8c>
   19990:	mov	r7, r0
   19994:	b	198e4 <pclose@plt+0x7728>
   19998:	bl	11da8 <__stack_chk_fail@plt>
   1999c:	andeq	r7, r3, r0, asr fp
   199a0:	strdeq	r6, [r3], -r0
   199a4:	muleq	r2, r8, r2
   199a8:	andeq	r9, r3, r8, asr #22
   199ac:	andeq	r8, r3, r4, ror fp
   199b0:	andeq	r3, r2, r8, ror #3
   199b4:	andeq	r7, r3, r8, lsl fp
   199b8:			; <UNDEFINED> instruction: 0x001312d0
   199bc:	ldr	r2, [pc, #28]	; 199e0 <pclose@plt+0x7824>
   199c0:	ldr	r3, [pc, #28]	; 199e4 <pclose@plt+0x7828>
   199c4:	push	{r4, lr}
   199c8:	ldr	r1, [r2, #4]
   199cc:	ldr	r0, [r3, #88]	; 0x58
   199d0:	add	r1, r1, #808	; 0x328
   199d4:	bl	137f4 <pclose@plt+0x1638>
   199d8:	pop	{r4, lr}
   199dc:	b	198b0 <pclose@plt+0x76f4>
   199e0:	andeq	r7, r3, r0, asr fp
   199e4:	andeq	lr, r5, r0, asr #28
   199e8:	push	{r4, lr}
   199ec:	sub	sp, sp, #16
   199f0:	ldr	r4, [pc, #152]	; 19a90 <pclose@plt+0x78d4>
   199f4:	ldr	r3, [r4]
   199f8:	str	r3, [sp, #12]
   199fc:	bl	19054 <pclose@plt+0x6e98>
   19a00:	ldrb	r3, [r0]
   19a04:	cmp	r3, #27
   19a08:	beq	19a68 <pclose@plt+0x78ac>
   19a0c:	ldr	r2, [pc, #128]	; 19a94 <pclose@plt+0x78d8>
   19a10:	ldr	r2, [r2, #24]
   19a14:	cmp	r2, #0
   19a18:	bne	19a68 <pclose@plt+0x78ac>
   19a1c:	cmp	r3, #0
   19a20:	beq	19a5c <pclose@plt+0x78a0>
   19a24:	add	r1, sp, #8
   19a28:	bl	16e0c <pclose@plt+0x4c50>
   19a2c:	cmp	r0, #0
   19a30:	beq	19a74 <pclose@plt+0x78b8>
   19a34:	vldr	s15, [sp, #8]
   19a38:	vcvt.s32.f32	s15, s15
   19a3c:	vstr	s15, [sp, #4]
   19a40:	ldr	r2, [sp, #12]
   19a44:	ldr	r3, [r4]
   19a48:	ldr	r0, [sp, #4]
   19a4c:	cmp	r2, r3
   19a50:	bne	19a8c <pclose@plt+0x78d0>
   19a54:	add	sp, sp, #16
   19a58:	pop	{r4, pc}
   19a5c:	mov	r3, #-2147483646	; 0x80000002
   19a60:	str	r3, [sp, #4]
   19a64:	b	19a40 <pclose@plt+0x7884>
   19a68:	mov	r3, #-2147483647	; 0x80000001
   19a6c:	str	r3, [sp, #4]
   19a70:	b	19a40 <pclose@plt+0x7884>
   19a74:	ldr	r3, [pc, #28]	; 19a98 <pclose@plt+0x78dc>
   19a78:	ldr	r0, [r3, #28]
   19a7c:	bl	198b0 <pclose@plt+0x76f4>
   19a80:	mov	r3, #-2147483648	; 0x80000000
   19a84:	str	r3, [sp, #4]
   19a88:	b	19a40 <pclose@plt+0x7884>
   19a8c:	bl	11da8 <__stack_chk_fail@plt>
   19a90:	strdeq	r6, [r3], -r0
   19a94:	andeq	r7, r3, r0, asr fp
   19a98:	andeq	lr, r5, r0, asr #28
   19a9c:	push	{r4, r5, r6, lr}
   19aa0:	sub	r0, r0, #49	; 0x31
   19aa4:	ldr	r5, [pc, #676]	; 19d50 <pclose@plt+0x7b94>
   19aa8:	ldr	r4, [r5, #4]
   19aac:	cmp	r0, #67	; 0x43
   19ab0:	ldrls	pc, [pc, r0, lsl #2]
   19ab4:	b	19bf0 <pclose@plt+0x7a34>
   19ab8:	strdeq	r9, [r1], -r4
   19abc:	andeq	r9, r1, r4, lsl ip
   19ac0:	andeq	r9, r1, r4, asr ip
   19ac4:	strdeq	r9, [r1], -r0
   19ac8:	strdeq	r9, [r1], -r0
   19acc:	strdeq	r9, [r1], -r0
   19ad0:	strdeq	r9, [r1], -r0
   19ad4:	strdeq	r9, [r1], -r0
   19ad8:	strdeq	r9, [r1], -r0
   19adc:	strdeq	r9, [r1], -r0
   19ae0:	strdeq	r9, [r1], -r0
   19ae4:	strdeq	r9, [r1], -r0
   19ae8:	strdeq	r9, [r1], -r0
   19aec:	strdeq	r9, [r1], -r0
   19af0:	strdeq	r9, [r1], -r0
   19af4:	strdeq	r9, [r1], -r0
   19af8:	strdeq	r9, [r1], -r0
   19afc:	strdeq	r9, [r1], -r0
   19b00:	andeq	r9, r1, ip, ror #25
   19b04:	strdeq	r9, [r1], -r0
   19b08:	strdeq	r9, [r1], -r0
   19b0c:	strdeq	r9, [r1], -r0
   19b10:	strdeq	r9, [r1], -r0
   19b14:	strdeq	r9, [r1], -r0
   19b18:	strdeq	r9, [r1], -r0
   19b1c:	strdeq	r9, [r1], -r0
   19b20:	strdeq	r9, [r1], -r0
   19b24:	strdeq	r9, [r1], -r0
   19b28:	strdeq	r9, [r1], -r0
   19b2c:	strdeq	r9, [r1], -r0
   19b30:	strdeq	r9, [r1], -r0
   19b34:	strdeq	r9, [r1], -r0
   19b38:	strdeq	r9, [r1], -r0
   19b3c:	strdeq	r9, [r1], -r0
   19b40:	strdeq	r9, [r1], -r0
   19b44:	strdeq	r9, [r1], -r0
   19b48:	strdeq	r9, [r1], -r0
   19b4c:	strdeq	r9, [r1], -r0
   19b50:	strdeq	r9, [r1], -r0
   19b54:	strdeq	r9, [r1], -r0
   19b58:	strdeq	r9, [r1], -r0
   19b5c:	strdeq	r9, [r1], -r0
   19b60:	strdeq	r9, [r1], -r0
   19b64:	strdeq	r9, [r1], -r0
   19b68:	strdeq	r9, [r1], -r0
   19b6c:	strdeq	r9, [r1], -r0
   19b70:	strdeq	r9, [r1], -r0
   19b74:	strdeq	r9, [r1], -r0
   19b78:	strdeq	r9, [r1], -r0
   19b7c:	strdeq	r9, [r1], -r0
   19b80:	strdeq	r9, [r1], -r0
   19b84:	strdeq	r9, [r1], -r0
   19b88:	strdeq	r9, [r1], -r0
   19b8c:	strdeq	r9, [r1], -r0
   19b90:	strdeq	r9, [r1], -r0
   19b94:	strdeq	r9, [r1], -r0
   19b98:	strdeq	r9, [r1], -r0
   19b9c:	strdeq	r9, [r1], -r0
   19ba0:	strdeq	r9, [r1], -r0
   19ba4:			; <UNDEFINED> instruction: 0x00019cb0
   19ba8:	andeq	r9, r1, r0, asr #25
   19bac:	strdeq	r9, [r1], -r0
   19bb0:	strdeq	r9, [r1], -r0
   19bb4:	strdeq	r9, [r1], -r0
   19bb8:	strdeq	r9, [r1], -r0
   19bbc:	strdeq	r9, [r1], -r0
   19bc0:	strdeq	r9, [r1], -r0
   19bc4:	andeq	r9, r1, r8, asr #23
   19bc8:	ldr	r3, [r4, #204]	; 0xcc
   19bcc:	tst	r3, #8192	; 0x2000
   19bd0:	beq	19d24 <pclose@plt+0x7b68>
   19bd4:	ldr	r2, [r4, #212]	; 0xd4
   19bd8:	add	r2, r2, #1
   19bdc:	cmp	r2, #2
   19be0:	bicgt	r3, r3, #8192	; 0x2000
   19be4:	movgt	r2, #0
   19be8:	strgt	r3, [r4, #204]	; 0xcc
   19bec:	str	r2, [r4, #212]	; 0xd4
   19bf0:	pop	{r4, r5, r6, pc}
   19bf4:	ldr	r3, [r4, #204]	; 0xcc
   19bf8:	tst	r3, #4194304	; 0x400000
   19bfc:	bicne	r3, r3, #32768	; 0x8000
   19c00:	eoreq	r3, r3, #32768	; 0x8000
   19c04:	bic	r3, r3, #4194304	; 0x400000
   19c08:	orr	r3, r3, #8192	; 0x2000
   19c0c:	str	r3, [r4, #204]	; 0xcc
   19c10:	pop	{r4, r5, r6, pc}
   19c14:	ldr	r3, [r5, #3112]	; 0xc28
   19c18:	cmp	r3, #0
   19c1c:	beq	19d14 <pclose@plt+0x7b58>
   19c20:	ldr	r2, [pc, #300]	; 19d54 <pclose@plt+0x7b98>
   19c24:	ldr	r3, [r4, #204]	; 0xcc
   19c28:	ldr	r1, [r2, #2052]	; 0x804
   19c2c:	cmp	r1, #0
   19c30:	eorlt	r3, r3, #4194304	; 0x400000
   19c34:	strlt	r3, [r4, #204]	; 0xcc
   19c38:	tst	r3, #4194304	; 0x400000
   19c3c:	orreq	r3, r3, #32768	; 0x8000
   19c40:	orr	r3, r3, #8192	; 0x2000
   19c44:	mvn	r1, #0
   19c48:	str	r3, [r4, #204]	; 0xcc
   19c4c:	str	r1, [r2, #2052]	; 0x804
   19c50:	pop	{r4, r5, r6, pc}
   19c54:	ldr	r1, [r5, #3112]	; 0xc28
   19c58:	cmp	r1, #0
   19c5c:	beq	19d14 <pclose@plt+0x7b58>
   19c60:	ldr	r6, [pc, #240]	; 19d58 <pclose@plt+0x7b9c>
   19c64:	sub	r1, r1, #1
   19c68:	ldr	r0, [r6, #220]	; 0xdc
   19c6c:	bl	137f4 <pclose@plt+0x1638>
   19c70:	bl	199e8 <pclose@plt+0x782c>
   19c74:	cmp	r0, #-2147483645	; 0x80000003
   19c78:	poplt	{r4, r5, r6, pc}
   19c7c:	cmp	r0, #0
   19c80:	blt	19d44 <pclose@plt+0x7b88>
   19c84:	ldr	r3, [r5, #3112]	; 0xc28
   19c88:	cmp	r3, r0
   19c8c:	ble	19d44 <pclose@plt+0x7b88>
   19c90:	ldr	r3, [r4, #204]	; 0xcc
   19c94:	ldr	r2, [pc, #184]	; 19d54 <pclose@plt+0x7b98>
   19c98:	bic	r3, r3, #32768	; 0x8000
   19c9c:	orr	r3, r3, #4194304	; 0x400000
   19ca0:	orr	r3, r3, #8192	; 0x2000
   19ca4:	str	r3, [r4, #204]	; 0xcc
   19ca8:	str	r0, [r2, #2052]	; 0x804
   19cac:	pop	{r4, r5, r6, pc}
   19cb0:	ldr	r3, [r4, #204]	; 0xcc
   19cb4:	eor	r3, r3, #16384	; 0x4000
   19cb8:	str	r3, [r4, #204]	; 0xcc
   19cbc:	pop	{r4, r5, r6, pc}
   19cc0:	ldr	r3, [r4, #204]	; 0xcc
   19cc4:	tst	r3, #4096	; 0x1000
   19cc8:	beq	19d30 <pclose@plt+0x7b74>
   19ccc:	ldr	r2, [r4, #216]	; 0xd8
   19cd0:	add	r2, r2, #1
   19cd4:	cmp	r2, #2
   19cd8:	bicgt	r3, r3, #4096	; 0x1000
   19cdc:	movgt	r2, #0
   19ce0:	strgt	r3, [r4, #204]	; 0xcc
   19ce4:	str	r2, [r4, #216]	; 0xd8
   19ce8:	pop	{r4, r5, r6, pc}
   19cec:	ldr	r2, [pc, #96]	; 19d54 <pclose@plt+0x7b98>
   19cf0:	ldr	r3, [r4, #204]	; 0xcc
   19cf4:	ldr	r2, [r2, #24]
   19cf8:	cmp	r2, #0
   19cfc:	beq	19d08 <pclose@plt+0x7b4c>
   19d00:	tst	r3, #16
   19d04:	beq	19d3c <pclose@plt+0x7b80>
   19d08:	eor	r3, r3, #524288	; 0x80000
   19d0c:	str	r3, [r4, #204]	; 0xcc
   19d10:	pop	{r4, r5, r6, pc}
   19d14:	ldr	r3, [pc, #60]	; 19d58 <pclose@plt+0x7b9c>
   19d18:	pop	{r4, r5, r6, lr}
   19d1c:	ldr	r0, [r3, #228]	; 0xe4
   19d20:	b	198b0 <pclose@plt+0x76f4>
   19d24:	orr	r3, r3, #8192	; 0x2000
   19d28:	str	r3, [r4, #204]	; 0xcc
   19d2c:	pop	{r4, r5, r6, pc}
   19d30:	orr	r3, r3, #4096	; 0x1000
   19d34:	str	r3, [r4, #204]	; 0xcc
   19d38:	pop	{r4, r5, r6, pc}
   19d3c:	pop	{r4, r5, r6, lr}
   19d40:	b	199bc <pclose@plt+0x7800>
   19d44:	ldr	r0, [r6, #216]	; 0xd8
   19d48:	pop	{r4, r5, r6, lr}
   19d4c:	b	198b0 <pclose@plt+0x76f4>
   19d50:	andeq	r7, r3, r0, asr fp
   19d54:	andeq	r7, r3, r8
   19d58:	andeq	lr, r5, r0, asr #28
   19d5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19d60:	sub	sp, sp, #316	; 0x13c
   19d64:	ldr	r4, [pc, #2512]	; 1a73c <pclose@plt+0x8580>
   19d68:	ldr	r5, [pc, #2512]	; 1a740 <pclose@plt+0x8584>
   19d6c:	sub	r3, r0, #15
   19d70:	ldr	r2, [r4]
   19d74:	mov	r7, r0
   19d78:	str	r2, [sp, #308]	; 0x134
   19d7c:	ldr	r6, [r5, #4]
   19d80:	cmp	r3, #107	; 0x6b
   19d84:	ldrls	pc, [pc, r3, lsl #2]
   19d88:	b	1a088 <pclose@plt+0x7ecc>
   19d8c:	ldrdeq	sl, [r1], -r8
   19d90:	andeq	sl, r1, r8, lsl #1
   19d94:	andeq	sl, r1, r8, lsl #1
   19d98:	andeq	sl, r1, r8, lsl #1
   19d9c:	andeq	sl, r1, r8, lsl #1
   19da0:	andeq	sl, r1, r8, lsl #1
   19da4:	andeq	sl, r1, r8, lsl #1
   19da8:	andeq	sl, r1, r8, lsl #1
   19dac:	andeq	sl, r1, r8, lsl #1
   19db0:	andeq	sl, r1, r8, lsl #1
   19db4:	andeq	sl, r1, r8, lsl #1
   19db8:	andeq	sl, r1, r8, lsl #1
   19dbc:	andeq	sl, r1, r8, lsl #1
   19dc0:	andeq	sl, r1, r8, lsl #1
   19dc4:	andeq	sl, r1, r8, lsl #1
   19dc8:	andeq	sl, r1, r8, lsl #1
   19dcc:	andeq	sl, r1, r8, lsl #1
   19dd0:	andeq	sl, r1, r8, lsl #1
   19dd4:	andeq	sl, r1, r8, lsl #1
   19dd8:	andeq	sl, r1, r8, lsl #1
   19ddc:	andeq	sl, r1, r8, lsl #2
   19de0:	andeq	sl, r1, r8, lsl #1
   19de4:	andeq	sl, r1, r8, lsl #1
   19de8:	andeq	sl, r1, r8, lsl #1
   19dec:	andeq	sl, r1, r8, lsl #1
   19df0:	andeq	sl, r1, r8, lsl #1
   19df4:	andeq	sl, r1, r8, lsl #1
   19df8:	andeq	sl, r1, r8, lsl #1
   19dfc:	andeq	sl, r1, r8, lsl #1
   19e00:	andeq	sl, r1, r8, lsl #1
   19e04:	andeq	sl, r1, r8, lsl #1
   19e08:	andeq	sl, r1, r8, lsl #1
   19e0c:	andeq	sl, r1, r8, lsl #1
   19e10:	andeq	sl, r1, r8, lsl #1
   19e14:	andeq	sl, r1, r8, lsl #1
   19e18:	andeq	sl, r1, r8, lsl #1
   19e1c:	andeq	sl, r1, r8, lsl #1
   19e20:	andeq	sl, r1, r8, lsl #1
   19e24:	andeq	sl, r1, r8, lsl #1
   19e28:	andeq	sl, r1, r8, lsl #1
   19e2c:	andeq	sl, r1, r8, lsl #1
   19e30:	andeq	sl, r1, r8, lsl #1
   19e34:	andeq	sl, r1, r8, lsl #1
   19e38:	andeq	sl, r1, r8, lsl #1
   19e3c:	andeq	sl, r1, r8, lsl #1
   19e40:	andeq	sl, r1, r8, asr r1
   19e44:	andeq	sl, r1, r8, lsl #1
   19e48:	andeq	sl, r1, ip, asr #3
   19e4c:	andeq	sl, r1, r8, lsl #1
   19e50:	andeq	sl, r1, r8, lsl #1
   19e54:	andeq	sl, r1, r8, lsl #1
   19e58:	andeq	sl, r1, r8, lsl #1
   19e5c:	andeq	sl, r1, r8, lsl #1
   19e60:	andeq	sl, r1, r8, lsl #1
   19e64:	andeq	sl, r1, r8, lsl #1
   19e68:	andeq	sl, r1, r8, lsl #1
   19e6c:	andeq	sl, r1, r8, lsl #1
   19e70:	andeq	sl, r1, r8, lsl #1
   19e74:	andeq	sl, r1, r8, lsl #1
   19e78:	andeq	sl, r1, r4, asr #4
   19e7c:	andeq	sl, r1, r8, lsl #1
   19e80:	andeq	sl, r1, r8, lsl #1
   19e84:	andeq	sl, r1, r8, lsl #1
   19e88:	andeq	sl, r1, r8, lsl #1
   19e8c:	andeq	sl, r1, ip, ror #4
   19e90:	andeq	sl, r1, r8, lsl #1
   19e94:	andeq	sl, r1, r8, lsl #1
   19e98:	andeq	sl, r1, r4, lsr r3
   19e9c:	andeq	sl, r1, r0, ror #6
   19ea0:	andeq	sl, r1, r8, lsl #1
   19ea4:	andeq	sl, r1, r4, lsl #7
   19ea8:	ldrdeq	sl, [r1], -r8
   19eac:	andeq	sl, r1, r8, lsl #1
   19eb0:	andeq	sl, r1, r8, lsl #1
   19eb4:	andeq	sl, r1, r8, lsl #1
   19eb8:	andeq	sl, r1, r8, lsl #1
   19ebc:	andeq	sl, r1, r8, lsl #1
   19ec0:	andeq	sl, r1, r8, lsl #1
   19ec4:	andeq	sl, r1, r8, lsl #1
   19ec8:	andeq	sl, r1, r8, lsl #1
   19ecc:	andeq	sl, r1, r8, lsl #1
   19ed0:	andeq	sl, r1, r8, lsl #1
   19ed4:	andeq	sl, r1, r8, lsl #1
   19ed8:	andeq	sl, r1, r8, lsr #8
   19edc:	andeq	sl, r1, r8, asr #8
   19ee0:	andeq	sl, r1, r8, lsl #1
   19ee4:	andeq	sl, r1, r8, lsl #1
   19ee8:	andeq	sl, r1, r8, lsl #1
   19eec:	andeq	sl, r1, r8, lsl #1
   19ef0:	andeq	sl, r1, r8, lsl #1
   19ef4:	andeq	sl, r1, r0, ror r4
   19ef8:	ldrdeq	sl, [r1], -r0
   19efc:	andeq	sl, r1, r8, lsl #1
   19f00:	andeq	sl, r1, r8, lsl #1
   19f04:	andeq	sl, r1, r8, lsl #1
   19f08:	andeq	sl, r1, r8, lsl #2
   19f0c:	andeq	sl, r1, ip, ror #4
   19f10:	andeq	sl, r1, r8, lsl #1
   19f14:	andeq	sl, r1, r8, lsl #1
   19f18:	andeq	sl, r1, r8, lsl #1
   19f1c:	andeq	sl, r1, r8, lsl #1
   19f20:	andeq	sl, r1, r8, lsl #1
   19f24:	andeq	sl, r1, r4, lsl #7
   19f28:	andeq	sl, r1, r8, lsl #1
   19f2c:	andeq	sl, r1, r8, lsl #1
   19f30:	strdeq	sl, [r1], -r8
   19f34:	andeq	sl, r1, r8, lsl #11
   19f38:	andeq	sl, r1, r0, lsr #1
   19f3c:	ldr	r3, [sp, #32]
   19f40:	ldr	r0, [r3, #1372]	; 0x55c
   19f44:	cmp	r0, #0
   19f48:	beq	19f5c <pclose@plt+0x7da0>
   19f4c:	bl	11f7c <strlen@plt>
   19f50:	ldr	r2, [pc, #2028]	; 1a744 <pclose@plt+0x8588>
   19f54:	cmp	r0, r2
   19f58:	bhi	1a088 <pclose@plt+0x7ecc>
   19f5c:	mov	r0, #32
   19f60:	bl	156d4 <pclose@plt+0x3518>
   19f64:	ldr	r2, [sp, #36]	; 0x24
   19f68:	ldr	r3, [sp, #44]	; 0x2c
   19f6c:	cmp	r3, #61	; 0x3d
   19f70:	mov	r6, r0
   19f74:	add	r0, r2, #1
   19f78:	ldr	r2, [sp, #40]	; 0x28
   19f7c:	str	fp, [r6, #28]
   19f80:	str	r2, [r6, #24]
   19f84:	str	r3, [r6, #20]
   19f88:	beq	19fdc <pclose@plt+0x7e20>
   19f8c:	mov	r2, #20
   19f90:	str	r0, [sp, #12]
   19f94:	mla	r8, r2, fp, r8
   19f98:	ldr	r3, [pc, #1960]	; 1a748 <pclose@plt+0x858c>
   19f9c:	ldr	r0, [pc, #1960]	; 1a74c <pclose@plt+0x8590>
   19fa0:	ldr	ip, [r8, #892]	; 0x37c
   19fa4:	ldr	r1, [r8, #884]	; 0x374
   19fa8:	cmp	ip, #0
   19fac:	sub	r2, r3, #8
   19fb0:	moveq	r2, r3
   19fb4:	mov	r3, #512	; 0x200
   19fb8:	str	r1, [sp, #8]
   19fbc:	str	r1, [sp, #4]
   19fc0:	str	r2, [sp]
   19fc4:	str	r0, [sp, #16]
   19fc8:	mov	r1, r3
   19fcc:	mov	r2, #1
   19fd0:	ldr	r0, [pc, #1912]	; 1a750 <pclose@plt+0x8594>
   19fd4:	bl	1218c <__snprintf_chk@plt>
   19fd8:	ldr	r0, [pc, #1904]	; 1a750 <pclose@plt+0x8594>
   19fdc:	bl	15820 <pclose@plt+0x3664>
   19fe0:	ldr	r3, [sp, #28]
   19fe4:	stmib	r6, {r3, sl}
   19fe8:	str	r0, [r6, #16]
   19fec:	add	r0, sp, #52	; 0x34
   19ff0:	bl	15820 <pclose@plt+0x3664>
   19ff4:	ldr	r7, [r5, #4]
   19ff8:	ldr	r3, [r7, #1368]	; 0x558
   19ffc:	ldr	r8, [r7, #1372]	; 0x55c
   1a000:	ldr	r2, [r7, #1364]	; 0x554
   1a004:	add	r3, r3, #1
   1a008:	cmp	r8, #0
   1a00c:	str	r2, [r6]
   1a010:	str	r0, [r6, #12]
   1a014:	str	r3, [r7, #1368]	; 0x558
   1a018:	str	r6, [r7, #1364]	; 0x554
   1a01c:	beq	1a724 <pclose@plt+0x8568>
   1a020:	mov	r0, r8
   1a024:	bl	11f7c <strlen@plt>
   1a028:	mov	r6, r0
   1a02c:	add	r0, sp, #52	; 0x34
   1a030:	bl	11f7c <strlen@plt>
   1a034:	add	r1, r6, r0
   1a038:	add	r1, r1, #6
   1a03c:	mov	r0, r8
   1a040:	bl	14fb4 <pclose@plt+0x2df8>
   1a044:	str	r0, [r7, #1372]	; 0x55c
   1a048:	ldr	r0, [r7, #1368]	; 0x558
   1a04c:	ldr	r3, [pc, #1792]	; 1a754 <pclose@plt+0x8598>
   1a050:	cmp	r0, #1
   1a054:	ldr	r1, [pc, #1788]	; 1a758 <pclose@plt+0x859c>
   1a058:	add	r2, sp, #52	; 0x34
   1a05c:	movgt	r1, r3
   1a060:	ldr	r0, [pc, #1780]	; 1a75c <pclose@plt+0x85a0>
   1a064:	ldr	r6, [r7, #1372]	; 0x55c
   1a068:	bl	137f4 <pclose@plt+0x1638>
   1a06c:	mov	r1, r0
   1a070:	mov	r0, r6
   1a074:	bl	11e38 <strcat@plt>
   1a078:	ldr	r2, [r5, #4]
   1a07c:	ldr	r3, [r2, #204]	; 0xcc
   1a080:	orr	r3, r3, #2097152	; 0x200000
   1a084:	str	r3, [r2, #204]	; 0xcc
   1a088:	ldr	r2, [sp, #308]	; 0x134
   1a08c:	ldr	r3, [r4]
   1a090:	cmp	r2, r3
   1a094:	bne	1a720 <pclose@plt+0x8564>
   1a098:	add	sp, sp, #316	; 0x13c
   1a09c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a0a0:	ldr	r2, [pc, #1720]	; 1a760 <pclose@plt+0x85a4>
   1a0a4:	ldr	r3, [r6, #204]	; 0xcc
   1a0a8:	ldr	r2, [r2, #24]
   1a0ac:	cmp	r2, #0
   1a0b0:	bne	1a604 <pclose@plt+0x8448>
   1a0b4:	ldr	r2, [pc, #1704]	; 1a764 <pclose@plt+0x85a8>
   1a0b8:	eor	r3, r3, #2048	; 0x800
   1a0bc:	str	r3, [r6, #204]	; 0xcc
   1a0c0:	ldr	r3, [r2, #-3988]	; 0xfffff06c
   1a0c4:	cmp	r3, #0
   1a0c8:	bne	1a088 <pclose@plt+0x7ecc>
   1a0cc:	mov	r0, r6
   1a0d0:	bl	16678 <pclose@plt+0x44bc>
   1a0d4:	b	1a088 <pclose@plt+0x7ecc>
   1a0d8:	ldr	r3, [pc, #1664]	; 1a760 <pclose@plt+0x85a4>
   1a0dc:	ldr	r3, [r3, #24]
   1a0e0:	cmp	r3, #0
   1a0e4:	bne	1a5f4 <pclose@plt+0x8438>
   1a0e8:	ldr	r1, [r6, #1372]	; 0x55c
   1a0ec:	ldr	r3, [pc, #1652]	; 1a768 <pclose@plt+0x85ac>
   1a0f0:	cmp	r1, #0
   1a0f4:	ldr	r0, [r3, #264]	; 0x108
   1a0f8:	ldreq	r1, [r3, #332]	; 0x14c
   1a0fc:	bl	137f4 <pclose@plt+0x1638>
   1a100:	bl	19054 <pclose@plt+0x6e98>
   1a104:	b	1a088 <pclose@plt+0x7ecc>
   1a108:	ldr	r3, [pc, #1616]	; 1a760 <pclose@plt+0x85a4>
   1a10c:	ldr	r3, [r3, #24]
   1a110:	cmp	r3, #0
   1a114:	beq	1a124 <pclose@plt+0x7f68>
   1a118:	ldr	r3, [r6, #204]	; 0xcc
   1a11c:	tst	r3, #16
   1a120:	beq	1a37c <pclose@plt+0x81c0>
   1a124:	ldr	r5, [pc, #1596]	; 1a768 <pclose@plt+0x85ac>
   1a128:	ldr	r1, [r6, #208]	; 0xd0
   1a12c:	ldr	r0, [r5, #164]	; 0xa4
   1a130:	bl	137f4 <pclose@plt+0x1638>
   1a134:	bl	199e8 <pclose@plt+0x782c>
   1a138:	cmp	r0, #-2147483645	; 0x80000003
   1a13c:	blt	1a088 <pclose@plt+0x7ecc>
   1a140:	cmp	r0, #0
   1a144:	strge	r0, [r6, #208]	; 0xd0
   1a148:	bge	1a088 <pclose@plt+0x7ecc>
   1a14c:	ldr	r0, [r5, #32]
   1a150:	bl	198b0 <pclose@plt+0x76f4>
   1a154:	b	1a088 <pclose@plt+0x7ecc>
   1a158:	ldr	r3, [pc, #1536]	; 1a760 <pclose@plt+0x85a4>
   1a15c:	ldr	r3, [r3, #24]
   1a160:	cmp	r3, #0
   1a164:	bne	1a61c <pclose@plt+0x8460>
   1a168:	ldr	r2, [r6, #348]	; 0x15c
   1a16c:	add	r1, r6, #100	; 0x64
   1a170:	sub	r2, r2, #1
   1a174:	add	r3, r1, r2
   1a178:	cmp	r1, r3
   1a17c:	ldrb	r2, [r1, r2]
   1a180:	ldr	r0, [r6, #200]	; 0xc8
   1a184:	bcc	1a198 <pclose@plt+0x7fdc>
   1a188:	b	1a63c <pclose@plt+0x8480>
   1a18c:	ldrb	r2, [r3, #-1]!
   1a190:	cmp	r1, r3
   1a194:	beq	1a63c <pclose@plt+0x8480>
   1a198:	cmp	r2, r0
   1a19c:	bne	1a18c <pclose@plt+0x7fd0>
   1a1a0:	ldrb	r2, [r3, #-1]
   1a1a4:	cmp	r2, #58	; 0x3a
   1a1a8:	subls	r3, r3, #1
   1a1ac:	subhi	r3, r3, #2
   1a1b0:	cmp	r1, r3
   1a1b4:	bhi	1a088 <pclose@plt+0x7ecc>
   1a1b8:	ldrb	r2, [r3]
   1a1bc:	ldr	r3, [r6, #204]	; 0xcc
   1a1c0:	bic	r3, r3, #2
   1a1c4:	strd	r2, [r6, #200]	; 0xc8
   1a1c8:	b	1a088 <pclose@plt+0x7ecc>
   1a1cc:	ldr	r3, [pc, #1420]	; 1a760 <pclose@plt+0x85a4>
   1a1d0:	ldr	r3, [r3, #24]
   1a1d4:	cmp	r3, #0
   1a1d8:	bne	1a62c <pclose@plt+0x8470>
   1a1dc:	ldr	ip, [r6, #348]	; 0x15c
   1a1e0:	add	r1, r6, #100	; 0x64
   1a1e4:	sub	r2, ip, #1
   1a1e8:	add	r3, r1, r2
   1a1ec:	cmp	r1, r3
   1a1f0:	ldrb	r2, [r1, r2]
   1a1f4:	ldr	r0, [r6, #200]	; 0xc8
   1a1f8:	bcs	1a21c <pclose@plt+0x8060>
   1a1fc:	cmp	r2, r0
   1a200:	bne	1a210 <pclose@plt+0x8054>
   1a204:	b	1a224 <pclose@plt+0x8068>
   1a208:	cmp	r0, r2
   1a20c:	beq	1a224 <pclose@plt+0x8068>
   1a210:	ldrb	r2, [r3, #-1]!
   1a214:	cmp	r1, r3
   1a218:	bne	1a208 <pclose@plt+0x804c>
   1a21c:	cmp	r2, r0
   1a220:	bne	1a088 <pclose@plt+0x7ecc>
   1a224:	ldrb	r2, [r3, #1]
   1a228:	add	r1, r1, ip
   1a22c:	cmp	r2, #58	; 0x3a
   1a230:	addls	r3, r3, #1
   1a234:	addhi	r3, r3, #2
   1a238:	cmp	r3, r1
   1a23c:	bcs	1a088 <pclose@plt+0x7ecc>
   1a240:	b	1a1b8 <pclose@plt+0x7ffc>
   1a244:	ldr	r2, [pc, #1300]	; 1a760 <pclose@plt+0x85a4>
   1a248:	ldr	r3, [r6, #204]	; 0xcc
   1a24c:	ldr	r2, [r2, #24]
   1a250:	cmp	r2, #0
   1a254:	beq	1a260 <pclose@plt+0x80a4>
   1a258:	tst	r3, #16
   1a25c:	beq	1a37c <pclose@plt+0x81c0>
   1a260:	eor	r3, r3, #131072	; 0x20000
   1a264:	str	r3, [r6, #204]	; 0xcc
   1a268:	b	1a088 <pclose@plt+0x7ecc>
   1a26c:	ldr	r8, [pc, #1260]	; 1a760 <pclose@plt+0x85a4>
   1a270:	ldr	r3, [r8, #24]
   1a274:	cmp	r3, #0
   1a278:	beq	1a288 <pclose@plt+0x80cc>
   1a27c:	ldr	r3, [r6, #204]	; 0xcc
   1a280:	tst	r3, #16
   1a284:	beq	1a37c <pclose@plt+0x81c0>
   1a288:	cmp	r7, #111	; 0x6f
   1a28c:	ldr	r7, [pc, #1236]	; 1a768 <pclose@plt+0x85ac>
   1a290:	ldr	r1, [r6, #1368]	; 0x558
   1a294:	ldreq	r3, [pc, #1232]	; 1a76c <pclose@plt+0x85b0>
   1a298:	ldrne	r3, [pc, #1232]	; 1a770 <pclose@plt+0x85b4>
   1a29c:	ldreq	r2, [r7, #240]	; 0xf0
   1a2a0:	ldrne	r2, [r7, #244]	; 0xf4
   1a2a4:	add	r1, r1, #1
   1a2a8:	ldr	r0, [r7, #260]	; 0x104
   1a2ac:	streq	r3, [sp, #28]
   1a2b0:	strne	r3, [sp, #28]
   1a2b4:	ldreq	sl, [pc, #1208]	; 1a774 <pclose@plt+0x85b8>
   1a2b8:	ldrne	sl, [pc, #1208]	; 1a778 <pclose@plt+0x85bc>
   1a2bc:	bl	137f4 <pclose@plt+0x1638>
   1a2c0:	bl	19054 <pclose@plt+0x6e98>
   1a2c4:	ldrb	r3, [r0]
   1a2c8:	mov	r6, r0
   1a2cc:	cmp	r3, #27
   1a2d0:	beq	1a088 <pclose@plt+0x7ecc>
   1a2d4:	add	r0, sp, #52	; 0x34
   1a2d8:	mov	r3, r6
   1a2dc:	ldr	r2, [pc, #1176]	; 1a77c <pclose@plt+0x85c0>
   1a2e0:	mov	r1, #256	; 0x100
   1a2e4:	bl	11fc4 <snprintf@plt>
   1a2e8:	cmp	r0, #0
   1a2ec:	beq	1a088 <pclose@plt+0x7ecc>
   1a2f0:	ldr	r3, [r5, #4]
   1a2f4:	str	r3, [sp, #32]
   1a2f8:	ldr	r9, [r3, #1364]	; 0x554
   1a2fc:	cmp	r9, #0
   1a300:	bne	1a314 <pclose@plt+0x8158>
   1a304:	b	1a648 <pclose@plt+0x848c>
   1a308:	ldr	r9, [r9]
   1a30c:	cmp	r9, #0
   1a310:	beq	1a648 <pclose@plt+0x848c>
   1a314:	mov	r1, r6
   1a318:	ldr	r0, [r9, #12]
   1a31c:	bl	11ca0 <strcmp@plt>
   1a320:	cmp	r0, #0
   1a324:	bne	1a308 <pclose@plt+0x814c>
   1a328:	ldr	r0, [r7, #252]	; 0xfc
   1a32c:	bl	198b0 <pclose@plt+0x76f4>
   1a330:	b	1a088 <pclose@plt+0x7ecc>
   1a334:	ldr	r2, [pc, #1060]	; 1a760 <pclose@plt+0x85a4>
   1a338:	ldr	r3, [r6, #204]	; 0xcc
   1a33c:	ldr	r2, [r2, #24]
   1a340:	cmp	r2, #0
   1a344:	beq	1a350 <pclose@plt+0x8194>
   1a348:	tst	r3, #16
   1a34c:	beq	1a37c <pclose@plt+0x81c0>
   1a350:	eor	r3, r3, #4
   1a354:	bic	r3, r3, #2
   1a358:	str	r3, [r6, #204]	; 0xcc
   1a35c:	b	1a088 <pclose@plt+0x7ecc>
   1a360:	ldr	r2, [pc, #1016]	; 1a760 <pclose@plt+0x85a4>
   1a364:	ldr	r3, [r6, #204]	; 0xcc
   1a368:	ldr	r2, [r2, #24]
   1a36c:	cmp	r2, #0
   1a370:	beq	1a5b8 <pclose@plt+0x83fc>
   1a374:	tst	r3, #16
   1a378:	bne	1a5b8 <pclose@plt+0x83fc>
   1a37c:	bl	199bc <pclose@plt+0x7800>
   1a380:	b	1a088 <pclose@plt+0x7ecc>
   1a384:	ldr	r3, [pc, #980]	; 1a760 <pclose@plt+0x85a4>
   1a388:	ldr	r3, [r3, #24]
   1a38c:	cmp	r3, #0
   1a390:	beq	1a3a0 <pclose@plt+0x81e4>
   1a394:	ldr	r3, [r6, #204]	; 0xcc
   1a398:	tst	r3, #16
   1a39c:	beq	1a37c <pclose@plt+0x81c0>
   1a3a0:	ldr	r3, [pc, #960]	; 1a768 <pclose@plt+0x85ac>
   1a3a4:	ldr	r0, [r3, #184]	; 0xb8
   1a3a8:	bl	19054 <pclose@plt+0x6e98>
   1a3ac:	ldrb	r3, [r0]
   1a3b0:	cmp	r3, #27
   1a3b4:	beq	1a088 <pclose@plt+0x7ecc>
   1a3b8:	mov	r1, r0
   1a3bc:	uxtb	r2, r7
   1a3c0:	mov	r0, r6
   1a3c4:	bl	13bf4 <pclose@plt+0x1a38>
   1a3c8:	cmp	r0, #0
   1a3cc:	beq	1a088 <pclose@plt+0x7ecc>
   1a3d0:	bl	198b0 <pclose@plt+0x76f4>
   1a3d4:	b	1a088 <pclose@plt+0x7ecc>
   1a3d8:	ldr	r3, [pc, #896]	; 1a760 <pclose@plt+0x85a4>
   1a3dc:	ldr	r5, [r6, #204]	; 0xcc
   1a3e0:	ldr	r3, [r3, #24]
   1a3e4:	cmp	r3, #0
   1a3e8:	bne	1a5e8 <pclose@plt+0x842c>
   1a3ec:	eor	r3, r5, #2
   1a3f0:	str	r3, [r6, #204]	; 0xcc
   1a3f4:	ldr	r2, [r6, #348]	; 0x15c
   1a3f8:	add	r0, r6, #100	; 0x64
   1a3fc:	mov	r1, #32
   1a400:	bl	12048 <memchr@plt>
   1a404:	cmp	r0, #0
   1a408:	bne	1a088 <pclose@plt+0x7ecc>
   1a40c:	ldr	r3, [pc, #852]	; 1a768 <pclose@plt+0x85ac>
   1a410:	tst	r5, #2
   1a414:	ldr	r0, [r3, #152]	; 0x98
   1a418:	ldreq	r1, [r3, #236]	; 0xec
   1a41c:	ldrne	r1, [r3, #232]	; 0xe8
   1a420:	bl	137f4 <pclose@plt+0x1638>
   1a424:	b	1a3d0 <pclose@plt+0x8214>
   1a428:	ldr	r2, [pc, #820]	; 1a764 <pclose@plt+0x85a8>
   1a42c:	ldr	r3, [r6, #204]	; 0xcc
   1a430:	ldr	r2, [r2, #-3988]	; 0xfffff06c
   1a434:	eor	r3, r3, #1024	; 0x400
   1a438:	cmp	r2, #0
   1a43c:	str	r3, [r6, #204]	; 0xcc
   1a440:	bne	1a088 <pclose@plt+0x7ecc>
   1a444:	b	1a0cc <pclose@plt+0x7f10>
   1a448:	ldr	r2, [pc, #784]	; 1a760 <pclose@plt+0x85a4>
   1a44c:	ldr	r3, [r6, #204]	; 0xcc
   1a450:	ldr	r2, [r2, #24]
   1a454:	cmp	r2, #0
   1a458:	beq	1a464 <pclose@plt+0x82a8>
   1a45c:	tst	r3, #16
   1a460:	beq	1a37c <pclose@plt+0x81c0>
   1a464:	eor	r3, r3, #128	; 0x80
   1a468:	str	r3, [r6, #204]	; 0xcc
   1a46c:	b	1a088 <pclose@plt+0x7ecc>
   1a470:	ldr	r2, [pc, #748]	; 1a764 <pclose@plt+0x85a8>
   1a474:	ldr	r3, [r2, #-1484]	; 0xfffffa34
   1a478:	cmp	r3, r6
   1a47c:	movne	r3, #0
   1a480:	strne	r3, [r2, #-1480]	; 0xfffffa38
   1a484:	ldr	r3, [r6, #204]	; 0xcc
   1a488:	strne	r6, [r2, #-1484]	; 0xfffffa34
   1a48c:	ands	r1, r3, #32
   1a490:	movne	r1, #0
   1a494:	ldrne	r0, [r6, #364]	; 0x16c
   1a498:	ldreq	r0, [r2, #-1480]	; 0xfffffa38
   1a49c:	strne	r0, [r2, #-1480]	; 0xfffffa38
   1a4a0:	streq	r1, [r2, #-1480]	; 0xfffffa38
   1a4a4:	ldr	r2, [pc, #692]	; 1a760 <pclose@plt+0x85a4>
   1a4a8:	strne	r1, [r6, #364]	; 0x16c
   1a4ac:	streq	r0, [r6, #364]	; 0x16c
   1a4b0:	ldr	r2, [r2, #24]
   1a4b4:	cmp	r2, #0
   1a4b8:	beq	1a4c4 <pclose@plt+0x8308>
   1a4bc:	tst	r3, #16
   1a4c0:	beq	1a37c <pclose@plt+0x81c0>
   1a4c4:	eor	r3, r3, #32
   1a4c8:	str	r3, [r6, #204]	; 0xcc
   1a4cc:	b	1a088 <pclose@plt+0x7ecc>
   1a4d0:	ldr	r2, [pc, #648]	; 1a760 <pclose@plt+0x85a4>
   1a4d4:	ldr	r3, [r6, #204]	; 0xcc
   1a4d8:	ldr	r2, [r2, #24]
   1a4dc:	cmp	r2, #0
   1a4e0:	beq	1a4ec <pclose@plt+0x8330>
   1a4e4:	tst	r3, #16
   1a4e8:	beq	1a37c <pclose@plt+0x81c0>
   1a4ec:	eor	r3, r3, #262144	; 0x40000
   1a4f0:	str	r3, [r6, #204]	; 0xcc
   1a4f4:	b	1a088 <pclose@plt+0x7ecc>
   1a4f8:	ldr	r3, [pc, #608]	; 1a760 <pclose@plt+0x85a4>
   1a4fc:	ldr	r3, [r3, #24]
   1a500:	cmp	r3, #0
   1a504:	bne	1a5d8 <pclose@plt+0x841c>
   1a508:	ldr	r5, [r6, #200]	; 0xc8
   1a50c:	ldr	r2, [r6, #348]	; 0x15c
   1a510:	mov	r1, r5
   1a514:	add	r0, r6, #100	; 0x64
   1a518:	bl	12048 <memchr@plt>
   1a51c:	cmp	r0, #0
   1a520:	beq	1a088 <pclose@plt+0x7ecc>
   1a524:	ldr	r7, [r6, #204]	; 0xcc
   1a528:	tst	r7, #3145728	; 0x300000
   1a52c:	bne	1a088 <pclose@plt+0x7ecc>
   1a530:	eor	r3, r7, #512	; 0x200
   1a534:	str	r3, [r6, #204]	; 0xcc
   1a538:	mov	r1, r5
   1a53c:	ldr	r2, [r6, #352]	; 0x160
   1a540:	mov	r0, r6
   1a544:	bl	12048 <memchr@plt>
   1a548:	ldr	r3, [r6, #356]	; 0x164
   1a54c:	sub	r0, r0, r6
   1a550:	cmp	r0, r3
   1a554:	bge	1a574 <pclose@plt+0x83b8>
   1a558:	tst	r7, #512	; 0x200
   1a55c:	addeq	r3, r3, #2
   1a560:	subne	r3, r3, #2
   1a564:	cmp	r3, #0
   1a568:	str	r3, [r6, #356]	; 0x164
   1a56c:	movlt	r3, #0
   1a570:	strlt	r3, [r6, #356]	; 0x164
   1a574:	ldr	r3, [pc, #488]	; 1a764 <pclose@plt+0x85a8>
   1a578:	ldr	r3, [r3, #-3988]	; 0xfffff06c
   1a57c:	cmp	r3, #0
   1a580:	bne	1a088 <pclose@plt+0x7ecc>
   1a584:	b	1a0cc <pclose@plt+0x7f10>
   1a588:	ldr	r2, [pc, #464]	; 1a760 <pclose@plt+0x85a4>
   1a58c:	ldr	r3, [r6, #204]	; 0xcc
   1a590:	ldr	r2, [r2, #24]
   1a594:	cmp	r2, #0
   1a598:	bne	1a610 <pclose@plt+0x8454>
   1a59c:	ldr	r2, [pc, #448]	; 1a764 <pclose@plt+0x85a8>
   1a5a0:	eor	r3, r3, #256	; 0x100
   1a5a4:	str	r3, [r6, #204]	; 0xcc
   1a5a8:	ldr	r3, [r2, #-3988]	; 0xfffff06c
   1a5ac:	cmp	r3, #0
   1a5b0:	bne	1a088 <pclose@plt+0x7ecc>
   1a5b4:	b	1a0cc <pclose@plt+0x7f10>
   1a5b8:	ldr	r2, [pc, #424]	; 1a768 <pclose@plt+0x85ac>
   1a5bc:	tst	r3, #64	; 0x40
   1a5c0:	eor	r3, r3, #64	; 0x40
   1a5c4:	str	r3, [r6, #204]	; 0xcc
   1a5c8:	ldr	r0, [r2, #288]	; 0x120
   1a5cc:	ldreq	r1, [r2, #236]	; 0xec
   1a5d0:	ldrne	r1, [r2, #232]	; 0xe8
   1a5d4:	b	1a420 <pclose@plt+0x8264>
   1a5d8:	ldr	r3, [r6, #204]	; 0xcc
   1a5dc:	tst	r3, #16
   1a5e0:	bne	1a508 <pclose@plt+0x834c>
   1a5e4:	b	1a37c <pclose@plt+0x81c0>
   1a5e8:	tst	r5, #16
   1a5ec:	bne	1a3ec <pclose@plt+0x8230>
   1a5f0:	b	1a37c <pclose@plt+0x81c0>
   1a5f4:	ldr	r3, [r6, #204]	; 0xcc
   1a5f8:	tst	r3, #16
   1a5fc:	bne	1a0e8 <pclose@plt+0x7f2c>
   1a600:	b	1a37c <pclose@plt+0x81c0>
   1a604:	tst	r3, #16
   1a608:	bne	1a0b4 <pclose@plt+0x7ef8>
   1a60c:	b	1a37c <pclose@plt+0x81c0>
   1a610:	tst	r3, #16
   1a614:	bne	1a59c <pclose@plt+0x83e0>
   1a618:	b	1a37c <pclose@plt+0x81c0>
   1a61c:	ldr	r3, [r6, #204]	; 0xcc
   1a620:	tst	r3, #16
   1a624:	bne	1a168 <pclose@plt+0x7fac>
   1a628:	b	1a37c <pclose@plt+0x81c0>
   1a62c:	ldr	r3, [r6, #204]	; 0xcc
   1a630:	tst	r3, #16
   1a634:	bne	1a1dc <pclose@plt+0x8020>
   1a638:	b	1a37c <pclose@plt+0x81c0>
   1a63c:	cmp	r2, r0
   1a640:	bne	1a088 <pclose@plt+0x7ecc>
   1a644:	b	1a1a0 <pclose@plt+0x7fe4>
   1a648:	ldrb	r3, [r6]
   1a64c:	cmp	r3, #33	; 0x21
   1a650:	beq	1a6dc <pclose@plt+0x8520>
   1a654:	ldr	r1, [pc, #292]	; 1a780 <pclose@plt+0x85c4>
   1a658:	mov	r0, r6
   1a65c:	bl	12138 <strpbrk@plt>
   1a660:	subs	r3, r0, #0
   1a664:	str	r3, [sp, #36]	; 0x24
   1a668:	beq	1a70c <pclose@plt+0x8550>
   1a66c:	mov	r3, #1
   1a670:	str	r3, [sp, #40]	; 0x28
   1a674:	ldr	r3, [sp, #36]	; 0x24
   1a678:	mov	r1, #0
   1a67c:	ldr	r9, [pc, #256]	; 1a784 <pclose@plt+0x85c8>
   1a680:	ldrb	r2, [r3]
   1a684:	mov	fp, r1
   1a688:	strb	r1, [r3]
   1a68c:	str	r2, [sp, #44]	; 0x2c
   1a690:	b	1a6a0 <pclose@plt+0x84e4>
   1a694:	add	fp, fp, #1
   1a698:	cmp	fp, #58	; 0x3a
   1a69c:	beq	1a714 <pclose@plt+0x8558>
   1a6a0:	mov	r1, r6
   1a6a4:	ldr	r0, [r9, #4]!
   1a6a8:	bl	11ca0 <strcmp@plt>
   1a6ac:	cmp	r0, #0
   1a6b0:	bne	1a694 <pclose@plt+0x84d8>
   1a6b4:	ldr	r3, [sp, #36]	; 0x24
   1a6b8:	ldrb	r2, [r3, #1]
   1a6bc:	cmp	r2, #0
   1a6c0:	bne	19f3c <pclose@plt+0x7d80>
   1a6c4:	ldr	r3, [sp, #40]	; 0x28
   1a6c8:	ldr	r0, [r7, #256]	; 0x100
   1a6cc:	cmp	r3, #0
   1a6d0:	beq	1a704 <pclose@plt+0x8548>
   1a6d4:	ldr	r1, [r7, #328]	; 0x148
   1a6d8:	b	1a420 <pclose@plt+0x8264>
   1a6dc:	add	r6, r6, #1
   1a6e0:	mov	r0, r6
   1a6e4:	ldr	r1, [pc, #148]	; 1a780 <pclose@plt+0x85c4>
   1a6e8:	bl	12138 <strpbrk@plt>
   1a6ec:	subs	r3, r0, #0
   1a6f0:	str	r3, [sp, #36]	; 0x24
   1a6f4:	movne	r3, #0
   1a6f8:	strne	r3, [sp, #40]	; 0x28
   1a6fc:	bne	1a674 <pclose@plt+0x84b8>
   1a700:	ldr	r0, [r7, #248]	; 0xf8
   1a704:	ldr	r1, [r7, #324]	; 0x144
   1a708:	b	1a420 <pclose@plt+0x8264>
   1a70c:	ldr	r0, [r7, #248]	; 0xf8
   1a710:	b	1a6d4 <pclose@plt+0x8518>
   1a714:	mov	r1, r6
   1a718:	ldr	r0, [r7, #352]	; 0x160
   1a71c:	b	1a420 <pclose@plt+0x8264>
   1a720:	bl	11da8 <__stack_chk_fail@plt>
   1a724:	add	r0, sp, #52	; 0x34
   1a728:	bl	11f7c <strlen@plt>
   1a72c:	add	r0, r0, #3
   1a730:	bl	156d4 <pclose@plt+0x3518>
   1a734:	str	r0, [r7, #1372]	; 0x55c
   1a738:	b	1a048 <pclose@plt+0x7e8c>
   1a73c:	strdeq	r6, [r3], -r0
   1a740:	andeq	r7, r3, r0, asr fp
   1a744:	svcvc	0x00fffef8
   1a748:	andeq	r7, r3, r0, lsl r0
   1a74c:	andeq	r3, r2, r4, lsr #4
   1a750:	andeq	r8, r3, r0, lsl #16
   1a754:	strdeq	r3, [r2], -ip
   1a758:	muleq	r2, r8, r2
   1a75c:	andeq	r3, r2, r4, lsl #4
   1a760:	andeq	r7, r3, r8
   1a764:	andeq	r9, r3, r8, asr #22
   1a768:	andeq	lr, r5, r0, asr #28
   1a76c:	strdeq	r1, [r1], -ip
   1a770:	andeq	r1, r1, r0, lsr #25
   1a774:	muleq	r1, r4, ip
   1a778:	andeq	r1, r1, r4, ror #24
   1a77c:	andeq	r3, r2, r4, lsl fp
   1a780:	andeq	r3, r2, r0, lsl #4
   1a784:	andeq	pc, r5, r4, asr #1
   1a788:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a78c:	sub	sp, sp, #2112	; 0x840
   1a790:	ldr	r7, [pc, #744]	; 1aa80 <pclose@plt+0x88c4>
   1a794:	sub	sp, sp, #4
   1a798:	cmp	r0, #110	; 0x6e
   1a79c:	cmpne	r0, #38	; 0x26
   1a7a0:	ldr	r3, [r7]
   1a7a4:	str	r1, [sp, #28]
   1a7a8:	str	r2, [sp, #32]
   1a7ac:	str	r3, [sp, #2108]	; 0x83c
   1a7b0:	bne	1a94c <pclose@plt+0x8790>
   1a7b4:	ldr	r6, [pc, #712]	; 1aa84 <pclose@plt+0x88c8>
   1a7b8:	ldr	r3, [r6, #-1476]	; 0xfffffa3c
   1a7bc:	ldr	r3, [r3, #24]
   1a7c0:	ldrb	r3, [r3]
   1a7c4:	cmp	r3, #0
   1a7c8:	beq	1aa28 <pclose@plt+0x886c>
   1a7cc:	cmp	r0, #47	; 0x2f
   1a7d0:	cmpne	r0, #76	; 0x4c
   1a7d4:	beq	1a98c <pclose@plt+0x87d0>
   1a7d8:	ldr	r3, [pc, #680]	; 1aa88 <pclose@plt+0x88cc>
   1a7dc:	ldr	r4, [pc, #680]	; 1aa8c <pclose@plt+0x88d0>
   1a7e0:	mov	r5, r3
   1a7e4:	ldr	r0, [r3, #412]	; 0x19c
   1a7e8:	bl	17370 <pclose@plt+0x51b4>
   1a7ec:	ldr	r3, [r5, #412]	; 0x19c
   1a7f0:	add	r2, r0, #80	; 0x50
   1a7f4:	mov	r1, r2
   1a7f8:	ldr	r0, [pc, #656]	; 1aa90 <pclose@plt+0x88d4>
   1a7fc:	bl	137f4 <pclose@plt+0x1638>
   1a800:	ldr	r3, [r4, #4092]	; 0xffc
   1a804:	mov	r1, #3
   1a808:	cmp	r3, #0
   1a80c:	str	r1, [r6, #-1768]	; 0xfffff918
   1a810:	ldreq	r8, [pc, #636]	; 1aa94 <pclose@plt+0x88d8>
   1a814:	mov	r9, r0
   1a818:	bne	1aa38 <pclose@plt+0x887c>
   1a81c:	ldr	r1, [r6, #-3728]	; 0xfffff170
   1a820:	mov	r0, r9
   1a824:	ldr	r4, [r4, #4]
   1a828:	bl	17414 <pclose@plt+0x5258>
   1a82c:	ldr	r5, [pc, #612]	; 1aa98 <pclose@plt+0x88dc>
   1a830:	ldr	r2, [pc, #612]	; 1aa9c <pclose@plt+0x88e0>
   1a834:	mov	r3, #2048	; 0x800
   1a838:	add	r4, r4, #584	; 0x248
   1a83c:	mov	r1, r3
   1a840:	str	r9, [sp, #16]
   1a844:	str	r8, [sp, #4]
   1a848:	str	r2, [sp]
   1a84c:	str	r4, [sp, #8]
   1a850:	mov	r2, #1
   1a854:	str	r5, [sp, #20]
   1a858:	str	r0, [sp, #12]
   1a85c:	add	r0, sp, #60	; 0x3c
   1a860:	bl	1218c <__snprintf_chk@plt>
   1a864:	add	r0, sp, #60	; 0x3c
   1a868:	bl	12024 <putp@plt>
   1a86c:	add	r0, r5, #1152	; 0x480
   1a870:	add	r0, r0, #12
   1a874:	bl	12024 <putp@plt>
   1a878:	ldr	r3, [pc, #544]	; 1aaa0 <pclose@plt+0x88e4>
   1a87c:	ldr	r0, [r3]
   1a880:	bl	11ce8 <fflush@plt>
   1a884:	ldr	r2, [sp, #28]
   1a888:	ldr	r3, [r6, #-1476]	; 0xfffffa3c
   1a88c:	str	r6, [sp, #44]	; 0x2c
   1a890:	ldr	sl, [r2]
   1a894:	ldr	r2, [sp, #32]
   1a898:	ldr	r9, [r3, #24]
   1a89c:	ldr	r3, [r6, #-3628]	; 0xfffff1d4
   1a8a0:	ldr	r8, [r2]
   1a8a4:	str	r3, [sp, #36]	; 0x24
   1a8a8:	ldr	r3, [r6, #-3632]	; 0xfffff1d0
   1a8ac:	str	sl, [sp, #48]	; 0x30
   1a8b0:	str	r8, [sp, #52]	; 0x34
   1a8b4:	str	r3, [sp, #40]	; 0x28
   1a8b8:	ldr	r3, [sp, #36]	; 0x24
   1a8bc:	cmp	r3, r8
   1a8c0:	ble	1aa50 <pclose@plt+0x8894>
   1a8c4:	ldrb	r1, [r9]
   1a8c8:	cmp	r1, #0
   1a8cc:	beq	1a940 <pclose@plt+0x8784>
   1a8d0:	ldr	r3, [sp, #40]	; 0x28
   1a8d4:	add	r2, r3, r8, lsl #2
   1a8d8:	ldr	r4, [r3, r8, lsl #2]
   1a8dc:	ldr	fp, [r2, #4]
   1a8e0:	mov	r0, r4
   1a8e4:	sub	r5, fp, r4
   1a8e8:	sub	r5, r5, #1
   1a8ec:	mov	r2, r5
   1a8f0:	bl	12048 <memchr@plt>
   1a8f4:	cmp	r0, #0
   1a8f8:	beq	1a940 <pclose@plt+0x8784>
   1a8fc:	cmp	sl, r5
   1a900:	bge	1a940 <pclose@plt+0x8784>
   1a904:	ldrb	r3, [r4, sl]
   1a908:	add	r6, r4, sl
   1a90c:	cmp	r3, #0
   1a910:	beq	1a934 <pclose@plt+0x8778>
   1a914:	mov	r1, r9
   1a918:	mov	r0, r6
   1a91c:	bl	11c64 <strstr@plt>
   1a920:	cmp	r0, #0
   1a924:	bne	1a9e0 <pclose@plt+0x8824>
   1a928:	mov	r0, r6
   1a92c:	bl	11f7c <strlen@plt>
   1a930:	add	sl, sl, r0
   1a934:	add	sl, sl, #1
   1a938:	cmp	r5, sl
   1a93c:	bgt	1a904 <pclose@plt+0x8748>
   1a940:	add	r8, r8, #1
   1a944:	mov	sl, #0
   1a948:	b	1a8b8 <pclose@plt+0x86fc>
   1a94c:	cmp	r0, #47	; 0x2f
   1a950:	cmpne	r0, #76	; 0x4c
   1a954:	beq	1a98c <pclose@plt+0x87d0>
   1a958:	ldr	r6, [pc, #292]	; 1aa84 <pclose@plt+0x88c8>
   1a95c:	ldr	r3, [r6, #-1476]	; 0xfffffa3c
   1a960:	ldr	r4, [r3, #24]
   1a964:	ldrb	r3, [r4]
   1a968:	cmp	r3, #0
   1a96c:	bne	1a7d8 <pclose@plt+0x861c>
   1a970:	ldr	r2, [sp, #2108]	; 0x83c
   1a974:	ldr	r3, [r7]
   1a978:	cmp	r2, r3
   1a97c:	bne	1aa7c <pclose@plt+0x88c0>
   1a980:	add	sp, sp, #2112	; 0x840
   1a984:	add	sp, sp, #4
   1a988:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a98c:	ldr	r3, [pc, #244]	; 1aa88 <pclose@plt+0x88cc>
   1a990:	ldr	r0, [r3, #160]	; 0xa0
   1a994:	bl	19054 <pclose@plt+0x6e98>
   1a998:	ldrb	r3, [r0]
   1a99c:	cmp	r3, #27
   1a9a0:	beq	1a970 <pclose@plt+0x87b4>
   1a9a4:	ldr	r6, [pc, #216]	; 1aa84 <pclose@plt+0x88c8>
   1a9a8:	mov	r3, r0
   1a9ac:	ldr	r2, [pc, #240]	; 1aaa4 <pclose@plt+0x88e8>
   1a9b0:	ldr	r0, [r6, #-1476]	; 0xfffffa3c
   1a9b4:	mov	r1, #256	; 0x100
   1a9b8:	ldr	r0, [r0, #24]
   1a9bc:	bl	11fc4 <snprintf@plt>
   1a9c0:	ldr	r5, [r6, #-1476]	; 0xfffffa3c
   1a9c4:	ldr	r4, [r5, #24]
   1a9c8:	mov	r0, r4
   1a9cc:	bl	11f7c <strlen@plt>
   1a9d0:	mov	r3, #0
   1a9d4:	str	r3, [r6, #-1472]	; 0xfffffa40
   1a9d8:	str	r0, [r5, #28]
   1a9dc:	b	1a964 <pclose@plt+0x87a8>
   1a9e0:	cmp	fp, r0
   1a9e4:	bls	1a940 <pclose@plt+0x8784>
   1a9e8:	sub	r0, r0, r4
   1a9ec:	cmp	r5, r0
   1a9f0:	ble	1a940 <pclose@plt+0x8784>
   1a9f4:	ldr	r3, [sp, #48]	; 0x30
   1a9f8:	ldr	r2, [sp, #52]	; 0x34
   1a9fc:	cmp	r3, r0
   1aa00:	cmpeq	r8, r2
   1aa04:	ldr	r3, [sp, #44]	; 0x2c
   1aa08:	mov	r2, #1
   1aa0c:	str	r2, [r3, #-1472]	; 0xfffffa40
   1aa10:	beq	1aa48 <pclose@plt+0x888c>
   1aa14:	ldr	r3, [sp, #28]
   1aa18:	str	r0, [r3]
   1aa1c:	ldr	r3, [sp, #32]
   1aa20:	str	r8, [r3]
   1aa24:	b	1a970 <pclose@plt+0x87b4>
   1aa28:	ldr	r3, [pc, #88]	; 1aa88 <pclose@plt+0x88cc>
   1aa2c:	ldr	r0, [r3, #148]	; 0x94
   1aa30:	bl	198b0 <pclose@plt+0x76f4>
   1aa34:	b	1a970 <pclose@plt+0x87b4>
   1aa38:	mov	r0, #0
   1aa3c:	bl	14d48 <pclose@plt+0x2b8c>
   1aa40:	mov	r8, r0
   1aa44:	b	1a81c <pclose@plt+0x8660>
   1aa48:	add	sl, r0, r2
   1aa4c:	b	1a8b8 <pclose@plt+0x86fc>
   1aa50:	ldr	r6, [sp, #44]	; 0x2c
   1aa54:	ldr	r2, [pc, #44]	; 1aa88 <pclose@plt+0x88cc>
   1aa58:	ldr	r3, [r6, #-1472]	; 0xfffffa40
   1aa5c:	ldr	r0, [r2, #144]	; 0x90
   1aa60:	cmp	r3, #0
   1aa64:	ldrne	r1, [r2, #316]	; 0x13c
   1aa68:	ldreq	r1, [pc, #36]	; 1aa94 <pclose@plt+0x88d8>
   1aa6c:	mov	r2, r9
   1aa70:	bl	137f4 <pclose@plt+0x1638>
   1aa74:	bl	198b0 <pclose@plt+0x76f4>
   1aa78:	b	1a970 <pclose@plt+0x87b4>
   1aa7c:	bl	11da8 <__stack_chk_fail@plt>
   1aa80:	strdeq	r6, [r3], -r0
   1aa84:	andeq	r9, r3, r8, asr #22
   1aa88:	andeq	lr, r5, r0, asr #28
   1aa8c:	andeq	r7, r3, r0, asr fp
   1aa90:	andeq	r3, r2, ip, lsl #4
   1aa94:	muleq	r2, r8, r2
   1aa98:	andeq	r8, r3, r4, ror fp
   1aa9c:	andeq	r3, r2, r4, lsl r2
   1aaa0:	andeq	r7, r3, r8, lsl fp
   1aaa4:	andeq	r3, r2, r4, lsl fp
   1aaa8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1aaac:	sub	sp, sp, #3104	; 0xc20
   1aab0:	ldr	r9, [pc, #3832]	; 1b9b0 <pclose@plt+0x97f4>
   1aab4:	sub	sp, sp, #4
   1aab8:	ldr	r3, [pc, #3828]	; 1b9b4 <pclose@plt+0x97f8>
   1aabc:	mov	r1, r0
   1aac0:	str	r0, [sp, #60]	; 0x3c
   1aac4:	ldr	r0, [r9, #12]
   1aac8:	ldr	r3, [r3]
   1aacc:	cmp	r0, #0
   1aad0:	str	r3, [sp, #3100]	; 0xc1c
   1aad4:	ble	1ab1c <pclose@plt+0x8960>
   1aad8:	ldr	r3, [r9, #4]
   1aadc:	ldr	r2, [r3, #1384]	; 0x568
   1aae0:	ldr	r3, [r2]
   1aae4:	str	r3, [sp, #64]	; 0x40
   1aae8:	ldr	r3, [r3]
   1aaec:	cmp	r1, r3
   1aaf0:	beq	1ab54 <pclose@plt+0x8998>
   1aaf4:	mov	r3, #0
   1aaf8:	mov	lr, r1
   1aafc:	b	1ab10 <pclose@plt+0x8954>
   1ab00:	ldr	r1, [r2, #4]!
   1ab04:	ldr	ip, [r1]
   1ab08:	cmp	ip, lr
   1ab0c:	beq	1ab50 <pclose@plt+0x8994>
   1ab10:	add	r3, r3, #1
   1ab14:	cmp	r3, r0
   1ab18:	bne	1ab00 <pclose@plt+0x8944>
   1ab1c:	ldr	r3, [pc, #3732]	; 1b9b8 <pclose@plt+0x97fc>
   1ab20:	ldr	r1, [sp, #60]	; 0x3c
   1ab24:	ldr	r0, [r3, #400]	; 0x190
   1ab28:	bl	137f4 <pclose@plt+0x1638>
   1ab2c:	bl	198b0 <pclose@plt+0x76f4>
   1ab30:	ldr	r3, [pc, #3708]	; 1b9b4 <pclose@plt+0x97f8>
   1ab34:	ldr	r2, [sp, #3100]	; 0xc1c
   1ab38:	ldr	r3, [r3]
   1ab3c:	cmp	r2, r3
   1ab40:	bne	1b9ac <pclose@plt+0x97f0>
   1ab44:	add	sp, sp, #3104	; 0xc20
   1ab48:	add	sp, sp, #4
   1ab4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ab50:	str	r1, [sp, #64]	; 0x40
   1ab54:	ldr	r2, [pc, #3680]	; 1b9bc <pclose@plt+0x9800>
   1ab58:	ldr	r1, [pc, #3680]	; 1b9c0 <pclose@plt+0x9804>
   1ab5c:	add	sl, r2, #2944	; 0xb80
   1ab60:	sub	r3, r2, #8
   1ab64:	sub	r2, sl, #3008	; 0xbc0
   1ab68:	mov	r0, r3
   1ab6c:	str	r3, [r1, #636]	; 0x27c
   1ab70:	sub	r3, r2, #8
   1ab74:	str	r3, [sp, #68]	; 0x44
   1ab78:	ldr	fp, [pc, #3652]	; 1b9c4 <pclose@plt+0x9808>
   1ab7c:	bl	12024 <putp@plt>
   1ab80:	ldr	r3, [sp, #64]	; 0x40
   1ab84:	add	r3, r3, #592	; 0x250
   1ab88:	str	r3, [sp, #52]	; 0x34
   1ab8c:	ldr	r3, [pc, #3636]	; 1b9c8 <pclose@plt+0x980c>
   1ab90:	mvn	r4, #-2147483648	; 0x80000000
   1ab94:	sub	r0, r3, #8
   1ab98:	bl	12024 <putp@plt>
   1ab9c:	bl	14fdc <pclose@plt+0x2e20>
   1aba0:	ldr	r0, [sl, #-3616]	; 0xfffff1e0
   1aba4:	ldr	r3, [sl, #-1468]	; 0xfffffa44
   1aba8:	ldr	r1, [sl, #-3608]	; 0xfffff1e8
   1abac:	cmp	r0, #0
   1abb0:	add	lr, r1, r3, lsl #5
   1abb4:	ble	1b8a8 <pclose@plt+0x96ec>
   1abb8:	ldr	ip, [pc, #3596]	; 1b9cc <pclose@plt+0x9810>
   1abbc:	mov	r2, r1
   1abc0:	mov	r3, #0
   1abc4:	add	r3, r3, #1
   1abc8:	cmp	r3, r0
   1abcc:	str	ip, [r2, #20]
   1abd0:	add	r2, r2, #32
   1abd4:	blt	1abc4 <pclose@plt+0x8a08>
   1abd8:	ldr	r3, [pc, #3568]	; 1b9d0 <pclose@plt+0x9814>
   1abdc:	mov	r5, #0
   1abe0:	cmp	r0, #0
   1abe4:	str	r3, [lr, #20]
   1abe8:	strb	r5, [sp, #284]	; 0x11c
   1abec:	ble	1ac50 <pclose@plt+0x8a94>
   1abf0:	ldr	r6, [pc, #3548]	; 1b9d4 <pclose@plt+0x9818>
   1abf4:	b	1abfc <pclose@plt+0x8a40>
   1abf8:	ldr	r1, [sl, #-3608]	; 0xfffff1e8
   1abfc:	add	r2, r1, r5, lsl #5
   1ac00:	mov	r3, #128	; 0x80
   1ac04:	ldr	r0, [r2, #20]
   1ac08:	mov	r1, r3
   1ac0c:	str	r0, [sp, #8]
   1ac10:	ldr	r0, [r2, #8]
   1ac14:	mov	r2, #1
   1ac18:	str	r0, [sp, #4]
   1ac1c:	add	r0, sp, #1040	; 0x410
   1ac20:	str	r6, [sp]
   1ac24:	add	r0, r0, #12
   1ac28:	bl	1218c <__snprintf_chk@plt>
   1ac2c:	add	r1, sp, #1040	; 0x410
   1ac30:	mov	r2, #256	; 0x100
   1ac34:	add	r1, r1, #12
   1ac38:	add	r0, sp, #284	; 0x11c
   1ac3c:	bl	11fb8 <__strcat_chk@plt>
   1ac40:	ldr	r3, [sl, #-3616]	; 0xfffff1e0
   1ac44:	add	r5, r5, #1
   1ac48:	cmp	r3, r5
   1ac4c:	bgt	1abf8 <pclose@plt+0x8a3c>
   1ac50:	ldr	r3, [pc, #3456]	; 1b9d8 <pclose@plt+0x981c>
   1ac54:	sub	r0, r3, #8
   1ac58:	bl	12024 <putp@plt>
   1ac5c:	ldr	r0, [pc, #3448]	; 1b9dc <pclose@plt+0x9820>
   1ac60:	add	r3, sp, #284	; 0x11c
   1ac64:	ldr	r2, [sp, #52]	; 0x34
   1ac68:	ldr	r1, [sp, #60]	; 0x3c
   1ac6c:	ldr	r0, [r0, #44]	; 0x2c
   1ac70:	bl	137f4 <pclose@plt+0x1638>
   1ac74:	mov	r1, r0
   1ac78:	mov	r0, #1
   1ac7c:	bl	185f4 <pclose@plt+0x6438>
   1ac80:	ldr	r0, [pc, #3416]	; 1b9e0 <pclose@plt+0x9824>
   1ac84:	bl	17370 <pclose@plt+0x51b4>
   1ac88:	ldr	r3, [pc, #3408]	; 1b9e0 <pclose@plt+0x9824>
   1ac8c:	add	r2, r0, #80	; 0x50
   1ac90:	mov	r1, r2
   1ac94:	ldr	r0, [pc, #3400]	; 1b9e4 <pclose@plt+0x9828>
   1ac98:	bl	137f4 <pclose@plt+0x1638>
   1ac9c:	ldr	r3, [r9, #4092]	; 0xffc
   1aca0:	mov	r1, #3
   1aca4:	cmp	r3, #0
   1aca8:	str	r1, [sl, #-1768]	; 0xfffff918
   1acac:	ldreq	r6, [pc, #3380]	; 1b9e8 <pclose@plt+0x982c>
   1acb0:	mov	r7, r0
   1acb4:	bne	1af80 <pclose@plt+0x8dc4>
   1acb8:	ldr	r1, [sl, #-3728]	; 0xfffff170
   1acbc:	mov	r0, r7
   1acc0:	ldr	r5, [r9, #4]
   1acc4:	bl	17414 <pclose@plt+0x5258>
   1acc8:	ldr	r3, [pc, #3356]	; 1b9ec <pclose@plt+0x9830>
   1accc:	ldr	r1, [pc, #3356]	; 1b9f0 <pclose@plt+0x9834>
   1acd0:	sub	r2, r3, #4
   1acd4:	add	r5, r5, #584	; 0x248
   1acd8:	mov	r3, #2048	; 0x800
   1acdc:	str	r1, [sp]
   1ace0:	str	r2, [sp, #20]
   1ace4:	mov	r1, r3
   1ace8:	mov	r2, #1
   1acec:	str	r5, [sp, #8]
   1acf0:	str	r7, [sp, #16]
   1acf4:	str	r6, [sp, #4]
   1acf8:	str	r0, [sp, #12]
   1acfc:	add	r0, sp, #1040	; 0x410
   1ad00:	add	r0, r0, #12
   1ad04:	bl	1218c <__snprintf_chk@plt>
   1ad08:	add	r0, sp, #1040	; 0x410
   1ad0c:	add	r0, r0, #12
   1ad10:	bl	12024 <putp@plt>
   1ad14:	ldr	r3, [pc, #3288]	; 1b9f4 <pclose@plt+0x9838>
   1ad18:	sub	r0, r3, #8
   1ad1c:	bl	12024 <putp@plt>
   1ad20:	ldr	r0, [fp]
   1ad24:	bl	11ce8 <fflush@plt>
   1ad28:	ldr	r3, [r9, #24]
   1ad2c:	cmp	r3, #0
   1ad30:	bne	1ab8c <pclose@plt+0x89d0>
   1ad34:	cmn	r4, #-2147483647	; 0x80000001
   1ad38:	beq	1ae8c <pclose@plt+0x8cd0>
   1ad3c:	cmp	r4, #131	; 0x83
   1ad40:	beq	1aea4 <pclose@plt+0x8ce8>
   1ad44:	ble	1af90 <pclose@plt+0x8dd4>
   1ad48:	cmp	r4, #135	; 0x87
   1ad4c:	beq	1b878 <pclose@plt+0x96bc>
   1ad50:	cmp	r4, #136	; 0x88
   1ad54:	beq	1b884 <pclose@plt+0x96c8>
   1ad58:	cmp	r4, #132	; 0x84
   1ad5c:	bne	1ab8c <pclose@plt+0x89d0>
   1ad60:	ldr	r0, [sl, #-3616]	; 0xfffff1e0
   1ad64:	ldr	r3, [sl, #-1468]	; 0xfffffa44
   1ad68:	add	r3, r3, #1
   1ad6c:	cmp	r3, r0
   1ad70:	str	r3, [sl, #-1468]	; 0xfffffa44
   1ad74:	ldr	r1, [sl, #-3608]	; 0xfffff1e8
   1ad78:	blt	1aec0 <pclose@plt+0x8d04>
   1ad7c:	cmp	r0, #0
   1ad80:	mov	r5, #0
   1ad84:	str	r5, [sl, #-1468]	; 0xfffffa44
   1ad88:	mvn	r4, #-2147483648	; 0x80000000
   1ad8c:	movgt	lr, r1
   1ad90:	bgt	1abb8 <pclose@plt+0x89fc>
   1ad94:	ldr	r3, [pc, #3124]	; 1b9d0 <pclose@plt+0x9814>
   1ad98:	str	r3, [r1, #20]
   1ad9c:	ldr	r3, [pc, #3124]	; 1b9d8 <pclose@plt+0x981c>
   1ada0:	strb	r5, [sp, #284]	; 0x11c
   1ada4:	sub	r0, r3, #8
   1ada8:	bl	12024 <putp@plt>
   1adac:	ldr	r0, [pc, #3112]	; 1b9dc <pclose@plt+0x9820>
   1adb0:	add	r3, sp, #284	; 0x11c
   1adb4:	ldr	r2, [sp, #52]	; 0x34
   1adb8:	ldr	r1, [sp, #60]	; 0x3c
   1adbc:	ldr	r0, [r0, #44]	; 0x2c
   1adc0:	bl	137f4 <pclose@plt+0x1638>
   1adc4:	mov	r1, r0
   1adc8:	mov	r0, #1
   1adcc:	bl	185f4 <pclose@plt+0x6438>
   1add0:	ldr	r0, [pc, #3080]	; 1b9e0 <pclose@plt+0x9824>
   1add4:	bl	17370 <pclose@plt+0x51b4>
   1add8:	ldr	r3, [pc, #3072]	; 1b9e0 <pclose@plt+0x9824>
   1addc:	add	r2, r0, #80	; 0x50
   1ade0:	mov	r1, r2
   1ade4:	ldr	r0, [pc, #3064]	; 1b9e4 <pclose@plt+0x9828>
   1ade8:	bl	137f4 <pclose@plt+0x1638>
   1adec:	ldr	r3, [r9, #4092]	; 0xffc
   1adf0:	mov	r1, #3
   1adf4:	cmp	r3, #0
   1adf8:	str	r1, [sl, #-1768]	; 0xfffff918
   1adfc:	mov	r4, r0
   1ae00:	beq	1af44 <pclose@plt+0x8d88>
   1ae04:	mov	r0, r5
   1ae08:	bl	14d48 <pclose@plt+0x2b8c>
   1ae0c:	ldr	r1, [sl, #-3728]	; 0xfffff170
   1ae10:	ldr	r5, [r9, #4]
   1ae14:	add	r5, r5, #584	; 0x248
   1ae18:	mov	r6, r0
   1ae1c:	mov	r0, r4
   1ae20:	bl	17414 <pclose@plt+0x5258>
   1ae24:	ldr	r3, [pc, #3008]	; 1b9ec <pclose@plt+0x9830>
   1ae28:	ldr	r1, [pc, #3008]	; 1b9f0 <pclose@plt+0x9834>
   1ae2c:	sub	r2, r3, #4
   1ae30:	mov	r3, #2048	; 0x800
   1ae34:	str	r6, [sp, #4]
   1ae38:	str	r5, [sp, #8]
   1ae3c:	str	r4, [sp, #16]
   1ae40:	str	r1, [sp]
   1ae44:	str	r0, [sp, #12]
   1ae48:	add	r0, sp, #1040	; 0x410
   1ae4c:	mov	r1, r3
   1ae50:	str	r2, [sp, #20]
   1ae54:	add	r0, r0, #12
   1ae58:	mov	r2, #1
   1ae5c:	bl	1218c <__snprintf_chk@plt>
   1ae60:	add	r0, sp, #1040	; 0x410
   1ae64:	add	r0, r0, #12
   1ae68:	bl	12024 <putp@plt>
   1ae6c:	ldr	r3, [pc, #2944]	; 1b9f4 <pclose@plt+0x9838>
   1ae70:	sub	r0, r3, #8
   1ae74:	bl	12024 <putp@plt>
   1ae78:	ldr	r0, [fp]
   1ae7c:	bl	11ce8 <fflush@plt>
   1ae80:	ldr	r3, [r9, #24]
   1ae84:	cmp	r3, #0
   1ae88:	bne	1ab8c <pclose@plt+0x89d0>
   1ae8c:	mov	r0, #1
   1ae90:	bl	16f54 <pclose@plt+0x4d98>
   1ae94:	subs	r4, r0, #0
   1ae98:	ble	1ab8c <pclose@plt+0x89d0>
   1ae9c:	cmp	r4, #131	; 0x83
   1aea0:	bne	1ad44 <pclose@plt+0x8b88>
   1aea4:	ldr	r3, [sl, #-1468]	; 0xfffffa44
   1aea8:	ldr	r0, [sl, #-3616]	; 0xfffff1e0
   1aeac:	sub	r3, r3, #1
   1aeb0:	cmp	r3, #0
   1aeb4:	str	r3, [sl, #-1468]	; 0xfffffa44
   1aeb8:	ldr	r1, [sl, #-3608]	; 0xfffff1e8
   1aebc:	blt	1b884 <pclose@plt+0x96c8>
   1aec0:	cmp	r0, #0
   1aec4:	add	lr, r1, r3, lsl #5
   1aec8:	mvn	r4, #-2147483648	; 0x80000000
   1aecc:	bgt	1abb8 <pclose@plt+0x89fc>
   1aed0:	ldr	r3, [pc, #2808]	; 1b9d0 <pclose@plt+0x9814>
   1aed4:	mov	r5, #0
   1aed8:	str	r3, [lr, #20]
   1aedc:	ldr	r3, [pc, #2804]	; 1b9d8 <pclose@plt+0x981c>
   1aee0:	strb	r5, [sp, #284]	; 0x11c
   1aee4:	sub	r0, r3, #8
   1aee8:	bl	12024 <putp@plt>
   1aeec:	ldr	r0, [pc, #2792]	; 1b9dc <pclose@plt+0x9820>
   1aef0:	add	r3, sp, #284	; 0x11c
   1aef4:	ldr	r2, [sp, #52]	; 0x34
   1aef8:	ldr	r1, [sp, #60]	; 0x3c
   1aefc:	ldr	r0, [r0, #44]	; 0x2c
   1af00:	bl	137f4 <pclose@plt+0x1638>
   1af04:	mov	r1, r0
   1af08:	mov	r0, #1
   1af0c:	bl	185f4 <pclose@plt+0x6438>
   1af10:	ldr	r0, [pc, #2760]	; 1b9e0 <pclose@plt+0x9824>
   1af14:	bl	17370 <pclose@plt+0x51b4>
   1af18:	ldr	r3, [pc, #2752]	; 1b9e0 <pclose@plt+0x9824>
   1af1c:	add	r2, r0, #80	; 0x50
   1af20:	mov	r1, r2
   1af24:	ldr	r0, [pc, #2744]	; 1b9e4 <pclose@plt+0x9828>
   1af28:	bl	137f4 <pclose@plt+0x1638>
   1af2c:	ldr	r3, [r9, #4092]	; 0xffc
   1af30:	mov	r1, #3
   1af34:	cmp	r3, r5
   1af38:	str	r1, [sl, #-1768]	; 0xfffff918
   1af3c:	mov	r4, r0
   1af40:	bne	1ae04 <pclose@plt+0x8c48>
   1af44:	ldr	r5, [r9, #4]
   1af48:	ldr	r1, [sl, #-3728]	; 0xfffff170
   1af4c:	mov	r0, r4
   1af50:	bl	17414 <pclose@plt+0x5258>
   1af54:	ldr	r3, [pc, #2704]	; 1b9ec <pclose@plt+0x9830>
   1af58:	ldr	r1, [pc, #2696]	; 1b9e8 <pclose@plt+0x982c>
   1af5c:	ldr	ip, [pc, #2700]	; 1b9f0 <pclose@plt+0x9834>
   1af60:	add	r5, r5, #584	; 0x248
   1af64:	sub	r2, r3, #4
   1af68:	str	r5, [sp, #8]
   1af6c:	mov	r3, #2048	; 0x800
   1af70:	str	r4, [sp, #16]
   1af74:	str	ip, [sp]
   1af78:	str	r1, [sp, #4]
   1af7c:	b	1ae44 <pclose@plt+0x8c88>
   1af80:	mov	r0, #0
   1af84:	bl	14d48 <pclose@plt+0x2b8c>
   1af88:	mov	r6, r0
   1af8c:	b	1acb8 <pclose@plt+0x8afc>
   1af90:	cmp	r4, #27
   1af94:	beq	1b864 <pclose@plt+0x96a8>
   1af98:	cmp	r4, #113	; 0x71
   1af9c:	beq	1b864 <pclose@plt+0x96a8>
   1afa0:	cmp	r4, #10
   1afa4:	bne	1ab8c <pclose@plt+0x89d0>
   1afa8:	ldr	r3, [pc, #2568]	; 1b9b8 <pclose@plt+0x97fc>
   1afac:	mov	r4, r3
   1afb0:	ldr	r0, [r3, #412]	; 0x19c
   1afb4:	bl	17370 <pclose@plt+0x51b4>
   1afb8:	ldr	r3, [r4, #412]	; 0x19c
   1afbc:	add	r2, r0, #80	; 0x50
   1afc0:	mov	r1, r2
   1afc4:	ldr	r0, [pc, #2584]	; 1b9e4 <pclose@plt+0x9828>
   1afc8:	bl	137f4 <pclose@plt+0x1638>
   1afcc:	ldr	r3, [r9, #4092]	; 0xffc
   1afd0:	mov	r1, #3
   1afd4:	cmp	r3, #0
   1afd8:	str	r1, [sl, #-1768]	; 0xfffff918
   1afdc:	ldreq	r6, [pc, #2564]	; 1b9e8 <pclose@plt+0x982c>
   1afe0:	mov	r5, r0
   1afe4:	bne	1b8bc <pclose@plt+0x9700>
   1afe8:	ldr	r1, [sl, #-3728]	; 0xfffff170
   1afec:	mov	r0, r5
   1aff0:	ldr	r4, [r9, #4]
   1aff4:	bl	17414 <pclose@plt+0x5258>
   1aff8:	ldr	r3, [pc, #2540]	; 1b9ec <pclose@plt+0x9830>
   1affc:	ldr	r1, [pc, #2540]	; 1b9f0 <pclose@plt+0x9834>
   1b000:	sub	r2, r3, #4
   1b004:	add	r4, r4, #584	; 0x248
   1b008:	mov	r3, #2048	; 0x800
   1b00c:	str	r1, [sp]
   1b010:	str	r2, [sp, #20]
   1b014:	mov	r1, r3
   1b018:	mov	r2, #1
   1b01c:	str	r4, [sp, #8]
   1b020:	str	r5, [sp, #16]
   1b024:	str	r6, [sp, #4]
   1b028:	str	r0, [sp, #12]
   1b02c:	add	r0, sp, #1040	; 0x410
   1b030:	add	r0, r0, #12
   1b034:	bl	1218c <__snprintf_chk@plt>
   1b038:	add	r0, sp, #1040	; 0x410
   1b03c:	add	r0, r0, #12
   1b040:	bl	12024 <putp@plt>
   1b044:	ldr	r3, [pc, #2472]	; 1b9f4 <pclose@plt+0x9838>
   1b048:	sub	r0, r3, #8
   1b04c:	bl	12024 <putp@plt>
   1b050:	ldr	r0, [fp]
   1b054:	bl	11ce8 <fflush@plt>
   1b058:	ldr	r1, [sl, #-1468]	; 0xfffffa44
   1b05c:	ldr	r2, [sl, #-3608]	; 0xfffff1e8
   1b060:	add	r3, r2, r1, lsl #5
   1b064:	ldr	r2, [r2, r1, lsl #5]
   1b068:	ldr	r0, [r3, #12]
   1b06c:	ldr	r1, [sp, #60]	; 0x3c
   1b070:	str	r3, [sl, #-1476]	; 0xfffffa3c
   1b074:	blx	r2
   1b078:	ldr	r0, [sl, #-3640]	; 0xfffff1c8
   1b07c:	bl	17370 <pclose@plt+0x51b4>
   1b080:	mov	r3, #0
   1b084:	str	r3, [sp, #72]	; 0x48
   1b088:	str	r3, [sp, #76]	; 0x4c
   1b08c:	str	r0, [sl, #-1464]	; 0xfffffa48
   1b090:	ldr	r3, [pc, #2352]	; 1b9c8 <pclose@plt+0x980c>
   1b094:	sub	r0, r3, #8
   1b098:	bl	12024 <putp@plt>
   1b09c:	bl	14fdc <pclose@plt+0x2e20>
   1b0a0:	ldr	r2, [sp, #76]	; 0x4c
   1b0a4:	ldr	r3, [sp, #72]	; 0x48
   1b0a8:	ldr	r1, [sl, #-3628]	; 0xfffff1d4
   1b0ac:	cmp	r2, #0
   1b0b0:	movlt	r2, #0
   1b0b4:	strlt	r2, [sp, #76]	; 0x4c
   1b0b8:	cmp	r1, r3
   1b0bc:	bgt	1b0c8 <pclose@plt+0x8f0c>
   1b0c0:	sub	r3, r1, #1
   1b0c4:	str	r3, [sp, #72]	; 0x48
   1b0c8:	cmp	r3, #0
   1b0cc:	movlt	r3, #0
   1b0d0:	strlt	r3, [sp, #72]	; 0x48
   1b0d4:	ldr	r3, [sl, #-1476]	; 0xfffffa3c
   1b0d8:	ldr	r2, [r3, #28]
   1b0dc:	ldr	r1, [r3, #24]
   1b0e0:	cmp	r2, #21
   1b0e4:	bgt	1b824 <pclose@plt+0x9668>
   1b0e8:	mov	r3, r1
   1b0ec:	ldr	r2, [pc, #2308]	; 1b9f8 <pclose@plt+0x983c>
   1b0f0:	mov	r1, #512	; 0x200
   1b0f4:	add	r0, sp, #540	; 0x21c
   1b0f8:	bl	11fc4 <snprintf@plt>
   1b0fc:	ldr	r3, [sp, #64]	; 0x40
   1b100:	ldr	r4, [pc, #2292]	; 1b9fc <pclose@plt+0x9840>
   1b104:	add	r0, sp, #84	; 0x54
   1b108:	ldr	r2, [r3]
   1b10c:	mov	r3, #6
   1b110:	mov	r1, r3
   1b114:	str	r2, [sp, #4]
   1b118:	str	r4, [sp]
   1b11c:	mov	r2, #1
   1b120:	bl	1218c <__snprintf_chk@plt>
   1b124:	ldr	r2, [pc, #2252]	; 1b9f8 <pclose@plt+0x983c>
   1b128:	mov	r1, #64	; 0x40
   1b12c:	ldr	r3, [sp, #52]	; 0x34
   1b130:	add	r0, sp, #92	; 0x5c
   1b134:	bl	11fc4 <snprintf@plt>
   1b138:	ldr	r3, [pc, #2200]	; 1b9d8 <pclose@plt+0x981c>
   1b13c:	mov	r8, r4
   1b140:	sub	r0, r3, #8
   1b144:	bl	12024 <putp@plt>
   1b148:	ldr	r3, [sl, #-1476]	; 0xfffffa3c
   1b14c:	ldr	lr, [pc, #2220]	; 1ba00 <pclose@plt+0x9844>
   1b150:	ldr	r0, [pc, #2180]	; 1b9dc <pclose@plt+0x9820>
   1b154:	ldr	r3, [r3, #24]
   1b158:	add	ip, sp, #540	; 0x21c
   1b15c:	add	r2, sp, #92	; 0x5c
   1b160:	ldrb	r3, [r3]
   1b164:	add	r1, sp, #84	; 0x54
   1b168:	ldr	r0, [r0, #48]	; 0x30
   1b16c:	cmp	r3, #0
   1b170:	moveq	ip, lr
   1b174:	mov	r3, ip
   1b178:	bl	137f4 <pclose@plt+0x1638>
   1b17c:	mov	r1, r0
   1b180:	mov	r0, #1
   1b184:	bl	185f4 <pclose@plt+0x6438>
   1b188:	ldr	ip, [sl, #-1768]	; 0xfffff918
   1b18c:	ldr	r2, [sl, #-3628]	; 0xfffff1d4
   1b190:	ldr	r5, [sl, #-4088]	; 0xfffff008
   1b194:	mov	r3, #128	; 0x80
   1b198:	add	ip, ip, #1
   1b19c:	mov	r1, r3
   1b1a0:	str	r4, [sp]
   1b1a4:	str	r2, [sp, #4]
   1b1a8:	add	r0, sp, #156	; 0x9c
   1b1ac:	mov	r2, #1
   1b1b0:	ldr	r6, [sp, #76]	; 0x4c
   1b1b4:	sub	r5, r5, ip
   1b1b8:	ldr	r4, [sp, #72]	; 0x48
   1b1bc:	bl	1218c <__snprintf_chk@plt>
   1b1c0:	ldr	r2, [sl, #-3728]	; 0xfffff170
   1b1c4:	mov	r3, #128	; 0x80
   1b1c8:	add	r2, r6, r2
   1b1cc:	mov	r1, r3
   1b1d0:	str	r8, [sp]
   1b1d4:	str	r2, [sp, #4]
   1b1d8:	mov	r2, #1
   1b1dc:	mov	r7, r0
   1b1e0:	add	r0, sp, #156	; 0x9c
   1b1e4:	bl	1218c <__snprintf_chk@plt>
   1b1e8:	ldr	r3, [sl, #-3728]	; 0xfffff170
   1b1ec:	ldr	r2, [sl, #-3636]	; 0xfffff1cc
   1b1f0:	add	r3, r6, r3
   1b1f4:	ldr	ip, [sl, #-1476]	; 0xfffffa3c
   1b1f8:	ldr	r1, [sl, #-3628]	; 0xfffff1d4
   1b1fc:	str	r3, [sp, #36]	; 0x24
   1b200:	ldr	r3, [pc, #1968]	; 1b9b8 <pclose@plt+0x97fc>
   1b204:	cmp	r2, #0
   1b208:	moveq	r1, r2
   1b20c:	moveq	lr, r2
   1b210:	addne	lr, r4, #1
   1b214:	str	r2, [sp, #40]	; 0x28
   1b218:	add	r2, r6, #1
   1b21c:	str	r1, [sp, #20]
   1b220:	str	r7, [sp, #16]
   1b224:	str	r7, [sp, #8]
   1b228:	str	r2, [sp, #28]
   1b22c:	str	lr, [sp, #12]
   1b230:	str	r0, [sp, #32]
   1b234:	str	r0, [sp, #24]
   1b238:	ldr	r1, [ip, #8]
   1b23c:	ldr	r2, [r3, #408]	; 0x198
   1b240:	mov	r3, #128	; 0x80
   1b244:	str	r1, [sp, #4]
   1b248:	str	r2, [sp]
   1b24c:	mov	r1, r3
   1b250:	mov	r2, #1
   1b254:	add	r0, sp, #156	; 0x9c
   1b258:	bl	1218c <__snprintf_chk@plt>
   1b25c:	add	r0, sp, #156	; 0x9c
   1b260:	bl	17370 <pclose@plt+0x51b4>
   1b264:	add	r3, sp, #156	; 0x9c
   1b268:	add	r2, r0, #80	; 0x50
   1b26c:	mov	r1, r2
   1b270:	ldr	r0, [pc, #1900]	; 1b9e4 <pclose@plt+0x9828>
   1b274:	bl	137f4 <pclose@plt+0x1638>
   1b278:	ldr	r3, [r9, #4092]	; 0xffc
   1b27c:	mov	r1, #3
   1b280:	cmp	r3, #0
   1b284:	str	r1, [sl, #-1768]	; 0xfffff918
   1b288:	mov	r8, r0
   1b28c:	bne	1b854 <pclose@plt+0x9698>
   1b290:	ldr	r3, [pc, #1872]	; 1b9e8 <pclose@plt+0x982c>
   1b294:	str	r3, [sp, #56]	; 0x38
   1b298:	ldr	r1, [sl, #-3728]	; 0xfffff170
   1b29c:	mov	r0, r8
   1b2a0:	ldr	r7, [r9, #4]
   1b2a4:	bl	17414 <pclose@plt+0x5258>
   1b2a8:	ldr	r2, [sp, #56]	; 0x38
   1b2ac:	ldr	r3, [pc, #1848]	; 1b9ec <pclose@plt+0x9830>
   1b2b0:	str	r2, [sp, #4]
   1b2b4:	ldr	r2, [pc, #1844]	; 1b9f0 <pclose@plt+0x9834>
   1b2b8:	sub	r1, r3, #4
   1b2bc:	add	r7, r7, #584	; 0x248
   1b2c0:	mov	r3, #2048	; 0x800
   1b2c4:	str	r7, [sp, #8]
   1b2c8:	str	r2, [sp]
   1b2cc:	str	r1, [sp, #20]
   1b2d0:	mov	r2, #1
   1b2d4:	mov	r1, r3
   1b2d8:	str	r8, [sp, #16]
   1b2dc:	ldr	r7, [pc, #1824]	; 1ba04 <pclose@plt+0x9848>
   1b2e0:	str	r0, [sp, #12]
   1b2e4:	add	r0, sp, #1040	; 0x410
   1b2e8:	add	r0, r0, #12
   1b2ec:	bl	1218c <__snprintf_chk@plt>
   1b2f0:	add	r0, sp, #1040	; 0x410
   1b2f4:	add	r0, r0, #12
   1b2f8:	bl	12024 <putp@plt>
   1b2fc:	ldr	r3, [pc, #1776]	; 1b9f4 <pclose@plt+0x9838>
   1b300:	sub	r0, r3, #8
   1b304:	bl	12024 <putp@plt>
   1b308:	ldr	r0, [fp]
   1b30c:	bl	11ce8 <fflush@plt>
   1b310:	ldr	r2, [sl, #-1464]	; 0xfffffa48
   1b314:	ldr	r3, [pc, #1772]	; 1ba08 <pclose@plt+0x984c>
   1b318:	cmp	r2, #0
   1b31c:	movne	r7, r3
   1b320:	cmp	r5, #0
   1b324:	beq	1b368 <pclose@plt+0x91ac>
   1b328:	ldr	r3, [sl, #-3628]	; 0xfffff1d4
   1b32c:	cmp	r4, r3
   1b330:	bge	1b848 <pclose@plt+0x968c>
   1b334:	ldr	r8, [pc, #1744]	; 1ba0c <pclose@plt+0x9850>
   1b338:	b	1b348 <pclose@plt+0x918c>
   1b33c:	ldr	r3, [sl, #-3628]	; 0xfffff1d4
   1b340:	cmp	r4, r3
   1b344:	bge	1b848 <pclose@plt+0x968c>
   1b348:	mov	r0, r8
   1b34c:	bl	12024 <putp@plt>
   1b350:	mov	r1, r4
   1b354:	mov	r0, r6
   1b358:	blx	r7
   1b35c:	subs	r5, r5, #1
   1b360:	add	r4, r4, #1
   1b364:	bne	1b33c <pclose@plt+0x9180>
   1b368:	ldr	r0, [fp]
   1b36c:	bl	11ce8 <fflush@plt>
   1b370:	mov	r1, #0
   1b374:	mov	r0, r1
   1b378:	bl	11cd0 <tcflush@plt>
   1b37c:	ldr	r3, [r9, #24]
   1b380:	cmp	r3, #0
   1b384:	bne	1b090 <pclose@plt+0x8ed4>
   1b388:	mov	r0, #1
   1b38c:	bl	16f54 <pclose@plt+0x4d98>
   1b390:	cmp	r0, #0
   1b394:	ble	1b090 <pclose@plt+0x8ed4>
   1b398:	sub	r3, r0, #10
   1b39c:	cmp	r3, #126	; 0x7e
   1b3a0:	ldrls	pc, [pc, r3, lsl #2]
   1b3a4:	b	1b0a0 <pclose@plt+0x8ee4>
   1b3a8:	andeq	fp, r1, r4, lsr #11
   1b3ac:	andeq	fp, r1, r0, lsr #1
   1b3b0:	andeq	fp, r1, r0, lsr #1
   1b3b4:	andeq	fp, r1, r0, lsr #1
   1b3b8:	andeq	fp, r1, r0, lsr #1
   1b3bc:	andeq	fp, r1, r0, lsr #1
   1b3c0:	andeq	fp, r1, r0, lsr #1
   1b3c4:	andeq	fp, r1, r0, lsr #1
   1b3c8:	andeq	fp, r1, r0, lsr #1
   1b3cc:	andeq	fp, r1, r0, lsr #1
   1b3d0:	andeq	fp, r1, r0, lsr #1
   1b3d4:	andeq	fp, r1, r0, lsr #1
   1b3d8:	andeq	fp, r1, r0, lsr #1
   1b3dc:	andeq	fp, r1, r0, lsr #1
   1b3e0:	andeq	fp, r1, r0, lsr #1
   1b3e4:	andeq	fp, r1, r0, lsr #1
   1b3e8:	andeq	fp, r1, r0, lsr #1
   1b3ec:	andeq	fp, r1, ip, lsl #16
   1b3f0:	andeq	fp, r1, r0, lsr #1
   1b3f4:	andeq	fp, r1, r0, lsr #1
   1b3f8:	andeq	fp, r1, r0, lsr #1
   1b3fc:	andeq	fp, r1, r0, lsr #1
   1b400:	andeq	fp, r1, r0, ror #15
   1b404:	andeq	fp, r1, r0, lsr #1
   1b408:	andeq	fp, r1, r0, lsr #1
   1b40c:	andeq	fp, r1, r0, lsr #1
   1b410:	andeq	fp, r1, r0, lsr #1
   1b414:	andeq	fp, r1, r0, lsr #1
   1b418:	muleq	r1, ip, r7
   1b41c:	andeq	fp, r1, r0, lsr #1
   1b420:	andeq	fp, r1, r0, lsr #1
   1b424:	andeq	fp, r1, r0, lsr #1
   1b428:	andeq	fp, r1, r0, lsr #1
   1b42c:	andeq	fp, r1, r0, lsr #1
   1b430:	andeq	fp, r1, r0, lsr #1
   1b434:	andeq	fp, r1, r0, lsr #1
   1b438:	andeq	fp, r1, r0, lsr #1
   1b43c:	muleq	r1, ip, r7
   1b440:	andeq	fp, r1, r0, lsr #1
   1b444:	andeq	fp, r1, r0, lsr #1
   1b448:	andeq	fp, r1, r0, lsr #1
   1b44c:	andeq	fp, r1, r0, lsr #1
   1b450:	andeq	fp, r1, r0, lsr #1
   1b454:	andeq	fp, r1, r0, lsr #1
   1b458:	andeq	fp, r1, r0, lsr #1
   1b45c:	andeq	fp, r1, r0, lsr #1
   1b460:	andeq	fp, r1, r0, lsr #1
   1b464:	andeq	fp, r1, r0, lsr #1
   1b468:	andeq	fp, r1, r0, lsr #1
   1b46c:	andeq	fp, r1, r0, lsr #1
   1b470:	andeq	fp, r1, r0, lsr #1
   1b474:	andeq	fp, r1, r4, lsr #13
   1b478:	andeq	fp, r1, r0, lsr #1
   1b47c:	andeq	fp, r1, r0, lsr #1
   1b480:	andeq	fp, r1, r0, lsr #1
   1b484:	andeq	fp, r1, r0, lsr #1
   1b488:	andeq	fp, r1, r0, lsr #1
   1b48c:	andeq	fp, r1, r0, lsr #1
   1b490:	andeq	fp, r1, r0, lsr #1
   1b494:	andeq	fp, r1, r0, lsr #1
   1b498:	andeq	fp, r1, r0, lsr #1
   1b49c:	andeq	fp, r1, ip, ror r6
   1b4a0:	andeq	fp, r1, r0, lsr #1
   1b4a4:	andeq	fp, r1, r0, lsr #1
   1b4a8:	andeq	fp, r1, r0, lsr #1
   1b4ac:	andeq	fp, r1, r0, lsr #1
   1b4b0:	muleq	r1, ip, r7
   1b4b4:	andeq	fp, r1, r0, lsr #1
   1b4b8:	andeq	fp, r1, r0, lsr #1
   1b4bc:	andeq	fp, r1, r0, lsr #1
   1b4c0:	andeq	fp, r1, r0, lsr #1
   1b4c4:	andeq	fp, r1, r0, lsr #1
   1b4c8:	andeq	fp, r1, r0, lsr #1
   1b4cc:	andeq	fp, r1, r0, lsr #1
   1b4d0:	andeq	fp, r1, r0, lsr #1
   1b4d4:	andeq	fp, r1, r0, lsr #1
   1b4d8:	andeq	fp, r1, r0, lsr #1
   1b4dc:	andeq	fp, r1, r0, lsr #1
   1b4e0:	andeq	fp, r1, r0, lsr #1
   1b4e4:	andeq	fp, r1, r0, lsr #1
   1b4e8:	andeq	fp, r1, r0, lsr #1
   1b4ec:	andeq	fp, r1, r0, lsr #1
   1b4f0:	andeq	fp, r1, r0, lsr #1
   1b4f4:	andeq	fp, r1, r0, lsr #1
   1b4f8:	andeq	fp, r1, r0, lsr #1
   1b4fc:	andeq	fp, r1, r0, lsr #1
   1b500:	andeq	fp, r1, r0, lsr #1
   1b504:	andeq	fp, r1, r0, lsr #1
   1b508:	andeq	fp, r1, r0, asr r6
   1b50c:	andeq	fp, r1, r0, lsr #1
   1b510:	andeq	fp, r1, r0, lsr #1
   1b514:	andeq	fp, r1, r0, lsr #1
   1b518:	andeq	fp, r1, r0, lsr #1
   1b51c:	andeq	fp, r1, r4, lsr r6
   1b520:	andeq	fp, r1, r0, lsr #1
   1b524:	andeq	fp, r1, r0, lsr #1
   1b528:	andeq	fp, r1, r0, lsr #1
   1b52c:	andeq	fp, r1, r0, lsr #1
   1b530:	andeq	fp, r1, r0, lsr #1
   1b534:	andeq	fp, r1, r0, lsr #1
   1b538:	muleq	r1, ip, r7
   1b53c:	andeq	fp, r1, r0, lsr #1
   1b540:	andeq	fp, r1, r0, lsr #1
   1b544:	andeq	fp, r1, ip, lsl #16
   1b548:	andeq	fp, r1, r0, lsr #1
   1b54c:	andeq	fp, r1, r0, lsr #1
   1b550:	andeq	fp, r1, r0, lsr #1
   1b554:	andeq	fp, r1, r0, lsr #1
   1b558:	andeq	fp, r1, r0, lsr #1
   1b55c:	andeq	fp, r1, r0, lsr #1
   1b560:	andeq	fp, r1, r0, lsr #1
   1b564:	andeq	fp, r1, r0, lsr #1
   1b568:	andeq	fp, r1, r0, lsr #1
   1b56c:	andeq	fp, r1, r0, lsr #1
   1b570:	andeq	fp, r1, r0, lsr #1
   1b574:	andeq	fp, r1, r0, lsr #1
   1b578:	andeq	fp, r1, r0, lsr #1
   1b57c:	andeq	fp, r1, r0, lsr #1
   1b580:	andeq	fp, r1, r0, lsr #1
   1b584:	andeq	fp, r1, ip, lsl r6
   1b588:	andeq	fp, r1, r4, lsl #12
   1b58c:	andeq	fp, r1, ip, ror #11
   1b590:	ldrdeq	fp, [r1], -r4
   1b594:	andeq	fp, r1, r0, asr r6
   1b598:	andeq	fp, r1, r0, ror #15
   1b59c:	andeq	fp, r1, r4, lsr r6
   1b5a0:	andeq	fp, r1, ip, ror r6
   1b5a4:	mov	r5, #1
   1b5a8:	mvn	r4, #-2147483648	; 0x80000000
   1b5ac:	ldr	r3, [pc, #1044]	; 1b9c8 <pclose@plt+0x980c>
   1b5b0:	sub	r0, r3, #8
   1b5b4:	bl	12024 <putp@plt>
   1b5b8:	ldr	r0, [sl, #-3640]	; 0xfffff1c8
   1b5bc:	bl	11d24 <free@plt>
   1b5c0:	ldr	r0, [sl, #-3632]	; 0xfffff1d0
   1b5c4:	bl	11d24 <free@plt>
   1b5c8:	cmp	r5, #0
   1b5cc:	bne	1aba0 <pclose@plt+0x89e4>
   1b5d0:	b	1ab30 <pclose@plt+0x8974>
   1b5d4:	ldr	r2, [sp, #76]	; 0x4c
   1b5d8:	ldr	r3, [sp, #72]	; 0x48
   1b5dc:	add	r2, r2, #8
   1b5e0:	str	r2, [sp, #76]	; 0x4c
   1b5e4:	ldr	r1, [sl, #-3628]	; 0xfffff1d4
   1b5e8:	b	1b0ac <pclose@plt+0x8ef0>
   1b5ec:	ldr	r2, [sp, #76]	; 0x4c
   1b5f0:	ldr	r3, [sp, #72]	; 0x48
   1b5f4:	sub	r2, r2, #8
   1b5f8:	str	r2, [sp, #76]	; 0x4c
   1b5fc:	ldr	r1, [sl, #-3628]	; 0xfffff1d4
   1b600:	b	1b0ac <pclose@plt+0x8ef0>
   1b604:	ldr	r3, [sp, #72]	; 0x48
   1b608:	ldr	r2, [sp, #76]	; 0x4c
   1b60c:	add	r3, r3, #1
   1b610:	str	r3, [sp, #72]	; 0x48
   1b614:	ldr	r1, [sl, #-3628]	; 0xfffff1d4
   1b618:	b	1b0ac <pclose@plt+0x8ef0>
   1b61c:	ldr	r3, [sp, #72]	; 0x48
   1b620:	ldr	r2, [sp, #76]	; 0x4c
   1b624:	sub	r3, r3, #1
   1b628:	str	r3, [sp, #72]	; 0x48
   1b62c:	ldr	r1, [sl, #-3628]	; 0xfffff1d4
   1b630:	b	1b0ac <pclose@plt+0x8ef0>
   1b634:	ldr	r1, [sl, #-3628]	; 0xfffff1d4
   1b638:	mov	r3, #0
   1b63c:	cmp	r1, r3
   1b640:	str	r3, [sp, #72]	; 0x48
   1b644:	str	r3, [sp, #76]	; 0x4c
   1b648:	ble	1b0c0 <pclose@plt+0x8f04>
   1b64c:	b	1b0d4 <pclose@plt+0x8f18>
   1b650:	ldr	r3, [sl, #-1768]	; 0xfffff918
   1b654:	ldr	r2, [sl, #-4088]	; 0xfffff008
   1b658:	add	r3, r3, #1
   1b65c:	sub	r2, r2, r3
   1b660:	ldr	r3, [sp, #72]	; 0x48
   1b664:	sub	r2, r2, #1
   1b668:	sub	r3, r3, r2
   1b66c:	str	r3, [sp, #72]	; 0x48
   1b670:	ldr	r2, [sp, #76]	; 0x4c
   1b674:	ldr	r1, [sl, #-3628]	; 0xfffff1d4
   1b678:	b	1b0ac <pclose@plt+0x8ef0>
   1b67c:	ldr	r2, [sl, #-1768]	; 0xfffff918
   1b680:	ldr	r3, [sl, #-4088]	; 0xfffff008
   1b684:	add	r2, r2, #1
   1b688:	ldr	r1, [sl, #-3628]	; 0xfffff1d4
   1b68c:	sub	r3, r3, r2
   1b690:	sub	r3, r1, r3
   1b694:	mov	r2, #0
   1b698:	str	r3, [sp, #72]	; 0x48
   1b69c:	str	r2, [sp, #76]	; 0x4c
   1b6a0:	b	1b0b8 <pclose@plt+0x8efc>
   1b6a4:	ldr	r2, [sl, #-1476]	; 0xfffffa3c
   1b6a8:	ldr	r0, [pc, #864]	; 1ba10 <pclose@plt+0x9854>
   1b6ac:	mov	r3, #512	; 0x200
   1b6b0:	ldr	ip, [r2, #12]
   1b6b4:	mov	r1, r3
   1b6b8:	str	ip, [sp, #8]
   1b6bc:	ldr	r2, [r2, #4]
   1b6c0:	stm	sp, {r0, r2}
   1b6c4:	mov	r2, #1
   1b6c8:	add	r0, sp, #540	; 0x21c
   1b6cc:	bl	1218c <__snprintf_chk@plt>
   1b6d0:	add	r0, sp, #540	; 0x21c
   1b6d4:	ldr	r4, [sl, #-3728]	; 0xfffff170
   1b6d8:	bl	17370 <pclose@plt+0x51b4>
   1b6dc:	add	r3, sp, #540	; 0x21c
   1b6e0:	add	r2, r4, r0
   1b6e4:	mov	r1, r2
   1b6e8:	ldr	r0, [pc, #756]	; 1b9e4 <pclose@plt+0x9828>
   1b6ec:	bl	137f4 <pclose@plt+0x1638>
   1b6f0:	ldr	r3, [r9, #4092]	; 0xffc
   1b6f4:	mov	r1, #3
   1b6f8:	cmp	r3, #0
   1b6fc:	str	r1, [sl, #-1768]	; 0xfffff918
   1b700:	ldreq	r6, [pc, #736]	; 1b9e8 <pclose@plt+0x982c>
   1b704:	mov	r5, r0
   1b708:	beq	1b718 <pclose@plt+0x955c>
   1b70c:	mov	r0, #0
   1b710:	bl	14d48 <pclose@plt+0x2b8c>
   1b714:	mov	r6, r0
   1b718:	ldr	r1, [sl, #-3728]	; 0xfffff170
   1b71c:	mov	r0, r5
   1b720:	ldr	r4, [r9, #4]
   1b724:	bl	17414 <pclose@plt+0x5258>
   1b728:	ldr	r3, [pc, #700]	; 1b9ec <pclose@plt+0x9830>
   1b72c:	ldr	r1, [pc, #700]	; 1b9f0 <pclose@plt+0x9834>
   1b730:	sub	r2, r3, #4
   1b734:	add	r4, r4, #584	; 0x248
   1b738:	mov	r3, #2048	; 0x800
   1b73c:	str	r1, [sp]
   1b740:	str	r2, [sp, #20]
   1b744:	mov	r1, r3
   1b748:	mov	r2, #1
   1b74c:	str	r4, [sp, #8]
   1b750:	str	r5, [sp, #16]
   1b754:	str	r6, [sp, #4]
   1b758:	str	r0, [sp, #12]
   1b75c:	add	r0, sp, #1040	; 0x410
   1b760:	add	r0, r0, #12
   1b764:	bl	1218c <__snprintf_chk@plt>
   1b768:	add	r0, sp, #1040	; 0x410
   1b76c:	add	r0, r0, #12
   1b770:	bl	12024 <putp@plt>
   1b774:	ldr	r3, [pc, #632]	; 1b9f4 <pclose@plt+0x9838>
   1b778:	sub	r0, r3, #8
   1b77c:	bl	12024 <putp@plt>
   1b780:	ldr	r0, [fp]
   1b784:	bl	11ce8 <fflush@plt>
   1b788:	mov	r0, #1
   1b78c:	bl	16f54 <pclose@plt+0x4d98>
   1b790:	cmp	r0, #0
   1b794:	bgt	1b0a0 <pclose@plt+0x8ee4>
   1b798:	b	1b090 <pclose@plt+0x8ed4>
   1b79c:	ldr	r3, [sl, #-1464]	; 0xfffffa48
   1b7a0:	cmp	r3, #0
   1b7a4:	bne	1b8cc <pclose@plt+0x9710>
   1b7a8:	add	r3, sp, #80	; 0x50
   1b7ac:	add	r2, sp, #72	; 0x48
   1b7b0:	sub	r1, r3, #4
   1b7b4:	bl	1a788 <pclose@plt+0x85cc>
   1b7b8:	ldr	r3, [pc, #508]	; 1b9bc <pclose@plt+0x9800>
   1b7bc:	ldr	r2, [pc, #508]	; 1b9c0 <pclose@plt+0x9804>
   1b7c0:	sub	r3, r3, #8
   1b7c4:	mov	r0, r3
   1b7c8:	str	r3, [r2, #636]	; 0x27c
   1b7cc:	bl	12024 <putp@plt>
   1b7d0:	ldr	r2, [sp, #76]	; 0x4c
   1b7d4:	ldr	r3, [sp, #72]	; 0x48
   1b7d8:	ldr	r1, [sl, #-3628]	; 0xfffff1d4
   1b7dc:	b	1b0ac <pclose@plt+0x8ef0>
   1b7e0:	ldr	r2, [sl, #-1768]	; 0xfffff918
   1b7e4:	ldr	r3, [sl, #-4088]	; 0xfffff008
   1b7e8:	add	r2, r2, #1
   1b7ec:	sub	r3, r3, r2
   1b7f0:	ldr	r2, [sp, #72]	; 0x48
   1b7f4:	sub	r3, r3, #1
   1b7f8:	add	r3, r3, r2
   1b7fc:	str	r3, [sp, #72]	; 0x48
   1b800:	ldr	r2, [sp, #76]	; 0x4c
   1b804:	ldr	r1, [sl, #-3628]	; 0xfffff1d4
   1b808:	b	1b0ac <pclose@plt+0x8ef0>
   1b80c:	cmp	r0, #113	; 0x71
   1b810:	cmpne	r0, #27
   1b814:	mov	r4, r0
   1b818:	movne	r5, #1
   1b81c:	moveq	r5, #0
   1b820:	b	1b5ac <pclose@plt+0x93f0>
   1b824:	ldr	r2, [pc, #488]	; 1ba14 <pclose@plt+0x9858>
   1b828:	mov	r3, #512	; 0x200
   1b82c:	str	r1, [sp, #4]
   1b830:	str	r2, [sp]
   1b834:	mov	r1, r3
   1b838:	mov	r2, #1
   1b83c:	add	r0, sp, #540	; 0x21c
   1b840:	bl	1218c <__snprintf_chk@plt>
   1b844:	b	1b0fc <pclose@plt+0x8f40>
   1b848:	ldr	r0, [sp, #68]	; 0x44
   1b84c:	bl	12024 <putp@plt>
   1b850:	b	1b368 <pclose@plt+0x91ac>
   1b854:	mov	r0, #0
   1b858:	bl	14d48 <pclose@plt+0x2b8c>
   1b85c:	str	r0, [sp, #56]	; 0x38
   1b860:	b	1b298 <pclose@plt+0x90dc>
   1b864:	cmp	r4, #113	; 0x71
   1b868:	cmpne	r4, #27
   1b86c:	movne	r5, #1
   1b870:	moveq	r5, #0
   1b874:	b	1b5c8 <pclose@plt+0x940c>
   1b878:	ldr	r0, [sl, #-3616]	; 0xfffff1e0
   1b87c:	mov	r3, r0
   1b880:	b	1ad68 <pclose@plt+0x8bac>
   1b884:	ldr	r0, [sl, #-3616]	; 0xfffff1e0
   1b888:	ldr	r1, [sl, #-3608]	; 0xfffff1e8
   1b88c:	sub	r3, r0, #1
   1b890:	cmp	r0, #0
   1b894:	str	r3, [sl, #-1468]	; 0xfffffa44
   1b898:	add	lr, r1, r3, lsl #5
   1b89c:	mvn	r4, #-2147483648	; 0x80000000
   1b8a0:	bgt	1abb8 <pclose@plt+0x89fc>
   1b8a4:	b	1aed0 <pclose@plt+0x8d14>
   1b8a8:	ldr	r2, [pc, #288]	; 1b9d0 <pclose@plt+0x9814>
   1b8ac:	mov	r3, #0
   1b8b0:	str	r2, [lr, #20]
   1b8b4:	strb	r3, [sp, #284]	; 0x11c
   1b8b8:	b	1ac50 <pclose@plt+0x8a94>
   1b8bc:	mov	r0, #0
   1b8c0:	bl	14d48 <pclose@plt+0x2b8c>
   1b8c4:	mov	r6, r0
   1b8c8:	b	1afe8 <pclose@plt+0x8e2c>
   1b8cc:	ldr	r2, [sp, #72]	; 0x48
   1b8d0:	ldr	r3, [sl, #-3632]	; 0xfffff1d0
   1b8d4:	ldr	r4, [sp, #76]	; 0x4c
   1b8d8:	ldr	r2, [r3, r2, lsl #2]
   1b8dc:	ldrb	ip, [r2]
   1b8e0:	cmp	ip, #0
   1b8e4:	beq	1b930 <pclose@plt+0x9774>
   1b8e8:	ldr	r1, [pc, #296]	; 1ba18 <pclose@plt+0x985c>
   1b8ec:	cmp	r4, #0
   1b8f0:	add	ip, r1, ip
   1b8f4:	ldrb	r3, [ip, #120]	; 0x78
   1b8f8:	mov	ip, #0
   1b8fc:	ble	1b930 <pclose@plt+0x9774>
   1b900:	mov	lr, ip
   1b904:	b	1b918 <pclose@plt+0x975c>
   1b908:	add	r3, r1, r3
   1b90c:	cmp	r4, lr
   1b910:	ldrb	r3, [r3, #120]	; 0x78
   1b914:	beq	1b930 <pclose@plt+0x9774>
   1b918:	add	r2, r2, r3
   1b91c:	add	ip, ip, r3
   1b920:	ldrb	r3, [r2]
   1b924:	add	lr, lr, #1
   1b928:	cmp	r3, #0
   1b92c:	bne	1b908 <pclose@plt+0x974c>
   1b930:	add	r1, sp, #3104	; 0xc20
   1b934:	str	ip, [r1, #-3024]!	; 0xfffff430
   1b938:	sub	r2, r1, #8
   1b93c:	bl	1a788 <pclose@plt+0x85cc>
   1b940:	ldr	r2, [sp, #72]	; 0x48
   1b944:	ldr	r3, [sl, #-3632]	; 0xfffff1d0
   1b948:	ldr	lr, [sp, #80]	; 0x50
   1b94c:	ldr	r2, [r3, r2, lsl #2]
   1b950:	ldrb	r0, [r2]
   1b954:	cmp	r0, #0
   1b958:	beq	1b9a4 <pclose@plt+0x97e8>
   1b95c:	ldr	r1, [pc, #180]	; 1ba18 <pclose@plt+0x985c>
   1b960:	add	r0, r1, r0
   1b964:	ldrb	ip, [r0, #120]	; 0x78
   1b968:	mov	r0, #0
   1b96c:	cmp	lr, ip
   1b970:	add	r2, r2, ip
   1b974:	bge	1b994 <pclose@plt+0x97d8>
   1b978:	b	1b9a4 <pclose@plt+0x97e8>
   1b97c:	add	r3, r1, r3
   1b980:	ldrb	r3, [r3, #120]	; 0x78
   1b984:	add	ip, ip, r3
   1b988:	cmp	lr, ip
   1b98c:	add	r2, r2, r3
   1b990:	blt	1b9a4 <pclose@plt+0x97e8>
   1b994:	ldrb	r3, [r2]
   1b998:	add	r0, r0, #1
   1b99c:	cmp	r3, #0
   1b9a0:	bne	1b97c <pclose@plt+0x97c0>
   1b9a4:	str	r0, [sp, #76]	; 0x4c
   1b9a8:	b	1b7b8 <pclose@plt+0x95fc>
   1b9ac:	bl	11da8 <__stack_chk_fail@plt>
   1b9b0:	andeq	r7, r3, r0, asr fp
   1b9b4:	strdeq	r6, [r3], -r0
   1b9b8:	andeq	lr, r5, r0, asr #28
   1b9bc:	andeq	r8, r3, r8, asr #31
   1b9c0:	andeq	r7, r3, r8
   1b9c4:	andeq	r7, r3, r8, lsl fp
   1b9c8:	andeq	r8, r3, r8, ror #30
   1b9cc:	andeq	r3, r2, ip, lsr #4
   1b9d0:	andeq	r3, r2, r8, lsr #4
   1b9d4:	andeq	r3, r2, r0, lsr r2
   1b9d8:	andeq	r8, r3, r8, ror #31
   1b9dc:	andeq	lr, r5, ip, lsl #28
   1b9e0:	andeq	r3, r2, r4, lsr #4
   1b9e4:	andeq	r3, r2, ip, lsl #4
   1b9e8:	muleq	r2, r8, r2
   1b9ec:	andeq	r8, r3, r8, ror fp
   1b9f0:	andeq	r3, r2, r4, lsl r2
   1b9f4:	andeq	r9, r3, r8
   1b9f8:	andeq	r3, r2, r4, lsl fp
   1b9fc:	andeq	r3, r2, ip, lsl #1
   1ba00:	andeq	r3, r2, r0, lsr #4
   1ba04:	andeq	ip, r1, r0, lsr sl
   1ba08:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   1ba0c:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   1ba10:	andeq	r3, r2, r4, asr #4
   1ba14:	andeq	r3, r2, r8, lsr r2
   1ba18:	andeq	r2, r2, ip, lsl #25
   1ba1c:	ldr	r3, [pc, #1172]	; 1beb8 <pclose@plt+0x9cfc>
   1ba20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ba24:	sub	sp, sp, #68	; 0x44
   1ba28:	ldr	r5, [pc, #1164]	; 1bebc <pclose@plt+0x9d00>
   1ba2c:	ldr	r3, [r3]
   1ba30:	sub	r0, r0, #48	; 0x30
   1ba34:	ldr	r4, [r5, #4]
   1ba38:	str	r3, [sp, #60]	; 0x3c
   1ba3c:	cmp	r0, #67	; 0x43
   1ba40:	ldrls	pc, [pc, r0, lsl #2]
   1ba44:	b	1bbe0 <pclose@plt+0x9a24>
   1ba48:			; <UNDEFINED> instruction: 0x0001bcb4
   1ba4c:	andeq	fp, r1, r0, ror #23
   1ba50:	andeq	fp, r1, r0, ror #23
   1ba54:	andeq	fp, r1, r0, ror #23
   1ba58:	andeq	fp, r1, r0, ror #23
   1ba5c:	andeq	fp, r1, r0, ror #23
   1ba60:	andeq	fp, r1, r0, ror #23
   1ba64:	andeq	fp, r1, r0, ror #23
   1ba68:	andeq	fp, r1, r0, ror #23
   1ba6c:	andeq	fp, r1, r0, ror #23
   1ba70:	andeq	fp, r1, r0, ror #23
   1ba74:	andeq	fp, r1, r0, ror #23
   1ba78:	andeq	fp, r1, r0, ror #23
   1ba7c:	andeq	fp, r1, r0, ror #23
   1ba80:	andeq	fp, r1, r0, ror #23
   1ba84:	andeq	fp, r1, ip, asr #25
   1ba88:	andeq	fp, r1, r0, ror #23
   1ba8c:	andeq	fp, r1, r0, ror #23
   1ba90:	andeq	fp, r1, r0, ror lr
   1ba94:	andeq	fp, r1, r0, ror #23
   1ba98:	andeq	fp, r1, r0, ror #23
   1ba9c:	muleq	r1, r8, lr
   1baa0:	strdeq	fp, [r1], -r8
   1baa4:	andeq	fp, r1, r0, ror #23
   1baa8:	andeq	ip, r1, r0, ror #3
   1baac:	andeq	ip, r1, ip, lsr #4
   1bab0:	andeq	fp, r1, r0, ror #23
   1bab4:	andeq	fp, r1, r0, ror #23
   1bab8:	andeq	fp, r1, r0, ror #23
   1babc:	andeq	fp, r1, r0, ror #23
   1bac0:	andeq	fp, r1, r0, ror #23
   1bac4:	andeq	fp, r1, r0, ror #23
   1bac8:	andeq	fp, r1, r0, ror #23
   1bacc:	andeq	fp, r1, r0, ror #23
   1bad0:	andeq	fp, r1, r0, ror #23
   1bad4:	andeq	fp, r1, r0, ror #23
   1bad8:	andeq	fp, r1, r0, ror #23
   1badc:	andeq	fp, r1, r0, ror #23
   1bae0:	andeq	fp, r1, r0, ror #23
   1bae4:	andeq	fp, r1, r0, ror #23
   1bae8:	andeq	ip, r1, r8, lsl r5
   1baec:	andeq	ip, r1, ip, asr #10
   1baf0:	andeq	ip, r1, ip, ror #4
   1baf4:	andeq	fp, r1, r0, ror #23
   1baf8:	andeq	fp, r1, r0, ror #23
   1bafc:	andeq	fp, r1, r0, ror #23
   1bb00:	andeq	fp, r1, r0, ror #23
   1bb04:	andeq	fp, r1, r0, ror #23
   1bb08:	andeq	fp, r1, r0, ror #23
   1bb0c:	andeq	fp, r1, r0, ror #23
   1bb10:	andeq	fp, r1, r0, ror #23
   1bb14:	andeq	fp, r1, r0, ror #23
   1bb18:	andeq	fp, r1, r8, asr fp
   1bb1c:	strdeq	ip, [r1], -r0
   1bb20:	strdeq	fp, [r1], -r8
   1bb24:	andeq	ip, r1, ip, lsl #10
   1bb28:	andeq	fp, r1, ip, asr #25
   1bb2c:	andeq	fp, r1, r0, ror #23
   1bb30:	andeq	fp, r1, r0, ror #23
   1bb34:	strdeq	fp, [r1], -ip
   1bb38:	andeq	fp, r1, r0, ror #23
   1bb3c:	andeq	fp, r1, r0, ror #23
   1bb40:	andeq	fp, r1, r0, ror #23
   1bb44:	andeq	fp, r1, r0, ror #23
   1bb48:	andeq	fp, r1, r0, ror #23
   1bb4c:	andeq	fp, r1, r0, ror #23
   1bb50:	andeq	ip, r1, r0, lsr #11
   1bb54:	andeq	fp, r1, r8, asr fp
   1bb58:	ldr	r3, [pc, #908]	; 1beec <pclose@plt+0x9d30>
   1bb5c:	ldr	r3, [r3, #-1460]	; 0xfffffa4c
   1bb60:	cmp	r3, #0
   1bb64:	bne	1c640 <pclose@plt+0xa484>
   1bb68:	ldr	r4, [pc, #888]	; 1bee8 <pclose@plt+0x9d2c>
   1bb6c:	ldr	r6, [pc, #896]	; 1bef4 <pclose@plt+0x9d38>
   1bb70:	vldr	s15, [r4, #32]
   1bb74:	ldr	r0, [r6, #76]	; 0x4c
   1bb78:	vcvt.f64.f32	d7, s15
   1bb7c:	vmov	r2, r3, d7
   1bb80:	bl	137f4 <pclose@plt+0x1638>
   1bb84:	bl	19054 <pclose@plt+0x6e98>
   1bb88:	ldrb	r3, [r0]
   1bb8c:	cmp	r3, #27
   1bb90:	beq	1bbe0 <pclose@plt+0x9a24>
   1bb94:	ldr	r2, [r5, #24]
   1bb98:	clz	r3, r3
   1bb9c:	cmp	r2, #0
   1bba0:	lsr	r3, r3, #5
   1bba4:	movne	r3, #1
   1bba8:	cmp	r3, #0
   1bbac:	bne	1bbe0 <pclose@plt+0x9a24>
   1bbb0:	add	r1, sp, #56	; 0x38
   1bbb4:	bl	16598 <pclose@plt+0x43dc>
   1bbb8:	cmp	r0, #0
   1bbbc:	beq	1ca20 <pclose@plt+0xa864>
   1bbc0:	vldr	s15, [sp, #56]	; 0x38
   1bbc4:	vcmpe.f32	s15, #0.0
   1bbc8:	vmrs	APSR_nzcv, fpscr
   1bbcc:	bmi	1ca20 <pclose@plt+0xa864>
   1bbd0:	vldr	s14, [pc, #732]	; 1beb4 <pclose@plt+0x9cf8>
   1bbd4:	vcmpe.f32	s15, s14
   1bbd8:	vmrs	APSR_nzcv, fpscr
   1bbdc:	vstrgt	s15, [r4, #32]
   1bbe0:	ldr	r3, [pc, #720]	; 1beb8 <pclose@plt+0x9cfc>
   1bbe4:	ldr	r2, [sp, #60]	; 0x3c
   1bbe8:	ldr	r3, [r3]
   1bbec:	cmp	r2, r3
   1bbf0:	bne	1ca2c <pclose@plt+0xa870>
   1bbf4:	add	sp, sp, #68	; 0x44
   1bbf8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bbfc:	ldr	r3, [pc, #744]	; 1beec <pclose@plt+0x9d30>
   1bc00:	ldr	r3, [r3, #-1460]	; 0xfffffa4c
   1bc04:	cmp	r3, #0
   1bc08:	bne	1c640 <pclose@plt+0xa484>
   1bc0c:	ldr	r2, [r4, #364]	; 0x16c
   1bc10:	ldr	r3, [r4, #1384]	; 0x568
   1bc14:	ldr	r6, [pc, #728]	; 1bef4 <pclose@plt+0x9d38>
   1bc18:	ldr	r3, [r3, r2, lsl #2]
   1bc1c:	ldr	r0, [r6, #172]	; 0xac
   1bc20:	ldr	r4, [r3]
   1bc24:	mov	r1, r4
   1bc28:	bl	137f4 <pclose@plt+0x1638>
   1bc2c:	bl	199e8 <pclose@plt+0x782c>
   1bc30:	cmp	r0, #-2147483646	; 0x80000002
   1bc34:	blt	1bbe0 <pclose@plt+0x9a24>
   1bc38:	movne	r4, r0
   1bc3c:	mov	r2, #15
   1bc40:	mov	r1, r4
   1bc44:	ldr	r0, [r6, #180]	; 0xb4
   1bc48:	bl	137f4 <pclose@plt+0x1638>
   1bc4c:	bl	19054 <pclose@plt+0x6e98>
   1bc50:	ldrb	r3, [r0]
   1bc54:	cmp	r3, #27
   1bc58:	beq	1bbe0 <pclose@plt+0x9a24>
   1bc5c:	cmp	r3, #0
   1bc60:	bne	1c9f4 <pclose@plt+0xa838>
   1bc64:	ldr	r3, [r5, #24]
   1bc68:	cmp	r3, #0
   1bc6c:	moveq	r7, #15
   1bc70:	bne	1bbe0 <pclose@plt+0x9a24>
   1bc74:	mov	r1, r7
   1bc78:	mov	r0, r4
   1bc7c:	bl	11f34 <kill@plt>
   1bc80:	cmp	r0, #0
   1bc84:	beq	1bbe0 <pclose@plt+0x9a24>
   1bc88:	bl	11fac <__errno_location@plt>
   1bc8c:	ldr	r5, [r6, #116]	; 0x74
   1bc90:	ldr	r0, [r0]
   1bc94:	bl	11eec <strerror@plt>
   1bc98:	mov	r2, r7
   1bc9c:	mov	r1, r4
   1bca0:	mov	r3, r0
   1bca4:	mov	r0, r5
   1bca8:	bl	137f4 <pclose@plt+0x1638>
   1bcac:	bl	198b0 <pclose@plt+0x76f4>
   1bcb0:	b	1bbe0 <pclose@plt+0x9a24>
   1bcb4:	ldr	r2, [pc, #556]	; 1bee8 <pclose@plt+0x9d2c>
   1bcb8:	ldr	r3, [r2, #612]	; 0x264
   1bcbc:	clz	r3, r3
   1bcc0:	lsr	r3, r3, #5
   1bcc4:	str	r3, [r2, #612]	; 0x264
   1bcc8:	b	1bbe0 <pclose@plt+0x9a24>
   1bccc:	ldr	r8, [pc, #516]	; 1bed8 <pclose@plt+0x9d1c>
   1bcd0:	ldr	sl, [pc, #528]	; 1bee8 <pclose@plt+0x9d2c>
   1bcd4:	mov	r0, r8
   1bcd8:	add	r7, r8, #2976	; 0xba0
   1bcdc:	str	r8, [sl, #636]	; 0x27c
   1bce0:	bl	12024 <putp@plt>
   1bce4:	ldr	r3, [pc, #496]	; 1bedc <pclose@plt+0x9d20>
   1bce8:	add	r7, r7, #8
   1bcec:	str	r3, [sp, #28]
   1bcf0:	ldr	fp, [pc, #488]	; 1bee0 <pclose@plt+0x9d24>
   1bcf4:	sub	r3, r7, #3072	; 0xc00
   1bcf8:	ldr	r6, [pc, #500]	; 1bef4 <pclose@plt+0x9d38>
   1bcfc:	str	r3, [sp, #32]
   1bd00:	sub	r3, r8, #56	; 0x38
   1bd04:	add	r8, r4, #808	; 0x328
   1bd08:	str	r3, [sp, #40]	; 0x28
   1bd0c:	ldr	r3, [sp, #40]	; 0x28
   1bd10:	sub	r9, r3, #8
   1bd14:	mov	r0, r9
   1bd18:	bl	12024 <putp@plt>
   1bd1c:	bl	14fdc <pclose@plt+0x2e20>
   1bd20:	vldr	s14, [sl, #32]
   1bd24:	ldr	r3, [r4, #204]	; 0xcc
   1bd28:	ldr	r2, [r7, #-1460]	; 0xfffffa4c
   1bd2c:	tst	r3, #64	; 0x40
   1bd30:	vcvt.f64.f32	d7, s14
   1bd34:	ldrne	r3, [r6, #236]	; 0xec
   1bd38:	ldreq	r3, [r6, #232]	; 0xe8
   1bd3c:	cmp	r2, #0
   1bd40:	ldr	r0, [fp, #8]
   1bd44:	ldrne	r2, [r6, #236]	; 0xec
   1bd48:	ldreq	r2, [r6, #232]	; 0xe8
   1bd4c:	ldreq	r1, [fp, #12]
   1bd50:	ldrne	r1, [pc, #360]	; 1bec0 <pclose@plt+0x9d04>
   1bd54:	vstr	d7, [sp]
   1bd58:	str	r2, [sp, #8]
   1bd5c:	mov	r2, r8
   1bd60:	str	r1, [sp, #12]
   1bd64:	ldr	r1, [pc, #376]	; 1bee4 <pclose@plt+0x9d28>
   1bd68:	bl	137f4 <pclose@plt+0x1638>
   1bd6c:	mov	r1, r0
   1bd70:	mov	r0, #1
   1bd74:	bl	185f4 <pclose@plt+0x6438>
   1bd78:	ldr	r3, [sp, #32]
   1bd7c:	sub	r0, r3, #8
   1bd80:	bl	12024 <putp@plt>
   1bd84:	ldr	r3, [sp, #28]
   1bd88:	ldr	r0, [r3]
   1bd8c:	bl	11ce8 <fflush@plt>
   1bd90:	ldr	r3, [r5, #24]
   1bd94:	cmp	r3, #0
   1bd98:	bne	1bd14 <pclose@plt+0x9b58>
   1bd9c:	mov	r0, #1
   1bda0:	bl	16f54 <pclose@plt+0x4d98>
   1bda4:	uxtb	r0, r0
   1bda8:	cmp	r0, #0
   1bdac:	beq	1bd0c <pclose@plt+0x9b50>
   1bdb0:	cmp	r0, #72	; 0x48
   1bdb4:	beq	1bdcc <pclose@plt+0x9c10>
   1bdb8:	bgt	1c8f8 <pclose@plt+0xa73c>
   1bdbc:	cmp	r0, #27
   1bdc0:	beq	1bbe0 <pclose@plt+0x9a24>
   1bdc4:	cmp	r0, #63	; 0x3f
   1bdc8:	bne	1bd0c <pclose@plt+0x9b50>
   1bdcc:	ldr	r3, [pc, #240]	; 1bec4 <pclose@plt+0x9d08>
   1bdd0:	ldr	r7, [pc, #240]	; 1bec8 <pclose@plt+0x9d0c>
   1bdd4:	str	r3, [sp, #36]	; 0x24
   1bdd8:	ldr	r3, [sp, #36]	; 0x24
   1bddc:	sub	r6, r7, #1392	; 0x570
   1bde0:	mov	r9, r0
   1bde4:	sub	r6, r6, #4
   1bde8:	sub	sl, r3, #8
   1bdec:	mov	r0, sl
   1bdf0:	bl	12024 <putp@plt>
   1bdf4:	ldr	r3, [pc, #208]	; 1becc <pclose@plt+0x9d10>
   1bdf8:	ldr	r0, [fp, #40]	; 0x28
   1bdfc:	sub	r2, r3, #1392	; 0x570
   1be00:	sub	r2, r2, #4
   1be04:	mov	r1, r8
   1be08:	strd	r6, [sp]
   1be0c:	bl	137f4 <pclose@plt+0x1638>
   1be10:	mov	r1, r0
   1be14:	mov	r0, #1
   1be18:	bl	185f4 <pclose@plt+0x6438>
   1be1c:	ldr	r3, [sp, #32]
   1be20:	sub	r0, r3, #8
   1be24:	bl	12024 <putp@plt>
   1be28:	ldr	r3, [sp, #28]
   1be2c:	ldr	r0, [r3]
   1be30:	bl	11ce8 <fflush@plt>
   1be34:	ldr	r3, [r5, #24]
   1be38:	cmp	r3, #0
   1be3c:	beq	1c944 <pclose@plt+0xa788>
   1be40:	bl	14fdc <pclose@plt+0x2e20>
   1be44:	ldr	r3, [sp, #40]	; 0x28
   1be48:	cmp	r9, #27
   1be4c:	cmpne	r9, #10
   1be50:	sub	r0, r3, #8
   1be54:	movne	r8, #1
   1be58:	moveq	r8, #0
   1be5c:	bl	12024 <putp@plt>
   1be60:	cmp	r8, #0
   1be64:	beq	1bbe0 <pclose@plt+0x9a24>
   1be68:	add	r8, r4, #808	; 0x328
   1be6c:	b	1bdec <pclose@plt+0x9c30>
   1be70:	ldr	r2, [pc, #116]	; 1beec <pclose@plt+0x9d30>
   1be74:	ldr	r3, [r4, #204]	; 0xcc
   1be78:	ldr	r2, [r2, #-3988]	; 0xfffff06c
   1be7c:	eor	r3, r3, #8
   1be80:	cmp	r2, #0
   1be84:	str	r3, [r4, #204]	; 0xcc
   1be88:	bne	1bbe0 <pclose@plt+0x9a24>
   1be8c:	mov	r0, r4
   1be90:	bl	16678 <pclose@plt+0x44bc>
   1be94:	b	1bbe0 <pclose@plt+0x9a24>
   1be98:	ldr	r2, [pc, #72]	; 1bee8 <pclose@plt+0x9d2c>
   1be9c:	ldr	r3, [r2, #604]	; 0x25c
   1bea0:	add	r3, r3, #1
   1bea4:	cmp	r3, #5
   1bea8:	movgt	r3, #0
   1beac:	str	r3, [r2, #604]	; 0x25c
   1beb0:	b	1bbe0 <pclose@plt+0x9a24>
   1beb4:	svclt	0x00800000
   1beb8:	strdeq	r6, [r3], -r0
   1bebc:	andeq	r7, r3, r0, asr fp
   1bec0:	muleq	r2, r8, r2
   1bec4:	andeq	r8, r3, r8, ror #31
   1bec8:	andeq	lr, r5, r4, lsl #19
   1becc:	muleq	r5, ip, lr
   1bed0:	andeq	r8, r3, r8, ror #30
   1bed4:	andeq	r7, r3, ip, lsl fp
   1bed8:	andeq	r8, r3, r0, lsr #31
   1bedc:	andeq	r7, r3, r8, lsl fp
   1bee0:	andeq	lr, r5, ip, lsl #28
   1bee4:	andeq	r3, r2, ip, asr #4
   1bee8:	andeq	r7, r3, r8
   1beec:	andeq	r9, r3, r8, asr #22
   1bef0:	andeq	pc, r5, r8, asr #1
   1bef4:	andeq	lr, r5, r0, asr #28
   1bef8:	ldrb	r3, [r4, #200]	; 0xc8
   1befc:	add	r6, r4, #240	; 0xf0
   1bf00:	mov	r0, r6
   1bf04:	add	r8, r3, #37	; 0x25
   1bf08:	mov	r1, r8
   1bf0c:	str	r3, [sp, #32]
   1bf10:	bl	11f94 <strchr@plt>
   1bf14:	subs	r7, r0, #0
   1bf18:	beq	1c92c <pclose@plt+0xa770>
   1bf1c:	sub	r7, r7, r6
   1bf20:	ldr	r3, [pc, #-88]	; 1bed0 <pclose@plt+0x9d14>
   1bf24:	ldr	r2, [pc, #-80]	; 1bedc <pclose@plt+0x9d20>
   1bf28:	mov	r6, #0
   1bf2c:	ldr	fp, [pc, #-84]	; 1bee0 <pclose@plt+0x9d24>
   1bf30:	mov	r9, r6
   1bf34:	add	sl, r4, #808	; 0x328
   1bf38:	str	r2, [sp, #28]
   1bf3c:	add	r2, r3, #128	; 0x80
   1bf40:	sub	r3, r3, #8
   1bf44:	str	r2, [sp, #36]	; 0x24
   1bf48:	str	r3, [sp, #40]	; 0x28
   1bf4c:	ldr	r0, [sp, #40]	; 0x28
   1bf50:	bl	12024 <putp@plt>
   1bf54:	bl	14fdc <pclose@plt+0x2e20>
   1bf58:	adds	r8, r6, #0
   1bf5c:	movne	r8, #1
   1bf60:	cmp	r9, #0
   1bf64:	beq	1c730 <pclose@plt+0xa574>
   1bf68:	ldr	r3, [sp, #36]	; 0x24
   1bf6c:	sub	r0, r3, #8
   1bf70:	bl	12024 <putp@plt>
   1bf74:	ldr	r3, [r4, #204]	; 0xcc
   1bf78:	mov	r1, sl
   1bf7c:	tst	r3, #2
   1bf80:	moveq	r2, r9
   1bf84:	ldrne	r3, [pc, #-152]	; 1bef4 <pclose@plt+0x9d38>
   1bf88:	ldr	r0, [fp, #4]
   1bf8c:	ldrne	r2, [r3, #156]	; 0x9c
   1bf90:	bl	137f4 <pclose@plt+0x1638>
   1bf94:	mov	r1, r0
   1bf98:	mov	r0, #1
   1bf9c:	bl	185f4 <pclose@plt+0x6438>
   1bfa0:	mov	r1, r8
   1bfa4:	mov	r0, r7
   1bfa8:	bl	194fc <pclose@plt+0x7340>
   1bfac:	ldr	r3, [sp, #28]
   1bfb0:	ldr	r0, [r3]
   1bfb4:	bl	11ce8 <fflush@plt>
   1bfb8:	ldr	r3, [r5, #24]
   1bfbc:	cmp	r3, #0
   1bfc0:	bne	1bf4c <pclose@plt+0x9d90>
   1bfc4:	mov	r0, #1
   1bfc8:	bl	16f54 <pclose@plt+0x4d98>
   1bfcc:	subs	r8, r0, #0
   1bfd0:	ble	1bf4c <pclose@plt+0x9d90>
   1bfd4:	sub	r3, r8, #10
   1bfd8:	cmp	r3, #126	; 0x7e
   1bfdc:	ldrls	pc, [pc, r3, lsl #2]
   1bfe0:	b	1c654 <pclose@plt+0xa498>
   1bfe4:	andeq	ip, r1, r0, asr r6
   1bfe8:	andeq	ip, r1, r4, asr r6
   1bfec:	andeq	ip, r1, r4, asr r6
   1bff0:	andeq	ip, r1, r4, asr r6
   1bff4:	andeq	ip, r1, r4, asr r6
   1bff8:	andeq	ip, r1, r4, asr r6
   1bffc:	andeq	ip, r1, r4, asr r6
   1c000:	andeq	ip, r1, r4, asr r6
   1c004:	andeq	ip, r1, r4, asr r6
   1c008:	andeq	ip, r1, r4, asr r6
   1c00c:	andeq	ip, r1, r4, asr r6
   1c010:	andeq	ip, r1, r4, asr r6
   1c014:	andeq	ip, r1, r4, asr r6
   1c018:	andeq	ip, r1, r4, asr r6
   1c01c:	andeq	ip, r1, r4, asr r6
   1c020:	andeq	ip, r1, r4, asr r6
   1c024:	andeq	ip, r1, r4, asr r6
   1c028:	andeq	ip, r1, r4, asr r6
   1c02c:	andeq	ip, r1, r4, asr r6
   1c030:	andeq	ip, r1, r4, asr r6
   1c034:	andeq	ip, r1, r4, asr r6
   1c038:	andeq	ip, r1, r4, asr r6
   1c03c:	andeq	ip, r1, r8, lsl #15
   1c040:	andeq	ip, r1, r4, asr r6
   1c044:	andeq	ip, r1, r4, asr r6
   1c048:	andeq	ip, r1, r4, asr r6
   1c04c:	andeq	ip, r1, r4, asr r6
   1c050:	andeq	ip, r1, r4, asr r6
   1c054:	andeq	ip, r1, r4, asr r6
   1c058:	andeq	ip, r1, r4, asr r6
   1c05c:	andeq	ip, r1, r4, asr r6
   1c060:	andeq	ip, r1, r4, asr r6
   1c064:	andeq	ip, r1, r4, asr r6
   1c068:	andeq	ip, r1, r4, asr r6
   1c06c:	andeq	ip, r1, r4, asr r6
   1c070:	andeq	ip, r1, r4, asr r6
   1c074:	andeq	ip, r1, r4, asr r6
   1c078:	andeq	ip, r1, r4, asr r6
   1c07c:	andeq	ip, r1, r4, asr r6
   1c080:	andeq	ip, r1, r4, asr r6
   1c084:	andeq	ip, r1, r4, asr r6
   1c088:	andeq	ip, r1, r4, asr r6
   1c08c:	andeq	ip, r1, r4, asr r6
   1c090:	andeq	ip, r1, r4, asr r6
   1c094:	andeq	ip, r1, r4, asr r6
   1c098:	andeq	ip, r1, r4, asr r6
   1c09c:	andeq	ip, r1, r4, asr r6
   1c0a0:	andeq	ip, r1, r4, asr r6
   1c0a4:	andeq	ip, r1, r4, asr r6
   1c0a8:	andeq	ip, r1, r4, asr r6
   1c0ac:	andeq	ip, r1, r4, asr r6
   1c0b0:	andeq	ip, r1, r4, asr r6
   1c0b4:	andeq	ip, r1, r4, asr r6
   1c0b8:	andeq	ip, r1, r4, asr r6
   1c0bc:	andeq	ip, r1, r4, asr r6
   1c0c0:	andeq	ip, r1, r4, asr r6
   1c0c4:	andeq	ip, r1, r4, asr r6
   1c0c8:	andeq	ip, r1, r4, asr r6
   1c0cc:	andeq	ip, r1, r4, asr r6
   1c0d0:	andeq	ip, r1, r4, asr r6
   1c0d4:	andeq	ip, r1, r4, asr r6
   1c0d8:	andeq	ip, r1, r4, asr r6
   1c0dc:	andeq	ip, r1, r4, asr r6
   1c0e0:	andeq	ip, r1, r4, asr r6
   1c0e4:	andeq	ip, r1, r4, asr r6
   1c0e8:	andeq	ip, r1, r4, asr r6
   1c0ec:	andeq	ip, r1, r4, asr r6
   1c0f0:	andeq	ip, r1, r4, asr r6
   1c0f4:	andeq	ip, r1, r4, asr r6
   1c0f8:	andeq	ip, r1, r4, asr r6
   1c0fc:	andeq	ip, r1, r4, asr r6
   1c100:	andeq	ip, r1, r4, asr r6
   1c104:	andeq	ip, r1, r4, asr r6
   1c108:	andeq	ip, r1, r4, asr r6
   1c10c:	andeq	ip, r1, r4, asr r6
   1c110:	andeq	ip, r1, r4, asr r6
   1c114:	andeq	ip, r1, r4, asr r6
   1c118:	andeq	ip, r1, r4, asr r6
   1c11c:	andeq	ip, r1, r4, asr r6
   1c120:	andeq	ip, r1, r4, asr r6
   1c124:	andeq	ip, r1, r4, asr r6
   1c128:	andeq	ip, r1, r4, asr r6
   1c12c:	andeq	ip, r1, r4, asr r6
   1c130:	andeq	ip, r1, r4, asr r6
   1c134:	andeq	ip, r1, r4, asr r6
   1c138:	andeq	ip, r1, r4, asr r6
   1c13c:	andeq	ip, r1, r4, asr r6
   1c140:	andeq	ip, r1, r0, asr #14
   1c144:	andeq	ip, r1, r4, asr r6
   1c148:	andeq	ip, r1, r4, asr r6
   1c14c:	andeq	ip, r1, r8, lsl #15
   1c150:	andeq	ip, r1, r4, asr r6
   1c154:	andeq	ip, r1, r4, asr r6
   1c158:	andeq	ip, r1, r4, asr r6
   1c15c:	andeq	ip, r1, r4, asr r6
   1c160:	andeq	ip, r1, r4, asr r6
   1c164:	andeq	ip, r1, r4, asr r6
   1c168:	andeq	ip, r1, r4, asr r6
   1c16c:	andeq	ip, r1, r4, asr r6
   1c170:	andeq	ip, r1, r4, asr r6
   1c174:	andeq	ip, r1, r4, asr r6
   1c178:	andeq	ip, r1, r4, asr r6
   1c17c:	andeq	ip, r1, r4, asr r6
   1c180:	andeq	ip, r1, r4, asr r6
   1c184:	andeq	ip, r1, r4, asr r6
   1c188:	strdeq	ip, [r1], -r0
   1c18c:	andeq	ip, r1, r4, asr r6
   1c190:	andeq	ip, r1, r4, asr r6
   1c194:	andeq	ip, r1, r4, asr r6
   1c198:	andeq	ip, r1, r0, asr #14
   1c19c:	andeq	ip, r1, r4, asr r6
   1c1a0:	andeq	ip, r1, r4, asr r6
   1c1a4:	andeq	ip, r1, r4, asr r6
   1c1a8:	andeq	ip, r1, r4, asr r6
   1c1ac:	andeq	ip, r1, r4, asr r6
   1c1b0:	andeq	ip, r1, r4, asr r6
   1c1b4:	andeq	ip, r1, r4, asr r6
   1c1b8:	andeq	ip, r1, r4, asr r6
   1c1bc:	andeq	ip, r1, r4, asr r6
   1c1c0:	ldrdeq	ip, [r1], -r8
   1c1c4:	andeq	ip, r1, ip, lsl #13
   1c1c8:	andeq	ip, r1, r0, asr r6
   1c1cc:	andeq	ip, r1, r0, lsl #13
   1c1d0:	andeq	ip, r1, r4, ror r6
   1c1d4:	andeq	ip, r1, r8, ror #12
   1c1d8:	andeq	ip, r1, r4, ror r6
   1c1dc:	andeq	ip, r1, r8, ror #12
   1c1e0:	ldr	r2, [pc, #-764]	; 1beec <pclose@plt+0x9d30>
   1c1e4:	ldr	r3, [r4, #204]	; 0xcc
   1c1e8:	ldr	r1, [r2, #-3516]	; 0xfffff244
   1c1ec:	tst	r3, #8192	; 0x2000
   1c1f0:	clz	r3, r1
   1c1f4:	lsr	r3, r3, #5
   1c1f8:	str	r3, [r2, #-3516]	; 0xfffff244
   1c1fc:	bne	1c21c <pclose@plt+0xa060>
   1c200:	ldr	r3, [pc, #-788]	; 1bef4 <pclose@plt+0x9d38>
   1c204:	cmp	r1, #0
   1c208:	ldr	r0, [r3, #284]	; 0x11c
   1c20c:	ldreq	r1, [r3, #236]	; 0xec
   1c210:	ldrne	r1, [r3, #232]	; 0xe8
   1c214:	bl	137f4 <pclose@plt+0x1638>
   1c218:	bl	198b0 <pclose@plt+0x76f4>
   1c21c:	ldr	r3, [pc, #-828]	; 1bee8 <pclose@plt+0x9d2c>
   1c220:	mvn	r2, #0
   1c224:	str	r2, [r3, #2048]	; 0x800
   1c228:	b	1bbe0 <pclose@plt+0x9a24>
   1c22c:	ldr	r3, [r5, #3108]	; 0xc24
   1c230:	cmp	r3, #1
   1c234:	ble	1c9e4 <pclose@plt+0xa828>
   1c238:	ldr	r2, [pc, #-856]	; 1bee8 <pclose@plt+0x9d2c>
   1c23c:	ldr	r3, [pc, #-848]	; 1bef4 <pclose@plt+0x9d38>
   1c240:	ldr	r1, [r2, #28]
   1c244:	ldr	r0, [r3, #192]	; 0xc0
   1c248:	cmp	r1, #0
   1c24c:	moveq	r1, #1
   1c250:	movne	r1, #0
   1c254:	str	r1, [r2, #28]
   1c258:	ldreq	r1, [r3, #236]	; 0xec
   1c25c:	ldrne	r1, [r3, #232]	; 0xe8
   1c260:	bl	137f4 <pclose@plt+0x1638>
   1c264:	bl	198b0 <pclose@plt+0x76f4>
   1c268:	b	1bbe0 <pclose@plt+0x9a24>
   1c26c:	ldr	r3, [pc, #-928]	; 1bed4 <pclose@plt+0x9d18>
   1c270:	ldr	r3, [r3]
   1c274:	ldr	r3, [r3, #12]
   1c278:	ldrsh	r3, [r3, #26]
   1c27c:	cmp	r3, #0
   1c280:	ble	1c91c <pclose@plt+0xa760>
   1c284:	ldr	r7, [pc, #-928]	; 1beec <pclose@plt+0x9d30>
   1c288:	ldr	r2, [r4, #220]	; 0xdc
   1c28c:	ldr	r3, [r4, #204]	; 0xcc
   1c290:	str	r2, [r7, #-1452]	; 0xfffffa54
   1c294:	ldr	r2, [r4, #224]	; 0xe0
   1c298:	ldr	r1, [r7, #-3988]	; 0xfffff06c
   1c29c:	str	r2, [r7, #-1448]	; 0xfffffa58
   1c2a0:	ldr	r9, [r4, #232]	; 0xe8
   1c2a4:	ldr	r2, [r4, #228]	; 0xe4
   1c2a8:	str	r3, [r7, #-1456]	; 0xfffffa50
   1c2ac:	cmp	r1, #0
   1c2b0:	orr	r3, r3, #2048	; 0x800
   1c2b4:	str	r2, [r7, #-1444]	; 0xfffffa5c
   1c2b8:	str	r3, [r4, #204]	; 0xcc
   1c2bc:	str	r9, [r7, #-1440]	; 0xfffffa60
   1c2c0:	bne	1c2cc <pclose@plt+0xa110>
   1c2c4:	mov	r0, r4
   1c2c8:	bl	16678 <pclose@plt+0x44bc>
   1c2cc:	ldr	r8, [pc, #-1020]	; 1bed8 <pclose@plt+0x9d1c>
   1c2d0:	ldr	r3, [pc, #-1008]	; 1bee8 <pclose@plt+0x9d2c>
   1c2d4:	add	sl, r4, #232	; 0xe8
   1c2d8:	mov	r0, r8
   1c2dc:	str	r8, [r3, #636]	; 0x27c
   1c2e0:	str	sl, [sp, #48]	; 0x30
   1c2e4:	bl	12024 <putp@plt>
   1c2e8:	ldr	r3, [pc, #-1044]	; 1bedc <pclose@plt+0x9d20>
   1c2ec:	ldr	fp, [pc, #-1044]	; 1bee0 <pclose@plt+0x9d24>
   1c2f0:	str	r3, [sp, #28]
   1c2f4:	sub	r3, r8, #88	; 0x58
   1c2f8:	str	r3, [sp, #32]
   1c2fc:	ldr	r6, [pc, #-1040]	; 1bef4 <pclose@plt+0x9d38>
   1c300:	sub	r3, r8, #64	; 0x40
   1c304:	str	r3, [sp, #52]	; 0x34
   1c308:	str	sl, [sp, #44]	; 0x2c
   1c30c:	add	r3, r8, #64	; 0x40
   1c310:	mov	sl, #84	; 0x54
   1c314:	add	r8, r4, #808	; 0x328
   1c318:	str	r3, [sp, #36]	; 0x24
   1c31c:	ldr	r0, [sp, #52]	; 0x34
   1c320:	bl	12024 <putp@plt>
   1c324:	bl	14fdc <pclose@plt+0x2e20>
   1c328:	ldr	r0, [sp, #36]	; 0x24
   1c32c:	bl	12024 <putp@plt>
   1c330:	ldr	r2, [r4, #204]	; 0xcc
   1c334:	ldr	r0, [fp]
   1c338:	tst	r2, #8
   1c33c:	ldrne	r3, [r6, #236]	; 0xec
   1c340:	ldreq	r3, [r6, #232]	; 0xe8
   1c344:	tst	r2, #2048	; 0x800
   1c348:	ldrne	r1, [r6, #236]	; 0xec
   1c34c:	ldreq	r1, [r6, #232]	; 0xe8
   1c350:	tst	r2, #1024	; 0x400
   1c354:	ldrne	r2, [r6, #236]	; 0xec
   1c358:	ldreq	r2, [r6, #232]	; 0xe8
   1c35c:	str	r8, [sp, #16]
   1c360:	str	r9, [sp, #12]
   1c364:	stm	sp, {r1, r2, sl}
   1c368:	mov	r2, r8
   1c36c:	ldr	r1, [pc, #-1168]	; 1bee4 <pclose@plt+0x9d28>
   1c370:	bl	137f4 <pclose@plt+0x1638>
   1c374:	mov	r1, r0
   1c378:	mov	r0, #1
   1c37c:	bl	185f4 <pclose@plt+0x6438>
   1c380:	ldr	r3, [sp, #32]
   1c384:	sub	r0, r3, #8
   1c388:	bl	12024 <putp@plt>
   1c38c:	ldr	r3, [sp, #28]
   1c390:	ldr	r0, [r3]
   1c394:	bl	11ce8 <fflush@plt>
   1c398:	ldr	r3, [r5, #24]
   1c39c:	cmp	r3, #0
   1c3a0:	bne	1c31c <pclose@plt+0xa160>
   1c3a4:	mov	r0, #1
   1c3a8:	bl	16f54 <pclose@plt+0x4d98>
   1c3ac:	subs	r3, r0, #0
   1c3b0:	ble	1c31c <pclose@plt+0xa160>
   1c3b4:	sub	r2, r3, #48	; 0x30
   1c3b8:	cmp	r2, #74	; 0x4a
   1c3bc:	ldrls	pc, [pc, r2, lsl #2]
   1c3c0:	b	1c8f0 <pclose@plt+0xa734>
   1c3c4:	andeq	ip, r1, r4, ror #17
   1c3c8:	andeq	ip, r1, r4, ror #17
   1c3cc:	andeq	ip, r1, r4, ror #17
   1c3d0:	andeq	ip, r1, r4, ror #17
   1c3d4:	andeq	ip, r1, r4, ror #17
   1c3d8:	andeq	ip, r1, r4, ror #17
   1c3dc:	andeq	ip, r1, r4, ror #17
   1c3e0:	andeq	ip, r1, r4, ror #17
   1c3e4:	strdeq	ip, [r1], -r0
   1c3e8:	strdeq	ip, [r1], -r0
   1c3ec:	strdeq	ip, [r1], -r0
   1c3f0:	strdeq	ip, [r1], -r0
   1c3f4:	strdeq	ip, [r1], -r0
   1c3f8:	strdeq	ip, [r1], -r0
   1c3fc:	strdeq	ip, [r1], -r0
   1c400:	strdeq	ip, [r1], -r0
   1c404:	strdeq	ip, [r1], -r0
   1c408:	strdeq	ip, [r1], -r0
   1c40c:	ldrdeq	ip, [r1], -r4
   1c410:	strdeq	ip, [r1], -r0
   1c414:	strdeq	ip, [r1], -r0
   1c418:	strdeq	ip, [r1], -r0
   1c41c:	strdeq	ip, [r1], -r0
   1c420:	strdeq	ip, [r1], -r0
   1c424:	andeq	ip, r1, r0, asr #17
   1c428:	strdeq	ip, [r1], -r0
   1c42c:	strdeq	ip, [r1], -r0
   1c430:	strdeq	ip, [r1], -r0
   1c434:	strdeq	ip, [r1], -r0
   1c438:	andeq	ip, r1, ip, lsr #17
   1c43c:	strdeq	ip, [r1], -r0
   1c440:	strdeq	ip, [r1], -r0
   1c444:	strdeq	ip, [r1], -r0
   1c448:	strdeq	ip, [r1], -r0
   1c44c:	strdeq	ip, [r1], -r0
   1c450:	muleq	r1, r8, r8
   1c454:	andeq	ip, r1, r4, lsl #17
   1c458:	strdeq	ip, [r1], -r0
   1c45c:	strdeq	ip, [r1], -r0
   1c460:	strdeq	ip, [r1], -r0
   1c464:	strdeq	ip, [r1], -r0
   1c468:	strdeq	ip, [r1], -r0
   1c46c:	strdeq	ip, [r1], -r0
   1c470:	strdeq	ip, [r1], -r0
   1c474:	strdeq	ip, [r1], -r0
   1c478:	strdeq	ip, [r1], -r0
   1c47c:	strdeq	ip, [r1], -r0
   1c480:	strdeq	ip, [r1], -r0
   1c484:	strdeq	ip, [r1], -r0
   1c488:	andeq	ip, r1, r8, lsl #16
   1c48c:	strdeq	ip, [r1], -r8
   1c490:	strdeq	ip, [r1], -r0
   1c494:	strdeq	ip, [r1], -r0
   1c498:	strdeq	ip, [r1], -r0
   1c49c:	strdeq	ip, [r1], -r0
   1c4a0:	strdeq	ip, [r1], -r0
   1c4a4:	strdeq	ip, [r1], -r0
   1c4a8:	strdeq	ip, [r1], -r0
   1c4ac:	strdeq	ip, [r1], -r0
   1c4b0:	strdeq	ip, [r1], -r0
   1c4b4:	strdeq	ip, [r1], -r0
   1c4b8:	strdeq	ip, [r1], -r0
   1c4bc:	strdeq	ip, [r1], -r0
   1c4c0:	strdeq	ip, [r1], -r0
   1c4c4:	strdeq	ip, [r1], -r0
   1c4c8:	strdeq	ip, [r1], -r0
   1c4cc:	strdeq	ip, [r1], -r0
   1c4d0:	strdeq	ip, [r1], -r0
   1c4d4:	strdeq	ip, [r1], -r0
   1c4d8:	strdeq	ip, [r1], -r0
   1c4dc:	strdeq	ip, [r1], -r0
   1c4e0:	andeq	ip, r1, r8, lsl #16
   1c4e4:	strdeq	ip, [r1], -r0
   1c4e8:	strdeq	ip, [r1], -r0
   1c4ec:			; <UNDEFINED> instruction: 0x0001c7bc
   1c4f0:	ldr	r2, [pc, #-1552]	; 1bee8 <pclose@plt+0x9d2c>
   1c4f4:	ldr	r3, [r2, #608]	; 0x260
   1c4f8:	add	r3, r3, #1
   1c4fc:	cmp	r3, #4
   1c500:	movgt	r3, #0
   1c504:	str	r3, [r2, #608]	; 0x260
   1c508:	b	1bbe0 <pclose@plt+0x9a24>
   1c50c:	mov	r0, #0
   1c510:	bl	18fc0 <pclose@plt+0x6e04>
   1c514:	b	1bbe0 <pclose@plt+0x9a24>
   1c518:	ldr	r3, [pc, #-1580]	; 1bef4 <pclose@plt+0x9d38>
   1c51c:	ldr	r4, [pc, #-1596]	; 1bee8 <pclose@plt+0x9d2c>
   1c520:	ldr	r0, [r3, #356]	; 0x164
   1c524:	ldr	r1, [r4, #600]	; 0x258
   1c528:	bl	137f4 <pclose@plt+0x1638>
   1c52c:	bl	199e8 <pclose@plt+0x782c>
   1c530:	cmp	r0, #-2147483645	; 0x80000003
   1c534:	blt	1bbe0 <pclose@plt+0x9a24>
   1c538:	cmp	r0, #512	; 0x200
   1c53c:	mvnhi	r3, #0
   1c540:	strls	r0, [r4, #600]	; 0x258
   1c544:	strhi	r3, [r4, #600]	; 0x258
   1c548:	b	1bbe0 <pclose@plt+0x9a24>
   1c54c:	ldr	r3, [pc, #-1640]	; 1beec <pclose@plt+0x9d30>
   1c550:	ldr	r3, [r3, #-3616]	; 0xfffff1e0
   1c554:	cmp	r3, #0
   1c558:	beq	1c90c <pclose@plt+0xa750>
   1c55c:	ldr	r1, [r4, #364]	; 0x16c
   1c560:	ldr	r3, [r4, #1384]	; 0x568
   1c564:	ldr	r2, [pc, #-1656]	; 1bef4 <pclose@plt+0x9d38>
   1c568:	ldr	r3, [r3, r1, lsl #2]
   1c56c:	ldr	r0, [r2, #404]	; 0x194
   1c570:	ldr	r4, [r3]
   1c574:	mov	r1, r4
   1c578:	bl	137f4 <pclose@plt+0x1638>
   1c57c:	bl	199e8 <pclose@plt+0x782c>
   1c580:	cmp	r0, #-2147483646	; 0x80000002
   1c584:	blt	1bbe0 <pclose@plt+0x9a24>
   1c588:	movne	r4, r0
   1c58c:	cmp	r4, #0
   1c590:	beq	1bbe0 <pclose@plt+0x9a24>
   1c594:	mov	r0, r4
   1c598:	bl	1aaa8 <pclose@plt+0x88ec>
   1c59c:	b	1bbe0 <pclose@plt+0x9a24>
   1c5a0:	ldr	r3, [pc, #-1724]	; 1beec <pclose@plt+0x9d30>
   1c5a4:	ldr	r3, [r3, #-1460]	; 0xfffffa4c
   1c5a8:	cmp	r3, #0
   1c5ac:	bne	1c640 <pclose@plt+0xa484>
   1c5b0:	ldr	r2, [r4, #364]	; 0x16c
   1c5b4:	ldr	r3, [r4, #1384]	; 0x568
   1c5b8:	ldr	r6, [pc, #-1740]	; 1bef4 <pclose@plt+0x9d38>
   1c5bc:	ldr	r3, [r3, r2, lsl #2]
   1c5c0:	ldr	r0, [r6, #176]	; 0xb0
   1c5c4:	ldr	r4, [r3]
   1c5c8:	mov	r1, r4
   1c5cc:	bl	137f4 <pclose@plt+0x1638>
   1c5d0:	bl	199e8 <pclose@plt+0x782c>
   1c5d4:	cmp	r0, #-2147483646	; 0x80000002
   1c5d8:	blt	1bbe0 <pclose@plt+0x9a24>
   1c5dc:	movne	r4, r0
   1c5e0:	mov	r1, r4
   1c5e4:	ldr	r0, [r6, #168]	; 0xa8
   1c5e8:	bl	137f4 <pclose@plt+0x1638>
   1c5ec:	bl	199e8 <pclose@plt+0x782c>
   1c5f0:	cmp	r0, #-2147483645	; 0x80000003
   1c5f4:	mov	r5, r0
   1c5f8:	blt	1bbe0 <pclose@plt+0x9a24>
   1c5fc:	mov	r2, r0
   1c600:	mov	r1, r4
   1c604:	mov	r0, #0
   1c608:	bl	11ec8 <setpriority@plt>
   1c60c:	cmp	r0, #0
   1c610:	beq	1bbe0 <pclose@plt+0x9a24>
   1c614:	bl	11fac <__errno_location@plt>
   1c618:	ldr	r6, [r6, #112]	; 0x70
   1c61c:	ldr	r0, [r0]
   1c620:	bl	11eec <strerror@plt>
   1c624:	mov	r2, r5
   1c628:	mov	r1, r4
   1c62c:	mov	r3, r0
   1c630:	mov	r0, r6
   1c634:	bl	137f4 <pclose@plt+0x1638>
   1c638:	bl	198b0 <pclose@plt+0x76f4>
   1c63c:	b	1bbe0 <pclose@plt+0x9a24>
   1c640:	ldr	r3, [pc, #-1876]	; 1bef4 <pclose@plt+0x9d38>
   1c644:	ldr	r0, [r3, #208]	; 0xd0
   1c648:	bl	198b0 <pclose@plt+0x76f4>
   1c64c:	b	1bbe0 <pclose@plt+0x9a24>
   1c650:	mov	r6, #0
   1c654:	cmp	r8, #113	; 0x71
   1c658:	cmpne	r8, #27
   1c65c:	beq	1bbe0 <pclose@plt+0x9a24>
   1c660:	add	sl, r4, #808	; 0x328
   1c664:	b	1bf58 <pclose@plt+0x9d9c>
   1c668:	cmp	r6, #0
   1c66c:	moveq	r7, #57	; 0x39
   1c670:	b	1c654 <pclose@plt+0xa498>
   1c674:	cmp	r6, #0
   1c678:	moveq	r7, #0
   1c67c:	b	1c654 <pclose@plt+0xa498>
   1c680:	add	r6, r7, #240	; 0xf0
   1c684:	add	r6, r4, r6
   1c688:	b	1bf58 <pclose@plt+0x9d9c>
   1c68c:	cmp	r7, #56	; 0x38
   1c690:	bgt	1bf58 <pclose@plt+0x9d9c>
   1c694:	cmp	r6, #0
   1c698:	add	r7, r7, #1
   1c69c:	beq	1bf58 <pclose@plt+0x9d9c>
   1c6a0:	ldr	r2, [r4, #204]	; 0xcc
   1c6a4:	add	r3, r4, r7
   1c6a8:	mov	r1, #0
   1c6ac:	bic	r2, r2, #512	; 0x200
   1c6b0:	str	r2, [r4, #204]	; 0xcc
   1c6b4:	str	r1, [r4, #368]	; 0x170
   1c6b8:	str	r1, [r4, #356]	; 0x164
   1c6bc:	ldrb	r0, [r6]
   1c6c0:	ldrb	r1, [r3, #240]	; 0xf0
   1c6c4:	add	r2, r7, #240	; 0xf0
   1c6c8:	strb	r0, [r3, #240]	; 0xf0
   1c6cc:	strb	r1, [r6]
   1c6d0:	add	r6, r4, r2
   1c6d4:	b	1bf58 <pclose@plt+0x9d9c>
   1c6d8:	cmp	r7, #0
   1c6dc:	ble	1bf58 <pclose@plt+0x9d9c>
   1c6e0:	cmp	r6, #0
   1c6e4:	sub	r7, r7, #1
   1c6e8:	bne	1c6a0 <pclose@plt+0xa4e4>
   1c6ec:	b	1bf58 <pclose@plt+0x9d9c>
   1c6f0:	cmp	r6, #0
   1c6f4:	bne	1bf58 <pclose@plt+0x9d9c>
   1c6f8:	add	r3, r4, r7
   1c6fc:	ldr	r2, [r4, #204]	; 0xcc
   1c700:	ldrb	r3, [r3, #240]	; 0xf0
   1c704:	bic	r2, r2, #512	; 0x200
   1c708:	mov	r8, r6
   1c70c:	and	r3, r3, #127	; 0x7f
   1c710:	sub	r3, r3, #37	; 0x25
   1c714:	bic	r2, r2, #2
   1c718:	uxtb	r3, r3
   1c71c:	str	r6, [r4, #368]	; 0x170
   1c720:	str	r6, [r4, #356]	; 0x164
   1c724:	str	r3, [sp, #32]
   1c728:	str	r3, [r4, #200]	; 0xc8
   1c72c:	str	r2, [r4, #204]	; 0xcc
   1c730:	ldr	r3, [pc, #-2120]	; 1bef0 <pclose@plt+0x9d34>
   1c734:	ldr	r2, [sp, #32]
   1c738:	ldr	r9, [r3, r2, lsl #2]
   1c73c:	b	1bf68 <pclose@plt+0x9dac>
   1c740:	ldr	r3, [r4, #1388]	; 0x56c
   1c744:	cmp	r8, #97	; 0x61
   1c748:	ldr	r4, [r4, #1392]	; 0x570
   1c74c:	moveq	r4, r3
   1c750:	add	r7, r4, #240	; 0xf0
   1c754:	ldrb	r3, [r4, #200]	; 0xc8
   1c758:	mov	r0, r7
   1c75c:	str	r4, [r5, #4]
   1c760:	add	r9, r3, #37	; 0x25
   1c764:	mov	r1, r9
   1c768:	str	r3, [sp, #32]
   1c76c:	bl	11f94 <strchr@plt>
   1c770:	subs	r6, r0, #0
   1c774:	beq	1c9a4 <pclose@plt+0xa7e8>
   1c778:	sub	r7, r6, r7
   1c77c:	mov	r6, #0
   1c780:	mov	r9, r6
   1c784:	b	1c654 <pclose@plt+0xa498>
   1c788:	cmp	r6, #0
   1c78c:	bne	1c654 <pclose@plt+0xa498>
   1c790:	add	r2, r4, r7
   1c794:	ldrb	r3, [r2, #240]	; 0xf0
   1c798:	eor	r3, r3, #127	; 0x7f
   1c79c:	mvn	r3, r3
   1c7a0:	strb	r3, [r2, #240]	; 0xf0
   1c7a4:	ldr	r3, [r4, #204]	; 0xcc
   1c7a8:	str	r6, [r4, #368]	; 0x170
   1c7ac:	bic	r3, r3, #512	; 0x200
   1c7b0:	str	r6, [r4, #356]	; 0x164
   1c7b4:	str	r3, [r4, #204]	; 0xcc
   1c7b8:	b	1c654 <pclose@plt+0xa498>
   1c7bc:	ldr	r2, [r4, #204]	; 0xcc
   1c7c0:	eor	r2, r2, #2048	; 0x800
   1c7c4:	str	r2, [r4, #204]	; 0xcc
   1c7c8:	ldr	r2, [r7, #-3988]	; 0xfffff06c
   1c7cc:	cmp	r2, #0
   1c7d0:	bne	1c328 <pclose@plt+0xa16c>
   1c7d4:	mov	r0, r4
   1c7d8:	str	r3, [sp, #40]	; 0x28
   1c7dc:	bl	16678 <pclose@plt+0x44bc>
   1c7e0:	ldr	r3, [sp, #40]	; 0x28
   1c7e4:	cmp	r3, #10
   1c7e8:	cmpne	r3, #113	; 0x71
   1c7ec:	beq	1c96c <pclose@plt+0xa7b0>
   1c7f0:	add	r8, r4, #808	; 0x328
   1c7f4:	b	1c328 <pclose@plt+0xa16c>
   1c7f8:	ldr	r2, [r4, #204]	; 0xcc
   1c7fc:	eor	r2, r2, #1024	; 0x400
   1c800:	str	r2, [r4, #204]	; 0xcc
   1c804:	b	1c7c8 <pclose@plt+0xa60c>
   1c808:	mov	r0, r3
   1c80c:	str	r3, [sp, #40]	; 0x28
   1c810:	bl	18fc0 <pclose@plt+0x6e04>
   1c814:	ldr	r2, [r7, #-3988]	; 0xfffff06c
   1c818:	ldr	r3, [sp, #40]	; 0x28
   1c81c:	cmp	r2, #0
   1c820:	ldr	r1, [r0, #204]	; 0xcc
   1c824:	ldr	lr, [r0, #220]	; 0xdc
   1c828:	str	r1, [r7, #-1456]	; 0xfffffa50
   1c82c:	orr	r1, r1, #2048	; 0x800
   1c830:	str	r1, [r0, #204]	; 0xcc
   1c834:	ldr	ip, [r0, #224]	; 0xe0
   1c838:	ldr	r1, [r0, #228]	; 0xe4
   1c83c:	ldr	r9, [r0, #232]	; 0xe8
   1c840:	mov	r4, r0
   1c844:	str	lr, [r7, #-1452]	; 0xfffffa54
   1c848:	str	ip, [r7, #-1448]	; 0xfffffa58
   1c84c:	str	r1, [r7, #-1444]	; 0xfffffa5c
   1c850:	str	r9, [r7, #-1440]	; 0xfffffa60
   1c854:	bne	1c868 <pclose@plt+0xa6ac>
   1c858:	bl	16678 <pclose@plt+0x44bc>
   1c85c:	ldr	r9, [r4, #232]	; 0xe8
   1c860:	ldr	r2, [r7, #-3988]	; 0xfffff06c
   1c864:	ldr	r3, [sp, #40]	; 0x28
   1c868:	mov	sl, #84	; 0x54
   1c86c:	add	r1, r4, #232	; 0xe8
   1c870:	str	r1, [sp, #48]	; 0x30
   1c874:	str	r1, [sp, #44]	; 0x2c
   1c878:	cmp	r2, #0
   1c87c:	bne	1c7e4 <pclose@plt+0xa628>
   1c880:	b	1c7d4 <pclose@plt+0xa618>
   1c884:	ldr	r2, [sp, #48]	; 0x30
   1c888:	ldr	r9, [r4, #232]	; 0xe8
   1c88c:	str	r2, [sp, #44]	; 0x2c
   1c890:	mov	sl, #84	; 0x54
   1c894:	b	1c7c8 <pclose@plt+0xa60c>
   1c898:	add	r2, r4, #220	; 0xdc
   1c89c:	str	r2, [sp, #44]	; 0x2c
   1c8a0:	ldr	r9, [r4, #220]	; 0xdc
   1c8a4:	mov	sl, #83	; 0x53
   1c8a8:	b	1c7c8 <pclose@plt+0xa60c>
   1c8ac:	add	r2, r4, #224	; 0xe0
   1c8b0:	str	r2, [sp, #44]	; 0x2c
   1c8b4:	ldr	r9, [r4, #224]	; 0xe0
   1c8b8:	mov	sl, #77	; 0x4d
   1c8bc:	b	1c7c8 <pclose@plt+0xa60c>
   1c8c0:	add	r2, r4, #228	; 0xe4
   1c8c4:	str	r2, [sp, #44]	; 0x2c
   1c8c8:	ldr	r9, [r4, #228]	; 0xe4
   1c8cc:	mov	sl, #72	; 0x48
   1c8d0:	b	1c7c8 <pclose@plt+0xa60c>
   1c8d4:	ldr	r2, [r4, #204]	; 0xcc
   1c8d8:	eor	r2, r2, #8
   1c8dc:	str	r2, [r4, #204]	; 0xcc
   1c8e0:	b	1c7c8 <pclose@plt+0xa60c>
   1c8e4:	mov	r9, r2
   1c8e8:	ldr	r2, [sp, #44]	; 0x2c
   1c8ec:	str	r9, [r2]
   1c8f0:	ldr	r2, [r7, #-3988]	; 0xfffff06c
   1c8f4:	b	1c878 <pclose@plt+0xa6bc>
   1c8f8:	cmp	r0, #104	; 0x68
   1c8fc:	beq	1bdcc <pclose@plt+0x9c10>
   1c900:	cmp	r0, #113	; 0x71
   1c904:	beq	1bbe0 <pclose@plt+0x9a24>
   1c908:	b	1bd0c <pclose@plt+0x9b50>
   1c90c:	ldr	r3, [pc, #-2592]	; 1bef4 <pclose@plt+0x9d38>
   1c910:	ldr	r0, [r3, #396]	; 0x18c
   1c914:	bl	19054 <pclose@plt+0x6e98>
   1c918:	b	1bbe0 <pclose@plt+0x9a24>
   1c91c:	ldr	r3, [pc, #-2608]	; 1bef4 <pclose@plt+0x9d38>
   1c920:	ldr	r0, [r3, #68]	; 0x44
   1c924:	bl	198b0 <pclose@plt+0x76f4>
   1c928:	b	1bbe0 <pclose@plt+0x9a24>
   1c92c:	orr	r1, r8, #128	; 0x80
   1c930:	mov	r0, r6
   1c934:	bl	11f94 <strchr@plt>
   1c938:	subs	r7, r0, #0
   1c93c:	beq	1bf20 <pclose@plt+0x9d64>
   1c940:	b	1bf1c <pclose@plt+0x9d60>
   1c944:	mov	r0, #1
   1c948:	bl	16f54 <pclose@plt+0x4d98>
   1c94c:	uxtb	r9, r0
   1c950:	cmp	r9, #0
   1c954:	bne	1c9c4 <pclose@plt+0xa808>
   1c958:	bl	14fdc <pclose@plt+0x2e20>
   1c95c:	ldr	r3, [sp, #40]	; 0x28
   1c960:	sub	r0, r3, #8
   1c964:	bl	12024 <putp@plt>
   1c968:	b	1bdec <pclose@plt+0x9c30>
   1c96c:	cmp	r3, #113	; 0x71
   1c970:	bne	1bbe0 <pclose@plt+0x9a24>
   1c974:	ldr	r2, [r7, #-3988]	; 0xfffff06c
   1c978:	ldr	r3, [r7, #-1456]	; 0xfffffa50
   1c97c:	ldr	r0, [r7, #-1452]	; 0xfffffa54
   1c980:	cmp	r2, #0
   1c984:	ldr	r1, [r7, #-1448]	; 0xfffffa58
   1c988:	str	r3, [r4, #204]	; 0xcc
   1c98c:	ldr	r2, [r7, #-1444]	; 0xfffffa5c
   1c990:	ldr	r3, [r7, #-1440]	; 0xfffffa60
   1c994:	strd	r0, [r4, #220]	; 0xdc
   1c998:	strd	r2, [r4, #228]	; 0xe4
   1c99c:	bne	1bbe0 <pclose@plt+0x9a24>
   1c9a0:	b	1be8c <pclose@plt+0x9cd0>
   1c9a4:	orr	r1, r9, #128	; 0x80
   1c9a8:	mov	r0, r7
   1c9ac:	bl	11f94 <strchr@plt>
   1c9b0:	subs	r6, r0, #0
   1c9b4:	moveq	r7, r6
   1c9b8:	moveq	r9, r6
   1c9bc:	beq	1c654 <pclose@plt+0xa498>
   1c9c0:	b	1c778 <pclose@plt+0xa5bc>
   1c9c4:	mov	r0, r9
   1c9c8:	bl	18fc0 <pclose@plt+0x6e04>
   1c9cc:	cmp	r9, #10
   1c9d0:	cmpne	r9, #27
   1c9d4:	movne	r8, #1
   1c9d8:	moveq	r8, #0
   1c9dc:	mov	r4, r0
   1c9e0:	b	1be60 <pclose@plt+0x9ca4>
   1c9e4:	ldr	r3, [pc, #-2808]	; 1bef4 <pclose@plt+0x9d38>
   1c9e8:	ldr	r0, [r3, #212]	; 0xd4
   1c9ec:	bl	198b0 <pclose@plt+0x76f4>
   1c9f0:	b	1bbe0 <pclose@plt+0x9a24>
   1c9f4:	bl	11c58 <signal_name_to_number@plt>
   1c9f8:	ldr	r3, [r5, #24]
   1c9fc:	cmp	r3, #0
   1ca00:	mov	r7, r0
   1ca04:	bne	1bbe0 <pclose@plt+0x9a24>
   1ca08:	cmp	r0, #0
   1ca0c:	bgt	1bc74 <pclose@plt+0x9ab8>
   1ca10:	beq	1bbe0 <pclose@plt+0x9a24>
   1ca14:	ldr	r0, [r6, #52]	; 0x34
   1ca18:	bl	198b0 <pclose@plt+0x76f4>
   1ca1c:	b	1bbe0 <pclose@plt+0x9a24>
   1ca20:	ldr	r0, [r6, #48]	; 0x30
   1ca24:	bl	198b0 <pclose@plt+0x76f4>
   1ca28:	b	1bbe0 <pclose@plt+0x9a24>
   1ca2c:	bl	11da8 <__stack_chk_fail@plt>
   1ca30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ca34:	add	r1, r1, #1
   1ca38:	ldr	r6, [pc, #912]	; 1cdd0 <pclose@plt+0xac14>
   1ca3c:	lsl	r3, r1, #2
   1ca40:	sub	sp, sp, #2624	; 0xa40
   1ca44:	ldr	r2, [r6, #-3632]	; 0xfffff1d0
   1ca48:	sub	sp, sp, #4
   1ca4c:	sub	ip, r3, #4
   1ca50:	str	r3, [sp, #32]
   1ca54:	ldr	r3, [r2, r1, lsl #2]
   1ca58:	ldr	r1, [r2, ip]
   1ca5c:	ldr	r2, [pc, #880]	; 1cdd4 <pclose@plt+0xac18>
   1ca60:	sub	r3, r3, r1
   1ca64:	sub	r3, r3, #1
   1ca68:	ldr	r2, [r2]
   1ca6c:	cmp	r3, r0
   1ca70:	str	ip, [sp, #36]	; 0x24
   1ca74:	str	r0, [sp, #28]
   1ca78:	str	r2, [sp, #2620]	; 0xa3c
   1ca7c:	ldr	r8, [r6, #-3728]	; 0xfffff170
   1ca80:	ble	1cdb8 <pclose@plt+0xabfc>
   1ca84:	add	r1, r1, r0
   1ca88:	mov	r2, #512	; 0x200
   1ca8c:	add	r0, sp, #60	; 0x3c
   1ca90:	bl	11d60 <memcpy@plt>
   1ca94:	cmp	r8, #0
   1ca98:	ble	1cc08 <pclose@plt+0xaa4c>
   1ca9c:	mov	fp, #0
   1caa0:	mov	r4, fp
   1caa4:	mov	sl, fp
   1caa8:	mov	r5, fp
   1caac:	b	1cb2c <pclose@plt+0xa970>
   1cab0:	cmp	r4, r9
   1cab4:	ble	1cc30 <pclose@plt+0xaa74>
   1cab8:	add	r3, sp, #2624	; 0xa40
   1cabc:	add	r3, r3, r5
   1cac0:	ldrb	r7, [r3, #-2564]	; 0xfffff5fc
   1cac4:	cmp	r7, #10
   1cac8:	beq	1cbf8 <pclose@plt+0xaa3c>
   1cacc:	cmp	r7, #126	; 0x7e
   1cad0:	bhi	1cca4 <pclose@plt+0xaae8>
   1cad4:	cmp	r7, #31
   1cad8:	bls	1cd34 <pclose@plt+0xab78>
   1cadc:	cmp	fp, #0
   1cae0:	bne	1cdac <pclose@plt+0xabf0>
   1cae4:	ldr	r3, [r6, #-3728]	; 0xfffff170
   1cae8:	add	sl, sl, #1
   1caec:	cmp	r3, sl
   1caf0:	movlt	fp, #0
   1caf4:	bge	1cd98 <pclose@plt+0xabdc>
   1caf8:	ldr	r2, [r6, #-3632]	; 0xfffff1d0
   1cafc:	ldr	r3, [sp, #32]
   1cb00:	ldr	r1, [sp, #36]	; 0x24
   1cb04:	ldr	r3, [r2, r3]
   1cb08:	ldr	r2, [r2, r1]
   1cb0c:	sub	r3, r3, r2
   1cb10:	sub	r3, r3, #1
   1cb14:	cmp	r3, r9
   1cb18:	ble	1cbf8 <pclose@plt+0xaa3c>
   1cb1c:	ldr	r8, [r6, #-3728]	; 0xfffff170
   1cb20:	add	r5, r5, #1
   1cb24:	cmp	r8, sl
   1cb28:	ble	1cbf8 <pclose@plt+0xaa3c>
   1cb2c:	ldr	r3, [sp, #28]
   1cb30:	cmp	r4, #0
   1cb34:	add	r9, r3, r5
   1cb38:	bne	1cab0 <pclose@plt+0xa8f4>
   1cb3c:	ldr	r3, [r6, #-1476]	; 0xfffffa3c
   1cb40:	ldr	r3, [r3, #24]
   1cb44:	str	r3, [sp, #40]	; 0x28
   1cb48:	ldrb	r1, [r3]
   1cb4c:	cmp	r1, #0
   1cb50:	beq	1cd2c <pclose@plt+0xab70>
   1cb54:	ldr	r3, [r6, #-3632]	; 0xfffff1d0
   1cb58:	ldr	r2, [sp, #36]	; 0x24
   1cb5c:	ldr	r4, [r3, r2]
   1cb60:	ldr	r2, [sp, #32]
   1cb64:	mov	r0, r4
   1cb68:	ldr	r2, [r3, r2]
   1cb6c:	sub	r7, r2, r4
   1cb70:	str	r2, [sp, #48]	; 0x30
   1cb74:	sub	r2, r7, #1
   1cb78:	mov	r7, r2
   1cb7c:	bl	12048 <memchr@plt>
   1cb80:	cmp	r0, #0
   1cb84:	beq	1cd2c <pclose@plt+0xab70>
   1cb88:	cmp	r7, r9
   1cb8c:	mov	r2, r7
   1cb90:	ble	1cd2c <pclose@plt+0xab70>
   1cb94:	str	r8, [sp, #52]	; 0x34
   1cb98:	str	r5, [sp, #44]	; 0x2c
   1cb9c:	mov	r8, r2
   1cba0:	mov	r5, r9
   1cba4:	ldr	r7, [sp, #40]	; 0x28
   1cba8:	str	r9, [sp, #40]	; 0x28
   1cbac:	ldrb	r1, [r4, r5]
   1cbb0:	add	r9, r4, r5
   1cbb4:	cmp	r1, #0
   1cbb8:	beq	1cbdc <pclose@plt+0xaa20>
   1cbbc:	mov	r1, r7
   1cbc0:	mov	r0, r9
   1cbc4:	bl	11c64 <strstr@plt>
   1cbc8:	cmp	r0, #0
   1cbcc:	bne	1cd08 <pclose@plt+0xab4c>
   1cbd0:	mov	r0, r9
   1cbd4:	bl	11f7c <strlen@plt>
   1cbd8:	add	r5, r5, r0
   1cbdc:	add	r5, r5, #1
   1cbe0:	cmp	r8, r5
   1cbe4:	bgt	1cbac <pclose@plt+0xa9f0>
   1cbe8:	ldr	r5, [sp, #44]	; 0x2c
   1cbec:	ldr	r9, [sp, #40]	; 0x28
   1cbf0:	mvn	r4, #-2147483648	; 0x80000000
   1cbf4:	b	1cab8 <pclose@plt+0xa8fc>
   1cbf8:	cmp	fp, #0
   1cbfc:	beq	1cc08 <pclose@plt+0xaa4c>
   1cc00:	ldr	r0, [pc, #464]	; 1cdd8 <pclose@plt+0xac1c>
   1cc04:	bl	12024 <putp@plt>
   1cc08:	ldr	r0, [pc, #460]	; 1cddc <pclose@plt+0xac20>
   1cc0c:	bl	12024 <putp@plt>
   1cc10:	ldr	r3, [pc, #444]	; 1cdd4 <pclose@plt+0xac18>
   1cc14:	ldr	r2, [sp, #2620]	; 0xa3c
   1cc18:	ldr	r3, [r3]
   1cc1c:	cmp	r2, r3
   1cc20:	bne	1cdcc <pclose@plt+0xac10>
   1cc24:	add	sp, sp, #2624	; 0xa40
   1cc28:	add	sp, sp, #4
   1cc2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cc30:	ldr	r2, [pc, #424]	; 1cde0 <pclose@plt+0xac24>
   1cc34:	ldr	r3, [r6, #-1476]	; 0xfffffa3c
   1cc38:	ldr	r1, [pc, #408]	; 1cdd8 <pclose@plt+0xac1c>
   1cc3c:	ldr	r2, [r2, #4]
   1cc40:	str	r1, [sp, #16]
   1cc44:	ldr	r1, [pc, #408]	; 1cde4 <pclose@plt+0xac28>
   1cc48:	ldr	r0, [r3, #24]
   1cc4c:	add	r2, r2, #584	; 0x248
   1cc50:	mov	r3, #2048	; 0x800
   1cc54:	sub	r8, r8, sl
   1cc58:	stm	sp, {r1, r2}
   1cc5c:	str	r0, [sp, #12]
   1cc60:	mov	r1, r3
   1cc64:	mov	r2, #1
   1cc68:	str	r8, [sp, #8]
   1cc6c:	add	r0, sp, #572	; 0x23c
   1cc70:	bl	1218c <__snprintf_chk@plt>
   1cc74:	add	r0, sp, #572	; 0x23c
   1cc78:	bl	12024 <putp@plt>
   1cc7c:	ldr	r3, [r6, #-1476]	; 0xfffffa3c
   1cc80:	mov	fp, #0
   1cc84:	mov	r4, fp
   1cc88:	ldr	r3, [r3, #28]
   1cc8c:	sub	r2, r3, #1
   1cc90:	add	sl, sl, r3
   1cc94:	ldr	r3, [sp, #28]
   1cc98:	add	r5, r5, r2
   1cc9c:	add	r9, r3, r5
   1cca0:	b	1caf8 <pclose@plt+0xa93c>
   1cca4:	mov	r1, r7
   1cca8:	ldr	r0, [pc, #312]	; 1cde8 <pclose@plt+0xac2c>
   1ccac:	bl	137f4 <pclose@plt+0x1638>
   1ccb0:	cmp	fp, #0
   1ccb4:	ldr	r2, [r6, #-3728]	; 0xfffff170
   1ccb8:	ldreq	r3, [pc, #288]	; 1cde0 <pclose@plt+0xac24>
   1ccbc:	ldrne	r1, [pc, #296]	; 1cdec <pclose@plt+0xac30>
   1ccc0:	sub	r2, r2, sl
   1ccc4:	mov	fp, #1
   1ccc8:	add	sl, sl, #4
   1cccc:	ldreq	r1, [r3, #4]
   1ccd0:	mov	r3, #2048	; 0x800
   1ccd4:	addeq	r1, r1, #456	; 0x1c8
   1ccd8:	str	r1, [sp, #4]
   1ccdc:	ldr	r1, [pc, #268]	; 1cdf0 <pclose@plt+0xac34>
   1cce0:	str	r0, [sp, #12]
   1cce4:	str	r1, [sp]
   1cce8:	str	r2, [sp, #8]
   1ccec:	mov	r1, r3
   1ccf0:	mov	r2, #1
   1ccf4:	add	r0, sp, #572	; 0x23c
   1ccf8:	bl	1218c <__snprintf_chk@plt>
   1ccfc:	add	r0, sp, #572	; 0x23c
   1cd00:	bl	12024 <putp@plt>
   1cd04:	b	1caf8 <pclose@plt+0xa93c>
   1cd08:	ldr	r3, [sp, #48]	; 0x30
   1cd0c:	ldr	r8, [sp, #52]	; 0x34
   1cd10:	cmp	r3, r0
   1cd14:	ldr	r5, [sp, #44]	; 0x2c
   1cd18:	ldr	r9, [sp, #40]	; 0x28
   1cd1c:	mvnls	r4, #-2147483648	; 0x80000000
   1cd20:	bls	1cab8 <pclose@plt+0xa8fc>
   1cd24:	sub	r4, r0, r4
   1cd28:	b	1cab0 <pclose@plt+0xa8f4>
   1cd2c:	mvn	r4, #-2147483648	; 0x80000000
   1cd30:	b	1cab0 <pclose@plt+0xa8f4>
   1cd34:	add	r1, r7, #64	; 0x40
   1cd38:	ldr	r0, [pc, #180]	; 1cdf4 <pclose@plt+0xac38>
   1cd3c:	bl	137f4 <pclose@plt+0x1638>
   1cd40:	cmp	fp, #0
   1cd44:	ldr	r2, [r6, #-3728]	; 0xfffff170
   1cd48:	ldreq	r3, [pc, #144]	; 1cde0 <pclose@plt+0xac24>
   1cd4c:	ldrne	r1, [pc, #152]	; 1cdec <pclose@plt+0xac30>
   1cd50:	sub	r2, r2, sl
   1cd54:	mov	fp, #1
   1cd58:	add	sl, sl, #2
   1cd5c:	ldreq	r1, [r3, #4]
   1cd60:	mov	r3, #2048	; 0x800
   1cd64:	addeq	r1, r1, #456	; 0x1c8
   1cd68:	str	r1, [sp, #4]
   1cd6c:	ldr	r1, [pc, #124]	; 1cdf0 <pclose@plt+0xac34>
   1cd70:	str	r0, [sp, #12]
   1cd74:	str	r1, [sp]
   1cd78:	str	r2, [sp, #8]
   1cd7c:	mov	r1, r3
   1cd80:	mov	r2, #1
   1cd84:	add	r0, sp, #572	; 0x23c
   1cd88:	bl	1218c <__snprintf_chk@plt>
   1cd8c:	add	r0, sp, #572	; 0x23c
   1cd90:	bl	12024 <putp@plt>
   1cd94:	b	1caf8 <pclose@plt+0xa93c>
   1cd98:	ldr	r0, [pc, #88]	; 1cdf8 <pclose@plt+0xac3c>
   1cd9c:	strb	r7, [r6, #-1436]	; 0xfffffa64
   1cda0:	mov	fp, #0
   1cda4:	bl	12024 <putp@plt>
   1cda8:	b	1caf8 <pclose@plt+0xa93c>
   1cdac:	ldr	r0, [pc, #36]	; 1cdd8 <pclose@plt+0xac1c>
   1cdb0:	bl	12024 <putp@plt>
   1cdb4:	b	1cae4 <pclose@plt+0xa928>
   1cdb8:	mov	r3, #10
   1cdbc:	cmp	r8, #0
   1cdc0:	strb	r3, [sp, #60]	; 0x3c
   1cdc4:	bgt	1ca9c <pclose@plt+0xa8e0>
   1cdc8:	b	1cc08 <pclose@plt+0xaa4c>
   1cdcc:	bl	11da8 <__stack_chk_fail@plt>
   1cdd0:	andeq	r9, r3, r8, asr #22
   1cdd4:	strdeq	r6, [r3], -r0
   1cdd8:	andeq	r9, r3, r0
   1cddc:	andeq	r8, r3, r4, ror fp
   1cde0:	andeq	r7, r3, r0, asr fp
   1cde4:	andeq	r3, r2, r4, ror #2
   1cde8:	andeq	r3, r2, r0, ror #4
   1cdec:	muleq	r2, r8, r2
   1cdf0:	andeq	r3, r2, r8, ror #4
   1cdf4:	andeq	r3, r2, r0, ror r2
   1cdf8:	andeq	r9, r3, ip, lsr #11
   1cdfc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ce00:	sub	sp, sp, #4160	; 0x1040
   1ce04:	ldr	r6, [pc, #1176]	; 1d2a4 <pclose@plt+0xb0e8>
   1ce08:	sub	sp, sp, #12
   1ce0c:	ldr	r3, [pc, #1172]	; 1d2a8 <pclose@plt+0xb0ec>
   1ce10:	ldr	r4, [r6, #-3632]	; 0xfffff1d0
   1ce14:	lsl	r2, r1, #2
   1ce18:	str	r2, [sp, #36]	; 0x24
   1ce1c:	ldr	lr, [r4, r1, lsl #2]
   1ce20:	add	r2, sp, #4160	; 0x1040
   1ce24:	ldr	r3, [r3]
   1ce28:	add	r2, r2, #4
   1ce2c:	str	r3, [r2]
   1ce30:	ldrb	r3, [lr]
   1ce34:	cmp	r3, #0
   1ce38:	beq	1d298 <pclose@plt+0xb0dc>
   1ce3c:	ldr	r1, [pc, #1128]	; 1d2ac <pclose@plt+0xb0f0>
   1ce40:	cmp	r0, #0
   1ce44:	add	r3, r1, r3
   1ce48:	mov	sl, #0
   1ce4c:	ldrb	r3, [r3, #120]	; 0x78
   1ce50:	ble	1ce88 <pclose@plt+0xaccc>
   1ce54:	mov	ip, sl
   1ce58:	mov	r2, lr
   1ce5c:	b	1ce70 <pclose@plt+0xacb4>
   1ce60:	add	r3, r1, r3
   1ce64:	cmp	r0, ip
   1ce68:	ldrb	r3, [r3, #120]	; 0x78
   1ce6c:	beq	1ce88 <pclose@plt+0xaccc>
   1ce70:	add	r2, r2, r3
   1ce74:	add	sl, sl, r3
   1ce78:	ldrb	r3, [r2]
   1ce7c:	add	ip, ip, #1
   1ce80:	cmp	r3, #0
   1ce84:	bne	1ce60 <pclose@plt+0xaca4>
   1ce88:	ldr	r3, [sp, #36]	; 0x24
   1ce8c:	add	r3, r3, #4
   1ce90:	str	r3, [sp, #40]	; 0x28
   1ce94:	ldr	r3, [r4, r3]
   1ce98:	sub	r3, r3, lr
   1ce9c:	sub	r3, r3, #1
   1cea0:	cmp	r3, sl
   1cea4:	add	r3, sp, #72	; 0x48
   1cea8:	ble	1d20c <pclose@plt+0xb050>
   1ceac:	add	r1, lr, sl
   1ceb0:	add	r0, sp, #68	; 0x44
   1ceb4:	mov	r2, #2048	; 0x800
   1ceb8:	str	r3, [sp, #32]
   1cebc:	bl	11d60 <memcpy@plt>
   1cec0:	mov	r4, #0
   1cec4:	ldr	r3, [pc, #996]	; 1d2b0 <pclose@plt+0xb0f4>
   1cec8:	mov	fp, r4
   1cecc:	mov	r5, r4
   1ced0:	add	r3, r3, #4
   1ced4:	str	r3, [sp, #60]	; 0x3c
   1ced8:	str	sl, [sp, #28]
   1cedc:	ldr	r7, [r6, #-3728]	; 0xfffff170
   1cee0:	cmp	r7, fp
   1cee4:	ble	1cfdc <pclose@plt+0xae20>
   1cee8:	ldr	r3, [sp, #28]
   1ceec:	cmp	r4, #0
   1cef0:	add	r9, r5, r3
   1cef4:	beq	1d118 <pclose@plt+0xaf5c>
   1cef8:	cmp	r4, r9
   1cefc:	ble	1d0ac <pclose@plt+0xaef0>
   1cf00:	ldr	ip, [sp, #32]
   1cf04:	add	r9, r5, #1
   1cf08:	add	r3, ip, r5
   1cf0c:	ldrb	sl, [r3, #-4]
   1cf10:	ldr	r3, [pc, #916]	; 1d2ac <pclose@plt+0xb0f0>
   1cf14:	add	r3, r3, sl
   1cf18:	ldrb	r8, [r3, #120]	; 0x78
   1cf1c:	cmp	r8, #1
   1cf20:	mov	r0, r8
   1cf24:	ble	1cf50 <pclose@plt+0xad94>
   1cf28:	add	r3, sp, #68	; 0x44
   1cf2c:	add	r1, r3, r5
   1cf30:	mov	r2, r8
   1cf34:	sub	r0, ip, #8
   1cf38:	bl	121a4 <mbtowc@plt>
   1cf3c:	ldr	ip, [sp, #32]
   1cf40:	ldr	r0, [ip, #-8]
   1cf44:	bl	11cf4 <wcwidth@plt>
   1cf48:	cmp	r0, #1
   1cf4c:	movlt	r0, #1
   1cf50:	sub	r8, r8, #1
   1cf54:	cmp	r8, #3
   1cf58:	ldrls	pc, [pc, r8, lsl #2]
   1cf5c:	b	1d1e8 <pclose@plt+0xb02c>
   1cf60:	andeq	sp, r1, ip, ror r0
   1cf64:	andeq	sp, r1, ip, asr #32
   1cf68:	andeq	sp, r1, ip
   1cf6c:	andeq	ip, r1, r0, ror pc
   1cf70:	ldr	r2, [sp, #32]
   1cf74:	add	r3, r5, #3
   1cf78:	add	ip, r2, r5
   1cf7c:	add	r9, r2, r9
   1cf80:	add	r3, r2, r3
   1cf84:	ldrb	r1, [r9, #-4]
   1cf88:	ldrb	r2, [r3, #-4]
   1cf8c:	ldrb	r3, [ip, #-2]
   1cf90:	add	fp, fp, r0
   1cf94:	cmp	r7, fp
   1cf98:	strb	r1, [r6, #-1419]	; 0xfffffa75
   1cf9c:	strb	sl, [r6, #-1420]	; 0xfffffa74
   1cfa0:	strb	r2, [r6, #-1417]	; 0xfffffa77
   1cfa4:	strb	r3, [r6, #-1418]	; 0xfffffa76
   1cfa8:	add	r5, r5, #4
   1cfac:	bge	1d220 <pclose@plt+0xb064>
   1cfb0:	ldr	r3, [sp, #28]
   1cfb4:	ldr	r1, [r6, #-3632]	; 0xfffff1d0
   1cfb8:	add	r2, r5, r3
   1cfbc:	ldr	r0, [sp, #36]	; 0x24
   1cfc0:	ldr	r3, [sp, #40]	; 0x28
   1cfc4:	ldr	r3, [r1, r3]
   1cfc8:	ldr	r1, [r1, r0]
   1cfcc:	sub	r3, r3, r1
   1cfd0:	sub	r3, r3, #1
   1cfd4:	cmp	r2, r3
   1cfd8:	blt	1cedc <pclose@plt+0xad20>
   1cfdc:	ldr	r0, [pc, #720]	; 1d2b4 <pclose@plt+0xb0f8>
   1cfe0:	bl	12024 <putp@plt>
   1cfe4:	add	r3, sp, #4160	; 0x1040
   1cfe8:	add	r3, r3, #4
   1cfec:	ldr	r2, [r3]
   1cff0:	ldr	r3, [pc, #688]	; 1d2a8 <pclose@plt+0xb0ec>
   1cff4:	ldr	r3, [r3]
   1cff8:	cmp	r2, r3
   1cffc:	bne	1d2a0 <pclose@plt+0xb0e4>
   1d000:	add	sp, sp, #4160	; 0x1040
   1d004:	add	sp, sp, #12
   1d008:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d00c:	ldr	r2, [sp, #32]
   1d010:	add	r3, r5, #2
   1d014:	add	r3, r2, r3
   1d018:	add	r9, r2, r9
   1d01c:	ldrb	r3, [r3, #-4]
   1d020:	ldrb	r2, [r9, #-4]
   1d024:	add	fp, fp, r0
   1d028:	cmp	r7, fp
   1d02c:	strb	r2, [r6, #-1423]	; 0xfffffa71
   1d030:	strb	sl, [r6, #-1424]	; 0xfffffa70
   1d034:	strb	r3, [r6, #-1422]	; 0xfffffa72
   1d038:	add	r5, r5, #3
   1d03c:	blt	1cfb0 <pclose@plt+0xadf4>
   1d040:	ldr	r0, [pc, #616]	; 1d2b0 <pclose@plt+0xb0f4>
   1d044:	bl	12024 <putp@plt>
   1d048:	b	1cfb0 <pclose@plt+0xadf4>
   1d04c:	ldr	r3, [sp, #32]
   1d050:	add	fp, fp, r0
   1d054:	add	r9, r3, r9
   1d058:	cmp	r7, fp
   1d05c:	ldrb	r3, [r9, #-4]
   1d060:	strb	sl, [r6, #-1428]	; 0xfffffa6c
   1d064:	add	r5, r5, #2
   1d068:	strb	r3, [r6, #-1427]	; 0xfffffa6d
   1d06c:	blt	1cfb0 <pclose@plt+0xadf4>
   1d070:	ldr	r0, [pc, #576]	; 1d2b8 <pclose@plt+0xb0fc>
   1d074:	bl	12024 <putp@plt>
   1d078:	b	1cfb0 <pclose@plt+0xadf4>
   1d07c:	cmp	sl, #10
   1d080:	beq	1d0a4 <pclose@plt+0xaee8>
   1d084:	cmp	sl, #31
   1d088:	bls	1d22c <pclose@plt+0xb070>
   1d08c:	cmp	sl, #127	; 0x7f
   1d090:	add	fp, fp, r0
   1d094:	beq	1d1ec <pclose@plt+0xb030>
   1d098:	cmp	r7, fp
   1d09c:	strb	sl, [r6, #-1432]	; 0xfffffa68
   1d0a0:	bge	1d1fc <pclose@plt+0xb040>
   1d0a4:	mov	r5, r9
   1d0a8:	b	1cfb0 <pclose@plt+0xadf4>
   1d0ac:	ldr	r2, [pc, #520]	; 1d2bc <pclose@plt+0xb100>
   1d0b0:	ldr	r3, [r6, #-1476]	; 0xfffffa3c
   1d0b4:	ldr	r1, [pc, #516]	; 1d2c0 <pclose@plt+0xb104>
   1d0b8:	ldr	r2, [r2, #4]
   1d0bc:	str	r1, [sp, #16]
   1d0c0:	ldr	r1, [pc, #508]	; 1d2c4 <pclose@plt+0xb108>
   1d0c4:	ldr	r0, [r3, #24]
   1d0c8:	add	r2, r2, #584	; 0x248
   1d0cc:	mov	r3, #2048	; 0x800
   1d0d0:	sub	r7, r7, fp
   1d0d4:	str	r0, [sp, #12]
   1d0d8:	add	r0, sp, #2112	; 0x840
   1d0dc:	stm	sp, {r1, r2}
   1d0e0:	str	r7, [sp, #8]
   1d0e4:	mov	r1, r3
   1d0e8:	mov	r2, #1
   1d0ec:	add	r0, r0, #4
   1d0f0:	bl	1218c <__snprintf_chk@plt>
   1d0f4:	add	r0, sp, #2112	; 0x840
   1d0f8:	add	r0, r0, #4
   1d0fc:	bl	12024 <putp@plt>
   1d100:	ldr	r3, [r6, #-1476]	; 0xfffffa3c
   1d104:	mov	r4, #0
   1d108:	ldr	r3, [r3, #28]
   1d10c:	add	r5, r5, r3
   1d110:	add	fp, fp, r3
   1d114:	b	1cfb0 <pclose@plt+0xadf4>
   1d118:	ldr	r3, [r6, #-1476]	; 0xfffffa3c
   1d11c:	ldr	r3, [r3, #24]
   1d120:	str	r3, [sp, #44]	; 0x2c
   1d124:	ldrb	r1, [r3]
   1d128:	cmp	r1, #0
   1d12c:	beq	1d1e0 <pclose@plt+0xb024>
   1d130:	ldr	r3, [r6, #-3632]	; 0xfffff1d0
   1d134:	ldr	r2, [sp, #36]	; 0x24
   1d138:	ldr	r4, [r3, r2]
   1d13c:	ldr	r2, [sp, #40]	; 0x28
   1d140:	mov	r0, r4
   1d144:	ldr	r2, [r3, r2]
   1d148:	sub	r8, r2, r4
   1d14c:	sub	r8, r8, #1
   1d150:	str	r2, [sp, #52]	; 0x34
   1d154:	mov	r2, r8
   1d158:	bl	12048 <memchr@plt>
   1d15c:	cmp	r0, #0
   1d160:	beq	1d1e0 <pclose@plt+0xb024>
   1d164:	cmp	r8, r9
   1d168:	ble	1d1e0 <pclose@plt+0xb024>
   1d16c:	ldr	sl, [sp, #44]	; 0x2c
   1d170:	str	r5, [sp, #48]	; 0x30
   1d174:	str	r9, [sp, #56]	; 0x38
   1d178:	ldrb	r1, [r4, r9]
   1d17c:	add	r5, r4, r9
   1d180:	cmp	r1, #0
   1d184:	beq	1d1a8 <pclose@plt+0xafec>
   1d188:	mov	r1, sl
   1d18c:	mov	r0, r5
   1d190:	bl	11c64 <strstr@plt>
   1d194:	cmp	r0, #0
   1d198:	bne	1d1c0 <pclose@plt+0xb004>
   1d19c:	mov	r0, r5
   1d1a0:	bl	11f7c <strlen@plt>
   1d1a4:	add	r9, r9, r0
   1d1a8:	add	r9, r9, #1
   1d1ac:	cmp	r8, r9
   1d1b0:	bgt	1d178 <pclose@plt+0xafbc>
   1d1b4:	ldr	r5, [sp, #48]	; 0x30
   1d1b8:	mvn	r4, #-2147483648	; 0x80000000
   1d1bc:	b	1cf00 <pclose@plt+0xad44>
   1d1c0:	ldr	r3, [sp, #52]	; 0x34
   1d1c4:	ldr	r5, [sp, #48]	; 0x30
   1d1c8:	cmp	r3, r0
   1d1cc:	ldr	r9, [sp, #56]	; 0x38
   1d1d0:	mvnls	r4, #-2147483648	; 0x80000000
   1d1d4:	bls	1cf00 <pclose@plt+0xad44>
   1d1d8:	sub	r4, r0, r4
   1d1dc:	b	1cef8 <pclose@plt+0xad3c>
   1d1e0:	mvn	r4, #-2147483648	; 0x80000000
   1d1e4:	b	1cef8 <pclose@plt+0xad3c>
   1d1e8:	add	fp, fp, r0
   1d1ec:	mov	r3, #32
   1d1f0:	cmp	r7, fp
   1d1f4:	strb	r3, [r6, #-1432]	; 0xfffffa68
   1d1f8:	blt	1d0a4 <pclose@plt+0xaee8>
   1d1fc:	ldr	r0, [pc, #196]	; 1d2c8 <pclose@plt+0xb10c>
   1d200:	mov	r5, r9
   1d204:	bl	12024 <putp@plt>
   1d208:	b	1cfb0 <pclose@plt+0xadf4>
   1d20c:	mov	r2, r3
   1d210:	str	r3, [sp, #32]
   1d214:	mov	r3, #10
   1d218:	strb	r3, [r2, #-4]
   1d21c:	b	1cec0 <pclose@plt+0xad04>
   1d220:	ldr	r0, [sp, #60]	; 0x3c
   1d224:	bl	12024 <putp@plt>
   1d228:	b	1cfb0 <pclose@plt+0xadf4>
   1d22c:	add	r1, sl, #64	; 0x40
   1d230:	ldr	r0, [pc, #148]	; 1d2cc <pclose@plt+0xb110>
   1d234:	bl	137f4 <pclose@plt+0x1638>
   1d238:	ldr	r3, [pc, #124]	; 1d2bc <pclose@plt+0xb100>
   1d23c:	ldr	r2, [r6, #-3728]	; 0xfffff170
   1d240:	ldr	ip, [pc, #120]	; 1d2c0 <pclose@plt+0xb104>
   1d244:	ldr	r3, [r3, #4]
   1d248:	ldr	r1, [pc, #116]	; 1d2c4 <pclose@plt+0xb108>
   1d24c:	add	r3, r3, #456	; 0x1c8
   1d250:	sub	r2, r2, fp
   1d254:	str	r3, [sp, #4]
   1d258:	mov	r3, #2048	; 0x800
   1d25c:	str	r2, [sp, #8]
   1d260:	str	r1, [sp]
   1d264:	str	ip, [sp, #16]
   1d268:	mov	r1, r3
   1d26c:	mov	r2, #1
   1d270:	mov	r5, r9
   1d274:	add	fp, fp, #2
   1d278:	str	r0, [sp, #12]
   1d27c:	add	r0, sp, #2112	; 0x840
   1d280:	add	r0, r0, #4
   1d284:	bl	1218c <__snprintf_chk@plt>
   1d288:	add	r0, sp, #2112	; 0x840
   1d28c:	add	r0, r0, #4
   1d290:	bl	12024 <putp@plt>
   1d294:	b	1cfb0 <pclose@plt+0xadf4>
   1d298:	mov	sl, r3
   1d29c:	b	1ce88 <pclose@plt+0xaccc>
   1d2a0:	bl	11da8 <__stack_chk_fail@plt>
   1d2a4:	andeq	r9, r3, r8, asr #22
   1d2a8:	strdeq	r6, [r3], -r0
   1d2ac:	andeq	r2, r2, ip, lsl #25
   1d2b0:			; <UNDEFINED> instruction: 0x000395b8
   1d2b4:	andeq	r8, r3, r4, ror fp
   1d2b8:			; <UNDEFINED> instruction: 0x000395b4
   1d2bc:	andeq	r7, r3, r0, asr fp
   1d2c0:	andeq	r9, r3, r0
   1d2c4:	andeq	r3, r2, r4, ror #2
   1d2c8:			; <UNDEFINED> instruction: 0x000395b0
   1d2cc:	andeq	r3, r2, r0, ror r2
   1d2d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d2d4:	vpush	{d8}
   1d2d8:	ldr	r3, [pc, #1032]	; 1d6e8 <pclose@plt+0xb52c>
   1d2dc:	ldr	r2, [pc, #948]	; 1d698 <pclose@plt+0xb4dc>
   1d2e0:	ldr	fp, [pc, #948]	; 1d69c <pclose@plt+0xb4e0>
   1d2e4:	ldr	r3, [r3, #24]
   1d2e8:	sub	sp, sp, #2112	; 0x840
   1d2ec:	sub	sp, sp, #4
   1d2f0:	ldr	r2, [r2]
   1d2f4:	cmp	r3, #0
   1d2f8:	mov	r3, #0
   1d2fc:	mov	r9, r0
   1d300:	str	r1, [sp, #28]
   1d304:	str	r2, [sp, #2108]	; 0x83c
   1d308:	strb	r3, [fp, #-1412]	; 0xfffffa7c
   1d30c:	beq	1d608 <pclose@plt+0xb44c>
   1d310:	sub	r3, fp, #1408	; 0x580
   1d314:	ldr	r1, [pc, #1004]	; 1d708 <pclose@plt+0xb54c>
   1d318:	sub	r3, r3, #4
   1d31c:	sub	r2, fp, #1408	; 0x580
   1d320:	str	r2, [sp, #40]	; 0x28
   1d324:	ldrb	r2, [r1], #1
   1d328:	mov	r8, r3
   1d32c:	cmp	r2, #0
   1d330:	strb	r2, [r3], #1
   1d334:	bne	1d324 <pclose@plt+0xb168>
   1d338:	ldr	r2, [r9, #348]	; 0x15c
   1d33c:	cmp	r2, #0
   1d340:	ble	1d4dc <pclose@plt+0xb320>
   1d344:	vldr	d8, [pc, #836]	; 1d690 <pclose@plt+0xb4d4>
   1d348:	add	sl, r9, #99	; 0x63
   1d34c:	ldrb	r4, [sl, #1]!
   1d350:	cmp	r4, #60	; 0x3c
   1d354:	ldrls	pc, [pc, r4, lsl #2]
   1d358:	b	1d4cc <pclose@plt+0xb310>
   1d35c:	andeq	sp, r1, r0, lsl r7
   1d360:	andeq	sp, r1, r0, lsr r8
   1d364:	andeq	sp, r1, ip, ror r8
   1d368:	andeq	sp, r1, r8, lsr #18
   1d36c:	strdeq	sp, [r1], -ip
   1d370:	andeq	sp, r1, r8, ror sl
   1d374:	andeq	sp, r1, r0, asr fp
   1d378:	andeq	sp, r1, ip, asr #23
   1d37c:	andeq	sp, r1, r8, ror ip
   1d380:	strdeq	sp, [r1], -r4
   1d384:	andeq	sp, r1, r0, lsr #27
   1d388:	andeq	sp, r1, ip, ror #27
   1d38c:			; <UNDEFINED> instruction: 0x0001deb8
   1d390:	andeq	sp, r1, r4, lsl #30
   1d394:	andeq	sp, r1, r0, asr pc
   1d398:	strdeq	sp, [r1], -ip
   1d39c:	muleq	r1, r0, r0
   1d3a0:	ldrdeq	lr, [r1], -ip
   1d3a4:	andeq	sp, r1, r0, asr r4
   1d3a8:	andeq	lr, r1, r8, lsr #2
   1d3ac:	andeq	lr, r1, r8, lsr #2
   1d3b0:			; <UNDEFINED> instruction: 0x0001e2b8
   1d3b4:	ldrdeq	lr, [r1], -ip
   1d3b8:	andeq	lr, r1, ip, ror r9
   1d3bc:	andeq	lr, r1, r4, lsr #19
   1d3c0:	andeq	lr, r1, r4, asr #18
   1d3c4:	andeq	lr, r1, r0, ror sl
   1d3c8:	andeq	lr, r1, r4, lsl sl
   1d3cc:	andeq	lr, r1, ip, asr #20
   1d3d0:	andeq	lr, r1, r0, lsl #11
   1d3d4:	andeq	lr, r1, r4, lsr #11
   1d3d8:	andeq	lr, r1, r8, asr #11
   1d3dc:	ldrdeq	lr, [r1], -r8
   1d3e0:	andeq	lr, r1, ip, ror r7
   1d3e4:	muleq	r1, r4, r8
   1d3e8:	andeq	lr, r1, r0, lsr #16
   1d3ec:	andeq	lr, r1, ip, lsr #16
   1d3f0:	andeq	lr, r1, r8, lsl #6
   1d3f4:	strdeq	lr, [r1], -r4
   1d3f8:	andeq	lr, r1, r0, asr #8
   1d3fc:	andeq	lr, r1, r8, lsl #9
   1d400:	ldrdeq	lr, [r1], -r0
   1d404:	andeq	lr, r1, ip, asr r5
   1d408:	andeq	lr, r1, ip, ror sp
   1d40c:	andeq	lr, r1, r0, lsr #27
   1d410:	andeq	lr, r1, r8, lsr #21
   1d414:	andeq	lr, r1, r8, lsr #21
   1d418:	andeq	lr, r1, r8, lsr #21
   1d41c:	andeq	lr, r1, r8, lsr #21
   1d420:	andeq	lr, r1, r8, lsr #21
   1d424:	andeq	lr, r1, r8, lsr #21
   1d428:	andeq	lr, r1, r4, ror #22
   1d42c:	andeq	lr, r1, r8, lsl #24
   1d430:	andeq	lr, r1, r0, lsr ip
   1d434:	andeq	lr, r1, r8, asr ip
   1d438:	andeq	lr, r1, r0, lsl #25
   1d43c:	andeq	lr, r1, r8, lsr #25
   1d440:	andeq	lr, r1, r0, lsl #26
   1d444:	andeq	sp, r1, ip, asr #9
   1d448:	andeq	sp, r1, ip, lsl r6
   1d44c:	andeq	sp, r1, ip, lsl r6
   1d450:	ldr	r2, [sp, #28]
   1d454:	ldr	r1, [r9, #204]	; 0xcc
   1d458:	ldr	r3, [r2, #16]
   1d45c:	and	r1, r1, #131072	; 0x20000
   1d460:	str	r3, [sp, #32]
   1d464:	vldr	s15, [sp, #32]
   1d468:	ldr	r3, [pc, #560]	; 1d6a0 <pclose@plt+0xb4e4>
   1d46c:	vcvt.f32.u32	s14, s15
   1d470:	vldr	s15, [r3]
   1d474:	ldr	r3, [r2, #672]	; 0x2a0
   1d478:	ldr	r2, [pc, #616]	; 1d6e8 <pclose@plt+0xb52c>
   1d47c:	str	r3, [sp, #32]
   1d480:	vmov	s13, r3
   1d484:	ldr	r3, [pc, #536]	; 1d6a4 <pclose@plt+0xb4e8>
   1d488:	ldr	r0, [r2, #1244]	; 0x4dc
   1d48c:	vmul.f32	s15, s14, s15
   1d490:	vcvt.f64.s32	d6, s13
   1d494:	vldr	s0, [r3]
   1d498:	vcvt.f64.f32	d5, s15
   1d49c:	vmul.f64	d6, d6, d8
   1d4a0:	vcmpe.f64	d5, d6
   1d4a4:	vmrs	APSR_nzcv, fpscr
   1d4a8:	vcvtgt.f32.f64	s15, d6
   1d4ac:	vcmpe.f32	s0, s15
   1d4b0:	vmrs	APSR_nzcv, fpscr
   1d4b4:	vmovpl.f32	s0, s15
   1d4b8:	bl	149bc <pclose@plt+0x2800>
   1d4bc:	mov	r6, r0
   1d4c0:	cmp	r6, #0
   1d4c4:	bne	1d644 <pclose@plt+0xb488>
   1d4c8:	ldr	r2, [r9, #348]	; 0x15c
   1d4cc:	sub	r3, sl, r9
   1d4d0:	sub	r3, r3, #99	; 0x63
   1d4d4:	cmp	r2, r3
   1d4d8:	bgt	1d34c <pclose@plt+0xb190>
   1d4dc:	ldr	r3, [r9, #204]	; 0xcc
   1d4e0:	tst	r3, #65536	; 0x10000
   1d4e4:	bne	1d5dc <pclose@plt+0xb420>
   1d4e8:	tst	r3, #256	; 0x100
   1d4ec:	beq	1d504 <pclose@plt+0xb348>
   1d4f0:	ldr	r3, [sp, #28]
   1d4f4:	ldrb	r3, [r3, #20]
   1d4f8:	cmp	r3, #82	; 0x52
   1d4fc:	addeq	r7, r9, #648	; 0x288
   1d500:	beq	1d508 <pclose@plt+0xb34c>
   1d504:	add	r7, r9, #712	; 0x2c8
   1d508:	ldr	r1, [r9, #1376]	; 0x560
   1d50c:	ldrb	r3, [r1]
   1d510:	cmp	r3, #0
   1d514:	beq	1d538 <pclose@plt+0xb37c>
   1d518:	ldr	r3, [sp, #40]	; 0x28
   1d51c:	sub	r4, r3, #4
   1d520:	mov	r0, r4
   1d524:	bl	11c64 <strstr@plt>
   1d528:	cmp	r0, #0
   1d52c:	beq	1d538 <pclose@plt+0xb37c>
   1d530:	subs	r4, r0, r4
   1d534:	bpl	1ee20 <pclose@plt+0xcc64>
   1d538:	ldr	r3, [sp, #40]	; 0x28
   1d53c:	ldr	r0, [pc, #356]	; 1d6a8 <pclose@plt+0xb4ec>
   1d540:	ldr	r1, [pc, #356]	; 1d6ac <pclose@plt+0xb4f0>
   1d544:	sub	r2, r3, #4
   1d548:	add	r6, sp, #60	; 0x3c
   1d54c:	mov	r3, #2048	; 0x800
   1d550:	str	r0, [sp, #12]
   1d554:	str	r1, [sp]
   1d558:	str	r2, [sp, #8]
   1d55c:	mov	r1, r3
   1d560:	str	r7, [sp, #4]
   1d564:	mov	r0, r6
   1d568:	mov	r2, #1
   1d56c:	bl	1218c <__snprintf_chk@plt>
   1d570:	ldr	r3, [fp, #-3988]	; 0xfffff06c
   1d574:	cmp	r3, #0
   1d578:	beq	1edd4 <pclose@plt+0xcc18>
   1d57c:	cmp	r0, #0
   1d580:	movlt	r2, r6
   1d584:	blt	1d5cc <pclose@plt+0xb410>
   1d588:	ldr	r2, [pc, #288]	; 1d6b0 <pclose@plt+0xb4f4>
   1d58c:	cmp	r0, r2
   1d590:	addls	r2, r6, r0
   1d594:	addhi	r2, r6, r2
   1d598:	cmp	r2, r6
   1d59c:	bls	1d5cc <pclose@plt+0xb410>
   1d5a0:	ldrb	r3, [r2, #-1]
   1d5a4:	cmp	r3, #32
   1d5a8:	bne	1d5cc <pclose@plt+0xb410>
   1d5ac:	sub	r3, r2, #1
   1d5b0:	b	1d5c0 <pclose@plt+0xb404>
   1d5b4:	ldrb	r1, [r3, #-1]!
   1d5b8:	cmp	r1, #32
   1d5bc:	bne	1d5cc <pclose@plt+0xb410>
   1d5c0:	cmp	r6, r3
   1d5c4:	mov	r2, r3
   1d5c8:	bne	1d5b4 <pclose@plt+0xb3f8>
   1d5cc:	mov	r3, #0
   1d5d0:	mov	r0, r6
   1d5d4:	strb	r3, [r2]
   1d5d8:	bl	12024 <putp@plt>
   1d5dc:	ldr	r3, [sp, #40]	; 0x28
   1d5e0:	sub	r0, r3, #4
   1d5e4:	ldr	r3, [pc, #172]	; 1d698 <pclose@plt+0xb4dc>
   1d5e8:	ldr	r2, [sp, #2108]	; 0x83c
   1d5ec:	ldr	r3, [r3]
   1d5f0:	cmp	r2, r3
   1d5f4:	bne	1f158 <pclose@plt+0xcf9c>
   1d5f8:	add	sp, sp, #2112	; 0x840
   1d5fc:	add	sp, sp, #4
   1d600:	vpop	{d8}
   1d604:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d608:	sub	r8, fp, #1408	; 0x580
   1d60c:	sub	r3, fp, #1408	; 0x580
   1d610:	sub	r8, r8, #4
   1d614:	str	r3, [sp, #40]	; 0x28
   1d618:	b	1d338 <pclose@plt+0xb17c>
   1d61c:	ldr	r3, [r9, #204]	; 0xcc
   1d620:	tst	r3, #3211264	; 0x310000
   1d624:	bne	1d4cc <pclose@plt+0xb310>
   1d628:	ldr	r1, [sp, #28]
   1d62c:	ldrb	r1, [r1, #20]
   1d630:	cmp	r1, #82	; 0x52
   1d634:	beq	1f14c <pclose@plt+0xcf90>
   1d638:	cmp	r4, #59	; 0x3b
   1d63c:	addeq	r6, r9, #648	; 0x288
   1d640:	addne	r6, r9, #712	; 0x2c8
   1d644:	ldr	r3, [r9, #1368]	; 0x558
   1d648:	cmp	r3, #0
   1d64c:	bne	1d7c8 <pclose@plt+0xb60c>
   1d650:	ldrb	r3, [r8]
   1d654:	cmp	r3, #0
   1d658:	beq	1d668 <pclose@plt+0xb4ac>
   1d65c:	ldrb	r3, [r8, #1]!
   1d660:	cmp	r3, #0
   1d664:	bne	1d65c <pclose@plt+0xb4a0>
   1d668:	mov	r2, r8
   1d66c:	ldrb	r3, [r6], #1
   1d670:	mov	r8, r2
   1d674:	add	r2, r2, #1
   1d678:	cmp	r3, #0
   1d67c:	strb	r3, [r2, #-1]
   1d680:	bne	1d66c <pclose@plt+0xb4b0>
   1d684:	ldr	r2, [r9, #348]	; 0x15c
   1d688:	b	1d4cc <pclose@plt+0xb310>
   1d68c:	nop			; (mov r0, r0)
   1d690:	andeq	r0, r0, r0
   1d694:	subsmi	r0, r9, r0
   1d698:	strdeq	r6, [r3], -r0
   1d69c:	andeq	r9, r3, r8, asr #22
   1d6a0:	strdeq	r8, [r3], -r0
   1d6a4:	andeq	r9, r3, ip, asr #8
   1d6a8:	andeq	r9, r3, r0, lsr #32
   1d6ac:	andeq	r3, r2, ip, ror #5
   1d6b0:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1d6b4:	andeq	r8, r3, r0, lsl #16
   1d6b8:	muleq	r2, r8, r2
   1d6bc:	andeq	r9, r3, r0, lsr sp
   1d6c0:	andeq	r3, r2, r0, lsr #5
   1d6c4:	andeq	r3, r2, r4, lsl fp
   1d6c8:	andeq	r0, r0, sl, asr #8
   1d6cc:	andeq	r3, r2, r8, lsr #5
   1d6d0:	andeq	r9, r3, r4, asr #18
   1d6d4:	strdeq	r0, [r0], -lr
   1d6d8:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1d6dc:	muleq	r2, r4, r2
   1d6e0:	andeq	r9, r3, r4, asr #22
   1d6e4:	andeq	r7, r3, r0, asr #22
   1d6e8:	andeq	r7, r3, r8
   1d6ec:	mvnpl	r8, pc, lsl r5
   1d6f0:	andeq	r9, r3, r8, lsr #31
   1d6f4:	andeq	r3, r2, ip, lsr #5
   1d6f8:	ldrbeq	r1, [r6, #-2545]!	; 0xfffff60f
   1d6fc:	stmhi	r8, {r0, r3, r7, fp, pc}
   1d700:			; <UNDEFINED> instruction: 0x00039fb0
   1d704:	andeq	r7, r3, r0, lsl r0
   1d708:	andeq	r3, r2, r4, lsr #4
   1d70c:	andeq	r7, r3, r0, asr fp
   1d710:	ldr	r3, [sp, #28]
   1d714:	ldr	r2, [pc, #-64]	; 1d6dc <pclose@plt+0xb520>
   1d718:	ldr	ip, [pc, #-56]	; 1d6e8 <pclose@plt+0xb52c>
   1d71c:	ldr	r1, [r3]
   1d720:	mov	r7, #0
   1d724:	mov	r3, #128	; 0x80
   1d728:	ldr	r5, [r9, #204]	; 0xcc
   1d72c:	ldr	r0, [pc, #-84]	; 1d6e0 <pclose@plt+0xb524>
   1d730:	str	r1, [sp, #4]
   1d734:	str	r2, [sp]
   1d738:	mov	r1, r3
   1d73c:	mov	r2, #1
   1d740:	strb	r7, [fp, #-4]
   1d744:	ldr	r6, [ip, #884]	; 0x374
   1d748:	bl	1218c <__snprintf_chk@plt>
   1d74c:	and	r5, r5, #131072	; 0x20000
   1d750:	cmp	r6, r0
   1d754:	bge	1d77c <pclose@plt+0xb5c0>
   1d758:	sub	r3, r6, #1
   1d75c:	cmp	r3, #126	; 0x7e
   1d760:	movhi	r3, #126	; 0x7e
   1d764:	movhi	r6, #127	; 0x7f
   1d768:	add	r3, fp, r3
   1d76c:	add	r2, fp, r6
   1d770:	mov	r1, #43	; 0x2b
   1d774:	strb	r1, [r3, #-4]
   1d778:	strb	r7, [r2, #-4]
   1d77c:	ldr	r3, [pc, #-128]	; 1d704 <pclose@plt+0xb548>
   1d780:	cmp	r5, #0
   1d784:	ldr	r5, [pc, #-172]	; 1d6e0 <pclose@plt+0xb524>
   1d788:	sub	r2, r3, #8
   1d78c:	ldr	r1, [pc, #-140]	; 1d708 <pclose@plt+0xb54c>
   1d790:	moveq	r2, r3
   1d794:	mov	r3, #512	; 0x200
   1d798:	str	r6, [sp, #8]
   1d79c:	stm	sp, {r2, r6}
   1d7a0:	str	r1, [sp, #16]
   1d7a4:	str	r5, [sp, #12]
   1d7a8:	mov	r1, r3
   1d7ac:	mov	r2, #1
   1d7b0:	ldr	r0, [pc, #-260]	; 1d6b4 <pclose@plt+0xb4f8>
   1d7b4:	bl	1218c <__snprintf_chk@plt>
   1d7b8:	ldr	r3, [r9, #1368]	; 0x558
   1d7bc:	ldr	r6, [pc, #-272]	; 1d6b4 <pclose@plt+0xb4f8>
   1d7c0:	cmp	r3, #0
   1d7c4:	beq	1d650 <pclose@plt+0xb494>
   1d7c8:	ldr	r5, [r9, #1364]	; 0x554
   1d7cc:	cmp	r5, #0
   1d7d0:	bne	1d7e4 <pclose@plt+0xb628>
   1d7d4:	b	1d650 <pclose@plt+0xb494>
   1d7d8:	ldr	r5, [r5]
   1d7dc:	cmp	r5, #0
   1d7e0:	beq	1d650 <pclose@plt+0xb494>
   1d7e4:	ldr	r3, [r5, #28]
   1d7e8:	cmp	r4, r3
   1d7ec:	bne	1d7d8 <pclose@plt+0xb61c>
   1d7f0:	ldr	r3, [r5, #20]
   1d7f4:	ldr	r1, [r5, #16]
   1d7f8:	cmp	r3, #60	; 0x3c
   1d7fc:	beq	1ef50 <pclose@plt+0xcd94>
   1d800:	cmp	r3, #62	; 0x3e
   1d804:	bne	1ef28 <pclose@plt+0xcd6c>
   1d808:	ldr	r3, [r5, #4]
   1d80c:	mov	r0, r6
   1d810:	blx	r3
   1d814:	cmp	r0, #0
   1d818:	ble	1ef3c <pclose@plt+0xcd80>
   1d81c:	ldr	r3, [r5, #24]
   1d820:	cmp	r3, #0
   1d824:	bne	1d7d8 <pclose@plt+0xb61c>
   1d828:	ldr	r0, [pc, #-376]	; 1d6b8 <pclose@plt+0xb4fc>
   1d82c:	b	1d5e4 <pclose@plt+0xb428>
   1d830:	ldr	r3, [sp, #28]
   1d834:	ldr	r2, [pc, #-352]	; 1d6dc <pclose@plt+0xb520>
   1d838:	ldr	ip, [pc, #-344]	; 1d6e8 <pclose@plt+0xb52c>
   1d83c:	ldr	r1, [r3, #4]
   1d840:	mov	r7, #0
   1d844:	mov	r3, #128	; 0x80
   1d848:	ldr	r5, [r9, #204]	; 0xcc
   1d84c:	ldr	r0, [pc, #-372]	; 1d6e0 <pclose@plt+0xb524>
   1d850:	str	r1, [sp, #4]
   1d854:	str	r2, [sp]
   1d858:	mov	r1, r3
   1d85c:	mov	r2, #1
   1d860:	strb	r7, [fp, #-4]
   1d864:	ldr	r6, [ip, #904]	; 0x388
   1d868:	bl	1218c <__snprintf_chk@plt>
   1d86c:	and	r5, r5, #131072	; 0x20000
   1d870:	cmp	r6, r0
   1d874:	bge	1d77c <pclose@plt+0xb5c0>
   1d878:	b	1d758 <pclose@plt+0xb59c>
   1d87c:	ldr	r3, [sp, #28]
   1d880:	ldr	r2, [pc, #-428]	; 1d6dc <pclose@plt+0xb520>
   1d884:	ldr	ip, [pc, #-420]	; 1d6e8 <pclose@plt+0xb52c>
   1d888:	ldr	r1, [r3, #684]	; 0x2ac
   1d88c:	mov	r5, #0
   1d890:	mov	r3, #128	; 0x80
   1d894:	ldr	r7, [r9, #204]	; 0xcc
   1d898:	ldr	r0, [pc, #-448]	; 1d6e0 <pclose@plt+0xb524>
   1d89c:	str	r1, [sp, #4]
   1d8a0:	str	r2, [sp]
   1d8a4:	mov	r1, r3
   1d8a8:	mov	r2, #1
   1d8ac:	strb	r5, [fp, #-4]
   1d8b0:	ldr	r6, [ip, #924]	; 0x39c
   1d8b4:	bl	1218c <__snprintf_chk@plt>
   1d8b8:	and	r7, r7, #131072	; 0x20000
   1d8bc:	cmp	r6, r0
   1d8c0:	bge	1d8f4 <pclose@plt+0xb738>
   1d8c4:	sub	r3, r6, #1
   1d8c8:	cmp	r3, #126	; 0x7e
   1d8cc:	movhi	r3, #126	; 0x7e
   1d8d0:	add	r3, fp, r3
   1d8d4:	movhi	r6, #127	; 0x7f
   1d8d8:	add	r2, fp, r6
   1d8dc:	mov	r1, #43	; 0x2b
   1d8e0:	strb	r1, [r3, #-4]
   1d8e4:	mov	r3, #1
   1d8e8:	strb	r5, [r2, #-4]
   1d8ec:	str	r3, [fp, #252]	; 0xfc
   1d8f0:	str	r3, [fp, #264]	; 0x108
   1d8f4:	ldr	r3, [pc, #-504]	; 1d704 <pclose@plt+0xb548>
   1d8f8:	cmp	r7, #0
   1d8fc:	sub	r1, r3, #8
   1d900:	ldr	r2, [pc, #-512]	; 1d708 <pclose@plt+0xb54c>
   1d904:	moveq	r7, r3
   1d908:	movne	r7, r1
   1d90c:	ldr	r5, [pc, #-564]	; 1d6e0 <pclose@plt+0xb524>
   1d910:	mov	r3, #512	; 0x200
   1d914:	str	r6, [sp, #8]
   1d918:	str	r6, [sp, #4]
   1d91c:	str	r7, [sp]
   1d920:	str	r2, [sp, #16]
   1d924:	b	1d7a4 <pclose@plt+0xb5e8>
   1d928:	ldr	r3, [sp, #28]
   1d92c:	ldr	r5, [pc, #-632]	; 1d6bc <pclose@plt+0xb500>
   1d930:	add	r7, r3, #328	; 0x148
   1d934:	ldr	r3, [r9, #204]	; 0xcc
   1d938:	mov	r0, r7
   1d93c:	and	r3, r3, #262144	; 0x40000
   1d940:	str	r3, [sp, #32]
   1d944:	ldr	r3, [pc, #-612]	; 1d6e8 <pclose@plt+0xb52c>
   1d948:	ldr	r3, [r3, #944]	; 0x3b0
   1d94c:	mov	r6, r3
   1d950:	str	r3, [sp, #44]	; 0x2c
   1d954:	bl	17370 <pclose@plt+0x51b4>
   1d958:	mov	r3, r7
   1d95c:	ldr	r2, [pc, #-672]	; 1d6c4 <pclose@plt+0xb508>
   1d960:	mov	r1, #512	; 0x200
   1d964:	add	r6, r6, r0
   1d968:	mov	r0, r5
   1d96c:	bl	11fc4 <snprintf@plt>
   1d970:	cmp	r6, r0
   1d974:	bge	1d9cc <pclose@plt+0xb810>
   1d978:	ldr	r6, [sp, #44]	; 0x2c
   1d97c:	mov	r0, r7
   1d980:	sub	r1, r6, #1
   1d984:	bl	17414 <pclose@plt+0x5258>
   1d988:	ldr	r1, [pc, #-720]	; 1d6c0 <pclose@plt+0xb504>
   1d98c:	mov	r3, #512	; 0x200
   1d990:	mov	r2, #43	; 0x2b
   1d994:	str	r1, [sp]
   1d998:	str	r2, [sp, #12]
   1d99c:	mov	r1, r3
   1d9a0:	mov	r2, #1
   1d9a4:	str	r7, [sp, #8]
   1d9a8:	str	r0, [sp, #4]
   1d9ac:	mov	r0, r5
   1d9b0:	bl	1218c <__snprintf_chk@plt>
   1d9b4:	mov	r0, r5
   1d9b8:	bl	17370 <pclose@plt+0x51b4>
   1d9bc:	mov	r3, #1
   1d9c0:	str	r3, [fp, #252]	; 0xfc
   1d9c4:	str	r3, [fp, #268]	; 0x10c
   1d9c8:	add	r6, r6, r0
   1d9cc:	ldr	r0, [sp, #32]
   1d9d0:	ldr	r3, [pc, #-724]	; 1d704 <pclose@plt+0xb548>
   1d9d4:	cmp	r0, #0
   1d9d8:	sub	r2, r3, #8
   1d9dc:	ldr	r1, [pc, #-732]	; 1d708 <pclose@plt+0xb54c>
   1d9e0:	moveq	r2, r3
   1d9e4:	str	r5, [sp, #12]
   1d9e8:	mov	r3, #512	; 0x200
   1d9ec:	str	r6, [sp, #8]
   1d9f0:	stm	sp, {r2, r6}
   1d9f4:	str	r1, [sp, #16]
   1d9f8:	b	1d7a8 <pclose@plt+0xb5ec>
   1d9fc:	ldr	r3, [sp, #28]
   1da00:	ldr	r2, [pc, #-812]	; 1d6dc <pclose@plt+0xb520>
   1da04:	ldr	ip, [pc, #-804]	; 1d6e8 <pclose@plt+0xb52c>
   1da08:	ldr	r1, [r3, #692]	; 0x2b4
   1da0c:	mov	r5, #0
   1da10:	mov	r3, #128	; 0x80
   1da14:	ldr	r7, [r9, #204]	; 0xcc
   1da18:	ldr	r0, [pc, #-832]	; 1d6e0 <pclose@plt+0xb524>
   1da1c:	str	r1, [sp, #4]
   1da20:	str	r2, [sp]
   1da24:	mov	r1, r3
   1da28:	mov	r2, #1
   1da2c:	strb	r5, [fp, #-4]
   1da30:	ldr	r6, [ip, #964]	; 0x3c4
   1da34:	bl	1218c <__snprintf_chk@plt>
   1da38:	and	r7, r7, #131072	; 0x20000
   1da3c:	cmp	r6, r0
   1da40:	bge	1d8f4 <pclose@plt+0xb738>
   1da44:	sub	r3, r6, #1
   1da48:	cmp	r3, #126	; 0x7e
   1da4c:	movhi	r3, #126	; 0x7e
   1da50:	add	r3, fp, r3
   1da54:	movhi	r6, #127	; 0x7f
   1da58:	add	r2, fp, r6
   1da5c:	mov	r1, #43	; 0x2b
   1da60:	strb	r1, [r3, #-4]
   1da64:	mov	r3, #1
   1da68:	strb	r5, [r2, #-4]
   1da6c:	str	r3, [fp, #252]	; 0xfc
   1da70:	str	r3, [fp, #272]	; 0x110
   1da74:	b	1d8f4 <pclose@plt+0xb738>
   1da78:	ldr	r3, [sp, #28]
   1da7c:	ldr	r5, [pc, #-968]	; 1d6bc <pclose@plt+0xb500>
   1da80:	add	r6, r3, #360	; 0x168
   1da84:	ldr	r3, [r9, #204]	; 0xcc
   1da88:	add	r6, r6, #1
   1da8c:	and	r3, r3, #262144	; 0x40000
   1da90:	str	r3, [sp, #32]
   1da94:	ldr	r3, [pc, #-948]	; 1d6e8 <pclose@plt+0xb52c>
   1da98:	mov	r0, r6
   1da9c:	ldr	r3, [r3, #984]	; 0x3d8
   1daa0:	mov	r7, r3
   1daa4:	str	r3, [sp, #44]	; 0x2c
   1daa8:	bl	17370 <pclose@plt+0x51b4>
   1daac:	mov	r3, r6
   1dab0:	ldr	r2, [pc, #-1012]	; 1d6c4 <pclose@plt+0xb508>
   1dab4:	mov	r1, #512	; 0x200
   1dab8:	add	r7, r7, r0
   1dabc:	mov	r0, r5
   1dac0:	bl	11fc4 <snprintf@plt>
   1dac4:	cmp	r7, r0
   1dac8:	bge	1db20 <pclose@plt+0xb964>
   1dacc:	ldr	r7, [sp, #44]	; 0x2c
   1dad0:	mov	r0, r6
   1dad4:	sub	r1, r7, #1
   1dad8:	bl	17414 <pclose@plt+0x5258>
   1dadc:	ldr	r1, [pc, #-1060]	; 1d6c0 <pclose@plt+0xb504>
   1dae0:	mov	r3, #512	; 0x200
   1dae4:	mov	r2, #43	; 0x2b
   1dae8:	str	r1, [sp]
   1daec:	str	r2, [sp, #12]
   1daf0:	mov	r1, r3
   1daf4:	mov	r2, #1
   1daf8:	str	r6, [sp, #8]
   1dafc:	str	r0, [sp, #4]
   1db00:	mov	r0, r5
   1db04:	bl	1218c <__snprintf_chk@plt>
   1db08:	mov	r0, r5
   1db0c:	bl	17370 <pclose@plt+0x51b4>
   1db10:	mov	r3, #1
   1db14:	str	r3, [fp, #252]	; 0xfc
   1db18:	str	r3, [fp, #276]	; 0x114
   1db1c:	add	r7, r7, r0
   1db20:	ldr	r3, [pc, #-1060]	; 1d704 <pclose@plt+0xb548>
   1db24:	ldr	r1, [pc, #-1060]	; 1d708 <pclose@plt+0xb54c>
   1db28:	ldr	r0, [sp, #32]
   1db2c:	sub	r2, r3, #8
   1db30:	str	r5, [sp, #12]
   1db34:	cmp	r0, #0
   1db38:	moveq	r2, r3
   1db3c:	str	r7, [sp, #8]
   1db40:	mov	r3, #512	; 0x200
   1db44:	stm	sp, {r2, r7}
   1db48:	str	r1, [sp, #16]
   1db4c:	b	1d7a8 <pclose@plt+0xb5ec>
   1db50:	ldr	r3, [sp, #28]
   1db54:	ldr	r2, [pc, #-1152]	; 1d6dc <pclose@plt+0xb520>
   1db58:	ldr	ip, [pc, #-1144]	; 1d6e8 <pclose@plt+0xb52c>
   1db5c:	ldr	r1, [r3, #700]	; 0x2bc
   1db60:	mov	r5, #0
   1db64:	mov	r3, #128	; 0x80
   1db68:	ldr	r7, [r9, #204]	; 0xcc
   1db6c:	ldr	r0, [pc, #-1172]	; 1d6e0 <pclose@plt+0xb524>
   1db70:	str	r1, [sp, #4]
   1db74:	str	r2, [sp]
   1db78:	mov	r1, r3
   1db7c:	mov	r2, #1
   1db80:	strb	r5, [fp, #-4]
   1db84:	ldr	r6, [ip, #1004]	; 0x3ec
   1db88:	bl	1218c <__snprintf_chk@plt>
   1db8c:	and	r7, r7, #131072	; 0x20000
   1db90:	cmp	r6, r0
   1db94:	bge	1d8f4 <pclose@plt+0xb738>
   1db98:	sub	r3, r6, #1
   1db9c:	cmp	r3, #126	; 0x7e
   1dba0:	movhi	r3, #126	; 0x7e
   1dba4:	add	r3, fp, r3
   1dba8:	movhi	r6, #127	; 0x7f
   1dbac:	add	r2, fp, r6
   1dbb0:	mov	r1, #43	; 0x2b
   1dbb4:	strb	r1, [r3, #-4]
   1dbb8:	mov	r3, #1
   1dbbc:	strb	r5, [r2, #-4]
   1dbc0:	str	r3, [fp, #252]	; 0xfc
   1dbc4:	str	r3, [fp, #280]	; 0x118
   1dbc8:	b	1d8f4 <pclose@plt+0xb738>
   1dbcc:	ldr	r3, [sp, #28]
   1dbd0:	ldr	r5, [pc, #-1308]	; 1d6bc <pclose@plt+0xb500>
   1dbd4:	add	r6, r3, #392	; 0x188
   1dbd8:	ldr	r3, [r9, #204]	; 0xcc
   1dbdc:	add	r6, r6, #2
   1dbe0:	and	r3, r3, #262144	; 0x40000
   1dbe4:	str	r3, [sp, #32]
   1dbe8:	ldr	r3, [pc, #-1288]	; 1d6e8 <pclose@plt+0xb52c>
   1dbec:	mov	r0, r6
   1dbf0:	ldr	r3, [r3, #1024]	; 0x400
   1dbf4:	mov	r7, r3
   1dbf8:	str	r3, [sp, #44]	; 0x2c
   1dbfc:	bl	17370 <pclose@plt+0x51b4>
   1dc00:	mov	r3, r6
   1dc04:	ldr	r2, [pc, #-1352]	; 1d6c4 <pclose@plt+0xb508>
   1dc08:	mov	r1, #512	; 0x200
   1dc0c:	add	r7, r7, r0
   1dc10:	mov	r0, r5
   1dc14:	bl	11fc4 <snprintf@plt>
   1dc18:	cmp	r7, r0
   1dc1c:	bge	1db20 <pclose@plt+0xb964>
   1dc20:	ldr	r7, [sp, #44]	; 0x2c
   1dc24:	mov	r0, r6
   1dc28:	sub	r1, r7, #1
   1dc2c:	bl	17414 <pclose@plt+0x5258>
   1dc30:	ldr	r1, [pc, #-1400]	; 1d6c0 <pclose@plt+0xb504>
   1dc34:	mov	r3, #512	; 0x200
   1dc38:	mov	r2, #43	; 0x2b
   1dc3c:	str	r1, [sp]
   1dc40:	str	r2, [sp, #12]
   1dc44:	mov	r1, r3
   1dc48:	mov	r2, #1
   1dc4c:	str	r6, [sp, #8]
   1dc50:	str	r0, [sp, #4]
   1dc54:	mov	r0, r5
   1dc58:	bl	1218c <__snprintf_chk@plt>
   1dc5c:	mov	r0, r5
   1dc60:	bl	17370 <pclose@plt+0x51b4>
   1dc64:	mov	r3, #1
   1dc68:	str	r3, [fp, #252]	; 0xfc
   1dc6c:	str	r3, [fp, #284]	; 0x11c
   1dc70:	add	r7, r7, r0
   1dc74:	b	1db20 <pclose@plt+0xb964>
   1dc78:	ldr	r3, [sp, #28]
   1dc7c:	ldr	r2, [pc, #-1448]	; 1d6dc <pclose@plt+0xb520>
   1dc80:	ldr	ip, [pc, #-1440]	; 1d6e8 <pclose@plt+0xb52c>
   1dc84:	ldr	r1, [r3, #688]	; 0x2b0
   1dc88:	mov	r5, #0
   1dc8c:	mov	r3, #128	; 0x80
   1dc90:	ldr	r7, [r9, #204]	; 0xcc
   1dc94:	ldr	r0, [pc, #-1468]	; 1d6e0 <pclose@plt+0xb524>
   1dc98:	str	r1, [sp, #4]
   1dc9c:	str	r2, [sp]
   1dca0:	mov	r1, r3
   1dca4:	mov	r2, #1
   1dca8:	strb	r5, [fp, #-4]
   1dcac:	ldr	r6, [ip, #1044]	; 0x414
   1dcb0:	bl	1218c <__snprintf_chk@plt>
   1dcb4:	and	r7, r7, #131072	; 0x20000
   1dcb8:	cmp	r6, r0
   1dcbc:	bge	1d8f4 <pclose@plt+0xb738>
   1dcc0:	sub	r3, r6, #1
   1dcc4:	cmp	r3, #126	; 0x7e
   1dcc8:	movhi	r3, #126	; 0x7e
   1dccc:	add	r3, fp, r3
   1dcd0:	movhi	r6, #127	; 0x7f
   1dcd4:	add	r2, fp, r6
   1dcd8:	mov	r1, #43	; 0x2b
   1dcdc:	strb	r1, [r3, #-4]
   1dce0:	mov	r3, #1
   1dce4:	strb	r5, [r2, #-4]
   1dce8:	str	r3, [fp, #252]	; 0xfc
   1dcec:	str	r3, [fp, #288]	; 0x120
   1dcf0:	b	1d8f4 <pclose@plt+0xb738>
   1dcf4:	ldr	r3, [sp, #28]
   1dcf8:	ldr	r5, [pc, #-1604]	; 1d6bc <pclose@plt+0xb500>
   1dcfc:	add	r6, r3, #492	; 0x1ec
   1dd00:	ldr	r3, [r9, #204]	; 0xcc
   1dd04:	add	r6, r6, #1
   1dd08:	and	r3, r3, #262144	; 0x40000
   1dd0c:	str	r3, [sp, #32]
   1dd10:	ldr	r3, [pc, #-1584]	; 1d6e8 <pclose@plt+0xb52c>
   1dd14:	mov	r0, r6
   1dd18:	ldr	r3, [r3, #1064]	; 0x428
   1dd1c:	mov	r7, r3
   1dd20:	str	r3, [sp, #44]	; 0x2c
   1dd24:	bl	17370 <pclose@plt+0x51b4>
   1dd28:	mov	r3, r6
   1dd2c:	ldr	r2, [pc, #-1648]	; 1d6c4 <pclose@plt+0xb508>
   1dd30:	mov	r1, #512	; 0x200
   1dd34:	add	r7, r7, r0
   1dd38:	mov	r0, r5
   1dd3c:	bl	11fc4 <snprintf@plt>
   1dd40:	cmp	r7, r0
   1dd44:	bge	1db20 <pclose@plt+0xb964>
   1dd48:	ldr	r7, [sp, #44]	; 0x2c
   1dd4c:	mov	r0, r6
   1dd50:	sub	r1, r7, #1
   1dd54:	bl	17414 <pclose@plt+0x5258>
   1dd58:	ldr	r1, [pc, #-1696]	; 1d6c0 <pclose@plt+0xb504>
   1dd5c:	mov	r3, #512	; 0x200
   1dd60:	mov	r2, #43	; 0x2b
   1dd64:	str	r1, [sp]
   1dd68:	str	r2, [sp, #12]
   1dd6c:	mov	r1, r3
   1dd70:	mov	r2, #1
   1dd74:	str	r6, [sp, #8]
   1dd78:	str	r0, [sp, #4]
   1dd7c:	mov	r0, r5
   1dd80:	bl	1218c <__snprintf_chk@plt>
   1dd84:	mov	r0, r5
   1dd88:	bl	17370 <pclose@plt+0x51b4>
   1dd8c:	mov	r3, #1
   1dd90:	str	r3, [fp, #252]	; 0xfc
   1dd94:	str	r3, [fp, #292]	; 0x124
   1dd98:	add	r7, r7, r0
   1dd9c:	b	1db20 <pclose@plt+0xb964>
   1dda0:	ldr	r3, [sp, #28]
   1dda4:	ldr	r2, [pc, #-1744]	; 1d6dc <pclose@plt+0xb520>
   1dda8:	ldr	ip, [pc, #-1736]	; 1d6e8 <pclose@plt+0xb52c>
   1ddac:	ldr	r1, [r3, #664]	; 0x298
   1ddb0:	mov	r7, #0
   1ddb4:	mov	r3, #128	; 0x80
   1ddb8:	ldr	r5, [r9, #204]	; 0xcc
   1ddbc:	ldr	r0, [pc, #-1764]	; 1d6e0 <pclose@plt+0xb524>
   1ddc0:	str	r1, [sp, #4]
   1ddc4:	str	r2, [sp]
   1ddc8:	mov	r1, r3
   1ddcc:	mov	r2, #1
   1ddd0:	strb	r7, [fp, #-4]
   1ddd4:	ldr	r6, [ip, #1084]	; 0x43c
   1ddd8:	bl	1218c <__snprintf_chk@plt>
   1dddc:	and	r5, r5, #131072	; 0x20000
   1dde0:	cmp	r6, r0
   1dde4:	bge	1d77c <pclose@plt+0xb5c0>
   1dde8:	b	1d758 <pclose@plt+0xb59c>
   1ddec:	ldr	r3, [sp, #28]
   1ddf0:	ldr	r1, [pc, #-1808]	; 1d6e8 <pclose@plt+0xb52c>
   1ddf4:	add	r5, sp, #60	; 0x3c
   1ddf8:	ldr	r2, [r3, #680]	; 0x2a8
   1ddfc:	ldr	r0, [r3]
   1de00:	mov	r6, #1
   1de04:	ldr	r1, [r1, #1104]	; 0x450
   1de08:	asr	r3, r2, #31
   1de0c:	str	r0, [sp]
   1de10:	str	r6, [sp, #4]
   1de14:	mov	r0, r5
   1de18:	bl	11c40 <dev_to_tty@plt>
   1de1c:	ldr	ip, [pc, #-1852]	; 1d6e8 <pclose@plt+0xb52c>
   1de20:	mov	r3, r5
   1de24:	ldr	r2, [pc, #-1896]	; 1d6c4 <pclose@plt+0xb508>
   1de28:	mov	r1, #512	; 0x200
   1de2c:	ldr	r0, [pc, #-1892]	; 1d6d0 <pclose@plt+0xb514>
   1de30:	ldr	r7, [r9, #204]	; 0xcc
   1de34:	ldr	r5, [ip, #1104]	; 0x450
   1de38:	bl	11fc4 <snprintf@plt>
   1de3c:	and	r7, r7, #262144	; 0x40000
   1de40:	cmp	r5, r0
   1de44:	bge	1de80 <pclose@plt+0xbcc4>
   1de48:	ldr	r2, [pc, #-1916]	; 1d6d4 <pclose@plt+0xb518>
   1de4c:	sub	r3, r5, #1
   1de50:	cmp	r3, r2
   1de54:	movhi	r3, r2
   1de58:	add	r2, r2, r6
   1de5c:	add	r3, fp, r3
   1de60:	movhi	r5, r2
   1de64:	add	r2, fp, r5
   1de68:	mov	r1, #43	; 0x2b
   1de6c:	strb	r1, [r3, #-516]	; 0xfffffdfc
   1de70:	mov	r3, #0
   1de74:	str	r6, [fp, #252]	; 0xfc
   1de78:	str	r6, [fp, #300]	; 0x12c
   1de7c:	strb	r3, [r2, #-516]	; 0xfffffdfc
   1de80:	ldr	r3, [pc, #-1924]	; 1d704 <pclose@plt+0xb548>
   1de84:	cmp	r7, #0
   1de88:	sub	r2, r3, #8
   1de8c:	movne	r7, r2
   1de90:	ldr	r1, [pc, #-1936]	; 1d708 <pclose@plt+0xb54c>
   1de94:	ldr	r2, [pc, #-1996]	; 1d6d0 <pclose@plt+0xb514>
   1de98:	moveq	r7, r3
   1de9c:	mov	r3, #512	; 0x200
   1dea0:	str	r5, [sp, #8]
   1dea4:	str	r5, [sp, #4]
   1dea8:	str	r7, [sp]
   1deac:	str	r1, [sp, #16]
   1deb0:	str	r2, [sp, #12]
   1deb4:	b	1d7a8 <pclose@plt+0xb5ec>
   1deb8:	ldr	r3, [sp, #28]
   1debc:	ldr	r2, [pc, #-2024]	; 1d6dc <pclose@plt+0xb520>
   1dec0:	ldr	ip, [pc, #-2016]	; 1d6e8 <pclose@plt+0xb52c>
   1dec4:	ldr	r1, [r3, #716]	; 0x2cc
   1dec8:	mov	r7, #0
   1decc:	mov	r3, #128	; 0x80
   1ded0:	ldr	r5, [r9, #204]	; 0xcc
   1ded4:	ldr	r0, [pc, #-2044]	; 1d6e0 <pclose@plt+0xb524>
   1ded8:	str	r1, [sp, #4]
   1dedc:	str	r2, [sp]
   1dee0:	mov	r1, r3
   1dee4:	mov	r2, #1
   1dee8:	strb	r7, [fp, #-4]
   1deec:	ldr	r6, [ip, #1124]	; 0x464
   1def0:	bl	1218c <__snprintf_chk@plt>
   1def4:	and	r5, r5, #131072	; 0x20000
   1def8:	cmp	r6, r0
   1defc:	bge	1d77c <pclose@plt+0xb5c0>
   1df00:	b	1d758 <pclose@plt+0xb59c>
   1df04:	ldr	r3, [sp, #28]
   1df08:	ldr	r2, [pc, #-2100]	; 1d6dc <pclose@plt+0xb520>
   1df0c:	ldr	ip, [pc, #-2092]	; 1d6e8 <pclose@plt+0xb52c>
   1df10:	ldr	r1, [r3, #668]	; 0x29c
   1df14:	mov	r7, #0
   1df18:	mov	r3, #128	; 0x80
   1df1c:	ldr	r5, [r9, #204]	; 0xcc
   1df20:	ldr	r0, [pc, #-2120]	; 1d6e0 <pclose@plt+0xb524>
   1df24:	str	r1, [sp, #4]
   1df28:	str	r2, [sp]
   1df2c:	mov	r1, r3
   1df30:	mov	r2, #1
   1df34:	strb	r7, [fp, #-4]
   1df38:	ldr	r6, [ip, #1144]	; 0x478
   1df3c:	bl	1218c <__snprintf_chk@plt>
   1df40:	and	r5, r5, #131072	; 0x20000
   1df44:	cmp	r6, r0
   1df48:	bge	1d77c <pclose@plt+0xb5c0>
   1df4c:	b	1d758 <pclose@plt+0xb59c>
   1df50:	ldr	r3, [sp, #28]
   1df54:	ldr	r5, [r9, #204]	; 0xcc
   1df58:	ldr	r2, [r3, #180]	; 0xb4
   1df5c:	ldr	r3, [pc, #-2204]	; 1d6c8 <pclose@plt+0xb50c>
   1df60:	add	r1, r2, #99	; 0x63
   1df64:	cmp	r1, r3
   1df68:	ldr	r3, [pc, #-2184]	; 1d6e8 <pclose@plt+0xb52c>
   1df6c:	and	r5, r5, #131072	; 0x20000
   1df70:	ldr	r6, [r3, #1164]	; 0x48c
   1df74:	bls	1efa0 <pclose@plt+0xcde4>
   1df78:	ldr	r3, [pc, #-2228]	; 1d6cc <pclose@plt+0xb510>
   1df7c:	ldr	r2, [pc, #-2228]	; 1d6d0 <pclose@plt+0xb514>
   1df80:	cmp	r6, #1
   1df84:	ldr	r3, [r3]
   1df88:	strh	r3, [r2]
   1df8c:	lsr	r3, r3, #16
   1df90:	strb	r3, [r2, #2]
   1df94:	bgt	1dfcc <pclose@plt+0xbe10>
   1df98:	ldr	r3, [pc, #-2252]	; 1d6d4 <pclose@plt+0xb518>
   1df9c:	sub	r6, r6, #1
   1dfa0:	cmp	r6, r3
   1dfa4:	ldr	r1, [pc, #-2260]	; 1d6d8 <pclose@plt+0xb51c>
   1dfa8:	movls	r3, #0
   1dfac:	add	r3, fp, r3
   1dfb0:	movhi	r6, r1
   1dfb4:	movls	r6, #1
   1dfb8:	add	r1, fp, r6
   1dfbc:	mov	r0, #43	; 0x2b
   1dfc0:	strb	r0, [r3, #-516]	; 0xfffffdfc
   1dfc4:	mov	r3, #0
   1dfc8:	strb	r3, [r1, #-516]	; 0xfffffdfc
   1dfcc:	ldr	r3, [pc, #-2256]	; 1d704 <pclose@plt+0xb548>
   1dfd0:	cmp	r5, #0
   1dfd4:	str	r2, [sp, #12]
   1dfd8:	sub	r2, r3, #8
   1dfdc:	moveq	r5, r3
   1dfe0:	ldr	r1, [pc, #-2272]	; 1d708 <pclose@plt+0xb54c>
   1dfe4:	movne	r5, r2
   1dfe8:	mov	r3, #512	; 0x200
   1dfec:	str	r6, [sp, #8]
   1dff0:	stm	sp, {r5, r6}
   1dff4:	str	r1, [sp, #16]
   1dff8:	b	1d7a8 <pclose@plt+0xb5ec>
   1dffc:	ldr	r0, [pc, #-2332]	; 1d6e8 <pclose@plt+0xb52c>
   1e000:	ldr	r2, [sp, #28]
   1e004:	ldr	r1, [r9, #204]	; 0xcc
   1e008:	ldr	r3, [r0, #612]	; 0x264
   1e00c:	ldr	r2, [r2, #184]	; 0xb8
   1e010:	cmp	r3, #0
   1e014:	clz	r7, r2
   1e018:	lsr	r7, r7, #5
   1e01c:	moveq	r7, #0
   1e020:	mov	r3, #0
   1e024:	and	r1, r1, #131072	; 0x20000
   1e028:	cmp	r7, #0
   1e02c:	ldr	r5, [pc, #-2388]	; 1d6e0 <pclose@plt+0xb524>
   1e030:	str	r1, [sp, #32]
   1e034:	strb	r3, [fp, #-4]
   1e038:	ldr	r6, [r0, #1184]	; 0x4a0
   1e03c:	bne	1d9cc <pclose@plt+0xb810>
   1e040:	ldr	r1, [pc, #-2412]	; 1d6dc <pclose@plt+0xb520>
   1e044:	mov	r3, #128	; 0x80
   1e048:	str	r2, [sp, #4]
   1e04c:	str	r1, [sp]
   1e050:	mov	r0, r5
   1e054:	mov	r1, r3
   1e058:	mov	r2, #1
   1e05c:	bl	1218c <__snprintf_chk@plt>
   1e060:	cmp	r6, r0
   1e064:	bge	1d9cc <pclose@plt+0xb810>
   1e068:	sub	r3, r6, #1
   1e06c:	cmp	r3, #126	; 0x7e
   1e070:	movhi	r3, #126	; 0x7e
   1e074:	movhi	r6, #127	; 0x7f
   1e078:	add	r3, fp, r3
   1e07c:	add	r2, fp, r6
   1e080:	mov	r1, #43	; 0x2b
   1e084:	strb	r1, [r3, #-4]
   1e088:	strb	r7, [r2, #-4]
   1e08c:	b	1d9cc <pclose@plt+0xb810>
   1e090:	ldr	r3, [sp, #28]
   1e094:	ldr	r2, [pc, #-2496]	; 1d6dc <pclose@plt+0xb520>
   1e098:	ldr	ip, [pc, #-2488]	; 1d6e8 <pclose@plt+0xb52c>
   1e09c:	ldr	r1, [r3, #672]	; 0x2a0
   1e0a0:	mov	r7, #0
   1e0a4:	mov	r3, #128	; 0x80
   1e0a8:	ldr	r5, [r9, #204]	; 0xcc
   1e0ac:	ldr	r0, [pc, #-2516]	; 1d6e0 <pclose@plt+0xb524>
   1e0b0:	str	r1, [sp, #4]
   1e0b4:	str	r2, [sp]
   1e0b8:	mov	r1, r3
   1e0bc:	mov	r2, #1
   1e0c0:	strb	r7, [fp, #-4]
   1e0c4:	ldr	r6, [ip, #1204]	; 0x4b4
   1e0c8:	bl	1218c <__snprintf_chk@plt>
   1e0cc:	and	r5, r5, #131072	; 0x20000
   1e0d0:	cmp	r6, r0
   1e0d4:	bge	1d77c <pclose@plt+0xb5c0>
   1e0d8:	b	1d758 <pclose@plt+0xb59c>
   1e0dc:	ldr	r3, [sp, #28]
   1e0e0:	ldr	r2, [pc, #-2572]	; 1d6dc <pclose@plt+0xb520>
   1e0e4:	ldr	ip, [pc, #-2564]	; 1d6e8 <pclose@plt+0xb52c>
   1e0e8:	ldr	r1, [r3, #724]	; 0x2d4
   1e0ec:	mov	r7, #0
   1e0f0:	mov	r3, #128	; 0x80
   1e0f4:	ldr	r5, [r9, #204]	; 0xcc
   1e0f8:	ldr	r0, [pc, #-2592]	; 1d6e0 <pclose@plt+0xb524>
   1e0fc:	str	r1, [sp, #4]
   1e100:	str	r2, [sp]
   1e104:	mov	r1, r3
   1e108:	mov	r2, #1
   1e10c:	strb	r7, [fp, #-4]
   1e110:	ldr	r6, [ip, #1224]	; 0x4c8
   1e114:	bl	1218c <__snprintf_chk@plt>
   1e118:	and	r5, r5, #131072	; 0x20000
   1e11c:	cmp	r6, r0
   1e120:	bge	1d77c <pclose@plt+0xb5c0>
   1e124:	b	1d758 <pclose@plt+0xb59c>
   1e128:	ldr	r3, [sp, #28]
   1e12c:	ldr	ip, [r9, #204]	; 0xcc
   1e130:	str	r3, [sp, #44]	; 0x2c
   1e134:	ldrd	r0, [r3, #24]
   1e138:	ldrd	r6, [r3, #32]
   1e13c:	adds	r2, r6, r0
   1e140:	adc	r3, r7, r1
   1e144:	tst	ip, #64	; 0x40
   1e148:	strd	r2, [sp, #32]
   1e14c:	beq	1e174 <pclose@plt+0xbfb8>
   1e150:	ldr	r1, [sp, #44]	; 0x2c
   1e154:	ldrd	r2, [r1, #40]	; 0x28
   1e158:	ldrd	r0, [r1, #48]	; 0x30
   1e15c:	adds	r6, r2, r0
   1e160:	adc	r7, r3, r1
   1e164:	ldrd	r2, [sp, #32]
   1e168:	adds	r2, r2, r6
   1e16c:	adc	r3, r3, r7
   1e170:	strd	r2, [sp, #32]
   1e174:	ldrd	r0, [sp, #32]
   1e178:	ldr	r5, [pc, #-2716]	; 1d6e4 <pclose@plt+0xb528>
   1e17c:	add	lr, r4, r4, lsl #2
   1e180:	adds	r2, r0, r0
   1e184:	adc	r3, r1, r1
   1e188:	adds	r6, r0, r2
   1e18c:	adc	r7, r1, r3
   1e190:	lsl	r0, r6, #5
   1e194:	lsl	r1, r7, #5
   1e198:	adds	r2, r0, r6
   1e19c:	orr	r1, r1, r6, lsr #27
   1e1a0:	adc	r3, r1, r7
   1e1a4:	ldrd	r0, [sp, #32]
   1e1a8:	ldr	r7, [pc, #-2760]	; 1d6e8 <pclose@plt+0xb52c>
   1e1ac:	mov	r6, #0
   1e1b0:	adds	r2, r2, r0
   1e1b4:	adc	r3, r3, r1
   1e1b8:	add	lr, r7, lr, lsl #2
   1e1bc:	mov	r0, r2
   1e1c0:	mov	r1, r3
   1e1c4:	and	ip, ip, #131072	; 0x20000
   1e1c8:	ldrd	r2, [r5]
   1e1cc:	strb	r6, [fp, #1128]	; 0x468
   1e1d0:	str	ip, [sp, #32]
   1e1d4:	ldr	r5, [lr, #884]	; 0x374
   1e1d8:	bl	22a60 <pclose@plt+0x108a4>
   1e1dc:	ldr	r2, [r7, #612]	; 0x264
   1e1e0:	cmp	r2, r6
   1e1e4:	clz	r3, r0
   1e1e8:	lsr	r3, r3, #5
   1e1ec:	moveq	r3, r6
   1e1f0:	cmp	r3, r6
   1e1f4:	mov	r7, r0
   1e1f8:	bne	1efd0 <pclose@plt+0xce14>
   1e1fc:	ldr	r3, [pc, #-2840]	; 1d6ec <pclose@plt+0xb530>
   1e200:	ldr	ip, [pc, #-2840]	; 1d6f0 <pclose@plt+0xb534>
   1e204:	ldr	lr, [pc, #-2840]	; 1d6f4 <pclose@plt+0xb538>
   1e208:	umull	r0, r1, r7, r3
   1e20c:	str	ip, [sp, #44]	; 0x2c
   1e210:	ldr	r3, [pc, #-2848]	; 1d6f8 <pclose@plt+0xb53c>
   1e214:	lsr	ip, r1, #5
   1e218:	ldr	r1, [pc, #-2852]	; 1d6fc <pclose@plt+0xb540>
   1e21c:	umull	r2, r3, r7, r3
   1e220:	umull	r0, r1, ip, r1
   1e224:	str	lr, [sp]
   1e228:	lsr	r3, r3, #7
   1e22c:	strd	r0, [sp, #48]	; 0x30
   1e230:	ldr	r1, [sp, #52]	; 0x34
   1e234:	add	r0, ip, ip, lsl #2
   1e238:	mov	r2, r3
   1e23c:	lsr	r6, r1, #5
   1e240:	add	r0, r0, r0, lsl #2
   1e244:	rsb	r6, r6, r6, lsl #4
   1e248:	sub	r1, r7, r0, lsl #2
   1e24c:	sub	r6, ip, r6, lsl #2
   1e250:	str	r3, [sp, #48]	; 0x30
   1e254:	mov	r3, #128	; 0x80
   1e258:	str	r1, [sp, #12]
   1e25c:	str	r2, [sp, #4]
   1e260:	str	r6, [sp, #8]
   1e264:	ldr	r0, [pc, #-2924]	; 1d700 <pclose@plt+0xb544>
   1e268:	mov	r1, r3
   1e26c:	mov	r2, #1
   1e270:	bl	1218c <__snprintf_chk@plt>
   1e274:	cmp	r5, r0
   1e278:	blt	1f024 <pclose@plt+0xce68>
   1e27c:	ldr	r2, [sp, #44]	; 0x2c
   1e280:	ldr	r3, [pc, #-2948]	; 1d704 <pclose@plt+0xb548>
   1e284:	add	r2, r2, #8
   1e288:	str	r2, [sp, #12]
   1e28c:	ldr	r2, [sp, #32]
   1e290:	ldr	r1, [pc, #-2960]	; 1d708 <pclose@plt+0xb54c>
   1e294:	cmp	r2, #0
   1e298:	sub	ip, r3, #8
   1e29c:	moveq	ip, r3
   1e2a0:	str	r5, [sp, #8]
   1e2a4:	mov	r3, #512	; 0x200
   1e2a8:	str	r5, [sp, #4]
   1e2ac:	str	ip, [sp]
   1e2b0:	str	r1, [sp, #16]
   1e2b4:	b	1d7a8 <pclose@plt+0xb5ec>
   1e2b8:	ldr	r2, [pc, #-2996]	; 1d70c <pclose@plt+0xb550>
   1e2bc:	ldr	r3, [sp, #28]
   1e2c0:	vldr	s14, [pc, #876]	; 1e634 <pclose@plt+0xc478>
   1e2c4:	ldr	r1, [r2, #4024]	; 0xfb8
   1e2c8:	ldr	r3, [r3, #200]	; 0xc8
   1e2cc:	ldr	r2, [pc, #868]	; 1e638 <pclose@plt+0xc47c>
   1e2d0:	lsl	r3, r3, r1
   1e2d4:	vldr	s0, [r2]
   1e2d8:	ldr	r1, [r9, #204]	; 0xcc
   1e2dc:	vmov	s15, r3
   1e2e0:	ldr	r3, [pc, #916]	; 1e67c <pclose@plt+0xc4c0>
   1e2e4:	vcvt.f32.u32	s0, s0
   1e2e8:	and	r1, r1, #131072	; 0x20000
   1e2ec:	vcvt.f32.u32	s15, s15
   1e2f0:	ldr	r0, [r3, #1304]	; 0x518
   1e2f4:	vmul.f32	s15, s15, s14
   1e2f8:	vdiv.f32	s0, s15, s0
   1e2fc:	bl	149bc <pclose@plt+0x2800>
   1e300:	mov	r6, r0
   1e304:	b	1d4c0 <pclose@plt+0xb304>
   1e308:	ldr	r5, [r9, #368]	; 0x170
   1e30c:	ldr	r3, [sp, #28]
   1e310:	cmp	r5, #0
   1e314:	ldr	r6, [r3, #324]	; 0x144
   1e318:	beq	1e350 <pclose@plt+0xc194>
   1e31c:	mov	r0, r6
   1e320:	bl	11f7c <strlen@plt>
   1e324:	mov	r7, r0
   1e328:	mov	r0, r6
   1e32c:	bl	17370 <pclose@plt+0x51b4>
   1e330:	sub	r0, r7, r0
   1e334:	cmp	r5, r0
   1e338:	ldrge	r6, [pc, #844]	; 1e68c <pclose@plt+0xc4d0>
   1e33c:	bge	1e350 <pclose@plt+0xc194>
   1e340:	mov	r0, r6
   1e344:	ldr	r1, [r9, #368]	; 0x170
   1e348:	bl	17414 <pclose@plt+0x5258>
   1e34c:	add	r6, r6, r0
   1e350:	ldr	r3, [r9, #204]	; 0xcc
   1e354:	mov	r0, r6
   1e358:	and	r3, r3, #262144	; 0x40000
   1e35c:	str	r3, [sp, #44]	; 0x2c
   1e360:	ldr	r3, [r9, #372]	; 0x174
   1e364:	ldr	r5, [pc, #720]	; 1e63c <pclose@plt+0xc480>
   1e368:	mov	r7, r3
   1e36c:	str	r3, [sp, #32]
   1e370:	bl	17370 <pclose@plt+0x51b4>
   1e374:	mov	r3, r6
   1e378:	ldr	r2, [pc, #784]	; 1e690 <pclose@plt+0xc4d4>
   1e37c:	mov	r1, #512	; 0x200
   1e380:	add	r7, r7, r0
   1e384:	mov	r0, r5
   1e388:	bl	11fc4 <snprintf@plt>
   1e38c:	cmp	r7, r0
   1e390:	bge	1e3dc <pclose@plt+0xc220>
   1e394:	ldr	r7, [sp, #32]
   1e398:	mov	r0, r6
   1e39c:	sub	r1, r7, #1
   1e3a0:	bl	17414 <pclose@plt+0x5258>
   1e3a4:	ldr	r1, [pc, #660]	; 1e640 <pclose@plt+0xc484>
   1e3a8:	mov	r3, #512	; 0x200
   1e3ac:	mov	r2, #43	; 0x2b
   1e3b0:	str	r1, [sp]
   1e3b4:	str	r2, [sp, #12]
   1e3b8:	mov	r1, r3
   1e3bc:	mov	r2, #1
   1e3c0:	str	r6, [sp, #8]
   1e3c4:	str	r0, [sp, #4]
   1e3c8:	mov	r0, r5
   1e3cc:	bl	1218c <__snprintf_chk@plt>
   1e3d0:	mov	r0, r5
   1e3d4:	bl	17370 <pclose@plt+0x51b4>
   1e3d8:	add	r7, r7, r0
   1e3dc:	ldr	r3, [pc, #648]	; 1e66c <pclose@plt+0xc4b0>
   1e3e0:	ldr	r1, [pc, #648]	; 1e670 <pclose@plt+0xc4b4>
   1e3e4:	str	r5, [sp, #12]
   1e3e8:	sub	r2, r3, #8
   1e3ec:	ldr	r0, [sp, #44]	; 0x2c
   1e3f0:	b	1db34 <pclose@plt+0xb978>
   1e3f4:	ldr	r3, [sp, #28]
   1e3f8:	ldr	r2, [pc, #664]	; 1e698 <pclose@plt+0xc4dc>
   1e3fc:	ldr	ip, [pc, #632]	; 1e67c <pclose@plt+0xc4c0>
   1e400:	ldr	r1, [r3, #676]	; 0x2a4
   1e404:	mov	r7, #0
   1e408:	mov	r3, #128	; 0x80
   1e40c:	ldr	r5, [r9, #204]	; 0xcc
   1e410:	ldr	r0, [pc, #644]	; 1e69c <pclose@plt+0xc4e0>
   1e414:	str	r1, [sp, #4]
   1e418:	str	r2, [sp]
   1e41c:	mov	r1, r3
   1e420:	mov	r2, #1
   1e424:	strb	r7, [fp, #-4]
   1e428:	ldr	r6, [ip, #1644]	; 0x66c
   1e42c:	bl	1218c <__snprintf_chk@plt>
   1e430:	and	r5, r5, #131072	; 0x20000
   1e434:	cmp	r6, r0
   1e438:	bge	1d77c <pclose@plt+0xb5c0>
   1e43c:	b	1d758 <pclose@plt+0xb59c>
   1e440:	ldr	r0, [pc, #564]	; 1e67c <pclose@plt+0xc4c0>
   1e444:	ldr	r2, [sp, #28]
   1e448:	ldr	r1, [r9, #204]	; 0xcc
   1e44c:	ldr	r3, [r0, #612]	; 0x264
   1e450:	ldr	r2, [r2, #732]	; 0x2dc
   1e454:	cmp	r3, #0
   1e458:	clz	r7, r2
   1e45c:	lsr	r7, r7, #5
   1e460:	moveq	r7, #0
   1e464:	mov	r3, #0
   1e468:	and	r1, r1, #131072	; 0x20000
   1e46c:	cmp	r7, #0
   1e470:	ldr	r5, [pc, #548]	; 1e69c <pclose@plt+0xc4e0>
   1e474:	str	r1, [sp, #32]
   1e478:	strb	r3, [fp, #-4]
   1e47c:	ldr	r6, [r0, #1664]	; 0x680
   1e480:	beq	1e040 <pclose@plt+0xbe84>
   1e484:	b	1d9cc <pclose@plt+0xb810>
   1e488:	ldr	r0, [pc, #492]	; 1e67c <pclose@plt+0xc4c0>
   1e48c:	ldr	r2, [sp, #28]
   1e490:	ldr	r1, [r9, #204]	; 0xcc
   1e494:	ldr	r3, [r0, #612]	; 0x264
   1e498:	ldr	r2, [r2, #728]	; 0x2d8
   1e49c:	cmp	r3, #0
   1e4a0:	clz	r7, r2
   1e4a4:	lsr	r7, r7, #5
   1e4a8:	moveq	r7, #0
   1e4ac:	mov	r3, #0
   1e4b0:	and	r1, r1, #131072	; 0x20000
   1e4b4:	cmp	r7, #0
   1e4b8:	ldr	r5, [pc, #476]	; 1e69c <pclose@plt+0xc4e0>
   1e4bc:	str	r1, [sp, #32]
   1e4c0:	strb	r3, [fp, #-4]
   1e4c4:	ldr	r6, [r0, #1684]	; 0x694
   1e4c8:	beq	1e040 <pclose@plt+0xbe84>
   1e4cc:	b	1d9cc <pclose@plt+0xb810>
   1e4d0:	ldr	r3, [sp, #28]
   1e4d4:	ldr	r3, [r3, #304]	; 0x130
   1e4d8:	ldr	r6, [r9, #368]	; 0x170
   1e4dc:	ldr	r7, [r9, #204]	; 0xcc
   1e4e0:	cmp	r6, #0
   1e4e4:	ldr	r3, [r3]
   1e4e8:	and	r7, r7, #262144	; 0x40000
   1e4ec:	ldr	r5, [r9, #372]	; 0x174
   1e4f0:	beq	1e84c <pclose@plt+0xc690>
   1e4f4:	mov	r0, r3
   1e4f8:	str	r3, [sp, #32]
   1e4fc:	bl	11f7c <strlen@plt>
   1e500:	ldr	r2, [pc, #392]	; 1e690 <pclose@plt+0xc4d4>
   1e504:	mov	r1, #512	; 0x200
   1e508:	cmp	r6, r0
   1e50c:	ldr	r0, [pc, #384]	; 1e694 <pclose@plt+0xc4d8>
   1e510:	ldrlt	r3, [sp, #32]
   1e514:	ldrge	r3, [pc, #368]	; 1e68c <pclose@plt+0xc4d0>
   1e518:	addlt	r3, r3, r6
   1e51c:	bl	11fc4 <snprintf@plt>
   1e520:	cmp	r0, r5
   1e524:	ble	1de80 <pclose@plt+0xbcc4>
   1e528:	ldr	r2, [pc, #308]	; 1e664 <pclose@plt+0xc4a8>
   1e52c:	sub	r3, r5, #1
   1e530:	cmp	r3, r2
   1e534:	ldr	r1, [pc, #300]	; 1e668 <pclose@plt+0xc4ac>
   1e538:	movhi	r3, r2
   1e53c:	movhi	r5, r1
   1e540:	add	r3, fp, r3
   1e544:	add	r2, fp, r5
   1e548:	mov	r1, #43	; 0x2b
   1e54c:	strb	r1, [r3, #-516]	; 0xfffffdfc
   1e550:	mov	r3, #0
   1e554:	strb	r3, [r2, #-516]	; 0xfffffdfc
   1e558:	b	1de80 <pclose@plt+0xbcc4>
   1e55c:	ldr	r3, [pc, #280]	; 1e67c <pclose@plt+0xc4c0>
   1e560:	ldr	r2, [r9, #204]	; 0xcc
   1e564:	ldr	r1, [r3, #1724]	; 0x6bc
   1e568:	ldr	r3, [sp, #28]
   1e56c:	and	r2, r2, #131072	; 0x20000
   1e570:	ldr	r0, [r3, #8]
   1e574:	bl	14844 <pclose@plt+0x2688>
   1e578:	mov	r6, r0
   1e57c:	b	1d4c0 <pclose@plt+0xb304>
   1e580:	ldr	r3, [pc, #244]	; 1e67c <pclose@plt+0xc4c0>
   1e584:	ldr	r2, [r9, #204]	; 0xcc
   1e588:	ldr	r1, [r3, #1464]	; 0x5b8
   1e58c:	ldr	r3, [sp, #28]
   1e590:	and	r2, r2, #131072	; 0x20000
   1e594:	ldr	r0, [r3, #288]	; 0x120
   1e598:	bl	14844 <pclose@plt+0x2688>
   1e59c:	mov	r6, r0
   1e5a0:	b	1d4c0 <pclose@plt+0xb304>
   1e5a4:	ldr	r3, [pc, #208]	; 1e67c <pclose@plt+0xc4c0>
   1e5a8:	ldr	r2, [r9, #204]	; 0xcc
   1e5ac:	ldr	r1, [r3, #1484]	; 0x5cc
   1e5b0:	ldr	r3, [sp, #28]
   1e5b4:	and	r2, r2, #131072	; 0x20000
   1e5b8:	ldr	r0, [r3, #220]	; 0xdc
   1e5bc:	bl	14844 <pclose@plt+0x2688>
   1e5c0:	mov	r6, r0
   1e5c4:	b	1d4c0 <pclose@plt+0xb304>
   1e5c8:	ldr	r3, [sp, #28]
   1e5cc:	ldr	r2, [pc, #112]	; 1e644 <pclose@plt+0xc488>
   1e5d0:	ldr	ip, [pc, #164]	; 1e67c <pclose@plt+0xc4c0>
   1e5d4:	ldrb	r1, [r3, #20]
   1e5d8:	mov	r3, #128	; 0x80
   1e5dc:	ldr	r5, [r9, #204]	; 0xcc
   1e5e0:	ldr	r0, [pc, #96]	; 1e648 <pclose@plt+0xc48c>
   1e5e4:	str	r1, [sp, #4]
   1e5e8:	str	r2, [sp]
   1e5ec:	mov	r1, r3
   1e5f0:	mov	r2, #1
   1e5f4:	ldr	r6, [ip, #1504]	; 0x5e0
   1e5f8:	bl	1218c <__snprintf_chk@plt>
   1e5fc:	ldr	r3, [pc, #104]	; 1e66c <pclose@plt+0xc4b0>
   1e600:	and	r5, r5, #262144	; 0x40000
   1e604:	sub	r0, r3, #8
   1e608:	cmp	r5, #0
   1e60c:	moveq	r5, r3
   1e610:	ldr	r1, [pc, #88]	; 1e670 <pclose@plt+0xc4b4>
   1e614:	ldr	r2, [pc, #44]	; 1e648 <pclose@plt+0xc48c>
   1e618:	movne	r5, r0
   1e61c:	mov	r3, #512	; 0x200
   1e620:	str	r6, [sp, #8]
   1e624:	stm	sp, {r5, r6}
   1e628:	str	r1, [sp, #16]
   1e62c:	str	r2, [sp, #12]
   1e630:	b	1d7a8 <pclose@plt+0xb5ec>
   1e634:	sbcmi	r0, r8, #0
   1e638:	andeq	r7, r3, r8, asr #22
   1e63c:	andeq	r9, r3, r0, lsr sp
   1e640:	andeq	r3, r2, r0, lsr #5
   1e644:	andeq	r2, r2, r4, lsr pc
   1e648:	andeq	r9, r3, r0, lsr pc
   1e64c:	andeq	r3, r2, r4, lsl #5
   1e650:	andeq	r3, r2, ip, lsl #5
   1e654:	muleq	r2, r8, r2
   1e658:	andeq	r9, r3, r5, asr #23
   1e65c:	andeq	r9, r3, r4, asr #23
   1e660:	andeq	r7, r3, r0, asr fp
   1e664:	strdeq	r0, [r0], -lr
   1e668:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1e66c:	andeq	r7, r3, r0, lsl r0
   1e670:	andeq	r3, r2, r4, lsr #4
   1e674:	strdeq	r7, [r3], -r8
   1e678:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   1e67c:	andeq	r7, r3, r8
   1e680:	andeq	r3, r2, r0, ror #5
   1e684:	andeq	r9, r3, r0, lsr #32
   1e688:	andeq	r3, r2, r0, ror #21
   1e68c:	muleq	r2, r8, r2
   1e690:	andeq	r3, r2, r4, lsl fp
   1e694:	andeq	r9, r3, r4, asr #18
   1e698:	muleq	r2, r4, r2
   1e69c:	andeq	r9, r3, r4, asr #22
   1e6a0:	andeq	r9, r3, r8, lsr #31
   1e6a4:	andeq	r3, r2, r4, ror r2
   1e6a8:	andeq	r3, r2, ip, ror r2
   1e6ac:	andeq	sl, r3, ip, lsr r8
   1e6b0:			; <UNDEFINED> instruction: 0x000232bc
   1e6b4:	stmhi	r8, {r0, r3, r7, fp, pc}
   1e6b8:	eoreq	r9, lr, r7, ror sl
   1e6bc:	andeq	r3, r2, r8, asr #5
   1e6c0:	ldrdeq	r3, [r2], -r4
   1e6c4:			; <UNDEFINED> instruction: 0xf88d2527
   1e6c8:	ldrdeq	r3, [r2], -r8
   1e6cc:	smlsdxmi	r3, r9, r1, ip
   1e6d0:	ldrdeq	r3, [r2], -ip
   1e6d4:			; <UNDEFINED> instruction: 0x00039fb0
   1e6d8:	ldr	r7, [r9, #204]	; 0xcc
   1e6dc:	ldr	r3, [sp, #28]
   1e6e0:	tst	r7, #128	; 0x80
   1e6e4:	addeq	r2, r3, #592	; 0x250
   1e6e8:	ldrne	r3, [r3, #308]	; 0x134
   1e6ec:	ldrne	r2, [r3]
   1e6f0:	tst	r7, #2
   1e6f4:	beq	1e748 <pclose@plt+0xc58c>
   1e6f8:	ldr	r3, [sp, #28]
   1e6fc:	ldrb	r3, [r3, #23]
   1e700:	cmp	r3, #0
   1e704:	beq	1e748 <pclose@plt+0xc58c>
   1e708:	cmp	r3, #100	; 0x64
   1e70c:	bhi	1eff4 <pclose@plt+0xce38>
   1e710:	ldr	ip, [pc, #-204]	; 1e64c <pclose@plt+0xc490>
   1e714:	ldr	r0, [pc, #-204]	; 1e650 <pclose@plt+0xc494>
   1e718:	lsl	r1, r3, #2
   1e71c:	mov	r3, #131072	; 0x20000
   1e720:	str	r1, [sp, #4]
   1e724:	str	r2, [sp, #12]
   1e728:	str	r0, [sp]
   1e72c:	mov	r2, #1
   1e730:	str	ip, [sp, #8]
   1e734:	mov	r1, r3
   1e738:	ldr	r0, [pc, #-148]	; 1e6ac <pclose@plt+0xc4f0>
   1e73c:	bl	1218c <__snprintf_chk@plt>
   1e740:	ldr	r2, [pc, #-156]	; 1e6ac <pclose@plt+0xc4f0>
   1e744:	ldr	r7, [r9, #204]	; 0xcc
   1e748:	ldr	r6, [r9, #368]	; 0x170
   1e74c:	and	r7, r7, #262144	; 0x40000
   1e750:	cmp	r6, #0
   1e754:	ldr	r5, [r9, #372]	; 0x174
   1e758:	beq	1ef80 <pclose@plt+0xcdc4>
   1e75c:	mov	r0, r2
   1e760:	str	r2, [sp, #32]
   1e764:	bl	11f7c <strlen@plt>
   1e768:	cmp	r6, r0
   1e76c:	bge	1ef78 <pclose@plt+0xcdbc>
   1e770:	ldr	r2, [sp, #32]
   1e774:	add	r3, r2, r6
   1e778:	b	1ece4 <pclose@plt+0xcb28>
   1e77c:	ldr	r3, [sp, #28]
   1e780:	ldr	r0, [r3]
   1e784:	bl	11d84 <lookup_wchan@plt>
   1e788:	ldr	r3, [pc, #-276]	; 1e67c <pclose@plt+0xc4c0>
   1e78c:	ldr	r2, [pc, #-260]	; 1e690 <pclose@plt+0xc4d4>
   1e790:	mov	r1, #512	; 0x200
   1e794:	ldr	r5, [r3, #1544]	; 0x608
   1e798:	ldr	r6, [r9, #204]	; 0xcc
   1e79c:	and	r6, r6, #262144	; 0x40000
   1e7a0:	mov	r3, r0
   1e7a4:	ldr	r0, [pc, #-280]	; 1e694 <pclose@plt+0xc4d8>
   1e7a8:	bl	11fc4 <snprintf@plt>
   1e7ac:	cmp	r5, r0
   1e7b0:	bge	1e7f0 <pclose@plt+0xc634>
   1e7b4:	ldr	r2, [pc, #-344]	; 1e664 <pclose@plt+0xc4a8>
   1e7b8:	sub	r3, r5, #1
   1e7bc:	cmp	r3, r2
   1e7c0:	ldr	r1, [pc, #-352]	; 1e668 <pclose@plt+0xc4ac>
   1e7c4:	movhi	r3, r2
   1e7c8:	movhi	r5, r1
   1e7cc:	add	r3, fp, r3
   1e7d0:	mov	r1, #43	; 0x2b
   1e7d4:	add	r2, fp, r5
   1e7d8:	strb	r1, [r3, #-516]	; 0xfffffdfc
   1e7dc:	mov	r3, #1
   1e7e0:	mov	r1, #0
   1e7e4:	strb	r1, [r2, #-516]	; 0xfffffdfc
   1e7e8:	str	r3, [fp, #252]	; 0xfc
   1e7ec:	str	r3, [fp, #388]	; 0x184
   1e7f0:	ldr	r3, [pc, #-396]	; 1e66c <pclose@plt+0xc4b0>
   1e7f4:	cmp	r6, #0
   1e7f8:	sub	r2, r3, #8
   1e7fc:	moveq	r6, r3
   1e800:	movne	r6, r2
   1e804:	ldr	r1, [pc, #-412]	; 1e670 <pclose@plt+0xc4b4>
   1e808:	ldr	r2, [pc, #-380]	; 1e694 <pclose@plt+0xc4d8>
   1e80c:	mov	r3, #512	; 0x200
   1e810:	str	r5, [sp, #8]
   1e814:	str	r5, [sp, #4]
   1e818:	str	r6, [sp]
   1e81c:	b	1deac <pclose@plt+0xbcf0>
   1e820:	ldr	r3, [sp, #28]
   1e824:	ldr	r3, [r3, #312]	; 0x138
   1e828:	b	1e4d8 <pclose@plt+0xc31c>
   1e82c:	ldr	r6, [r9, #368]	; 0x170
   1e830:	ldr	r3, [sp, #28]
   1e834:	ldr	r7, [r9, #204]	; 0xcc
   1e838:	cmp	r6, #0
   1e83c:	and	r7, r7, #262144	; 0x40000
   1e840:	ldr	r3, [r3, #320]	; 0x140
   1e844:	ldr	r5, [r9, #372]	; 0x174
   1e848:	bne	1e4f4 <pclose@plt+0xc338>
   1e84c:	ldr	r2, [pc, #-452]	; 1e690 <pclose@plt+0xc4d4>
   1e850:	mov	r1, #512	; 0x200
   1e854:	ldr	r0, [pc, #-456]	; 1e694 <pclose@plt+0xc4d8>
   1e858:	bl	11fc4 <snprintf@plt>
   1e85c:	cmp	r0, r5
   1e860:	ble	1de80 <pclose@plt+0xbcc4>
   1e864:	ldr	r2, [pc, #-520]	; 1e664 <pclose@plt+0xc4a8>
   1e868:	sub	r3, r5, #1
   1e86c:	ldr	r1, [pc, #-524]	; 1e668 <pclose@plt+0xc4ac>
   1e870:	cmp	r3, r2
   1e874:	movhi	r3, r2
   1e878:	movhi	r5, r1
   1e87c:	add	r3, fp, r3
   1e880:	add	r2, fp, r5
   1e884:	mov	r1, #43	; 0x2b
   1e888:	strb	r1, [r3, #-516]	; 0xfffffdfc
   1e88c:	strb	r6, [r2, #-516]	; 0xfffffdfc
   1e890:	b	1de80 <pclose@plt+0xbcc4>
   1e894:	ldr	r3, [sp, #28]
   1e898:	ldr	r2, [pc, #-588]	; 1e654 <pclose@plt+0xc498>
   1e89c:	ldr	r0, [pc, #-584]	; 1e65c <pclose@plt+0xc4a0>
   1e8a0:	ldr	r1, [r3, #284]	; 0x11c
   1e8a4:	mov	r3, #128	; 0x80
   1e8a8:	str	r1, [sp, #4]
   1e8ac:	str	r2, [sp]
   1e8b0:	mov	r1, r3
   1e8b4:	mov	r2, #1
   1e8b8:	bl	1218c <__snprintf_chk@plt>
   1e8bc:	ldrb	r3, [fp, #124]	; 0x7c
   1e8c0:	cmp	r3, #0
   1e8c4:	beq	1e8e4 <pclose@plt+0xc728>
   1e8c8:	ldr	r2, [pc, #-632]	; 1e658 <pclose@plt+0xc49c>
   1e8cc:	mov	r1, #46	; 0x2e
   1e8d0:	cmp	r3, #48	; 0x30
   1e8d4:	strbeq	r1, [r2, #-1]
   1e8d8:	ldrb	r3, [r2], #1
   1e8dc:	cmp	r3, #0
   1e8e0:	bne	1e8d0 <pclose@plt+0xc714>
   1e8e4:	ldr	r3, [pc, #-656]	; 1e65c <pclose@plt+0xc4a0>
   1e8e8:	ldr	ip, [pc, #-628]	; 1e67c <pclose@plt+0xc4c0>
   1e8ec:	sub	r0, r3, #640	; 0x280
   1e8f0:	ldr	r2, [pc, #-616]	; 1e690 <pclose@plt+0xc4d4>
   1e8f4:	mov	r1, #512	; 0x200
   1e8f8:	ldr	r6, [r9, #204]	; 0xcc
   1e8fc:	ldr	r5, [ip, #1564]	; 0x61c
   1e900:	bl	11fc4 <snprintf@plt>
   1e904:	and	r6, r6, #262144	; 0x40000
   1e908:	cmp	r5, r0
   1e90c:	bge	1ebd0 <pclose@plt+0xca14>
   1e910:	ldr	r2, [pc, #-692]	; 1e664 <pclose@plt+0xc4a8>
   1e914:	sub	r3, r5, #1
   1e918:	cmp	r3, r2
   1e91c:	ldr	r1, [pc, #-700]	; 1e668 <pclose@plt+0xc4ac>
   1e920:	movhi	r3, r2
   1e924:	movhi	r5, r1
   1e928:	add	r3, fp, r3
   1e92c:	add	r2, fp, r5
   1e930:	mov	r1, #43	; 0x2b
   1e934:	strb	r1, [r3, #-516]	; 0xfffffdfc
   1e938:	mov	r3, #0
   1e93c:	strb	r3, [r2, #-516]	; 0xfffffdfc
   1e940:	b	1ebd0 <pclose@plt+0xca14>
   1e944:	ldr	r2, [pc, #-748]	; 1e660 <pclose@plt+0xc4a4>
   1e948:	ldr	r3, [sp, #28]
   1e94c:	ldr	r1, [r2, #4024]	; 0xfb8
   1e950:	ldr	r2, [pc, #-732]	; 1e67c <pclose@plt+0xc4c0>
   1e954:	ldr	r0, [r3, #208]	; 0xd0
   1e958:	mov	ip, r2
   1e95c:	ldr	r3, [r9, #204]	; 0xcc
   1e960:	lsl	r1, r0, r1
   1e964:	and	r3, r3, #131072	; 0x20000
   1e968:	ldr	r2, [r2, #1384]	; 0x568
   1e96c:	ldr	r0, [ip, #1388]	; 0x56c
   1e970:	bl	1471c <pclose@plt+0x2560>
   1e974:	mov	r6, r0
   1e978:	b	1d4c0 <pclose@plt+0xb304>
   1e97c:	ldr	r0, [pc, #-776]	; 1e67c <pclose@plt+0xc4c0>
   1e980:	ldr	r1, [sp, #28]
   1e984:	ldr	r3, [r9, #204]	; 0xcc
   1e988:	ldr	r2, [r0, #1344]	; 0x540
   1e98c:	and	r3, r3, #131072	; 0x20000
   1e990:	ldr	r1, [r1, #256]	; 0x100
   1e994:	ldr	r0, [r0, #1348]	; 0x544
   1e998:	bl	1471c <pclose@plt+0x2560>
   1e99c:	mov	r6, r0
   1e9a0:	b	1d4c0 <pclose@plt+0xb304>
   1e9a4:	ldr	r2, [pc, #-844]	; 1e660 <pclose@plt+0xc4a4>
   1e9a8:	ldr	r3, [sp, #28]
   1e9ac:	ldr	r1, [r2, #4024]	; 0xfb8
   1e9b0:	ldr	r2, [pc, #-828]	; 1e67c <pclose@plt+0xc4c0>
   1e9b4:	ldr	r0, [r3, #200]	; 0xc8
   1e9b8:	mov	ip, r2
   1e9bc:	ldr	r3, [r9, #204]	; 0xcc
   1e9c0:	lsl	r1, r0, r1
   1e9c4:	and	r3, r3, #131072	; 0x20000
   1e9c8:	ldr	r2, [r2, #1364]	; 0x554
   1e9cc:	ldr	r0, [ip, #1368]	; 0x558
   1e9d0:	bl	1471c <pclose@plt+0x2560>
   1e9d4:	mov	r6, r0
   1e9d8:	b	1d4c0 <pclose@plt+0xb304>
   1e9dc:	ldr	r2, [pc, #-900]	; 1e660 <pclose@plt+0xc4a4>
   1e9e0:	ldr	r3, [sp, #28]
   1e9e4:	ldr	r1, [r2, #4024]	; 0xfb8
   1e9e8:	ldr	r2, [pc, #-884]	; 1e67c <pclose@plt+0xc4c0>
   1e9ec:	ldr	r0, [r3, #196]	; 0xc4
   1e9f0:	mov	ip, r2
   1e9f4:	ldr	r3, [r9, #204]	; 0xcc
   1e9f8:	lsl	r1, r0, r1
   1e9fc:	and	r3, r3, #131072	; 0x20000
   1ea00:	ldr	r2, [r2, #1324]	; 0x52c
   1ea04:	ldr	r0, [ip, #1328]	; 0x530
   1ea08:	bl	1471c <pclose@plt+0x2560>
   1ea0c:	mov	r6, r0
   1ea10:	b	1d4c0 <pclose@plt+0xb304>
   1ea14:	ldr	r2, [pc, #-956]	; 1e660 <pclose@plt+0xc4a4>
   1ea18:	ldr	r3, [sp, #28]
   1ea1c:	ldr	r1, [r2, #4024]	; 0xfb8
   1ea20:	ldr	r2, [pc, #-940]	; 1e67c <pclose@plt+0xc4c0>
   1ea24:	ldr	r0, [r3, #204]	; 0xcc
   1ea28:	mov	ip, r2
   1ea2c:	ldr	r3, [r9, #204]	; 0xcc
   1ea30:	lsl	r1, r0, r1
   1ea34:	and	r3, r3, #131072	; 0x20000
   1ea38:	ldr	r2, [r2, #1424]	; 0x590
   1ea3c:	ldr	r0, [ip, #1428]	; 0x594
   1ea40:	bl	1471c <pclose@plt+0x2560>
   1ea44:	mov	r6, r0
   1ea48:	b	1d4c0 <pclose@plt+0xb304>
   1ea4c:	ldr	r3, [pc, #-984]	; 1e67c <pclose@plt+0xc4c0>
   1ea50:	ldr	r2, [r9, #204]	; 0xcc
   1ea54:	ldr	r1, [r3, #1444]	; 0x5a4
   1ea58:	ldr	r3, [sp, #28]
   1ea5c:	and	r2, r2, #131072	; 0x20000
   1ea60:	ldr	r0, [r3, #292]	; 0x124
   1ea64:	bl	14844 <pclose@plt+0x2688>
   1ea68:	mov	r6, r0
   1ea6c:	b	1d4c0 <pclose@plt+0xb304>
   1ea70:	ldr	r2, [pc, #-1048]	; 1e660 <pclose@plt+0xc4a4>
   1ea74:	ldr	r3, [sp, #28]
   1ea78:	ldr	r1, [r2, #4024]	; 0xfb8
   1ea7c:	ldr	r2, [pc, #-1032]	; 1e67c <pclose@plt+0xc4c0>
   1ea80:	ldr	r0, [r3, #216]	; 0xd8
   1ea84:	mov	ip, r2
   1ea88:	ldr	r3, [r9, #204]	; 0xcc
   1ea8c:	lsl	r1, r0, r1
   1ea90:	and	r3, r3, #131072	; 0x20000
   1ea94:	ldr	r2, [r2, #1404]	; 0x57c
   1ea98:	ldr	r0, [ip, #1408]	; 0x580
   1ea9c:	bl	1471c <pclose@plt+0x2560>
   1eaa0:	mov	r6, r0
   1eaa4:	b	1d4c0 <pclose@plt+0xb304>
   1eaa8:	ldr	ip, [pc, #-1076]	; 1e67c <pclose@plt+0xc4c0>
   1eaac:	lsl	r7, r4, #2
   1eab0:	add	r3, r7, r4
   1eab4:	ldr	r0, [ip, #612]	; 0x264
   1eab8:	ldr	r1, [sp, #28]
   1eabc:	add	r2, r4, #139	; 0x8b
   1eac0:	cmp	r0, #0
   1eac4:	add	r3, ip, r3, lsl #2
   1eac8:	ldr	r0, [r9, #204]	; 0xcc
   1eacc:	ldr	r1, [r1, r2, lsl #2]
   1ead0:	clz	r2, r1
   1ead4:	lsr	r2, r2, #5
   1ead8:	moveq	r2, #0
   1eadc:	str	r2, [sp, #44]	; 0x2c
   1eae0:	cmp	r2, #0
   1eae4:	ldr	r6, [r3, #884]	; 0x374
   1eae8:	mov	r2, #0
   1eaec:	and	r3, r0, #131072	; 0x20000
   1eaf0:	ldr	r5, [pc, #-1116]	; 1e69c <pclose@plt+0xc4e0>
   1eaf4:	str	r3, [sp, #32]
   1eaf8:	strb	r2, [fp, #-4]
   1eafc:	bne	1d9cc <pclose@plt+0xb810>
   1eb00:	ldr	r2, [pc, #-1136]	; 1e698 <pclose@plt+0xc4dc>
   1eb04:	mov	r3, #128	; 0x80
   1eb08:	str	r1, [sp, #4]
   1eb0c:	str	r2, [sp]
   1eb10:	mov	r0, r5
   1eb14:	mov	r1, r3
   1eb18:	mov	r2, #1
   1eb1c:	bl	1218c <__snprintf_chk@plt>
   1eb20:	cmp	r6, r0
   1eb24:	bge	1d9cc <pclose@plt+0xb810>
   1eb28:	sub	r3, r6, #1
   1eb2c:	cmp	r3, #126	; 0x7e
   1eb30:	movhi	r3, #126	; 0x7e
   1eb34:	add	r7, fp, r7
   1eb38:	mov	r2, #1
   1eb3c:	add	r3, fp, r3
   1eb40:	movhi	r6, #127	; 0x7f
   1eb44:	str	r2, [r7, #256]	; 0x100
   1eb48:	str	r2, [fp, #252]	; 0xfc
   1eb4c:	mov	r2, #43	; 0x2b
   1eb50:	strb	r2, [r3, #-4]
   1eb54:	add	r1, fp, r6
   1eb58:	ldr	r3, [sp, #44]	; 0x2c
   1eb5c:	strb	r3, [r1, #-4]
   1eb60:	b	1d9cc <pclose@plt+0xb810>
   1eb64:	ldr	r3, [sp, #28]
   1eb68:	ldr	ip, [pc, #-1268]	; 1e67c <pclose@plt+0xc4c0>
   1eb6c:	ldr	r2, [pc, #-1252]	; 1e690 <pclose@plt+0xc4d4>
   1eb70:	ldr	r3, [r3, #788]	; 0x314
   1eb74:	mov	r1, #512	; 0x200
   1eb78:	ldr	r0, [pc, #-1260]	; 1e694 <pclose@plt+0xc4d8>
   1eb7c:	ldr	r6, [r9, #204]	; 0xcc
   1eb80:	ldr	r5, [ip, #1904]	; 0x770
   1eb84:	bl	11fc4 <snprintf@plt>
   1eb88:	and	r6, r6, #262144	; 0x40000
   1eb8c:	cmp	r5, r0
   1eb90:	bge	1ebd0 <pclose@plt+0xca14>
   1eb94:	ldr	r2, [pc, #-1336]	; 1e664 <pclose@plt+0xc4a8>
   1eb98:	sub	r3, r5, #1
   1eb9c:	cmp	r3, r2
   1eba0:	ldr	r1, [pc, #-1344]	; 1e668 <pclose@plt+0xc4ac>
   1eba4:	movhi	r3, r2
   1eba8:	movhi	r5, r1
   1ebac:	add	r3, fp, r3
   1ebb0:	mov	r1, #43	; 0x2b
   1ebb4:	add	r2, fp, r5
   1ebb8:	strb	r1, [r3, #-516]	; 0xfffffdfc
   1ebbc:	mov	r3, #1
   1ebc0:	mov	r1, #0
   1ebc4:	strb	r1, [r2, #-516]	; 0xfffffdfc
   1ebc8:	str	r3, [fp, #252]	; 0xfc
   1ebcc:	str	r3, [fp, #460]	; 0x1cc
   1ebd0:	ldr	r3, [pc, #-1388]	; 1e66c <pclose@plt+0xc4b0>
   1ebd4:	cmp	r6, #0
   1ebd8:	sub	r2, r3, #8
   1ebdc:	movne	r6, r2
   1ebe0:	ldr	r1, [pc, #-1400]	; 1e670 <pclose@plt+0xc4b4>
   1ebe4:	ldr	r2, [pc, #-1368]	; 1e694 <pclose@plt+0xc4d8>
   1ebe8:	moveq	r6, r3
   1ebec:	str	r5, [sp, #8]
   1ebf0:	mov	r3, #512	; 0x200
   1ebf4:	str	r5, [sp, #4]
   1ebf8:	str	r6, [sp]
   1ebfc:	str	r1, [sp, #16]
   1ec00:	str	r2, [sp, #12]
   1ec04:	b	1d7a8 <pclose@plt+0xb5ec>
   1ec08:	ldr	r0, [pc, #-1428]	; 1e67c <pclose@plt+0xc4c0>
   1ec0c:	ldr	r1, [sp, #28]
   1ec10:	ldr	r3, [r9, #204]	; 0xcc
   1ec14:	ldr	r2, [r0, #1924]	; 0x784
   1ec18:	and	r3, r3, #131072	; 0x20000
   1ec1c:	ldr	r1, [r1, #236]	; 0xec
   1ec20:	ldr	r0, [r0, #1928]	; 0x788
   1ec24:	bl	1471c <pclose@plt+0x2560>
   1ec28:	mov	r6, r0
   1ec2c:	b	1d4c0 <pclose@plt+0xb304>
   1ec30:	ldr	r0, [pc, #-1468]	; 1e67c <pclose@plt+0xc4c0>
   1ec34:	ldr	r1, [sp, #28]
   1ec38:	ldr	r3, [r9, #204]	; 0xcc
   1ec3c:	ldr	r2, [r0, #1944]	; 0x798
   1ec40:	and	r3, r3, #131072	; 0x20000
   1ec44:	ldr	r1, [r1, #240]	; 0xf0
   1ec48:	ldr	r0, [r0, #1948]	; 0x79c
   1ec4c:	bl	1471c <pclose@plt+0x2560>
   1ec50:	mov	r6, r0
   1ec54:	b	1d4c0 <pclose@plt+0xb304>
   1ec58:	ldr	r0, [pc, #-1508]	; 1e67c <pclose@plt+0xc4c0>
   1ec5c:	ldr	r1, [sp, #28]
   1ec60:	ldr	r3, [r9, #204]	; 0xcc
   1ec64:	ldr	r2, [r0, #1964]	; 0x7ac
   1ec68:	and	r3, r3, #131072	; 0x20000
   1ec6c:	ldr	r1, [r1, #228]	; 0xe4
   1ec70:	ldr	r0, [r0, #1968]	; 0x7b0
   1ec74:	bl	1471c <pclose@plt+0x2560>
   1ec78:	mov	r6, r0
   1ec7c:	b	1d4c0 <pclose@plt+0xb304>
   1ec80:	ldr	r0, [pc, #-1548]	; 1e67c <pclose@plt+0xc4c0>
   1ec84:	ldr	r1, [sp, #28]
   1ec88:	ldr	r3, [r9, #204]	; 0xcc
   1ec8c:	ldr	r2, [r0, #1984]	; 0x7c0
   1ec90:	and	r3, r3, #131072	; 0x20000
   1ec94:	ldr	r1, [r1, #244]	; 0xf4
   1ec98:	ldr	r0, [r0, #1988]	; 0x7c4
   1ec9c:	bl	1471c <pclose@plt+0x2560>
   1eca0:	mov	r6, r0
   1eca4:	b	1d4c0 <pclose@plt+0xb304>
   1eca8:	ldr	r6, [r9, #368]	; 0x170
   1ecac:	ldr	r3, [sp, #28]
   1ecb0:	ldr	r7, [r9, #204]	; 0xcc
   1ecb4:	cmp	r6, #0
   1ecb8:	and	r7, r7, #262144	; 0x40000
   1ecbc:	ldr	r3, [r3, #316]	; 0x13c
   1ecc0:	ldr	r5, [r9, #372]	; 0x174
   1ecc4:	beq	1ef84 <pclose@plt+0xcdc8>
   1ecc8:	mov	r0, r3
   1eccc:	str	r3, [sp, #32]
   1ecd0:	bl	11f7c <strlen@plt>
   1ecd4:	cmp	r6, r0
   1ecd8:	bge	1ef78 <pclose@plt+0xcdbc>
   1ecdc:	ldr	r3, [sp, #32]
   1ece0:	add	r3, r3, r6
   1ece4:	ldr	r2, [pc, #-1628]	; 1e690 <pclose@plt+0xc4d4>
   1ece8:	mov	r1, #512	; 0x200
   1ecec:	ldr	r0, [pc, #-1632]	; 1e694 <pclose@plt+0xc4d8>
   1ecf0:	bl	11fc4 <snprintf@plt>
   1ecf4:	cmp	r5, r0
   1ecf8:	bge	1de80 <pclose@plt+0xbcc4>
   1ecfc:	b	1e528 <pclose@plt+0xc36c>
   1ed00:	ldr	r2, [sp, #28]
   1ed04:	ldr	r3, [pc, #-1688]	; 1e674 <pclose@plt+0xc4b8>
   1ed08:	mov	r5, #0
   1ed0c:	ldr	r0, [r2, #724]	; 0x2d4
   1ed10:	ldr	r3, [r3]
   1ed14:	blx	r3
   1ed18:	ldr	ip, [pc, #-1700]	; 1e67c <pclose@plt+0xc4c0>
   1ed1c:	ldr	r2, [pc, #-1676]	; 1e698 <pclose@plt+0xc4dc>
   1ed20:	mov	r3, #128	; 0x80
   1ed24:	ldr	r7, [r9, #204]	; 0xcc
   1ed28:	mov	r1, r3
   1ed2c:	str	r2, [sp]
   1ed30:	strb	r5, [fp, #-4]
   1ed34:	ldr	r6, [ip, #2024]	; 0x7e8
   1ed38:	mov	r2, #1
   1ed3c:	and	r7, r7, #131072	; 0x20000
   1ed40:	str	r0, [sp, #4]
   1ed44:	ldr	r0, [pc, #-1712]	; 1e69c <pclose@plt+0xc4e0>
   1ed48:	bl	1218c <__snprintf_chk@plt>
   1ed4c:	cmp	r6, r0
   1ed50:	bge	1d8f4 <pclose@plt+0xb738>
   1ed54:	sub	r3, r6, #1
   1ed58:	cmp	r3, #126	; 0x7e
   1ed5c:	movhi	r3, #126	; 0x7e
   1ed60:	movhi	r6, #127	; 0x7f
   1ed64:	add	r3, fp, r3
   1ed68:	add	r2, fp, r6
   1ed6c:	mov	r1, #43	; 0x2b
   1ed70:	strb	r1, [r3, #-4]
   1ed74:	strb	r5, [r2, #-4]
   1ed78:	b	1d8f4 <pclose@plt+0xb738>
   1ed7c:	ldr	r3, [pc, #-1800]	; 1e67c <pclose@plt+0xc4c0>
   1ed80:	ldr	r2, [r9, #204]	; 0xcc
   1ed84:	ldr	r1, [r3, #1744]	; 0x6d0
   1ed88:	ldr	r3, [sp, #28]
   1ed8c:	and	r2, r2, #131072	; 0x20000
   1ed90:	ldr	r0, [r3, #12]
   1ed94:	bl	14844 <pclose@plt+0x2688>
   1ed98:	mov	r6, r0
   1ed9c:	b	1d4c0 <pclose@plt+0xb304>
   1eda0:	ldr	r2, [sp, #28]
   1eda4:	ldr	r3, [r9, #204]	; 0xcc
   1eda8:	ldr	r1, [r2, #256]	; 0x100
   1edac:	ldr	r2, [r2, #232]	; 0xe8
   1edb0:	and	r3, r3, #131072	; 0x20000
   1edb4:	add	r1, r1, r2
   1edb8:	ldr	r2, [pc, #-1860]	; 1e67c <pclose@plt+0xc4c0>
   1edbc:	mov	r0, r2
   1edc0:	ldr	r2, [r2, #1764]	; 0x6e4
   1edc4:	ldr	r0, [r0, #1768]	; 0x6e8
   1edc8:	bl	1471c <pclose@plt+0x2560>
   1edcc:	mov	r6, r0
   1edd0:	b	1d4c0 <pclose@plt+0xb304>
   1edd4:	ldr	r1, [pc, #-1888]	; 1e67c <pclose@plt+0xc4c0>
   1edd8:	ldr	r3, [r1, #2048]	; 0x800
   1eddc:	cmp	r3, #0
   1ede0:	blt	1d5dc <pclose@plt+0xb420>
   1ede4:	ldr	r2, [fp, #-4088]	; 0xfffff008
   1ede8:	cmp	r3, r2
   1edec:	bge	1d5dc <pclose@plt+0xb420>
   1edf0:	ldr	r4, [fp, #-3700]	; 0xfffff18c
   1edf4:	add	r2, r3, #1
   1edf8:	add	r4, r4, r3, lsl #11
   1edfc:	str	r2, [r1, #2048]	; 0x800
   1ee00:	mov	r0, r4
   1ee04:	mov	r1, r6
   1ee08:	bl	11ca0 <strcmp@plt>
   1ee0c:	cmp	r0, #0
   1ee10:	bne	1efdc <pclose@plt+0xce20>
   1ee14:	ldr	r0, [pc, #-1956]	; 1e678 <pclose@plt+0xc4bc>
   1ee18:	bl	12024 <putp@plt>
   1ee1c:	b	1d5dc <pclose@plt+0xb420>
   1ee20:	ldr	r0, [pc, #-1968]	; 1e678 <pclose@plt+0xc4bc>
   1ee24:	bl	12024 <putp@plt>
   1ee28:	mov	r0, r7
   1ee2c:	bl	12024 <putp@plt>
   1ee30:	ldr	ip, [pc, #-1980]	; 1e67c <pclose@plt+0xc4c0>
   1ee34:	ldr	r1, [fp, #-3700]	; 0xfffff18c
   1ee38:	ldr	r2, [fp, #-4088]	; 0xfffff008
   1ee3c:	ldr	r3, [ip, #2048]	; 0x800
   1ee40:	mov	r0, #0
   1ee44:	ldr	sl, [pc, #-1996]	; 1e680 <pclose@plt+0xc4c4>
   1ee48:	strb	r0, [r1, r3, lsl #11]
   1ee4c:	add	r3, r3, #1
   1ee50:	cmp	r3, r2
   1ee54:	strlt	r3, [ip, #2048]	; 0x800
   1ee58:	add	r3, r9, #584	; 0x248
   1ee5c:	str	r3, [sp, #28]
   1ee60:	ldr	r3, [sp, #40]	; 0x28
   1ee64:	add	r6, sp, #60	; 0x3c
   1ee68:	sub	r5, r3, #4
   1ee6c:	mov	r8, #0
   1ee70:	b	1ee8c <pclose@plt+0xccd0>
   1ee74:	mov	r0, r5
   1ee78:	bl	11c64 <strstr@plt>
   1ee7c:	cmp	r0, #0
   1ee80:	beq	1eee4 <pclose@plt+0xcd28>
   1ee84:	subs	r4, r0, r5
   1ee88:	bmi	1eee4 <pclose@plt+0xcd28>
   1ee8c:	strb	r8, [r5, r4]
   1ee90:	ldr	r1, [sp, #28]
   1ee94:	ldr	r2, [r9, #1376]	; 0x560
   1ee98:	mov	r3, #2048	; 0x800
   1ee9c:	str	r1, [sp, #8]
   1eea0:	str	r5, [sp, #4]
   1eea4:	mov	r1, r3
   1eea8:	str	r2, [sp, #12]
   1eeac:	str	r7, [sp, #16]
   1eeb0:	mov	r2, #1
   1eeb4:	str	sl, [sp]
   1eeb8:	mov	r0, r6
   1eebc:	bl	1218c <__snprintf_chk@plt>
   1eec0:	mov	r0, r6
   1eec4:	bl	12024 <putp@plt>
   1eec8:	ldr	r1, [r9, #1376]	; 0x560
   1eecc:	ldr	r3, [r9, #1380]	; 0x564
   1eed0:	ldrb	r2, [r1]
   1eed4:	add	r4, r4, r3
   1eed8:	add	r5, r5, r4
   1eedc:	cmp	r2, #0
   1eee0:	bne	1ee74 <pclose@plt+0xccb8>
   1eee4:	ldr	r1, [pc, #-2152]	; 1e684 <pclose@plt+0xc4c8>
   1eee8:	ldr	r2, [pc, #-2152]	; 1e688 <pclose@plt+0xc4cc>
   1eeec:	mov	r3, #2048	; 0x800
   1eef0:	str	r1, [sp, #8]
   1eef4:	str	r2, [sp]
   1eef8:	mov	r1, r3
   1eefc:	mov	r2, #1
   1ef00:	str	r5, [sp, #4]
   1ef04:	mov	r0, r6
   1ef08:	bl	1218c <__snprintf_chk@plt>
   1ef0c:	mov	r0, r6
   1ef10:	bl	12024 <putp@plt>
   1ef14:	ldr	r2, [sp, #40]	; 0x28
   1ef18:	mov	r3, #33	; 0x21
   1ef1c:	sub	r0, r2, #4
   1ef20:	strb	r3, [fp, #-1412]	; 0xfffffa7c
   1ef24:	b	1d5e4 <pclose@plt+0xb428>
   1ef28:	ldr	r3, [r5, #8]
   1ef2c:	mov	r0, r6
   1ef30:	blx	r3
   1ef34:	cmp	r0, #0
   1ef38:	bne	1d81c <pclose@plt+0xb660>
   1ef3c:	ldr	r3, [r5, #24]
   1ef40:	cmp	r3, #0
   1ef44:	beq	1d7d8 <pclose@plt+0xb61c>
   1ef48:	ldr	r0, [pc, #-2244]	; 1e68c <pclose@plt+0xc4d0>
   1ef4c:	b	1d5e4 <pclose@plt+0xb428>
   1ef50:	ldr	r3, [r5, #4]
   1ef54:	mov	r0, r6
   1ef58:	blx	r3
   1ef5c:	ldr	r3, [r5, #24]
   1ef60:	cmp	r0, #0
   1ef64:	blt	1d820 <pclose@plt+0xb664>
   1ef68:	cmp	r3, #0
   1ef6c:	beq	1d7d8 <pclose@plt+0xb61c>
   1ef70:	ldr	r0, [pc, #-2284]	; 1e68c <pclose@plt+0xc4d0>
   1ef74:	b	1d5e4 <pclose@plt+0xb428>
   1ef78:	ldr	r3, [pc, #-2292]	; 1e68c <pclose@plt+0xc4d0>
   1ef7c:	b	1ece4 <pclose@plt+0xcb28>
   1ef80:	mov	r3, r2
   1ef84:	ldr	r2, [pc, #-2300]	; 1e690 <pclose@plt+0xc4d4>
   1ef88:	mov	r1, #512	; 0x200
   1ef8c:	ldr	r0, [pc, #-2304]	; 1e694 <pclose@plt+0xc4d8>
   1ef90:	bl	11fc4 <snprintf@plt>
   1ef94:	cmp	r5, r0
   1ef98:	bge	1de80 <pclose@plt+0xbcc4>
   1ef9c:	b	1e864 <pclose@plt+0xc6a8>
   1efa0:	ldr	r1, [pc, #-2320]	; 1e698 <pclose@plt+0xc4dc>
   1efa4:	mov	r3, #128	; 0x80
   1efa8:	mov	r7, #0
   1efac:	stm	sp, {r1, r2}
   1efb0:	ldr	r0, [pc, #-2332]	; 1e69c <pclose@plt+0xc4e0>
   1efb4:	mov	r1, r3
   1efb8:	mov	r2, #1
   1efbc:	strb	r7, [fp, #-4]
   1efc0:	bl	1218c <__snprintf_chk@plt>
   1efc4:	cmp	r0, r6
   1efc8:	ble	1d77c <pclose@plt+0xb5c0>
   1efcc:	b	1d758 <pclose@plt+0xb59c>
   1efd0:	ldr	r3, [pc, #-2360]	; 1e6a0 <pclose@plt+0xc4e4>
   1efd4:	str	r3, [sp, #44]	; 0x2c
   1efd8:	b	1e27c <pclose@plt+0xc0c0>
   1efdc:	mov	r1, r6
   1efe0:	mov	r0, r4
   1efe4:	bl	11e68 <strcpy@plt>
   1efe8:	mov	r0, r4
   1efec:	bl	12024 <putp@plt>
   1eff0:	b	1d5dc <pclose@plt+0xb420>
   1eff4:	ldr	r0, [pc, #-2392]	; 1e6a4 <pclose@plt+0xc4e8>
   1eff8:	ldr	r1, [pc, #-2392]	; 1e6a8 <pclose@plt+0xc4ec>
   1effc:	mov	r3, #131072	; 0x20000
   1f000:	stmib	sp, {r0, r2}
   1f004:	str	r1, [sp]
   1f008:	mov	r2, #1
   1f00c:	mov	r1, r3
   1f010:	ldr	r0, [pc, #-2412]	; 1e6ac <pclose@plt+0xc4f0>
   1f014:	bl	1218c <__snprintf_chk@plt>
   1f018:	ldr	r2, [pc, #-2420]	; 1e6ac <pclose@plt+0xc4f0>
   1f01c:	ldr	r7, [r9, #204]	; 0xcc
   1f020:	b	1e748 <pclose@plt+0xc58c>
   1f024:	ldr	r1, [sp, #48]	; 0x30
   1f028:	ldr	r2, [pc, #-2432]	; 1e6b0 <pclose@plt+0xc4f4>
   1f02c:	mov	r3, #128	; 0x80
   1f030:	str	r1, [sp, #4]
   1f034:	str	r2, [sp]
   1f038:	str	r6, [sp, #8]
   1f03c:	mov	r1, r3
   1f040:	mov	r2, #1
   1f044:	ldr	r0, [pc, #-2424]	; 1e6d4 <pclose@plt+0xc518>
   1f048:	bl	1218c <__snprintf_chk@plt>
   1f04c:	cmp	r5, r0
   1f050:	bge	1e27c <pclose@plt+0xc0c0>
   1f054:	ldr	ip, [sp, #48]	; 0x30
   1f058:	ldr	r3, [pc, #-2476]	; 1e6b4 <pclose@plt+0xc4f8>
   1f05c:	lsr	lr, r7, #6
   1f060:	umull	r0, r1, ip, r3
   1f064:	ldr	r3, [pc, #-2484]	; 1e6b8 <pclose@plt+0xc4fc>
   1f068:	lsr	r2, r1, #5
   1f06c:	umull	r0, r1, lr, r3
   1f070:	rsb	r2, r2, r2, lsl #4
   1f074:	strd	r0, [sp, #48]	; 0x30
   1f078:	ldr	r3, [sp, #52]	; 0x34
   1f07c:	ldr	r0, [pc, #-2504]	; 1e6bc <pclose@plt+0xc500>
   1f080:	sub	r2, ip, r2, lsl #2
   1f084:	lsr	r6, r3, #2
   1f088:	mov	r3, #128	; 0x80
   1f08c:	str	r2, [sp, #8]
   1f090:	stm	sp, {r0, r6}
   1f094:	mov	r1, r3
   1f098:	mov	r2, #1
   1f09c:	ldr	r0, [pc, #-2512]	; 1e6d4 <pclose@plt+0xc518>
   1f0a0:	bl	1218c <__snprintf_chk@plt>
   1f0a4:	cmp	r5, r0
   1f0a8:	bge	1e27c <pclose@plt+0xc0c0>
   1f0ac:	ldr	r2, [pc, #-2548]	; 1e6c0 <pclose@plt+0xc504>
   1f0b0:	mov	r3, #128	; 0x80
   1f0b4:	mov	r1, r3
   1f0b8:	stm	sp, {r2, r6}
   1f0bc:	ldr	r0, [pc, #-2544]	; 1e6d4 <pclose@plt+0xc518>
   1f0c0:	mov	r2, #1
   1f0c4:	bl	1218c <__snprintf_chk@plt>
   1f0c8:	cmp	r5, r0
   1f0cc:	bge	1e27c <pclose@plt+0xc0c0>
   1f0d0:	ldr	r1, [pc, #-2580]	; 1e6c4 <pclose@plt+0xc508>
   1f0d4:	ldr	r2, [pc, #-2580]	; 1e6c8 <pclose@plt+0xc50c>
   1f0d8:	mov	r3, #128	; 0x80
   1f0dc:	umull	r0, r1, r7, r1
   1f0e0:	str	r2, [sp]
   1f0e4:	strd	r0, [sp, #48]	; 0x30
   1f0e8:	ldr	r2, [sp, #52]	; 0x34
   1f0ec:	mov	r1, r3
   1f0f0:	ldr	r0, [pc, #-2596]	; 1e6d4 <pclose@plt+0xc518>
   1f0f4:	lsr	r2, r2, #23
   1f0f8:	str	r2, [sp, #4]
   1f0fc:	mov	r2, #1
   1f100:	bl	1218c <__snprintf_chk@plt>
   1f104:	cmp	r5, r0
   1f108:	bge	1e27c <pclose@plt+0xc0c0>
   1f10c:	ldr	r3, [pc, #-2632]	; 1e6cc <pclose@plt+0xc510>
   1f110:	ldr	r2, [pc, #-2632]	; 1e6d0 <pclose@plt+0xc514>
   1f114:	umull	r0, r1, r7, r3
   1f118:	str	r2, [sp]
   1f11c:	mov	r3, #128	; 0x80
   1f120:	lsr	r1, r1, #24
   1f124:	mov	r2, #1
   1f128:	str	r1, [sp, #4]
   1f12c:	ldr	r0, [pc, #-2656]	; 1e6d4 <pclose@plt+0xc518>
   1f130:	mov	r1, r3
   1f134:	bl	1218c <__snprintf_chk@plt>
   1f138:	cmp	r5, r0
   1f13c:	movlt	r3, #63	; 0x3f
   1f140:	ldrlt	r2, [pc, #-2676]	; 1e6d4 <pclose@plt+0xc518>
   1f144:	strhlt	r3, [r2]
   1f148:	b	1e27c <pclose@plt+0xc0c0>
   1f14c:	tst	r3, #256	; 0x100
   1f150:	bne	1d4cc <pclose@plt+0xb310>
   1f154:	b	1d638 <pclose@plt+0xb47c>
   1f158:	bl	11da8 <__stack_chk_fail@plt>
   1f15c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f160:	sub	sp, sp, #2080	; 0x820
   1f164:	ldr	r5, [pc, #988]	; 1f548 <pclose@plt+0xd38c>
   1f168:	ldr	r8, [pc, #988]	; 1f54c <pclose@plt+0xd390>
   1f16c:	sub	sp, sp, #4
   1f170:	mov	r4, r0
   1f174:	add	r3, r0, #812	; 0x32c
   1f178:	ldr	r0, [pc, #976]	; 1f550 <pclose@plt+0xd394>
   1f17c:	add	r3, r3, #2
   1f180:	add	lr, r4, #584	; 0x248
   1f184:	sub	r2, r5, #2848	; 0xb20
   1f188:	sub	r2, r2, #8
   1f18c:	ldr	ip, [r8]
   1f190:	str	r3, [sp, #8]
   1f194:	add	r6, sp, #28
   1f198:	mov	r3, #2048	; 0x800
   1f19c:	str	r2, [sp, #12]
   1f1a0:	stm	sp, {r0, lr}
   1f1a4:	mov	r7, r1
   1f1a8:	mov	r0, r6
   1f1ac:	mov	r1, r3
   1f1b0:	mov	r2, #1
   1f1b4:	str	ip, [sp, #2076]	; 0x81c
   1f1b8:	bl	1218c <__snprintf_chk@plt>
   1f1bc:	ldr	r3, [r5, #-3988]	; 0xfffff06c
   1f1c0:	cmp	r3, #0
   1f1c4:	beq	1f420 <pclose@plt+0xd264>
   1f1c8:	cmp	r0, #0
   1f1cc:	movlt	r2, r6
   1f1d0:	blt	1f218 <pclose@plt+0xd05c>
   1f1d4:	ldr	r2, [pc, #888]	; 1f554 <pclose@plt+0xd398>
   1f1d8:	cmp	r0, r2
   1f1dc:	addls	r2, r6, r0
   1f1e0:	addhi	r2, r6, r2
   1f1e4:	cmp	r2, r6
   1f1e8:	bls	1f218 <pclose@plt+0xd05c>
   1f1ec:	ldrb	r3, [r2, #-1]
   1f1f0:	cmp	r3, #32
   1f1f4:	bne	1f218 <pclose@plt+0xd05c>
   1f1f8:	sub	r3, r2, #1
   1f1fc:	b	1f20c <pclose@plt+0xd050>
   1f200:	ldrb	r1, [r3, #-1]!
   1f204:	cmp	r1, #32
   1f208:	bne	1f218 <pclose@plt+0xd05c>
   1f20c:	cmp	r6, r3
   1f210:	mov	r2, r3
   1f214:	bne	1f200 <pclose@plt+0xd044>
   1f218:	mov	r3, #0
   1f21c:	mov	r0, r6
   1f220:	strb	r3, [r2]
   1f224:	bl	12024 <putp@plt>
   1f228:	ldr	r6, [pc, #808]	; 1f558 <pclose@plt+0xd39c>
   1f22c:	ldr	ip, [r4, #204]	; 0xcc
   1f230:	ldr	fp, [r4, #1384]	; 0x568
   1f234:	ldr	r2, [r6, #12]
   1f238:	tst	ip, #2
   1f23c:	mov	r9, r2
   1f240:	bne	1f46c <pclose@plt+0xd2b0>
   1f244:	tst	ip, #4
   1f248:	movne	r3, #1
   1f24c:	mvneq	r3, #0
   1f250:	str	r3, [r6]
   1f254:	ldr	r3, [r4, #200]	; 0xc8
   1f258:	ldr	lr, [pc, #764]	; 1f55c <pclose@plt+0xd3a0>
   1f25c:	mov	r1, r2
   1f260:	add	r3, r3, r3, lsl #2
   1f264:	mov	r0, fp
   1f268:	add	r3, lr, r3, lsl #2
   1f26c:	mov	r2, #4
   1f270:	and	lr, ip, #64	; 0x40
   1f274:	ldr	r3, [r3, #896]	; 0x380
   1f278:	and	ip, ip, #128	; 0x80
   1f27c:	str	lr, [r6, #3116]	; 0xc2c
   1f280:	str	ip, [r5, #-3152]	; 0xfffff3b0
   1f284:	bl	1212c <qsort@plt>
   1f288:	ldr	r9, [r6, #12]
   1f28c:	ldr	r3, [r4, #344]	; 0x158
   1f290:	ldr	r5, [r4, #364]	; 0x16c
   1f294:	cmp	r3, r7
   1f298:	addlt	r7, r3, #1
   1f29c:	ldr	r3, [r4, #204]	; 0xcc
   1f2a0:	cmp	r7, #1
   1f2a4:	movle	r2, #0
   1f2a8:	movgt	r2, #1
   1f2ac:	ands	r3, r3, #32
   1f2b0:	beq	1f2c8 <pclose@plt+0xd10c>
   1f2b4:	ldr	r1, [r4, #380]	; 0x17c
   1f2b8:	cmp	r1, #0
   1f2bc:	lsleq	fp, r5, #2
   1f2c0:	moveq	sl, #1
   1f2c4:	beq	1f3dc <pclose@plt+0xd220>
   1f2c8:	cmp	r5, r9
   1f2cc:	movge	r9, #0
   1f2d0:	andlt	r9, r2, #1
   1f2d4:	cmp	r9, #0
   1f2d8:	moveq	sl, #1
   1f2dc:	beq	1f3e8 <pclose@plt+0xd22c>
   1f2e0:	lsl	r9, r5, #2
   1f2e4:	mov	sl, #1
   1f2e8:	b	1f340 <pclose@plt+0xd184>
   1f2ec:	cmp	r3, #117	; 0x75
   1f2f0:	beq	1f408 <pclose@plt+0xd24c>
   1f2f4:	cmp	r3, #0
   1f2f8:	ldrne	r3, [r4, #384]	; 0x180
   1f2fc:	beq	1f39c <pclose@plt+0xd1e0>
   1f300:	clz	r3, r3
   1f304:	lsr	r3, r3, #5
   1f308:	cmp	r3, #0
   1f30c:	bne	1f39c <pclose@plt+0xd1e0>
   1f310:	ldr	r2, [r6, #12]
   1f314:	add	r5, r5, #1
   1f318:	cmp	r2, r5
   1f31c:	movle	r3, #0
   1f320:	movgt	r3, #1
   1f324:	cmp	sl, r7
   1f328:	movge	r3, #0
   1f32c:	cmp	r3, #0
   1f330:	add	r9, r9, #4
   1f334:	beq	1f3e8 <pclose@plt+0xd22c>
   1f338:	ldr	r3, [r4, #204]	; 0xcc
   1f33c:	and	r3, r3, #32
   1f340:	ldr	r2, [r4, #1384]	; 0x568
   1f344:	cmp	r3, #0
   1f348:	ldr	r1, [r2, r9]
   1f34c:	bne	1f35c <pclose@plt+0xd1a0>
   1f350:	ldr	r3, [r1, #16]
   1f354:	cmp	r3, #0
   1f358:	beq	1f310 <pclose@plt+0xd154>
   1f35c:	ldr	r3, [r4, #380]	; 0x17c
   1f360:	cmp	r3, #85	; 0x55
   1f364:	bne	1f2ec <pclose@plt+0xd130>
   1f368:	ldr	r2, [r4, #376]	; 0x178
   1f36c:	ldr	r0, [r1, #692]	; 0x2b4
   1f370:	ldr	r3, [r4, #384]	; 0x180
   1f374:	cmp	r0, r2
   1f378:	beq	1f308 <pclose@plt+0xd14c>
   1f37c:	ldr	r0, [r1, #700]	; 0x2bc
   1f380:	cmp	r2, r0
   1f384:	beq	1f308 <pclose@plt+0xd14c>
   1f388:	ldr	r0, [r1, #708]	; 0x2c4
   1f38c:	cmp	r2, r0
   1f390:	bne	1f410 <pclose@plt+0xd254>
   1f394:	cmp	r3, #0
   1f398:	beq	1f310 <pclose@plt+0xd154>
   1f39c:	mov	r0, r4
   1f3a0:	bl	1d2d0 <pclose@plt+0xb114>
   1f3a4:	ldrb	r3, [r0]
   1f3a8:	cmp	r3, #0
   1f3ac:	addne	sl, sl, #1
   1f3b0:	b	1f310 <pclose@plt+0xd154>
   1f3b4:	ldr	r3, [r4, #1384]	; 0x568
   1f3b8:	mov	r0, r4
   1f3bc:	add	r5, r5, #1
   1f3c0:	ldr	r1, [r3, fp]
   1f3c4:	bl	1d2d0 <pclose@plt+0xb114>
   1f3c8:	ldr	r9, [r6, #12]
   1f3cc:	add	fp, fp, #4
   1f3d0:	ldrb	r3, [r0]
   1f3d4:	cmp	r3, #0
   1f3d8:	addne	sl, sl, #1
   1f3dc:	cmp	sl, r7
   1f3e0:	cmplt	r5, r9
   1f3e4:	blt	1f3b4 <pclose@plt+0xd1f8>
   1f3e8:	ldr	r2, [sp, #2076]	; 0x81c
   1f3ec:	ldr	r3, [r8]
   1f3f0:	mov	r0, sl
   1f3f4:	cmp	r2, r3
   1f3f8:	bne	1f544 <pclose@plt+0xd388>
   1f3fc:	add	sp, sp, #2080	; 0x820
   1f400:	add	sp, sp, #4
   1f404:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f408:	ldr	r2, [r4, #376]	; 0x178
   1f40c:	ldr	r3, [r4, #384]	; 0x180
   1f410:	ldr	r0, [r1, #684]	; 0x2ac
   1f414:	cmp	r0, r2
   1f418:	bne	1f300 <pclose@plt+0xd144>
   1f41c:	b	1f308 <pclose@plt+0xd14c>
   1f420:	ldr	r2, [pc, #308]	; 1f55c <pclose@plt+0xd3a0>
   1f424:	ldr	r3, [r2, #2048]	; 0x800
   1f428:	cmp	r3, #0
   1f42c:	blt	1f228 <pclose@plt+0xd06c>
   1f430:	ldr	r1, [r5, #-4088]	; 0xfffff008
   1f434:	cmp	r3, r1
   1f438:	bge	1f228 <pclose@plt+0xd06c>
   1f43c:	ldr	r9, [r5, #-3700]	; 0xfffff18c
   1f440:	add	r1, r3, #1
   1f444:	add	r9, r9, r3, lsl #11
   1f448:	str	r1, [r2, #2048]	; 0x800
   1f44c:	mov	r0, r9
   1f450:	mov	r1, r6
   1f454:	bl	11ca0 <strcmp@plt>
   1f458:	cmp	r0, #0
   1f45c:	bne	1f50c <pclose@plt+0xd350>
   1f460:	ldr	r0, [pc, #248]	; 1f560 <pclose@plt+0xd3a4>
   1f464:	bl	12024 <putp@plt>
   1f468:	b	1f228 <pclose@plt+0xd06c>
   1f46c:	ldr	sl, [r6, #8]
   1f470:	str	fp, [r6, #16]
   1f474:	cmp	sl, #0
   1f478:	bne	1f4f8 <pclose@plt+0xd33c>
   1f47c:	ldr	r3, [r5, #1256]	; 0x4e8
   1f480:	cmp	r3, r2
   1f484:	blt	1f524 <pclose@plt+0xd368>
   1f488:	mov	r1, r2
   1f48c:	mov	r0, fp
   1f490:	ldr	r3, [pc, #204]	; 1f564 <pclose@plt+0xd3a8>
   1f494:	mov	r2, #4
   1f498:	bl	1212c <qsort@plt>
   1f49c:	ldr	r9, [r6, #12]
   1f4a0:	ldr	fp, [r6, #16]
   1f4a4:	subs	r2, r9, #0
   1f4a8:	subgt	r5, fp, #4
   1f4ac:	addgt	r3, r5, r2, lsl #2
   1f4b0:	bgt	1f4c4 <pclose@plt+0xd308>
   1f4b4:	b	1f4f8 <pclose@plt+0xd33c>
   1f4b8:	cmp	r3, r5
   1f4bc:	add	sl, sl, #1
   1f4c0:	beq	1f4f8 <pclose@plt+0xd33c>
   1f4c4:	ldr	r1, [r5, #4]!
   1f4c8:	ldrb	r1, [r1, #23]
   1f4cc:	cmp	r1, #0
   1f4d0:	bne	1f4b8 <pclose@plt+0xd2fc>
   1f4d4:	mov	r0, sl
   1f4d8:	str	r2, [sp, #20]
   1f4dc:	str	r3, [sp, #16]
   1f4e0:	bl	136f4 <pclose@plt+0x1538>
   1f4e4:	ldr	r3, [sp, #16]
   1f4e8:	ldr	r2, [sp, #20]
   1f4ec:	cmp	r3, r5
   1f4f0:	add	sl, sl, #1
   1f4f4:	bne	1f4c4 <pclose@plt+0xd308>
   1f4f8:	lsl	r2, r2, #2
   1f4fc:	mov	r0, fp
   1f500:	ldr	r1, [r6, #20]
   1f504:	bl	11d60 <memcpy@plt>
   1f508:	b	1f28c <pclose@plt+0xd0d0>
   1f50c:	mov	r1, r6
   1f510:	mov	r0, r9
   1f514:	bl	11e68 <strcpy@plt>
   1f518:	mov	r0, r9
   1f51c:	bl	12024 <putp@plt>
   1f520:	b	1f228 <pclose@plt+0xd06c>
   1f524:	lsl	r1, r2, #2
   1f528:	ldr	r0, [r6, #20]
   1f52c:	str	r2, [r5, #1256]	; 0x4e8
   1f530:	str	r2, [sp, #16]
   1f534:	bl	14fb4 <pclose@plt+0x2df8>
   1f538:	ldr	r2, [sp, #16]
   1f53c:	str	r0, [r6, #20]
   1f540:	b	1f488 <pclose@plt+0xd2cc>
   1f544:	bl	11da8 <__stack_chk_fail@plt>
   1f548:	andeq	r9, r3, r8, asr #22
   1f54c:	strdeq	r6, [r3], -r0
   1f550:	andeq	r3, r2, ip, ror #5
   1f554:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1f558:	andeq	r7, r3, r0, asr fp
   1f55c:	andeq	r7, r3, r8
   1f560:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   1f564:	andeq	r3, r1, r4, lsr #15
   1f568:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f56c:	vpush	{d8}
   1f570:	ldr	r3, [pc, #1476]	; 1fb3c <pclose@plt+0xd980>
   1f574:	ldr	r6, [pc, #1476]	; 1fb40 <pclose@plt+0xd984>
   1f578:	sub	sp, sp, #2704	; 0xa90
   1f57c:	ldr	r3, [r3]
   1f580:	sub	sp, sp, #12
   1f584:	ldr	sl, [r6, #4]
   1f588:	str	r3, [sp, #2708]	; 0xa94
   1f58c:	ldr	r3, [r6, #24]
   1f590:	cmp	r3, #0
   1f594:	bne	1fdb4 <pclose@plt+0xdbf8>
   1f598:	ldr	r5, [pc, #1504]	; 1fb80 <pclose@plt+0xd9c4>
   1f59c:	ldr	r3, [r5, #2048]	; 0x800
   1f5a0:	cmn	r3, #1
   1f5a4:	beq	1fdc8 <pclose@plt+0xdc0c>
   1f5a8:	ldr	r4, [pc, #1500]	; 1fb8c <pclose@plt+0xd9d0>
   1f5ac:	ldr	r3, [r4, #-3988]	; 0xfffff06c
   1f5b0:	cmp	r3, #0
   1f5b4:	subeq	r0, r4, #2912	; 0xb60
   1f5b8:	ldrne	r0, [pc, #1412]	; 1fb44 <pclose@plt+0xd988>
   1f5bc:	subeq	r0, r0, #8
   1f5c0:	bl	12024 <putp@plt>
   1f5c4:	mov	r0, #0
   1f5c8:	bl	13dc0 <pclose@plt+0x1c04>
   1f5cc:	bl	16174 <pclose@plt+0x3fb8>
   1f5d0:	ldr	r7, [r6, #4]
   1f5d4:	mov	r8, #0
   1f5d8:	str	r8, [r4, #-1768]	; 0xfffff918
   1f5dc:	ldr	r1, [r7, #204]	; 0xcc
   1f5e0:	str	r8, [r5, #2048]	; 0x800
   1f5e4:	ands	r2, r1, #16384	; 0x4000
   1f5e8:	str	r8, [r6, #8]
   1f5ec:	ldr	r3, [r4, #-4088]	; 0xfffff008
   1f5f0:	beq	1f600 <pclose@plt+0xd444>
   1f5f4:	cmp	r3, #2
   1f5f8:	movle	r2, r8
   1f5fc:	bgt	1fcd4 <pclose@plt+0xdb18>
   1f600:	tst	r1, #8192	; 0x2000
   1f604:	beq	1f778 <pclose@plt+0xd5bc>
   1f608:	add	r1, r2, #2
   1f60c:	sub	r0, r3, #1
   1f610:	cmp	r1, r0
   1f614:	blt	1fbc0 <pclose@plt+0xda04>
   1f618:	ldr	r1, [sl, #204]	; 0xcc
   1f61c:	sub	r3, r3, r2
   1f620:	ldr	r2, [r5, #24]
   1f624:	sub	r3, r3, #1
   1f628:	cmp	r2, #0
   1f62c:	bic	r2, r1, #65536	; 0x10000
   1f630:	str	r3, [r4, #1260]	; 0x4ec
   1f634:	str	r2, [sl, #204]	; 0xcc
   1f638:	beq	1f6cc <pclose@plt+0xd510>
   1f63c:	tst	r1, #16
   1f640:	bne	1f6cc <pclose@plt+0xd510>
   1f644:	ldr	r0, [pc, #1276]	; 1fb48 <pclose@plt+0xd98c>
   1f648:	bl	12024 <putp@plt>
   1f64c:	ldr	r3, [r5, #24]
   1f650:	ldr	r8, [r4, #1260]	; 0x4ec
   1f654:	cmp	r3, #0
   1f658:	bne	1f710 <pclose@plt+0xd554>
   1f65c:	ldr	r3, [sl, #208]	; 0xd0
   1f660:	mov	r1, r8
   1f664:	cmp	r3, #0
   1f668:	moveq	r3, r8
   1f66c:	str	r3, [sl, #344]	; 0x158
   1f670:	mov	r0, sl
   1f674:	bl	1f15c <pclose@plt+0xcfa0>
   1f678:	ldr	r3, [r4, #1260]	; 0x4ec
   1f67c:	cmp	r3, r0
   1f680:	bgt	1f744 <pclose@plt+0xd588>
   1f684:	ldr	r3, [pc, #1216]	; 1fb4c <pclose@plt+0xd990>
   1f688:	ldr	r0, [r3]
   1f68c:	bl	11ce8 <fflush@plt>
   1f690:	ldr	r1, [r6, #4092]	; 0xffc
   1f694:	cmp	r1, #0
   1f698:	beq	1fda4 <pclose@plt+0xdbe8>
   1f69c:	ldr	r3, [r5, #600]	; 0x258
   1f6a0:	cmp	r3, #0
   1f6a4:	blt	1fd2c <pclose@plt+0xdb70>
   1f6a8:	ldr	r3, [pc, #1164]	; 1fb3c <pclose@plt+0xd980>
   1f6ac:	ldr	r2, [sp, #2708]	; 0xa94
   1f6b0:	ldr	r3, [r3]
   1f6b4:	cmp	r2, r3
   1f6b8:	bne	20410 <pclose@plt+0xe254>
   1f6bc:	add	sp, sp, #2704	; 0xa90
   1f6c0:	add	sp, sp, #12
   1f6c4:	vpop	{d8}
   1f6c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f6cc:	tst	r1, #524288	; 0x80000
   1f6d0:	beq	1f644 <pclose@plt+0xd488>
   1f6d4:	ldr	r1, [r6, #12]
   1f6d8:	ldr	r2, [pc, #1136]	; 1fb50 <pclose@plt+0xd994>
   1f6dc:	mov	r3, #2048	; 0x800
   1f6e0:	str	r1, [sp, #4]
   1f6e4:	str	r2, [sp]
   1f6e8:	mov	r1, r3
   1f6ec:	mov	r2, #1
   1f6f0:	add	r0, sp, #660	; 0x294
   1f6f4:	bl	1218c <__snprintf_chk@plt>
   1f6f8:	add	r0, sp, #660	; 0x294
   1f6fc:	bl	12024 <putp@plt>
   1f700:	ldr	r3, [r5, #24]
   1f704:	ldr	r8, [r4, #1260]	; 0x4ec
   1f708:	cmp	r3, #0
   1f70c:	beq	1f65c <pclose@plt+0xd4a0>
   1f710:	mov	sl, #0
   1f714:	ldr	r7, [pc, #1080]	; 1fb54 <pclose@plt+0xd998>
   1f718:	mov	r9, sl
   1f71c:	ldr	r3, [r7, #204]	; 0xcc
   1f720:	ands	r3, r3, #16
   1f724:	bne	1fab0 <pclose@plt+0xd8f4>
   1f728:	cmp	sl, r8
   1f72c:	bge	1f684 <pclose@plt+0xd4c8>
   1f730:	add	r9, r9, #1
   1f734:	add	r7, r7, #1392	; 0x570
   1f738:	cmp	r9, #4
   1f73c:	add	r7, r7, #4
   1f740:	bne	1f71c <pclose@plt+0xd560>
   1f744:	ldr	r0, [pc, #1036]	; 1fb58 <pclose@plt+0xd99c>
   1f748:	bl	12024 <putp@plt>
   1f74c:	ldr	r3, [r5, #2048]	; 0x800
   1f750:	ldr	r2, [r4, #-3704]	; 0xfffff188
   1f754:	ldr	r0, [r4, #-3700]	; 0xfffff18c
   1f758:	lsl	r3, r3, #11
   1f75c:	sub	r2, r2, r3
   1f760:	add	r0, r0, r3
   1f764:	mov	r1, #0
   1f768:	bl	11fe8 <memset@plt>
   1f76c:	b	1f684 <pclose@plt+0xd4c8>
   1f770:	ldr	r2, [r4, #-1768]	; 0xfffff918
   1f774:	ldr	r3, [r4, #-4088]	; 0xfffff008
   1f778:	tst	r1, #4096	; 0x1000
   1f77c:	beq	1f618 <pclose@plt+0xd45c>
   1f780:	add	r1, r2, #2
   1f784:	sub	r0, r3, #1
   1f788:	cmp	r1, r0
   1f78c:	bge	1f618 <pclose@plt+0xd45c>
   1f790:	ldr	r3, [r5, #2064]	; 0x810
   1f794:	ldr	r9, [pc, #980]	; 1fb70 <pclose@plt+0xd9b4>
   1f798:	cmp	r3, #0
   1f79c:	beq	2029c <pclose@plt+0xe0e0>
   1f7a0:	ldr	r3, [pc, #948]	; 1fb5c <pclose@plt+0xd9a0>
   1f7a4:	ldr	r8, [r7, #216]	; 0xd8
   1f7a8:	ldr	r3, [r3]
   1f7ac:	cmp	r8, #0
   1f7b0:	vmov	s15, r3
   1f7b4:	vcvt.f32.u32	s12, s15
   1f7b8:	beq	1ff08 <pclose@plt+0xdd4c>
   1f7bc:	vcvt.f64.f32	d6, s12
   1f7c0:	vldr	d7, [pc, #864]	; 1fb28 <pclose@plt+0xd96c>
   1f7c4:	ldr	r1, [pc, #1000]	; 1fbb4 <pclose@plt+0xd9f8>
   1f7c8:	ldr	r2, [pc, #980]	; 1fba4 <pclose@plt+0xd9e8>
   1f7cc:	vldr	s9, [pc, #868]	; 1fb38 <pclose@plt+0xd97c>
   1f7d0:	ldr	r1, [r1]
   1f7d4:	ldr	r2, [r2]
   1f7d8:	sub	r3, r3, r1
   1f7dc:	vdiv.f64	d5, d7, d6
   1f7e0:	sub	r3, r3, r2
   1f7e4:	vmov	s15, r2
   1f7e8:	vmov	s14, r3
   1f7ec:	vcvt.f32.u32	s12, s15
   1f7f0:	vcvt.f32.u32	s14, s14
   1f7f4:	vcvt.f64.f32	d6, s12
   1f7f8:	vcvt.f64.f32	d7, s14
   1f7fc:	vmul.f64	d6, d6, d5
   1f800:	vmul.f64	d7, d7, d5
   1f804:	vcvt.f32.f64	s12, d6
   1f808:	vcvt.f32.f64	s14, d7
   1f80c:	vadd.f32	s17, s12, s14
   1f810:	vcmpe.f32	s17, s9
   1f814:	vmrs	APSR_nzcv, fpscr
   1f818:	bgt	20278 <pclose@plt+0xe0bc>
   1f81c:	vcmpe.f32	s14, #0.0
   1f820:	vmrs	APSR_nzcv, fpscr
   1f824:	bmi	20278 <pclose@plt+0xe0bc>
   1f828:	ldr	r3, [pc, #888]	; 1fba8 <pclose@plt+0xd9ec>
   1f82c:	ldr	r3, [r3]
   1f830:	cmp	r3, #0
   1f834:	beq	20294 <pclose@plt+0xe0d8>
   1f838:	vmov	s15, r3
   1f83c:	vldr	d3, [pc, #740]	; 1fb28 <pclose@plt+0xd96c>
   1f840:	ldr	r3, [pc, #872]	; 1fbb0 <pclose@plt+0xd9f4>
   1f844:	vcvt.f32.u32	s10, s15
   1f848:	vldr	s15, [r3]
   1f84c:	vcvt.f32.u32	s15, s15
   1f850:	vcvt.f64.f32	d5, s10
   1f854:	vdiv.f64	d4, d3, d5
   1f858:	vcvt.f64.f32	d5, s15
   1f85c:	vmul.f64	d5, d5, d4
   1f860:	vcvt.f32.f64	s16, d5
   1f864:	ldr	r7, [pc, #756]	; 1fb60 <pclose@plt+0xd9a4>
   1f868:	vldr	d5, [pc, #704]	; 1fb30 <pclose@plt+0xd974>
   1f86c:	ldr	r1, [r4, #-3692]	; 0xfffff194
   1f870:	vldr	s15, [r7, #-8]
   1f874:	sub	r3, r8, #1
   1f878:	ldr	r8, [pc, #740]	; 1fb64 <pclose@plt+0xd9a8>
   1f87c:	vmul.f32	s12, s12, s15
   1f880:	vmul.f32	s14, s15, s14
   1f884:	add	r8, r8, r3, lsl #4
   1f888:	mov	r3, #128	; 0x80
   1f88c:	ldr	fp, [r8, #412]	; 0x19c
   1f890:	vcvt.f64.f32	d6, s12
   1f894:	vcvt.f64.f32	d7, s14
   1f898:	vadd.f64	d6, d6, d5
   1f89c:	vadd.f64	d7, d7, d5
   1f8a0:	vcvt.s32.f64	s13, d6
   1f8a4:	vcvt.s32.f64	s15, d7
   1f8a8:	vmov	r2, s13
   1f8ac:	vmov	r0, s15
   1f8b0:	vstr	s15, [sp, #60]	; 0x3c
   1f8b4:	add	r0, r2, r0
   1f8b8:	cmp	r0, r1
   1f8bc:	subgt	r1, r1, r2
   1f8c0:	strgt	r1, [sp, #60]	; 0x3c
   1f8c4:	ldr	r1, [r8, #400]	; 0x190
   1f8c8:	add	r0, sp, #148	; 0x94
   1f8cc:	stm	sp, {r1, r2, fp}
   1f8d0:	mov	r1, r3
   1f8d4:	mov	r2, #1
   1f8d8:	bl	1218c <__snprintf_chk@plt>
   1f8dc:	ldr	r2, [r8, #404]	; 0x194
   1f8e0:	ldr	r1, [sp, #60]	; 0x3c
   1f8e4:	mov	r3, #128	; 0x80
   1f8e8:	str	fp, [sp, #8]
   1f8ec:	str	r1, [sp, #4]
   1f8f0:	str	r2, [sp]
   1f8f4:	mov	r1, r3
   1f8f8:	mov	r2, #1
   1f8fc:	add	r0, sp, #276	; 0x114
   1f900:	bl	1218c <__snprintf_chk@plt>
   1f904:	ldr	r2, [pc, #604]	; 1fb68 <pclose@plt+0xd9ac>
   1f908:	add	r1, sp, #276	; 0x114
   1f90c:	mov	r3, #256	; 0x100
   1f910:	str	r1, [sp, #8]
   1f914:	add	r1, sp, #148	; 0x94
   1f918:	str	r1, [sp, #4]
   1f91c:	str	r2, [sp]
   1f920:	mov	r1, r3
   1f924:	mov	r2, #1
   1f928:	add	r0, sp, #660	; 0x294
   1f92c:	bl	1218c <__snprintf_chk@plt>
   1f930:	vldr	s14, [r7, #-8]
   1f934:	vldr	d6, [pc, #500]	; 1fb30 <pclose@plt+0xd974>
   1f938:	ldr	r2, [r8, #408]	; 0x198
   1f93c:	mov	r3, #128	; 0x80
   1f940:	vmul.f32	s14, s16, s14
   1f944:	mov	r1, r3
   1f948:	str	fp, [sp, #8]
   1f94c:	str	r2, [sp]
   1f950:	add	r0, sp, #276	; 0x114
   1f954:	mov	r2, #1
   1f958:	ldr	r8, [pc, #564]	; 1fb94 <pclose@plt+0xd9d8>
   1f95c:	add	r7, sp, #72	; 0x48
   1f960:	vcvt.f64.f32	d7, s14
   1f964:	sub	fp, r7, #4
   1f968:	vadd.f64	d7, d7, d6
   1f96c:	vcvt.s32.f64	s14, d7
   1f970:	vstr	s14, [sp, #4]
   1f974:	bl	1218c <__snprintf_chk@plt>
   1f978:	ldr	r3, [pc, #476]	; 1fb5c <pclose@plt+0xd9a0>
   1f97c:	ldr	r2, [r5, #604]	; 0x25c
   1f980:	mov	r0, fp
   1f984:	vldr	s15, [r3]
   1f988:	add	r2, r2, r2, lsl #1
   1f98c:	mov	r3, #10
   1f990:	lsl	r2, r2, #2
   1f994:	vcvt.f32.u32	s15, s15
   1f998:	add	r1, r8, r2
   1f99c:	add	r2, r5, r2
   1f9a0:	vldr	s13, [r1, #8]
   1f9a4:	ldr	r2, [r2, #2060]	; 0x80c
   1f9a8:	mov	r1, r3
   1f9ac:	str	r2, [sp]
   1f9b0:	mov	r2, #1
   1f9b4:	vdiv.f32	s14, s15, s13
   1f9b8:	vcvt.f64.f32	d7, s14
   1f9bc:	vstr	d7, [sp, #8]
   1f9c0:	bl	1218c <__snprintf_chk@plt>
   1f9c4:	ldr	r2, [r5, #604]	; 0x25c
   1f9c8:	add	r2, r2, r2, lsl #1
   1f9cc:	lsl	r2, r2, #2
   1f9d0:	add	r8, r8, r2
   1f9d4:	add	r2, r5, r2
   1f9d8:	vldr	s13, [r8, #8]
   1f9dc:	ldr	r2, [r2, #2060]	; 0x80c
   1f9e0:	cmp	r0, #9
   1f9e4:	movgt	r3, #43	; 0x2b
   1f9e8:	strbgt	r3, [sp, #76]	; 0x4c
   1f9ec:	ldr	r3, [pc, #436]	; 1fba8 <pclose@plt+0xd9ec>
   1f9f0:	add	r0, r7, #6
   1f9f4:	add	r7, r7, #6
   1f9f8:	vldr	s15, [r3]
   1f9fc:	mov	r3, #10
   1fa00:	mov	r1, r3
   1fa04:	str	r2, [sp]
   1fa08:	vcvt.f32.u32	s15, s15
   1fa0c:	mov	r2, #1
   1fa10:	vdiv.f32	s14, s15, s13
   1fa14:	vcvt.f64.f32	d7, s14
   1fa18:	vstr	d7, [sp, #8]
   1fa1c:	bl	1218c <__snprintf_chk@plt>
   1fa20:	vcvt.f64.f32	d6, s16
   1fa24:	vcvt.f64.f32	d7, s17
   1fa28:	add	ip, sp, #660	; 0x294
   1fa2c:	cmp	r0, #9
   1fa30:	movgt	r3, #43	; 0x2b
   1fa34:	strbgt	r3, [sp, #86]	; 0x56
   1fa38:	ldr	r3, [r5, #604]	; 0x25c
   1fa3c:	ldr	r0, [r4, #-3692]	; 0xfffff194
   1fa40:	add	r3, r3, r3, lsl #1
   1fa44:	add	r3, r5, r3, lsl #2
   1fa48:	ldr	r1, [r3, #2064]	; 0x810
   1fa4c:	add	r3, sp, #276	; 0x114
   1fa50:	str	r7, [sp, #40]	; 0x28
   1fa54:	str	r3, [sp, #48]	; 0x30
   1fa58:	ldr	r3, [r9, #308]	; 0x134
   1fa5c:	ldr	r2, [r9, #304]	; 0x130
   1fa60:	str	ip, [sp, #16]
   1fa64:	add	ip, r0, #2
   1fa68:	add	r0, r0, #4
   1fa6c:	str	r1, [sp, #20]
   1fa70:	str	r0, [sp, #12]
   1fa74:	str	fp, [sp, #8]
   1fa78:	str	ip, [sp, #44]	; 0x2c
   1fa7c:	vstr	d6, [sp, #32]
   1fa80:	vstr	d7, [sp]
   1fa84:	str	r3, [sp, #24]
   1fa88:	ldr	r0, [pc, #220]	; 1fb6c <pclose@plt+0xd9b0>
   1fa8c:	bl	137f4 <pclose@plt+0x1638>
   1fa90:	mov	r1, r0
   1fa94:	mov	r0, #0
   1fa98:	bl	185f4 <pclose@plt+0x6438>
   1fa9c:	ldr	r2, [r4, #-1768]	; 0xfffff918
   1faa0:	ldr	r3, [r4, #-4088]	; 0xfffff008
   1faa4:	add	r2, r2, #2
   1faa8:	str	r2, [r4, #-1768]	; 0xfffff918
   1faac:	b	1f618 <pclose@plt+0xd45c>
   1fab0:	sub	r8, r8, sl
   1fab4:	add	r2, r7, #1600	; 0x640
   1fab8:	mov	r0, r9
   1fabc:	mov	r1, #0
   1fac0:	cmp	r3, #0
   1fac4:	add	r0, r0, #1
   1fac8:	addne	r1, r1, #1
   1facc:	add	r2, r2, #1392	; 0x570
   1fad0:	cmp	r0, #4
   1fad4:	add	r2, r2, #4
   1fad8:	ldrne	r3, [r2, #-1396]	; 0xfffffa8c
   1fadc:	andne	r3, r3, #16
   1fae0:	bne	1fac0 <pclose@plt+0xd904>
   1fae4:	ldr	r3, [r7, #208]	; 0xd0
   1fae8:	cmp	r1, #0
   1faec:	moveq	r1, #1
   1faf0:	cmp	r3, #0
   1faf4:	beq	1fb14 <pclose@plt+0xd958>
   1faf8:	mov	r1, r8
   1fafc:	mov	r0, r7
   1fb00:	str	r3, [r7, #344]	; 0x158
   1fb04:	bl	1f15c <pclose@plt+0xcfa0>
   1fb08:	ldr	r8, [r4, #1260]	; 0x4ec
   1fb0c:	add	sl, sl, r0
   1fb10:	b	1f728 <pclose@plt+0xd56c>
   1fb14:	sub	r0, r8, r1
   1fb18:	bl	224fc <pclose@plt+0x10340>
   1fb1c:	mov	r3, r0
   1fb20:	b	1faf8 <pclose@plt+0xd93c>
   1fb24:	nop			; (mov r0, r0)
   1fb28:	andeq	r0, r0, r0
   1fb2c:	subsmi	r0, r9, r0
   1fb30:	andeq	r0, r0, r0
   1fb34:	svccc	0x00e00000
   1fb38:	sbcmi	r0, r8, #0
   1fb3c:	strdeq	r6, [r3], -r0
   1fb40:	andeq	r7, r3, r0, asr fp
   1fb44:	strdeq	r3, [r2], -r4
   1fb48:	andeq	r8, r3, r4, ror fp
   1fb4c:	andeq	r7, r3, r8, lsl fp
   1fb50:	andeq	r9, r3, r8, asr #7
   1fb54:	andeq	sp, r5, ip, lsr r8
   1fb58:	andeq	r8, r3, r0, lsl #31
   1fb5c:	andeq	r7, r3, r8, asr #22
   1fb60:	andeq	r8, r3, r8, ror #25
   1fb64:	andeq	r2, r2, ip, lsl #25
   1fb68:	andeq	r3, r2, r0, ror #21
   1fb6c:	andeq	r3, r2, ip, lsl #6
   1fb70:	andeq	lr, r5, r0, asr #28
   1fb74:	strdeq	r3, [r2], -r8
   1fb78:	andeq	r9, r3, r4, asr #24
   1fb7c:	andeq	r7, r3, ip, ror r3
   1fb80:	andeq	r7, r3, r8
   1fb84:	strdeq	r4, [r2], -r0
   1fb88:	andeq	r8, r3, r0, ror #30
   1fb8c:	andeq	r9, r3, r8, asr #22
   1fb90:	andeq	r7, r3, ip, lsr fp
   1fb94:	andeq	r7, r3, r8, lsl #16
   1fb98:	andeq	r7, r3, ip, lsl #22
   1fb9c:	andeq	r7, r3, r0, lsr #22
   1fba0:	andeq	r7, r3, r4, lsr fp
   1fba4:	andeq	r7, r3, r4, lsr #22
   1fba8:	andeq	r7, r3, r8, lsr fp
   1fbac:	andeq	r7, r3, r0, lsr fp
   1fbb0:	andeq	r7, r3, r4, lsl fp
   1fbb4:	andeq	r7, r3, r0, lsl fp
   1fbb8:	andeq	lr, r5, ip, lsl #28
   1fbbc:	andeq	r3, r2, r4, lsl #6
   1fbc0:	ldr	r2, [r4, #-3516]	; 0xfffff244
   1fbc4:	ldr	r3, [pc, #-20]	; 1fbb8 <pclose@plt+0xd9fc>
   1fbc8:	ldr	r9, [pc, #-96]	; 1fb70 <pclose@plt+0xd9b4>
   1fbcc:	cmp	r2, #0
   1fbd0:	ldr	ip, [r4, #-3668]	; 0xfffff1ac
   1fbd4:	ldrne	r1, [r9, #340]	; 0x154
   1fbd8:	ldreq	r1, [r9, #336]	; 0x150
   1fbdc:	ldr	r0, [r3, #36]	; 0x24
   1fbe0:	ldr	lr, [r4, #-3664]	; 0xfffff1b0
   1fbe4:	str	ip, [sp, #8]
   1fbe8:	ldr	ip, [r4, #-3660]	; 0xfffff1b4
   1fbec:	ldr	r3, [r4, #-3656]	; 0xfffff1b8
   1fbf0:	ldr	r2, [r6, #12]
   1fbf4:	stm	sp, {ip, lr}
   1fbf8:	bl	137f4 <pclose@plt+0x1638>
   1fbfc:	mov	r1, r0
   1fc00:	mov	r0, #0
   1fc04:	bl	185f4 <pclose@plt+0x6438>
   1fc08:	ldr	r3, [r4, #-1768]	; 0xfffff918
   1fc0c:	add	r3, r3, #1
   1fc10:	str	r3, [r4, #-1768]	; 0xfffff918
   1fc14:	bl	17ff4 <pclose@plt+0x5e38>
   1fc18:	ldr	r3, [r6, #3112]	; 0xc28
   1fc1c:	ldr	r1, [r7, #204]	; 0xcc
   1fc20:	cmp	r3, #0
   1fc24:	bne	1fde8 <pclose@plt+0xdc2c>
   1fc28:	ands	fp, r1, #32768	; 0x8000
   1fc2c:	ldr	r0, [r6, #3108]	; 0xc24
   1fc30:	bne	202cc <pclose@plt+0xe110>
   1fc34:	cmp	r0, #0
   1fc38:	addgt	r3, sp, #404	; 0x194
   1fc3c:	strgt	sl, [sp, #60]	; 0x3c
   1fc40:	movgt	r8, fp
   1fc44:	movgt	sl, r3
   1fc48:	bgt	1fc78 <pclose@plt+0xdabc>
   1fc4c:	b	1f770 <pclose@plt+0xd5b4>
   1fc50:	ldr	r3, [r4, #-4088]	; 0xfffff008
   1fc54:	add	r0, r0, #2
   1fc58:	sub	ip, r3, #1
   1fc5c:	cmp	r0, ip
   1fc60:	bge	20284 <pclose@plt+0xe0c8>
   1fc64:	ldr	r0, [r6, #3108]	; 0xc24
   1fc68:	add	fp, fp, #1
   1fc6c:	cmp	fp, r0
   1fc70:	add	r8, r8, #160	; 0xa0
   1fc74:	bge	20284 <pclose@plt+0xe0c8>
   1fc78:	ldr	r2, [r4, #-1780]	; 0xfffff90c
   1fc7c:	ldr	r0, [r9, #320]	; 0x140
   1fc80:	add	r2, r2, r8
   1fc84:	mov	r3, #256	; 0x100
   1fc88:	ldr	r2, [r2, #152]	; 0x98
   1fc8c:	mov	r1, r3
   1fc90:	stm	sp, {r0, r2}
   1fc94:	mov	r2, #1
   1fc98:	mov	r0, sl
   1fc9c:	bl	1218c <__snprintf_chk@plt>
   1fca0:	ldr	r0, [r4, #-1780]	; 0xfffff90c
   1fca4:	mov	r1, sl
   1fca8:	add	r0, r0, r8
   1fcac:	bl	189a0 <pclose@plt+0x67e4>
   1fcb0:	ldr	r0, [r4, #-1768]	; 0xfffff918
   1fcb4:	ldr	r1, [r7, #204]	; 0xcc
   1fcb8:	add	r2, r0, #1
   1fcbc:	bics	r3, r1, #-16777216	; 0xff000000
   1fcc0:	str	r2, [r4, #-1768]	; 0xfffff918
   1fcc4:	bne	1fc50 <pclose@plt+0xda94>
   1fcc8:	ldr	sl, [sp, #60]	; 0x3c
   1fccc:	ldr	r3, [r4, #-4088]	; 0xfffff008
   1fcd0:	b	1f778 <pclose@plt+0xd5bc>
   1fcd4:	ldr	r9, [r5, #24]
   1fcd8:	cmp	r9, #0
   1fcdc:	beq	2024c <pclose@plt+0xe090>
   1fce0:	ldr	r3, [pc, #-300]	; 1fbbc <pclose@plt+0xda00>
   1fce4:	tst	r1, #16
   1fce8:	mov	r0, r8
   1fcec:	ldr	r9, [pc, #-384]	; 1fb74 <pclose@plt+0xd9b8>
   1fcf0:	moveq	r9, r3
   1fcf4:	bl	12114 <sprint_uptime@plt>
   1fcf8:	add	r1, r7, #808	; 0x328
   1fcfc:	mov	r2, r0
   1fd00:	mov	r0, r9
   1fd04:	bl	137f4 <pclose@plt+0x1638>
   1fd08:	mov	r1, r0
   1fd0c:	mov	r0, r8
   1fd10:	bl	185f4 <pclose@plt+0x6438>
   1fd14:	ldr	r3, [r4, #-1768]	; 0xfffff918
   1fd18:	ldr	r1, [r7, #204]	; 0xcc
   1fd1c:	add	r2, r3, #1
   1fd20:	str	r2, [r4, #-1768]	; 0xfffff918
   1fd24:	ldr	r3, [r4, #-4088]	; 0xfffff008
   1fd28:	b	1f600 <pclose@plt+0xd444>
   1fd2c:	ldr	r3, [r4, #252]	; 0xfc
   1fd30:	cmp	r3, #0
   1fd34:	beq	1f6a8 <pclose@plt+0xd4ec>
   1fd38:	ldr	r3, [pc, #-456]	; 1fb78 <pclose@plt+0xd9bc>
   1fd3c:	mov	r1, #0
   1fd40:	ldr	r2, [pc, #-460]	; 1fb7c <pclose@plt+0xd9c0>
   1fd44:	mov	r0, r1
   1fd48:	mov	lr, r1
   1fd4c:	mov	r5, r1
   1fd50:	add	ip, r3, #232	; 0xe8
   1fd54:	str	r1, [r4, #252]	; 0xfc
   1fd58:	ldr	r1, [r3, #4]!
   1fd5c:	cmp	r1, #0
   1fd60:	beq	1fd7c <pclose@plt+0xdbc0>
   1fd64:	ldr	r1, [r2]
   1fd68:	mov	r0, #1
   1fd6c:	mov	lr, r0
   1fd70:	add	r1, r1, r0
   1fd74:	str	r5, [r3]
   1fd78:	str	r1, [r2]
   1fd7c:	cmp	ip, r3
   1fd80:	add	r2, r2, #20
   1fd84:	bne	1fd58 <pclose@plt+0xdb9c>
   1fd88:	cmp	r0, #0
   1fd8c:	beq	1f6a8 <pclose@plt+0xd4ec>
   1fd90:	cmp	lr, #0
   1fd94:	str	lr, [r4, #252]	; 0xfc
   1fd98:	beq	1f6a8 <pclose@plt+0xd4ec>
   1fd9c:	bl	17598 <pclose@plt+0x53dc>
   1fda0:	b	1f6a8 <pclose@plt+0xd4ec>
   1fda4:	ldr	r2, [r4, #-3704]	; 0xfffff188
   1fda8:	ldr	r0, [r4, #-3700]	; 0xfffff18c
   1fdac:	bl	11fe8 <memset@plt>
   1fdb0:	b	1f69c <pclose@plt+0xd4e0>
   1fdb4:	ldr	r5, [pc, #-572]	; 1fb80 <pclose@plt+0xd9c4>
   1fdb8:	bl	17d48 <pclose@plt+0x5b8c>
   1fdbc:	ldr	r3, [r5, #2048]	; 0x800
   1fdc0:	cmn	r3, #1
   1fdc4:	bne	1f5a8 <pclose@plt+0xd3ec>
   1fdc8:	bl	17ff4 <pclose@plt+0x5e38>
   1fdcc:	bl	16174 <pclose@plt+0x3fb8>
   1fdd0:	ldr	r0, [pc, #-596]	; 1fb84 <pclose@plt+0xd9c8>
   1fdd4:	bl	11e50 <usleep@plt>
   1fdd8:	ldr	r0, [pc, #-600]	; 1fb88 <pclose@plt+0xd9cc>
   1fddc:	bl	12024 <putp@plt>
   1fde0:	ldr	r4, [pc, #-604]	; 1fb8c <pclose@plt+0xd9d0>
   1fde4:	b	1f5c4 <pclose@plt+0xd408>
   1fde8:	tst	r1, #4194304	; 0x400000
   1fdec:	beq	1fc28 <pclose@plt+0xda6c>
   1fdf0:	ldr	r2, [r5, #2052]	; 0x804
   1fdf4:	cmp	r2, #0
   1fdf8:	blt	202f8 <pclose@plt+0xe13c>
   1fdfc:	ldr	r1, [r9, #224]	; 0xe0
   1fe00:	add	r8, sp, #404	; 0x194
   1fe04:	mov	r3, #256	; 0x100
   1fe08:	stm	sp, {r1, r2}
   1fe0c:	mov	r0, r8
   1fe10:	mov	r1, r3
   1fe14:	mov	r2, #1
   1fe18:	bl	1218c <__snprintf_chk@plt>
   1fe1c:	ldr	r3, [pc, #-660]	; 1fb90 <pclose@plt+0xd9d4>
   1fe20:	ldr	r2, [r5, #2052]	; 0x804
   1fe24:	ldr	r0, [r4, #-1780]	; 0xfffff90c
   1fe28:	ldr	r3, [r3]
   1fe2c:	mov	r1, r8
   1fe30:	add	r3, r3, #1
   1fe34:	add	r3, r3, r2
   1fe38:	add	r3, r3, r3, lsl #2
   1fe3c:	add	r0, r0, r3, lsl #5
   1fe40:	bl	189a0 <pclose@plt+0x67e4>
   1fe44:	ldr	r3, [r4, #-1768]	; 0xfffff918
   1fe48:	ldr	r1, [r6, #3108]	; 0xc24
   1fe4c:	add	r2, r3, #1
   1fe50:	cmp	r1, #0
   1fe54:	strgt	sl, [sp, #60]	; 0x3c
   1fe58:	str	r2, [r4, #-1768]	; 0xfffff918
   1fe5c:	ldr	r1, [r7, #204]	; 0xcc
   1fe60:	ldr	r3, [r4, #-4088]	; 0xfffff008
   1fe64:	movgt	fp, #0
   1fe68:	movgt	sl, r8
   1fe6c:	bgt	1fe84 <pclose@plt+0xdcc8>
   1fe70:	b	1f778 <pclose@plt+0xd5bc>
   1fe74:	ldr	r0, [r6, #3108]	; 0xc24
   1fe78:	add	fp, fp, #1
   1fe7c:	cmp	fp, r0
   1fe80:	bge	20284 <pclose@plt+0xe0c8>
   1fe84:	add	r8, fp, fp, lsl #2
   1fe88:	ldr	r0, [r4, #-1780]	; 0xfffff90c
   1fe8c:	lsl	r8, r8, #5
   1fe90:	add	r0, r0, r8
   1fe94:	ldr	ip, [r5, #2052]	; 0x804
   1fe98:	ldr	lr, [r0, #156]	; 0x9c
   1fe9c:	cmp	lr, ip
   1fea0:	bne	1fe74 <pclose@plt+0xdcb8>
   1fea4:	bics	ip, r1, #-16777216	; 0xff000000
   1fea8:	beq	20284 <pclose@plt+0xe0c8>
   1feac:	add	ip, r2, #1
   1feb0:	sub	lr, r3, #1
   1feb4:	cmp	ip, lr
   1feb8:	bge	20284 <pclose@plt+0xe0c8>
   1febc:	ldr	r1, [r0, #152]	; 0x98
   1fec0:	ldr	r2, [r9, #320]	; 0x140
   1fec4:	mov	r3, #256	; 0x100
   1fec8:	str	r1, [sp, #4]
   1fecc:	str	r2, [sp]
   1fed0:	mov	r1, r3
   1fed4:	mov	r2, #1
   1fed8:	mov	r0, sl
   1fedc:	bl	1218c <__snprintf_chk@plt>
   1fee0:	ldr	r0, [r4, #-1780]	; 0xfffff90c
   1fee4:	mov	r1, sl
   1fee8:	add	r0, r0, r8
   1feec:	bl	189a0 <pclose@plt+0x67e4>
   1fef0:	ldr	r2, [r4, #-1768]	; 0xfffff918
   1fef4:	ldr	r1, [r7, #204]	; 0xcc
   1fef8:	add	r2, r2, #1
   1fefc:	ldr	r3, [r4, #-4088]	; 0xfffff008
   1ff00:	str	r2, [r4, #-1768]	; 0xfffff918
   1ff04:	b	1fe74 <pclose@plt+0xdcb8>
   1ff08:	ldr	r3, [r5, #604]	; 0x25c
   1ff0c:	ldr	r8, [pc, #-896]	; 1fb94 <pclose@plt+0xd9d8>
   1ff10:	ldr	r1, [pc, #-896]	; 1fb98 <pclose@plt+0xd9dc>
   1ff14:	add	r3, r3, r3, lsl #1
   1ff18:	ldr	r2, [pc, #-900]	; 1fb9c <pclose@plt+0xd9e0>
   1ff1c:	lsl	r3, r3, #2
   1ff20:	add	r0, r8, r3
   1ff24:	add	r3, r5, r3
   1ff28:	vldr	s15, [r0, #8]
   1ff2c:	ldr	lr, [r2]
   1ff30:	ldr	ip, [r1]
   1ff34:	add	r7, sp, #72	; 0x48
   1ff38:	vdiv.f32	s14, s12, s15
   1ff3c:	ldr	r0, [r3, #2060]	; 0x80c
   1ff40:	add	ip, ip, lr
   1ff44:	mov	r3, #10
   1ff48:	sub	fp, r7, #4
   1ff4c:	mov	r1, r3
   1ff50:	str	r0, [sp]
   1ff54:	mov	r2, #1
   1ff58:	mov	r0, fp
   1ff5c:	vmov	s16, ip
   1ff60:	vcvt.f64.f32	d7, s14
   1ff64:	vstr	d7, [sp, #8]
   1ff68:	bl	1218c <__snprintf_chk@plt>
   1ff6c:	ldr	r1, [pc, #-980]	; 1fba0 <pclose@plt+0xd9e4>
   1ff70:	ldr	r2, [r5, #604]	; 0x25c
   1ff74:	vldr	s15, [r1]
   1ff78:	add	r2, r2, r2, lsl #1
   1ff7c:	lsl	r2, r2, #2
   1ff80:	vcvt.f32.u32	s15, s15
   1ff84:	cmp	r0, #9
   1ff88:	add	r0, r8, r2
   1ff8c:	add	r2, r5, r2
   1ff90:	vldr	s13, [r0, #8]
   1ff94:	movgt	r3, #43	; 0x2b
   1ff98:	ldr	r0, [r2, #2060]	; 0x80c
   1ff9c:	strbgt	r3, [sp, #76]	; 0x4c
   1ffa0:	vdiv.f32	s14, s15, s13
   1ffa4:	mov	r3, #10
   1ffa8:	mov	r1, r3
   1ffac:	str	r0, [sp]
   1ffb0:	mov	r2, #1
   1ffb4:	add	r0, r7, #6
   1ffb8:	vcvt.f64.f32	d7, s14
   1ffbc:	vstr	d7, [sp, #8]
   1ffc0:	bl	1218c <__snprintf_chk@plt>
   1ffc4:	ldr	r1, [pc, #-1064]	; 1fba4 <pclose@plt+0xd9e8>
   1ffc8:	ldr	r2, [r5, #604]	; 0x25c
   1ffcc:	vldr	s15, [r1]
   1ffd0:	add	r2, r2, r2, lsl #1
   1ffd4:	lsl	r2, r2, #2
   1ffd8:	vcvt.f32.u32	s15, s15
   1ffdc:	cmp	r0, #9
   1ffe0:	add	r0, r8, r2
   1ffe4:	add	r2, r5, r2
   1ffe8:	vldr	s13, [r0, #8]
   1ffec:	movgt	r3, #43	; 0x2b
   1fff0:	ldr	r0, [r2, #2060]	; 0x80c
   1fff4:	strbgt	r3, [sp, #86]	; 0x56
   1fff8:	vdiv.f32	s14, s15, s13
   1fffc:	mov	r3, #10
   20000:	mov	r1, r3
   20004:	str	r0, [sp]
   20008:	mov	r2, #1
   2000c:	add	r0, r7, #16
   20010:	vcvt.f64.f32	d7, s14
   20014:	vstr	d7, [sp, #8]
   20018:	bl	1218c <__snprintf_chk@plt>
   2001c:	ldr	r2, [r5, #604]	; 0x25c
   20020:	vcvt.f32.u32	s15, s16
   20024:	add	r2, r2, r2, lsl #1
   20028:	lsl	r2, r2, #2
   2002c:	cmp	r0, #9
   20030:	add	r0, r8, r2
   20034:	add	r2, r5, r2
   20038:	vldr	s13, [r0, #8]
   2003c:	movgt	r3, #43	; 0x2b
   20040:	ldr	r0, [r2, #2060]	; 0x80c
   20044:	strbgt	r3, [sp, #96]	; 0x60
   20048:	vdiv.f32	s14, s15, s13
   2004c:	mov	r3, #10
   20050:	mov	r1, r3
   20054:	str	r0, [sp]
   20058:	mov	r2, #1
   2005c:	add	r0, r7, #26
   20060:	vcvt.f64.f32	d7, s14
   20064:	vstr	d7, [sp, #8]
   20068:	bl	1218c <__snprintf_chk@plt>
   2006c:	ldr	r1, [pc, #-1228]	; 1fba8 <pclose@plt+0xd9ec>
   20070:	ldr	r2, [r5, #604]	; 0x25c
   20074:	vldr	s15, [r1]
   20078:	add	r2, r2, r2, lsl #1
   2007c:	lsl	r2, r2, #2
   20080:	vcvt.f32.u32	s15, s15
   20084:	cmp	r0, #9
   20088:	add	r0, r8, r2
   2008c:	add	r2, r5, r2
   20090:	vldr	s13, [r0, #8]
   20094:	movgt	r3, #43	; 0x2b
   20098:	ldr	r0, [r2, #2060]	; 0x80c
   2009c:	strbgt	r3, [sp, #106]	; 0x6a
   200a0:	vdiv.f32	s14, s15, s13
   200a4:	mov	r3, #10
   200a8:	mov	r1, r3
   200ac:	str	r0, [sp]
   200b0:	mov	r2, #1
   200b4:	add	r0, r7, #36	; 0x24
   200b8:	vcvt.f64.f32	d7, s14
   200bc:	vstr	d7, [sp, #8]
   200c0:	bl	1218c <__snprintf_chk@plt>
   200c4:	ldr	r1, [pc, #-1312]	; 1fbac <pclose@plt+0xd9f0>
   200c8:	ldr	r2, [r5, #604]	; 0x25c
   200cc:	vldr	s15, [r1]
   200d0:	add	r2, r2, r2, lsl #1
   200d4:	lsl	r2, r2, #2
   200d8:	vcvt.f32.u32	s15, s15
   200dc:	cmp	r0, #9
   200e0:	add	r0, r8, r2
   200e4:	add	r2, r5, r2
   200e8:	vldr	s13, [r0, #8]
   200ec:	movgt	r3, #43	; 0x2b
   200f0:	ldr	r0, [r2, #2060]	; 0x80c
   200f4:	strbgt	r3, [sp, #116]	; 0x74
   200f8:	vdiv.f32	s14, s15, s13
   200fc:	mov	r3, #10
   20100:	mov	r1, r3
   20104:	str	r0, [sp]
   20108:	mov	r2, #1
   2010c:	add	r0, r7, #46	; 0x2e
   20110:	vcvt.f64.f32	d7, s14
   20114:	vstr	d7, [sp, #8]
   20118:	bl	1218c <__snprintf_chk@plt>
   2011c:	ldr	r1, [pc, #-1396]	; 1fbb0 <pclose@plt+0xd9f4>
   20120:	ldr	r2, [r5, #604]	; 0x25c
   20124:	vldr	s15, [r1]
   20128:	add	r2, r2, r2, lsl #1
   2012c:	lsl	r2, r2, #2
   20130:	vcvt.f32.u32	s15, s15
   20134:	cmp	r0, #9
   20138:	add	r0, r8, r2
   2013c:	add	r2, r5, r2
   20140:	vldr	s13, [r0, #8]
   20144:	movgt	r3, #43	; 0x2b
   20148:	ldr	r0, [r2, #2060]	; 0x80c
   2014c:	strbgt	r3, [sp, #126]	; 0x7e
   20150:	vdiv.f32	s14, s15, s13
   20154:	mov	r3, #10
   20158:	mov	r1, r3
   2015c:	str	r0, [sp]
   20160:	mov	r2, #1
   20164:	add	r0, r7, #56	; 0x38
   20168:	vcvt.f64.f32	d7, s14
   2016c:	vstr	d7, [sp, #8]
   20170:	bl	1218c <__snprintf_chk@plt>
   20174:	ldr	r1, [pc, #-1480]	; 1fbb4 <pclose@plt+0xd9f8>
   20178:	ldr	r2, [r5, #604]	; 0x25c
   2017c:	vldr	s15, [r1]
   20180:	add	r2, r2, r2, lsl #1
   20184:	lsl	r2, r2, #2
   20188:	vcvt.f32.u32	s15, s15
   2018c:	add	r8, r8, r2
   20190:	add	r2, r5, r2
   20194:	vldr	s13, [r8, #8]
   20198:	add	r8, r7, #56	; 0x38
   2019c:	vdiv.f32	s14, s15, s13
   201a0:	cmp	r0, #9
   201a4:	movgt	r3, #43	; 0x2b
   201a8:	ldr	r0, [r2, #2060]	; 0x80c
   201ac:	vcvt.f64.f32	d7, s14
   201b0:	strbgt	r3, [sp, #136]	; 0x88
   201b4:	mov	r3, #10
   201b8:	mov	r1, r3
   201bc:	str	r0, [sp]
   201c0:	mov	r2, #1
   201c4:	add	r0, r7, #66	; 0x42
   201c8:	vstr	d7, [sp, #8]
   201cc:	bl	1218c <__snprintf_chk@plt>
   201d0:	ldr	r1, [pc, #-1568]	; 1fbb8 <pclose@plt+0xd9fc>
   201d4:	add	ip, r7, #66	; 0x42
   201d8:	cmp	r0, #9
   201dc:	movgt	r3, #43	; 0x2b
   201e0:	strbgt	r3, [sp, #146]	; 0x92
   201e4:	ldr	r3, [r5, #604]	; 0x25c
   201e8:	ldr	lr, [r9, #308]	; 0x134
   201ec:	ldr	r2, [r9, #304]	; 0x130
   201f0:	add	r3, r3, r3, lsl #1
   201f4:	ldr	r0, [r1, #16]
   201f8:	add	r3, r5, r3, lsl #2
   201fc:	ldr	r1, [r3, #2064]	; 0x810
   20200:	str	lr, [sp, #16]
   20204:	str	ip, [sp, #32]
   20208:	add	lr, r7, #46	; 0x2e
   2020c:	add	ip, r7, #36	; 0x24
   20210:	str	lr, [sp, #24]
   20214:	str	ip, [sp, #20]
   20218:	add	lr, r7, #26
   2021c:	add	ip, r7, #16
   20220:	add	r7, r7, #6
   20224:	str	r1, [sp, #12]
   20228:	mov	r3, fp
   2022c:	str	r2, [sp, #36]	; 0x24
   20230:	str	r8, [sp, #28]
   20234:	stm	sp, {r7, ip, lr}
   20238:	bl	137f4 <pclose@plt+0x1638>
   2023c:	mov	r1, r0
   20240:	mov	r0, #0
   20244:	bl	185f4 <pclose@plt+0x6438>
   20248:	b	1fa9c <pclose@plt+0xd8e0>
   2024c:	mov	r0, r9
   20250:	ldr	r8, [r6, #4016]	; 0xfb0
   20254:	bl	12114 <sprint_uptime@plt>
   20258:	mov	r1, r8
   2025c:	mov	r2, r0
   20260:	ldr	r0, [pc, #-1708]	; 1fbbc <pclose@plt+0xda00>
   20264:	bl	137f4 <pclose@plt+0x1638>
   20268:	mov	r1, r0
   2026c:	mov	r0, r9
   20270:	bl	185f4 <pclose@plt+0x6438>
   20274:	b	1fd14 <pclose@plt+0xdb58>
   20278:	vldr	s14, [pc, #404]	; 20414 <pclose@plt+0xe258>
   2027c:	vadd.f32	s17, s12, s14
   20280:	b	1f828 <pclose@plt+0xd66c>
   20284:	tst	r1, #4096	; 0x1000
   20288:	ldr	sl, [sp, #60]	; 0x3c
   2028c:	bne	1f780 <pclose@plt+0xd5c4>
   20290:	b	1f618 <pclose@plt+0xd45c>
   20294:	vldr	s16, [pc, #376]	; 20414 <pclose@plt+0xe258>
   20298:	b	1f864 <pclose@plt+0xd6a8>
   2029c:	ldrd	r2, [r9, #8]
   202a0:	str	r2, [r5, #2064]	; 0x810
   202a4:	ldr	r2, [r9, #4]
   202a8:	str	r3, [r5, #2076]	; 0x81c
   202ac:	ldr	r3, [r9, #20]
   202b0:	str	r2, [r5, #2088]	; 0x828
   202b4:	ldr	r2, [r9, #16]
   202b8:	str	r3, [r5, #2100]	; 0x834
   202bc:	ldr	r3, [r9]
   202c0:	str	r2, [r5, #2112]	; 0x840
   202c4:	str	r3, [r5, #2124]	; 0x84c
   202c8:	b	1f7a0 <pclose@plt+0xd5e4>
   202cc:	ldr	r3, [r4, #-1780]	; 0xfffff90c
   202d0:	add	r0, r0, r0, lsl #2
   202d4:	ldr	r1, [r9, #312]	; 0x138
   202d8:	add	r0, r3, r0, lsl #5
   202dc:	bl	189a0 <pclose@plt+0x67e4>
   202e0:	ldr	r3, [r4, #-1768]	; 0xfffff918
   202e4:	ldr	r1, [r7, #204]	; 0xcc
   202e8:	add	r2, r3, #1
   202ec:	str	r2, [r4, #-1768]	; 0xfffff918
   202f0:	ldr	r3, [r4, #-4088]	; 0xfffff008
   202f4:	b	1f778 <pclose@plt+0xd5bc>
   202f8:	ldr	r3, [pc, #280]	; 20418 <pclose@plt+0xe25c>
   202fc:	ldr	r0, [r4, #-1780]	; 0xfffff90c
   20300:	ldr	r1, [r9, #312]	; 0x138
   20304:	ldr	r3, [r3]
   20308:	add	r3, r3, r3, lsl #2
   2030c:	add	r0, r0, r3, lsl #5
   20310:	bl	189a0 <pclose@plt+0x67e4>
   20314:	ldr	r3, [r6, #3112]	; 0xc28
   20318:	ldr	r0, [r4, #-1768]	; 0xfffff918
   2031c:	cmp	r3, #0
   20320:	add	r2, r0, #1
   20324:	str	r2, [r4, #-1768]	; 0xfffff918
   20328:	ldrle	r1, [r7, #204]	; 0xcc
   2032c:	ldrle	r3, [r4, #-4088]	; 0xfffff008
   20330:	ble	1f778 <pclose@plt+0xd5bc>
   20334:	ldr	r3, [pc, #220]	; 20418 <pclose@plt+0xe25c>
   20338:	ldr	ip, [r7, #204]	; 0xcc
   2033c:	ldr	r8, [r4, #-1780]	; 0xfffff90c
   20340:	ldr	r3, [r3]
   20344:	bics	r1, ip, #-16777216	; 0xff000000
   20348:	add	r3, r3, #1
   2034c:	mov	r1, ip
   20350:	add	r3, r3, r3, lsl #2
   20354:	add	r8, r8, r3, lsl #5
   20358:	ldr	r3, [r4, #-4088]	; 0xfffff008
   2035c:	beq	1f778 <pclose@plt+0xd5bc>
   20360:	add	r0, r0, #2
   20364:	sub	lr, r3, #1
   20368:	cmp	r0, lr
   2036c:	bge	1f778 <pclose@plt+0xd5bc>
   20370:	mov	fp, #0
   20374:	b	203c8 <pclose@plt+0xe20c>
   20378:	ldr	r2, [r4, #-1768]	; 0xfffff918
   2037c:	ldr	r3, [r6, #3112]	; 0xc28
   20380:	add	fp, fp, #1
   20384:	cmp	fp, r3
   20388:	mov	r1, ip
   2038c:	ldr	r3, [r4, #-4088]	; 0xfffff008
   20390:	bge	1f778 <pclose@plt+0xd5bc>
   20394:	ldr	r0, [pc, #124]	; 20418 <pclose@plt+0xe25c>
   20398:	ldr	r8, [r4, #-1780]	; 0xfffff90c
   2039c:	bics	lr, ip, #-16777216	; 0xff000000
   203a0:	ldr	r0, [r0]
   203a4:	add	r0, r0, #1
   203a8:	add	r0, r0, fp
   203ac:	add	r0, r0, r0, lsl #2
   203b0:	add	r8, r8, r0, lsl #5
   203b4:	beq	1f778 <pclose@plt+0xd5bc>
   203b8:	add	r0, r2, #1
   203bc:	sub	lr, r3, #1
   203c0:	cmp	r0, lr
   203c4:	bge	1f778 <pclose@plt+0xd5bc>
   203c8:	ldr	r3, [r8, #152]	; 0x98
   203cc:	cmp	r3, #0
   203d0:	beq	20378 <pclose@plt+0xe1bc>
   203d4:	ldr	r2, [r9, #224]	; 0xe0
   203d8:	mov	r3, #256	; 0x100
   203dc:	mov	r1, r3
   203e0:	stm	sp, {r2, fp}
   203e4:	add	r0, sp, #404	; 0x194
   203e8:	mov	r2, #1
   203ec:	bl	1218c <__snprintf_chk@plt>
   203f0:	add	r1, sp, #404	; 0x194
   203f4:	mov	r0, r8
   203f8:	bl	189a0 <pclose@plt+0x67e4>
   203fc:	ldr	r2, [r4, #-1768]	; 0xfffff918
   20400:	ldr	ip, [r7, #204]	; 0xcc
   20404:	add	r2, r2, #1
   20408:	str	r2, [r4, #-1768]	; 0xfffff918
   2040c:	b	2037c <pclose@plt+0xe1c0>
   20410:	bl	11da8 <__stack_chk_fail@plt>
   20414:	andeq	r0, r0, r0
   20418:	andeq	r7, r3, ip, lsr fp
   2041c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20420:	sub	sp, sp, #140	; 0x8c
   20424:	ldr	r5, [pc, #1892]	; 20b90 <pclose@plt+0xe9d4>
   20428:	ldr	r6, [pc, #1892]	; 20b94 <pclose@plt+0xe9d8>
   2042c:	sub	r3, r0, #38	; 0x26
   20430:	ldr	r2, [r5]
   20434:	ldr	r4, [r6, #4]
   20438:	str	r2, [sp, #132]	; 0x84
   2043c:	cmp	r3, #98	; 0x62
   20440:	ldrls	pc, [pc, r3, lsl #2]
   20444:	b	20698 <pclose@plt+0xe4dc>
   20448:	ldrdeq	r0, [r2], -r4
   2044c:	muleq	r2, r8, r6
   20450:	muleq	r2, r8, r6
   20454:	muleq	r2, r8, r6
   20458:	muleq	r2, r8, r6
   2045c:			; <UNDEFINED> instruction: 0x000209b8
   20460:	muleq	r2, r8, r6
   20464:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20468:	muleq	r2, r8, r6
   2046c:	muleq	r2, r8, r6
   20470:	muleq	r2, r8, r6
   20474:	muleq	r2, r8, r6
   20478:	muleq	r2, r8, r6
   2047c:	muleq	r2, r8, r6
   20480:	muleq	r2, r8, r6
   20484:	muleq	r2, r8, r6
   20488:	muleq	r2, r8, r6
   2048c:	muleq	r2, r8, r6
   20490:	muleq	r2, r8, r6
   20494:	muleq	r2, r8, r6
   20498:	muleq	r2, r8, r6
   2049c:	muleq	r2, r8, r6
   204a0:	muleq	r2, r8, r6
   204a4:	andeq	r0, r2, r8, lsl #18
   204a8:	muleq	r2, r8, r6
   204ac:	muleq	r2, r8, r6
   204b0:	muleq	r2, r8, r6
   204b4:	andeq	r0, r2, r4, lsl r9
   204b8:	muleq	r2, r8, r6
   204bc:	muleq	r2, r8, r6
   204c0:	muleq	r2, r8, r6
   204c4:	muleq	r2, r8, r6
   204c8:	muleq	r2, r8, r6
   204cc:	andeq	r0, r2, ip, lsr #18
   204d0:	muleq	r2, r8, r6
   204d4:	muleq	r2, r8, r6
   204d8:	muleq	r2, r8, r6
   204dc:	muleq	r2, r8, r6
   204e0:	ldrdeq	r0, [r2], -r4
   204e4:	muleq	r2, r8, r6
   204e8:	muleq	r2, r8, r6
   204ec:	muleq	r2, r8, r6
   204f0:	muleq	r2, r8, r6
   204f4:	muleq	r2, r8, r6
   204f8:	muleq	r2, r8, r6
   204fc:	muleq	r2, r8, r6
   20500:	muleq	r2, r8, r6
   20504:	muleq	r2, r8, r6
   20508:	muleq	r2, r8, r6
   2050c:	muleq	r2, r8, r6
   20510:	muleq	r2, r8, r6
   20514:	muleq	r2, r8, r6
   20518:	muleq	r2, r8, r6
   2051c:	muleq	r2, r8, r6
   20520:	muleq	r2, r8, r6
   20524:	muleq	r2, r8, r6
   20528:	muleq	r2, r8, r6
   2052c:	andeq	r0, r2, r8, lsl #19
   20530:	muleq	r2, r8, r6
   20534:	andeq	r0, r2, ip, ror #13
   20538:	muleq	r2, r8, r6
   2053c:	muleq	r2, r8, r6
   20540:	muleq	r2, r8, r6
   20544:	muleq	r2, r8, r6
   20548:	muleq	r2, r8, r6
   2054c:	muleq	r2, r8, r6
   20550:	muleq	r2, r8, r6
   20554:	muleq	r2, r8, r6
   20558:	muleq	r2, r8, r6
   2055c:	muleq	r2, r8, r6
   20560:	muleq	r2, r8, r6
   20564:	muleq	r2, r8, r6
   20568:	muleq	r2, r8, r6
   2056c:	muleq	r2, r8, r6
   20570:	muleq	r2, r8, r6
   20574:	muleq	r2, r8, r6
   20578:	muleq	r2, r8, r6
   2057c:	muleq	r2, r8, r6
   20580:	muleq	r2, r8, r6
   20584:	muleq	r2, r8, r6
   20588:	muleq	r2, r8, r6
   2058c:	andeq	r0, r2, ip, ror #13
   20590:	muleq	r2, r8, r6
   20594:	muleq	r2, r8, r6
   20598:	muleq	r2, r8, r6
   2059c:	muleq	r2, r8, r6
   205a0:	muleq	r2, r8, r6
   205a4:	muleq	r2, r8, r6
   205a8:	muleq	r2, r8, r6
   205ac:	muleq	r2, r8, r6
   205b0:	muleq	r2, r8, r6
   205b4:	andeq	r0, r2, r4, lsl #14
   205b8:	andeq	r0, r2, r4, lsr r7
   205bc:	andeq	r0, r2, ip, ror #14
   205c0:	strdeq	r0, [r2], -r4
   205c4:	andeq	r0, r2, r4, lsr #17
   205c8:	andeq	r0, r2, r4, asr r8
   205cc:	ldrdeq	r0, [r2], -r8
   205d0:			; <UNDEFINED> instruction: 0x000206b0
   205d4:	ldr	r3, [pc, #1468]	; 20b98 <pclose@plt+0xe9dc>
   205d8:	ldr	r3, [r3, #24]
   205dc:	cmp	r3, #0
   205e0:	beq	205f0 <pclose@plt+0xe434>
   205e4:	ldr	r3, [r4, #204]	; 0xcc
   205e8:	tst	r3, #16
   205ec:	beq	20a28 <pclose@plt+0xe86c>
   205f0:	cmp	r0, #38	; 0x26
   205f4:	beq	20b00 <pclose@plt+0xe944>
   205f8:	cmp	r0, #76	; 0x4c
   205fc:	beq	20b20 <pclose@plt+0xe964>
   20600:	ldr	r7, [r4, #1376]	; 0x560
   20604:	ldrb	r3, [r7]
   20608:	cmp	r3, #0
   2060c:	beq	20698 <pclose@plt+0xe4dc>
   20610:	ldr	r3, [r4, #204]	; 0xcc
   20614:	ldr	r7, [r4, #364]	; 0x16c
   20618:	ldr	r2, [r6, #12]
   2061c:	orr	r3, r3, #65536	; 0x10000
   20620:	cmp	r2, r7
   20624:	ldr	sl, [pc, #1392]	; 20b9c <pclose@plt+0xe9e0>
   20628:	str	r3, [r4, #204]	; 0xcc
   2062c:	lslgt	r8, r7, #2
   20630:	movgt	fp, #1
   20634:	ble	20ad8 <pclose@plt+0xe91c>
   20638:	ldr	r3, [r4, #1384]	; 0x568
   2063c:	mov	r0, r4
   20640:	ldr	r1, [r3, r8]
   20644:	bl	1d2d0 <pclose@plt+0xb114>
   20648:	ldr	r4, [r6, #4]
   2064c:	ldrb	r3, [r0]
   20650:	mov	r9, r0
   20654:	cmp	r3, #0
   20658:	beq	20ac4 <pclose@plt+0xe908>
   2065c:	ldr	r1, [r4, #1376]	; 0x560
   20660:	ldrb	r3, [r1]
   20664:	cmp	r3, #0
   20668:	beq	20ac4 <pclose@plt+0xe908>
   2066c:	bl	11c64 <strstr@plt>
   20670:	cmp	r0, #0
   20674:	beq	20ac4 <pclose@plt+0xe908>
   20678:	sub	r0, r0, r9
   2067c:	cmp	r0, #0
   20680:	blt	20ac4 <pclose@plt+0xe908>
   20684:	ldr	r3, [r4, #364]	; 0x16c
   20688:	str	fp, [sl, #1264]	; 0x4f0
   2068c:	cmp	r3, r7
   20690:	beq	20ac4 <pclose@plt+0xe908>
   20694:	str	r7, [r4, #364]	; 0x16c
   20698:	ldr	r2, [sp, #132]	; 0x84
   2069c:	ldr	r3, [r5]
   206a0:	cmp	r2, r3
   206a4:	bne	20b8c <pclose@plt+0xe9d0>
   206a8:	add	sp, sp, #140	; 0x8c
   206ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   206b0:	ldr	r3, [pc, #1248]	; 20b98 <pclose@plt+0xe9dc>
   206b4:	ldr	r3, [r3, #24]
   206b8:	cmp	r3, #0
   206bc:	bne	20a1c <pclose@plt+0xe860>
   206c0:	ldr	r2, [r4, #344]	; 0x158
   206c4:	ldr	r3, [r6, #12]
   206c8:	sub	r3, r3, r2
   206cc:	adds	r3, r3, #1
   206d0:	movmi	r3, #0
   206d4:	str	r3, [r4, #364]	; 0x16c
   206d8:	ldr	r2, [r4, #360]	; 0x168
   206dc:	mov	r3, #0
   206e0:	str	r2, [r4, #356]	; 0x164
   206e4:	str	r3, [r4, #368]	; 0x170
   206e8:	b	20698 <pclose@plt+0xe4dc>
   206ec:	ldr	r3, [pc, #1188]	; 20b98 <pclose@plt+0xe9dc>
   206f0:	ldr	r3, [r3, #24]
   206f4:	cmp	r3, #0
   206f8:	beq	20a0c <pclose@plt+0xe850>
   206fc:	bl	18fc0 <pclose@plt+0x6e04>
   20700:	b	20698 <pclose@plt+0xe4dc>
   20704:	ldr	r2, [pc, #1164]	; 20b98 <pclose@plt+0xe9dc>
   20708:	ldr	r3, [r4, #204]	; 0xcc
   2070c:	ldr	r2, [r2, #24]
   20710:	cmp	r2, #0
   20714:	bne	20a3c <pclose@plt+0xe880>
   20718:	tst	r3, #32
   2071c:	beq	20698 <pclose@plt+0xe4dc>
   20720:	ldr	r3, [r4, #364]	; 0x16c
   20724:	cmp	r3, #0
   20728:	subgt	r3, r3, #1
   2072c:	strgt	r3, [r4, #364]	; 0x16c
   20730:	b	20698 <pclose@plt+0xe4dc>
   20734:	ldr	r2, [pc, #1116]	; 20b98 <pclose@plt+0xe9dc>
   20738:	ldr	r3, [r4, #204]	; 0xcc
   2073c:	ldr	r2, [r2, #24]
   20740:	cmp	r2, #0
   20744:	bne	20a30 <pclose@plt+0xe874>
   20748:	tst	r3, #32
   2074c:	beq	20698 <pclose@plt+0xe4dc>
   20750:	ldr	r3, [r6, #12]
   20754:	ldr	r2, [r4, #364]	; 0x16c
   20758:	sub	r3, r3, #1
   2075c:	cmp	r2, r3
   20760:	addlt	r2, r2, #1
   20764:	strlt	r2, [r4, #364]	; 0x16c
   20768:	b	20698 <pclose@plt+0xe4dc>
   2076c:	ldr	r3, [pc, #1060]	; 20b98 <pclose@plt+0xe9dc>
   20770:	ldr	r2, [r3, #24]
   20774:	cmp	r2, #0
   20778:	bne	20a78 <pclose@plt+0xe8bc>
   2077c:	ldr	r2, [r4, #368]	; 0x170
   20780:	cmp	r2, #0
   20784:	beq	207cc <pclose@plt+0xe610>
   20788:	ldr	r1, [r4, #348]	; 0x15c
   2078c:	cmp	r1, #1
   20790:	ldrbeq	r1, [r4, #100]	; 0x64
   20794:	beq	207b0 <pclose@plt+0xe5f4>
   20798:	cmp	r1, #3
   2079c:	bne	207cc <pclose@plt+0xe610>
   207a0:	ldrb	r1, [r4, #100]	; 0x64
   207a4:	cmp	r1, #59	; 0x3b
   207a8:	bne	207cc <pclose@plt+0xe610>
   207ac:	ldrb	r1, [r4, #101]	; 0x65
   207b0:	add	r1, r1, r1, lsl #2
   207b4:	add	r3, r3, r1, lsl #2
   207b8:	ldr	r3, [r3, #884]	; 0x374
   207bc:	cmn	r3, #1
   207c0:	subeq	r2, r2, #8
   207c4:	streq	r2, [r4, #368]	; 0x170
   207c8:	beq	20698 <pclose@plt+0xe4dc>
   207cc:	ldr	r3, [r4, #356]	; 0x164
   207d0:	cmp	r3, #0
   207d4:	ble	20698 <pclose@plt+0xe4dc>
   207d8:	sub	r2, r3, #1
   207dc:	str	r2, [r4, #356]	; 0x164
   207e0:	ldrb	r2, [r4, r2]
   207e4:	cmp	r2, #58	; 0x3a
   207e8:	subhi	r3, r3, #3
   207ec:	strhi	r3, [r4, #356]	; 0x164
   207f0:	b	20698 <pclose@plt+0xe4dc>
   207f4:	ldr	r3, [pc, #924]	; 20b98 <pclose@plt+0xe9dc>
   207f8:	ldr	r2, [r3, #24]
   207fc:	cmp	r2, #0
   20800:	bne	20a68 <pclose@plt+0xe8ac>
   20804:	ldr	r2, [r4, #348]	; 0x15c
   20808:	cmp	r2, #1
   2080c:	ldrbeq	r2, [r4, #100]	; 0x64
   20810:	beq	20a98 <pclose@plt+0xe8dc>
   20814:	cmp	r2, #3
   20818:	beq	20a88 <pclose@plt+0xe8cc>
   2081c:	ldr	r3, [r4, #356]	; 0x164
   20820:	ldr	r2, [r4, #352]	; 0x160
   20824:	add	r1, r3, #1
   20828:	cmp	r1, r2
   2082c:	bge	20698 <pclose@plt+0xe4dc>
   20830:	ldrb	r0, [r4, r3]
   20834:	cmp	r0, #58	; 0x3a
   20838:	strls	r1, [r4, #356]	; 0x164
   2083c:	bls	20698 <pclose@plt+0xe4dc>
   20840:	add	r1, r3, #3
   20844:	cmp	r2, r1
   20848:	movle	r1, r3
   2084c:	str	r1, [r4, #356]	; 0x164
   20850:	b	20698 <pclose@plt+0xe4dc>
   20854:	ldr	r3, [pc, #828]	; 20b98 <pclose@plt+0xe9dc>
   20858:	ldr	r3, [r3, #24]
   2085c:	cmp	r3, #0
   20860:	bne	20a58 <pclose@plt+0xe89c>
   20864:	ldr	r2, [r6, #12]
   20868:	ldr	r1, [r4, #364]	; 0x16c
   2086c:	sub	r0, r2, #1
   20870:	cmp	r1, r0
   20874:	bge	20698 <pclose@plt+0xe4dc>
   20878:	ldr	r3, [r4, #344]	; 0x158
   2087c:	sub	r3, r3, #1
   20880:	add	r3, r3, r1
   20884:	cmp	r2, r3
   20888:	movle	r3, r0
   2088c:	strgt	r3, [r4, #364]	; 0x16c
   20890:	strle	r0, [r4, #364]	; 0x16c
   20894:	cmp	r3, #0
   20898:	bge	20698 <pclose@plt+0xe4dc>
   2089c:	mov	r3, #0
   208a0:	b	208d0 <pclose@plt+0xe714>
   208a4:	ldr	r3, [pc, #748]	; 20b98 <pclose@plt+0xe9dc>
   208a8:	ldr	r3, [r3, #24]
   208ac:	cmp	r3, #0
   208b0:	bne	20a48 <pclose@plt+0xe88c>
   208b4:	ldr	r3, [r4, #364]	; 0x16c
   208b8:	cmp	r3, #0
   208bc:	ble	20698 <pclose@plt+0xe4dc>
   208c0:	ldr	r2, [r4, #344]	; 0x158
   208c4:	sub	r2, r2, #1
   208c8:	subs	r3, r3, r2
   208cc:	bmi	2089c <pclose@plt+0xe6e0>
   208d0:	str	r3, [r4, #364]	; 0x16c
   208d4:	b	20698 <pclose@plt+0xe4dc>
   208d8:	ldr	r3, [pc, #696]	; 20b98 <pclose@plt+0xe9dc>
   208dc:	ldr	r3, [r3, #24]
   208e0:	cmp	r3, #0
   208e4:	beq	208f4 <pclose@plt+0xe738>
   208e8:	ldr	r3, [r4, #204]	; 0xcc
   208ec:	tst	r3, #16
   208f0:	beq	20a28 <pclose@plt+0xe86c>
   208f4:	mov	r3, #0
   208f8:	str	r3, [r4, #368]	; 0x170
   208fc:	str	r3, [r4, #356]	; 0x164
   20900:	str	r3, [r4, #364]	; 0x16c
   20904:	b	20698 <pclose@plt+0xe4dc>
   20908:	mov	r0, r4
   2090c:	bl	13d18 <pclose@plt+0x1b5c>
   20910:	b	20698 <pclose@plt+0xe4dc>
   20914:	ldr	r2, [pc, #636]	; 20b98 <pclose@plt+0xe9dc>
   20918:	ldr	r3, [r2, #24]
   2091c:	clz	r3, r3
   20920:	lsr	r3, r3, #5
   20924:	str	r3, [r2, #24]
   20928:	b	20698 <pclose@plt+0xe4dc>
   2092c:	ldr	r3, [pc, #612]	; 20b98 <pclose@plt+0xe9dc>
   20930:	ldr	r3, [r3, #24]
   20934:	cmp	r3, #0
   20938:	beq	20a0c <pclose@plt+0xe850>
   2093c:	ldr	r3, [pc, #604]	; 20ba0 <pclose@plt+0xe9e4>
   20940:	add	r1, r4, #236	; 0xec
   20944:	ldr	r0, [r3, #204]	; 0xcc
   20948:	bl	137f4 <pclose@plt+0x1638>
   2094c:	bl	19054 <pclose@plt+0x6e98>
   20950:	mov	r2, #128	; 0x80
   20954:	mov	r1, r0
   20958:	add	r0, sp, #4
   2095c:	bl	11ff4 <strncpy@plt>
   20960:	ldrb	r3, [sp, #4]
   20964:	mov	r2, #0
   20968:	strb	r2, [sp, #131]	; 0x83
   2096c:	cmp	r3, r2
   20970:	cmpne	r3, #27
   20974:	beq	20698 <pclose@plt+0xe4dc>
   20978:	add	r1, sp, #4
   2097c:	mov	r0, r4
   20980:	bl	138ec <pclose@plt+0x1730>
   20984:	b	20698 <pclose@plt+0xe4dc>
   20988:	ldr	r3, [pc, #520]	; 20b98 <pclose@plt+0xe9dc>
   2098c:	ldr	r3, [r3, #24]
   20990:	cmp	r3, #0
   20994:	beq	20a0c <pclose@plt+0xe850>
   20998:	mov	r3, r4
   2099c:	ldr	r2, [r3, #204]	; 0xcc
   209a0:	eor	r2, r2, #16
   209a4:	str	r2, [r3, #204]	; 0xcc
   209a8:	ldr	r3, [r3, #1388]	; 0x56c
   209ac:	cmp	r4, r3
   209b0:	bne	2099c <pclose@plt+0xe7e0>
   209b4:	b	20698 <pclose@plt+0xe4dc>
   209b8:	ldr	r3, [pc, #472]	; 20b98 <pclose@plt+0xe9dc>
   209bc:	ldr	r3, [r3, #24]
   209c0:	cmp	r3, #0
   209c4:	movne	r6, r4
   209c8:	beq	20a0c <pclose@plt+0xe850>
   209cc:	ldr	r3, [r6, #204]	; 0xcc
   209d0:	mov	r0, r6
   209d4:	bic	r3, r3, #1
   209d8:	str	r3, [r6, #204]	; 0xcc
   209dc:	bl	13d18 <pclose@plt+0x1b5c>
   209e0:	ldr	r6, [r6, #1388]	; 0x56c
   209e4:	cmp	r4, r6
   209e8:	bne	209cc <pclose@plt+0xe810>
   209ec:	b	20698 <pclose@plt+0xe4dc>
   209f0:	ldr	r3, [pc, #416]	; 20b98 <pclose@plt+0xe9dc>
   209f4:	ldr	r3, [r3, #24]
   209f8:	cmp	r3, #0
   209fc:	ldrne	r3, [r4, #204]	; 0xcc
   20a00:	eorne	r3, r3, #16
   20a04:	strne	r3, [r4, #204]	; 0xcc
   20a08:	bne	20698 <pclose@plt+0xe4dc>
   20a0c:	ldr	r3, [pc, #396]	; 20ba0 <pclose@plt+0xe9e4>
   20a10:	ldr	r0, [r3, #84]	; 0x54
   20a14:	bl	198b0 <pclose@plt+0x76f4>
   20a18:	b	20698 <pclose@plt+0xe4dc>
   20a1c:	ldr	r3, [r4, #204]	; 0xcc
   20a20:	tst	r3, #16
   20a24:	bne	206c0 <pclose@plt+0xe504>
   20a28:	bl	199bc <pclose@plt+0x7800>
   20a2c:	b	20698 <pclose@plt+0xe4dc>
   20a30:	tst	r3, #16
   20a34:	bne	20748 <pclose@plt+0xe58c>
   20a38:	b	20a28 <pclose@plt+0xe86c>
   20a3c:	tst	r3, #16
   20a40:	bne	20718 <pclose@plt+0xe55c>
   20a44:	b	20a28 <pclose@plt+0xe86c>
   20a48:	ldr	r3, [r4, #204]	; 0xcc
   20a4c:	tst	r3, #16
   20a50:	bne	208b4 <pclose@plt+0xe6f8>
   20a54:	b	20a28 <pclose@plt+0xe86c>
   20a58:	ldr	r3, [r4, #204]	; 0xcc
   20a5c:	tst	r3, #16
   20a60:	bne	20864 <pclose@plt+0xe6a8>
   20a64:	b	20a28 <pclose@plt+0xe86c>
   20a68:	ldr	r2, [r4, #204]	; 0xcc
   20a6c:	tst	r2, #16
   20a70:	bne	20804 <pclose@plt+0xe648>
   20a74:	b	20a28 <pclose@plt+0xe86c>
   20a78:	ldr	r2, [r4, #204]	; 0xcc
   20a7c:	tst	r2, #16
   20a80:	bne	2077c <pclose@plt+0xe5c0>
   20a84:	b	20a28 <pclose@plt+0xe86c>
   20a88:	ldrb	r2, [r4, #100]	; 0x64
   20a8c:	cmp	r2, #59	; 0x3b
   20a90:	bne	2081c <pclose@plt+0xe660>
   20a94:	ldrb	r2, [r4, #101]	; 0x65
   20a98:	add	r2, r2, r2, lsl #2
   20a9c:	add	r3, r3, r2, lsl #2
   20aa0:	ldr	r3, [r3, #884]	; 0x374
   20aa4:	cmn	r3, #1
   20aa8:	bne	2081c <pclose@plt+0xe660>
   20aac:	ldr	r3, [r4, #368]	; 0x170
   20ab0:	adds	r3, r3, #8
   20ab4:	bpl	206e4 <pclose@plt+0xe528>
   20ab8:	mov	r3, #0
   20abc:	str	r3, [r4, #368]	; 0x170
   20ac0:	b	20698 <pclose@plt+0xe4dc>
   20ac4:	ldr	r3, [r6, #12]
   20ac8:	add	r7, r7, #1
   20acc:	cmp	r7, r3
   20ad0:	add	r8, r8, #4
   20ad4:	blt	20638 <pclose@plt+0xe47c>
   20ad8:	ldr	r2, [sl, #1264]	; 0x4f0
   20adc:	ldr	r3, [pc, #188]	; 20ba0 <pclose@plt+0xe9e4>
   20ae0:	cmp	r2, #0
   20ae4:	ldr	r2, [r4, #1376]	; 0x560
   20ae8:	ldr	r0, [r3, #144]	; 0x90
   20aec:	ldrne	r1, [r3, #316]	; 0x13c
   20af0:	ldreq	r1, [pc, #172]	; 20ba4 <pclose@plt+0xe9e8>
   20af4:	bl	137f4 <pclose@plt+0x1638>
   20af8:	bl	198b0 <pclose@plt+0x76f4>
   20afc:	b	20698 <pclose@plt+0xe4dc>
   20b00:	ldr	r3, [r4, #1376]	; 0x560
   20b04:	ldrb	r3, [r3]
   20b08:	cmp	r3, #0
   20b0c:	bne	20610 <pclose@plt+0xe454>
   20b10:	ldr	r3, [pc, #136]	; 20ba0 <pclose@plt+0xe9e4>
   20b14:	ldr	r0, [r3, #148]	; 0x94
   20b18:	bl	198b0 <pclose@plt+0x76f4>
   20b1c:	b	20698 <pclose@plt+0xe4dc>
   20b20:	ldr	r3, [pc, #120]	; 20ba0 <pclose@plt+0xe9e4>
   20b24:	ldr	r0, [r3, #160]	; 0xa0
   20b28:	bl	19054 <pclose@plt+0x6e98>
   20b2c:	ldrb	r3, [r0]
   20b30:	cmp	r3, #27
   20b34:	beq	20698 <pclose@plt+0xe4dc>
   20b38:	ldr	r1, [r6, #4]
   20b3c:	mov	r3, r0
   20b40:	ldr	r2, [pc, #96]	; 20ba8 <pclose@plt+0xe9ec>
   20b44:	ldr	r0, [r1, #1376]	; 0x560
   20b48:	mov	r1, #256	; 0x100
   20b4c:	bl	11fc4 <snprintf@plt>
   20b50:	ldr	r4, [r6, #4]
   20b54:	ldr	sl, [pc, #64]	; 20b9c <pclose@plt+0xe9e0>
   20b58:	ldr	r7, [r4, #1376]	; 0x560
   20b5c:	mov	r0, r7
   20b60:	bl	11f7c <strlen@plt>
   20b64:	mov	r3, #0
   20b68:	str	r3, [sl, #1264]	; 0x4f0
   20b6c:	str	r0, [r4, #1380]	; 0x564
   20b70:	ldrb	r3, [r7]
   20b74:	cmp	r3, #0
   20b78:	ldr	r3, [r4, #204]	; 0xcc
   20b7c:	orrne	r3, r3, #1048576	; 0x100000
   20b80:	biceq	r3, r3, #1048576	; 0x100000
   20b84:	str	r3, [r4, #204]	; 0xcc
   20b88:	b	20604 <pclose@plt+0xe448>
   20b8c:	bl	11da8 <__stack_chk_fail@plt>
   20b90:	strdeq	r6, [r3], -r0
   20b94:	andeq	r7, r3, r0, asr fp
   20b98:	andeq	r7, r3, r8
   20b9c:	andeq	r9, r3, r8, asr #22
   20ba0:	andeq	lr, r5, r0, asr #28
   20ba4:	muleq	r2, r8, r2
   20ba8:	andeq	r3, r2, r4, lsl fp
   20bac:	push	{r4, r5, r6, lr}
   20bb0:	mov	r0, #6
   20bb4:	ldr	r4, [pc, #4084]	; 21bb0 <pclose@plt+0xf9f4>
   20bb8:	ldr	r1, [pc, #4084]	; 21bb4 <pclose@plt+0xf9f8>
   20bbc:	bl	1209c <setlocale@plt>
   20bc0:	ldr	r1, [pc, #4080]	; 21bb8 <pclose@plt+0xf9fc>
   20bc4:	mov	r0, r4
   20bc8:	bl	12144 <bindtextdomain@plt>
   20bcc:	mov	r0, r4
   20bd0:	bl	11df0 <textdomain@plt>
   20bd4:	mov	r2, #5
   20bd8:	ldr	r1, [pc, #4060]	; 21bbc <pclose@plt+0xfa00>
   20bdc:	mov	r0, #0
   20be0:	bl	11d9c <dcgettext@plt>
   20be4:	ldr	r6, [pc, #4052]	; 21bc0 <pclose@plt+0xfa04>
   20be8:	mov	r2, #5
   20bec:	ldr	r1, [pc, #4048]	; 21bc4 <pclose@plt+0xfa08>
   20bf0:	ldr	r5, [pc, #4048]	; 21bc8 <pclose@plt+0xfa0c>
   20bf4:	ldr	r4, [pc, #4048]	; 21bcc <pclose@plt+0xfa10>
   20bf8:	str	r0, [r6]
   20bfc:	mov	r0, #0
   20c00:	bl	11d9c <dcgettext@plt>
   20c04:	mov	r2, #5
   20c08:	ldr	r1, [pc, #4032]	; 21bd0 <pclose@plt+0xfa14>
   20c0c:	str	r0, [r5]
   20c10:	mov	r0, #0
   20c14:	bl	11d9c <dcgettext@plt>
   20c18:	mov	r2, #5
   20c1c:	ldr	r1, [pc, #4016]	; 21bd4 <pclose@plt+0xfa18>
   20c20:	str	r0, [r6, #4]
   20c24:	mov	r0, #0
   20c28:	bl	11d9c <dcgettext@plt>
   20c2c:	mov	r2, #5
   20c30:	ldr	r1, [pc, #4000]	; 21bd8 <pclose@plt+0xfa1c>
   20c34:	str	r0, [r5, #4]
   20c38:	mov	r0, #0
   20c3c:	bl	11d9c <dcgettext@plt>
   20c40:	mov	r2, #5
   20c44:	ldr	r1, [pc, #3984]	; 21bdc <pclose@plt+0xfa20>
   20c48:	str	r0, [r6, #8]
   20c4c:	mov	r0, #0
   20c50:	bl	11d9c <dcgettext@plt>
   20c54:	mov	r2, #5
   20c58:	ldr	r1, [pc, #3968]	; 21be0 <pclose@plt+0xfa24>
   20c5c:	str	r0, [r5, #8]
   20c60:	mov	r0, #0
   20c64:	bl	11d9c <dcgettext@plt>
   20c68:	mov	r2, #5
   20c6c:	ldr	r1, [pc, #3952]	; 21be4 <pclose@plt+0xfa28>
   20c70:	str	r0, [r6, #12]
   20c74:	mov	r0, #0
   20c78:	bl	11d9c <dcgettext@plt>
   20c7c:	mov	r2, #5
   20c80:	ldr	r1, [pc, #3936]	; 21be8 <pclose@plt+0xfa2c>
   20c84:	str	r0, [r5, #12]
   20c88:	mov	r0, #0
   20c8c:	bl	11d9c <dcgettext@plt>
   20c90:	mov	r2, #5
   20c94:	ldr	r1, [pc, #3920]	; 21bec <pclose@plt+0xfa30>
   20c98:	str	r0, [r6, #16]
   20c9c:	mov	r0, #0
   20ca0:	bl	11d9c <dcgettext@plt>
   20ca4:	mov	r2, #5
   20ca8:	ldr	r1, [pc, #3904]	; 21bf0 <pclose@plt+0xfa34>
   20cac:	str	r0, [r5, #16]
   20cb0:	mov	r0, #0
   20cb4:	bl	11d9c <dcgettext@plt>
   20cb8:	mov	r2, #5
   20cbc:	ldr	r1, [pc, #3888]	; 21bf4 <pclose@plt+0xfa38>
   20cc0:	str	r0, [r6, #20]
   20cc4:	mov	r0, #0
   20cc8:	bl	11d9c <dcgettext@plt>
   20ccc:	mov	r2, #5
   20cd0:	ldr	r1, [pc, #3872]	; 21bf8 <pclose@plt+0xfa3c>
   20cd4:	str	r0, [r5, #20]
   20cd8:	mov	r0, #0
   20cdc:	bl	11d9c <dcgettext@plt>
   20ce0:	mov	r2, #5
   20ce4:	ldr	r1, [pc, #3856]	; 21bfc <pclose@plt+0xfa40>
   20ce8:	str	r0, [r6, #24]
   20cec:	mov	r0, #0
   20cf0:	bl	11d9c <dcgettext@plt>
   20cf4:	mov	r2, #5
   20cf8:	ldr	r1, [pc, #3840]	; 21c00 <pclose@plt+0xfa44>
   20cfc:	str	r0, [r5, #24]
   20d00:	mov	r0, #0
   20d04:	bl	11d9c <dcgettext@plt>
   20d08:	mov	r2, #5
   20d0c:	ldr	r1, [pc, #3824]	; 21c04 <pclose@plt+0xfa48>
   20d10:	str	r0, [r6, #28]
   20d14:	mov	r0, #0
   20d18:	bl	11d9c <dcgettext@plt>
   20d1c:	mov	r2, #5
   20d20:	ldr	r1, [pc, #3808]	; 21c08 <pclose@plt+0xfa4c>
   20d24:	str	r0, [r5, #28]
   20d28:	mov	r0, #0
   20d2c:	bl	11d9c <dcgettext@plt>
   20d30:	mov	r2, #5
   20d34:	ldr	r1, [pc, #3792]	; 21c0c <pclose@plt+0xfa50>
   20d38:	str	r0, [r6, #32]
   20d3c:	mov	r0, #0
   20d40:	bl	11d9c <dcgettext@plt>
   20d44:	mov	r2, #5
   20d48:	ldr	r1, [pc, #3776]	; 21c10 <pclose@plt+0xfa54>
   20d4c:	str	r0, [r5, #32]
   20d50:	mov	r0, #0
   20d54:	bl	11d9c <dcgettext@plt>
   20d58:	mov	r2, #5
   20d5c:	ldr	r1, [pc, #3760]	; 21c14 <pclose@plt+0xfa58>
   20d60:	str	r0, [r6, #36]	; 0x24
   20d64:	mov	r0, #0
   20d68:	bl	11d9c <dcgettext@plt>
   20d6c:	mov	r2, #5
   20d70:	ldr	r1, [pc, #3744]	; 21c18 <pclose@plt+0xfa5c>
   20d74:	str	r0, [r5, #36]	; 0x24
   20d78:	mov	r0, #0
   20d7c:	bl	11d9c <dcgettext@plt>
   20d80:	mov	r2, #5
   20d84:	ldr	r1, [pc, #3728]	; 21c1c <pclose@plt+0xfa60>
   20d88:	str	r0, [r6, #40]	; 0x28
   20d8c:	mov	r0, #0
   20d90:	bl	11d9c <dcgettext@plt>
   20d94:	mov	r2, #5
   20d98:	ldr	r1, [pc, #3712]	; 21c20 <pclose@plt+0xfa64>
   20d9c:	str	r0, [r5, #40]	; 0x28
   20da0:	mov	r0, #0
   20da4:	bl	11d9c <dcgettext@plt>
   20da8:	mov	r2, #5
   20dac:	ldr	r1, [pc, #3696]	; 21c24 <pclose@plt+0xfa68>
   20db0:	str	r0, [r6, #44]	; 0x2c
   20db4:	mov	r0, #0
   20db8:	bl	11d9c <dcgettext@plt>
   20dbc:	mov	r2, #5
   20dc0:	ldr	r1, [pc, #3680]	; 21c28 <pclose@plt+0xfa6c>
   20dc4:	str	r0, [r5, #44]	; 0x2c
   20dc8:	mov	r0, #0
   20dcc:	bl	11d9c <dcgettext@plt>
   20dd0:	mov	r2, #5
   20dd4:	ldr	r1, [pc, #3664]	; 21c2c <pclose@plt+0xfa70>
   20dd8:	str	r0, [r6, #48]	; 0x30
   20ddc:	mov	r0, #0
   20de0:	bl	11d9c <dcgettext@plt>
   20de4:	mov	r2, #5
   20de8:	ldr	r1, [pc, #3648]	; 21c30 <pclose@plt+0xfa74>
   20dec:	str	r0, [r5, #48]	; 0x30
   20df0:	mov	r0, #0
   20df4:	bl	11d9c <dcgettext@plt>
   20df8:	mov	r2, #5
   20dfc:	ldr	r1, [pc, #3632]	; 21c34 <pclose@plt+0xfa78>
   20e00:	str	r0, [r6, #52]	; 0x34
   20e04:	mov	r0, #0
   20e08:	bl	11d9c <dcgettext@plt>
   20e0c:	mov	r2, #5
   20e10:	ldr	r1, [pc, #3616]	; 21c38 <pclose@plt+0xfa7c>
   20e14:	str	r0, [r5, #52]	; 0x34
   20e18:	mov	r0, #0
   20e1c:	bl	11d9c <dcgettext@plt>
   20e20:	mov	r2, #5
   20e24:	ldr	r1, [pc, #3600]	; 21c3c <pclose@plt+0xfa80>
   20e28:	str	r0, [r6, #56]	; 0x38
   20e2c:	mov	r0, #0
   20e30:	bl	11d9c <dcgettext@plt>
   20e34:	mov	r2, #5
   20e38:	ldr	r1, [pc, #3584]	; 21c40 <pclose@plt+0xfa84>
   20e3c:	str	r0, [r5, #56]	; 0x38
   20e40:	mov	r0, #0
   20e44:	bl	11d9c <dcgettext@plt>
   20e48:	mov	r2, #5
   20e4c:	ldr	r1, [pc, #3568]	; 21c44 <pclose@plt+0xfa88>
   20e50:	str	r0, [r6, #60]	; 0x3c
   20e54:	mov	r0, #0
   20e58:	bl	11d9c <dcgettext@plt>
   20e5c:	mov	r2, #5
   20e60:	ldr	r1, [pc, #3552]	; 21c48 <pclose@plt+0xfa8c>
   20e64:	str	r0, [r5, #60]	; 0x3c
   20e68:	mov	r0, #0
   20e6c:	bl	11d9c <dcgettext@plt>
   20e70:	mov	r2, #5
   20e74:	ldr	r1, [pc, #3536]	; 21c4c <pclose@plt+0xfa90>
   20e78:	str	r0, [r6, #64]	; 0x40
   20e7c:	mov	r0, #0
   20e80:	bl	11d9c <dcgettext@plt>
   20e84:	mov	r2, #5
   20e88:	ldr	r1, [pc, #3520]	; 21c50 <pclose@plt+0xfa94>
   20e8c:	str	r0, [r5, #64]	; 0x40
   20e90:	mov	r0, #0
   20e94:	bl	11d9c <dcgettext@plt>
   20e98:	mov	r2, #5
   20e9c:	ldr	r1, [pc, #3504]	; 21c54 <pclose@plt+0xfa98>
   20ea0:	str	r0, [r6, #68]	; 0x44
   20ea4:	mov	r0, #0
   20ea8:	bl	11d9c <dcgettext@plt>
   20eac:	mov	r2, #5
   20eb0:	ldr	r1, [pc, #3488]	; 21c58 <pclose@plt+0xfa9c>
   20eb4:	str	r0, [r5, #68]	; 0x44
   20eb8:	mov	r0, #0
   20ebc:	bl	11d9c <dcgettext@plt>
   20ec0:	mov	r2, #5
   20ec4:	ldr	r1, [pc, #3472]	; 21c5c <pclose@plt+0xfaa0>
   20ec8:	str	r0, [r6, #72]	; 0x48
   20ecc:	mov	r0, #0
   20ed0:	bl	11d9c <dcgettext@plt>
   20ed4:	mov	r2, #5
   20ed8:	ldr	r1, [pc, #3456]	; 21c60 <pclose@plt+0xfaa4>
   20edc:	str	r0, [r5, #72]	; 0x48
   20ee0:	mov	r0, #0
   20ee4:	bl	11d9c <dcgettext@plt>
   20ee8:	mov	r2, #5
   20eec:	ldr	r1, [pc, #3440]	; 21c64 <pclose@plt+0xfaa8>
   20ef0:	str	r0, [r6, #76]	; 0x4c
   20ef4:	mov	r0, #0
   20ef8:	bl	11d9c <dcgettext@plt>
   20efc:	mov	r2, #5
   20f00:	ldr	r1, [pc, #3424]	; 21c68 <pclose@plt+0xfaac>
   20f04:	str	r0, [r5, #76]	; 0x4c
   20f08:	mov	r0, #0
   20f0c:	bl	11d9c <dcgettext@plt>
   20f10:	mov	r2, #5
   20f14:	ldr	r1, [pc, #3408]	; 21c6c <pclose@plt+0xfab0>
   20f18:	str	r0, [r6, #80]	; 0x50
   20f1c:	mov	r0, #0
   20f20:	bl	11d9c <dcgettext@plt>
   20f24:	mov	r2, #5
   20f28:	ldr	r1, [pc, #3392]	; 21c70 <pclose@plt+0xfab4>
   20f2c:	str	r0, [r5, #80]	; 0x50
   20f30:	mov	r0, #0
   20f34:	bl	11d9c <dcgettext@plt>
   20f38:	mov	r2, #5
   20f3c:	ldr	r1, [pc, #3376]	; 21c74 <pclose@plt+0xfab8>
   20f40:	str	r0, [r6, #84]	; 0x54
   20f44:	mov	r0, #0
   20f48:	bl	11d9c <dcgettext@plt>
   20f4c:	mov	r2, #5
   20f50:	ldr	r1, [pc, #3360]	; 21c78 <pclose@plt+0xfabc>
   20f54:	str	r0, [r5, #84]	; 0x54
   20f58:	mov	r0, #0
   20f5c:	bl	11d9c <dcgettext@plt>
   20f60:	mov	r2, #5
   20f64:	ldr	r1, [pc, #3344]	; 21c7c <pclose@plt+0xfac0>
   20f68:	str	r0, [r6, #88]	; 0x58
   20f6c:	mov	r0, #0
   20f70:	bl	11d9c <dcgettext@plt>
   20f74:	mov	r2, #5
   20f78:	ldr	r1, [pc, #3328]	; 21c80 <pclose@plt+0xfac4>
   20f7c:	str	r0, [r5, #88]	; 0x58
   20f80:	mov	r0, #0
   20f84:	bl	11d9c <dcgettext@plt>
   20f88:	mov	r2, #5
   20f8c:	ldr	r1, [pc, #3312]	; 21c84 <pclose@plt+0xfac8>
   20f90:	str	r0, [r6, #92]	; 0x5c
   20f94:	mov	r0, #0
   20f98:	bl	11d9c <dcgettext@plt>
   20f9c:	mov	r2, #5
   20fa0:	ldr	r1, [pc, #3296]	; 21c88 <pclose@plt+0xfacc>
   20fa4:	str	r0, [r5, #92]	; 0x5c
   20fa8:	mov	r0, #0
   20fac:	bl	11d9c <dcgettext@plt>
   20fb0:	mov	r2, #5
   20fb4:	ldr	r1, [pc, #3280]	; 21c8c <pclose@plt+0xfad0>
   20fb8:	str	r0, [r6, #96]	; 0x60
   20fbc:	mov	r0, #0
   20fc0:	bl	11d9c <dcgettext@plt>
   20fc4:	mov	r2, #5
   20fc8:	ldr	r1, [pc, #3264]	; 21c90 <pclose@plt+0xfad4>
   20fcc:	str	r0, [r5, #96]	; 0x60
   20fd0:	mov	r0, #0
   20fd4:	bl	11d9c <dcgettext@plt>
   20fd8:	mov	r2, #5
   20fdc:	ldr	r1, [pc, #3248]	; 21c94 <pclose@plt+0xfad8>
   20fe0:	str	r0, [r6, #100]	; 0x64
   20fe4:	mov	r0, #0
   20fe8:	bl	11d9c <dcgettext@plt>
   20fec:	mov	r2, #5
   20ff0:	ldr	r1, [pc, #3232]	; 21c98 <pclose@plt+0xfadc>
   20ff4:	str	r0, [r5, #100]	; 0x64
   20ff8:	mov	r0, #0
   20ffc:	bl	11d9c <dcgettext@plt>
   21000:	mov	r2, #5
   21004:	ldr	r1, [pc, #3216]	; 21c9c <pclose@plt+0xfae0>
   21008:	str	r0, [r6, #104]	; 0x68
   2100c:	mov	r0, #0
   21010:	bl	11d9c <dcgettext@plt>
   21014:	mov	r2, #5
   21018:	ldr	r1, [pc, #3200]	; 21ca0 <pclose@plt+0xfae4>
   2101c:	str	r0, [r5, #104]	; 0x68
   21020:	mov	r0, #0
   21024:	bl	11d9c <dcgettext@plt>
   21028:	mov	r2, #5
   2102c:	ldr	r1, [pc, #3184]	; 21ca4 <pclose@plt+0xfae8>
   21030:	str	r0, [r6, #108]	; 0x6c
   21034:	mov	r0, #0
   21038:	bl	11d9c <dcgettext@plt>
   2103c:	mov	r2, #5
   21040:	ldr	r1, [pc, #3168]	; 21ca8 <pclose@plt+0xfaec>
   21044:	str	r0, [r5, #108]	; 0x6c
   21048:	mov	r0, #0
   2104c:	bl	11d9c <dcgettext@plt>
   21050:	mov	r2, #5
   21054:	ldr	r1, [pc, #3152]	; 21cac <pclose@plt+0xfaf0>
   21058:	str	r0, [r6, #112]	; 0x70
   2105c:	mov	r0, #0
   21060:	bl	11d9c <dcgettext@plt>
   21064:	mov	r2, #5
   21068:	ldr	r1, [pc, #3136]	; 21cb0 <pclose@plt+0xfaf4>
   2106c:	str	r0, [r5, #112]	; 0x70
   21070:	mov	r0, #0
   21074:	bl	11d9c <dcgettext@plt>
   21078:	mov	r2, #5
   2107c:	ldr	r1, [pc, #3120]	; 21cb4 <pclose@plt+0xfaf8>
   21080:	str	r0, [r6, #116]	; 0x74
   21084:	mov	r0, #0
   21088:	bl	11d9c <dcgettext@plt>
   2108c:	mov	r2, #5
   21090:	ldr	r1, [pc, #3104]	; 21cb8 <pclose@plt+0xfafc>
   21094:	str	r0, [r5, #116]	; 0x74
   21098:	mov	r0, #0
   2109c:	bl	11d9c <dcgettext@plt>
   210a0:	mov	r2, #5
   210a4:	ldr	r1, [pc, #3088]	; 21cbc <pclose@plt+0xfb00>
   210a8:	str	r0, [r6, #120]	; 0x78
   210ac:	mov	r0, #0
   210b0:	bl	11d9c <dcgettext@plt>
   210b4:	mov	r2, #5
   210b8:	ldr	r1, [pc, #3072]	; 21cc0 <pclose@plt+0xfb04>
   210bc:	str	r0, [r5, #120]	; 0x78
   210c0:	mov	r0, #0
   210c4:	bl	11d9c <dcgettext@plt>
   210c8:	mov	r2, #5
   210cc:	ldr	r1, [pc, #3056]	; 21cc4 <pclose@plt+0xfb08>
   210d0:	str	r0, [r6, #124]	; 0x7c
   210d4:	mov	r0, #0
   210d8:	bl	11d9c <dcgettext@plt>
   210dc:	mov	r2, #5
   210e0:	ldr	r1, [pc, #3040]	; 21cc8 <pclose@plt+0xfb0c>
   210e4:	str	r0, [r5, #124]	; 0x7c
   210e8:	mov	r0, #0
   210ec:	bl	11d9c <dcgettext@plt>
   210f0:	mov	r2, #5
   210f4:	ldr	r1, [pc, #3024]	; 21ccc <pclose@plt+0xfb10>
   210f8:	str	r0, [r6, #128]	; 0x80
   210fc:	mov	r0, #0
   21100:	bl	11d9c <dcgettext@plt>
   21104:	mov	r2, #5
   21108:	ldr	r1, [pc, #3008]	; 21cd0 <pclose@plt+0xfb14>
   2110c:	str	r0, [r5, #128]	; 0x80
   21110:	mov	r0, #0
   21114:	bl	11d9c <dcgettext@plt>
   21118:	mov	r2, #5
   2111c:	ldr	r1, [pc, #2992]	; 21cd4 <pclose@plt+0xfb18>
   21120:	str	r0, [r6, #132]	; 0x84
   21124:	mov	r0, #0
   21128:	bl	11d9c <dcgettext@plt>
   2112c:	mov	r2, #5
   21130:	ldr	r1, [pc, #2976]	; 21cd8 <pclose@plt+0xfb1c>
   21134:	str	r0, [r5, #132]	; 0x84
   21138:	mov	r0, #0
   2113c:	bl	11d9c <dcgettext@plt>
   21140:	mov	r2, #5
   21144:	ldr	r1, [pc, #2960]	; 21cdc <pclose@plt+0xfb20>
   21148:	str	r0, [r6, #136]	; 0x88
   2114c:	mov	r0, #0
   21150:	bl	11d9c <dcgettext@plt>
   21154:	mov	r2, #5
   21158:	ldr	r1, [pc, #2944]	; 21ce0 <pclose@plt+0xfb24>
   2115c:	str	r0, [r5, #136]	; 0x88
   21160:	mov	r0, #0
   21164:	bl	11d9c <dcgettext@plt>
   21168:	mov	r2, #5
   2116c:	ldr	r1, [pc, #2928]	; 21ce4 <pclose@plt+0xfb28>
   21170:	str	r0, [r6, #140]	; 0x8c
   21174:	mov	r0, #0
   21178:	bl	11d9c <dcgettext@plt>
   2117c:	mov	r2, #5
   21180:	ldr	r1, [pc, #2912]	; 21ce8 <pclose@plt+0xfb2c>
   21184:	str	r0, [r5, #140]	; 0x8c
   21188:	mov	r0, #0
   2118c:	bl	11d9c <dcgettext@plt>
   21190:	mov	r2, #5
   21194:	ldr	r1, [pc, #2896]	; 21cec <pclose@plt+0xfb30>
   21198:	str	r0, [r6, #144]	; 0x90
   2119c:	mov	r0, #0
   211a0:	bl	11d9c <dcgettext@plt>
   211a4:	mov	r2, #5
   211a8:	ldr	r1, [pc, #2880]	; 21cf0 <pclose@plt+0xfb34>
   211ac:	str	r0, [r5, #144]	; 0x90
   211b0:	mov	r0, #0
   211b4:	bl	11d9c <dcgettext@plt>
   211b8:	mov	r2, #5
   211bc:	ldr	r1, [pc, #2864]	; 21cf4 <pclose@plt+0xfb38>
   211c0:	str	r0, [r6, #148]	; 0x94
   211c4:	mov	r0, #0
   211c8:	bl	11d9c <dcgettext@plt>
   211cc:	mov	r2, #5
   211d0:	ldr	r1, [pc, #2848]	; 21cf8 <pclose@plt+0xfb3c>
   211d4:	str	r0, [r5, #148]	; 0x94
   211d8:	mov	r0, #0
   211dc:	bl	11d9c <dcgettext@plt>
   211e0:	mov	r2, #5
   211e4:	ldr	r1, [pc, #2832]	; 21cfc <pclose@plt+0xfb40>
   211e8:	str	r0, [r6, #152]	; 0x98
   211ec:	mov	r0, #0
   211f0:	bl	11d9c <dcgettext@plt>
   211f4:	mov	r2, #5
   211f8:	ldr	r1, [pc, #2816]	; 21d00 <pclose@plt+0xfb44>
   211fc:	str	r0, [r5, #152]	; 0x98
   21200:	mov	r0, #0
   21204:	bl	11d9c <dcgettext@plt>
   21208:	mov	r2, #5
   2120c:	ldr	r1, [pc, #2800]	; 21d04 <pclose@plt+0xfb48>
   21210:	str	r0, [r6, #156]	; 0x9c
   21214:	mov	r0, #0
   21218:	bl	11d9c <dcgettext@plt>
   2121c:	mov	r2, #5
   21220:	ldr	r1, [pc, #2784]	; 21d08 <pclose@plt+0xfb4c>
   21224:	str	r0, [r5, #156]	; 0x9c
   21228:	mov	r0, #0
   2122c:	bl	11d9c <dcgettext@plt>
   21230:	mov	r2, #5
   21234:	ldr	r1, [pc, #2768]	; 21d0c <pclose@plt+0xfb50>
   21238:	str	r0, [r6, #160]	; 0xa0
   2123c:	mov	r0, #0
   21240:	bl	11d9c <dcgettext@plt>
   21244:	mov	r2, #5
   21248:	ldr	r1, [pc, #2752]	; 21d10 <pclose@plt+0xfb54>
   2124c:	str	r0, [r5, #160]	; 0xa0
   21250:	mov	r0, #0
   21254:	bl	11d9c <dcgettext@plt>
   21258:	mov	r2, #5
   2125c:	ldr	r1, [pc, #2736]	; 21d14 <pclose@plt+0xfb58>
   21260:	str	r0, [r6, #164]	; 0xa4
   21264:	mov	r0, #0
   21268:	bl	11d9c <dcgettext@plt>
   2126c:	mov	r2, #5
   21270:	ldr	r1, [pc, #2720]	; 21d18 <pclose@plt+0xfb5c>
   21274:	str	r0, [r5, #164]	; 0xa4
   21278:	mov	r0, #0
   2127c:	bl	11d9c <dcgettext@plt>
   21280:	mov	r2, #5
   21284:	ldr	r1, [pc, #2704]	; 21d1c <pclose@plt+0xfb60>
   21288:	str	r0, [r6, #168]	; 0xa8
   2128c:	mov	r0, #0
   21290:	bl	11d9c <dcgettext@plt>
   21294:	mov	r2, #5
   21298:	ldr	r1, [pc, #2688]	; 21d20 <pclose@plt+0xfb64>
   2129c:	str	r0, [r5, #168]	; 0xa8
   212a0:	mov	r0, #0
   212a4:	bl	11d9c <dcgettext@plt>
   212a8:	mov	r2, #5
   212ac:	ldr	r1, [pc, #2672]	; 21d24 <pclose@plt+0xfb68>
   212b0:	str	r0, [r6, #172]	; 0xac
   212b4:	mov	r0, #0
   212b8:	bl	11d9c <dcgettext@plt>
   212bc:	mov	r2, #5
   212c0:	ldr	r1, [pc, #2656]	; 21d28 <pclose@plt+0xfb6c>
   212c4:	str	r0, [r5, #172]	; 0xac
   212c8:	mov	r0, #0
   212cc:	bl	11d9c <dcgettext@plt>
   212d0:	mov	r2, #5
   212d4:	ldr	r1, [pc, #2640]	; 21d2c <pclose@plt+0xfb70>
   212d8:	str	r0, [r6, #176]	; 0xb0
   212dc:	mov	r0, #0
   212e0:	bl	11d9c <dcgettext@plt>
   212e4:	mov	r2, #5
   212e8:	ldr	r1, [pc, #2624]	; 21d30 <pclose@plt+0xfb74>
   212ec:	str	r0, [r5, #176]	; 0xb0
   212f0:	mov	r0, #0
   212f4:	bl	11d9c <dcgettext@plt>
   212f8:	mov	r2, #5
   212fc:	ldr	r1, [pc, #2608]	; 21d34 <pclose@plt+0xfb78>
   21300:	str	r0, [r6, #180]	; 0xb4
   21304:	mov	r0, #0
   21308:	bl	11d9c <dcgettext@plt>
   2130c:	mov	r2, #5
   21310:	ldr	r1, [pc, #2592]	; 21d38 <pclose@plt+0xfb7c>
   21314:	str	r0, [r5, #180]	; 0xb4
   21318:	mov	r0, #0
   2131c:	bl	11d9c <dcgettext@plt>
   21320:	mov	r2, #5
   21324:	ldr	r1, [pc, #2576]	; 21d3c <pclose@plt+0xfb80>
   21328:	str	r0, [r6, #184]	; 0xb8
   2132c:	mov	r0, #0
   21330:	bl	11d9c <dcgettext@plt>
   21334:	mov	r2, #5
   21338:	ldr	r1, [pc, #2560]	; 21d40 <pclose@plt+0xfb84>
   2133c:	str	r0, [r5, #184]	; 0xb8
   21340:	mov	r0, #0
   21344:	bl	11d9c <dcgettext@plt>
   21348:	mov	r2, #5
   2134c:	ldr	r1, [pc, #2544]	; 21d44 <pclose@plt+0xfb88>
   21350:	str	r0, [r6, #188]	; 0xbc
   21354:	mov	r0, #0
   21358:	bl	11d9c <dcgettext@plt>
   2135c:	mov	r2, #5
   21360:	ldr	r1, [pc, #2528]	; 21d48 <pclose@plt+0xfb8c>
   21364:	str	r0, [r5, #188]	; 0xbc
   21368:	mov	r0, #0
   2136c:	bl	11d9c <dcgettext@plt>
   21370:	mov	r2, #5
   21374:	ldr	r1, [pc, #2512]	; 21d4c <pclose@plt+0xfb90>
   21378:	str	r0, [r6, #192]	; 0xc0
   2137c:	mov	r0, #0
   21380:	bl	11d9c <dcgettext@plt>
   21384:	mov	r2, #5
   21388:	ldr	r1, [pc, #2496]	; 21d50 <pclose@plt+0xfb94>
   2138c:	str	r0, [r5, #192]	; 0xc0
   21390:	mov	r0, #0
   21394:	bl	11d9c <dcgettext@plt>
   21398:	mov	r2, #5
   2139c:	ldr	r1, [pc, #2480]	; 21d54 <pclose@plt+0xfb98>
   213a0:	str	r0, [r6, #196]	; 0xc4
   213a4:	mov	r0, #0
   213a8:	bl	11d9c <dcgettext@plt>
   213ac:	mov	r2, #5
   213b0:	ldr	r1, [pc, #2464]	; 21d58 <pclose@plt+0xfb9c>
   213b4:	str	r0, [r5, #196]	; 0xc4
   213b8:	mov	r0, #0
   213bc:	bl	11d9c <dcgettext@plt>
   213c0:	mov	r2, #5
   213c4:	ldr	r1, [pc, #2448]	; 21d5c <pclose@plt+0xfba0>
   213c8:	str	r0, [r6, #200]	; 0xc8
   213cc:	mov	r0, #0
   213d0:	bl	11d9c <dcgettext@plt>
   213d4:	mov	r2, #5
   213d8:	ldr	r1, [pc, #2432]	; 21d60 <pclose@plt+0xfba4>
   213dc:	str	r0, [r5, #200]	; 0xc8
   213e0:	mov	r0, #0
   213e4:	bl	11d9c <dcgettext@plt>
   213e8:	mov	r2, #5
   213ec:	ldr	r1, [pc, #2416]	; 21d64 <pclose@plt+0xfba8>
   213f0:	str	r0, [r6, #204]	; 0xcc
   213f4:	mov	r0, #0
   213f8:	bl	11d9c <dcgettext@plt>
   213fc:	mov	r2, #5
   21400:	ldr	r1, [pc, #2400]	; 21d68 <pclose@plt+0xfbac>
   21404:	str	r0, [r5, #204]	; 0xcc
   21408:	mov	r0, #0
   2140c:	bl	11d9c <dcgettext@plt>
   21410:	mov	r2, #5
   21414:	ldr	r1, [pc, #2384]	; 21d6c <pclose@plt+0xfbb0>
   21418:	str	r0, [r6, #208]	; 0xd0
   2141c:	mov	r0, #0
   21420:	bl	11d9c <dcgettext@plt>
   21424:	mov	r2, #5
   21428:	ldr	r1, [pc, #2368]	; 21d70 <pclose@plt+0xfbb4>
   2142c:	str	r0, [r5, #208]	; 0xd0
   21430:	mov	r0, #0
   21434:	bl	11d9c <dcgettext@plt>
   21438:	mov	r2, #5
   2143c:	ldr	r1, [pc, #2352]	; 21d74 <pclose@plt+0xfbb8>
   21440:	str	r0, [r6, #212]	; 0xd4
   21444:	mov	r0, #0
   21448:	bl	11d9c <dcgettext@plt>
   2144c:	mov	r2, #5
   21450:	ldr	r1, [pc, #2336]	; 21d78 <pclose@plt+0xfbbc>
   21454:	str	r0, [r5, #212]	; 0xd4
   21458:	mov	r0, #0
   2145c:	bl	11d9c <dcgettext@plt>
   21460:	mov	r2, #5
   21464:	ldr	r1, [pc, #2320]	; 21d7c <pclose@plt+0xfbc0>
   21468:	str	r0, [r6, #216]	; 0xd8
   2146c:	mov	r0, #0
   21470:	bl	11d9c <dcgettext@plt>
   21474:	mov	r2, #5
   21478:	ldr	r1, [pc, #2304]	; 21d80 <pclose@plt+0xfbc4>
   2147c:	str	r0, [r5, #216]	; 0xd8
   21480:	mov	r0, #0
   21484:	bl	11d9c <dcgettext@plt>
   21488:	mov	r2, #5
   2148c:	ldr	r1, [pc, #2288]	; 21d84 <pclose@plt+0xfbc8>
   21490:	str	r0, [r6, #220]	; 0xdc
   21494:	mov	r0, #0
   21498:	bl	11d9c <dcgettext@plt>
   2149c:	mov	r2, #5
   214a0:	ldr	r1, [pc, #2272]	; 21d88 <pclose@plt+0xfbcc>
   214a4:	str	r0, [r5, #220]	; 0xdc
   214a8:	mov	r0, #0
   214ac:	bl	11d9c <dcgettext@plt>
   214b0:	mov	r2, #5
   214b4:	ldr	r1, [pc, #2256]	; 21d8c <pclose@plt+0xfbd0>
   214b8:	str	r0, [r6, #224]	; 0xe0
   214bc:	mov	r0, #0
   214c0:	bl	11d9c <dcgettext@plt>
   214c4:	mov	r2, #5
   214c8:	ldr	r1, [pc, #2240]	; 21d90 <pclose@plt+0xfbd4>
   214cc:	str	r0, [r5, #224]	; 0xe0
   214d0:	mov	r0, #0
   214d4:	bl	11d9c <dcgettext@plt>
   214d8:	mov	r2, #5
   214dc:	ldr	r1, [pc, #2224]	; 21d94 <pclose@plt+0xfbd8>
   214e0:	str	r0, [r6, #228]	; 0xe4
   214e4:	mov	r0, #0
   214e8:	bl	11d9c <dcgettext@plt>
   214ec:	mov	r2, #5
   214f0:	ldr	r1, [pc, #2208]	; 21d98 <pclose@plt+0xfbdc>
   214f4:	str	r0, [r5, #228]	; 0xe4
   214f8:	mov	r0, #0
   214fc:	bl	11d9c <dcgettext@plt>
   21500:	mov	r2, #5
   21504:	ldr	r1, [pc, #2192]	; 21d9c <pclose@plt+0xfbe0>
   21508:	ldr	r5, [pc, #2192]	; 21da0 <pclose@plt+0xfbe4>
   2150c:	str	r0, [r4, #92]	; 0x5c
   21510:	mov	r0, #0
   21514:	bl	11d9c <dcgettext@plt>
   21518:	mov	r2, #5
   2151c:	ldr	r1, [pc, #2176]	; 21da4 <pclose@plt+0xfbe8>
   21520:	str	r0, [r4, #348]	; 0x15c
   21524:	mov	r0, #0
   21528:	bl	11d9c <dcgettext@plt>
   2152c:	mov	r2, #5
   21530:	ldr	r1, [pc, #2160]	; 21da8 <pclose@plt+0xfbec>
   21534:	str	r0, [r4, #188]	; 0xbc
   21538:	mov	r0, #0
   2153c:	bl	11d9c <dcgettext@plt>
   21540:	mov	r2, #5
   21544:	ldr	r1, [pc, #2144]	; 21dac <pclose@plt+0xfbf0>
   21548:	str	r0, [r4, #124]	; 0x7c
   2154c:	mov	r0, #0
   21550:	bl	11d9c <dcgettext@plt>
   21554:	mov	r2, #5
   21558:	ldr	r1, [pc, #2128]	; 21db0 <pclose@plt+0xfbf4>
   2155c:	str	r0, [r4, #104]	; 0x68
   21560:	mov	r0, #0
   21564:	bl	11d9c <dcgettext@plt>
   21568:	mov	r2, #5
   2156c:	ldr	r1, [pc, #2112]	; 21db4 <pclose@plt+0xfbf8>
   21570:	str	r0, [r4, #24]
   21574:	mov	r0, #0
   21578:	bl	11d9c <dcgettext@plt>
   2157c:	mov	r2, #5
   21580:	ldr	r1, [pc, #2096]	; 21db8 <pclose@plt+0xfbfc>
   21584:	str	r0, [r4, #44]	; 0x2c
   21588:	mov	r0, #0
   2158c:	bl	11d9c <dcgettext@plt>
   21590:	mov	r2, #5
   21594:	ldr	r1, [pc, #2080]	; 21dbc <pclose@plt+0xfc00>
   21598:	str	r0, [r4, #196]	; 0xc4
   2159c:	mov	r0, #0
   215a0:	bl	11d9c <dcgettext@plt>
   215a4:	mov	r2, #5
   215a8:	ldr	r1, [pc, #2064]	; 21dc0 <pclose@plt+0xfc04>
   215ac:	str	r0, [r4, #40]	; 0x28
   215b0:	mov	r0, #0
   215b4:	bl	11d9c <dcgettext@plt>
   215b8:	mov	r2, #5
   215bc:	ldr	r1, [pc, #2048]	; 21dc4 <pclose@plt+0xfc08>
   215c0:	str	r0, [r4, #200]	; 0xc8
   215c4:	mov	r0, #0
   215c8:	bl	11d9c <dcgettext@plt>
   215cc:	mov	r2, #5
   215d0:	ldr	r1, [pc, #2032]	; 21dc8 <pclose@plt+0xfc0c>
   215d4:	str	r0, [r4, #60]	; 0x3c
   215d8:	mov	r0, #0
   215dc:	bl	11d9c <dcgettext@plt>
   215e0:	mov	r2, #5
   215e4:	ldr	r1, [pc, #2016]	; 21dcc <pclose@plt+0xfc10>
   215e8:	str	r0, [r4, #296]	; 0x128
   215ec:	mov	r0, #0
   215f0:	bl	11d9c <dcgettext@plt>
   215f4:	mov	r2, #5
   215f8:	ldr	r1, [pc, #2000]	; 21dd0 <pclose@plt+0xfc14>
   215fc:	str	r0, [r4, #80]	; 0x50
   21600:	mov	r0, #0
   21604:	bl	11d9c <dcgettext@plt>
   21608:	mov	r2, #5
   2160c:	ldr	r1, [pc, #1984]	; 21dd4 <pclose@plt+0xfc18>
   21610:	str	r0, [r4, #72]	; 0x48
   21614:	mov	r0, #0
   21618:	bl	11d9c <dcgettext@plt>
   2161c:	mov	r2, #5
   21620:	ldr	r1, [pc, #1968]	; 21dd8 <pclose@plt+0xfc1c>
   21624:	str	r0, [r4, #236]	; 0xec
   21628:	mov	r0, #0
   2162c:	bl	11d9c <dcgettext@plt>
   21630:	mov	r2, #5
   21634:	ldr	r1, [pc, #1952]	; 21ddc <pclose@plt+0xfc20>
   21638:	str	r0, [r4, #232]	; 0xe8
   2163c:	mov	r0, #0
   21640:	bl	11d9c <dcgettext@plt>
   21644:	mov	r2, #5
   21648:	ldr	r1, [pc, #1936]	; 21de0 <pclose@plt+0xfc24>
   2164c:	str	r0, [r4, #300]	; 0x12c
   21650:	mov	r0, #0
   21654:	bl	11d9c <dcgettext@plt>
   21658:	mov	r2, #5
   2165c:	ldr	r1, [pc, #1920]	; 21de4 <pclose@plt+0xfc28>
   21660:	str	r0, [r4, #120]	; 0x78
   21664:	mov	r0, #0
   21668:	bl	11d9c <dcgettext@plt>
   2166c:	mov	r2, #5
   21670:	ldr	r1, [pc, #1904]	; 21de8 <pclose@plt+0xfc2c>
   21674:	str	r0, [r4, #152]	; 0x98
   21678:	mov	r0, #0
   2167c:	bl	11d9c <dcgettext@plt>
   21680:	mov	r2, #5
   21684:	ldr	r1, [pc, #1888]	; 21dec <pclose@plt+0xfc30>
   21688:	str	r0, [r4, #128]	; 0x80
   2168c:	mov	r0, #0
   21690:	bl	11d9c <dcgettext@plt>
   21694:	mov	r2, #5
   21698:	ldr	r1, [pc, #1872]	; 21df0 <pclose@plt+0xfc34>
   2169c:	str	r0, [r4, #132]	; 0x84
   216a0:	mov	r0, #0
   216a4:	bl	11d9c <dcgettext@plt>
   216a8:	mov	r2, #5
   216ac:	ldr	r1, [pc, #1856]	; 21df4 <pclose@plt+0xfc38>
   216b0:	str	r0, [r4, #64]	; 0x40
   216b4:	mov	r0, #0
   216b8:	bl	11d9c <dcgettext@plt>
   216bc:	mov	r2, #5
   216c0:	ldr	r1, [pc, #1840]	; 21df8 <pclose@plt+0xfc3c>
   216c4:	str	r0, [r4, #84]	; 0x54
   216c8:	mov	r0, #0
   216cc:	bl	11d9c <dcgettext@plt>
   216d0:	mov	r2, #5
   216d4:	ldr	r1, [pc, #1824]	; 21dfc <pclose@plt+0xfc40>
   216d8:	str	r0, [r4, #88]	; 0x58
   216dc:	mov	r0, #0
   216e0:	bl	11d9c <dcgettext@plt>
   216e4:	mov	r2, #5
   216e8:	ldr	r1, [pc, #1808]	; 21e00 <pclose@plt+0xfc44>
   216ec:	str	r0, [r4, #68]	; 0x44
   216f0:	mov	r0, #0
   216f4:	bl	11d9c <dcgettext@plt>
   216f8:	mov	r2, #5
   216fc:	ldr	r1, [pc, #1792]	; 21e04 <pclose@plt+0xfc48>
   21700:	str	r0, [r4, #108]	; 0x6c
   21704:	mov	r0, #0
   21708:	bl	11d9c <dcgettext@plt>
   2170c:	mov	r2, #5
   21710:	ldr	r1, [pc, #1776]	; 21e08 <pclose@plt+0xfc4c>
   21714:	str	r0, [r4, #344]	; 0x158
   21718:	mov	r0, #0
   2171c:	bl	11d9c <dcgettext@plt>
   21720:	mov	r2, #5
   21724:	ldr	r1, [pc, #1760]	; 21e0c <pclose@plt+0xfc50>
   21728:	str	r0, [r4, #76]	; 0x4c
   2172c:	mov	r0, #0
   21730:	bl	11d9c <dcgettext@plt>
   21734:	mov	r2, #5
   21738:	ldr	r1, [pc, #1744]	; 21e10 <pclose@plt+0xfc54>
   2173c:	str	r0, [r4, #284]	; 0x11c
   21740:	mov	r0, #0
   21744:	bl	11d9c <dcgettext@plt>
   21748:	mov	r2, #5
   2174c:	ldr	r1, [pc, #1728]	; 21e14 <pclose@plt+0xfc58>
   21750:	str	r0, [r4, #192]	; 0xc0
   21754:	mov	r0, #0
   21758:	bl	11d9c <dcgettext@plt>
   2175c:	mov	r2, #5
   21760:	ldr	r1, [pc, #1712]	; 21e18 <pclose@plt+0xfc5c>
   21764:	str	r0, [r4, #172]	; 0xac
   21768:	mov	r0, #0
   2176c:	bl	11d9c <dcgettext@plt>
   21770:	mov	r2, #5
   21774:	ldr	r1, [pc, #1696]	; 21e1c <pclose@plt+0xfc60>
   21778:	str	r0, [r4, #180]	; 0xb4
   2177c:	mov	r0, #0
   21780:	bl	11d9c <dcgettext@plt>
   21784:	mov	r2, #5
   21788:	ldr	r1, [pc, #1680]	; 21e20 <pclose@plt+0xfc64>
   2178c:	str	r0, [r4, #116]	; 0x74
   21790:	mov	r0, #0
   21794:	bl	11d9c <dcgettext@plt>
   21798:	mov	r2, #5
   2179c:	ldr	r1, [pc, #1664]	; 21e24 <pclose@plt+0xfc68>
   217a0:	str	r0, [r4, #52]	; 0x34
   217a4:	mov	r0, #0
   217a8:	bl	11d9c <dcgettext@plt>
   217ac:	mov	r2, #5
   217b0:	ldr	r1, [pc, #1648]	; 21e28 <pclose@plt+0xfc6c>
   217b4:	str	r0, [r4, #176]	; 0xb0
   217b8:	mov	r0, #0
   217bc:	bl	11d9c <dcgettext@plt>
   217c0:	mov	r2, #5
   217c4:	ldr	r1, [pc, #1632]	; 21e2c <pclose@plt+0xfc70>
   217c8:	str	r0, [r4, #168]	; 0xa8
   217cc:	mov	r0, #0
   217d0:	bl	11d9c <dcgettext@plt>
   217d4:	mov	r2, #5
   217d8:	ldr	r1, [pc, #1616]	; 21e30 <pclose@plt+0xfc74>
   217dc:	str	r0, [r4, #112]	; 0x70
   217e0:	mov	r0, #0
   217e4:	bl	11d9c <dcgettext@plt>
   217e8:	mov	r2, #5
   217ec:	ldr	r1, [pc, #1600]	; 21e34 <pclose@plt+0xfc78>
   217f0:	str	r0, [r4, #204]	; 0xcc
   217f4:	mov	r0, #0
   217f8:	bl	11d9c <dcgettext@plt>
   217fc:	mov	r2, #5
   21800:	ldr	r1, [pc, #1584]	; 21e38 <pclose@plt+0xfc7c>
   21804:	str	r0, [r4, #288]	; 0x120
   21808:	mov	r0, #0
   2180c:	bl	11d9c <dcgettext@plt>
   21810:	mov	r2, #5
   21814:	ldr	r1, [pc, #1568]	; 21e3c <pclose@plt+0xfc80>
   21818:	str	r0, [r4, #164]	; 0xa4
   2181c:	mov	r0, #0
   21820:	bl	11d9c <dcgettext@plt>
   21824:	mov	r2, #5
   21828:	ldr	r1, [pc, #1552]	; 21e40 <pclose@plt+0xfc84>
   2182c:	str	r0, [r4, #32]
   21830:	mov	r0, #0
   21834:	bl	11d9c <dcgettext@plt>
   21838:	mov	r2, #5
   2183c:	ldr	r1, [pc, #1536]	; 21e44 <pclose@plt+0xfc88>
   21840:	str	r0, [r4, #184]	; 0xb8
   21844:	mov	r0, #0
   21848:	bl	11d9c <dcgettext@plt>
   2184c:	mov	r2, #5
   21850:	ldr	r1, [pc, #1520]	; 21e48 <pclose@plt+0xfc8c>
   21854:	str	r0, [r4, #292]	; 0x124
   21858:	mov	r0, #0
   2185c:	bl	11d9c <dcgettext@plt>
   21860:	mov	r2, #5
   21864:	ldr	r1, [pc, #1504]	; 21e4c <pclose@plt+0xfc90>
   21868:	str	r0, [r4, #276]	; 0x114
   2186c:	mov	r0, #0
   21870:	bl	11d9c <dcgettext@plt>
   21874:	mov	r2, #5
   21878:	ldr	r1, [pc, #1488]	; 21e50 <pclose@plt+0xfc94>
   2187c:	str	r0, [r4, #96]	; 0x60
   21880:	mov	r0, #0
   21884:	bl	11d9c <dcgettext@plt>
   21888:	mov	r2, #5
   2188c:	ldr	r1, [pc, #1472]	; 21e54 <pclose@plt+0xfc98>
   21890:	str	r0, [r4, #100]	; 0x64
   21894:	mov	r0, #0
   21898:	bl	11d9c <dcgettext@plt>
   2189c:	mov	r2, #5
   218a0:	ldr	r1, [pc, #1456]	; 21e58 <pclose@plt+0xfc9c>
   218a4:	str	r0, [r4, #48]	; 0x30
   218a8:	mov	r0, #0
   218ac:	bl	11d9c <dcgettext@plt>
   218b0:	mov	r2, #5
   218b4:	ldr	r1, [pc, #1440]	; 21e5c <pclose@plt+0xfca0>
   218b8:	str	r0, [r4, #56]	; 0x38
   218bc:	mov	r0, #0
   218c0:	bl	11d9c <dcgettext@plt>
   218c4:	mov	r2, #5
   218c8:	ldr	r1, [pc, #1424]	; 21e60 <pclose@plt+0xfca4>
   218cc:	str	r0, [r4, #156]	; 0x9c
   218d0:	mov	r0, #0
   218d4:	bl	11d9c <dcgettext@plt>
   218d8:	mov	r2, #5
   218dc:	ldr	r1, [pc, #1408]	; 21e64 <pclose@plt+0xfca8>
   218e0:	str	r0, [r4, #140]	; 0x8c
   218e4:	mov	r0, #0
   218e8:	bl	11d9c <dcgettext@plt>
   218ec:	mov	r2, #5
   218f0:	ldr	r1, [pc, #1392]	; 21e68 <pclose@plt+0xfcac>
   218f4:	str	r0, [r4, #136]	; 0x88
   218f8:	mov	r0, #0
   218fc:	bl	11d9c <dcgettext@plt>
   21900:	mov	r2, #5
   21904:	ldr	r1, [pc, #1376]	; 21e6c <pclose@plt+0xfcb0>
   21908:	str	r0, [r4, #272]	; 0x110
   2190c:	mov	r0, #0
   21910:	bl	11d9c <dcgettext@plt>
   21914:	mov	r2, #5
   21918:	ldr	r1, [pc, #1360]	; 21e70 <pclose@plt+0xfcb4>
   2191c:	str	r0, [r4, #268]	; 0x10c
   21920:	mov	r0, #0
   21924:	bl	11d9c <dcgettext@plt>
   21928:	mov	r2, #5
   2192c:	ldr	r1, [pc, #1344]	; 21e74 <pclose@plt+0xfcb8>
   21930:	str	r0, [r4, #208]	; 0xd0
   21934:	mov	r0, #0
   21938:	bl	11d9c <dcgettext@plt>
   2193c:	mov	r2, #5
   21940:	ldr	r1, [pc, #1328]	; 21e78 <pclose@plt+0xfcbc>
   21944:	str	r0, [r4, #212]	; 0xd4
   21948:	mov	r0, #0
   2194c:	bl	11d9c <dcgettext@plt>
   21950:	mov	r2, #5
   21954:	ldr	r1, [pc, #1312]	; 21e7c <pclose@plt+0xfcc0>
   21958:	str	r0, [r4, #28]
   2195c:	mov	r0, #0
   21960:	bl	11d9c <dcgettext@plt>
   21964:	mov	r2, #5
   21968:	ldr	r1, [pc, #1296]	; 21e80 <pclose@plt+0xfcc4>
   2196c:	str	r0, [r4, #280]	; 0x118
   21970:	mov	r0, #0
   21974:	bl	11d9c <dcgettext@plt>
   21978:	mov	r2, #5
   2197c:	ldr	r1, [pc, #1280]	; 21e84 <pclose@plt+0xfcc8>
   21980:	str	r0, [r4, #8]
   21984:	mov	r0, #0
   21988:	bl	11d9c <dcgettext@plt>
   2198c:	mov	r2, #5
   21990:	ldr	r1, [pc, #1264]	; 21e88 <pclose@plt+0xfccc>
   21994:	str	r0, [r4, #12]
   21998:	mov	r0, #0
   2199c:	bl	11d9c <dcgettext@plt>
   219a0:	mov	r2, #5
   219a4:	ldr	r1, [pc, #1248]	; 21e8c <pclose@plt+0xfcd0>
   219a8:	str	r0, [r4, #4]
   219ac:	mov	r0, #0
   219b0:	bl	11d9c <dcgettext@plt>
   219b4:	mov	r2, #5
   219b8:	ldr	r1, [pc, #1232]	; 21e90 <pclose@plt+0xfcd4>
   219bc:	str	r0, [r4, #20]
   219c0:	mov	r0, #0
   219c4:	bl	11d9c <dcgettext@plt>
   219c8:	mov	r2, #5
   219cc:	ldr	r1, [pc, #1216]	; 21e94 <pclose@plt+0xfcd8>
   219d0:	str	r0, [r4, #16]
   219d4:	mov	r0, #0
   219d8:	bl	11d9c <dcgettext@plt>
   219dc:	mov	r2, #5
   219e0:	ldr	r1, [pc, #1200]	; 21e98 <pclose@plt+0xfcdc>
   219e4:	str	r0, [r4]
   219e8:	mov	r0, #0
   219ec:	bl	11d9c <dcgettext@plt>
   219f0:	mov	r2, #5
   219f4:	ldr	r1, [pc, #1184]	; 21e9c <pclose@plt+0xfce0>
   219f8:	str	r0, [r4, #340]	; 0x154
   219fc:	mov	r0, #0
   21a00:	bl	11d9c <dcgettext@plt>
   21a04:	mov	r2, #5
   21a08:	ldr	r1, [pc, #1168]	; 21ea0 <pclose@plt+0xfce4>
   21a0c:	str	r0, [r4, #336]	; 0x150
   21a10:	mov	r0, #0
   21a14:	bl	11d9c <dcgettext@plt>
   21a18:	mov	r2, #5
   21a1c:	ldr	r1, [pc, #1152]	; 21ea4 <pclose@plt+0xfce8>
   21a20:	str	r0, [r4, #312]	; 0x138
   21a24:	mov	r0, #0
   21a28:	bl	11d9c <dcgettext@plt>
   21a2c:	mov	r2, #5
   21a30:	ldr	r1, [pc, #1136]	; 21ea8 <pclose@plt+0xfcec>
   21a34:	str	r0, [r4, #320]	; 0x140
   21a38:	mov	r0, #0
   21a3c:	bl	11d9c <dcgettext@plt>
   21a40:	mov	r2, #5
   21a44:	ldr	r1, [pc, #1120]	; 21eac <pclose@plt+0xfcf0>
   21a48:	str	r0, [r4, #316]	; 0x13c
   21a4c:	mov	r0, #0
   21a50:	bl	11d9c <dcgettext@plt>
   21a54:	mov	r2, #5
   21a58:	ldr	r1, [pc, #1104]	; 21eb0 <pclose@plt+0xfcf4>
   21a5c:	str	r0, [r4, #148]	; 0x94
   21a60:	mov	r0, #0
   21a64:	bl	11d9c <dcgettext@plt>
   21a68:	mov	r2, #5
   21a6c:	ldr	r1, [pc, #1088]	; 21eb4 <pclose@plt+0xfcf8>
   21a70:	str	r0, [r4, #160]	; 0xa0
   21a74:	mov	r0, #0
   21a78:	bl	11d9c <dcgettext@plt>
   21a7c:	mov	r2, #5
   21a80:	ldr	r1, [pc, #1072]	; 21eb8 <pclose@plt+0xfcfc>
   21a84:	str	r0, [r4, #144]	; 0x90
   21a88:	mov	r0, #0
   21a8c:	bl	11d9c <dcgettext@plt>
   21a90:	mov	r2, #5
   21a94:	ldr	r1, [pc, #1056]	; 21ebc <pclose@plt+0xfd00>
   21a98:	str	r0, [r4, #356]	; 0x164
   21a9c:	mov	r0, #0
   21aa0:	bl	11d9c <dcgettext@plt>
   21aa4:	mov	r2, #5
   21aa8:	ldr	r1, [pc, #1040]	; 21ec0 <pclose@plt+0xfd04>
   21aac:	str	r0, [r4, #360]	; 0x168
   21ab0:	mov	r0, #0
   21ab4:	bl	11d9c <dcgettext@plt>
   21ab8:	mov	r2, #5
   21abc:	ldr	r1, [pc, #1024]	; 21ec4 <pclose@plt+0xfd08>
   21ac0:	str	r0, [r4, #352]	; 0x160
   21ac4:	mov	r0, #0
   21ac8:	bl	11d9c <dcgettext@plt>
   21acc:	mov	r2, #5
   21ad0:	ldr	r1, [pc, #1008]	; 21ec8 <pclose@plt+0xfd0c>
   21ad4:	str	r0, [r4, #364]	; 0x16c
   21ad8:	mov	r0, #0
   21adc:	bl	11d9c <dcgettext@plt>
   21ae0:	mov	r2, #5
   21ae4:	ldr	r1, [pc, #992]	; 21ecc <pclose@plt+0xfd10>
   21ae8:	str	r0, [r4, #368]	; 0x170
   21aec:	mov	r0, #0
   21af0:	bl	11d9c <dcgettext@plt>
   21af4:	mov	r2, #5
   21af8:	ldr	r1, [pc, #976]	; 21ed0 <pclose@plt+0xfd14>
   21afc:	str	r0, [r4, #372]	; 0x174
   21b00:	mov	r0, #0
   21b04:	bl	11d9c <dcgettext@plt>
   21b08:	mov	r2, #5
   21b0c:	ldr	r1, [pc, #960]	; 21ed4 <pclose@plt+0xfd18>
   21b10:	str	r0, [r4, #376]	; 0x178
   21b14:	mov	r0, #0
   21b18:	bl	11d9c <dcgettext@plt>
   21b1c:	mov	r2, #5
   21b20:	ldr	r1, [pc, #944]	; 21ed8 <pclose@plt+0xfd1c>
   21b24:	str	r0, [r4, #380]	; 0x17c
   21b28:	mov	r0, #0
   21b2c:	bl	11d9c <dcgettext@plt>
   21b30:	mov	r2, #5
   21b34:	ldr	r1, [pc, #928]	; 21edc <pclose@plt+0xfd20>
   21b38:	str	r0, [r4, #384]	; 0x180
   21b3c:	mov	r0, #0
   21b40:	bl	11d9c <dcgettext@plt>
   21b44:	mov	r2, #5
   21b48:	ldr	r1, [pc, #912]	; 21ee0 <pclose@plt+0xfd24>
   21b4c:	str	r0, [r4, #388]	; 0x184
   21b50:	mov	r0, #0
   21b54:	bl	11d9c <dcgettext@plt>
   21b58:	mov	r2, #5
   21b5c:	ldr	r1, [pc, #896]	; 21ee4 <pclose@plt+0xfd28>
   21b60:	str	r0, [r4, #396]	; 0x18c
   21b64:	mov	r0, #0
   21b68:	bl	11d9c <dcgettext@plt>
   21b6c:	mov	r2, #5
   21b70:	ldr	r1, [pc, #880]	; 21ee8 <pclose@plt+0xfd2c>
   21b74:	str	r0, [r4, #392]	; 0x188
   21b78:	mov	r0, #0
   21b7c:	bl	11d9c <dcgettext@plt>
   21b80:	mov	r2, #5
   21b84:	ldr	r1, [pc, #864]	; 21eec <pclose@plt+0xfd30>
   21b88:	str	r0, [r4, #400]	; 0x190
   21b8c:	mov	r0, #0
   21b90:	bl	11d9c <dcgettext@plt>
   21b94:	mov	r2, #5
   21b98:	ldr	r1, [pc, #848]	; 21ef0 <pclose@plt+0xfd34>
   21b9c:	str	r0, [r4, #404]	; 0x194
   21ba0:	mov	r0, #0
   21ba4:	bl	11d9c <dcgettext@plt>
   21ba8:	mov	r2, #5
   21bac:	b	21f70 <pclose@plt+0xfdb4>
   21bb0:			; <UNDEFINED> instruction: 0x000234b0
   21bb4:	muleq	r2, r8, r2
   21bb8:	muleq	r2, ip, r4
   21bbc:			; <UNDEFINED> instruction: 0x000234bc
   21bc0:	andeq	pc, r5, r8, asr #1
   21bc4:	andeq	r3, r2, r0, asr #9
   21bc8:	andeq	lr, r5, r0, ror #31
   21bcc:	andeq	lr, r5, r0, asr #28
   21bd0:	andeq	r3, r2, ip, asr #9
   21bd4:	ldrdeq	r3, [r2], -r4
   21bd8:	andeq	r3, r2, r8, ror #9
   21bdc:	andeq	r3, r2, ip, ror #9
   21be0:	andeq	r3, r2, r0, lsl #10
   21be4:	andeq	r3, r2, r8, lsl #10
   21be8:	andeq	r3, r2, ip, lsl r5
   21bec:	andeq	r3, r2, r4, lsr #10
   21bf0:	andeq	r3, r2, r4, lsr r5
   21bf4:	andeq	r3, r2, ip, lsr r5
   21bf8:	andeq	r3, r2, ip, asr #10
   21bfc:	andeq	r3, r2, r4, asr r5
   21c00:	andeq	r3, r2, r4, ror #10
   21c04:	andeq	r3, r2, ip, ror #10
   21c08:	andeq	r3, r2, ip, ror r5
   21c0c:	andeq	r3, r2, r4, lsr #11
   21c10:	andeq	r3, r2, r0, lsl #11
   21c14:	andeq	r3, r2, r8, lsl #11
   21c18:	muleq	r2, r4, r5
   21c1c:	muleq	r2, ip, r5
   21c20:			; <UNDEFINED> instruction: 0x000235b0
   21c24:			; <UNDEFINED> instruction: 0x000235b4
   21c28:	andeq	r3, r2, r4, asr #11
   21c2c:	andeq	r3, r2, ip, asr #11
   21c30:	andeq	r3, r2, r0, ror #11
   21c34:	andeq	r3, r2, r4, ror #11
   21c38:	strdeq	r3, [r2], -r0
   21c3c:	strdeq	r3, [r2], -r4
   21c40:	andeq	r3, r2, r0, lsl #12
   21c44:	andeq	r3, r2, r4, lsl #12
   21c48:	andeq	r3, r2, r0, lsl r6
   21c4c:	andeq	r3, r2, r4, lsl r6
   21c50:	andeq	r3, r2, r4, lsl #11
   21c54:	andeq	r3, r2, r8, lsr #12
   21c58:	andeq	r3, r2, ip, lsr r6
   21c5c:	andeq	r3, r2, r4, asr #12
   21c60:	andeq	r3, r2, r0, asr r6
   21c64:	andeq	r3, r2, r8, asr r6
   21c68:	andeq	r3, r2, r4, ror #12
   21c6c:	andeq	r3, r2, ip, ror #12
   21c70:	andeq	r3, r2, r4, lsl #13
   21c74:	andeq	r3, r2, ip, lsl #13
   21c78:	andeq	r3, r2, r0, lsr #13
   21c7c:	andeq	r3, r2, r8, lsr #13
   21c80:			; <UNDEFINED> instruction: 0x000236bc
   21c84:	andeq	r3, r2, r4, asr #13
   21c88:	ldrdeq	r3, [r2], -r8
   21c8c:	ldrdeq	r3, [r2], -ip
   21c90:	strdeq	r3, [r2], -r0
   21c94:	strdeq	r3, [r2], -r8
   21c98:	andeq	r3, r2, r8, lsl #14
   21c9c:	andeq	r3, r2, r0, lsl r7
   21ca0:	andeq	r3, r2, r4, lsr #14
   21ca4:	andeq	r3, r2, r8, lsr #14
   21ca8:	andeq	r3, r2, ip, lsr r7
   21cac:	andeq	r3, r2, r4, asr #14
   21cb0:	andeq	r3, r2, r8, asr r7
   21cb4:	andeq	r3, r2, r0, ror #14
   21cb8:	andeq	r3, r2, r4, ror r7
   21cbc:	andeq	r3, r2, ip, ror r7
   21cc0:	andeq	r2, r2, ip, asr pc
   21cc4:	muleq	r2, r0, r7
   21cc8:	andeq	r3, r2, r0, lsr #15
   21ccc:	andeq	r3, r2, r8, lsr #15
   21cd0:			; <UNDEFINED> instruction: 0x000237bc
   21cd4:	andeq	r3, r2, r4, asr #15
   21cd8:	ldrdeq	r3, [r2], -ip
   21cdc:	andeq	r3, r2, r4, ror #15
   21ce0:	strdeq	r3, [r2], -ip
   21ce4:	andeq	r3, r2, r4, lsl #16
   21ce8:	andeq	r3, r2, r4, lsl r8
   21cec:	andeq	r3, r2, ip, lsl r8
   21cf0:	andeq	r3, r2, ip, lsr #16
   21cf4:	andeq	r3, r2, r4, lsr r8
   21cf8:	andeq	r3, r2, r8, asr #16
   21cfc:	andeq	r3, r2, r0, asr r8
   21d00:	andeq	r3, r2, r0, ror #16
   21d04:	andeq	r3, r2, r8, ror #16
   21d08:	andeq	r3, r2, ip, ror r8
   21d0c:	andeq	r3, r2, r4, lsl #17
   21d10:	muleq	r2, r8, r8
   21d14:	andeq	r3, r2, r0, lsr #17
   21d18:			; <UNDEFINED> instruction: 0x000238b4
   21d1c:			; <UNDEFINED> instruction: 0x000238b8
   21d20:	andeq	r3, r2, ip, asr #17
   21d24:	ldrdeq	r3, [r2], -r0
   21d28:	andeq	r3, r2, r4, ror #17
   21d2c:	andeq	r3, r2, ip, ror #17
   21d30:	andeq	r3, r2, r0, lsl #18
   21d34:	andeq	r3, r2, r8, lsl #18
   21d38:	andeq	r3, r2, ip, lsl r9
   21d3c:	andeq	r3, r2, r4, lsr #18
   21d40:	andeq	r3, r2, r8, lsr r9
   21d44:	andeq	r3, r2, r0, asr #18
   21d48:	andeq	r3, r2, r4, asr r9
   21d4c:	andeq	r3, r2, ip, asr r9
   21d50:	andeq	r3, r2, r0, ror r9
   21d54:	andeq	r3, r2, r8, ror r9
   21d58:	muleq	r2, r0, r9
   21d5c:	muleq	r2, r8, r9
   21d60:	andeq	r3, r2, ip, lsr #19
   21d64:			; <UNDEFINED> instruction: 0x000239b0
   21d68:	andeq	r3, r2, r4, asr #19
   21d6c:	andeq	r3, r2, ip, asr #19
   21d70:	andeq	r3, r2, r0, ror #19
   21d74:	andeq	r3, r2, r8, ror #19
   21d78:	andeq	r3, r2, r0, lsl #20
   21d7c:	andeq	r3, r2, r8, lsl #20
   21d80:	andeq	r3, r2, ip, lsl sl
   21d84:	andeq	r3, r2, r4, lsr #20
   21d88:	andeq	r3, r2, r8, lsr sl
   21d8c:	andeq	r3, r2, r0, asr #20
   21d90:	andeq	r3, r2, r4, asr sl
   21d94:	andeq	r3, r2, r8, asr sl
   21d98:	andeq	r3, r2, ip, ror #20
   21d9c:	andeq	r3, r2, r4, asr #21
   21da0:	andeq	lr, r5, ip, lsl #28
   21da4:	andeq	r3, r2, r8, ror #21
   21da8:	strdeq	r3, [r2], -ip
   21dac:	andeq	r3, r2, r8, lsl fp
   21db0:	andeq	r3, r2, ip, lsr #22
   21db4:	andeq	r3, r2, r4, asr #22
   21db8:	andeq	r3, r2, r4, ror #22
   21dbc:	andeq	r3, r2, ip, ror fp
   21dc0:	andeq	r3, r2, ip, lsl #23
   21dc4:	andeq	r3, r2, r4, lsr #23
   21dc8:			; <UNDEFINED> instruction: 0x00023bb8
   21dcc:	ldrdeq	r3, [r2], -ip
   21dd0:	strdeq	r3, [r2], -ip
   21dd4:	andeq	r3, r2, ip, lsl ip
   21dd8:	andeq	r3, r2, r0, lsr #24
   21ddc:	andeq	r3, r2, r4, lsr #24
   21de0:	andeq	r3, r2, ip, ror #24
   21de4:	andeq	r3, r2, r4, lsl #25
   21de8:	muleq	r2, r4, ip
   21dec:	andeq	r3, r2, r4, lsr #25
   21df0:			; <UNDEFINED> instruction: 0x00023cb8
   21df4:	ldrdeq	r3, [r2], -r4
   21df8:	strdeq	r3, [r2], -r8
   21dfc:	andeq	r3, r2, r8, lsr #26
   21e00:	andeq	r3, r2, ip, lsr sp
   21e04:	andeq	r3, r2, r4, asr sp
   21e08:	andeq	r3, r2, r0, ror sp
   21e0c:	andeq	r3, r2, ip, lsl #27
   21e10:	muleq	r2, ip, sp
   21e14:	andeq	r3, r2, ip, lsr #27
   21e18:	ldrdeq	r3, [r2], -r4
   21e1c:	strdeq	r3, [r2], -r4
   21e20:	andeq	r3, r2, ip, lsl lr
   21e24:	andeq	r3, r2, ip, lsr #28
   21e28:	andeq	r3, r2, r0, asr lr
   21e2c:	andeq	r3, r2, r8, ror #28
   21e30:	andeq	r3, r2, ip, lsl #29
   21e34:			; <UNDEFINED> instruction: 0x00023eb0
   21e38:	andeq	r3, r2, r4, asr #29
   21e3c:	strdeq	r3, [r2], -r4
   21e40:	andeq	r3, r2, r4, lsl #30
   21e44:	andeq	r3, r2, r0, lsr #30
   21e48:	andeq	r3, r2, r4, asr #30
   21e4c:	andeq	r3, r2, r0, lsl #31
   21e50:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   21e54:			; <UNDEFINED> instruction: 0x00023fb4
   21e58:	ldrdeq	r3, [r2], -r0
   21e5c:	andeq	r3, r2, r0, ror #31
   21e60:	andeq	r3, r2, ip, ror #31
   21e64:	andeq	r4, r2, ip
   21e68:	andeq	r4, r2, r8, lsr #32
   21e6c:	andeq	r4, r2, r4, asr r0
   21e70:	andeq	r4, r2, r4, lsl #1
   21e74:	andeq	r4, r2, r0, lsr #1
   21e78:	strheq	r4, [r2], -r4	; <UNPREDICTABLE>
   21e7c:	andeq	r4, r2, ip, asr #1
   21e80:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   21e84:	strdeq	r4, [r2], -r8
   21e88:	strdeq	r4, [r2], -ip
   21e8c:	andeq	r4, r2, r0, lsl #2
   21e90:	andeq	r4, r2, r4, lsl #2
   21e94:	andeq	r4, r2, r8, lsl #2
   21e98:	andeq	r4, r2, ip, lsl #2
   21e9c:	andeq	r4, r2, r4, lsl r1
   21ea0:	andeq	r4, r2, ip, lsl r1
   21ea4:	andeq	r4, r2, r4, lsr #2
   21ea8:	andeq	r4, r2, r0, lsr r1
   21eac:	andeq	r4, r2, ip, lsr r1
   21eb0:	andeq	r4, r2, ip, asr r1
   21eb4:	andeq	r4, r2, ip, ror #2
   21eb8:	andeq	r4, r2, r0, lsl #3
   21ebc:			; <UNDEFINED> instruction: 0x000241b4
   21ec0:	andeq	r4, r2, r8, ror #3
   21ec4:	andeq	r4, r2, r8, lsl #4
   21ec8:	andeq	r4, r2, r0, asr #4
   21ecc:	andeq	r4, r2, ip, asr #4
   21ed0:	andeq	r4, r2, r8, asr r2
   21ed4:	andeq	r4, r2, ip, asr r2
   21ed8:			; <UNDEFINED> instruction: 0x000242b0
   21edc:			; <UNDEFINED> instruction: 0x000242b8
   21ee0:	andeq	r4, r2, r8, lsl r9
   21ee4:	andeq	r4, r2, r4, asr r9
   21ee8:	andeq	r4, r2, r0, ror r9
   21eec:	muleq	r2, r4, r9
   21ef0:			; <UNDEFINED> instruction: 0x000249b8
   21ef4:	andeq	r4, r2, ip, ror #19
   21ef8:	andeq	r4, r2, r8, lsl #20
   21efc:	andeq	r4, r2, ip, lsr #20
   21f00:	andeq	r4, r2, ip, lsr sl
   21f04:	andeq	r4, r2, ip, asr #20
   21f08:	andeq	r4, r2, ip, ror #20
   21f0c:	muleq	r2, r0, sl
   21f10:			; <UNDEFINED> instruction: 0x00024ab0
   21f14:			; <UNDEFINED> instruction: 0x00024ab8
   21f18:	andeq	r4, r2, r0, asr #21
   21f1c:	andeq	r4, r2, r0, ror #21
   21f20:	andeq	r4, r2, r8, ror #21
   21f24:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   21f28:	andeq	r4, r2, r0, lsl fp
   21f2c:	andeq	r4, r2, r0, lsr #22
   21f30:	andeq	r4, r2, r4, asr #22
   21f34:	andeq	r4, r2, ip, asr #22
   21f38:	andeq	r4, r2, r4, asr fp
   21f3c:	andeq	r4, r2, r0, ror fp
   21f40:	andeq	r5, r2, ip, asr #2
   21f44:	andeq	r5, r2, r8, lsr #3
   21f48:			; <UNDEFINED> instruction: 0x000258b0
   21f4c:	andeq	r5, r2, r4, lsr #27
   21f50:	andeq	r5, r2, r8, lsl #29
   21f54:	andeq	r5, r2, r4, ror #29
   21f58:	andeq	r5, r2, r8, lsr pc
   21f5c:	andeq	r5, r2, r0, lsr #31
   21f60:	andeq	r6, r2, r0, lsl r0
   21f64:	andeq	r6, r2, r8, lsl #1
   21f68:	andeq	r6, r2, r0, lsr #2
   21f6c:			; <UNDEFINED> instruction: 0x000261b8
   21f70:	ldr	r1, [pc, #-132]	; 21ef4 <pclose@plt+0xfd38>
   21f74:	str	r0, [r4, #408]	; 0x198
   21f78:	mov	r0, #0
   21f7c:	bl	11d9c <dcgettext@plt>
   21f80:	mov	r2, #5
   21f84:	ldr	r1, [pc, #-148]	; 21ef8 <pclose@plt+0xfd3c>
   21f88:	str	r0, [r4, #412]	; 0x19c
   21f8c:	mov	r0, #0
   21f90:	bl	11d9c <dcgettext@plt>
   21f94:	mov	r2, #5
   21f98:	ldr	r1, [pc, #-164]	; 21efc <pclose@plt+0xfd40>
   21f9c:	str	r0, [r4, #260]	; 0x104
   21fa0:	mov	r0, #0
   21fa4:	bl	11d9c <dcgettext@plt>
   21fa8:	mov	r2, #5
   21fac:	ldr	r1, [pc, #-180]	; 21f00 <pclose@plt+0xfd44>
   21fb0:	str	r0, [r4, #240]	; 0xf0
   21fb4:	mov	r0, #0
   21fb8:	bl	11d9c <dcgettext@plt>
   21fbc:	mov	r2, #5
   21fc0:	ldr	r1, [pc, #-196]	; 21f04 <pclose@plt+0xfd48>
   21fc4:	str	r0, [r4, #244]	; 0xf4
   21fc8:	mov	r0, #0
   21fcc:	bl	11d9c <dcgettext@plt>
   21fd0:	mov	r2, #5
   21fd4:	ldr	r1, [pc, #-212]	; 21f08 <pclose@plt+0xfd4c>
   21fd8:	str	r0, [r4, #252]	; 0xfc
   21fdc:	mov	r0, #0
   21fe0:	bl	11d9c <dcgettext@plt>
   21fe4:	mov	r2, #5
   21fe8:	ldr	r1, [pc, #-228]	; 21f0c <pclose@plt+0xfd50>
   21fec:	str	r0, [r4, #248]	; 0xf8
   21ff0:	mov	r0, #0
   21ff4:	bl	11d9c <dcgettext@plt>
   21ff8:	mov	r2, #5
   21ffc:	ldr	r1, [pc, #-244]	; 21f10 <pclose@plt+0xfd54>
   22000:	str	r0, [r4, #256]	; 0x100
   22004:	mov	r0, #0
   22008:	bl	11d9c <dcgettext@plt>
   2200c:	mov	r2, #5
   22010:	ldr	r1, [pc, #-260]	; 21f14 <pclose@plt+0xfd58>
   22014:	str	r0, [r4, #328]	; 0x148
   22018:	mov	r0, #0
   2201c:	bl	11d9c <dcgettext@plt>
   22020:	mov	r2, #5
   22024:	ldr	r1, [pc, #-276]	; 21f18 <pclose@plt+0xfd5c>
   22028:	str	r0, [r4, #324]	; 0x144
   2202c:	mov	r0, #0
   22030:	bl	11d9c <dcgettext@plt>
   22034:	mov	r2, #5
   22038:	ldr	r1, [pc, #-292]	; 21f1c <pclose@plt+0xfd60>
   2203c:	str	r0, [r4, #264]	; 0x108
   22040:	mov	r0, #0
   22044:	bl	11d9c <dcgettext@plt>
   22048:	mov	r2, #5
   2204c:	ldr	r1, [pc, #-308]	; 21f20 <pclose@plt+0xfd64>
   22050:	str	r0, [r4, #332]	; 0x14c
   22054:	mov	r0, #0
   22058:	bl	11d9c <dcgettext@plt>
   2205c:	mov	r2, #5
   22060:	ldr	r1, [pc, #-324]	; 21f24 <pclose@plt+0xfd68>
   22064:	str	r0, [r4, #224]	; 0xe0
   22068:	mov	r0, #0
   2206c:	bl	11d9c <dcgettext@plt>
   22070:	mov	r2, #5
   22074:	ldr	r1, [pc, #-340]	; 21f28 <pclose@plt+0xfd6c>
   22078:	str	r0, [r4, #220]	; 0xdc
   2207c:	mov	r0, #0
   22080:	bl	11d9c <dcgettext@plt>
   22084:	mov	r2, #5
   22088:	ldr	r1, [pc, #-356]	; 21f2c <pclose@plt+0xfd70>
   2208c:	str	r0, [r4, #216]	; 0xd8
   22090:	mov	r0, #0
   22094:	bl	11d9c <dcgettext@plt>
   22098:	mov	r2, #5
   2209c:	ldr	r1, [pc, #-372]	; 21f30 <pclose@plt+0xfd74>
   220a0:	str	r0, [r4, #228]	; 0xe4
   220a4:	mov	r0, #0
   220a8:	bl	11d9c <dcgettext@plt>
   220ac:	mov	r2, #5
   220b0:	ldr	r1, [pc, #-388]	; 21f34 <pclose@plt+0xfd78>
   220b4:	str	r0, [r4, #304]	; 0x130
   220b8:	mov	r0, #0
   220bc:	bl	11d9c <dcgettext@plt>
   220c0:	mov	r2, #5
   220c4:	ldr	r1, [pc, #-404]	; 21f38 <pclose@plt+0xfd7c>
   220c8:	str	r0, [r4, #308]	; 0x134
   220cc:	mov	r0, #0
   220d0:	bl	11d9c <dcgettext@plt>
   220d4:	mov	r2, #5
   220d8:	ldr	r1, [pc, #-420]	; 21f3c <pclose@plt+0xfd80>
   220dc:	str	r0, [r4, #36]	; 0x24
   220e0:	mov	r0, #0
   220e4:	bl	11d9c <dcgettext@plt>
   220e8:	mov	r2, #5
   220ec:	ldr	r1, [pc, #-436]	; 21f40 <pclose@plt+0xfd84>
   220f0:	str	r0, [r5, #8]
   220f4:	mov	r0, #0
   220f8:	bl	11d9c <dcgettext@plt>
   220fc:	mov	r2, #5
   22100:	ldr	r1, [pc, #-452]	; 21f44 <pclose@plt+0xfd88>
   22104:	str	r0, [r5, #12]
   22108:	mov	r0, #0
   2210c:	bl	11d9c <dcgettext@plt>
   22110:	mov	r2, #5
   22114:	ldr	r1, [pc, #-468]	; 21f48 <pclose@plt+0xfd8c>
   22118:	str	r0, [r5, #40]	; 0x28
   2211c:	mov	r0, #0
   22120:	bl	11d9c <dcgettext@plt>
   22124:	mov	r2, #5
   22128:	ldr	r1, [pc, #-484]	; 21f4c <pclose@plt+0xfd90>
   2212c:	str	r0, [r5]
   22130:	mov	r0, #0
   22134:	bl	11d9c <dcgettext@plt>
   22138:	mov	r2, #5
   2213c:	ldr	r1, [pc, #-500]	; 21f50 <pclose@plt+0xfd94>
   22140:	str	r0, [r5, #4]
   22144:	mov	r0, #0
   22148:	bl	11d9c <dcgettext@plt>
   2214c:	mov	r2, #5
   22150:	ldr	r1, [pc, #-516]	; 21f54 <pclose@plt+0xfd98>
   22154:	str	r0, [r5, #36]	; 0x24
   22158:	mov	r0, #0
   2215c:	bl	11d9c <dcgettext@plt>
   22160:	mov	r2, #5
   22164:	ldr	r1, [pc, #-532]	; 21f58 <pclose@plt+0xfd9c>
   22168:	str	r0, [r5, #20]
   2216c:	mov	r0, #0
   22170:	bl	11d9c <dcgettext@plt>
   22174:	mov	r2, #5
   22178:	ldr	r1, [pc, #-548]	; 21f5c <pclose@plt+0xfda0>
   2217c:	str	r0, [r5, #24]
   22180:	mov	r0, #0
   22184:	bl	11d9c <dcgettext@plt>
   22188:	mov	r2, #5
   2218c:	ldr	r1, [pc, #-564]	; 21f60 <pclose@plt+0xfda4>
   22190:	str	r0, [r5, #28]
   22194:	mov	r0, #0
   22198:	bl	11d9c <dcgettext@plt>
   2219c:	mov	r2, #5
   221a0:	ldr	r1, [pc, #-580]	; 21f64 <pclose@plt+0xfda8>
   221a4:	str	r0, [r5, #32]
   221a8:	mov	r0, #0
   221ac:	bl	11d9c <dcgettext@plt>
   221b0:	mov	r2, #5
   221b4:	ldr	r1, [pc, #-596]	; 21f68 <pclose@plt+0xfdac>
   221b8:	str	r0, [r5, #16]
   221bc:	mov	r0, #0
   221c0:	bl	11d9c <dcgettext@plt>
   221c4:	mov	r2, #5
   221c8:	ldr	r1, [pc, #-612]	; 21f6c <pclose@plt+0xfdb0>
   221cc:	str	r0, [r5, #44]	; 0x2c
   221d0:	mov	r0, #0
   221d4:	bl	11d9c <dcgettext@plt>
   221d8:	str	r0, [r5, #48]	; 0x30
   221dc:	pop	{r4, r5, r6, pc}
   221e0:	push	{r4, r5, r6, lr}
   221e4:	mov	r4, r0
   221e8:	bl	11e8c <__fpending@plt>
   221ec:	mov	r6, r0
   221f0:	mov	r0, r4
   221f4:	bl	11d3c <ferror@plt>
   221f8:	mov	r5, r0
   221fc:	mov	r0, r4
   22200:	bl	12060 <fclose@plt>
   22204:	cmp	r5, #0
   22208:	mov	r4, r0
   2220c:	bne	2222c <pclose@plt+0x10070>
   22210:	cmp	r0, #0
   22214:	beq	22224 <pclose@plt+0x10068>
   22218:	cmp	r6, #0
   2221c:	beq	22254 <pclose@plt+0x10098>
   22220:	mvn	r4, #0
   22224:	mov	r0, r4
   22228:	pop	{r4, r5, r6, pc}
   2222c:	cmp	r0, #0
   22230:	bne	22220 <pclose@plt+0x10064>
   22234:	bl	11fac <__errno_location@plt>
   22238:	ldr	r3, [r0]
   2223c:	cmp	r3, #32
   22240:	beq	22220 <pclose@plt+0x10064>
   22244:	str	r4, [r0]
   22248:	mvn	r4, #0
   2224c:	mov	r0, r4
   22250:	pop	{r4, r5, r6, pc}
   22254:	bl	11fac <__errno_location@plt>
   22258:	ldr	r4, [r0]
   2225c:	subs	r4, r4, #9
   22260:	mvnne	r4, #0
   22264:	mov	r0, r4
   22268:	pop	{r4, r5, r6, pc}
   2226c:	ldr	r3, [pc, #108]	; 222e0 <pclose@plt+0x10124>
   22270:	push	{r4, lr}
   22274:	ldr	r0, [r3]
   22278:	bl	221e0 <pclose@plt+0x10024>
   2227c:	cmp	r0, #0
   22280:	beq	22298 <pclose@plt+0x100dc>
   22284:	bl	11fac <__errno_location@plt>
   22288:	ldr	r3, [r0]
   2228c:	mov	r4, r0
   22290:	cmp	r3, #32
   22294:	bne	222b4 <pclose@plt+0x100f8>
   22298:	ldr	r3, [pc, #68]	; 222e4 <pclose@plt+0x10128>
   2229c:	ldr	r0, [r3]
   222a0:	bl	221e0 <pclose@plt+0x10024>
   222a4:	cmp	r0, #0
   222a8:	popeq	{r4, pc}
   222ac:	mov	r0, #1
   222b0:	bl	11d48 <_exit@plt>
   222b4:	mov	r2, #5
   222b8:	ldr	r1, [pc, #40]	; 222e8 <pclose@plt+0x1012c>
   222bc:	mov	r0, #0
   222c0:	bl	11d9c <dcgettext@plt>
   222c4:	ldr	r1, [r4]
   222c8:	ldr	r2, [pc, #28]	; 222ec <pclose@plt+0x10130>
   222cc:	mov	r3, r0
   222d0:	mov	r0, #0
   222d4:	bl	11ea4 <error@plt>
   222d8:	mov	r0, #1
   222dc:	bl	11d48 <_exit@plt>
   222e0:	andeq	r7, r3, r8, lsl fp
   222e4:	andeq	r7, r3, r8, lsl #22
   222e8:	muleq	r2, ip, r2
   222ec:	andeq	r3, r2, r4, lsl fp
   222f0:	subs	r2, r1, #1
   222f4:	bxeq	lr
   222f8:	bcc	224d0 <pclose@plt+0x10314>
   222fc:	cmp	r0, r1
   22300:	bls	224b4 <pclose@plt+0x102f8>
   22304:	tst	r1, r2
   22308:	beq	224c0 <pclose@plt+0x10304>
   2230c:	clz	r3, r0
   22310:	clz	r2, r1
   22314:	sub	r3, r2, r3
   22318:	rsbs	r3, r3, #31
   2231c:	addne	r3, r3, r3, lsl #1
   22320:	mov	r2, #0
   22324:	addne	pc, pc, r3, lsl #2
   22328:	nop			; (mov r0, r0)
   2232c:	cmp	r0, r1, lsl #31
   22330:	adc	r2, r2, r2
   22334:	subcs	r0, r0, r1, lsl #31
   22338:	cmp	r0, r1, lsl #30
   2233c:	adc	r2, r2, r2
   22340:	subcs	r0, r0, r1, lsl #30
   22344:	cmp	r0, r1, lsl #29
   22348:	adc	r2, r2, r2
   2234c:	subcs	r0, r0, r1, lsl #29
   22350:	cmp	r0, r1, lsl #28
   22354:	adc	r2, r2, r2
   22358:	subcs	r0, r0, r1, lsl #28
   2235c:	cmp	r0, r1, lsl #27
   22360:	adc	r2, r2, r2
   22364:	subcs	r0, r0, r1, lsl #27
   22368:	cmp	r0, r1, lsl #26
   2236c:	adc	r2, r2, r2
   22370:	subcs	r0, r0, r1, lsl #26
   22374:	cmp	r0, r1, lsl #25
   22378:	adc	r2, r2, r2
   2237c:	subcs	r0, r0, r1, lsl #25
   22380:	cmp	r0, r1, lsl #24
   22384:	adc	r2, r2, r2
   22388:	subcs	r0, r0, r1, lsl #24
   2238c:	cmp	r0, r1, lsl #23
   22390:	adc	r2, r2, r2
   22394:	subcs	r0, r0, r1, lsl #23
   22398:	cmp	r0, r1, lsl #22
   2239c:	adc	r2, r2, r2
   223a0:	subcs	r0, r0, r1, lsl #22
   223a4:	cmp	r0, r1, lsl #21
   223a8:	adc	r2, r2, r2
   223ac:	subcs	r0, r0, r1, lsl #21
   223b0:	cmp	r0, r1, lsl #20
   223b4:	adc	r2, r2, r2
   223b8:	subcs	r0, r0, r1, lsl #20
   223bc:	cmp	r0, r1, lsl #19
   223c0:	adc	r2, r2, r2
   223c4:	subcs	r0, r0, r1, lsl #19
   223c8:	cmp	r0, r1, lsl #18
   223cc:	adc	r2, r2, r2
   223d0:	subcs	r0, r0, r1, lsl #18
   223d4:	cmp	r0, r1, lsl #17
   223d8:	adc	r2, r2, r2
   223dc:	subcs	r0, r0, r1, lsl #17
   223e0:	cmp	r0, r1, lsl #16
   223e4:	adc	r2, r2, r2
   223e8:	subcs	r0, r0, r1, lsl #16
   223ec:	cmp	r0, r1, lsl #15
   223f0:	adc	r2, r2, r2
   223f4:	subcs	r0, r0, r1, lsl #15
   223f8:	cmp	r0, r1, lsl #14
   223fc:	adc	r2, r2, r2
   22400:	subcs	r0, r0, r1, lsl #14
   22404:	cmp	r0, r1, lsl #13
   22408:	adc	r2, r2, r2
   2240c:	subcs	r0, r0, r1, lsl #13
   22410:	cmp	r0, r1, lsl #12
   22414:	adc	r2, r2, r2
   22418:	subcs	r0, r0, r1, lsl #12
   2241c:	cmp	r0, r1, lsl #11
   22420:	adc	r2, r2, r2
   22424:	subcs	r0, r0, r1, lsl #11
   22428:	cmp	r0, r1, lsl #10
   2242c:	adc	r2, r2, r2
   22430:	subcs	r0, r0, r1, lsl #10
   22434:	cmp	r0, r1, lsl #9
   22438:	adc	r2, r2, r2
   2243c:	subcs	r0, r0, r1, lsl #9
   22440:	cmp	r0, r1, lsl #8
   22444:	adc	r2, r2, r2
   22448:	subcs	r0, r0, r1, lsl #8
   2244c:	cmp	r0, r1, lsl #7
   22450:	adc	r2, r2, r2
   22454:	subcs	r0, r0, r1, lsl #7
   22458:	cmp	r0, r1, lsl #6
   2245c:	adc	r2, r2, r2
   22460:	subcs	r0, r0, r1, lsl #6
   22464:	cmp	r0, r1, lsl #5
   22468:	adc	r2, r2, r2
   2246c:	subcs	r0, r0, r1, lsl #5
   22470:	cmp	r0, r1, lsl #4
   22474:	adc	r2, r2, r2
   22478:	subcs	r0, r0, r1, lsl #4
   2247c:	cmp	r0, r1, lsl #3
   22480:	adc	r2, r2, r2
   22484:	subcs	r0, r0, r1, lsl #3
   22488:	cmp	r0, r1, lsl #2
   2248c:	adc	r2, r2, r2
   22490:	subcs	r0, r0, r1, lsl #2
   22494:	cmp	r0, r1, lsl #1
   22498:	adc	r2, r2, r2
   2249c:	subcs	r0, r0, r1, lsl #1
   224a0:	cmp	r0, r1
   224a4:	adc	r2, r2, r2
   224a8:	subcs	r0, r0, r1
   224ac:	mov	r0, r2
   224b0:	bx	lr
   224b4:	moveq	r0, #1
   224b8:	movne	r0, #0
   224bc:	bx	lr
   224c0:	clz	r2, r1
   224c4:	rsb	r2, r2, #31
   224c8:	lsr	r0, r0, r2
   224cc:	bx	lr
   224d0:	cmp	r0, #0
   224d4:	mvnne	r0, #0
   224d8:	b	22a9c <pclose@plt+0x108e0>
   224dc:	cmp	r1, #0
   224e0:	beq	224d0 <pclose@plt+0x10314>
   224e4:	push	{r0, r1, lr}
   224e8:	bl	222f0 <pclose@plt+0x10134>
   224ec:	pop	{r1, r2, lr}
   224f0:	mul	r3, r2, r0
   224f4:	sub	r1, r1, r3
   224f8:	bx	lr
   224fc:	cmp	r1, #0
   22500:	beq	2270c <pclose@plt+0x10550>
   22504:	eor	ip, r0, r1
   22508:	rsbmi	r1, r1, #0
   2250c:	subs	r2, r1, #1
   22510:	beq	226d8 <pclose@plt+0x1051c>
   22514:	movs	r3, r0
   22518:	rsbmi	r3, r0, #0
   2251c:	cmp	r3, r1
   22520:	bls	226e4 <pclose@plt+0x10528>
   22524:	tst	r1, r2
   22528:	beq	226f4 <pclose@plt+0x10538>
   2252c:	clz	r2, r3
   22530:	clz	r0, r1
   22534:	sub	r2, r0, r2
   22538:	rsbs	r2, r2, #31
   2253c:	addne	r2, r2, r2, lsl #1
   22540:	mov	r0, #0
   22544:	addne	pc, pc, r2, lsl #2
   22548:	nop			; (mov r0, r0)
   2254c:	cmp	r3, r1, lsl #31
   22550:	adc	r0, r0, r0
   22554:	subcs	r3, r3, r1, lsl #31
   22558:	cmp	r3, r1, lsl #30
   2255c:	adc	r0, r0, r0
   22560:	subcs	r3, r3, r1, lsl #30
   22564:	cmp	r3, r1, lsl #29
   22568:	adc	r0, r0, r0
   2256c:	subcs	r3, r3, r1, lsl #29
   22570:	cmp	r3, r1, lsl #28
   22574:	adc	r0, r0, r0
   22578:	subcs	r3, r3, r1, lsl #28
   2257c:	cmp	r3, r1, lsl #27
   22580:	adc	r0, r0, r0
   22584:	subcs	r3, r3, r1, lsl #27
   22588:	cmp	r3, r1, lsl #26
   2258c:	adc	r0, r0, r0
   22590:	subcs	r3, r3, r1, lsl #26
   22594:	cmp	r3, r1, lsl #25
   22598:	adc	r0, r0, r0
   2259c:	subcs	r3, r3, r1, lsl #25
   225a0:	cmp	r3, r1, lsl #24
   225a4:	adc	r0, r0, r0
   225a8:	subcs	r3, r3, r1, lsl #24
   225ac:	cmp	r3, r1, lsl #23
   225b0:	adc	r0, r0, r0
   225b4:	subcs	r3, r3, r1, lsl #23
   225b8:	cmp	r3, r1, lsl #22
   225bc:	adc	r0, r0, r0
   225c0:	subcs	r3, r3, r1, lsl #22
   225c4:	cmp	r3, r1, lsl #21
   225c8:	adc	r0, r0, r0
   225cc:	subcs	r3, r3, r1, lsl #21
   225d0:	cmp	r3, r1, lsl #20
   225d4:	adc	r0, r0, r0
   225d8:	subcs	r3, r3, r1, lsl #20
   225dc:	cmp	r3, r1, lsl #19
   225e0:	adc	r0, r0, r0
   225e4:	subcs	r3, r3, r1, lsl #19
   225e8:	cmp	r3, r1, lsl #18
   225ec:	adc	r0, r0, r0
   225f0:	subcs	r3, r3, r1, lsl #18
   225f4:	cmp	r3, r1, lsl #17
   225f8:	adc	r0, r0, r0
   225fc:	subcs	r3, r3, r1, lsl #17
   22600:	cmp	r3, r1, lsl #16
   22604:	adc	r0, r0, r0
   22608:	subcs	r3, r3, r1, lsl #16
   2260c:	cmp	r3, r1, lsl #15
   22610:	adc	r0, r0, r0
   22614:	subcs	r3, r3, r1, lsl #15
   22618:	cmp	r3, r1, lsl #14
   2261c:	adc	r0, r0, r0
   22620:	subcs	r3, r3, r1, lsl #14
   22624:	cmp	r3, r1, lsl #13
   22628:	adc	r0, r0, r0
   2262c:	subcs	r3, r3, r1, lsl #13
   22630:	cmp	r3, r1, lsl #12
   22634:	adc	r0, r0, r0
   22638:	subcs	r3, r3, r1, lsl #12
   2263c:	cmp	r3, r1, lsl #11
   22640:	adc	r0, r0, r0
   22644:	subcs	r3, r3, r1, lsl #11
   22648:	cmp	r3, r1, lsl #10
   2264c:	adc	r0, r0, r0
   22650:	subcs	r3, r3, r1, lsl #10
   22654:	cmp	r3, r1, lsl #9
   22658:	adc	r0, r0, r0
   2265c:	subcs	r3, r3, r1, lsl #9
   22660:	cmp	r3, r1, lsl #8
   22664:	adc	r0, r0, r0
   22668:	subcs	r3, r3, r1, lsl #8
   2266c:	cmp	r3, r1, lsl #7
   22670:	adc	r0, r0, r0
   22674:	subcs	r3, r3, r1, lsl #7
   22678:	cmp	r3, r1, lsl #6
   2267c:	adc	r0, r0, r0
   22680:	subcs	r3, r3, r1, lsl #6
   22684:	cmp	r3, r1, lsl #5
   22688:	adc	r0, r0, r0
   2268c:	subcs	r3, r3, r1, lsl #5
   22690:	cmp	r3, r1, lsl #4
   22694:	adc	r0, r0, r0
   22698:	subcs	r3, r3, r1, lsl #4
   2269c:	cmp	r3, r1, lsl #3
   226a0:	adc	r0, r0, r0
   226a4:	subcs	r3, r3, r1, lsl #3
   226a8:	cmp	r3, r1, lsl #2
   226ac:	adc	r0, r0, r0
   226b0:	subcs	r3, r3, r1, lsl #2
   226b4:	cmp	r3, r1, lsl #1
   226b8:	adc	r0, r0, r0
   226bc:	subcs	r3, r3, r1, lsl #1
   226c0:	cmp	r3, r1
   226c4:	adc	r0, r0, r0
   226c8:	subcs	r3, r3, r1
   226cc:	cmp	ip, #0
   226d0:	rsbmi	r0, r0, #0
   226d4:	bx	lr
   226d8:	teq	ip, r0
   226dc:	rsbmi	r0, r0, #0
   226e0:	bx	lr
   226e4:	movcc	r0, #0
   226e8:	asreq	r0, ip, #31
   226ec:	orreq	r0, r0, #1
   226f0:	bx	lr
   226f4:	clz	r2, r1
   226f8:	rsb	r2, r2, #31
   226fc:	cmp	ip, #0
   22700:	lsr	r0, r3, r2
   22704:	rsbmi	r0, r0, #0
   22708:	bx	lr
   2270c:	cmp	r0, #0
   22710:	mvngt	r0, #-2147483648	; 0x80000000
   22714:	movlt	r0, #-2147483648	; 0x80000000
   22718:	b	22a9c <pclose@plt+0x108e0>
   2271c:	cmp	r1, #0
   22720:	beq	2270c <pclose@plt+0x10550>
   22724:	push	{r0, r1, lr}
   22728:	bl	22504 <pclose@plt+0x10348>
   2272c:	pop	{r1, r2, lr}
   22730:	mul	r3, r2, r0
   22734:	sub	r1, r1, r3
   22738:	bx	lr
   2273c:	eor	r0, r0, #-2147483648	; 0x80000000
   22740:	b	22748 <pclose@plt+0x1058c>
   22744:	eor	r1, r1, #-2147483648	; 0x80000000
   22748:	lsls	r2, r0, #1
   2274c:	lslsne	r3, r1, #1
   22750:	teqne	r2, r3
   22754:	mvnsne	ip, r2, asr #24
   22758:	mvnsne	ip, r3, asr #24
   2275c:	beq	22854 <pclose@plt+0x10698>
   22760:	lsr	r2, r2, #24
   22764:	rsbs	r3, r2, r3, lsr #24
   22768:	addgt	r2, r2, r3
   2276c:	eorgt	r1, r0, r1
   22770:	eorgt	r0, r1, r0
   22774:	eorgt	r1, r0, r1
   22778:	rsblt	r3, r3, #0
   2277c:	cmp	r3, #25
   22780:	bxhi	lr
   22784:	tst	r0, #-2147483648	; 0x80000000
   22788:	orr	r0, r0, #8388608	; 0x800000
   2278c:	bic	r0, r0, #-16777216	; 0xff000000
   22790:	rsbne	r0, r0, #0
   22794:	tst	r1, #-2147483648	; 0x80000000
   22798:	orr	r1, r1, #8388608	; 0x800000
   2279c:	bic	r1, r1, #-16777216	; 0xff000000
   227a0:	rsbne	r1, r1, #0
   227a4:	teq	r2, r3
   227a8:	beq	2283c <pclose@plt+0x10680>
   227ac:	sub	r2, r2, #1
   227b0:	adds	r0, r0, r1, asr r3
   227b4:	rsb	r3, r3, #32
   227b8:	lsl	r1, r1, r3
   227bc:	and	r3, r0, #-2147483648	; 0x80000000
   227c0:	bpl	227cc <pclose@plt+0x10610>
   227c4:	rsbs	r1, r1, #0
   227c8:	rsc	r0, r0, #0
   227cc:	cmp	r0, #8388608	; 0x800000
   227d0:	bcc	22804 <pclose@plt+0x10648>
   227d4:	cmp	r0, #16777216	; 0x1000000
   227d8:	bcc	227f0 <pclose@plt+0x10634>
   227dc:	lsrs	r0, r0, #1
   227e0:	rrx	r1, r1
   227e4:	add	r2, r2, #1
   227e8:	cmp	r2, #254	; 0xfe
   227ec:	bcs	228a8 <pclose@plt+0x106ec>
   227f0:	cmp	r1, #-2147483648	; 0x80000000
   227f4:	adc	r0, r0, r2, lsl #23
   227f8:	biceq	r0, r0, #1
   227fc:	orr	r0, r0, r3
   22800:	bx	lr
   22804:	lsls	r1, r1, #1
   22808:	adc	r0, r0, r0
   2280c:	tst	r0, #8388608	; 0x800000
   22810:	sub	r2, r2, #1
   22814:	bne	227f0 <pclose@plt+0x10634>
   22818:	clz	ip, r0
   2281c:	sub	ip, ip, #8
   22820:	subs	r2, r2, ip
   22824:	lsl	r0, r0, ip
   22828:	addge	r0, r0, r2, lsl #23
   2282c:	rsblt	r2, r2, #0
   22830:	orrge	r0, r0, r3
   22834:	orrlt	r0, r3, r0, lsr r2
   22838:	bx	lr
   2283c:	teq	r2, #0
   22840:	eor	r1, r1, #8388608	; 0x800000
   22844:	eoreq	r0, r0, #8388608	; 0x800000
   22848:	addeq	r2, r2, #1
   2284c:	subne	r3, r3, #1
   22850:	b	227ac <pclose@plt+0x105f0>
   22854:	lsl	r3, r1, #1
   22858:	mvns	ip, r2, asr #24
   2285c:	mvnsne	ip, r3, asr #24
   22860:	beq	228b4 <pclose@plt+0x106f8>
   22864:	teq	r2, r3
   22868:	beq	22878 <pclose@plt+0x106bc>
   2286c:	teq	r2, #0
   22870:	moveq	r0, r1
   22874:	bx	lr
   22878:	teq	r0, r1
   2287c:	movne	r0, #0
   22880:	bxne	lr
   22884:	tst	r2, #-16777216	; 0xff000000
   22888:	bne	22898 <pclose@plt+0x106dc>
   2288c:	lsls	r0, r0, #1
   22890:	orrcs	r0, r0, #-2147483648	; 0x80000000
   22894:	bx	lr
   22898:	adds	r2, r2, #33554432	; 0x2000000
   2289c:	addcc	r0, r0, #8388608	; 0x800000
   228a0:	bxcc	lr
   228a4:	and	r3, r0, #-2147483648	; 0x80000000
   228a8:	orr	r0, r3, #2130706432	; 0x7f000000
   228ac:	orr	r0, r0, #8388608	; 0x800000
   228b0:	bx	lr
   228b4:	mvns	r2, r2, asr #24
   228b8:	movne	r0, r1
   228bc:	mvnseq	r3, r3, asr #24
   228c0:	movne	r1, r0
   228c4:	lsls	r2, r0, #9
   228c8:	lslseq	r3, r1, #9
   228cc:	teqeq	r0, r1
   228d0:	orrne	r0, r0, #4194304	; 0x400000
   228d4:	bx	lr
   228d8:	mov	r3, #0
   228dc:	b	228e8 <pclose@plt+0x1072c>
   228e0:	ands	r3, r0, #-2147483648	; 0x80000000
   228e4:	rsbmi	r0, r0, #0
   228e8:	movs	ip, r0
   228ec:	bxeq	lr
   228f0:	orr	r3, r3, #1258291200	; 0x4b000000
   228f4:	mov	r1, r0
   228f8:	mov	r0, #0
   228fc:	b	22940 <pclose@plt+0x10784>
   22900:	orrs	r2, r0, r1
   22904:	bxeq	lr
   22908:	mov	r3, #0
   2290c:	b	22928 <pclose@plt+0x1076c>
   22910:	orrs	r2, r0, r1
   22914:	bxeq	lr
   22918:	ands	r3, r1, #-2147483648	; 0x80000000
   2291c:	bpl	22928 <pclose@plt+0x1076c>
   22920:	rsbs	r0, r0, #0
   22924:	rsc	r1, r1, #0
   22928:	movs	ip, r1
   2292c:	moveq	ip, r0
   22930:	moveq	r1, r0
   22934:	moveq	r0, #0
   22938:	orr	r3, r3, #1526726656	; 0x5b000000
   2293c:	subeq	r3, r3, #268435456	; 0x10000000
   22940:	sub	r3, r3, #8388608	; 0x800000
   22944:	clz	r2, ip
   22948:	subs	r2, r2, #8
   2294c:	sub	r3, r3, r2, lsl #23
   22950:	blt	22970 <pclose@plt+0x107b4>
   22954:	add	r3, r3, r1, lsl r2
   22958:	lsl	ip, r0, r2
   2295c:	rsb	r2, r2, #32
   22960:	cmp	ip, #-2147483648	; 0x80000000
   22964:	adc	r0, r3, r0, lsr r2
   22968:	biceq	r0, r0, #1
   2296c:	bx	lr
   22970:	add	r2, r2, #32
   22974:	lsl	ip, r1, r2
   22978:	rsb	r2, r2, #32
   2297c:	orrs	r0, r0, ip, lsl #1
   22980:	adc	r0, r3, r1, lsr r2
   22984:	biceq	r0, r0, ip, lsr #31
   22988:	bx	lr
   2298c:	cmp	r3, #0
   22990:	cmpeq	r2, #0
   22994:	bne	229b8 <pclose@plt+0x107fc>
   22998:	cmp	r1, #0
   2299c:	movlt	r1, #-2147483648	; 0x80000000
   229a0:	movlt	r0, #0
   229a4:	blt	229b4 <pclose@plt+0x107f8>
   229a8:	cmpeq	r0, #0
   229ac:	mvnne	r1, #-2147483648	; 0x80000000
   229b0:	mvnne	r0, #0
   229b4:	b	22a9c <pclose@plt+0x108e0>
   229b8:	sub	sp, sp, #8
   229bc:	push	{sp, lr}
   229c0:	cmp	r1, #0
   229c4:	blt	229e4 <pclose@plt+0x10828>
   229c8:	cmp	r3, #0
   229cc:	blt	22a18 <pclose@plt+0x1085c>
   229d0:	bl	22aac <pclose@plt+0x108f0>
   229d4:	ldr	lr, [sp, #4]
   229d8:	add	sp, sp, #8
   229dc:	pop	{r2, r3}
   229e0:	bx	lr
   229e4:	rsbs	r0, r0, #0
   229e8:	sbc	r1, r1, r1, lsl #1
   229ec:	cmp	r3, #0
   229f0:	blt	22a3c <pclose@plt+0x10880>
   229f4:	bl	22aac <pclose@plt+0x108f0>
   229f8:	ldr	lr, [sp, #4]
   229fc:	add	sp, sp, #8
   22a00:	pop	{r2, r3}
   22a04:	rsbs	r0, r0, #0
   22a08:	sbc	r1, r1, r1, lsl #1
   22a0c:	rsbs	r2, r2, #0
   22a10:	sbc	r3, r3, r3, lsl #1
   22a14:	bx	lr
   22a18:	rsbs	r2, r2, #0
   22a1c:	sbc	r3, r3, r3, lsl #1
   22a20:	bl	22aac <pclose@plt+0x108f0>
   22a24:	ldr	lr, [sp, #4]
   22a28:	add	sp, sp, #8
   22a2c:	pop	{r2, r3}
   22a30:	rsbs	r0, r0, #0
   22a34:	sbc	r1, r1, r1, lsl #1
   22a38:	bx	lr
   22a3c:	rsbs	r2, r2, #0
   22a40:	sbc	r3, r3, r3, lsl #1
   22a44:	bl	22aac <pclose@plt+0x108f0>
   22a48:	ldr	lr, [sp, #4]
   22a4c:	add	sp, sp, #8
   22a50:	pop	{r2, r3}
   22a54:	rsbs	r2, r2, #0
   22a58:	sbc	r3, r3, r3, lsl #1
   22a5c:	bx	lr
   22a60:	cmp	r3, #0
   22a64:	cmpeq	r2, #0
   22a68:	bne	22a80 <pclose@plt+0x108c4>
   22a6c:	cmp	r1, #0
   22a70:	cmpeq	r0, #0
   22a74:	mvnne	r1, #0
   22a78:	mvnne	r0, #0
   22a7c:	b	22a9c <pclose@plt+0x108e0>
   22a80:	sub	sp, sp, #8
   22a84:	push	{sp, lr}
   22a88:	bl	22aac <pclose@plt+0x108f0>
   22a8c:	ldr	lr, [sp, #4]
   22a90:	add	sp, sp, #8
   22a94:	pop	{r2, r3}
   22a98:	bx	lr
   22a9c:	push	{r1, lr}
   22aa0:	mov	r0, #8
   22aa4:	bl	11c70 <raise@plt>
   22aa8:	pop	{r1, pc}
   22aac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22ab0:	cmp	r1, r3
   22ab4:	sub	sp, sp, #12
   22ab8:	cmpeq	r0, r2
   22abc:	mov	sl, r0
   22ac0:	mov	fp, r1
   22ac4:	ldr	r8, [sp, #48]	; 0x30
   22ac8:	bcc	22bc0 <pclose@plt+0x10a04>
   22acc:	cmp	r3, #0
   22ad0:	mov	r0, r2
   22ad4:	mov	r1, r3
   22ad8:	clzne	r2, r3
   22adc:	clzeq	r3, r0
   22ae0:	addeq	r2, r3, #32
   22ae4:	cmp	fp, #0
   22ae8:	clzeq	r3, sl
   22aec:	addeq	r3, r3, #32
   22af0:	clzne	r3, fp
   22af4:	sub	r3, r2, r3
   22af8:	sub	ip, r3, #32
   22afc:	lsl	r7, r1, r3
   22b00:	rsb	lr, r3, #32
   22b04:	orr	r7, r7, r0, lsl ip
   22b08:	orr	r7, r7, r0, lsr lr
   22b0c:	lsl	r6, r0, r3
   22b10:	cmp	fp, r7
   22b14:	cmpeq	sl, r6
   22b18:	bcs	22be0 <pclose@plt+0x10a24>
   22b1c:	mov	r0, #0
   22b20:	mov	r1, #0
   22b24:	strd	r0, [sp]
   22b28:	cmp	r3, #0
   22b2c:	beq	22bcc <pclose@plt+0x10a10>
   22b30:	lsrs	r7, r7, #1
   22b34:	rrx	r6, r6
   22b38:	mov	r2, r3
   22b3c:	b	22b60 <pclose@plt+0x109a4>
   22b40:	subs	r0, sl, r6
   22b44:	sbc	r1, fp, r7
   22b48:	adds	r4, r0, r0
   22b4c:	adc	r5, r1, r1
   22b50:	adds	sl, r4, #1
   22b54:	adc	fp, r5, #0
   22b58:	subs	r2, r2, #1
   22b5c:	beq	22b7c <pclose@plt+0x109c0>
   22b60:	cmp	fp, r7
   22b64:	cmpeq	sl, r6
   22b68:	bcs	22b40 <pclose@plt+0x10984>
   22b6c:	adds	sl, sl, sl
   22b70:	adc	fp, fp, fp
   22b74:	subs	r2, r2, #1
   22b78:	bne	22b60 <pclose@plt+0x109a4>
   22b7c:	lsr	r2, sl, r3
   22b80:	lsr	r9, fp, r3
   22b84:	orr	r2, r2, fp, lsl lr
   22b88:	orr	r2, r2, fp, lsr ip
   22b8c:	lsl	r1, r9, r3
   22b90:	ldrd	r6, [sp]
   22b94:	orr	r1, r1, r2, lsl ip
   22b98:	lsl	r0, r2, r3
   22b9c:	adds	r6, r6, sl
   22ba0:	orr	r1, r1, r2, lsr lr
   22ba4:	adc	r7, r7, fp
   22ba8:	subs	r6, r6, r0
   22bac:	sbc	r7, r7, r1
   22bb0:	mov	sl, r2
   22bb4:	mov	fp, r9
   22bb8:	strd	r6, [sp]
   22bbc:	b	22bcc <pclose@plt+0x10a10>
   22bc0:	mov	r2, #0
   22bc4:	mov	r3, #0
   22bc8:	strd	r2, [sp]
   22bcc:	cmp	r8, #0
   22bd0:	strdne	sl, [r8]
   22bd4:	ldrd	r0, [sp]
   22bd8:	add	sp, sp, #12
   22bdc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22be0:	mov	r2, #1
   22be4:	subs	sl, sl, r6
   22be8:	lsl	r1, r2, ip
   22bec:	orr	r1, r1, r2, lsr lr
   22bf0:	lsl	r2, r2, r3
   22bf4:	str	r1, [sp, #4]
   22bf8:	sbc	fp, fp, r7
   22bfc:	str	r2, [sp]
   22c00:	b	22b28 <pclose@plt+0x1096c>
   22c04:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   22c08:	mov	r7, r0
   22c0c:	ldr	r6, [pc, #72]	; 22c5c <pclose@plt+0x10aa0>
   22c10:	ldr	r5, [pc, #72]	; 22c60 <pclose@plt+0x10aa4>
   22c14:	add	r6, pc, r6
   22c18:	add	r5, pc, r5
   22c1c:	sub	r6, r6, r5
   22c20:	mov	r8, r1
   22c24:	mov	r9, r2
   22c28:	bl	11c20 <_init@@Base>
   22c2c:	asrs	r6, r6, #2
   22c30:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   22c34:	mov	r4, #0
   22c38:	add	r4, r4, #1
   22c3c:	ldr	r3, [r5], #4
   22c40:	mov	r2, r9
   22c44:	mov	r1, r8
   22c48:	mov	r0, r7
   22c4c:	blx	r3
   22c50:	cmp	r6, r4
   22c54:	bne	22c38 <pclose@plt+0x10a7c>
   22c58:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   22c5c:	ldrdeq	r4, [r1], -r0
   22c60:	andeq	r4, r1, r8, asr #1
   22c64:	bx	lr
   22c68:	ldr	r3, [pc, #12]	; 22c7c <pclose@plt+0x10ac0>
   22c6c:	mov	r1, #0
   22c70:	add	r3, pc, r3
   22c74:	ldr	r2, [r3]
   22c78:	b	11fd0 <__cxa_atexit@plt>
   22c7c:	andeq	r4, r1, ip, lsl #7

Disassembly of section .fini:

00022c80 <_fini@@Base>:
   22c80:	push	{r3, lr}
   22c84:	pop	{r3, pc}
