

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3'
================================================================
* Date:           Sat Jan 31 21:46:20 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_41_2_VITIS_LOOP_43_3  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    351|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|      85|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      85|    423|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln41_1_fu_301_p2       |         +|   0|  0|  22|          15|           1|
    |add_ln41_fu_331_p2         |         +|   0|  0|  16|           9|           1|
    |add_ln43_fu_496_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln47_1_fu_440_p2       |         +|   0|  0|  32|          25|          25|
    |add_ln47_fu_435_p2         |         +|   0|  0|  31|          24|          24|
    |add_ln49_fu_512_p2         |         +|   0|  0|  32|          25|          15|
    |and_ln47_fu_468_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln49_fu_544_p2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln41_fu_295_p2        |      icmp|   0|  0|  23|          15|          16|
    |icmp_ln43_1_fu_502_p2      |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln43_fu_337_p2        |      icmp|   0|  0|  15|           7|           8|
    |select_ln41_1_fu_351_p3    |    select|   0|  0|  24|           1|           1|
    |select_ln41_2_fu_359_p3    |    select|   0|  0|   8|           1|           9|
    |select_ln41_fu_343_p3      |    select|   0|  0|   7|           1|           1|
    |select_ln47_1_fu_488_p3    |    select|   0|  0|  24|           1|          24|
    |select_ln47_fu_480_p3      |    select|   0|  0|  24|           1|          23|
    |select_ln49_1_fu_564_p3    |    select|   0|  0|  24|           1|          24|
    |select_ln49_fu_556_p3      |    select|   0|  0|  24|           1|          23|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln47_1_fu_474_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln47_fu_462_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln49_1_fu_550_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln49_fu_538_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 351|         149|         215|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |A_blk_n_R                             |   9|          2|    1|          2|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   15|         30|
    |empty_fu_124                          |   9|          2|   24|         48|
    |i_fu_132                              |   9|          2|    9|         18|
    |indvar_flatten_fu_136                 |   9|          2|   15|         30|
    |j_fu_128                              |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   73|        146|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |a_reg_625                                  |  24|   0|   24|          0|
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |empty_fu_124                               |  24|   0|   24|          0|
    |i_fu_132                                   |   9|   0|    9|          0|
    |indvar_flatten_fu_136                      |  15|   0|   15|          0|
    |j_fu_128                                   |   7|   0|    7|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  85|   0|   85|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|                          RTL Ports                          | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                                                       |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|ap_rst                                                       |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|ap_start                                                     |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|ap_done                                                      |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|ap_idle                                                      |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|ap_ready                                                     |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|m_axi_A_0_AWVALID                                            |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWREADY                                            |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWADDR                                             |  out|   64|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWID                                               |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWLEN                                              |  out|   32|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWSIZE                                             |  out|    3|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWBURST                                            |  out|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWLOCK                                             |  out|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWCACHE                                            |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWPROT                                             |  out|    3|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWQOS                                              |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWREGION                                           |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWUSER                                             |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WVALID                                             |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WREADY                                             |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WDATA                                              |  out|   32|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WSTRB                                              |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WLAST                                              |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WID                                                |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WUSER                                              |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARVALID                                            |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARREADY                                            |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARADDR                                             |  out|   64|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARID                                               |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARLEN                                              |  out|   32|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARSIZE                                             |  out|    3|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARBURST                                            |  out|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARLOCK                                             |  out|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARCACHE                                            |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARPROT                                             |  out|    3|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARQOS                                              |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARREGION                                           |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARUSER                                             |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RVALID                                             |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RREADY                                             |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RDATA                                              |   in|   32|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RLAST                                              |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RID                                                |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RFIFONUM                                           |   in|    9|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RUSER                                              |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RRESP                                              |   in|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_BVALID                                             |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_BREADY                                             |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_BRESP                                              |   in|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_BID                                                |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_BUSER                                              |   in|    1|       m_axi|                                                    A|       pointer|
|sext_ln41                                                    |   in|   62|     ap_none|                                            sext_ln41|        scalar|
|denom_row_address0                                           |  out|    8|   ap_memory|                                            denom_row|         array|
|denom_row_ce0                                                |  out|    1|   ap_memory|                                            denom_row|         array|
|denom_row_we0                                                |  out|    1|   ap_memory|                                            denom_row|         array|
|denom_row_d0                                                 |  out|   24|   ap_memory|                                            denom_row|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0  |  out|   11|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_d0        |  out|   24|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0  |  out|   11|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_d0        |  out|   24|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0  |  out|   11|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_d0        |  out|   24|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0  |  out|   11|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_d0        |  out|   24|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0  |  out|   11|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_d0        |  out|   24|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0  |  out|   11|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_d0        |  out|   24|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0  |  out|   11|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_d0        |  out|   24|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0    |  out|   11|   ap_memory|     top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0         |  out|    1|   ap_memory|     top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0         |  out|    1|   ap_memory|     top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_d0          |  out|   24|   ap_memory|     top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A|         array|
+-------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

