[INF:CM0023] Creating log file ../../build/regression/PortByName/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[WRN:PA0205] dut.sv:12:1: No timescale set for "ibex_id_stage".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:12:1: Compile module "work@ibex_id_stage".

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/PortByName/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PortByName/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PortByName/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top), id:122
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@ibex_id_stage (work@ibex_id_stage), id:123 dut.sv:12:1: , endln:20:10, parent:work@top, parID:122
  |vpiFullName:work@ibex_id_stage
  |vpiDefName:work@ibex_id_stage
  |vpiNet:
  \_logic_net: (work@ibex_id_stage.first), id:127, line:13:39, endln:13:44, parent:work@ibex_id_stage, parID:123
    |vpiName:first
    |vpiFullName:work@ibex_id_stage.first
    |vpiNetType:36
    |vpiParent:
    \_module: work@ibex_id_stage (work@ibex_id_stage), id:123 dut.sv:12:1: , endln:20:10, parent:work@top, parID:122
  |vpiNet:
  \_logic_net: (work@ibex_id_stage.second), id:129, line:14:39, endln:14:45, parent:work@ibex_id_stage, parID:123
    |vpiName:second
    |vpiFullName:work@ibex_id_stage.second
    |vpiNetType:36
    |vpiParent:
    \_module: work@ibex_id_stage (work@ibex_id_stage), id:123 dut.sv:12:1: , endln:20:10, parent:work@top, parID:122
  |vpiNet:
  \_logic_net: (work@ibex_id_stage.third), id:131, line:15:39, endln:15:44, parent:work@ibex_id_stage, parID:123
    |vpiName:third
    |vpiFullName:work@ibex_id_stage.third
    |vpiNetType:36
    |vpiParent:
    \_module: work@ibex_id_stage (work@ibex_id_stage), id:123 dut.sv:12:1: , endln:20:10, parent:work@top, parID:122
  |vpiNet:
  \_logic_net: (work@ibex_id_stage.fourth), id:133, line:17:16, endln:17:22, parent:work@ibex_id_stage, parID:123
    |vpiName:fourth
    |vpiFullName:work@ibex_id_stage.fourth
    |vpiNetType:36
    |vpiParent:
    \_module: work@ibex_id_stage (work@ibex_id_stage), id:123 dut.sv:12:1: , endln:20:10, parent:work@top, parID:122
  |vpiParent:
  \_design: (work@top), id:122
  |vpiPort:
  \_port: (first), id:124, line:13:39, endln:13:44, parent:work@ibex_id_stage, parID:123
    |vpiName:first
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:128
      |vpiActual:
      \_logic_net: (work@ibex_id_stage.first), id:127, line:13:39, endln:13:44, parent:work@ibex_id_stage, parID:123
    |vpiParent:
    \_module: work@ibex_id_stage (work@ibex_id_stage), id:123 dut.sv:12:1: , endln:20:10, parent:work@top, parID:122
  |vpiPort:
  \_port: (second), id:125, line:14:39, endln:14:45, parent:work@ibex_id_stage, parID:123
    |vpiName:second
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:130
      |vpiActual:
      \_logic_net: (work@ibex_id_stage.second), id:129, line:14:39, endln:14:45, parent:work@ibex_id_stage, parID:123
    |vpiParent:
    \_module: work@ibex_id_stage (work@ibex_id_stage), id:123 dut.sv:12:1: , endln:20:10, parent:work@top, parID:122
  |vpiPort:
  \_port: (third), id:126, line:15:39, endln:15:44, parent:work@ibex_id_stage, parID:123
    |vpiName:third
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:132
      |vpiActual:
      \_logic_net: (work@ibex_id_stage.third), id:131, line:15:39, endln:15:44, parent:work@ibex_id_stage, parID:123
    |vpiParent:
    \_module: work@ibex_id_stage (work@ibex_id_stage), id:123 dut.sv:12:1: , endln:20:10, parent:work@top, parID:122
  |vpiContAssign:
  \_cont_assign: , id:2, line:18:10, endln:18:24, parent:work@ibex_id_stage, parID:123
    |vpiParent:
    \_module: work@ibex_id_stage (work@ibex_id_stage), id:123 dut.sv:12:1: , endln:20:10, parent:work@top, parID:122
    |vpiRhs:
    \_ref_obj: (work@ibex_id_stage.fourth), id:1, line:18:18, endln:18:24, parID:2
      |vpiParent:
      \_cont_assign: , id:2, line:18:10, endln:18:24, parent:work@ibex_id_stage, parID:123
      |vpiName:fourth
      |vpiFullName:work@ibex_id_stage.fourth
      |vpiActual:
      \_array_var: (work@top.id_stage_i.fourth), id:115, line:17:16, endln:17:25, parent:work@top.id_stage_i, parID:139
        |vpiSize:2
        |vpiName:fourth
        |vpiFullName:work@top.id_stage_i.fourth
        |vpiRandType:1
        |vpiVisibility:1
        |vpiParent:
        \_module: work@ibex_id_stage (work@top.id_stage_i), id:139 dut.sv:5:3: , endln:9:5, parent:work@top, parID:138
        |vpiArrayType:1
        |vpiRange:
        \_range: , id:109, line:17:23, endln:17:24
          |vpiLeftRange:
          \_constant: , id:110, line:17:23, endln:17:24, parID:109
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , id:109, line:17:23, endln:17:24
            |vpiConstType:9
          |vpiRightRange:
          \_operation: , id:112, parID:109
            |vpiParent:
            \_range: , id:109, line:17:23, endln:17:24
            |vpiOpType:11
            |vpiOperand:
            \_constant: , id:111, line:17:23, endln:17:24
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
            |vpiOperand:
            \_constant: , id:113
              |vpiSize:64
              |INT:1
              |vpiConstType:7
        |vpiReg:
        \_logic_var: (work@top.id_stage_i.fourth), id:114, line:17:16, endln:17:22, parent:work@top.id_stage_i.fourth, parID:115
          |vpiTypespec:
          \_logic_typespec: , id:105, line:17:3, endln:17:8
            |vpiRange:
            \_range: , id:102, line:17:10, endln:17:14
              |vpiLeftRange:
              \_constant: , id:103, line:17:10, endln:17:12, parID:102
                |vpiDecompile:33
                |vpiSize:64
                |UINT:33
                |vpiParent:
                \_range: , id:102, line:17:10, endln:17:14
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , id:104, line:17:13, endln:17:14, parID:102
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiParent:
                \_range: , id:102, line:17:10, endln:17:14
                |vpiConstType:9
          |vpiFullName:work@top.id_stage_i.fourth
          |vpiParent:
          \_array_var: (work@top.id_stage_i.fourth), id:115, line:17:16, endln:17:25, parent:work@top.id_stage_i, parID:139
          |vpiRange:
          \_range: , id:106, line:17:10, endln:17:14
            |vpiLeftRange:
            \_constant: , id:107, line:17:10, endln:17:12, parID:106
              |vpiDecompile:33
              |vpiSize:64
              |UINT:33
              |vpiParent:
              \_range: , id:106, line:17:10, endln:17:14
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , id:108, line:17:13, endln:17:14, parID:106
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , id:106, line:17:10, endln:17:14
              |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@ibex_id_stage.third), id:0, line:18:10, endln:18:15, parID:2
      |vpiParent:
      \_cont_assign: , id:2, line:18:10, endln:18:24, parent:work@ibex_id_stage, parID:123
      |vpiName:third
      |vpiFullName:work@ibex_id_stage.third
      |vpiActual:
      \_array_net: (work@top.id_stage_i.third), id:101, line:15:39, endln:15:44, parent:work@top.id_stage_i, parID:139
        |vpiSize:2
        |vpiName:third
        |vpiFullName:work@top.id_stage_i.third
        |vpiParent:
        \_module: work@ibex_id_stage (work@top.id_stage_i), id:139 dut.sv:5:3: , endln:9:5, parent:work@top, parID:138
        |vpiRange:
        \_range: , id:95, line:15:45, endln:15:46
          |vpiLeftRange:
          \_constant: , id:96, line:15:45, endln:15:46, parID:95
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , id:95, line:15:45, endln:15:46
            |vpiConstType:9
          |vpiRightRange:
          \_operation: , id:98, parID:95
            |vpiParent:
            \_range: , id:95, line:15:45, endln:15:46
            |vpiOpType:11
            |vpiOperand:
            \_constant: , id:97, line:15:45, endln:15:46
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
            |vpiOperand:
            \_constant: , id:99
              |vpiSize:64
              |INT:1
              |vpiConstType:7
        |vpiNet:
        \_logic_net: (work@top.id_stage_i.third), id:100, line:15:39, endln:15:44, parent:work@top.id_stage_i.third, parID:101
          |vpiTypespec:
          \_logic_typespec: , id:91, line:15:12, endln:15:17
            |vpiRange:
            \_range: , id:88, line:15:19, endln:15:23
              |vpiLeftRange:
              \_constant: , id:89, line:15:19, endln:15:21, parID:88
                |vpiDecompile:33
                |vpiSize:64
                |UINT:33
                |vpiParent:
                \_range: , id:88, line:15:19, endln:15:23
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , id:90, line:15:22, endln:15:23, parID:88
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiParent:
                \_range: , id:88, line:15:19, endln:15:23
                |vpiConstType:9
          |vpiFullName:work@top.id_stage_i.third
          |vpiNetType:36
          |vpiParent:
          \_array_net: (work@top.id_stage_i.third), id:101, line:15:39, endln:15:44, parent:work@top.id_stage_i, parID:139
|uhdmallModules:
\_module: work@top (work@top), id:134 dut.sv:1:1: , endln:11:10, parent:work@top, parID:122
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.top_second), id:135, line:2:16, endln:2:26, parent:work@top, parID:134
    |vpiName:top_second
    |vpiFullName:work@top.top_second
    |vpiNetType:36
    |vpiParent:
    \_module: work@top (work@top), id:134 dut.sv:1:1: , endln:11:10, parent:work@top, parID:122
  |vpiNet:
  \_logic_net: (work@top.top_third), id:136, line:3:16, endln:3:25, parent:work@top, parID:134
    |vpiName:top_third
    |vpiFullName:work@top.top_third
    |vpiNetType:36
    |vpiParent:
    \_module: work@top (work@top), id:134 dut.sv:1:1: , endln:11:10, parent:work@top, parID:122
  |vpiNet:
  \_logic_net: (work@top.top_first), id:137, line:4:16, endln:4:25, parent:work@top, parID:134
    |vpiName:top_first
    |vpiFullName:work@top.top_first
    |vpiNetType:36
    |vpiParent:
    \_module: work@top (work@top), id:134 dut.sv:1:1: , endln:11:10, parent:work@top, parID:122
  |vpiParent:
  \_design: (work@top), id:122
|uhdmtopModules:
\_module: work@top (work@top), id:138 dut.sv:1:1: , endln:11:10
  |vpiName:work@top
  |vpiVariables:
  \_array_var: (work@top.top_second), id:17, line:2:16, endln:2:29, parent:work@top, parID:138
    |vpiSize:2
    |vpiName:top_second
    |vpiFullName:work@top.top_second
    |vpiRandType:1
    |vpiVisibility:1
    |vpiParent:
    \_module: work@top (work@top), id:138 dut.sv:1:1: , endln:11:10
    |vpiArrayType:1
    |vpiRange:
    \_range: , id:11, line:2:27, endln:2:28
      |vpiLeftRange:
      \_constant: , id:12, line:2:27, endln:2:28, parID:11
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , id:11, line:2:27, endln:2:28
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , id:14, parID:11
        |vpiParent:
        \_range: , id:11, line:2:27, endln:2:28
        |vpiOpType:11
        |vpiOperand:
        \_constant: , id:13, line:2:27, endln:2:28
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_constant: , id:15
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiReg:
    \_logic_var: (work@top.top_second), id:16, line:2:16, endln:2:26, parent:work@top.top_second, parID:17
      |vpiTypespec:
      \_logic_typespec: , id:7, line:2:3, endln:2:8
        |vpiRange:
        \_range: , id:3, line:2:10, endln:2:14
          |vpiLeftRange:
          \_constant: , id:4, line:2:10, endln:2:12, parID:3
            |vpiDecompile:33
            |vpiSize:64
            |UINT:33
            |vpiParent:
            \_range: , id:3, line:2:10, endln:2:14
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , id:6, line:2:13, endln:2:14, parID:3
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , id:3, line:2:10, endln:2:14
            |vpiConstType:9
      |vpiFullName:work@top.top_second
      |vpiParent:
      \_array_var: (work@top.top_second), id:17, line:2:16, endln:2:29, parent:work@top, parID:138
      |vpiRange:
      \_range: , id:8, line:2:10, endln:2:14
        |vpiLeftRange:
        \_constant: , id:9, line:2:10, endln:2:12, parID:8
          |vpiDecompile:33
          |vpiSize:64
          |UINT:33
          |vpiParent:
          \_range: , id:8, line:2:10, endln:2:14
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:10, line:2:13, endln:2:14, parID:8
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:8, line:2:10, endln:2:14
          |vpiConstType:9
  |vpiVariables:
  \_array_var: (work@top.top_third), id:31, line:3:16, endln:3:28, parent:work@top, parID:138
    |vpiSize:2
    |vpiName:top_third
    |vpiFullName:work@top.top_third
    |vpiRandType:1
    |vpiVisibility:1
    |vpiParent:
    \_module: work@top (work@top), id:138 dut.sv:1:1: , endln:11:10
    |vpiArrayType:1
    |vpiRange:
    \_range: , id:25, line:3:26, endln:3:27
      |vpiLeftRange:
      \_constant: , id:26, line:3:26, endln:3:27, parID:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , id:25, line:3:26, endln:3:27
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , id:28, parID:25
        |vpiParent:
        \_range: , id:25, line:3:26, endln:3:27
        |vpiOpType:11
        |vpiOperand:
        \_constant: , id:27, line:3:26, endln:3:27
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_constant: , id:29
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiReg:
    \_logic_var: (work@top.top_third), id:30, line:3:16, endln:3:25, parent:work@top.top_third, parID:31
      |vpiTypespec:
      \_logic_typespec: , id:21, line:3:3, endln:3:8
        |vpiRange:
        \_range: , id:18, line:3:10, endln:3:14
          |vpiLeftRange:
          \_constant: , id:19, line:3:10, endln:3:12, parID:18
            |vpiDecompile:33
            |vpiSize:64
            |UINT:33
            |vpiParent:
            \_range: , id:18, line:3:10, endln:3:14
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , id:20, line:3:13, endln:3:14, parID:18
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , id:18, line:3:10, endln:3:14
            |vpiConstType:9
      |vpiFullName:work@top.top_third
      |vpiParent:
      \_array_var: (work@top.top_third), id:31, line:3:16, endln:3:28, parent:work@top, parID:138
      |vpiRange:
      \_range: , id:22, line:3:10, endln:3:14
        |vpiLeftRange:
        \_constant: , id:23, line:3:10, endln:3:12, parID:22
          |vpiDecompile:33
          |vpiSize:64
          |UINT:33
          |vpiParent:
          \_range: , id:22, line:3:10, endln:3:14
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:24, line:3:13, endln:3:14, parID:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:22, line:3:10, endln:3:14
          |vpiConstType:9
  |vpiVariables:
  \_logic_var: (work@top.top_first), id:39, line:4:16, endln:4:25, parent:work@top, parID:138
    |vpiTypespec:
    \_logic_typespec: , id:35, line:4:3, endln:4:8
      |vpiRange:
      \_range: , id:32, line:4:10, endln:4:13
        |vpiLeftRange:
        \_constant: , id:33, line:4:10, endln:4:11, parID:32
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiParent:
          \_range: , id:32, line:4:10, endln:4:13
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:34, line:4:12, endln:4:13, parID:32
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:32, line:4:10, endln:4:13
          |vpiConstType:9
    |vpiName:top_first
    |vpiFullName:work@top.top_first
    |vpiVisibility:1
    |vpiParent:
    \_module: work@top (work@top), id:138 dut.sv:1:1: , endln:11:10
    |vpiRange:
    \_range: , id:36, line:4:10, endln:4:13
      |vpiLeftRange:
      \_constant: , id:37, line:4:10, endln:4:11, parID:36
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiParent:
        \_range: , id:36, line:4:10, endln:4:13
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , id:38, line:4:12, endln:4:13, parID:36
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , id:36, line:4:10, endln:4:13
        |vpiConstType:9
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@ibex_id_stage (work@top.id_stage_i), id:139 dut.sv:5:3: , endln:9:5, parent:work@top, parID:138
    |vpiName:id_stage_i
    |vpiFullName:work@top.id_stage_i
    |vpiVariables:
    \_array_var: (work@top.id_stage_i.fourth), id:115, line:17:16, endln:17:25, parent:work@top.id_stage_i, parID:139
    |vpiDefName:work@ibex_id_stage
    |vpiDefFile:dut.sv
    |vpiDefLineNo:12
    |vpiNet:
    \_logic_net: (work@top.id_stage_i.first), id:73, line:13:39, endln:13:44, parent:work@top.id_stage_i, parID:139
      |vpiTypespec:
      \_logic_typespec: , id:69, line:13:12, endln:13:17
        |vpiRange:
        \_range: , id:66, line:13:19, endln:13:22
          |vpiLeftRange:
          \_constant: , id:67, line:13:19, endln:13:20, parID:66
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiParent:
            \_range: , id:66, line:13:19, endln:13:22
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , id:68, line:13:21, endln:13:22, parID:66
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , id:66, line:13:19, endln:13:22
            |vpiConstType:9
      |vpiName:first
      |vpiFullName:work@top.id_stage_i.first
      |vpiNetType:36
      |vpiParent:
      \_module: work@ibex_id_stage (work@top.id_stage_i), id:139 dut.sv:5:3: , endln:9:5, parent:work@top, parID:138
    |vpiArrayNet:
    \_array_net: (work@top.id_stage_i.second), id:87, line:14:39, endln:14:45, parent:work@top.id_stage_i, parID:139
      |vpiSize:2
      |vpiName:second
      |vpiFullName:work@top.id_stage_i.second
      |vpiParent:
      \_module: work@ibex_id_stage (work@top.id_stage_i), id:139 dut.sv:5:3: , endln:9:5, parent:work@top, parID:138
      |vpiRange:
      \_range: , id:81, line:14:46, endln:14:47
        |vpiLeftRange:
        \_constant: , id:82, line:14:46, endln:14:47, parID:81
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:81, line:14:46, endln:14:47
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , id:84, parID:81
          |vpiParent:
          \_range: , id:81, line:14:46, endln:14:47
          |vpiOpType:11
          |vpiOperand:
          \_constant: , id:83, line:14:46, endln:14:47
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_constant: , id:85
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiNet:
      \_logic_net: (work@top.id_stage_i.second), id:86, line:14:39, endln:14:45, parent:work@top.id_stage_i.second, parID:87
        |vpiTypespec:
        \_logic_typespec: , id:77, line:14:12, endln:14:17
          |vpiRange:
          \_range: , id:74, line:14:19, endln:14:23
            |vpiLeftRange:
            \_constant: , id:75, line:14:19, endln:14:21, parID:74
              |vpiDecompile:33
              |vpiSize:64
              |UINT:33
              |vpiParent:
              \_range: , id:74, line:14:19, endln:14:23
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , id:76, line:14:22, endln:14:23, parID:74
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , id:74, line:14:19, endln:14:23
              |vpiConstType:9
        |vpiFullName:work@top.id_stage_i.second
        |vpiNetType:36
        |vpiParent:
        \_array_net: (work@top.id_stage_i.second), id:87, line:14:39, endln:14:45, parent:work@top.id_stage_i, parID:139
    |vpiArrayNet:
    \_array_net: (work@top.id_stage_i.third), id:101, line:15:39, endln:15:44, parent:work@top.id_stage_i, parID:139
    |vpiInstance:
    \_module: work@top (work@top), id:138 dut.sv:1:1: , endln:11:10
    |vpiParent:
    \_module: work@top (work@top), id:138 dut.sv:1:1: , endln:11:10
    |vpiPort:
    \_port: (first), id:140, line:13:39, endln:13:44, parent:work@top.id_stage_i, parID:139
      |vpiName:first
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@top.top_first), id:141, line:7:29, endln:7:38, parent:first, parID:140
        |vpiParent:
        \_port: (first), id:140, line:13:39, endln:13:44, parent:work@top.id_stage_i, parID:139
        |vpiName:top_first
        |vpiFullName:work@top.top_first
        |vpiActual:
        \_logic_var: (work@top.top_first), id:39, line:4:16, endln:4:25, parent:work@top, parID:138
      |vpiLowConn:
      \_ref_obj: (work@top.id_stage_i.first), id:142, line:7:8, endln:7:13, parent:first, parID:140
        |vpiParent:
        \_port: (first), id:140, line:13:39, endln:13:44, parent:work@top.id_stage_i, parID:139
        |vpiName:first
        |vpiFullName:work@top.id_stage_i.first
        |vpiActual:
        \_logic_net: (work@top.id_stage_i.first), id:73, line:13:39, endln:13:44, parent:work@top.id_stage_i, parID:139
      |vpiTypedef:
      \_logic_typespec: , id:45, line:13:12, endln:13:17
        |vpiRange:
        \_range: , id:41, line:13:19, endln:13:22, parent:first, parID:40
          |vpiParent:
          \_port: (first), id:40, line:13:39, endln:13:44, parent:work@top.id_stage_i, parID:139
          |vpiLeftRange:
          \_constant: , id:42, line:13:19, endln:13:20, parID:41
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiParent:
            \_range: , id:41, line:13:19, endln:13:22, parent:first, parID:40
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , id:44, line:13:21, endln:13:22, parID:41
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , id:41, line:13:19, endln:13:22, parent:first, parID:40
            |vpiConstType:9
      |vpiInstance:
      \_module: work@ibex_id_stage (work@top.id_stage_i), id:139 dut.sv:5:3: , endln:9:5, parent:work@top, parID:138
      |vpiParent:
      \_module: work@ibex_id_stage (work@top.id_stage_i), id:139 dut.sv:5:3: , endln:9:5, parent:work@top, parID:138
    |vpiPort:
    \_port: (second), id:143, line:14:39, endln:14:45, parent:work@top.id_stage_i, parID:139
      |vpiName:second
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@top.top_second), id:144, line:8:29, endln:8:39, parent:second, parID:143
        |vpiParent:
        \_port: (second), id:143, line:14:39, endln:14:45, parent:work@top.id_stage_i, parID:139
        |vpiName:top_second
        |vpiFullName:work@top.top_second
        |vpiActual:
        \_array_var: (work@top.top_second), id:17, line:2:16, endln:2:29, parent:work@top, parID:138
      |vpiLowConn:
      \_ref_obj: (work@top.id_stage_i.second), id:145, line:8:8, endln:8:14, parent:second, parID:143
        |vpiParent:
        \_port: (second), id:143, line:14:39, endln:14:45, parent:work@top.id_stage_i, parID:139
        |vpiName:second
        |vpiFullName:work@top.id_stage_i.second
        |vpiActual:
        \_array_net: (work@top.id_stage_i.second), id:87, line:14:39, endln:14:45, parent:work@top.id_stage_i, parID:139
      |vpiTypedef:
      \_logic_typespec: , id:55, line:14:12, endln:14:17
        |vpiRange:
        \_range: , id:52, line:14:19, endln:14:23, parent:second, parID:46
          |vpiParent:
          \_port: (second), id:46, line:14:39, endln:14:45, parent:work@top.id_stage_i, parID:139
          |vpiLeftRange:
          \_constant: , id:53, line:14:19, endln:14:21, parID:52
            |vpiDecompile:33
            |vpiSize:64
            |UINT:33
            |vpiParent:
            \_range: , id:52, line:14:19, endln:14:23, parent:second, parID:46
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , id:54, line:14:22, endln:14:23, parID:52
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , id:52, line:14:19, endln:14:23, parent:second, parID:46
            |vpiConstType:9
      |vpiInstance:
      \_module: work@ibex_id_stage (work@top.id_stage_i), id:139 dut.sv:5:3: , endln:9:5, parent:work@top, parID:138
      |vpiParent:
      \_module: work@ibex_id_stage (work@top.id_stage_i), id:139 dut.sv:5:3: , endln:9:5, parent:work@top, parID:138
    |vpiPort:
    \_port: (third), id:146, line:15:39, endln:15:44, parent:work@top.id_stage_i, parID:139
      |vpiName:third
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@top.top_third), id:147, line:6:29, endln:6:38, parent:third, parID:146
        |vpiParent:
        \_port: (third), id:146, line:15:39, endln:15:44, parent:work@top.id_stage_i, parID:139
        |vpiName:top_third
        |vpiFullName:work@top.top_third
        |vpiActual:
        \_array_var: (work@top.top_third), id:31, line:3:16, endln:3:28, parent:work@top, parID:138
      |vpiLowConn:
      \_ref_obj: (work@top.id_stage_i.third), id:148, line:6:8, endln:6:13, parent:third, parID:146
        |vpiParent:
        \_port: (third), id:146, line:15:39, endln:15:44, parent:work@top.id_stage_i, parID:139
        |vpiName:third
        |vpiFullName:work@top.id_stage_i.third
        |vpiActual:
        \_array_net: (work@top.id_stage_i.third), id:101, line:15:39, endln:15:44, parent:work@top.id_stage_i, parID:139
      |vpiTypedef:
      \_logic_typespec: , id:65, line:15:12, endln:15:17
        |vpiRange:
        \_range: , id:62, line:15:19, endln:15:23, parent:third, parID:56
          |vpiParent:
          \_port: (third), id:56, line:15:39, endln:15:44, parent:work@top.id_stage_i, parID:139
          |vpiLeftRange:
          \_constant: , id:63, line:15:19, endln:15:21, parID:62
            |vpiDecompile:33
            |vpiSize:64
            |UINT:33
            |vpiParent:
            \_range: , id:62, line:15:19, endln:15:23, parent:third, parID:56
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , id:64, line:15:22, endln:15:23, parID:62
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , id:62, line:15:19, endln:15:23, parent:third, parID:56
            |vpiConstType:9
      |vpiInstance:
      \_module: work@ibex_id_stage (work@top.id_stage_i), id:139 dut.sv:5:3: , endln:9:5, parent:work@top, parID:138
      |vpiParent:
      \_module: work@ibex_id_stage (work@top.id_stage_i), id:139 dut.sv:5:3: , endln:9:5, parent:work@top, parID:138
    |vpiContAssign:
    \_cont_assign: , id:149, line:18:10, endln:18:24, parent:work@top.id_stage_i, parID:139
      |vpiParent:
      \_module: work@ibex_id_stage (work@top.id_stage_i), id:139 dut.sv:5:3: , endln:9:5, parent:work@top, parID:138
      |vpiRhs:
      \_ref_obj: (work@top.id_stage_i.fourth), id:151, line:18:18, endln:18:24, parID:149
        |vpiParent:
        \_cont_assign: , id:149, line:18:10, endln:18:24, parent:work@top.id_stage_i, parID:139
        |vpiName:fourth
        |vpiFullName:work@top.id_stage_i.fourth
        |vpiActual:
        \_array_var: (work@top.id_stage_i.fourth), id:115, line:17:16, endln:17:25, parent:work@top.id_stage_i, parID:139
      |vpiLhs:
      \_ref_obj: (work@top.id_stage_i.third), id:150, line:18:10, endln:18:15, parID:149
        |vpiParent:
        \_cont_assign: , id:149, line:18:10, endln:18:24, parent:work@top.id_stage_i, parID:139
        |vpiName:third
        |vpiFullName:work@top.id_stage_i.third
        |vpiActual:
        \_array_net: (work@top.id_stage_i.third), id:101, line:15:39, endln:15:44, parent:work@top.id_stage_i, parID:139
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PortByName/dut.sv | ${SURELOG_DIR}/build/regression/PortByName/roundtrip/dut_000.sv | 7 | 20 | 

