[*]
[*] GTKWave Analyzer v3.3.86 (w)1999-2017 BSI
[*] Tue Aug 21 09:18:40 2018
[*]
[dumpfile] "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/riffa_testing2.vcd"
[dumpfile_mtime] "Mon Aug 20 04:30:27 2018"
[dumpfile_size] 311325
[savefile] "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/riffa_testing2.gtkw"
[timestart] 0
[size] 1920 1115
[pos] -1 -1
*-23.214245 12695000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] riffa.
[treeopen] riffa.riffa_inst.
[treeopen] riffa.riffa_inst.channels[0].
[treeopen] riffa.riffa_inst.channels[0].channel.
[treeopen] riffa.riffa_inst.channels[0].channel.channel.
[treeopen] riffa.riffa_inst.channels[0].channel.channel.txPort.
[treeopen] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.
[treeopen] riffa.riffa_inst.tx_mux_inst.
[treeopen] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.
[sst_width] 229
[signals_width] 794
[sst_expanded] 1
[sst_vpaned_height] 320
@28
test_channels[0].chnl_tester_i.CHNL_RX
test_channels[0].chnl_tester_i.CHNL_RX_ACK
test_channels[0].chnl_tester_i.CHNL_RX_CLK
@22
#{test_channels[0].chnl_tester_i.CHNL_RX_DATA[127:0]} test_channels[0].chnl_tester_i.CHNL_RX_DATA[127] test_channels[0].chnl_tester_i.CHNL_RX_DATA[126] test_channels[0].chnl_tester_i.CHNL_RX_DATA[125] test_channels[0].chnl_tester_i.CHNL_RX_DATA[124] test_channels[0].chnl_tester_i.CHNL_RX_DATA[123] test_channels[0].chnl_tester_i.CHNL_RX_DATA[122] test_channels[0].chnl_tester_i.CHNL_RX_DATA[121] test_channels[0].chnl_tester_i.CHNL_RX_DATA[120] test_channels[0].chnl_tester_i.CHNL_RX_DATA[119] test_channels[0].chnl_tester_i.CHNL_RX_DATA[118] test_channels[0].chnl_tester_i.CHNL_RX_DATA[117] test_channels[0].chnl_tester_i.CHNL_RX_DATA[116] test_channels[0].chnl_tester_i.CHNL_RX_DATA[115] test_channels[0].chnl_tester_i.CHNL_RX_DATA[114] test_channels[0].chnl_tester_i.CHNL_RX_DATA[113] test_channels[0].chnl_tester_i.CHNL_RX_DATA[112] test_channels[0].chnl_tester_i.CHNL_RX_DATA[111] test_channels[0].chnl_tester_i.CHNL_RX_DATA[110] test_channels[0].chnl_tester_i.CHNL_RX_DATA[109] test_channels[0].chnl_tester_i.CHNL_RX_DATA[108] test_channels[0].chnl_tester_i.CHNL_RX_DATA[107] test_channels[0].chnl_tester_i.CHNL_RX_DATA[106] test_channels[0].chnl_tester_i.CHNL_RX_DATA[105] test_channels[0].chnl_tester_i.CHNL_RX_DATA[104] test_channels[0].chnl_tester_i.CHNL_RX_DATA[103] test_channels[0].chnl_tester_i.CHNL_RX_DATA[102] test_channels[0].chnl_tester_i.CHNL_RX_DATA[101] test_channels[0].chnl_tester_i.CHNL_RX_DATA[100] test_channels[0].chnl_tester_i.CHNL_RX_DATA[99] test_channels[0].chnl_tester_i.CHNL_RX_DATA[98] test_channels[0].chnl_tester_i.CHNL_RX_DATA[97] test_channels[0].chnl_tester_i.CHNL_RX_DATA[96] test_channels[0].chnl_tester_i.CHNL_RX_DATA[95] test_channels[0].chnl_tester_i.CHNL_RX_DATA[94] test_channels[0].chnl_tester_i.CHNL_RX_DATA[93] test_channels[0].chnl_tester_i.CHNL_RX_DATA[92] test_channels[0].chnl_tester_i.CHNL_RX_DATA[91] test_channels[0].chnl_tester_i.CHNL_RX_DATA[90] test_channels[0].chnl_tester_i.CHNL_RX_DATA[89] test_channels[0].chnl_tester_i.CHNL_RX_DATA[88] test_channels[0].chnl_tester_i.CHNL_RX_DATA[87] test_channels[0].chnl_tester_i.CHNL_RX_DATA[86] test_channels[0].chnl_tester_i.CHNL_RX_DATA[85] test_channels[0].chnl_tester_i.CHNL_RX_DATA[84] test_channels[0].chnl_tester_i.CHNL_RX_DATA[83] test_channels[0].chnl_tester_i.CHNL_RX_DATA[82] test_channels[0].chnl_tester_i.CHNL_RX_DATA[81] test_channels[0].chnl_tester_i.CHNL_RX_DATA[80] test_channels[0].chnl_tester_i.CHNL_RX_DATA[79] test_channels[0].chnl_tester_i.CHNL_RX_DATA[78] test_channels[0].chnl_tester_i.CHNL_RX_DATA[77] test_channels[0].chnl_tester_i.CHNL_RX_DATA[76] test_channels[0].chnl_tester_i.CHNL_RX_DATA[75] test_channels[0].chnl_tester_i.CHNL_RX_DATA[74] test_channels[0].chnl_tester_i.CHNL_RX_DATA[73] test_channels[0].chnl_tester_i.CHNL_RX_DATA[72] test_channels[0].chnl_tester_i.CHNL_RX_DATA[71] test_channels[0].chnl_tester_i.CHNL_RX_DATA[70] test_channels[0].chnl_tester_i.CHNL_RX_DATA[69] test_channels[0].chnl_tester_i.CHNL_RX_DATA[68] test_channels[0].chnl_tester_i.CHNL_RX_DATA[67] test_channels[0].chnl_tester_i.CHNL_RX_DATA[66] test_channels[0].chnl_tester_i.CHNL_RX_DATA[65] test_channels[0].chnl_tester_i.CHNL_RX_DATA[64] test_channels[0].chnl_tester_i.CHNL_RX_DATA[63] test_channels[0].chnl_tester_i.CHNL_RX_DATA[62] test_channels[0].chnl_tester_i.CHNL_RX_DATA[61] test_channels[0].chnl_tester_i.CHNL_RX_DATA[60] test_channels[0].chnl_tester_i.CHNL_RX_DATA[59] test_channels[0].chnl_tester_i.CHNL_RX_DATA[58] test_channels[0].chnl_tester_i.CHNL_RX_DATA[57] test_channels[0].chnl_tester_i.CHNL_RX_DATA[56] test_channels[0].chnl_tester_i.CHNL_RX_DATA[55] test_channels[0].chnl_tester_i.CHNL_RX_DATA[54] test_channels[0].chnl_tester_i.CHNL_RX_DATA[53] test_channels[0].chnl_tester_i.CHNL_RX_DATA[52] test_channels[0].chnl_tester_i.CHNL_RX_DATA[51] test_channels[0].chnl_tester_i.CHNL_RX_DATA[50] test_channels[0].chnl_tester_i.CHNL_RX_DATA[49] test_channels[0].chnl_tester_i.CHNL_RX_DATA[48] test_channels[0].chnl_tester_i.CHNL_RX_DATA[47] test_channels[0].chnl_tester_i.CHNL_RX_DATA[46] test_channels[0].chnl_tester_i.CHNL_RX_DATA[45] test_channels[0].chnl_tester_i.CHNL_RX_DATA[44] test_channels[0].chnl_tester_i.CHNL_RX_DATA[43] test_channels[0].chnl_tester_i.CHNL_RX_DATA[42] test_channels[0].chnl_tester_i.CHNL_RX_DATA[41] test_channels[0].chnl_tester_i.CHNL_RX_DATA[40] test_channels[0].chnl_tester_i.CHNL_RX_DATA[39] test_channels[0].chnl_tester_i.CHNL_RX_DATA[38] test_channels[0].chnl_tester_i.CHNL_RX_DATA[37] test_channels[0].chnl_tester_i.CHNL_RX_DATA[36] test_channels[0].chnl_tester_i.CHNL_RX_DATA[35] test_channels[0].chnl_tester_i.CHNL_RX_DATA[34] test_channels[0].chnl_tester_i.CHNL_RX_DATA[33] test_channels[0].chnl_tester_i.CHNL_RX_DATA[32] test_channels[0].chnl_tester_i.CHNL_RX_DATA[31] test_channels[0].chnl_tester_i.CHNL_RX_DATA[30] test_channels[0].chnl_tester_i.CHNL_RX_DATA[29] test_channels[0].chnl_tester_i.CHNL_RX_DATA[28] test_channels[0].chnl_tester_i.CHNL_RX_DATA[27] test_channels[0].chnl_tester_i.CHNL_RX_DATA[26] test_channels[0].chnl_tester_i.CHNL_RX_DATA[25] test_channels[0].chnl_tester_i.CHNL_RX_DATA[24] test_channels[0].chnl_tester_i.CHNL_RX_DATA[23] test_channels[0].chnl_tester_i.CHNL_RX_DATA[22] test_channels[0].chnl_tester_i.CHNL_RX_DATA[21] test_channels[0].chnl_tester_i.CHNL_RX_DATA[20] test_channels[0].chnl_tester_i.CHNL_RX_DATA[19] test_channels[0].chnl_tester_i.CHNL_RX_DATA[18] test_channels[0].chnl_tester_i.CHNL_RX_DATA[17] test_channels[0].chnl_tester_i.CHNL_RX_DATA[16] test_channels[0].chnl_tester_i.CHNL_RX_DATA[15] test_channels[0].chnl_tester_i.CHNL_RX_DATA[14] test_channels[0].chnl_tester_i.CHNL_RX_DATA[13] test_channels[0].chnl_tester_i.CHNL_RX_DATA[12] test_channels[0].chnl_tester_i.CHNL_RX_DATA[11] test_channels[0].chnl_tester_i.CHNL_RX_DATA[10] test_channels[0].chnl_tester_i.CHNL_RX_DATA[9] test_channels[0].chnl_tester_i.CHNL_RX_DATA[8] test_channels[0].chnl_tester_i.CHNL_RX_DATA[7] test_channels[0].chnl_tester_i.CHNL_RX_DATA[6] test_channels[0].chnl_tester_i.CHNL_RX_DATA[5] test_channels[0].chnl_tester_i.CHNL_RX_DATA[4] test_channels[0].chnl_tester_i.CHNL_RX_DATA[3] test_channels[0].chnl_tester_i.CHNL_RX_DATA[2] test_channels[0].chnl_tester_i.CHNL_RX_DATA[1] test_channels[0].chnl_tester_i.CHNL_RX_DATA[0]
@28
test_channels[0].chnl_tester_i.CHNL_RX_DATA_REN
test_channels[0].chnl_tester_i.CHNL_RX_DATA_VALID
@22
#{test_channels[0].chnl_tester_i.CHNL_RX_LEN[31:0]} test_channels[0].chnl_tester_i.CHNL_RX_LEN[31] test_channels[0].chnl_tester_i.CHNL_RX_LEN[30] test_channels[0].chnl_tester_i.CHNL_RX_LEN[29] test_channels[0].chnl_tester_i.CHNL_RX_LEN[28] test_channels[0].chnl_tester_i.CHNL_RX_LEN[27] test_channels[0].chnl_tester_i.CHNL_RX_LEN[26] test_channels[0].chnl_tester_i.CHNL_RX_LEN[25] test_channels[0].chnl_tester_i.CHNL_RX_LEN[24] test_channels[0].chnl_tester_i.CHNL_RX_LEN[23] test_channels[0].chnl_tester_i.CHNL_RX_LEN[22] test_channels[0].chnl_tester_i.CHNL_RX_LEN[21] test_channels[0].chnl_tester_i.CHNL_RX_LEN[20] test_channels[0].chnl_tester_i.CHNL_RX_LEN[19] test_channels[0].chnl_tester_i.CHNL_RX_LEN[18] test_channels[0].chnl_tester_i.CHNL_RX_LEN[17] test_channels[0].chnl_tester_i.CHNL_RX_LEN[16] test_channels[0].chnl_tester_i.CHNL_RX_LEN[15] test_channels[0].chnl_tester_i.CHNL_RX_LEN[14] test_channels[0].chnl_tester_i.CHNL_RX_LEN[13] test_channels[0].chnl_tester_i.CHNL_RX_LEN[12] test_channels[0].chnl_tester_i.CHNL_RX_LEN[11] test_channels[0].chnl_tester_i.CHNL_RX_LEN[10] test_channels[0].chnl_tester_i.CHNL_RX_LEN[9] test_channels[0].chnl_tester_i.CHNL_RX_LEN[8] test_channels[0].chnl_tester_i.CHNL_RX_LEN[7] test_channels[0].chnl_tester_i.CHNL_RX_LEN[6] test_channels[0].chnl_tester_i.CHNL_RX_LEN[5] test_channels[0].chnl_tester_i.CHNL_RX_LEN[4] test_channels[0].chnl_tester_i.CHNL_RX_LEN[3] test_channels[0].chnl_tester_i.CHNL_RX_LEN[2] test_channels[0].chnl_tester_i.CHNL_RX_LEN[1] test_channels[0].chnl_tester_i.CHNL_RX_LEN[0]
@28
test_channels[0].chnl_tester_i.CHNL_TX
test_channels[0].chnl_tester_i.CHNL_TX_ACK
@22
#{test_channels[0].chnl_tester_i.CHNL_TX_DATA[127:0]} test_channels[0].chnl_tester_i.CHNL_TX_DATA[127] test_channels[0].chnl_tester_i.CHNL_TX_DATA[126] test_channels[0].chnl_tester_i.CHNL_TX_DATA[125] test_channels[0].chnl_tester_i.CHNL_TX_DATA[124] test_channels[0].chnl_tester_i.CHNL_TX_DATA[123] test_channels[0].chnl_tester_i.CHNL_TX_DATA[122] test_channels[0].chnl_tester_i.CHNL_TX_DATA[121] test_channels[0].chnl_tester_i.CHNL_TX_DATA[120] test_channels[0].chnl_tester_i.CHNL_TX_DATA[119] test_channels[0].chnl_tester_i.CHNL_TX_DATA[118] test_channels[0].chnl_tester_i.CHNL_TX_DATA[117] test_channels[0].chnl_tester_i.CHNL_TX_DATA[116] test_channels[0].chnl_tester_i.CHNL_TX_DATA[115] test_channels[0].chnl_tester_i.CHNL_TX_DATA[114] test_channels[0].chnl_tester_i.CHNL_TX_DATA[113] test_channels[0].chnl_tester_i.CHNL_TX_DATA[112] test_channels[0].chnl_tester_i.CHNL_TX_DATA[111] test_channels[0].chnl_tester_i.CHNL_TX_DATA[110] test_channels[0].chnl_tester_i.CHNL_TX_DATA[109] test_channels[0].chnl_tester_i.CHNL_TX_DATA[108] test_channels[0].chnl_tester_i.CHNL_TX_DATA[107] test_channels[0].chnl_tester_i.CHNL_TX_DATA[106] test_channels[0].chnl_tester_i.CHNL_TX_DATA[105] test_channels[0].chnl_tester_i.CHNL_TX_DATA[104] test_channels[0].chnl_tester_i.CHNL_TX_DATA[103] test_channels[0].chnl_tester_i.CHNL_TX_DATA[102] test_channels[0].chnl_tester_i.CHNL_TX_DATA[101] test_channels[0].chnl_tester_i.CHNL_TX_DATA[100] test_channels[0].chnl_tester_i.CHNL_TX_DATA[99] test_channels[0].chnl_tester_i.CHNL_TX_DATA[98] test_channels[0].chnl_tester_i.CHNL_TX_DATA[97] test_channels[0].chnl_tester_i.CHNL_TX_DATA[96] test_channels[0].chnl_tester_i.CHNL_TX_DATA[95] test_channels[0].chnl_tester_i.CHNL_TX_DATA[94] test_channels[0].chnl_tester_i.CHNL_TX_DATA[93] test_channels[0].chnl_tester_i.CHNL_TX_DATA[92] test_channels[0].chnl_tester_i.CHNL_TX_DATA[91] test_channels[0].chnl_tester_i.CHNL_TX_DATA[90] test_channels[0].chnl_tester_i.CHNL_TX_DATA[89] test_channels[0].chnl_tester_i.CHNL_TX_DATA[88] test_channels[0].chnl_tester_i.CHNL_TX_DATA[87] test_channels[0].chnl_tester_i.CHNL_TX_DATA[86] test_channels[0].chnl_tester_i.CHNL_TX_DATA[85] test_channels[0].chnl_tester_i.CHNL_TX_DATA[84] test_channels[0].chnl_tester_i.CHNL_TX_DATA[83] test_channels[0].chnl_tester_i.CHNL_TX_DATA[82] test_channels[0].chnl_tester_i.CHNL_TX_DATA[81] test_channels[0].chnl_tester_i.CHNL_TX_DATA[80] test_channels[0].chnl_tester_i.CHNL_TX_DATA[79] test_channels[0].chnl_tester_i.CHNL_TX_DATA[78] test_channels[0].chnl_tester_i.CHNL_TX_DATA[77] test_channels[0].chnl_tester_i.CHNL_TX_DATA[76] test_channels[0].chnl_tester_i.CHNL_TX_DATA[75] test_channels[0].chnl_tester_i.CHNL_TX_DATA[74] test_channels[0].chnl_tester_i.CHNL_TX_DATA[73] test_channels[0].chnl_tester_i.CHNL_TX_DATA[72] test_channels[0].chnl_tester_i.CHNL_TX_DATA[71] test_channels[0].chnl_tester_i.CHNL_TX_DATA[70] test_channels[0].chnl_tester_i.CHNL_TX_DATA[69] test_channels[0].chnl_tester_i.CHNL_TX_DATA[68] test_channels[0].chnl_tester_i.CHNL_TX_DATA[67] test_channels[0].chnl_tester_i.CHNL_TX_DATA[66] test_channels[0].chnl_tester_i.CHNL_TX_DATA[65] test_channels[0].chnl_tester_i.CHNL_TX_DATA[64] test_channels[0].chnl_tester_i.CHNL_TX_DATA[63] test_channels[0].chnl_tester_i.CHNL_TX_DATA[62] test_channels[0].chnl_tester_i.CHNL_TX_DATA[61] test_channels[0].chnl_tester_i.CHNL_TX_DATA[60] test_channels[0].chnl_tester_i.CHNL_TX_DATA[59] test_channels[0].chnl_tester_i.CHNL_TX_DATA[58] test_channels[0].chnl_tester_i.CHNL_TX_DATA[57] test_channels[0].chnl_tester_i.CHNL_TX_DATA[56] test_channels[0].chnl_tester_i.CHNL_TX_DATA[55] test_channels[0].chnl_tester_i.CHNL_TX_DATA[54] test_channels[0].chnl_tester_i.CHNL_TX_DATA[53] test_channels[0].chnl_tester_i.CHNL_TX_DATA[52] test_channels[0].chnl_tester_i.CHNL_TX_DATA[51] test_channels[0].chnl_tester_i.CHNL_TX_DATA[50] test_channels[0].chnl_tester_i.CHNL_TX_DATA[49] test_channels[0].chnl_tester_i.CHNL_TX_DATA[48] test_channels[0].chnl_tester_i.CHNL_TX_DATA[47] test_channels[0].chnl_tester_i.CHNL_TX_DATA[46] test_channels[0].chnl_tester_i.CHNL_TX_DATA[45] test_channels[0].chnl_tester_i.CHNL_TX_DATA[44] test_channels[0].chnl_tester_i.CHNL_TX_DATA[43] test_channels[0].chnl_tester_i.CHNL_TX_DATA[42] test_channels[0].chnl_tester_i.CHNL_TX_DATA[41] test_channels[0].chnl_tester_i.CHNL_TX_DATA[40] test_channels[0].chnl_tester_i.CHNL_TX_DATA[39] test_channels[0].chnl_tester_i.CHNL_TX_DATA[38] test_channels[0].chnl_tester_i.CHNL_TX_DATA[37] test_channels[0].chnl_tester_i.CHNL_TX_DATA[36] test_channels[0].chnl_tester_i.CHNL_TX_DATA[35] test_channels[0].chnl_tester_i.CHNL_TX_DATA[34] test_channels[0].chnl_tester_i.CHNL_TX_DATA[33] test_channels[0].chnl_tester_i.CHNL_TX_DATA[32] test_channels[0].chnl_tester_i.CHNL_TX_DATA[31] test_channels[0].chnl_tester_i.CHNL_TX_DATA[30] test_channels[0].chnl_tester_i.CHNL_TX_DATA[29] test_channels[0].chnl_tester_i.CHNL_TX_DATA[28] test_channels[0].chnl_tester_i.CHNL_TX_DATA[27] test_channels[0].chnl_tester_i.CHNL_TX_DATA[26] test_channels[0].chnl_tester_i.CHNL_TX_DATA[25] test_channels[0].chnl_tester_i.CHNL_TX_DATA[24] test_channels[0].chnl_tester_i.CHNL_TX_DATA[23] test_channels[0].chnl_tester_i.CHNL_TX_DATA[22] test_channels[0].chnl_tester_i.CHNL_TX_DATA[21] test_channels[0].chnl_tester_i.CHNL_TX_DATA[20] test_channels[0].chnl_tester_i.CHNL_TX_DATA[19] test_channels[0].chnl_tester_i.CHNL_TX_DATA[18] test_channels[0].chnl_tester_i.CHNL_TX_DATA[17] test_channels[0].chnl_tester_i.CHNL_TX_DATA[16] test_channels[0].chnl_tester_i.CHNL_TX_DATA[15] test_channels[0].chnl_tester_i.CHNL_TX_DATA[14] test_channels[0].chnl_tester_i.CHNL_TX_DATA[13] test_channels[0].chnl_tester_i.CHNL_TX_DATA[12] test_channels[0].chnl_tester_i.CHNL_TX_DATA[11] test_channels[0].chnl_tester_i.CHNL_TX_DATA[10] test_channels[0].chnl_tester_i.CHNL_TX_DATA[9] test_channels[0].chnl_tester_i.CHNL_TX_DATA[8] test_channels[0].chnl_tester_i.CHNL_TX_DATA[7] test_channels[0].chnl_tester_i.CHNL_TX_DATA[6] test_channels[0].chnl_tester_i.CHNL_TX_DATA[5] test_channels[0].chnl_tester_i.CHNL_TX_DATA[4] test_channels[0].chnl_tester_i.CHNL_TX_DATA[3] test_channels[0].chnl_tester_i.CHNL_TX_DATA[2] test_channels[0].chnl_tester_i.CHNL_TX_DATA[1] test_channels[0].chnl_tester_i.CHNL_TX_DATA[0]
@28
test_channels[0].chnl_tester_i.CHNL_TX_DATA_REN
test_channels[0].chnl_tester_i.CHNL_TX_DATA_VALID
test_channels[0].chnl_tester_i.CLK
test_channels[0].chnl_tester_i.TX_IN_PROGRESS
test_channels[0].chnl_tester_i.\rState.00
test_channels[0].chnl_tester_i.\rState.01
test_channels[0].chnl_tester_i.\tState.00
test_channels[0].chnl_tester_i.\tState.01
@24
#{test_channels[0].chnl_tester_i.rCount[31:0]} test_channels[0].chnl_tester_i.rCount[31] test_channels[0].chnl_tester_i.rCount[30] test_channels[0].chnl_tester_i.rCount[29] test_channels[0].chnl_tester_i.rCount[28] test_channels[0].chnl_tester_i.rCount[27] test_channels[0].chnl_tester_i.rCount[26] test_channels[0].chnl_tester_i.rCount[25] test_channels[0].chnl_tester_i.rCount[24] test_channels[0].chnl_tester_i.rCount[23] test_channels[0].chnl_tester_i.rCount[22] test_channels[0].chnl_tester_i.rCount[21] test_channels[0].chnl_tester_i.rCount[20] test_channels[0].chnl_tester_i.rCount[19] test_channels[0].chnl_tester_i.rCount[18] test_channels[0].chnl_tester_i.rCount[17] test_channels[0].chnl_tester_i.rCount[16] test_channels[0].chnl_tester_i.rCount[15] test_channels[0].chnl_tester_i.rCount[14] test_channels[0].chnl_tester_i.rCount[13] test_channels[0].chnl_tester_i.rCount[12] test_channels[0].chnl_tester_i.rCount[11] test_channels[0].chnl_tester_i.rCount[10] test_channels[0].chnl_tester_i.rCount[9] test_channels[0].chnl_tester_i.rCount[8] test_channels[0].chnl_tester_i.rCount[7] test_channels[0].chnl_tester_i.rCount[6] test_channels[0].chnl_tester_i.rCount[5] test_channels[0].chnl_tester_i.rCount[4] test_channels[0].chnl_tester_i.rCount[3] test_channels[0].chnl_tester_i.rCount[2] test_channels[0].chnl_tester_i.rCount[1] test_channels[0].chnl_tester_i.rCount[0]
#{test_channels[0].chnl_tester_i.tCount[31:0]} test_channels[0].chnl_tester_i.tCount[31] test_channels[0].chnl_tester_i.tCount[30] test_channels[0].chnl_tester_i.tCount[29] test_channels[0].chnl_tester_i.tCount[28] test_channels[0].chnl_tester_i.tCount[27] test_channels[0].chnl_tester_i.tCount[26] test_channels[0].chnl_tester_i.tCount[25] test_channels[0].chnl_tester_i.tCount[24] test_channels[0].chnl_tester_i.tCount[23] test_channels[0].chnl_tester_i.tCount[22] test_channels[0].chnl_tester_i.tCount[21] test_channels[0].chnl_tester_i.tCount[20] test_channels[0].chnl_tester_i.tCount[19] test_channels[0].chnl_tester_i.tCount[18] test_channels[0].chnl_tester_i.tCount[17] test_channels[0].chnl_tester_i.tCount[16] test_channels[0].chnl_tester_i.tCount[15] test_channels[0].chnl_tester_i.tCount[14] test_channels[0].chnl_tester_i.tCount[13] test_channels[0].chnl_tester_i.tCount[12] test_channels[0].chnl_tester_i.tCount[11] test_channels[0].chnl_tester_i.tCount[10] test_channels[0].chnl_tester_i.tCount[9] test_channels[0].chnl_tester_i.tCount[8] test_channels[0].chnl_tester_i.tCount[7] test_channels[0].chnl_tester_i.tCount[6] test_channels[0].chnl_tester_i.tCount[5] test_channels[0].chnl_tester_i.tCount[4] test_channels[0].chnl_tester_i.tCount[3] test_channels[0].chnl_tester_i.tCount[2] test_channels[0].chnl_tester_i.tCount[1] test_channels[0].chnl_tester_i.tCount[0]
@28
riffa.riffa_inst.intr.INTR_MSI_RDY
riffa.riffa_inst.intr.INTR_MSI_REQUEST
riffa.riffa_inst.intr.RX_SG_BUF_RECVD[0]
riffa.riffa_inst.intr.RX_TXN_DONE[0]
riffa.riffa_inst.intr.TX_SG_BUF_RECVD[0]
riffa.riffa_inst.intr.TX_TXN[0]
riffa.riffa_inst.intr.TX_TXN_DONE[0]
@22
#{riffa.riffa_inst.intr.VECT_0[31:0]} riffa.riffa_inst.intr.VECT_0[31] riffa.riffa_inst.intr.VECT_0[30] riffa.riffa_inst.intr.VECT_0[29] riffa.riffa_inst.intr.VECT_0[28] riffa.riffa_inst.intr.VECT_0[27] riffa.riffa_inst.intr.VECT_0[26] riffa.riffa_inst.intr.VECT_0[25] riffa.riffa_inst.intr.VECT_0[24] riffa.riffa_inst.intr.VECT_0[23] riffa.riffa_inst.intr.VECT_0[22] riffa.riffa_inst.intr.VECT_0[21] riffa.riffa_inst.intr.VECT_0[20] riffa.riffa_inst.intr.VECT_0[19] riffa.riffa_inst.intr.VECT_0[18] riffa.riffa_inst.intr.VECT_0[17] riffa.riffa_inst.intr.VECT_0[16] riffa.riffa_inst.intr.VECT_0[15] riffa.riffa_inst.intr.VECT_0[14] riffa.riffa_inst.intr.VECT_0[13] riffa.riffa_inst.intr.VECT_0[12] riffa.riffa_inst.intr.VECT_0[11] riffa.riffa_inst.intr.VECT_0[10] riffa.riffa_inst.intr.VECT_0[9] riffa.riffa_inst.intr.VECT_0[8] riffa.riffa_inst.intr.VECT_0[7] riffa.riffa_inst.intr.VECT_0[6] riffa.riffa_inst.intr.VECT_0[5] riffa.riffa_inst.intr.VECT_0[4] riffa.riffa_inst.intr.VECT_0[3] riffa.riffa_inst.intr.VECT_0[2] riffa.riffa_inst.intr.VECT_0[1] riffa.riffa_inst.intr.VECT_0[0]
@28
riffa.riffa_inst.intr.VECT_0_RST
@22
#{riffa.riffa_inst.intr.VECT_1[31:0]} riffa.riffa_inst.intr.VECT_1[31] riffa.riffa_inst.intr.VECT_1[30] riffa.riffa_inst.intr.VECT_1[29] riffa.riffa_inst.intr.VECT_1[28] riffa.riffa_inst.intr.VECT_1[27] riffa.riffa_inst.intr.VECT_1[26] riffa.riffa_inst.intr.VECT_1[25] riffa.riffa_inst.intr.VECT_1[24] riffa.riffa_inst.intr.VECT_1[23] riffa.riffa_inst.intr.VECT_1[22] riffa.riffa_inst.intr.VECT_1[21] riffa.riffa_inst.intr.VECT_1[20] riffa.riffa_inst.intr.VECT_1[19] riffa.riffa_inst.intr.VECT_1[18] riffa.riffa_inst.intr.VECT_1[17] riffa.riffa_inst.intr.VECT_1[16] riffa.riffa_inst.intr.VECT_1[15] riffa.riffa_inst.intr.VECT_1[14] riffa.riffa_inst.intr.VECT_1[13] riffa.riffa_inst.intr.VECT_1[12] riffa.riffa_inst.intr.VECT_1[11] riffa.riffa_inst.intr.VECT_1[10] riffa.riffa_inst.intr.VECT_1[9] riffa.riffa_inst.intr.VECT_1[8] riffa.riffa_inst.intr.VECT_1[7] riffa.riffa_inst.intr.VECT_1[6] riffa.riffa_inst.intr.VECT_1[5] riffa.riffa_inst.intr.VECT_1[4] riffa.riffa_inst.intr.VECT_1[3] riffa.riffa_inst.intr.VECT_1[2] riffa.riffa_inst.intr.VECT_1[1] riffa.riffa_inst.intr.VECT_1[0]
@28
riffa.riffa_inst.intr.VECT_1_RST
@22
#{riffa.riffa_inst.intr.VECT_RST[31:0]} riffa.riffa_inst.intr.VECT_RST[31] riffa.riffa_inst.intr.VECT_RST[30] riffa.riffa_inst.intr.VECT_RST[29] riffa.riffa_inst.intr.VECT_RST[28] riffa.riffa_inst.intr.VECT_RST[27] riffa.riffa_inst.intr.VECT_RST[26] riffa.riffa_inst.intr.VECT_RST[25] riffa.riffa_inst.intr.VECT_RST[24] riffa.riffa_inst.intr.VECT_RST[23] riffa.riffa_inst.intr.VECT_RST[22] riffa.riffa_inst.intr.VECT_RST[21] riffa.riffa_inst.intr.VECT_RST[20] riffa.riffa_inst.intr.VECT_RST[19] riffa.riffa_inst.intr.VECT_RST[18] riffa.riffa_inst.intr.VECT_RST[17] riffa.riffa_inst.intr.VECT_RST[16] riffa.riffa_inst.intr.VECT_RST[15] riffa.riffa_inst.intr.VECT_RST[14] riffa.riffa_inst.intr.VECT_RST[13] riffa.riffa_inst.intr.VECT_RST[12] riffa.riffa_inst.intr.VECT_RST[11] riffa.riffa_inst.intr.VECT_RST[10] riffa.riffa_inst.intr.VECT_RST[9] riffa.riffa_inst.intr.VECT_RST[8] riffa.riffa_inst.intr.VECT_RST[7] riffa.riffa_inst.intr.VECT_RST[6] riffa.riffa_inst.intr.VECT_RST[5] riffa.riffa_inst.intr.VECT_RST[4] riffa.riffa_inst.intr.VECT_RST[3] riffa.riffa_inst.intr.VECT_RST[2] riffa.riffa_inst.intr.VECT_RST[1] riffa.riffa_inst.intr.VECT_RST[0]
#{riffa.riffa_inst.intr.rVect0[31:0]} riffa.riffa_inst.intr.rVect0[31] riffa.riffa_inst.intr.rVect0[30] riffa.riffa_inst.intr.rVect0[29] riffa.riffa_inst.intr.rVect0[28] riffa.riffa_inst.intr.rVect0[27] riffa.riffa_inst.intr.rVect0[26] riffa.riffa_inst.intr.rVect0[25] riffa.riffa_inst.intr.rVect0[24] riffa.riffa_inst.intr.rVect0[23] riffa.riffa_inst.intr.rVect0[22] riffa.riffa_inst.intr.rVect0[21] riffa.riffa_inst.intr.rVect0[20] riffa.riffa_inst.intr.rVect0[19] riffa.riffa_inst.intr.rVect0[18] riffa.riffa_inst.intr.rVect0[17] riffa.riffa_inst.intr.rVect0[16] riffa.riffa_inst.intr.rVect0[15] riffa.riffa_inst.intr.rVect0[14] riffa.riffa_inst.intr.rVect0[13] riffa.riffa_inst.intr.rVect0[12] riffa.riffa_inst.intr.rVect0[11] riffa.riffa_inst.intr.rVect0[10] riffa.riffa_inst.intr.rVect0[9] riffa.riffa_inst.intr.rVect0[8] riffa.riffa_inst.intr.rVect0[7] riffa.riffa_inst.intr.rVect0[6] riffa.riffa_inst.intr.rVect0[5] riffa.riffa_inst.intr.rVect0[4] riffa.riffa_inst.intr.rVect0[3] riffa.riffa_inst.intr.rVect0[2] riffa.riffa_inst.intr.rVect0[1] riffa.riffa_inst.intr.rVect0[0]
#{riffa.riffa_inst.intr.rVect1[31:0]} riffa.riffa_inst.intr.rVect1[31] riffa.riffa_inst.intr.rVect1[30] riffa.riffa_inst.intr.rVect1[29] riffa.riffa_inst.intr.rVect1[28] riffa.riffa_inst.intr.rVect1[27] riffa.riffa_inst.intr.rVect1[26] riffa.riffa_inst.intr.rVect1[25] riffa.riffa_inst.intr.rVect1[24] riffa.riffa_inst.intr.rVect1[23] riffa.riffa_inst.intr.rVect1[22] riffa.riffa_inst.intr.rVect1[21] riffa.riffa_inst.intr.rVect1[20] riffa.riffa_inst.intr.rVect1[19] riffa.riffa_inst.intr.rVect1[18] riffa.riffa_inst.intr.rVect1[17] riffa.riffa_inst.intr.rVect1[16] riffa.riffa_inst.intr.rVect1[15] riffa.riffa_inst.intr.rVect1[14] riffa.riffa_inst.intr.rVect1[13] riffa.riffa_inst.intr.rVect1[12] riffa.riffa_inst.intr.rVect1[11] riffa.riffa_inst.intr.rVect1[10] riffa.riffa_inst.intr.rVect1[9] riffa.riffa_inst.intr.rVect1[8] riffa.riffa_inst.intr.rVect1[7] riffa.riffa_inst.intr.rVect1[6] riffa.riffa_inst.intr.rVect1[5] riffa.riffa_inst.intr.rVect1[4] riffa.riffa_inst.intr.rVect1[3] riffa.riffa_inst.intr.rVect1[2] riffa.riffa_inst.intr.rVect1[1] riffa.riffa_inst.intr.rVect1[0]
@28
riffa.riffa_inst.channels[0].channel.channel.txPort.writer.SG_ELEM_RDY
@22
#{riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[31:0]} riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[31] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[30] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[29] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[28] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[27] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[26] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[25] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[24] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[23] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[22] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[21] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[20] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[19] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[18] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[17] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[16] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[15] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[14] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[13] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[12] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[11] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[10] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[9] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[8] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[7] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[6] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[5] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[4] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[3] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[2] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[1] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rDoneLen[0]
#{riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rMainState[7:0]} riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rMainState[7] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rMainState[6] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rMainState[5] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rMainState[4] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rMainState[3] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rMainState[2] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rMainState[1] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rMainState[0]
@28
riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rNotRequesting
@22
#{riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[31:0]} riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[31] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[30] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[29] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[28] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[27] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[26] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[25] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[24] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[23] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[22] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[21] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[20] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[19] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[18] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[17] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[16] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[15] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[14] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[13] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[12] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[11] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[10] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[9] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[8] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[7] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[6] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[5] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[4] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[3] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[2] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[1] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rOffLast[0]
@28
riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rStarted
riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rTxErrd
riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rTxReqAck
@22
#{riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rTxState[7:0]} riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rTxState[7] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rTxState[6] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rTxState[5] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rTxState[4] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rTxState[3] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rTxState[2] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rTxState[1] riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rTxState[0]
@28
riffa.riffa_inst.channels[0].channel.channel.txPort.writer.rWordsEQ0
@22
#{riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.EXT_TAG[4:0]} riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.EXT_TAG[4] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.EXT_TAG[3] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.EXT_TAG[2] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.EXT_TAG[1] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.EXT_TAG[0]
@28
riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.EXT_TAG_VALID
@22
#{riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.INT_TAG[5:0]} riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.INT_TAG[5] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.INT_TAG[4] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.INT_TAG[3] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.INT_TAG[2] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.INT_TAG[1] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.INT_TAG[0]
@28
riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.INT_TAG_VALID
riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ACK[0]
@22
#{riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[63:0]} riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[63] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[62] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[61] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[60] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[59] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[58] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[57] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[56] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[55] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[54] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[53] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[52] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[51] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[50] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[49] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[48] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[47] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[46] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[45] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[44] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[43] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[42] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[41] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[40] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[39] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[38] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[37] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[36] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[35] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[34] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[33] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[32] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[31] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[30] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[29] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[28] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[27] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[26] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[25] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[24] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[23] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[22] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[21] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[20] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[19] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[18] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[17] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[16] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[15] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[14] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[13] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[12] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[11] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[10] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[9] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[8] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[7] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[6] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[5] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[4] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[3] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[2] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[1] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_ADDR[0]
#{riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_LEN[9:0]} riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_LEN[9] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_LEN[8] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_LEN[7] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_LEN[6] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_LEN[5] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_LEN[4] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_LEN[3] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_LEN[2] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_LEN[1] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_LEN[0]
@28
riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_REQ[0]
#{riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_SG_CHNL[1:0]} riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_SG_CHNL[1] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.RD_SG_CHNL[0]
riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_DATA_END_FLAG
#{riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_DATA_END_OFFSET[1:0]} riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_DATA_END_OFFSET[1] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_DATA_END_OFFSET[0]
riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_DATA_READY
riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_DATA_START_FLAG
#{riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_DATA_START_OFFSET[1:0]} riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_DATA_START_OFFSET[1] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_DATA_START_OFFSET[0]
riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_DATA_VALID
@22
#{riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[63:0]} riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[63] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[62] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[61] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[60] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[59] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[58] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[57] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[56] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[55] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[54] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[53] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[52] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[51] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[50] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[49] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[48] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[47] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[46] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[45] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[44] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[43] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[42] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[41] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[40] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[39] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[38] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[37] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[36] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[35] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[34] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[33] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[32] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[31] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[30] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[29] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[28] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[27] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[26] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[25] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[24] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[23] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[22] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[21] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[20] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[19] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[18] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[17] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[16] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[15] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[14] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[13] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[12] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[11] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[10] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[9] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[8] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[7] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[6] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[5] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[4] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[3] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[2] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[1] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ADDR[0]
@28
#{riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ATTR[2:0]} riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ATTR[2] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ATTR[1] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_ATTR[0]
riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_EP
@22
#{riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_FDWBE[3:0]} riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_FDWBE[3] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_FDWBE[2] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_FDWBE[1] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_FDWBE[0]
#{riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_LDWBE[3:0]} riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_LDWBE[3] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_LDWBE[2] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_LDWBE[1] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_LDWBE[0]
#{riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_LENGTH[9:0]} riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_LENGTH[9] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_LENGTH[8] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_LENGTH[7] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_LENGTH[6] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_LENGTH[5] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_LENGTH[4] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_LENGTH[3] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_LENGTH[2] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_LENGTH[1] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_LENGTH[0]
@28
riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_READY
@22
#{riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_TAG[7:0]} riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_TAG[7] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_TAG[6] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_TAG[5] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_TAG[4] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_TAG[3] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_TAG[2] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_TAG[1] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_TAG[0]
@28
#{riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_TC[2:0]} riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_TC[2] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_TC[1] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_TC[0]
#{riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_TYPE[2:0]} riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_TYPE[2] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_TYPE[1] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_TYPE[0]
riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TXR_META_VALID
riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.TX_ENG_RD_REQ_SENT
riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ACK[0]
@22
#{riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[63:0]} riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[63] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[62] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[61] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[60] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[59] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[58] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[57] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[56] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[55] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[54] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[53] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[52] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[51] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[50] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[49] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[48] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[47] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[46] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[45] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[44] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[43] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[42] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[41] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[40] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[39] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[38] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[37] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[36] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[35] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[34] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[33] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[32] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[31] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[30] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[29] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[28] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[27] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[26] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[25] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[24] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[23] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[22] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[21] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[20] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[19] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[18] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[17] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[16] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[15] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[14] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[13] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[12] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[11] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[10] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[9] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[8] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[7] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[6] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[5] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[4] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[3] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[2] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[1] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_ADDR[0]
@28
riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_DATA_REN[0]
@22
#{riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_LEN[9:0]} riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_LEN[9] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_LEN[8] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_LEN[7] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_LEN[6] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_LEN[5] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_LEN[4] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_LEN[3] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_LEN[2] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_LEN[1] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_LEN[0]
@28
riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_REQ[0]
riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapAddr64
@22
#{riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapChnl[3:0]} riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapChnl[3] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapChnl[2] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapChnl[1] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapChnl[0]
@28
riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapIsWr
@22
#{riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapLen[9:0]} riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapLen[9] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapLen[8] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapLen[7] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapLen[6] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapLen[5] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapLen[4] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapLen[3] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapLen[2] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapLen[1] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapLen[0]
@23
#{riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapState[3:0]} riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapState[3] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapState[2] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapState[1] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapState[0]
@28
riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCountDone
riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rIsWr
riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rMainState
@22
#{riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rRdChnl[3:0]} riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rRdChnl[3] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rRdChnl[2] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rRdChnl[1] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rRdChnl[0]
#{riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rWrChnl[3:0]} riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rWrChnl[3] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rWrChnl[2] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rWrChnl[1] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rWrChnl[0]
@28
riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.wRdAck
riffa.riffa_inst.channels[0].channel.channel.txPort.gate.\rState.00
riffa.riffa_inst.channels[0].channel.channel.txPort.gate.\rState.01
riffa.riffa_inst.channels[0].channel.channel.txPort.gate.\rState.10
riffa.riffa_inst.channels[0].channel.channel.txPort.gate.\rState.11
riffa.riffa_inst.channels[0].channel.channel.txPort.gate.rChnlTx
@23
#{riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[128:0]} riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[128] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[127] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[126] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[125] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[124] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[123] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[122] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[121] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[120] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[119] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[118] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[117] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[116] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[115] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[114] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[113] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[112] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[111] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[110] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[109] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[108] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[107] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[106] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[105] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[104] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[103] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[102] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[101] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[100] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[99] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[98] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[97] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[96] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[95] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[94] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[93] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[92] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[91] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[90] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[89] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[88] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[87] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[86] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[85] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[84] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[83] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[82] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[81] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[80] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[79] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[78] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[77] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[76] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[75] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[74] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[73] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[72] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[71] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[70] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[69] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[68] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[67] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[66] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[65] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[64] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[63] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[62] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[61] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[60] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[59] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[58] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[57] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[56] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[55] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[54] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[53] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[52] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[51] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[50] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[49] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[48] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[47] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[46] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[45] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[44] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[43] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[42] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[41] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[40] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[39] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[38] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[37] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[36] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[35] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[34] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[33] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[32] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[31] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[30] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[29] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[28] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[27] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[26] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[25] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[24] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[23] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[22] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[21] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[20] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[19] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[18] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[17] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[16] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[15] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[14] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[13] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[12] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[11] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[10] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[9] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[8] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[7] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[6] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[5] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[4] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[3] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[2] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[1] riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_DATA[0]
@28
riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_EMPTY
riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.RD_EN
@29
riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.WR_EN
@28
riffa.riffa_inst.channels[0].channel.channel.txPort.gate.fifo.WR_FULL
riffa.riffa_inst.channels[0].channel.channel.txPort.buffer.RD_EN
@22
#{riffa.riffa_inst.channels[0].channel.channel.txPort.buffer.WR_COUNT[9:0]} riffa.riffa_inst.channels[0].channel.channel.txPort.buffer.WR_COUNT[9] riffa.riffa_inst.channels[0].channel.channel.txPort.buffer.WR_COUNT[8] riffa.riffa_inst.channels[0].channel.channel.txPort.buffer.WR_COUNT[7] riffa.riffa_inst.channels[0].channel.channel.txPort.buffer.WR_COUNT[6] riffa.riffa_inst.channels[0].channel.channel.txPort.buffer.WR_COUNT[5] riffa.riffa_inst.channels[0].channel.channel.txPort.buffer.WR_COUNT[4] riffa.riffa_inst.channels[0].channel.channel.txPort.buffer.WR_COUNT[3] riffa.riffa_inst.channels[0].channel.channel.txPort.buffer.WR_COUNT[2] riffa.riffa_inst.channels[0].channel.channel.txPort.buffer.WR_COUNT[1] riffa.riffa_inst.channels[0].channel.channel.txPort.buffer.WR_COUNT[0]
@28
riffa.riffa_inst.channels[0].channel.channel.txPort.buffer.WR_EN
riffa.riffa_inst.channels[0].channel.channel.txPort.sgListReader.BUF_DATA_EMPTY
riffa.riffa_inst.channels[0].channel.channel.txPort.sgListReader.BUF_DATA_REN
riffa.riffa_inst.channels[0].channel.channel.txPort.sgListReader.REN
riffa.riffa_inst.channels[0].channel.channel.txPort.sgListReader.rCapState
riffa.riffa_inst.channels[0].channel.channel.txPort.sgListReader.rDataValid
[pattern_trace] 1
[pattern_trace] 0
!100000@@
?00
@29
riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.WR_DATA_REN[0]
?"8
@23
#{riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapState[3:0]} riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapState[3] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapState[2] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapState[1] riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.rCapState[0]
?00
@29
riffa.riffa_inst.tx_mux_inst.tx_mux_128_inst.wRdAck
?00
riffa.riffa_inst.channels[0].channel.channel.txPort.buffer.RD_EN
?00
riffa.riffa_inst.channels[0].channel.channel.txPort.buffer.WR_EN
!!
