(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : pcb.brd                                       )
(    Software Version : 16.6-2015S059                                 )
(    Date/Time        : Fri Dec 09 13:04:51 2022                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'C:\USERS\POPAI\DESKTOP\PCB_POPAIONUT432A'
Design Directory:            'C:/Users/popai/Desktop/PCB_POPAIONUT432A'
Old design name:             'C:/Users/popai/Desktop/PCB_POPAIONUT432A/pcb.brd'
New design name:             'C:/Users/popai/Desktop/PCB_POPAIONUT432A/pcb.brd'

CmdLine: netrev.exe -y 1 -n -i C:\USERS\POPAI\DESKTOP\PCB_POPAIONUT432A C:\Users\popai\Desktop\PCB_POPAIONUT432A\pcb.brd C:\Users\popai\Desktop\PCB_POPAIONUT432A\pcb.brd

------ Preparing to read pst files ------

Starting to read C:/USERS/POPAI/DESKTOP/PCB_POPAIONUT432A/pstchip.dat 
   Finished reading C:/USERS/POPAI/DESKTOP/PCB_POPAIONUT432A/pstchip.dat (00:00:00.05)
Starting to read C:/USERS/POPAI/DESKTOP/PCB_POPAIONUT432A/pstxprt.dat 
   Finished reading C:/USERS/POPAI/DESKTOP/PCB_POPAIONUT432A/pstxprt.dat (00:00:00.00)
Starting to read C:/USERS/POPAI/DESKTOP/PCB_POPAIONUT432A/pstxnet.dat 
   Finished reading C:/USERS/POPAI/DESKTOP/PCB_POPAIONUT432A/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           B:/spiceee/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           B:/spiceee/share/local/pcb/symbols 
           B:/spiceee/share/pcb/pcb_lib/symbols 
           B:/spiceee/share/pcb/allegrolib/symbols 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           B:/spiceee/share/local/pcb/padstacks 
           B:/spiceee/share/pcb/pcb_lib/symbols 
           B:/spiceee/share/pcb/allegrolib/symbols 


------ Summary Statistics ------


netrev run on Dec 9 13:04:51 2022
   DESIGN NAME : 'PROIECT-PCB'
   PACKAGING ON Aug  3 2015 18:16:55

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:00:36
elapsed time  0:00:01

