{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "10", "@year": "2020", "@timestamp": "2020-01-10T05:05:12.000012-05:00", "@month": "01"}, "ait:date-sort": {"@day": "01", "@year": "2014", "@month": "03"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Portugal", "@afid": "60024825", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics"}, {"$": "University of Aveiro/IEETA/HIPEAC"}], "affiliation-id": [{"@afid": "60024825", "@dptid": "112145190"}, {"@afid": "60079336"}], "@dptid": "112145190"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "High-performance data processing over N-ary trees", "abstracts": "\u00a9 2013 Springer Science+Business Media, LLC. All rights are reserved.An N-ary tree (N\u22652) is a connected graph that does not contain cycles and has up to N children for any node. It can be used efficiently to represent data in well-structured hierarchical clusters and to process the data through the parent-child relationships. Several branches of a tree can be handled concurrently, the data hierarchy is described explicitly, and recursion can easily be applied. Thus this model is very appropriate for parallel high-performance computations in areas such as data processing (e.g. sort and search), priority queue management, combinatorial searches and so forth. N-ary trees have been profoundly studied (primarily for N=2) and are supported by software libraries. FPGAs have large embedded dual-port memories with programmable data width for different ports, advanced logic capabilities, and a large potential for parallelism and these features enable N-ary trees with data operations associated with their nodes to be represented more compactly and processed more efficiently in FPGAs than in software. A number of recent research efforts are dedicated to high-performance computations in electronic circuits and systems without the direct use of processing elements, which undoubtedly introduce many constraints (e.g. pre-defined operand sizes, fixed instruction sets, limited concurrency and parallelism). This chapter presents recent advances in this area and is composed of four basic parts: (1) an overview of N-ary trees, their applications, and potential varieties; (2) a discussion of common techniques for implementing and processing N-ary trees in hardware, including their representation in memory, models of computations and algorithms; (3) a description of hierarchical finite-state machines (HFSMs) with extended capabilities (with datapath, in particular) that enable N-ary trees to be processed in hardware and provide support for parallelism, hierarchy and recursion; (4) examples, practical applications, experiments and comparisons of HFSMs. The last part shows that the circuits that have been implemented are faster than the alternatives, and this conclusion is confirmed by examples and experiments in several application areas.", "correspondence": {"affiliation": {"country": "Portugal", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics"}, {"$": "University of Aveiro/IEETA/HIPEAC"}]}, "person": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"citation-type": {"@code": "ch"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "High-Perform. Comp. Using FPGAs", "website": {"ce:e-address": {"$": "http://dx.doi.org/10.1007/978-1-4614-1791-0", "@type": "email"}}, "@country": "usa", "translated-sourcetitle": {"@xml:lang": "eng"}, "volisspag": {"voliss": {"@volume": "9781461417910"}, "pagerange": {"@first": "245", "@last": "277"}}, "@type": "b", "publicationyear": {"@first": "2013"}, "isbn": [{"$": "9781461417910", "@type": "electronic", "@length": "13"}, {"$": "1461417902", "@type": "print", "@length": "10"}, {"$": "9781461417903", "@type": "print", "@length": "13"}], "publisher": {"publishername": "Springer New York"}, "sourcetitle": "High-Performance Computing Using FPGAs", "@srcid": "21100575732", "publicationdate": {"month": "03", "year": "2014", "date-text": {"@xfab-added": "true", "$": "1 March 2014"}, "day": "01"}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": "2200"}, {"@type": "CPXCLASS", "classification": [{"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "721.2", "classification-description": "Logic Elements"}, {"classification-code": "723.2", "classification-description": "Data Processing"}, {"classification-code": "921.4", "classification-description": "Combinatorial Mathematics, Includes Graph Theory, Set Theory"}, {"classification-code": "961", "classification-description": "Systems Science"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "SUBJABBR", "classification": "ENGI"}]}}}, "item-info": {"copyright": {"$": "Copyright 2017 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SNBOOK"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "29", "@year": "2017", "@timestamp": "BST 09:05:49", "@month": "06"}}, "itemidlist": {"itemid": [{"$": "604380917", "@idtype": "PUI"}, {"$": "636025481", "@idtype": "CAR-ID"}, {"$": "20172603851626", "@idtype": "CPX"}, {"$": "2015694056", "@idtype": "SNBOOK"}, {"$": "84929289360", "@idtype": "SCP"}, {"$": "84929289360", "@idtype": "SGR"}], "ce:doi": "10.1007/978-1-4614-1791-0_8"}}, "tail": {"bibliography": {"@refcount": "57", "reference": [{"ref-fulltext": "Altera product catalog, version 11.0, 2011. Available at: www.altera.com/literature/sg/productcatalog. pdf", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "www.altera.com/literature/sg/productcatalog.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85032407494", "@idtype": "SGR"}}, "ref-sourcetitle": "Altera Product Catalog, Version 11.0"}}, {"ref-fulltext": "R.E. Bryant, Graph-based algorithms for boolean function manipulation. IEEE Trans. Comput. 35(8), 677-691 (1986)", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "1986"}, "ref-title": {"ref-titletext": "Graph-based algorithms for boolean function manipulation"}, "refd-itemidlist": {"itemid": {"$": "0022769976", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "35", "@issue": "8"}, "pagerange": {"@first": "677", "@last": "691"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.E.", "@_fa": "true", "ce:surname": "Bryant", "ce:indexed-name": "Bryant R.E."}]}, "ref-sourcetitle": "IEEE Trans. Comput"}}, {"ref-fulltext": "F.M. Carrano, Data Abstraction and Problem Solving with C++: Walls and Mirrors (Addison Wesley, Boston, 2005), 968 pp", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "refd-itemidlist": {"itemid": {"$": "0003816436", "@idtype": "SGR"}}, "ref-volisspag": {"pagecount": {"$": "968", "@type": "arabic"}}, "ref-text": "Addison Wesley, Boston", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "F.M.", "@_fa": "true", "ce:surname": "Carrano", "ce:indexed-name": "Carrano F.M."}]}, "ref-sourcetitle": "Data Abstraction and Problem Solving with C++: Walls and Mirrors"}}, {"ref-fulltext": "R.D. Chamberlain, N. Ganesan, Sorting on architecturally diverse computer systems, in Proc. 3rd Int. Workshop on High-Performance Reconf. Comp. Techn. and App. - HPRCTA'09, New York, USA, 2009, pp. 39-46", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Sorting on architecturally diverse computer systems"}, "refd-itemidlist": {"itemid": {"$": "74049156403", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "39", "@last": "46"}}, "ref-text": "New York, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.D.", "@_fa": "true", "ce:surname": "Chamberlain", "ce:indexed-name": "Chamberlain R.D."}, {"@seq": "2", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Ganesan", "ce:indexed-name": "Ganesan N."}]}, "ref-sourcetitle": "Proc 3rd Int. Workshop on High-Performance Reconf. Comp. Techn. and App. - HPRCTA'09"}}, {"ref-fulltext": "P.P. Chu, FPGA Prototyping by VHDL Examples: Xilinx Spartan-3 Version (Willey, Hoboken, 2008), 440 pp", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "refd-itemidlist": {"itemid": {"$": "84889487946", "@idtype": "SGR"}}, "ref-volisspag": {"pagecount": {"$": "440", "@type": "arabic"}}, "ref-text": "Willey, Hoboken", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.P.", "@_fa": "true", "ce:surname": "Chu", "ce:indexed-name": "Chu P.P."}]}, "ref-sourcetitle": "FPGA Prototyping by VHDL Examples: Xilinx Spartan-3 Version"}}, {"ref-fulltext": "T.H. Cormen, C.E. Leiserson, R.L. Rivest, C. Stain, Introduction to Algorithms, 2nd edn. (MIT Press, Cambridge, 2003), 1180 pp", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "refd-itemidlist": {"itemid": {"$": "0004116989", "@idtype": "SGR"}}, "ref-volisspag": {"pagecount": {"$": "1180", "@type": "arabic"}}, "ref-text": "2nd edn., MIT Press, Cambridge", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.H.", "@_fa": "true", "ce:surname": "Cormen", "ce:indexed-name": "Cormen T.H."}, {"@seq": "2", "ce:initials": "C.E.", "@_fa": "true", "ce:surname": "Leiserson", "ce:indexed-name": "Leiserson C.E."}, {"@seq": "3", "ce:initials": "R.L.", "@_fa": "true", "ce:surname": "Rivest", "ce:indexed-name": "Rivest R.L."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Stain", "ce:indexed-name": "Stain C."}]}, "ref-sourcetitle": "Introduction to Algorithms"}}, {"ref-fulltext": "J.D. Davis, Z. Tan, F. Yu, L. Zhang, A practical reconfigurable hardware accelerator for Boolean satisfiability solvers, in Proc. 45th ACM/IEEE Design Automation Conference - DAC'2008, Anaheim, California, USA, 2008, pp. 780-785", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "A practical reconfigurable hardware accelerator for Boolean satisfiability solvers"}, "refd-itemidlist": {"itemid": {"$": "51549097197", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "780", "@last": "785"}}, "ref-text": "Anaheim, California, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.D.", "@_fa": "true", "ce:surname": "Davis", "ce:indexed-name": "Davis J.D."}, {"@seq": "2", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Tan", "ce:indexed-name": "Tan Z."}, {"@seq": "3", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Yu", "ce:indexed-name": "Yu F."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang L."}]}, "ref-sourcetitle": "Proc. 45th ACM/IEEE Design Automation Conference - DAC'2008"}}, {"ref-fulltext": "Digilent Products (Digilent Inc., Pullman, 2013), Available at: http://www.digilentinc.com", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://www.digilentinc.com", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85032414606", "@idtype": "SGR"}}, "ref-text": "Digilent Inc. Pullman", "ref-sourcetitle": "Digilent Products"}}, {"ref-fulltext": "S.A. Edwards, Design languages for embedded systems. Computer Science Technical Report CUCS-009-03. Columbia University, 2003", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Design languages for embedded systems"}, "refd-itemidlist": {"itemid": {"$": "5444241981", "@idtype": "SGR"}}, "ref-text": "Columbia University", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.A.", "@_fa": "true", "ce:surname": "Edwards", "ce:indexed-name": "Edwards S.A."}]}, "ref-sourcetitle": "Computer Science Technical Report CUCS-009-03"}}, {"ref-fulltext": "A. Girault, B. Lee, E.A. Lee, Hierarchical finite state machines with multiple concurrency models. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 18(6), 742-760 (1999)", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hierarchical finite state machines with multiple concurrency models"}, "refd-itemidlist": {"itemid": {"$": "0032688082", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "18", "@issue": "6"}, "pagerange": {"@first": "742", "@last": "760"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Girault", "ce:indexed-name": "Girault A."}, {"@seq": "2", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee B."}, {"@seq": "3", "ce:initials": "E.A.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee E.A."}]}, "ref-sourcetitle": "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"}}, {"ref-fulltext": "N.K. Govindaraju, J. Gray, R. Kumar, D. Manocha, GPUTeraSort: High performance graphics co-processor sorting for large database management, in Proc. 2006 ACM SIGMOD Int'l Conf. on Management of Data, Chicago, IL, USA, 2006, pp. 325-336", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "GPUTeraSort: High performance graphics co-processor sorting for large database management"}, "refd-itemidlist": {"itemid": {"$": "33947607609", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "325", "@last": "336"}}, "ref-text": "Chicago, IL, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "N.K.", "@_fa": "true", "ce:surname": "Govindaraju", "ce:indexed-name": "Govindaraju N.K."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Gray", "ce:indexed-name": "Gray J."}, {"@seq": "3", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Kumar", "ce:indexed-name": "Kumar R."}, {"@seq": "4", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Manocha", "ce:indexed-name": "Manocha D."}]}, "ref-sourcetitle": "Proc. 2006 ACM SIGMOD Int'l Conf. on Management of Data"}}, {"ref-fulltext": "D.J. Greaves, S. Singh, Kiwi: Synthesis of FPGA circuits from parallel programs, in Proc. IEEE Symposium on Field-Programmable Custom Computing Machines - FCCM'08, 2008, pp. 3-12", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Kiwi: Synthesis of FPGA circuits from parallel programs"}, "refd-itemidlist": {"itemid": {"$": "60349115275", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "3", "@last": "12"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.J.", "@_fa": "true", "ce:surname": "Greaves", "ce:indexed-name": "Greaves D.J."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Singh", "ce:indexed-name": "Singh S."}]}, "ref-sourcetitle": "Proc. IEEE Symposium on Field-Programmable Custom Computing Machines - FCCM'08"}}, {"ref-fulltext": "J. Gu, P.W. Purdom, J. Franco, B.W. Wah, Algorithms for the satisfiability (SAT) problem: a survey. DIMACS Ser. Discrete Math. Theor. Comput. Sci. 35, 19-151 (1997)", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "1997"}, "ref-title": {"ref-titletext": "Algorithms for the satisfiability (SAT) problem: A survey"}, "refd-itemidlist": {"itemid": {"$": "0001788107", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "35"}, "pagerange": {"@first": "19", "@last": "151"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Gu", "ce:indexed-name": "Gu J."}, {"@seq": "2", "ce:initials": "P.W.", "@_fa": "true", "ce:surname": "Purdom", "ce:indexed-name": "Purdom P.W."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Franco", "ce:indexed-name": "Franco J."}, {"@seq": "4", "ce:initials": "B.W.", "@_fa": "true", "ce:surname": "Wah", "ce:indexed-name": "Wah B.W."}]}, "ref-sourcetitle": "DIMACS Ser. Discrete Math. Theor. Comput. Sci"}}, {"ref-fulltext": "S.S. Huang, A. Hormati, D.F. Bacon, R. Rabbah, Liquid metal: object-oriented programming across the hardware/software boundary, in European Conf. on Object-Oriented Programming, Paphos, Cyprus, 2008, pp. 76-103", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Liquid metal: Object-oriented programming across the hardware/software boundary"}, "refd-itemidlist": {"itemid": {"$": "49049098857", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "76", "@last": "103"}}, "ref-text": "Paphos, Cyprus", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.S.", "@_fa": "true", "ce:surname": "Huang", "ce:indexed-name": "Huang S.S."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Hormati", "ce:indexed-name": "Hormati A."}, {"@seq": "3", "ce:initials": "D.F.", "@_fa": "true", "ce:surname": "Bacon", "ce:indexed-name": "Bacon D.F."}, {"@seq": "4", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Rabbah", "ce:indexed-name": "Rabbah R."}]}, "ref-sourcetitle": "European Conf on Object-Oriented Programming"}}, {"ref-fulltext": "D.E. Knuth, The Art of Computer Programming, Volume 3: Sorting and Searching, 2nd edn. (Addison-Wesley, Reading, 1998), 780 pp", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "refd-itemidlist": {"itemid": {"$": "77950860356", "@idtype": "SGR"}}, "ref-volisspag": {"pagecount": {"$": "780", "@type": "arabic"}}, "ref-text": "2nd edn., Addison-Wesley, Reading", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "The Art of Computer Programming, Volume 3: Sorting and Searching"}}, {"ref-fulltext": "S. Lee, S. Yoo, K. Shoi, Reconfigurable SoC design with hierarchical FSM and synchronous dataflow model, in Proc. 10th Int. Symp. on Hardware/software codesign, Estes Park, USA, 2002, pp. 199-204", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "Reconfigurable SoC design with hierarchical FSM and synchronous dataflow model, in Proc"}, "refd-itemidlist": {"itemid": {"$": "0036050446", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "199", "@last": "204"}}, "ref-text": "Estes Park, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee S."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Yoo", "ce:indexed-name": "Yoo S."}, {"@seq": "3", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Shoi", "ce:indexed-name": "Shoi K."}]}, "ref-sourcetitle": "10th Int. Symp. on Hardware/software Codesign"}}, {"ref-fulltext": "J. Lima, Processador com Conjunto de Instru\u00e7\u00f5es Vari\u00e1vel Remotamente. M. Sc. thesis. University of Aveiro, 2009", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "refd-itemidlist": {"itemid": {"$": "85032424820", "@idtype": "SGR"}}, "ref-text": "M. Sc. thesis. University of Aveiro", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Lima", "ce:indexed-name": "Lima J."}]}, "ref-sourcetitle": "Processador Com Conjunto de Instru\u00e7\u00f5es Vari\u00e1vel Remotamente"}}, {"ref-fulltext": "T. Lin, Mobile Ad-hoc Network Routing Protocols: Methodologies and Applications, Ph.D. thesis, Blacksburg, Virginia, 2004", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "refd-itemidlist": {"itemid": {"$": "33749062161", "@idtype": "SGR"}}, "ref-text": "Ph.D. thesis, Blacksburg, Virginia", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Lin", "ce:indexed-name": "Lin T."}]}, "ref-sourcetitle": "Mobile Ad-hoc Network Routing Protocols: Methodologies and Applications"}}, {"ref-fulltext": "H. Lonn, J. Axelsson, A comparison of fixed-priority and static cyclic scheduling for distributed automotive control application, in Proc. 11th Euromicro Conference on Real-Time Systems, York, England, 1999, pp. 142-149", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "A comparison of fixed-priority and static cyclic scheduling for distributed automotive control application"}, "refd-itemidlist": {"itemid": {"$": "84884639297", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "142", "@last": "149"}}, "ref-text": "York, England", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Lonn", "ce:indexed-name": "Lonn H."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Axelsson", "ce:indexed-name": "Axelsson J."}]}, "ref-sourcetitle": "Proc. 11th Euromicro Conference on Real-Time Systems"}}, {"ref-fulltext": "T. Maruyama, M. Takagi, T. Hoshino, Hardware implementation techniques for recursive calls and loops, in Proc. Proc. 9th Int. workshop on Field Programmable Logic and Applications - FPL'99, Glasgow, UK, 1999, pp. 450-455", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hardware implementation techniques for recursive calls and loops"}, "refd-itemidlist": {"itemid": {"$": "84862137248", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "450", "@last": "455"}}, "ref-text": "Glasgow, UK", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Maruyama", "ce:indexed-name": "Maruyama T."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Takagi", "ce:indexed-name": "Takagi M."}, {"@seq": "3", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Hoshino", "ce:indexed-name": "Hoshino T."}]}, "ref-sourcetitle": "Proc Proc. 9th Int. Workshop on Field Programmable Logic and Applications - FPL'99"}}, {"ref-fulltext": "R.A. Mewaldt, C.M.S. Cohen, W.R. Cook et al., The low-energy telescope (LET) and SEP central electronics for the STEREO mission. Space Sci. Rev. 136, 285-362 (2008)", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "The low-energy telescope (LET) and SEP central electronics for the STEREO mission"}, "refd-itemidlist": {"itemid": {"$": "44649158259", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "136"}, "pagerange": {"@first": "285", "@last": "362"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.A.", "@_fa": "true", "ce:surname": "Mewaldt", "ce:indexed-name": "Mewaldt R.A."}, {"@seq": "2", "ce:initials": "C.M.S.", "@_fa": "true", "ce:surname": "Cohen", "ce:indexed-name": "Cohen C.M.S."}, {"@seq": "3", "ce:initials": "W.R.", "@_fa": "true", "ce:surname": "Cook", "ce:indexed-name": "Cook W.R."}], "et-al": null}, "ref-sourcetitle": "Space Sci. Rev"}}, {"ref-fulltext": "D. Mihhailov, V. Sklyarov, I. Skliarova, A. Sudnitson, Parallel FPGA-based implementation of recursive sorting algorithms, in Proc. 2010 Int. Conf. on ReConFigurable Computing and FPGAs - ReConFig 2010, Cancun, Mexico, 2010, pp. 121-126", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Parallel FPGA-based implementation of recursive sorting algorithms"}, "refd-itemidlist": {"itemid": {"$": "79951739418", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "121", "@last": "126"}}, "ref-text": "Cancun, Mexico", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc 2010 Int. Conf. on ReConFigurable Computing and FPGAs - ReConFig 2010"}}, {"ref-fulltext": "D. Mihhailov, Hardware Implementation of Recursive Sorting Algorithms Using Tree-like Structures and HFSM Models, Ph.D. thesis, Tallinn University of Technology, 2012", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "refd-itemidlist": {"itemid": {"$": "84929265670", "@idtype": "SGR"}}, "ref-text": "Ph.D. thesis, Tallinn University of Technology", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}]}, "ref-sourcetitle": "Hardware Implementation of Recursive Sorting Algorithms Using Tree-like Structures and HFSM Models"}}, {"ref-fulltext": "A. Mitra, M.R. Vieira, P. Bakalov, V.J. Tsotras, W. Najjar, Boosting XML Filtering through a scalable FPGA-based architecture, in Proc. 4th Biennial Conference on Innovative Data Systems Research - CIDR, Asilomar, CA, USA, 2009", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Boosting XML Filtering through a scalable FPGA-based architecture"}, "refd-itemidlist": {"itemid": {"$": "84858633077", "@idtype": "SGR"}}, "ref-text": "Asilomar, CA, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Mitra", "ce:indexed-name": "Mitra A."}, {"@seq": "2", "ce:initials": "M.R.", "@_fa": "true", "ce:surname": "Vieira", "ce:indexed-name": "Vieira M.R."}, {"@seq": "3", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Bakalov", "ce:indexed-name": "Bakalov P."}, {"@seq": "4", "ce:initials": "V.J.", "@_fa": "true", "ce:surname": "Tsotras", "ce:indexed-name": "Tsotras V.J."}, {"@seq": "5", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Najjar", "ce:indexed-name": "Najjar W."}]}, "ref-sourcetitle": "Proc. 4th Biennial Conference on Innovative Data Systems Research - CIDR"}}, {"ref-fulltext": "R. Mueller, J. Teubner, G. Alonso, Data processing on FPGAs, in Proc. VLDB Endowment, vol. 2(1), Lyon, France, 2009, pp. 910-921", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Data processing on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "77952261145", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2", "@issue": "1"}, "pagerange": {"@first": "910", "@last": "921"}}, "ref-text": "Lyon, France", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "Proc. VLDB Endowment"}}, {"ref-fulltext": "S. Nagayama, T. Sasao, Complexities of graph-based representations for elementary functions. IEEE Trans. Comput. 58(1), 106-119 (2009)", "@id": "26", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Complexities of graph-based representations for elementary functions"}, "refd-itemidlist": {"itemid": {"$": "57349147109", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "58", "@issue": "1"}, "pagerange": {"@first": "106", "@last": "119"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Nagayama", "ce:indexed-name": "Nagayama S."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Sasao", "ce:indexed-name": "Sasao T."}]}, "ref-sourcetitle": "IEEE Trans. Comput"}}, {"ref-fulltext": "A. Neves, Interac\u00e7 \u00e3o Remota com Circuitos Implementados em FPGA, M. Sc. thesis, University of Aveiro, 2009", "@id": "27", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "refd-itemidlist": {"itemid": {"$": "85032400326", "@idtype": "SGR"}}, "ref-text": "M. Sc. thesis, University of Aveiro", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Neves", "ce:indexed-name": "Neves A."}]}, "ref-sourcetitle": "Interac\u00e7 \u00c3o Remota Com Circuitos Implementados em FPGA"}}, {"ref-fulltext": "N. Ngan, E. Dokladalova,M. Akil, F. Contou-Carrere, Fast and efficient FPGA implementation of connected operators. J. Syst. Architect. 57, 778-789 (2011)", "@id": "28", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Fast and efficient FPGA implementation of connected operators"}, "refd-itemidlist": {"itemid": {"$": "79960677172", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "57"}, "pagerange": {"@first": "778", "@last": "789"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Ngan", "ce:indexed-name": "Ngan N."}, {"@seq": "2", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Dokladalova", "ce:indexed-name": "Dokladalova E."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Akil", "ce:indexed-name": "Akil M."}, {"@seq": "4", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Contou-Carrere", "ce:indexed-name": "Contou-Carrere F."}]}, "ref-sourcetitle": "J. Syst. Architect"}}, {"ref-fulltext": "S. Ninos, A. Dollas, Modeling recursion data structures for FPGA-based implementation, in Proc. Int. Conf. on Field Programmable Logic and Applications - FPL'08, Heidelberg, Germany, 2008, pp. 11-16", "@id": "29", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Modeling recursion data structures for FPGA-based implementation"}, "refd-itemidlist": {"itemid": {"$": "54949107023", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "11", "@last": "16"}}, "ref-text": "Heidelberg, Germany", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Ninos", "ce:indexed-name": "Ninos S."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Dollas", "ce:indexed-name": "Dollas A."}]}, "ref-sourcetitle": "Proc Int. Conf. on Field Programmable Logic and Applications - FPL'08"}}, {"ref-fulltext": "R. Oliveira, An\u00e1lise e compara\u00e7 \u00e3o de m\u00e9todos soft-hard em sistemas reconfigur\u00e1veis, M. Sc. thesis, University of Aveiro, 2010", "@id": "30", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "refd-itemidlist": {"itemid": {"$": "85032406278", "@idtype": "SGR"}}, "ref-text": "M. Sc. thesis, University of Aveiro", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Oliveira", "ce:indexed-name": "Oliveira R."}]}, "ref-sourcetitle": "An\u00e1lise e Compara\u00e7 \u00c3o de M\u00e9todos Soft-hard em Sistemas Reconfigur\u00e1veis"}}, {"ref-fulltext": "B. Pimentel, Synthesis of FPGA-based accelerators implementing recursive algorithms, Ph.D. thesis, University of Aveiro, 2009", "@id": "31", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "refd-itemidlist": {"itemid": {"$": "85032409903", "@idtype": "SGR"}}, "ref-text": "Ph.D. thesis, University of Aveiro", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}]}, "ref-sourcetitle": "Synthesis of FPGA-based Accelerators Implementing Recursive Algorithms"}}, {"ref-fulltext": "S. Rajasekaran, S. Sen, Optimal and practical algorithms for sorting on the PDM. IEEE Trans. Comput. 57(4), 547-561 (2008)", "@id": "32", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Optimal and practical algorithms for sorting on the PDM"}, "refd-itemidlist": {"itemid": {"$": "40949116340", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "57", "@issue": "4"}, "pagerange": {"@first": "547", "@last": "561"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Rajasekaran", "ce:indexed-name": "Rajasekaran S."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Sen", "ce:indexed-name": "Sen S."}]}, "ref-sourcetitle": "IEEE Trans. Comput"}}, {"ref-fulltext": "K.H. Rosen, J.G. Michaels, J.L. Gross, D.S. Shier, Handbook of Discrete and Combinatorial Mathematics (CRC Press, Boca Raton, 2000), 1232 pp", "@id": "33", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "refd-itemidlist": {"itemid": {"$": "0003442186", "@idtype": "SGR"}}, "ref-volisspag": {"pagecount": {"$": "1232", "@type": "arabic"}}, "ref-text": "CRC Press, Boca Raton", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.H.", "@_fa": "true", "ce:surname": "Rosen", "ce:indexed-name": "Rosen K.H."}, {"@seq": "2", "ce:initials": "J.G.", "@_fa": "true", "ce:surname": "Michaels", "ce:indexed-name": "Michaels J.G."}, {"@seq": "3", "ce:initials": "J.L.", "@_fa": "true", "ce:surname": "Gross", "ce:indexed-name": "Gross J.L."}, {"@seq": "4", "ce:initials": "D.S.", "@_fa": "true", "ce:surname": "Shier", "ce:indexed-name": "Shier D.S."}]}, "ref-sourcetitle": "Handbook of Discrete and Combinatorial Mathematics"}}, {"ref-fulltext": "H.H. Hoos, SATLIB Benchmark Problems (University of British Columbia, Canada, 2011), Available at: http://www.cs.ubc.ca/-hoos/SATLIB/benchm.html", "@id": "34", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "http://www.cs.ubc.ca/-hoos/SATLIB/benchm.html", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85030647657", "@idtype": "SGR"}}, "ref-text": "University of British Columbia Canada", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "H.H.", "@_fa": "true", "ce:surname": "Hoos", "ce:indexed-name": "Hoos H.H."}]}, "ref-sourcetitle": "SATLIB Benchmark Problems"}}, {"ref-fulltext": "I. Skliarova, A.B. Ferrari, Reconfigurable hardware SAT solvers: a survey of systems. IEEE Trans. Comput. 53(11), 1449-1461 (2004)", "@id": "35", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Reconfigurable hardware SAT solvers: A survey of systems"}, "refd-itemidlist": {"itemid": {"$": "8744233904", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "53", "@issue": "11"}, "pagerange": {"@first": "1449", "@last": "1461"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "IEEE Trans. Comput"}}, {"ref-fulltext": "I. Skliarova, A.B. Ferrari, A software/reconfigurable hardware SAT solver. IEEE Trans. VLSI Syst. 12(4), 408-419 (2004)", "@id": "36", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "A software/reconfigurable hardware SAT solver"}, "refd-itemidlist": {"itemid": {"$": "2442713051", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "12", "@issue": "4"}, "pagerange": {"@first": "408", "@last": "419"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "IEEE Trans. VLSI Syst"}}, {"ref-fulltext": "I. Skliarova, Arquitecturas reconfigur\u00e1veis para problemas de optimiza\u00e7 \u00e3o combinat\u00f3ria, Ph.D. thesis, University of Aveiro, 2004", "@id": "37", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "refd-itemidlist": {"itemid": {"$": "85032412701", "@idtype": "SGR"}}, "ref-text": "Ph.D. thesis, University of Aveiro", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Arquitecturas Reconfigur\u00e1veis Para Problemas de Optimiza\u00e7 \u00c3o Combinat\u00f3ria"}}, {"ref-fulltext": "I. Skliarova, V. Sklyarov, Design methods for FPGA-based implementation of combinatorial search algorithms, in Proc Int. Workshop on SoC and MCSoC Design - IWSOC'2006, Yogyakarta, Indonesia, 2006, pp. 359-368", "@id": "38", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "Design methods for FPGA-based implementation of combinatorial search algorithms"}, "refd-itemidlist": {"itemid": {"$": "36849012567", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "359", "@last": "368"}}, "ref-text": "Yogyakarta, Indonesia", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc Int. Workshop on SoC and MCSoC Design - IWSOC'2006"}}, {"ref-fulltext": "I. Skliarova, V. Sklyarov, Recursion in reconfigurable computing: a survey of implementation approaches, in Proc. 19th Int. Conf. on Field Programmable Logic and Applications - FPL'09, Prague, Czech Republic, 2009, pp. 224-229", "@id": "39", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Recursion in reconfigurable computing: A survey of implementation approaches, in Proc"}, "refd-itemidlist": {"itemid": {"$": "70449926237", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "224", "@last": "229"}}, "ref-text": "Prague, Czech Republic", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "19th Int. Conf. on Field Programmable Logic and Applications - FPL'09"}}, {"ref-fulltext": "I. Skliarova, V. Sklyarov, A. Sudnitson, Design of FPGA-based Circuits Using Hierarchical Finite State Machines (TUT Press, Tallinn, Estonia, 2012), 240 pp", "@id": "40", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "refd-itemidlist": {"itemid": {"$": "84872874314", "@idtype": "SGR"}}, "ref-volisspag": {"pagecount": {"$": "240", "@type": "arabic"}}, "ref-text": "TUT Press, Tallinn, Estonia", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Design of FPGA-based Circuits Using Hierarchical Finite State Machines"}}, {"ref-fulltext": "V. Sklyarov, Hierarchical finite-state machines and their use for digital control. IEEE Trans. VLSI Syst. 7(2), 222-228 (1999)", "@id": "41", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hierarchical finite-state machines and their use for digital control"}, "refd-itemidlist": {"itemid": {"$": "0032636941", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "2"}, "pagerange": {"@first": "222", "@last": "228"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "IEEE Trans. VLSI Syst"}}, {"ref-fulltext": "V. Sklyarov, FPGA-based implementation of recursive algorithms. Microprocessors and microsystems. Spec. Issue FPGAs Appl. Des. 28(5-6), 197-211 (2004)", "@id": "42", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "FPGA-based implementation of recursive algorithms. Microprocessors and microsystems"}, "refd-itemidlist": {"itemid": {"$": "2642529592", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "28", "@issue": "5-6"}, "pagerange": {"@first": "197", "@last": "211"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Spec. Issue FPGAs Appl. des"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, B. Pimentel, FPGA-based implementation and comparison of recursive and iterative algorithms, in Proc. 15th Int. Conf. on Field Programmable Logic and Applications - FPL'05, Finland, 2005, pp. 235-240", "@id": "43", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-title": {"ref-titletext": "FPGA-based implementation and comparison of recursive and iterative algorithms, in Proc"}, "refd-itemidlist": {"itemid": {"$": "33746910626", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "235", "@last": "240"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}]}, "ref-sourcetitle": "15th Int. Conf. on Field Programmable Logic and Applications - FPL'05, Finland"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, Modeling, design, and implementation of a priority buffer for embedded systems, in Proc. 7th Asian Control Conference - ASCC'2009, Hong Kong, 2009, pp. 9-14", "@id": "44", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Modeling design and implementation of a priority buffer for embedded systems"}, "refd-itemidlist": {"itemid": {"$": "71449091187", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "9", "@last": "14"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. 7th Asian Control Conference - ASCC'2009 Hong Kong"}}, {"ref-fulltext": "V. Sklyarov, Synthesis of circuits and systems from hierarchical and parallel specifications, in Proc. 12th Biennial Baltic Electronics Conference, Invited paper, Tallinn, Estonia, 2010, pp. 37-48", "@id": "45", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Synthesis of circuits and systems from hierarchical and parallel specifications"}, "refd-itemidlist": {"itemid": {"$": "79951754988", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "37", "@last": "48"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. 12th Biennial Baltic Electronics Conference Invited Paper Tallinn Estonia"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, R. Oliveira, D. Mihhailov, A. Sudnitson, Processing tree-like data structures in different computing platforms, in Proc. Int. Conf. on Informatics and Computer Applications - ICICA' 2011, Dubai, UAE, 2011, pp. 112-116", "@id": "46", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Processing tree-like data structures in different computing platforms"}, "refd-itemidlist": {"itemid": {"$": "84855953668", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "112", "@last": "116"}}, "ref-text": "Dubai, UAE", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Oliveira", "ce:indexed-name": "Oliveira R."}, {"@seq": "4", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc Int. Conf. on Informatics and Computer Applications - ICICA' 2011"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, D. Mihhailov, A. Sudnitson, Implementation in FPGA of addressbased data sorting, in Proc. 21st Int. Conf. on Field Programmable Logic and Applications - FPL'2011, Creete, Greece, 2011, pp. 405-410", "@id": "47", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Implementation in FPGA of addressbased data sorting"}, "refd-itemidlist": {"itemid": {"$": "80455168388", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "405", "@last": "410"}}, "ref-text": "Creete, Greece", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc 21st Int. Conf. on Field Programmable Logic and Applications - FPL'2011"}}, {"ref-fulltext": "S. Soldado, FPGA Urban Traffic Control Simulation and Evaluation Platform, M. Sc. thesis, University of Aveiro, 2009", "@id": "48", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "refd-itemidlist": {"itemid": {"$": "84855970984", "@idtype": "SGR"}}, "ref-text": "M. Sc. thesis, University of Aveiro", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Soldado", "ce:indexed-name": "Soldado S."}]}, "ref-sourcetitle": "FPGA Urban Traffic Control Simulation and Evaluation Platform"}}, {"ref-fulltext": "J. de Sousa, J.P. Marques-Silva, M. Abramovici, A configware/software approach to SAT solving, in Proc. 9th IEEE Symposium on Field-Programmable Custom Computing Machines - FCCM'01, California, USA, 2001, pp. 239-248", "@id": "49", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "A configware/software approach to SAT solving"}, "refd-itemidlist": {"itemid": {"$": "84963985275", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "239", "@last": "248"}}, "ref-text": "California, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "De Sousa", "ce:indexed-name": "De Sousa J."}, {"@seq": "2", "ce:initials": "J.P.", "@_fa": "true", "ce:surname": "Marques-Silva", "ce:indexed-name": "Marques-Silva J.P."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Abramovici", "ce:indexed-name": "Abramovici M."}]}, "ref-sourcetitle": "Proc. 9th IEEE Symposium on Field-Programmable Custom Computing Machines - FCCM'01"}}, {"ref-fulltext": "H.T. Sun, First failure data capture in embedded system, in Proc. IEEE IIT, Chicago, USA, May 17-20, 2007, pp. 183-187", "@id": "50", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "First failure data capture in embedded system"}, "refd-itemidlist": {"itemid": {"$": "47649089883", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "183", "@last": "187"}}, "ref-text": "Chicago, USA, May 17-20", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "H.T.", "@_fa": "true", "ce:surname": "Sun", "ce:indexed-name": "Sun H.T."}]}, "ref-sourcetitle": "Proc. IEEE IIT"}}, {"ref-fulltext": "S. Uchitel, J. Kramer, J. Magee, Synthesis of behavorial models from scenarios. IEEE Trans. Soft. Eng. 29(2), 99-115 (2003)", "@id": "51", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Synthesis of behavorial models from scenarios"}, "refd-itemidlist": {"itemid": {"$": "0037328225", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "29", "@issue": "2"}, "pagerange": {"@first": "99", "@last": "115"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Uchitel", "ce:indexed-name": "Uchitel S."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Kramer", "ce:indexed-name": "Kramer J."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Magee", "ce:indexed-name": "Magee J."}]}, "ref-sourcetitle": "IEEE Trans. Soft. Eng"}}, {"ref-fulltext": "Proceedings of the 2nd UK Embedded Forum, Newcastle, Leicester, Southampton, 2005, Available at: http://www.staff.ncl.ac.uk/albert.koelmans/books/secondukembforum.pdf, 303 pp", "@id": "52", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-website": {"ce:e-address": {"$": "http://www.staff.ncl.ac.uk/albert.koelmans/books/secondukembforum.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85032416633", "@idtype": "SGR"}}, "ref-volisspag": {"pagecount": {"$": "303", "@type": "arabic"}}, "ref-sourcetitle": "Proceedings of the 2nd UK Embedded Forum, Newcastle, Leicester, Southampton"}}, {"ref-fulltext": "J. Whittle, P.K. Jayaraman, Generating hierarchical state machines from use case charts, in Proc. 14th IEEE Int. Requirements Eng. Conf., Minneapolis, USA, 2006, pp. 16-25", "@id": "53", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "Generating hierarchical state machines from use case charts"}, "refd-itemidlist": {"itemid": {"$": "41149096742", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "16", "@last": "25"}}, "ref-text": "Minneapolis, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Whittle", "ce:indexed-name": "Whittle J."}, {"@seq": "2", "ce:initials": "P.K.", "@_fa": "true", "ce:surname": "Jayaraman", "ce:indexed-name": "Jayaraman P.K."}]}, "ref-sourcetitle": "Proc. 14th IEEE Int. Requirements Eng. Conf"}}, {"ref-fulltext": "Xilinx 7 series FPGAs. Product brief (2011). Available at: www.xilinx.com/publications/prod mktg/7-Series-Product-Brief.pdf", "@id": "54", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "www.xilinx.com/publications/prodmktg/7-Series-Product-Brief.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84855970982", "@idtype": "SGR"}}, "ref-sourcetitle": "Xilinx 7 Series FPGAs. Product Brief"}}, {"ref-fulltext": "Xilinx Products (Xilinx Inc., San Jose, 2013), Available at http://www.xilinx.com", "@id": "55", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84929280006", "@idtype": "SGR"}}, "ref-text": "Xilinx Inc. San Jose", "ref-sourcetitle": "Xilinx Products"}}, {"ref-fulltext": "X. Ye, D. Fan, W. Lin, N. Yuan, P. Ienne, GPU-Warpsort: a fast comparison-based sorting algorithm on GPUs, in IEEE Int. Parallel & Distributed Processing Symposium - IPDPS 2010, Atlanta, USA, 2010", "@id": "56", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "GPU-Warpsort: A fast comparison-based sorting algorithm on GPUs"}, "refd-itemidlist": {"itemid": {"$": "85032421984", "@idtype": "SGR"}}, "ref-text": "Atlanta, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Ye", "ce:indexed-name": "Ye X."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Fan", "ce:indexed-name": "Fan D."}, {"@seq": "3", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Lin", "ce:indexed-name": "Lin W."}, {"@seq": "4", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Yuan", "ce:indexed-name": "Yuan N."}, {"@seq": "5", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Ienne", "ce:indexed-name": "Ienne P."}]}, "ref-sourcetitle": "IEEE Int. Parallel & Distributed Processing Symposium - IPDPS 2010"}}, {"ref-fulltext": "A. Zakrevskij, Y. Pottosin, L. Cheremisinova, Combinatorial Algorithms of Discrete Mathematics (TUT Press, Tallinn, Estonia, 2008), 193 pp", "@id": "57", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "refd-itemidlist": {"itemid": {"$": "74349097269", "@idtype": "SGR"}}, "ref-volisspag": {"pagecount": {"$": "193", "@type": "arabic"}}, "ref-text": "TUT Press, Tallinn, Estonia", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A."}, {"@seq": "2", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Pottosin", "ce:indexed-name": "Pottosin Y."}, {"@seq": "3", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Cheremisinova", "ce:indexed-name": "Cheremisinova L."}]}, "ref-sourcetitle": "Combinatorial Algorithms of Discrete Mathematics"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60024825", "affilname": "Universidade de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825", "affiliation-country": "Portugal"}, "coredata": {"srctype": "b", "eid": "2-s2.0-84929289360", "dc:description": "\u00a9 2013 Springer Science+Business Media, LLC. All rights are reserved.An N-ary tree (N\u22652) is a connected graph that does not contain cycles and has up to N children for any node. It can be used efficiently to represent data in well-structured hierarchical clusters and to process the data through the parent-child relationships. Several branches of a tree can be handled concurrently, the data hierarchy is described explicitly, and recursion can easily be applied. Thus this model is very appropriate for parallel high-performance computations in areas such as data processing (e.g. sort and search), priority queue management, combinatorial searches and so forth. N-ary trees have been profoundly studied (primarily for N=2) and are supported by software libraries. FPGAs have large embedded dual-port memories with programmable data width for different ports, advanced logic capabilities, and a large potential for parallelism and these features enable N-ary trees with data operations associated with their nodes to be represented more compactly and processed more efficiently in FPGAs than in software. A number of recent research efforts are dedicated to high-performance computations in electronic circuits and systems without the direct use of processing elements, which undoubtedly introduce many constraints (e.g. pre-defined operand sizes, fixed instruction sets, limited concurrency and parallelism). This chapter presents recent advances in this area and is composed of four basic parts: (1) an overview of N-ary trees, their applications, and potential varieties; (2) a discussion of common techniques for implementing and processing N-ary trees in hardware, including their representation in memory, models of computations and algorithms; (3) a description of hierarchical finite-state machines (HFSMs) with extended capabilities (with datapath, in particular) that enable N-ary trees to be processed in hardware and provide support for parallelism, hierarchy and recursion; (4) examples, practical applications, experiments and comparisons of HFSMs. The last part shows that the circuits that have been implemented are faster than the alternatives, and this conclusion is confirmed by examples and experiments in several application areas.", "prism:coverDate": "2014-03-01", "prism:aggregationType": "Book", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84929289360", "subtypeDescription": "Book Chapter", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84929289360"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84929289360&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84929289360&origin=inward"}], "prism:isbn": [{"$": "9781461417910"}, {"$": "1461417902"}, {"$": "9781461417903"}], "prism:publicationName": "High-Performance Computing Using FPGAs", "source-id": "21100575732", "citedby-count": "0", "prism:volume": "9781461417910", "subtype": "ch", "prism:pageRange": "245-277", "dc:title": "High-performance data processing over N-ary trees", "prism:endingPage": "277", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1007/978-1-4614-1791-0_8", "prism:startingPage": "245", "dc:identifier": "SCOPUS_ID:84929289360", "dc:publisher": "Springer New York"}, "idxterms": {"mainterm": [{"$": "Circuits and systems", "@weight": "b", "@candidate": "n"}, {"$": "Combinatorial search", "@weight": "b", "@candidate": "n"}, {"$": "Hierarchical clusters", "@weight": "b", "@candidate": "n"}, {"$": "Hierarchical finite state machines", "@weight": "b", "@candidate": "n"}, {"$": "High performance computation", "@weight": "b", "@candidate": "n"}, {"$": "Models of computation", "@weight": "b", "@candidate": "n"}, {"$": "Processing elements", "@weight": "b", "@candidate": "n"}, {"$": "Software libraries", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Engineering (all)", "@code": "2200", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}