Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 16:19:45 2023
| Host         : DESKTOP-M3QN9GM running 64-bit major release  (build 9200)
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 mid/mcc/tally_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            mid/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 1.598ns (24.404%)  route 4.950ns (75.596%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=349, estimated)      1.619     5.127    mid/mcc/CLK
    SLICE_X2Y64          FDRE                                         r  mid/mcc/tally_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     5.645 f  mid/mcc/tally_out_reg[16]/Q
                         net (fo=16, estimated)       1.000     6.645    mid/mcc/signal_counter[16]
    SLICE_X0Y62          LUT3 (Prop_lut3_I0_O)        0.152     6.797 r  mid/mcc/FSM_onehot_state[6]_i_6/O
                         net (fo=1, estimated)        0.698     7.495    mid/mcc/FSM_onehot_state[6]_i_6_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I0_O)        0.326     7.821 r  mid/mcc/FSM_onehot_state[6]_i_3/O
                         net (fo=2, estimated)        0.727     8.548    mid/mcc/FSM_onehot_state[6]_i_3_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I2_O)        0.124     8.672 f  mid/mcc/FSM_onehot_state[6]_i_2/O
                         net (fo=4, estimated)        0.983     9.655    mid/mcc/FSM_onehot_state[6]_i_2_n_0
    SLICE_X0Y66          LUT4 (Prop_lut4_I3_O)        0.152     9.807 f  mid/mcc/FSM_onehot_state[8]_i_3/O
                         net (fo=2, estimated)        0.846    10.653    mid/mcc/FSM_onehot_state[8]_i_3_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I0_O)        0.326    10.979 r  mid/mcc/FSM_onehot_state[8]_i_1/O
                         net (fo=13, estimated)       0.696    11.675    mid/state
    SLICE_X1Y67          FDRE                                         r  mid/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=349, estimated)      1.497    14.832    mid/CLK
    SLICE_X1Y67          FDRE                                         r  mid/state_reg[0]/C
                         clock pessimism              0.268    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X1Y67          FDRE (Setup_fdre_C_CE)      -0.205    14.859    mid/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -11.675    
  -------------------------------------------------------------------
                         slack                                  3.184    




