# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Final_Implementation.srcs/sources_1/imports/sources_1/imports/new/16_bit_reg.vhd" \
"../../../../Final_Implementation.srcs/sources_1/imports/sources_1/new/full_adder.vhd" \
"../../../../Final_Implementation.srcs/sources_1/new/program_counter.vhd" \
"../../../../Final_Implementation.srcs/sources_1/imports/sources_1/new/ripple_adder_16bit.vhd" \
"../../../../Final_Implementation.srcs/sim_1/new/program_counter_tb.vhd" \

# Do not sort compile order
nosort
