

================================================================
== Vivado HLS Report for 'delta_plus_LUT'
================================================================
* Date:           Thu Aug 23 18:04:03 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_prop
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.11|      3.37|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|      78|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|      72|       1|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      1|      72|      79|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +----------------------------+----------------------+-----------+
    |          Instance          |        Module        | Expression|
    +----------------------------+----------------------+-----------+
    |prop_hw_mul_mul_1g8j_x_U10  |prop_hw_mul_mul_1g8j  |  i0 * i1  |
    +----------------------------+----------------------+-----------+

    * Memory: 
    +---------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |delta_plus_table4_U  |delta_plus_LUT_dehbi  |        1|  0|   0|  1024|    5|     1|         5120|
    +---------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                |                      |        1|  0|   0|  1024|    5|     1|         5120|
    +---------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |neg_mul_fu_102_p2   |     -    |      0|  0|  23|           1|          23|
    |neg_ti_fu_134_p2    |     -    |      0|  0|   9|           1|           9|
    |r_V_fu_151_p2       |     -    |      0|  0|   9|           7|           9|
    |sel_tmp2_fu_201_p2  |    and   |      0|  0|   1|           1|           1|
    |icmp_fu_186_p2      |   icmp   |      0|  0|   2|           3|           1|
    |tmp_199_fu_214_p2   |    or    |      0|  0|   1|           1|           1|
    |ap_return           |  select  |      0|  0|   5|           1|           5|
    |p_v_fu_123_p3       |  select  |      0|  0|  12|           1|          12|
    |sel_tmp_fu_206_p3   |  select  |      0|  0|   5|           1|           1|
    |tmp_200_fu_144_p3   |  select  |      0|  0|   9|           1|           9|
    |sel_tmp1_fu_196_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  78|          19|          73|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter3_tmp_246_reg_251  |   9|   0|    9|          0|
    |ap_pipeline_reg_pp0_iter5_tmp_249_reg_266  |   1|   0|    1|          0|
    |icmp_reg_277                               |   1|   0|    1|          0|
    |r_V_reg_261                                |   9|   0|    9|          0|
    |tmp_243_reg_246                            |  23|   0|   23|          0|
    |tmp_244_reg_240                            |   1|   0|    1|          0|
    |tmp_245_reg_256                            |   8|   0|    8|          0|
    |tmp_246_reg_251                            |   9|   0|    9|          0|
    |tmp_249_reg_266                            |   1|   0|    1|          0|
    |tmp_250_reg_272                            |   3|   0|    3|          0|
    |tmp_244_reg_240                            |   0|   1|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  72|   1|   73|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------+-----+-----+------------+----------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | delta_plus_LUT | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | delta_plus_LUT | return value |
|ap_start     |  in |    1| ap_ctrl_hs | delta_plus_LUT | return value |
|ap_done      | out |    1| ap_ctrl_hs | delta_plus_LUT | return value |
|ap_idle      | out |    1| ap_ctrl_hs | delta_plus_LUT | return value |
|ap_ready     | out |    1| ap_ctrl_hs | delta_plus_LUT | return value |
|ap_ce        |  in |    1| ap_ctrl_hs | delta_plus_LUT | return value |
|ap_return    | out |    5| ap_ctrl_hs | delta_plus_LUT | return value |
|data_V_read  |  in |   11|   ap_none  |   data_V_read  |    scalar    |
+-------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
* FSM state operations: 

 <State 1>: 2.94ns
ST_1: data_V_read_6 (3)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:0  %data_V_read_6 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %data_V_read)

ST_1: sext_cast (5)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:2  %sext_cast = sext i11 %data_V_read_6 to i24

ST_1: mul (6)  [3/3] 2.94ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:3  %mul = mul i24 2185, %sext_cast

ST_1: tmp_244 (9)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:6  %tmp_244 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %data_V_read_6, i32 10)


 <State 2>: 2.94ns
ST_2: mul (6)  [2/3] 2.94ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:3  %mul = mul i24 2185, %sext_cast


 <State 3>: 0.00ns
ST_3: mul (6)  [1/3] 0.00ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:3  %mul = mul i24 2185, %sext_cast

ST_3: tmp_243 (7)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:4  %tmp_243 = trunc i24 %mul to i23

ST_3: tmp_246 (12)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:9  %tmp_246 = call i9 @_ssdm_op_PartSelect.i9.i24.i32.i32(i24 %mul, i32 15, i32 23)


 <State 4>: 1.51ns
ST_4: neg_mul (8)  [1/1] 1.51ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:5  %neg_mul = sub i23 0, %tmp_243

ST_4: tmp_245 (10)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:7  %tmp_245 = call i8 @_ssdm_op_PartSelect.i8.i23.i32.i32(i23 %neg_mul, i32 15, i32 22)


 <State 5>: 3.37ns
ST_5: tmp (11)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:8  %tmp = sext i8 %tmp_245 to i12

ST_5: tmp_s (13)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:10  %tmp_s = sext i9 %tmp_246 to i12

ST_5: p_v (14)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:11  %p_v = select i1 %tmp_244, i12 %tmp, i12 %tmp_s

ST_5: tmp_247 (15)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:12  %tmp_247 = trunc i12 %p_v to i9

ST_5: neg_ti (16)  [1/1] 1.33ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:13  %neg_ti = sub i9 0, %tmp_247

ST_5: tmp_248 (17)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:183 (grouped into LUT with out node r_V)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:14  %tmp_248 = trunc i12 %p_v to i9

ST_5: tmp_200 (18)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:183 (grouped into LUT with out node r_V)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:15  %tmp_200 = select i1 %tmp_244, i9 %neg_ti, i9 %tmp_248

ST_5: r_V (19)  [1/1] 1.33ns  loc: src/tk-mu_simple.h:183 (out node of the LUT)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:16  %r_V = sub i9 64, %tmp_200

ST_5: tmp_249 (22)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:185
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:19  %tmp_249 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V, i32 8)

ST_5: tmp_250 (23)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:186
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:20  %tmp_250 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %r_V, i32 6, i32 8)


 <State 6>: 2.39ns
ST_6: tmp_198 (20)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:17  %tmp_198 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %r_V, i4 0)

ST_6: index (21)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:18  %index = sext i13 %tmp_198 to i32

ST_6: icmp (24)  [1/1] 0.94ns  loc: src/tk-mu_simple.h:186
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:21  %icmp = icmp sgt i3 %tmp_250, 0

ST_6: tmp_196 (25)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:187
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:22  %tmp_196 = zext i32 %index to i64

ST_6: delta_plus_table4_ad (26)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:187
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:23  %delta_plus_table4_ad = getelementptr [1024 x i5]* @delta_plus_table4, i64 0, i64 %tmp_196

ST_6: delta_plus_table4_lo (27)  [2/2] 2.39ns  loc: src/tk-mu_simple.h:187
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:24  %delta_plus_table4_lo = load i5* %delta_plus_table4_ad, align 1


 <State 7>: 3.10ns
ST_7: StgValue_34 (4)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:181
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_7: delta_plus_table4_lo (27)  [1/2] 2.39ns  loc: src/tk-mu_simple.h:187
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:24  %delta_plus_table4_lo = load i5* %delta_plus_table4_ad, align 1

ST_7: sel_tmp1 (28)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:185 (grouped into LUT with out node sel_tmp2)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:25  %sel_tmp1 = xor i1 %tmp_249, true

ST_7: sel_tmp2 (29)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:186 (out node of the LUT)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:26  %sel_tmp2 = and i1 %icmp, %sel_tmp1

ST_7: sel_tmp (30)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:187 (grouped into LUT with out node ssdm_int_V_write_ass)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:27  %sel_tmp = select i1 %sel_tmp2, i5 0, i5 -15

ST_7: tmp_199 (31)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:187 (grouped into LUT with out node ssdm_int_V_write_ass)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:28  %tmp_199 = or i1 %sel_tmp2, %tmp_249

ST_7: ssdm_int_V_write_ass (32)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:187 (out node of the LUT)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:29  %ssdm_int_V_write_ass = select i1 %tmp_199, i5 %sel_tmp, i5 %delta_plus_table4_lo

ST_7: StgValue_41 (33)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:189
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:30  ret i5 %ssdm_int_V_write_ass



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delta_plus_table4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_read_6        (read          ) [ 00000000]
sext_cast            (sext          ) [ 01110000]
tmp_244              (bitselect     ) [ 01111100]
mul                  (mul           ) [ 00000000]
tmp_243              (trunc         ) [ 01001000]
tmp_246              (partselect    ) [ 01001100]
neg_mul              (sub           ) [ 00000000]
tmp_245              (partselect    ) [ 01000100]
tmp                  (sext          ) [ 00000000]
tmp_s                (sext          ) [ 00000000]
p_v                  (select        ) [ 00000000]
tmp_247              (trunc         ) [ 00000000]
neg_ti               (sub           ) [ 00000000]
tmp_248              (trunc         ) [ 00000000]
tmp_200              (select        ) [ 00000000]
r_V                  (sub           ) [ 01000010]
tmp_249              (bitselect     ) [ 01000011]
tmp_250              (partselect    ) [ 01000010]
tmp_198              (bitconcatenate) [ 00000000]
index                (sext          ) [ 00000000]
icmp                 (icmp          ) [ 01000001]
tmp_196              (zext          ) [ 00000000]
delta_plus_table4_ad (getelementptr ) [ 01000001]
StgValue_34          (specpipeline  ) [ 00000000]
delta_plus_table4_lo (load          ) [ 00000000]
sel_tmp1             (xor           ) [ 00000000]
sel_tmp2             (and           ) [ 00000000]
sel_tmp              (select        ) [ 00000000]
tmp_199              (or            ) [ 00000000]
ssdm_int_V_write_ass (select        ) [ 00000000]
StgValue_41          (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="delta_plus_table4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delta_plus_table4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i9.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="data_V_read_6_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="11" slack="0"/>
<pin id="62" dir="0" index="1" bw="11" slack="0"/>
<pin id="63" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read_6/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="delta_plus_table4_ad_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delta_plus_table4_ad/6 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="10" slack="0"/>
<pin id="75" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="76" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delta_plus_table4_lo/6 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sext_cast_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="11" slack="0"/>
<pin id="80" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_244_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="11" slack="0"/>
<pin id="85" dir="0" index="2" bw="5" slack="0"/>
<pin id="86" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_244/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_243_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="24" slack="0"/>
<pin id="92" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_243/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="tmp_246_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="9" slack="0"/>
<pin id="95" dir="0" index="1" bw="24" slack="0"/>
<pin id="96" dir="0" index="2" bw="5" slack="0"/>
<pin id="97" dir="0" index="3" bw="6" slack="0"/>
<pin id="98" dir="1" index="4" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_246/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="neg_mul_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="23" slack="1"/>
<pin id="105" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp_245_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="23" slack="0"/>
<pin id="110" dir="0" index="2" bw="5" slack="0"/>
<pin id="111" dir="0" index="3" bw="6" slack="0"/>
<pin id="112" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_245/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="1"/>
<pin id="119" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_s_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="9" slack="2"/>
<pin id="122" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="p_v_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="4"/>
<pin id="125" dir="0" index="1" bw="12" slack="0"/>
<pin id="126" dir="0" index="2" bw="12" slack="0"/>
<pin id="127" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_v/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_247_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="9" slack="0"/>
<pin id="132" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_247/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="neg_ti_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="9" slack="0"/>
<pin id="137" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_248_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="9" slack="0"/>
<pin id="142" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_248/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_200_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="4"/>
<pin id="146" dir="0" index="1" bw="9" slack="0"/>
<pin id="147" dir="0" index="2" bw="9" slack="0"/>
<pin id="148" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_200/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="r_V_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="9" slack="0"/>
<pin id="154" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_249_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="9" slack="0"/>
<pin id="160" dir="0" index="2" bw="5" slack="0"/>
<pin id="161" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_249/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_250_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="0"/>
<pin id="167" dir="0" index="1" bw="9" slack="0"/>
<pin id="168" dir="0" index="2" bw="4" slack="0"/>
<pin id="169" dir="0" index="3" bw="5" slack="0"/>
<pin id="170" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_250/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_198_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="13" slack="0"/>
<pin id="177" dir="0" index="1" bw="9" slack="1"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_198/6 "/>
</bind>
</comp>

<comp id="182" class="1004" name="index_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="13" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="1"/>
<pin id="188" dir="0" index="1" bw="3" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/6 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_196_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="13" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_196/6 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sel_tmp1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="2"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/7 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sel_tmp2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/7 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sel_tmp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="5" slack="0"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/7 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_199_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="2"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_199/7 "/>
</bind>
</comp>

<comp id="219" class="1004" name="ssdm_int_V_write_ass_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="5" slack="0"/>
<pin id="222" dir="0" index="2" bw="5" slack="0"/>
<pin id="223" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ssdm_int_V_write_ass/7 "/>
</bind>
</comp>

<comp id="227" class="1007" name="grp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="13" slack="0"/>
<pin id="229" dir="0" index="1" bw="11" slack="0"/>
<pin id="230" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="235" class="1005" name="sext_cast_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="24" slack="1"/>
<pin id="237" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="240" class="1005" name="tmp_244_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="2"/>
<pin id="242" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_244 "/>
</bind>
</comp>

<comp id="246" class="1005" name="tmp_243_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="23" slack="1"/>
<pin id="248" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_243 "/>
</bind>
</comp>

<comp id="251" class="1005" name="tmp_246_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="9" slack="2"/>
<pin id="253" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_246 "/>
</bind>
</comp>

<comp id="256" class="1005" name="tmp_245_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="1"/>
<pin id="258" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_245 "/>
</bind>
</comp>

<comp id="261" class="1005" name="r_V_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="9" slack="1"/>
<pin id="263" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="266" class="1005" name="tmp_249_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="2"/>
<pin id="268" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_249 "/>
</bind>
</comp>

<comp id="272" class="1005" name="tmp_250_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="1"/>
<pin id="274" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_250 "/>
</bind>
</comp>

<comp id="277" class="1005" name="icmp_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="282" class="1005" name="delta_plus_table4_ad_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="1"/>
<pin id="284" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="delta_plus_table4_ad "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="42" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="81"><net_src comp="60" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="60" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="93" pin=3"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="102" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="107" pin=3"/></net>

<net id="128"><net_src comp="117" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="129"><net_src comp="120" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="133"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="130" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="123" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="134" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="151" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="151" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="38" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="185"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="40" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="182" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="200"><net_src comp="54" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="196" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="201" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="56" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="58" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="201" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="206" pin="3"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="73" pin="2"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="78" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="227" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="234"><net_src comp="227" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="238"><net_src comp="78" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="243"><net_src comp="82" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="249"><net_src comp="90" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="254"><net_src comp="93" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="259"><net_src comp="107" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="264"><net_src comp="151" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="269"><net_src comp="157" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="275"><net_src comp="165" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="280"><net_src comp="186" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="285"><net_src comp="66" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="73" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V_read | {}
	Port: delta_plus_table4 | {}
 - Input state : 
	Port: delta_plus_LUT : data_V_read | {1 }
	Port: delta_plus_LUT : delta_plus_table4 | {6 7 }
  - Chain level:
	State 1
		mul : 1
	State 2
	State 3
		tmp_243 : 1
		tmp_246 : 1
	State 4
		tmp_245 : 1
	State 5
		p_v : 1
		tmp_247 : 2
		neg_ti : 3
		tmp_248 : 2
		tmp_200 : 4
		r_V : 5
		tmp_249 : 6
		tmp_250 : 6
	State 6
		index : 1
		tmp_196 : 2
		delta_plus_table4_ad : 3
		delta_plus_table4_lo : 4
	State 7
		StgValue_41 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        neg_mul_fu_102       |    0    |    0    |    23   |
|    sub   |        neg_ti_fu_134        |    0    |    0    |    9    |
|          |          r_V_fu_151         |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|          |          p_v_fu_123         |    0    |    0    |    12   |
|  select  |        tmp_200_fu_144       |    0    |    0    |    9    |
|          |        sel_tmp_fu_206       |    0    |    0    |    5    |
|          | ssdm_int_V_write_ass_fu_219 |    0    |    0    |    5    |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |         icmp_fu_186         |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   |       sel_tmp1_fu_196       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    and   |       sel_tmp2_fu_201       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    or    |        tmp_199_fu_214       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_227         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   read   |   data_V_read_6_read_fu_60  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sext_cast_fu_78       |    0    |    0    |    0    |
|   sext   |          tmp_fu_117         |    0    |    0    |    0    |
|          |         tmp_s_fu_120        |    0    |    0    |    0    |
|          |         index_fu_182        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|        tmp_244_fu_82        |    0    |    0    |    0    |
|          |        tmp_249_fu_157       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_243_fu_90        |    0    |    0    |    0    |
|   trunc  |        tmp_247_fu_130       |    0    |    0    |    0    |
|          |        tmp_248_fu_140       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_246_fu_93        |    0    |    0    |    0    |
|partselect|        tmp_245_fu_107       |    0    |    0    |    0    |
|          |        tmp_250_fu_165       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|        tmp_198_fu_175       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |        tmp_196_fu_191       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |    0    |    77   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|delta_plus_table4_ad_reg_282|   10   |
|        icmp_reg_277        |    1   |
|         r_V_reg_261        |    9   |
|      sext_cast_reg_235     |   24   |
|       tmp_243_reg_246      |   23   |
|       tmp_244_reg_240      |    1   |
|       tmp_245_reg_256      |    8   |
|       tmp_246_reg_251      |    9   |
|       tmp_249_reg_266      |    1   |
|       tmp_250_reg_272      |    3   |
+----------------------------+--------+
|            Total           |   89   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   2  |  10  |   20   ||    10   |
|    grp_fu_227    |  p1  |   2  |  11  |   22   ||    11   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   42   ||  1.784  ||    21   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   77   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   21   |
|  Register |    -   |    -   |   89   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   89   |   98   |
+-----------+--------+--------+--------+--------+
