###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       307292   # Number of WRITE/WRITEP commands
num_reads_done                 =      1860778   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1484120   # Number of read row buffer hits
num_read_cmds                  =      1860767   # Number of READ/READP commands
num_writes_done                =       307319   # Number of read requests issued
num_write_row_hits             =       223791   # Number of write row buffer hits
num_act_cmds                   =       464978   # Number of ACT commands
num_pre_cmds                   =       464953   # Number of PRE commands
num_ondemand_pres              =       437446   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9647083   # Cyles of rank active rank.0
rank_active_cycles.1           =      9639424   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       352917   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       360576   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2078266   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        40463   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9936   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6620   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5374   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3896   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2945   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2204   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1679   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1353   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15490   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           27   # Write cmd latency (cycles)
write_latency[20-39]           =          168   # Write cmd latency (cycles)
write_latency[40-59]           =          221   # Write cmd latency (cycles)
write_latency[60-79]           =          310   # Write cmd latency (cycles)
write_latency[80-99]           =          512   # Write cmd latency (cycles)
write_latency[100-119]         =          688   # Write cmd latency (cycles)
write_latency[120-139]         =          901   # Write cmd latency (cycles)
write_latency[140-159]         =         1163   # Write cmd latency (cycles)
write_latency[160-179]         =         1462   # Write cmd latency (cycles)
write_latency[180-199]         =         1648   # Write cmd latency (cycles)
write_latency[200-]            =       300192   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           15   # Read request latency (cycles)
read_latency[20-39]            =       307284   # Read request latency (cycles)
read_latency[40-59]            =       145835   # Read request latency (cycles)
read_latency[60-79]            =       151415   # Read request latency (cycles)
read_latency[80-99]            =       109840   # Read request latency (cycles)
read_latency[100-119]          =        92775   # Read request latency (cycles)
read_latency[120-139]          =        83082   # Read request latency (cycles)
read_latency[140-159]          =        70281   # Read request latency (cycles)
read_latency[160-179]          =        62360   # Read request latency (cycles)
read_latency[180-199]          =        55721   # Read request latency (cycles)
read_latency[200-]             =       782170   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =    1.534e+09   # Write energy
read_energy                    =  7.50261e+09   # Read energy
act_energy                     =  1.27218e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =    1.694e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.73076e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01978e+09   # Active standby energy rank.0
act_stb_energy.1               =    6.015e+09   # Active standby energy rank.1
average_read_latency           =      301.756   # Average read request latency (cycles)
average_interarrival           =      4.61203   # Average request interarrival latency (cycles)
total_energy                   =  2.33907e+10   # Total energy (pJ)
average_power                  =      2339.07   # Average power (mW)
average_bandwidth              =      18.5011   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       305794   # Number of WRITE/WRITEP commands
num_reads_done                 =      1892432   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1520235   # Number of read row buffer hits
num_read_cmds                  =      1892425   # Number of READ/READP commands
num_writes_done                =       305825   # Number of read requests issued
num_write_row_hits             =       224321   # Number of write row buffer hits
num_act_cmds                   =       458494   # Number of ACT commands
num_pre_cmds                   =       458463   # Number of PRE commands
num_ondemand_pres              =       431002   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646022   # Cyles of rank active rank.0
rank_active_cycles.1           =      9643147   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353978   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       356853   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2108673   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        41347   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9679   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6587   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5458   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3699   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2671   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2060   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1598   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1325   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15210   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           17   # Write cmd latency (cycles)
write_latency[20-39]           =           79   # Write cmd latency (cycles)
write_latency[40-59]           =          141   # Write cmd latency (cycles)
write_latency[60-79]           =          236   # Write cmd latency (cycles)
write_latency[80-99]           =          395   # Write cmd latency (cycles)
write_latency[100-119]         =          592   # Write cmd latency (cycles)
write_latency[120-139]         =          749   # Write cmd latency (cycles)
write_latency[140-159]         =         1013   # Write cmd latency (cycles)
write_latency[160-179]         =         1271   # Write cmd latency (cycles)
write_latency[180-199]         =         1484   # Write cmd latency (cycles)
write_latency[200-]            =       299817   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       309342   # Read request latency (cycles)
read_latency[40-59]            =       143501   # Read request latency (cycles)
read_latency[60-79]            =       145492   # Read request latency (cycles)
read_latency[80-99]            =       106660   # Read request latency (cycles)
read_latency[100-119]          =        90724   # Read request latency (cycles)
read_latency[120-139]          =        81649   # Read request latency (cycles)
read_latency[140-159]          =        69918   # Read request latency (cycles)
read_latency[160-179]          =        61979   # Read request latency (cycles)
read_latency[180-199]          =        55785   # Read request latency (cycles)
read_latency[200-]             =       827370   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.52652e+09   # Write energy
read_energy                    =  7.63026e+09   # Read energy
act_energy                     =  1.25444e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69909e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.71289e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01912e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01732e+09   # Active standby energy rank.1
average_read_latency           =      327.262   # Average read request latency (cycles)
average_interarrival           =      4.54892   # Average request interarrival latency (cycles)
total_energy                   =  2.34935e+10   # Total energy (pJ)
average_power                  =      2349.35   # Average power (mW)
average_bandwidth              =      18.7585   # Average bandwidth
