# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do PROYECTO_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog {C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/BancoRegistros.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:25 on May 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog" C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/BancoRegistros.v 
# -- Compiling module BancoRegistros
# 
# Top level modules:
# 	BancoRegistros
# End time: 20:21:25 on May 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog {C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/buffer1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:25 on May 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog" C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/buffer1.v 
# -- Compiling module buffer1
# 
# Top level modules:
# 	buffer1
# End time: 20:21:26 on May 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog {C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/buffer2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:26 on May 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog" C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/buffer2.v 
# -- Compiling module buffer2
# 
# Top level modules:
# 	buffer2
# End time: 20:21:26 on May 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog {C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/controlAlu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:26 on May 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog" C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/controlAlu.v 
# -- Compiling module controlAlu
# 
# Top level modules:
# 	controlAlu
# End time: 20:21:26 on May 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog {C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:26 on May 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog" C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v 
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 20:21:26 on May 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog {C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/pc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:26 on May 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog" C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 20:21:26 on May 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog {C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/UnidadControl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:27 on May 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog" C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/UnidadControl.v 
# -- Compiling module UnidadControl
# 
# Top level modules:
# 	UnidadControl
# End time: 20:21:27 on May 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog {C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:27 on May 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog" C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:21:27 on May 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog {C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/instrucmemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:27 on May 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog" C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/instrucmemory.v 
# -- Compiling module instrucmemory
# 
# Top level modules:
# 	instrucmemory
# End time: 20:21:27 on May 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# ERROR: No extended dataflow license exists
