{
    "line_num": [
        [
            29,
            34
        ]
    ],
    "blocks": [
        "always @(posedge clk) \nbegin\n    if (PWM_ramp==0)new_pwm<=PWM_in;\n      PWM_ramp <= PWM_ramp + 1'b1;\n      PWM_out<=(new_pwm>PWM_ramp);\nend"
    ]
}