Block Name			X	Y		#Block ID
---------------------------
conv_stencil$ub_conv_stencil_BANK_0_garnet		7	6		#m14
conv_stencil_clkwrk_dsa0$ub_conv_stencil_clkwrk_dsa0_BANK_0_garnet		7	4		#m16
hw_input_global_wrapper_stencil$d_reg__U10$reg0		0	13		#r17
hw_input_global_wrapper_stencil$d_reg__U11$reg0		2	13		#r18
hw_input_global_wrapper_stencil$d_reg__U12$reg0		2	15		#r19
hw_input_global_wrapper_stencil$d_reg__U13$reg0		4	15		#r20
hw_input_global_wrapper_stencil$d_reg__U14$reg0		4	17		#r21
hw_input_global_wrapper_stencil$d_reg__U15$reg0		4	9		#r22
hw_input_global_wrapper_stencil$d_reg__U16$reg0		4	7		#r23
hw_input_global_wrapper_stencil$d_reg__U3$reg0		2	11		#r24
hw_input_global_wrapper_stencil$d_reg__U4$reg0		2	7		#r25
hw_input_global_wrapper_stencil$d_reg__U5$reg0		8	7		#r26
hw_input_global_wrapper_stencil$d_reg__U6$reg0		8	11		#r27
hw_input_global_wrapper_stencil$d_reg__U7$reg0		8	13		#r28
hw_input_global_wrapper_stencil$d_reg__U8$reg0		6	13		#r29
hw_input_global_wrapper_stencil$d_reg__U9$reg0		4	13		#r30
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet		7	14		#m31
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0		3	0		#I0
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg0		4	3		#r33
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		5	0		#I35
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2		6	7		#r36
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg3		6	9		#r37
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg4		6	11		#r38
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg5		4	11		#r39
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg6		6	15		#r40
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		1	0		#i1
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg1		4	1		#r34
op_hcompute_conv_stencil$inner_compute$i2132_i2133_i131		5	4		#p15
op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$_join_i2174_i1808		5	10		#p13
op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$_join_i2166_i364		3	10		#p10
op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_0$_join_i2142_i1110		3	6		#p2
op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_1$_join_i2149_i2127		3	8		#p4
op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_1$_join_i2165_i1808		3	14		#p9
op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_0$_join_i2157_i2127		3	16		#p6
op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_1$_join_i2164_i2127		1	14		#p8
op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_1$_join_i2173_i2127		5	12		#p12
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_2_288_289_i2145_i1461		5	8		#p3
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_4_292_293_i2153_i1461		3	18		#p5
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_6_296_297_i2160_i1461		5	14		#p7
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_8_300_301_i2169_i1461		3	12		#p11
op_hcompute_hw_output_stencil_port_controller_garnet		7	2		#m32
