{'out': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['a',
                    'sel',
                    'in_a',
                    'b',
                    'sel',
                    'in_b',
                    'a',
                    'sel',
                    'b',
                    'sel',
                    'in_a',
                    'in_b']],
         'DLines': ['12:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe79d9e3110>]}}
