{"vcs1":{"timestamp_begin":1731403658.181172580, "rt":14.13, "ut":12.45, "st":0.79}}
{"vcselab":{"timestamp_begin":1731403672.387783195, "rt":3.08, "ut":1.87, "st":0.13}}
{"link":{"timestamp_begin":1731403675.539504431, "rt":0.57, "ut":0.34, "st":0.30}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731403657.477426836}
{"VCS_COMP_START_TIME": 1731403657.477426836}
{"VCS_COMP_END_TIME": 1731403730.103747736}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +define+CG +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 493816}}
{"stitch_vcselab": {"peak_mem": 304404}}
