# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram

![IOC2](https://github.com/vasanthkumarch/Experiment--02-Implementation-of-combinational-logic-/assets/152195759/60eba093-b769-4a8b-8629-336d7b2c5aba)


## Procedure

## Program:

![IOC1](https://github.com/vasanthkumarch/Experiment--02-Implementation-of-combinational-logic-/assets/152195759/ffe846a2-2aa4-4b31-9848-80530c244a7b)



/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.

Developed by: Mohan Raj.C

RegisterNumber:  23014008

*/
## RTL realization
##Truth Table

![Exp2 truthtable](https://github.com/vasanthkumarch/Experiment--02-Implementation-of-combinational-logic-/assets/152195759/9560e4db-a933-4e08-912b-53813b8f2719)



## Output:
## RTL
## Timing Diagram

![wave](https://github.com/vasanthkumarch/Experiment--02-Implementation-of-combinational-logic-/assets/152195759/5b09bb85-cab9-4cd0-a13e-04d74cf12335)



## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
