
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o FinalProject_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui FinalProject_impl_1.udb 
// Netlist created on Mon Dec  4 16:18:32 2023
// Netlist written on Mon Dec  4 16:18:41 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( controllerIn, fpga_clk, ledController, controlClk, controlLatch, 
             rgb, VSYNC, HSYNC );
  input  controllerIn, fpga_clk;
  output [7:0] ledController;
  output controlClk, controlLatch;
  output [5:0] rgb;
  output VSYNC, HSYNC;
  wire   \controller1.slowCount_7__N_51[16] , 
         \controller1.slowCount_7__N_51[15] , \controller1.n5940 , 
         \controller1.slowCount[7] , \controller1.n4172 , 
         \controller1.slowCount[6] , \controller1.clk , 
         \controller1.slowCount_7__N_51[14] , 
         \controller1.slowCount_7__N_51[13] , \controller1.n5937 , 
         \controller1.slowCount[5] , \controller1.n4170 , 
         \controller1.slowCount[4] , \controller1.slowCount_7__N_51[12] , 
         \controller1.slowCount_7__N_51[11] , \controller1.n5934 , 
         \controller1.slowCount[3] , \controller1.n4168 , 
         \controller1.slowCount[2] , \controller1.slowCount_7__N_51[10] , 
         \controller1.slowCount_7__N_51[9] , \controller1.n5931 , 
         \controller1.slowCount[1] , \controller1.n4166 , 
         \controller1.slowCount[0] , \controller1.slowCount_7__N_51[8] , 
         \controller1.slowCount_7__N_51[7] , \controller1.n5928 , 
         \controller1.count[8] , \controller1.n4164 , \controller1.n10 , 
         \controller1.slowCount_7__N_51[6] , 
         \controller1.slowCount_7__N_51[5] , \controller1.n5925 , 
         \controller1.n11 , \controller1.n4162 , \controller1.n12 , 
         \controller1.slowCount_7__N_51[4] , 
         \controller1.slowCount_7__N_51[3] , \controller1.n5922 , 
         \controller1.n13 , \controller1.n4160 , \controller1.n14 , 
         \controller1.slowCount_7__N_51[2] , 
         \controller1.slowCount_7__N_51[1] , \controller1.n5919 , 
         \controller1.n15 , \controller1.n4158 , \controller1.n16 , 
         \controller1.slowCount_7__N_51[0] , \controller1.n5916 , 
         \controller1.n17 , \ledController_pad[0].vcc , \vga_1.col_9__N_31[4] , 
         \vga_1.col_9__N_31[3] , \vga_1.n5949 , \col[4] , \vga_1.n4149 , 
         \col[3] , col_0__N_50, vga_clk, \vga_1.n4151 , \vga_1.col_9__N_31[2] , 
         \vga_1.col_9__N_31[1] , \vga_1.n5946 , \col[2] , \vga_1.n4147 , 
         \vga_1.col[1]_2 , \vga_1.col_9__N_31[0] , \vga_1.n5910 , 
         \vga_1.col[0]_2 , \vga_1.row_9__N_1[9] , \vga_1.n5973 , \vga_1.n4144 , 
         \vga_1.row[9]_2 , row_0__N_29, row_0__N_30, \vga_1.row_9__N_1[8] , 
         \vga_1.row_9__N_1[7] , \vga_1.n5970 , \row[8] , \vga_1.n4142 , 
         \row[7] , \vga_1.row_9__N_1[6] , \vga_1.row_9__N_1[5] , \vga_1.n5967 , 
         \row[6] , \vga_1.n4140 , \row[5] , \vga_1.row_9__N_1[4] , 
         \vga_1.row_9__N_1[3] , \vga_1.n5964 , \row[4] , \vga_1.n4138 , 
         \row[3] , \vga_1.col_9__N_31[9] , \vga_1.n5958 , \vga_1.n4155 , 
         \col[9] , \vga_1.row_9__N_1[2] , \vga_1.row_9__N_1[1] , \vga_1.n5961 , 
         \row[2] , \vga_1.n4136 , \vga_1.row[1]_2 , \vga_1.col_9__N_31[8] , 
         \vga_1.col_9__N_31[7] , \vga_1.n5955 , \col[8] , \vga_1.n4153 , 
         \col[7] , \vga_1.row_9__N_1[0] , \vga_1.n5943 , \vga_1.row[0]_2 , 
         \vga_1.col_9__N_31[6] , \vga_1.col_9__N_31[5] , \vga_1.n5952 , 
         \col[6] , \col[5] , \controller1.intermediate[5].sig_001.FeedThruLUT , 
         \controller1.intermediate[6].sig_000.FeedThruLUT , 
         \controller1.intermediate[5] , \controller1.intermediate[6] , 
         controlClk_c, \controller1.intermediate[7] , 
         \controller1.intermediate[3].sig_003.FeedThruLUT , 
         \controller1.intermediate[4].sig_002.FeedThruLUT , 
         \controller1.intermediate[3] , \controller1.intermediate[4] , 
         \controller1.intermediate[1].sig_005.FeedThruLUT , 
         \controller1.intermediate[2].sig_004.FeedThruLUT , 
         \controller1.intermediate[1] , \controller1.intermediate[2] , 
         \controller1.intermediate_0__N_60 , 
         \controller1.intermediate[0].sig_006.FeedThruLUT , controllerIn_c, 
         \controller1.intermediate[0] , 
         \cube_gen1.backgroundROM1.background_2__N_61[1] , 
         \cube_gen1.backgroundROM1.background_0__N_63 , 
         \cube_gen1.backgroundROM1.n963 , \cube_gen1.backgroundROM1.n3653 , 
         \cube_gen1.backgroundROM1.n5134 , \cube_gen1.backgroundROM1.n5639 , 
         \cube_gen1.backgroundROM1.n961 , \cube_gen1.background[0] , 
         \cube_gen1.background[1] , \cube_gen1.backgroundROM1.n5564 , 
         \cube_gen1.backgroundROM1.n31_c , n1959, 
         \cube_gen1.backgroundROM1.n30 , n4962, 
         \cube_gen1.backgroundROM1.n522 , \cube_gen1.backgroundROM1.n5224 , 
         \cube_gen1.backgroundROM1.n5522 , \cube_gen1.backgroundROM1.n5031 , 
         \cube_gen1.backgroundROM1.n5519 , \cube_gen1.backgroundROM1.n93 , 
         \cube_gen1.backgroundROM1.n5008 , \cube_gen1.backgroundROM1.n15 , 
         \cube_gen1.backgroundROM1.n5030 , \cube_gen1.backgroundROM1.n1428 , 
         \cube_gen1.backgroundROM1.n5534 , \cube_gen1.backgroundROM1.n1405 , 
         \cube_gen1.backgroundROM1.n760 , \cube_gen1.backgroundROM1.n5573 , 
         \cube_gen1.backgroundROM1.n920 , \cube_gen1.backgroundROM1.n3656 , 
         \cube_gen1.backgroundROM1.n5576 , \cube_gen1.backgroundROM1.n546 , 
         \cube_gen1.backgroundROM1.n2119 , \cube_gen1.backgroundROM1.n2223 , 
         \cube_gen1.backgroundROM1.n63_adj_76 , 
         \cube_gen1.backgroundROM1.n2118 , \cube_gen1.backgroundROM1.n1422 , 
         \cube_gen1.backgroundROM1.n4726 , \cube_gen1.backgroundROM1.n837 , 
         n1668, \cube_gen1.backgroundROM1.n812 , \cube_gen1.backgroundROM1.n5 , 
         \cube_gen1.backgroundROM1.n945 , \cube_gen1.backgroundROM1.n934 , 
         \cube_gen1.backgroundROM1.n2481 , \cube_gen1.backgroundROM1.n933 , 
         \cube_gen1.backgroundROM1.n953 , \cube_gen1.backgroundROM1.n4846 , 
         \cube_gen1.backgroundROM1.n3589 , \cube_gen1.backgroundROM1.n6 , 
         \cube_gen1.backgroundROM1.n516 , \cube_gen1.backgroundROM1.n3619 , 
         \cube_gen1.backgroundROM1.n577 , \cube_gen1.backgroundROM1.n1343 , 
         \cube_gen1.backgroundROM1.n125_adj_79 , 
         \cube_gen1.backgroundROM1.n126_adj_74 , 
         \cube_gen1.backgroundROM1.n598 , \cube_gen1.backgroundROM1.n567 , 
         \cube_gen1.backgroundROM1.n3544 , \cube_gen1.backgroundROM1.n614 , 
         \cube_gen1.backgroundROM1.n523 , \cube_gen1.backgroundROM1.n529 , 
         \cube_gen1.backgroundROM1.n3562 , 
         \cube_gen1.backgroundROM1.n5_adj_75 , 
         \cube_gen1.backgroundROM1.n2465 , \cube_gen1.backgroundROM1.n5046 , 
         \cube_gen1.backgroundROM1.n2569 , \cube_gen1.backgroundROM1.n5049 , 
         \cube_gen1.backgroundROM1.n610 , \cube_gen1.backgroundROM1.n5609 , 
         n3645, \cube_gen1.backgroundROM1.n5612 , 
         \cube_gen1.backgroundROM1.n93_adj_83 , 
         \cube_gen1.backgroundROM1.n2312 , \cube_gen1.backgroundROM1.n5092 , 
         n694, \vga_1.n5109 , \vga_1.n5597 , \cube_gen1.backgroundROM1.n1403 , 
         \cube_gen1.backgroundROM1.n5615 , \cube_gen1.backgroundROM1.n3677 , 
         \cube_gen1.backgroundROM1.n5117 , \cube_gen1.backgroundROM1.n2116 , 
         \cube_gen1.backgroundROM1.n5618 , \cube_gen1.backgroundROM1.n127 , 
         \cube_gen1.backgroundROM1.n2570 , \cube_gen1.backgroundROM1.n1650 , 
         \cube_gen1.backgroundROM1.n5063 , \cube_gen1.backgroundROM1.n665 , 
         \cube_gen1.backgroundROM1.n3172 , \cube_gen1.backgroundROM1.n3154 , 
         \cube_gen1.backgroundROM1.n5015 , \cube_gen1.backgroundROM1.n5016 , 
         \cube_gen1.backgroundROM1.n94_adj_78 , 
         \cube_gen1.backgroundROM1.n5507 , \cube_gen1.backgroundROM1.n5012 , 
         \cube_gen1.backgroundROM1.n5013 , 
         \cube_gen1.backgroundROM1.n31_adj_86 , 
         \cube_gen1.backgroundROM1.n5561 , \cube_gen1.backgroundROM1.n804 , 
         \cube_gen1.backgroundROM1.n5024 , \cube_gen1.backgroundROM1.n649 , 
         \cube_gen1.backgroundROM1.n651 , \cube_gen1.backgroundROM1.n5636 , 
         \cube_gen1.backgroundROM1.n647 , \cube_gen1.backgroundROM1.n655 , 
         \cube_gen1.backgroundROM1.n1334 , \cube_gen1.backgroundROM1.n5588 , 
         \cube_gen1.backgroundROM1.n5585 , \cube_gen1.backgroundROM1.n540 , 
         \cube_gen1.backgroundROM1.n5056 , \cube_gen1.backgroundROM1.n5089 , 
         \cube_gen1.backgroundROM1.n2261 , \cube_gen1.backgroundROM1.n5555 , 
         \cube_gen1.backgroundROM1.n5558 , \cube_gen1.backgroundROM1.n1420 , 
         \cube_gen1.backgroundROM1.n5090 , \cube_gen1.backgroundROM1.n737 , 
         \cube_gen1.backgroundROM1.n680 , \cube_gen1.backgroundROM1.n678 , 
         \cube_gen1.backgroundROM1.n5078 , \cube_gen1.backgroundROM1.n5079 , 
         \cube_gen1.backgroundROM1.n5603 , \cube_gen1.backgroundROM1.n681 , 
         \cube_gen1.backgroundROM1.n682 , \cube_gen1.backgroundROM1.n4972 , 
         \cube_gen1.backgroundROM1.n666 , \cube_gen1.backgroundROM1.n5062 , 
         \cube_gen1.backgroundROM1.n5549 , \cube_gen1.backgroundROM1.n5097 , 
         \cube_gen1.backgroundROM1.n668 , \cube_gen1.backgroundROM1.n5552 , 
         \cube_gen1.backgroundROM1.n1406 , \cube_gen1.backgroundROM1.n5005 , 
         \cube_gen1.backgroundROM1.n5501 , \cube_gen1.backgroundROM1.n1408 , 
         \cube_gen1.backgroundROM1.n5504 , \cube_gen1.backgroundROM1.n5071 , 
         \cube_gen1.backgroundROM1.n5072 , \cube_gen1.backgroundROM1.n22 , 
         \cube_gen1.backgroundROM1.n5537 , \cube_gen1.backgroundROM1.n5065 , 
         \cube_gen1.backgroundROM1.n5066 , \cube_gen1.backgroundROM1.n1407 , 
         \cube_gen1.backgroundROM1.n613 , \cube_gen1.backgroundROM1.n530 , 
         \cube_gen1.backgroundROM1.n725 , \cube_gen1.backgroundROM1.n5591 , 
         \cube_gen1.backgroundROM1.n5633 , \cube_gen1.backgroundROM1.n5594 , 
         \cube_gen1.backgroundROM1.n1328 , 
         \cube_gen1.backgroundROM1.n31_adj_85 , 
         \cube_gen1.backgroundROM1.n30_adj_84 , 
         \cube_gen1.backgroundROM1.n5495 , \cube_gen1.backgroundROM1.n788 , 
         \cube_gen1.backgroundROM1.n576 , \cube_gen1.backgroundROM1.n5498 , 
         \cube_gen1.backgroundROM1.n675 , \cube_gen1.backgroundROM1.n5531 , 
         \cube_gen1.backgroundROM1.n11 , \cube_gen1.backgroundROM1.n5102 , 
         \cube_gen1.backgroundROM1.n777 , \cube_gen1.backgroundROM1.n125 , 
         \cube_gen1.backgroundROM1.n784 , n2470, 
         \cube_gen1.backgroundROM1.n5042 , \cube_gen1.backgroundROM1.n5525 , 
         \cube_gen1.backgroundROM1.n672 , \cube_gen1.backgroundROM1.n5582 , 
         n3637, \cube_gen1.backgroundROM1.n5579 , 
         \cube_gen1.backgroundROM1.n5123 , \cube_gen1.backgroundROM1.n782 , 
         \cube_gen1.backgroundROM1.n790 , \cube_gen1.backgroundROM1.n686 , 
         \cube_gen1.backgroundROM1.n5059 , \cube_gen1.backgroundROM1.n2363 , 
         \cube_gen1.backgroundROM1.n5513 , \cube_gen1.backgroundROM1.n5516 , 
         \cube_gen1.backgroundROM1.n5087 , \cube_gen1.backgroundROM1.n688 , 
         \cube_gen1.backgroundROM1.n5055 , \cube_gen1.backgroundROM1.n5060 , 
         n1775, \cube_gen1.backgroundROM1.n5543 , 
         \cube_gen1.backgroundROM1.n2538 , \cube_gen1.backgroundROM1.n5546 , 
         \cube_gen1.backgroundROM1.n5099 , \cube_gen1.backgroundROM1.n1326 , 
         \cube_gen1.backgroundROM1.n5104 , \cube_gen1.backgroundROM1.n5567 , 
         \cube_gen1.backgroundROM1.n5630 , \cube_gen1.backgroundROM1.n5570 , 
         \cube_gen1.backgroundROM1.n5064 , \cube_gen1.backgroundROM1.n4950 , 
         \cube_gen1.backgroundROM1.n5627 , \cube_gen1.backgroundROM1.n5127 , 
         \cube_gen1.backgroundROM1.n5125 , \cube_gen1.backgroundROM1.n5126 , 
         \cube_gen1.backgroundROM1.n15_adj_77 , 
         \cube_gen1.backgroundROM1.n5621 , 
         \cube_gen1.backgroundROM1.n127_adj_82 , 
         \cube_gen1.backgroundROM1.n5044 , n5624, n4961, \vga_1.n5600 , 
         \vga_1.n4715 , controlLatch_c, ledController_c_5, ledController_c_0, 
         \controller1.controlLatch_c_N_70 , \controller1.controlClk_c_N_71 , 
         \vga_1.n6 , \vga_1.n4852 , \vga_1.n12 , \vga_1.n4832 , 
         \cube_gen1.background[2] , rgb_c_0_N_69, rgb_c_2, 
         \cube_gen1.backgroundROM1.n2477 , \cube_gen1.backgroundROM1.n739 , 
         \cube_gen1.backgroundROM1.n5116 , \cube_gen1.backgroundROM1.n5070 , 
         n1845, \cube_gen1.backgroundROM1.n18 , 
         \cube_gen1.backgroundROM1.n93_adj_81 , n2360, 
         \cube_gen1.backgroundROM1.n63 , n31, \cube_gen1.backgroundROM1.n538 , 
         \cube_gen1.backgroundROM1.n1329 , \cube_gen1.backgroundROM1.n2246 , 
         \cube_gen1.backgroundROM1.n4723 , n21, \vga_1.n29 , 
         \cube_gen1.backgroundROM1.n959 , \cube_gen1.backgroundROM1.n3649 , 
         \cube_gen1.backgroundROM1.n3665 , \cube_gen1.backgroundROM1.n888 , 
         \cube_gen1.backgroundROM1.n5085 , \cube_gen1.backgroundROM1.n5082 , 
         n1867, \cube_gen1.backgroundROM1.n3169 , 
         \cube_gen1.backgroundROM1.n8 , \cube_gen1.backgroundROM1.n592 , 
         \cube_gen1.backgroundROM1.n5096 , \cube_gen1.backgroundROM1.n2002 , 
         \cube_gen1.backgroundROM1.n1777 , \cube_gen1.backgroundROM1.n744 , 
         n2348, \cube_gen1.backgroundROM1.n126 , 
         \cube_gen1.backgroundROM1.n63_adj_73 , 
         \cube_gen1.backgroundROM1.n3564 , \cube_gen1.backgroundROM1.n3595 , 
         \cube_gen1.backgroundROM1.n3613 , \cube_gen1.backgroundROM1.n3627 , 
         \cube_gen1.backgroundROM1.n559 , \cube_gen1.backgroundROM1.n3591 , 
         \cube_gen1.backgroundROM1.n726 , \cube_gen1.backgroundROM1.n85 , 
         \cube_gen1.backgroundROM1.n597 , \cube_gen1.backgroundROM1.n2472 , 
         \cube_gen1.backgroundROM1.n3631 , \cube_gen1.backgroundROM1.n1789 , 
         \cube_gen1.backgroundROM1.n94 , \cube_gen1.backgroundROM1.n5041 , 
         \cube_gen1.backgroundROM1.n557 , \cube_gen1.backgroundROM1.n1947 , 
         \cube_gen1.backgroundROM1.n4839 , \cube_gen1.backgroundROM1.n2509 , 
         HSYNC_c_N_64, \cube_gen1.backgroundROM1.n46 , 
         \cube_gen1.backgroundROM1.n2369 , 
         \cube_gen1.backgroundROM1.n30_adj_80 , 
         \cube_gen1.backgroundROM1.n2003 , \cube_gen1.backgroundROM1.n4854 , 
         \cube_gen1.backgroundROM1.n1341 , \cube_gen1.backgroundROM1.n1342 , 
         \cube_gen1.backgroundROM1.n3669 , \cube_gen1.backgroundROM1.n775 , 
         \cube_gen1.backgroundROM1.n802 , n5037, 
         \cube_gen1.backgroundROM1.n1333 , \cube_gen1.backgroundROM1.n4381 , 
         \vga_1.HSYNC_c_N_65 , HSYNC_c, \cube_gen1.backgroundROM1.n4951 , 
         \cube_gen1.backgroundROM1.n957 , \cube_gen1.backgroundROM1.n2482 , 
         \cube_gen1.backgroundROM1.n5112 , \cube_gen1.backgroundROM1.n2495 , 
         \vga_1.n5026 , n2315, \vga_1.VSYNC_c_N_66 , 
         \cube_gen1.backgroundROM1.n660 , \cube_gen1.backgroundROM1.n3685 , 
         \vga_1.n26 , \vga_1.n2351 , \vga_1.n4848 , VSYNC_c, 
         \cube_gen1.backgroundROM1.background_2__N_61[2] , rgb_c_0, rgb_c_1, 
         GND_net, ledController_c_7, ledController_c_6, ledController_c_3, 
         ledController_c_1, ledController_c_4, ledController_c_2, fpga_clk_c, 
         \mypll_1.lscc_pll_inst.feedback_w ;

  controller1_SLICE_0 \controller1.SLICE_0 ( 
    .DI1(\controller1.slowCount_7__N_51[16] ), 
    .DI0(\controller1.slowCount_7__N_51[15] ), .D1(\controller1.n5940 ), 
    .C1(\controller1.slowCount[7] ), .D0(\controller1.n4172 ), 
    .C0(\controller1.slowCount[6] ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n4172 ), .CIN1(\controller1.n5940 ), 
    .Q0(\controller1.slowCount[6] ), .Q1(\controller1.slowCount[7] ), 
    .F0(\controller1.slowCount_7__N_51[15] ), 
    .F1(\controller1.slowCount_7__N_51[16] ), .COUT0(\controller1.n5940 ));
  controller1_SLICE_1 \controller1.SLICE_1 ( 
    .DI1(\controller1.slowCount_7__N_51[14] ), 
    .DI0(\controller1.slowCount_7__N_51[13] ), .D1(\controller1.n5937 ), 
    .C1(\controller1.slowCount[5] ), .D0(\controller1.n4170 ), 
    .C0(\controller1.slowCount[4] ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n4170 ), .CIN1(\controller1.n5937 ), 
    .Q0(\controller1.slowCount[4] ), .Q1(\controller1.slowCount[5] ), 
    .F0(\controller1.slowCount_7__N_51[13] ), 
    .F1(\controller1.slowCount_7__N_51[14] ), .COUT1(\controller1.n4172 ), 
    .COUT0(\controller1.n5937 ));
  controller1_SLICE_2 \controller1.SLICE_2 ( 
    .DI1(\controller1.slowCount_7__N_51[12] ), 
    .DI0(\controller1.slowCount_7__N_51[11] ), .D1(\controller1.n5934 ), 
    .C1(\controller1.slowCount[3] ), .D0(\controller1.n4168 ), 
    .C0(\controller1.slowCount[2] ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n4168 ), .CIN1(\controller1.n5934 ), 
    .Q0(\controller1.slowCount[2] ), .Q1(\controller1.slowCount[3] ), 
    .F0(\controller1.slowCount_7__N_51[11] ), 
    .F1(\controller1.slowCount_7__N_51[12] ), .COUT1(\controller1.n4170 ), 
    .COUT0(\controller1.n5934 ));
  controller1_SLICE_3 \controller1.SLICE_3 ( 
    .DI1(\controller1.slowCount_7__N_51[10] ), 
    .DI0(\controller1.slowCount_7__N_51[9] ), .D1(\controller1.n5931 ), 
    .C1(\controller1.slowCount[1] ), .D0(\controller1.n4166 ), 
    .C0(\controller1.slowCount[0] ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n4166 ), .CIN1(\controller1.n5931 ), 
    .Q0(\controller1.slowCount[0] ), .Q1(\controller1.slowCount[1] ), 
    .F0(\controller1.slowCount_7__N_51[9] ), 
    .F1(\controller1.slowCount_7__N_51[10] ), .COUT1(\controller1.n4168 ), 
    .COUT0(\controller1.n5931 ));
  controller1_SLICE_4 \controller1.SLICE_4 ( 
    .DI1(\controller1.slowCount_7__N_51[8] ), 
    .DI0(\controller1.slowCount_7__N_51[7] ), .D1(\controller1.n5928 ), 
    .C1(\controller1.count[8] ), .D0(\controller1.n4164 ), 
    .C0(\controller1.n10 ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n4164 ), .CIN1(\controller1.n5928 ), 
    .Q0(\controller1.n10 ), .Q1(\controller1.count[8] ), 
    .F0(\controller1.slowCount_7__N_51[7] ), 
    .F1(\controller1.slowCount_7__N_51[8] ), .COUT1(\controller1.n4166 ), 
    .COUT0(\controller1.n5928 ));
  controller1_SLICE_5 \controller1.SLICE_5 ( 
    .DI1(\controller1.slowCount_7__N_51[6] ), 
    .DI0(\controller1.slowCount_7__N_51[5] ), .D1(\controller1.n5925 ), 
    .C1(\controller1.n11 ), .D0(\controller1.n4162 ), .C0(\controller1.n12 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n4162 ), 
    .CIN1(\controller1.n5925 ), .Q0(\controller1.n12 ), .Q1(\controller1.n11 ), 
    .F0(\controller1.slowCount_7__N_51[5] ), 
    .F1(\controller1.slowCount_7__N_51[6] ), .COUT1(\controller1.n4164 ), 
    .COUT0(\controller1.n5925 ));
  controller1_SLICE_6 \controller1.SLICE_6 ( 
    .DI1(\controller1.slowCount_7__N_51[4] ), 
    .DI0(\controller1.slowCount_7__N_51[3] ), .D1(\controller1.n5922 ), 
    .C1(\controller1.n13 ), .D0(\controller1.n4160 ), .C0(\controller1.n14 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n4160 ), 
    .CIN1(\controller1.n5922 ), .Q0(\controller1.n14 ), .Q1(\controller1.n13 ), 
    .F0(\controller1.slowCount_7__N_51[3] ), 
    .F1(\controller1.slowCount_7__N_51[4] ), .COUT1(\controller1.n4162 ), 
    .COUT0(\controller1.n5922 ));
  controller1_SLICE_7 \controller1.SLICE_7 ( 
    .DI1(\controller1.slowCount_7__N_51[2] ), 
    .DI0(\controller1.slowCount_7__N_51[1] ), .D1(\controller1.n5919 ), 
    .C1(\controller1.n15 ), .D0(\controller1.n4158 ), .C0(\controller1.n16 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n4158 ), 
    .CIN1(\controller1.n5919 ), .Q0(\controller1.n16 ), .Q1(\controller1.n15 ), 
    .F0(\controller1.slowCount_7__N_51[1] ), 
    .F1(\controller1.slowCount_7__N_51[2] ), .COUT1(\controller1.n4160 ), 
    .COUT0(\controller1.n5919 ));
  controller1_SLICE_8 \controller1.SLICE_8 ( 
    .DI1(\controller1.slowCount_7__N_51[0] ), .D1(\controller1.n5916 ), 
    .C1(\controller1.n17 ), .B1(\ledController_pad[0].vcc ), 
    .CLK(\controller1.clk ), .CIN1(\controller1.n5916 ), 
    .Q1(\controller1.n17 ), .F1(\controller1.slowCount_7__N_51[0] ), 
    .COUT1(\controller1.n4158 ), .COUT0(\controller1.n5916 ));
  vga_1_SLICE_9 \vga_1.SLICE_9 ( .DI1(\vga_1.col_9__N_31[4] ), 
    .DI0(\vga_1.col_9__N_31[3] ), .D1(\vga_1.n5949 ), .C1(\col[4] ), 
    .D0(\vga_1.n4149 ), .C0(\col[3] ), .LSR(col_0__N_50), .CLK(vga_clk), 
    .CIN0(\vga_1.n4149 ), .CIN1(\vga_1.n5949 ), .Q0(\col[3] ), .Q1(\col[4] ), 
    .F0(\vga_1.col_9__N_31[3] ), .F1(\vga_1.col_9__N_31[4] ), 
    .COUT1(\vga_1.n4151 ), .COUT0(\vga_1.n5949 ));
  vga_1_SLICE_10 \vga_1.SLICE_10 ( .DI1(\vga_1.col_9__N_31[2] ), 
    .DI0(\vga_1.col_9__N_31[1] ), .D1(\vga_1.n5946 ), .C1(\col[2] ), 
    .D0(\vga_1.n4147 ), .C0(\vga_1.col[1]_2 ), .LSR(col_0__N_50), 
    .CLK(vga_clk), .CIN0(\vga_1.n4147 ), .CIN1(\vga_1.n5946 ), 
    .Q0(\vga_1.col[1]_2 ), .Q1(\col[2] ), .F0(\vga_1.col_9__N_31[1] ), 
    .F1(\vga_1.col_9__N_31[2] ), .COUT1(\vga_1.n4149 ), .COUT0(\vga_1.n5946 ));
  vga_1_SLICE_11 \vga_1.SLICE_11 ( .DI1(\vga_1.col_9__N_31[0] ), 
    .D1(\vga_1.n5910 ), .C1(\vga_1.col[0]_2 ), .B1(\ledController_pad[0].vcc ), 
    .LSR(col_0__N_50), .CLK(vga_clk), .CIN1(\vga_1.n5910 ), 
    .Q1(\vga_1.col[0]_2 ), .F1(\vga_1.col_9__N_31[0] ), .COUT1(\vga_1.n4147 ), 
    .COUT0(\vga_1.n5910 ));
  vga_1_SLICE_12 \vga_1.SLICE_12 ( .DI0(\vga_1.row_9__N_1[9] ), 
    .D1(\vga_1.n5973 ), .D0(\vga_1.n4144 ), .B0(\vga_1.row[9]_2 ), 
    .CE(row_0__N_29), .LSR(row_0__N_30), .CLK(vga_clk), .CIN0(\vga_1.n4144 ), 
    .CIN1(\vga_1.n5973 ), .Q0(\vga_1.row[9]_2 ), .F0(\vga_1.row_9__N_1[9] ), 
    .COUT0(\vga_1.n5973 ));
  vga_1_SLICE_13 \vga_1.SLICE_13 ( .DI1(\vga_1.row_9__N_1[8] ), 
    .DI0(\vga_1.row_9__N_1[7] ), .D1(\vga_1.n5970 ), .B1(\row[8] ), 
    .D0(\vga_1.n4142 ), .B0(\row[7] ), .CE(row_0__N_29), .LSR(row_0__N_30), 
    .CLK(vga_clk), .CIN0(\vga_1.n4142 ), .CIN1(\vga_1.n5970 ), .Q0(\row[7] ), 
    .Q1(\row[8] ), .F0(\vga_1.row_9__N_1[7] ), .F1(\vga_1.row_9__N_1[8] ), 
    .COUT1(\vga_1.n4144 ), .COUT0(\vga_1.n5970 ));
  vga_1_SLICE_14 \vga_1.SLICE_14 ( .DI1(\vga_1.row_9__N_1[6] ), 
    .DI0(\vga_1.row_9__N_1[5] ), .D1(\vga_1.n5967 ), .B1(\row[6] ), 
    .D0(\vga_1.n4140 ), .B0(\row[5] ), .CE(row_0__N_29), .LSR(row_0__N_30), 
    .CLK(vga_clk), .CIN0(\vga_1.n4140 ), .CIN1(\vga_1.n5967 ), .Q0(\row[5] ), 
    .Q1(\row[6] ), .F0(\vga_1.row_9__N_1[5] ), .F1(\vga_1.row_9__N_1[6] ), 
    .COUT1(\vga_1.n4142 ), .COUT0(\vga_1.n5967 ));
  vga_1_SLICE_15 \vga_1.SLICE_15 ( .DI1(\vga_1.row_9__N_1[4] ), 
    .DI0(\vga_1.row_9__N_1[3] ), .D1(\vga_1.n5964 ), .B1(\row[4] ), 
    .D0(\vga_1.n4138 ), .B0(\row[3] ), .CE(row_0__N_29), .LSR(row_0__N_30), 
    .CLK(vga_clk), .CIN0(\vga_1.n4138 ), .CIN1(\vga_1.n5964 ), .Q0(\row[3] ), 
    .Q1(\row[4] ), .F0(\vga_1.row_9__N_1[3] ), .F1(\vga_1.row_9__N_1[4] ), 
    .COUT1(\vga_1.n4140 ), .COUT0(\vga_1.n5964 ));
  vga_1_SLICE_16 \vga_1.SLICE_16 ( .DI0(\vga_1.col_9__N_31[9] ), 
    .D1(\vga_1.n5958 ), .D0(\vga_1.n4155 ), .C0(\col[9] ), .LSR(col_0__N_50), 
    .CLK(vga_clk), .CIN0(\vga_1.n4155 ), .CIN1(\vga_1.n5958 ), .Q0(\col[9] ), 
    .F0(\vga_1.col_9__N_31[9] ), .COUT0(\vga_1.n5958 ));
  vga_1_SLICE_17 \vga_1.SLICE_17 ( .DI1(\vga_1.row_9__N_1[2] ), 
    .DI0(\vga_1.row_9__N_1[1] ), .D1(\vga_1.n5961 ), .B1(\row[2] ), 
    .D0(\vga_1.n4136 ), .B0(\vga_1.row[1]_2 ), .CE(row_0__N_29), 
    .LSR(row_0__N_30), .CLK(vga_clk), .CIN0(\vga_1.n4136 ), 
    .CIN1(\vga_1.n5961 ), .Q0(\vga_1.row[1]_2 ), .Q1(\row[2] ), 
    .F0(\vga_1.row_9__N_1[1] ), .F1(\vga_1.row_9__N_1[2] ), 
    .COUT1(\vga_1.n4138 ), .COUT0(\vga_1.n5961 ));
  vga_1_SLICE_18 \vga_1.SLICE_18 ( .DI1(\vga_1.col_9__N_31[8] ), 
    .DI0(\vga_1.col_9__N_31[7] ), .D1(\vga_1.n5955 ), .C1(\col[8] ), 
    .D0(\vga_1.n4153 ), .C0(\col[7] ), .LSR(col_0__N_50), .CLK(vga_clk), 
    .CIN0(\vga_1.n4153 ), .CIN1(\vga_1.n5955 ), .Q0(\col[7] ), .Q1(\col[8] ), 
    .F0(\vga_1.col_9__N_31[7] ), .F1(\vga_1.col_9__N_31[8] ), 
    .COUT1(\vga_1.n4155 ), .COUT0(\vga_1.n5955 ));
  vga_1_SLICE_19 \vga_1.SLICE_19 ( .DI1(\vga_1.row_9__N_1[0] ), 
    .D1(\vga_1.n5943 ), .C1(\ledController_pad[0].vcc ), .B1(\vga_1.row[0]_2 ), 
    .CE(row_0__N_29), .LSR(row_0__N_30), .CLK(vga_clk), .CIN1(\vga_1.n5943 ), 
    .Q1(\vga_1.row[0]_2 ), .F1(\vga_1.row_9__N_1[0] ), .COUT1(\vga_1.n4136 ), 
    .COUT0(\vga_1.n5943 ));
  vga_1_SLICE_20 \vga_1.SLICE_20 ( .DI1(\vga_1.col_9__N_31[6] ), 
    .DI0(\vga_1.col_9__N_31[5] ), .D1(\vga_1.n5952 ), .C1(\col[6] ), 
    .D0(\vga_1.n4151 ), .C0(\col[5] ), .LSR(col_0__N_50), .CLK(vga_clk), 
    .CIN0(\vga_1.n4151 ), .CIN1(\vga_1.n5952 ), .Q0(\col[5] ), .Q1(\col[6] ), 
    .F0(\vga_1.col_9__N_31[5] ), .F1(\vga_1.col_9__N_31[6] ), 
    .COUT1(\vga_1.n4153 ), .COUT0(\vga_1.n5952 ));
  controller1_SLICE_21 \controller1.SLICE_21 ( 
    .DI1(\controller1.intermediate[5].sig_001.FeedThruLUT ), 
    .DI0(\controller1.intermediate[6].sig_000.FeedThruLUT ), 
    .D1(\controller1.intermediate[5] ), .D0(\controller1.intermediate[6] ), 
    .CLK(controlClk_c), .Q0(\controller1.intermediate[7] ), 
    .Q1(\controller1.intermediate[6] ), 
    .F0(\controller1.intermediate[6].sig_000.FeedThruLUT ), 
    .F1(\controller1.intermediate[5].sig_001.FeedThruLUT ));
  controller1_SLICE_23 \controller1.SLICE_23 ( 
    .DI1(\controller1.intermediate[3].sig_003.FeedThruLUT ), 
    .DI0(\controller1.intermediate[4].sig_002.FeedThruLUT ), 
    .D1(\controller1.intermediate[3] ), .D0(\controller1.intermediate[4] ), 
    .CLK(controlClk_c), .Q0(\controller1.intermediate[5] ), 
    .Q1(\controller1.intermediate[4] ), 
    .F0(\controller1.intermediate[4].sig_002.FeedThruLUT ), 
    .F1(\controller1.intermediate[3].sig_003.FeedThruLUT ));
  controller1_SLICE_25 \controller1.SLICE_25 ( 
    .DI1(\controller1.intermediate[1].sig_005.FeedThruLUT ), 
    .DI0(\controller1.intermediate[2].sig_004.FeedThruLUT ), 
    .D1(\controller1.intermediate[1] ), .D0(\controller1.intermediate[2] ), 
    .CLK(controlClk_c), .Q0(\controller1.intermediate[3] ), 
    .Q1(\controller1.intermediate[2] ), 
    .F0(\controller1.intermediate[2].sig_004.FeedThruLUT ), 
    .F1(\controller1.intermediate[1].sig_005.FeedThruLUT ));
  controller1_SLICE_27 \controller1.SLICE_27 ( 
    .DI1(\controller1.intermediate_0__N_60 ), 
    .DI0(\controller1.intermediate[0].sig_006.FeedThruLUT ), 
    .D1(controllerIn_c), .D0(\controller1.intermediate[0] ), 
    .CLK(controlClk_c), .Q0(\controller1.intermediate[1] ), 
    .Q1(\controller1.intermediate[0] ), 
    .F0(\controller1.intermediate[0].sig_006.FeedThruLUT ), 
    .F1(\controller1.intermediate_0__N_60 ));
  cube_gen1_backgroundROM1_SLICE_29 \cube_gen1.backgroundROM1.SLICE_29 ( 
    .DI1(\cube_gen1.backgroundROM1.background_2__N_61[1] ), 
    .DI0(\cube_gen1.backgroundROM1.background_0__N_63 ), 
    .D1(\cube_gen1.backgroundROM1.n963 ), 
    .C1(\cube_gen1.backgroundROM1.n3653 ), .B1(\row[8] ), 
    .D0(\cube_gen1.backgroundROM1.n5134 ), 
    .C0(\cube_gen1.backgroundROM1.n5639 ), 
    .B0(\cube_gen1.backgroundROM1.n961 ), .A0(\row[8] ), .CLK(vga_clk), 
    .Q0(\cube_gen1.background[0] ), .Q1(\cube_gen1.background[1] ), 
    .F0(\cube_gen1.backgroundROM1.background_0__N_63 ), 
    .F1(\cube_gen1.backgroundROM1.background_2__N_61[1] ));
  cube_gen1_backgroundROM1_SLICE_32 \cube_gen1.backgroundROM1.SLICE_32 ( 
    .D1(\cube_gen1.backgroundROM1.n5564 ), 
    .C1(\cube_gen1.backgroundROM1.n31_c ), .B1(n1959), .A1(\col[9] ), 
    .D0(\cube_gen1.backgroundROM1.n30 ), .C0(\col[6] ), .B0(\col[5] ), 
    .A0(\col[4] ), .F0(\cube_gen1.backgroundROM1.n31_c ), .F1(n4962));
  cube_gen1_backgroundROM1_SLICE_33 \cube_gen1.backgroundROM1.SLICE_33 ( 
    .D1(\col[6] ), .C1(\cube_gen1.backgroundROM1.n30 ), .D0(\col[2] ), 
    .C0(\col[3] ), .B0(\col[5] ), .A0(\col[4] ), 
    .F0(\cube_gen1.backgroundROM1.n30 ), .F1(\cube_gen1.backgroundROM1.n522 ));
  cube_gen1_backgroundROM1_SLICE_34 \cube_gen1.backgroundROM1.SLICE_34 ( 
    .D1(\cube_gen1.backgroundROM1.n5224 ), 
    .C1(\cube_gen1.backgroundROM1.n5522 ), .A1(\col[8] ), 
    .D0(\cube_gen1.backgroundROM1.n5031 ), 
    .C0(\cube_gen1.backgroundROM1.n5519 ), .B0(\cube_gen1.backgroundROM1.n93 ), 
    .A0(\col[7] ), .F0(\cube_gen1.backgroundROM1.n5522 ), 
    .F1(\cube_gen1.backgroundROM1.n5008 ));
  cube_gen1_backgroundROM1_SLICE_35 \cube_gen1.backgroundROM1.SLICE_35 ( 
    .D1(\col[7] ), .C1(\cube_gen1.backgroundROM1.n15 ), .B1(\col[6] ), 
    .A1(\cube_gen1.backgroundROM1.n5030 ), .D0(\col[2] ), .C0(\col[5] ), 
    .B0(\col[3] ), .A0(\col[4] ), .F0(\cube_gen1.backgroundROM1.n15 ), 
    .F1(\cube_gen1.backgroundROM1.n5519 ));
  cube_gen1_backgroundROM1_SLICE_36 \cube_gen1.backgroundROM1.SLICE_36 ( 
    .D1(\row[3] ), .C1(\cube_gen1.backgroundROM1.n1428 ), .B1(\row[4] ), 
    .A1(\cube_gen1.backgroundROM1.n5534 ), 
    .D0(\cube_gen1.backgroundROM1.n1405 ), 
    .C0(\cube_gen1.backgroundROM1.n760 ), .B0(\col[9] ), 
    .F0(\cube_gen1.backgroundROM1.n1428 ), 
    .F1(\cube_gen1.backgroundROM1.n5573 ));
  cube_gen1_backgroundROM1_SLICE_37 \cube_gen1.backgroundROM1.SLICE_37 ( 
    .D0(\cube_gen1.backgroundROM1.n920 ), 
    .C0(\cube_gen1.backgroundROM1.n3656 ), 
    .B0(\cube_gen1.backgroundROM1.n5573 ), .A0(\row[4] ), 
    .F0(\cube_gen1.backgroundROM1.n5576 ));
  cube_gen1_backgroundROM1_SLICE_38 \cube_gen1.backgroundROM1.SLICE_38 ( 
    .D1(\cube_gen1.backgroundROM1.n546 ), 
    .C1(\cube_gen1.backgroundROM1.n2119 ), .B1(\col[9] ), 
    .A1(\cube_gen1.backgroundROM1.n2223 ), 
    .D0(\cube_gen1.backgroundROM1.n63_adj_76 ), 
    .C0(\cube_gen1.backgroundROM1.n2118 ), .B0(\col[8] ), 
    .A0(\cube_gen1.backgroundROM1.n546 ), 
    .F0(\cube_gen1.backgroundROM1.n2119 ), 
    .F1(\cube_gen1.backgroundROM1.n1422 ));
  cube_gen1_backgroundROM1_SLICE_40 \cube_gen1.backgroundROM1.SLICE_40 ( 
    .D1(\cube_gen1.backgroundROM1.n4726 ), 
    .C1(\cube_gen1.backgroundROM1.n837 ), .B1(n1668), .A1(\row[2] ), 
    .D0(\col[8] ), .C0(\cube_gen1.backgroundROM1.n4726 ), .B0(\col[7] ), 
    .A0(\cube_gen1.backgroundROM1.n812 ), .F0(\cube_gen1.backgroundROM1.n837 ), 
    .F1(\cube_gen1.backgroundROM1.n5 ));
  cube_gen1_backgroundROM1_SLICE_42 \cube_gen1.backgroundROM1.SLICE_42 ( 
    .D1(\row[5] ), .C1(\cube_gen1.backgroundROM1.n945 ), .B1(\row[4] ), 
    .A1(\cube_gen1.backgroundROM1.n934 ), .D0(\row[4] ), 
    .C0(\cube_gen1.backgroundROM1.n2481 ), 
    .A0(\cube_gen1.backgroundROM1.n933 ), .F0(\cube_gen1.backgroundROM1.n945 ), 
    .F1(\cube_gen1.backgroundROM1.n953 ));
  cube_gen1_backgroundROM1_SLICE_44 \cube_gen1.backgroundROM1.SLICE_44 ( 
    .D1(\cube_gen1.backgroundROM1.n4846 ), 
    .C1(\cube_gen1.backgroundROM1.n3589 ), .B1(\col[6] ), .A1(\col[7] ), 
    .D0(\col[2] ), .C0(\col[3] ), .B0(\col[5] ), .A0(\col[4] ), 
    .F0(\cube_gen1.backgroundROM1.n3589 ), 
    .F1(\cube_gen1.backgroundROM1.n5224 ));
  cube_gen1_backgroundROM1_SLICE_45 \cube_gen1.backgroundROM1.SLICE_45 ( 
    .D1(\col[6] ), .C1(\cube_gen1.backgroundROM1.n6 ), .B1(\col[4] ), 
    .A1(\col[5] ), .D0(\col[2] ), .C0(\col[3] ), 
    .F0(\cube_gen1.backgroundROM1.n6 ), .F1(\cube_gen1.backgroundROM1.n4846 ));
  cube_gen1_backgroundROM1_SLICE_46 \cube_gen1.backgroundROM1.SLICE_46 ( 
    .D1(\col[6] ), .C1(\col[5] ), .D0(\cube_gen1.backgroundROM1.n516 ), 
    .C0(\cube_gen1.backgroundROM1.n3619 ), .B0(\col[5] ), .A0(\col[6] ), 
    .F0(\cube_gen1.backgroundROM1.n577 ), 
    .F1(\cube_gen1.backgroundROM1.n1343 ));
  cube_gen1_backgroundROM1_SLICE_47 \cube_gen1.backgroundROM1.SLICE_47 ( 
    .D1(\cube_gen1.backgroundROM1.n30 ), .C1(\cube_gen1.backgroundROM1.n516 ), 
    .A1(\col[6] ), .D0(\col[2] ), .C0(\col[3] ), .B0(\col[5] ), .A0(\col[4] ), 
    .F0(\cube_gen1.backgroundROM1.n516 ), 
    .F1(\cube_gen1.backgroundROM1.n125_adj_79 ));
  cube_gen1_backgroundROM1_SLICE_48 \cube_gen1.backgroundROM1.SLICE_48 ( 
    .D1(\cube_gen1.backgroundROM1.n126_adj_74 ), 
    .C1(\cube_gen1.backgroundROM1.n598 ), .B1(\col[8] ), 
    .D0(\cube_gen1.backgroundROM1.n567 ), 
    .C0(\cube_gen1.backgroundROM1.n3544 ), .B0(\col[6] ), .A0(\col[7] ), 
    .F0(\cube_gen1.backgroundROM1.n598 ), .F1(\cube_gen1.backgroundROM1.n614 ));
  cube_gen1_backgroundROM1_SLICE_49 \cube_gen1.backgroundROM1.SLICE_49 ( 
    .D1(\cube_gen1.backgroundROM1.n523 ), 
    .C1(\cube_gen1.backgroundROM1.n3544 ), .B1(\col[8] ), .A1(\col[7] ), 
    .D0(\col[6] ), .C0(\col[5] ), .B0(\col[4] ), 
    .F0(\cube_gen1.backgroundROM1.n3544 ), 
    .F1(\cube_gen1.backgroundROM1.n529 ));
  cube_gen1_backgroundROM1_SLICE_50 \cube_gen1.backgroundROM1.SLICE_50 ( 
    .D1(\cube_gen1.backgroundROM1.n3562 ), 
    .C1(\cube_gen1.backgroundROM1.n5_adj_75 ), .B1(\col[5] ), .A1(\col[4] ), 
    .D0(\col[3] ), .C0(\col[6] ), .F0(\cube_gen1.backgroundROM1.n5_adj_75 ), 
    .F1(\cube_gen1.backgroundROM1.n2465 ));
  cube_gen1_backgroundROM1_SLICE_51 \cube_gen1.backgroundROM1.SLICE_51 ( 
    .D1(\cube_gen1.backgroundROM1.n5046 ), 
    .C1(\cube_gen1.backgroundROM1.n3562 ), .B1(\row[3] ), .A1(\col[5] ), 
    .D0(\col[2] ), .C0(\col[3] ), .B0(\col[4] ), 
    .F0(\cube_gen1.backgroundROM1.n3562 ), 
    .F1(\cube_gen1.backgroundROM1.n2569 ));
  cube_gen1_backgroundROM1_SLICE_52 \cube_gen1.backgroundROM1.SLICE_52 ( 
    .D1(\cube_gen1.backgroundROM1.n5049 ), 
    .C1(\cube_gen1.backgroundROM1.n610 ), .B1(\row[2] ), 
    .A1(\cube_gen1.backgroundROM1.n5609 ), .D0(n3645), 
    .C0(\cube_gen1.backgroundROM1.n523 ), .B0(\col[8] ), .A0(\col[7] ), 
    .F0(\cube_gen1.backgroundROM1.n610 ), 
    .F1(\cube_gen1.backgroundROM1.n5612 ));
  cube_gen1_backgroundROM1_SLICE_53 \cube_gen1.backgroundROM1.SLICE_53 ( 
    .D1(\col[6] ), .C1(\cube_gen1.backgroundROM1.n93_adj_83 ), .B1(\col[7] ), 
    .D0(\col[2] ), .C0(\col[3] ), .B0(\col[5] ), .A0(\col[4] ), 
    .F0(\cube_gen1.backgroundROM1.n93_adj_83 ), 
    .F1(\cube_gen1.backgroundROM1.n523 ));
  cube_gen1_backgroundROM1_SLICE_54 \cube_gen1.backgroundROM1.SLICE_54 ( 
    .D1(\cube_gen1.backgroundROM1.n2312 ), 
    .C1(\cube_gen1.backgroundROM1.n546 ), .B1(\col[4] ), .A1(\col[8] ), 
    .D0(\col[2] ), .C0(\col[3] ), .F0(\cube_gen1.backgroundROM1.n546 ), 
    .F1(\cube_gen1.backgroundROM1.n5092 ));
  cube_gen1_backgroundROM1_SLICE_55 \cube_gen1.backgroundROM1.SLICE_55 ( 
    .D1(\row[3] ), .C1(n694), .B1(\vga_1.n5109 ), .A1(\row[5] ), .D0(\col[8] ), 
    .C0(\cube_gen1.backgroundROM1.n5092 ), .B0(\col[9] ), .A0(\col[7] ), 
    .F0(n694), .F1(\vga_1.n5597 ));
  cube_gen1_backgroundROM1_SLICE_56 \cube_gen1.backgroundROM1.SLICE_56 ( 
    .D1(\cube_gen1.backgroundROM1.n1403 ), 
    .C1(\cube_gen1.backgroundROM1.n5615 ), .B1(\row[3] ), 
    .A1(\cube_gen1.backgroundROM1.n3677 ), .D0(\row[3] ), 
    .C0(\cube_gen1.backgroundROM1.n5117 ), .B0(\col[9] ), 
    .A0(\cube_gen1.backgroundROM1.n2116 ), 
    .F0(\cube_gen1.backgroundROM1.n5615 ), 
    .F1(\cube_gen1.backgroundROM1.n5618 ));
  cube_gen1_backgroundROM1_SLICE_59 \cube_gen1.backgroundROM1.SLICE_59 ( 
    .D1(\cube_gen1.backgroundROM1.n127 ), 
    .C1(\cube_gen1.backgroundROM1.n2570 ), .B1(\col[9] ), .A1(n1959), 
    .D0(\col[5] ), .C0(\cube_gen1.backgroundROM1.n2569 ), .B0(\col[4] ), 
    .A0(\col[6] ), .F0(\cube_gen1.backgroundROM1.n2570 ), 
    .F1(\cube_gen1.backgroundROM1.n2481 ));
  cube_gen1_backgroundROM1_SLICE_60 \cube_gen1.backgroundROM1.SLICE_60 ( 
    .D1(\cube_gen1.backgroundROM1.n1650 ), 
    .C1(\cube_gen1.backgroundROM1.n5063 ), .B1(\col[3] ), .A1(\col[6] ), 
    .D0(\col[2] ), .C0(\col[3] ), .B0(\col[5] ), .A0(\col[4] ), 
    .F0(\cube_gen1.backgroundROM1.n5063 ), 
    .F1(\cube_gen1.backgroundROM1.n665 ));
  cube_gen1_backgroundROM1_SLICE_62 \cube_gen1.backgroundROM1.SLICE_62 ( 
    .D1(\cube_gen1.backgroundROM1.n3172 ), 
    .C1(\cube_gen1.backgroundROM1.n3154 ), .B1(\row[2] ), .A1(\col[9] ), 
    .D0(\col[7] ), .C0(\col[6] ), .B0(\col[8] ), 
    .A0(\cube_gen1.backgroundROM1.n30 ), .F0(\cube_gen1.backgroundROM1.n3154 ), 
    .F1(\cube_gen1.backgroundROM1.n5609 ));
  cube_gen1_backgroundROM1_SLICE_64 \cube_gen1.backgroundROM1.SLICE_64 ( 
    .D1(\cube_gen1.backgroundROM1.n5015 ), 
    .C1(\cube_gen1.backgroundROM1.n5016 ), .B1(\row[2] ), .A1(\col[8] ), 
    .D0(\cube_gen1.backgroundROM1.n94_adj_78 ), 
    .C0(\cube_gen1.backgroundROM1.n125_adj_79 ), .B0(\col[7] ), 
    .F0(\cube_gen1.backgroundROM1.n5016 ), 
    .F1(\cube_gen1.backgroundROM1.n5507 ));
  cube_gen1_backgroundROM1_SLICE_65 \cube_gen1.backgroundROM1.SLICE_65 ( 
    .D1(\cube_gen1.backgroundROM1.n5507 ), 
    .C1(\cube_gen1.backgroundROM1.n5012 ), 
    .B1(\cube_gen1.backgroundROM1.n5013 ), .A1(\row[2] ), .D0(\col[7] ), 
    .C0(\cube_gen1.backgroundROM1.n31_adj_86 ), 
    .B0(\cube_gen1.backgroundROM1.n1650 ), .A0(\col[6] ), 
    .F0(\cube_gen1.backgroundROM1.n5012 ), 
    .F1(\cube_gen1.backgroundROM1.n2116 ));
  cube_gen1_backgroundROM1_SLICE_66 \cube_gen1.backgroundROM1.SLICE_66 ( 
    .D1(\cube_gen1.backgroundROM1.n63_adj_76 ), 
    .C1(\cube_gen1.backgroundROM1.n5561 ), 
    .B1(\cube_gen1.backgroundROM1.n126_adj_74 ), .A1(\row[2] ), 
    .D0(\cube_gen1.backgroundROM1.n804 ), 
    .C0(\cube_gen1.backgroundROM1.n5024 ), .B0(\row[2] ), .A0(\col[8] ), 
    .F0(\cube_gen1.backgroundROM1.n5561 ), 
    .F1(\cube_gen1.backgroundROM1.n5564 ));
  cube_gen1_backgroundROM1_SLICE_68 \cube_gen1.backgroundROM1.SLICE_68 ( 
    .D1(\cube_gen1.backgroundROM1.n649 ), .C1(\cube_gen1.backgroundROM1.n651 ), 
    .B1(\row[5] ), .A1(\row[6] ), .D0(\cube_gen1.backgroundROM1.n5636 ), 
    .C0(\cube_gen1.backgroundROM1.n647 ), .A0(\row[5] ), 
    .F0(\cube_gen1.backgroundROM1.n651 ), .F1(\cube_gen1.backgroundROM1.n655 ));
  cube_gen1_backgroundROM1_SLICE_70 \cube_gen1.backgroundROM1.SLICE_70 ( 
    .D1(\cube_gen1.backgroundROM1.n1334 ), 
    .C1(\cube_gen1.backgroundROM1.n5588 ), .B1(\row[4] ), .A1(\row[3] ), 
    .D0(\cube_gen1.backgroundROM1.n5585 ), 
    .C0(\cube_gen1.backgroundROM1.n540 ), .B0(\row[3] ), 
    .A0(\cube_gen1.backgroundROM1.n5056 ), 
    .F0(\cube_gen1.backgroundROM1.n5588 ), 
    .F1(\cube_gen1.backgroundROM1.n649 ));
  cube_gen1_backgroundROM1_SLICE_72 \cube_gen1.backgroundROM1.SLICE_72 ( 
    .D1(\cube_gen1.backgroundROM1.n5089 ), 
    .C1(\cube_gen1.backgroundROM1.n127 ), .B1(\row[2] ), .A1(\col[9] ), 
    .D0(\cube_gen1.backgroundROM1.n2261 ), 
    .C0(\cube_gen1.backgroundROM1.n2312 ), .B0(\col[4] ), .A0(\col[8] ), 
    .F0(\cube_gen1.backgroundROM1.n127 ), 
    .F1(\cube_gen1.backgroundROM1.n5555 ));
  cube_gen1_backgroundROM1_SLICE_73 \cube_gen1.backgroundROM1.SLICE_73 ( 
    .D1(\row[3] ), .C1(\cube_gen1.backgroundROM1.n5558 ), 
    .B1(\cube_gen1.backgroundROM1.n1420 ), 
    .D0(\cube_gen1.backgroundROM1.n5090 ), 
    .C0(\cube_gen1.backgroundROM1.n737 ), .B0(\row[2] ), 
    .A0(\cube_gen1.backgroundROM1.n5555 ), 
    .F0(\cube_gen1.backgroundROM1.n5558 ), 
    .F1(\cube_gen1.backgroundROM1.n933 ));
  cube_gen1_backgroundROM1_SLICE_74 \cube_gen1.backgroundROM1.SLICE_74 ( 
    .D1(\row[2] ), .C1(\cube_gen1.backgroundROM1.n680 ), .B1(\col[9] ), 
    .A1(\cube_gen1.backgroundROM1.n678 ), .D0(\col[8] ), 
    .C0(\cube_gen1.backgroundROM1.n5078 ), 
    .B0(\cube_gen1.backgroundROM1.n5079 ), .A0(\col[7] ), 
    .F0(\cube_gen1.backgroundROM1.n680 ), 
    .F1(\cube_gen1.backgroundROM1.n5603 ));
  cube_gen1_backgroundROM1_SLICE_75 \cube_gen1.backgroundROM1.SLICE_75 ( 
    .D0(\cube_gen1.backgroundROM1.n681 ), 
    .C0(\cube_gen1.backgroundROM1.n5603 ), 
    .B0(\cube_gen1.backgroundROM1.n682 ), .A0(\row[2] ), 
    .F0(\cube_gen1.backgroundROM1.n4972 ));
  cube_gen1_backgroundROM1_SLICE_76 \cube_gen1.backgroundROM1.SLICE_76 ( 
    .D1(\cube_gen1.backgroundROM1.n666 ), 
    .C1(\cube_gen1.backgroundROM1.n5062 ), .B1(\row[2] ), .A1(\col[9] ), 
    .D0(\col[7] ), .C0(\cube_gen1.backgroundROM1.n665 ), .A0(\col[8] ), 
    .F0(\cube_gen1.backgroundROM1.n5062 ), 
    .F1(\cube_gen1.backgroundROM1.n5549 ));
  cube_gen1_backgroundROM1_SLICE_77 \cube_gen1.backgroundROM1.SLICE_77 ( 
    .D1(\cube_gen1.backgroundROM1.n5549 ), 
    .C1(\cube_gen1.backgroundROM1.n5097 ), 
    .B1(\cube_gen1.backgroundROM1.n668 ), .A1(\row[2] ), 
    .D0(\cube_gen1.backgroundROM1.n567 ), .C0(\col[6] ), .B0(n1959), 
    .A0(\cube_gen1.backgroundROM1.n93 ), .F0(\cube_gen1.backgroundROM1.n5097 ), 
    .F1(\cube_gen1.backgroundROM1.n5552 ));
  cube_gen1_backgroundROM1_SLICE_78 \cube_gen1.backgroundROM1.SLICE_78 ( 
    .D0(\cube_gen1.backgroundROM1.n1406 ), 
    .C0(\cube_gen1.backgroundROM1.n5005 ), .B0(\row[3] ), .A0(\row[4] ), 
    .F0(\cube_gen1.backgroundROM1.n5501 ));
  cube_gen1_backgroundROM1_SLICE_79 \cube_gen1.backgroundROM1.SLICE_79 ( 
    .D0(\cube_gen1.backgroundROM1.n4972 ), 
    .C0(\cube_gen1.backgroundROM1.n1408 ), .B0(\row[4] ), 
    .A0(\cube_gen1.backgroundROM1.n5501 ), 
    .F0(\cube_gen1.backgroundROM1.n5504 ));
  cube_gen1_backgroundROM1_SLICE_80 \cube_gen1.backgroundROM1.SLICE_80 ( 
    .D1(\cube_gen1.backgroundROM1.n5071 ), 
    .C1(\cube_gen1.backgroundROM1.n5072 ), .B1(\row[2] ), .A1(\col[8] ), 
    .D0(\col[6] ), .C0(\cube_gen1.backgroundROM1.n22 ), .B0(\col[5] ), 
    .A0(\col[7] ), .F0(\cube_gen1.backgroundROM1.n5072 ), 
    .F1(\cube_gen1.backgroundROM1.n5537 ));
  cube_gen1_backgroundROM1_SLICE_81 \cube_gen1.backgroundROM1.SLICE_81 ( 
    .D1(\cube_gen1.backgroundROM1.n5537 ), 
    .C1(\cube_gen1.backgroundROM1.n5065 ), 
    .B1(\cube_gen1.backgroundROM1.n5066 ), .A1(\row[2] ), 
    .D0(\cube_gen1.backgroundROM1.n22 ), .C0(\col[6] ), .B0(\col[7] ), 
    .A0(\col[5] ), .F0(\cube_gen1.backgroundROM1.n5065 ), 
    .F1(\cube_gen1.backgroundROM1.n1407 ));
  cube_gen1_backgroundROM1_SLICE_82 \cube_gen1.backgroundROM1.SLICE_82 ( 
    .D1(\cube_gen1.backgroundROM1.n613 ), .C1(\cube_gen1.backgroundROM1.n530 ), 
    .B1(\row[2] ), .A1(\col[9] ), .D0(\cube_gen1.backgroundROM1.n725 ), 
    .C0(\col[6] ), .B0(\col[8] ), .A0(\col[7] ), 
    .F0(\cube_gen1.backgroundROM1.n530 ), 
    .F1(\cube_gen1.backgroundROM1.n5591 ));
  cube_gen1_backgroundROM1_SLICE_83 \cube_gen1.backgroundROM1.SLICE_83 ( 
    .D1(\cube_gen1.backgroundROM1.n5633 ), 
    .C1(\cube_gen1.backgroundROM1.n5594 ), .B1(\row[4] ), 
    .A1(\cube_gen1.backgroundROM1.n1328 ), 
    .D0(\cube_gen1.backgroundROM1.n5591 ), 
    .C0(\cube_gen1.backgroundROM1.n614 ), .B0(\row[2] ), 
    .A0(\cube_gen1.backgroundROM1.n678 ), 
    .F0(\cube_gen1.backgroundROM1.n5594 ), 
    .F1(\cube_gen1.backgroundROM1.n5636 ));
  cube_gen1_backgroundROM1_SLICE_84 \cube_gen1.backgroundROM1.SLICE_84 ( 
    .D1(\col[6] ), .C1(\cube_gen1.backgroundROM1.n31_adj_85 ), .B1(\col[7] ), 
    .A1(\cube_gen1.backgroundROM1.n1650 ), 
    .D0(\cube_gen1.backgroundROM1.n30_adj_84 ), 
    .C0(\cube_gen1.backgroundROM1.n3562 ), .B0(\col[5] ), .A0(\col[6] ), 
    .F0(\cube_gen1.backgroundROM1.n31_adj_85 ), 
    .F1(\cube_gen1.backgroundROM1.n5015 ));
  cube_gen1_backgroundROM1_SLICE_86 \cube_gen1.backgroundROM1.SLICE_86 ( 
    .D1(\cube_gen1.backgroundROM1.n577 ), 
    .C1(\cube_gen1.backgroundROM1.n5495 ), .B1(\col[8] ), 
    .A1(\cube_gen1.backgroundROM1.n4846 ), 
    .D0(\cube_gen1.backgroundROM1.n788 ), .C0(\cube_gen1.backgroundROM1.n576 ), 
    .B0(\col[7] ), .A0(\col[8] ), .F0(\cube_gen1.backgroundROM1.n5495 ), 
    .F1(\cube_gen1.backgroundROM1.n5498 ));
  cube_gen1_backgroundROM1_SLICE_88 \cube_gen1.backgroundROM1.SLICE_88 ( 
    .D0(\cube_gen1.backgroundROM1.n675 ), 
    .C0(\cube_gen1.backgroundROM1.n3677 ), .B0(\row[2] ), .A0(\col[9] ), 
    .F0(\cube_gen1.backgroundROM1.n5531 ));
  cube_gen1_backgroundROM1_SLICE_89 \cube_gen1.backgroundROM1.SLICE_89 ( 
    .D1(\cube_gen1.backgroundROM1.n11 ), .C1(\cube_gen1.backgroundROM1.n5102 ), 
    .B1(\cube_gen1.backgroundROM1.n5531 ), .A1(\row[2] ), 
    .D0(\cube_gen1.backgroundROM1.n30 ), .C0(\col[6] ), .B0(\col[7] ), 
    .A0(\col[8] ), .F0(\cube_gen1.backgroundROM1.n5102 ), 
    .F1(\cube_gen1.backgroundROM1.n5534 ));
  cube_gen1_backgroundROM1_SLICE_90 \cube_gen1.backgroundROM1.SLICE_90 ( 
    .D1(\col[4] ), .C1(\col[6] ), .B1(\col[5] ), .A1(\col[3] ), .D0(\col[2] ), 
    .C0(\col[4] ), .B0(\col[3] ), .A0(\col[5] ), 
    .F0(\cube_gen1.backgroundROM1.n777 ), .F1(\cube_gen1.backgroundROM1.n125 ));
  cube_gen1_backgroundROM1_SLICE_91 \cube_gen1.backgroundROM1.SLICE_91 ( 
    .D1(\cube_gen1.backgroundROM1.n22 ), .C1(\cube_gen1.backgroundROM1.n784 ), 
    .B1(\cube_gen1.backgroundROM1.n1343 ), .A1(\row[2] ), 
    .D0(\cube_gen1.backgroundROM1.n777 ), 
    .C0(\cube_gen1.backgroundROM1.n3562 ), .B0(\col[5] ), .A0(\col[6] ), 
    .F0(\cube_gen1.backgroundROM1.n784 ), .F1(n2470));
  cube_gen1_backgroundROM1_SLICE_92 \cube_gen1.backgroundROM1.SLICE_92 ( 
    .D1(\col[2] ), .C1(\col[4] ), .B1(\col[3] ), .A1(\col[5] ), .D0(\col[4] ), 
    .C0(\col[2] ), .B0(\col[5] ), .A0(\col[3] ), 
    .F0(\cube_gen1.backgroundROM1.n30_adj_84 ), 
    .F1(\cube_gen1.backgroundROM1.n5042 ));
  cube_gen1_backgroundROM1_SLICE_93 \cube_gen1.backgroundROM1.SLICE_93 ( 
    .D1(\col[6] ), .C1(\cube_gen1.backgroundROM1.n22 ), 
    .B1(\cube_gen1.backgroundROM1.n30_adj_84 ), .A1(\col[5] ), .D0(\col[3] ), 
    .C0(\col[4] ), .F0(\cube_gen1.backgroundROM1.n22 ), 
    .F1(\cube_gen1.backgroundROM1.n31_adj_86 ));
  cube_gen1_backgroundROM1_SLICE_94 \cube_gen1.backgroundROM1.SLICE_94 ( 
    .D1(\cube_gen1.backgroundROM1.n11 ), .C1(\cube_gen1.backgroundROM1.n5525 ), 
    .B1(\cube_gen1.backgroundROM1.n3154 ), .A1(\row[2] ), .D0(\col[9] ), 
    .C0(\cube_gen1.backgroundROM1.n672 ), .B0(\row[2] ), 
    .A0(\cube_gen1.backgroundROM1.n675 ), 
    .F0(\cube_gen1.backgroundROM1.n5525 ), 
    .F1(\cube_gen1.backgroundROM1.n5005 ));
  cube_gen1_backgroundROM1_SLICE_96 \cube_gen1.backgroundROM1.SLICE_96 ( 
    .D1(\row[3] ), .C1(\cube_gen1.backgroundROM1.n5582 ), .B1(\row[4] ), 
    .A1(n3637), .D0(\cube_gen1.backgroundROM1.n5579 ), 
    .C0(\cube_gen1.backgroundROM1.n5498 ), .B0(\row[2] ), 
    .A0(\cube_gen1.backgroundROM1.n5123 ), 
    .F0(\cube_gen1.backgroundROM1.n5582 ), 
    .F1(\cube_gen1.backgroundROM1.n647 ));
  cube_gen1_backgroundROM1_SLICE_97 \cube_gen1.backgroundROM1.SLICE_97 ( 
    .D0(\row[2] ), .C0(\cube_gen1.backgroundROM1.n5008 ), .B0(n1959), 
    .A0(\col[9] ), .F0(\cube_gen1.backgroundROM1.n5579 ));
  cube_gen1_backgroundROM1_SLICE_98 \cube_gen1.backgroundROM1.SLICE_98 ( 
    .D1(\col[5] ), .C1(\cube_gen1.backgroundROM1.n782 ), .B1(\col[6] ), 
    .A1(\cube_gen1.backgroundROM1.n3562 ), .D0(\col[3] ), .C0(\col[5] ), 
    .B0(\col[4] ), .F0(\cube_gen1.backgroundROM1.n782 ), 
    .F1(\cube_gen1.backgroundROM1.n790 ));
  cube_gen1_backgroundROM1_SLICE_100 \cube_gen1.backgroundROM1.SLICE_100 ( 
    .D1(\cube_gen1.backgroundROM1.n686 ), 
    .C1(\cube_gen1.backgroundROM1.n5059 ), .B1(\row[2] ), .A1(\col[9] ), 
    .D0(\col[2] ), .C0(\col[3] ), .B0(\cube_gen1.backgroundROM1.n2363 ), 
    .F0(\cube_gen1.backgroundROM1.n5059 ), 
    .F1(\cube_gen1.backgroundROM1.n5513 ));
  cube_gen1_backgroundROM1_SLICE_101 \cube_gen1.backgroundROM1.SLICE_101 ( 
    .D1(\row[6] ), .C1(\cube_gen1.backgroundROM1.n5516 ), .A1(\row[5] ), 
    .D0(\cube_gen1.backgroundROM1.n5513 ), 
    .C0(\cube_gen1.backgroundROM1.n5087 ), 
    .B0(\cube_gen1.backgroundROM1.n688 ), .A0(\row[2] ), 
    .F0(\cube_gen1.backgroundROM1.n5516 ), 
    .F1(\cube_gen1.backgroundROM1.n5055 ));
  cube_gen1_backgroundROM1_SLICE_102 \cube_gen1.backgroundROM1.SLICE_102 ( 
    .D1(\cube_gen1.backgroundROM1.n686 ), 
    .C1(\cube_gen1.backgroundROM1.n5060 ), .B1(\row[2] ), .A1(\col[9] ), 
    .D0(n1775), .C0(\cube_gen1.backgroundROM1.n546 ), .B0(\col[8] ), 
    .A0(\col[7] ), .F0(\cube_gen1.backgroundROM1.n5060 ), 
    .F1(\cube_gen1.backgroundROM1.n5543 ));
  cube_gen1_backgroundROM1_SLICE_103 \cube_gen1.backgroundROM1.SLICE_103 ( 
    .D1(\cube_gen1.backgroundROM1.n2538 ), 
    .C1(\cube_gen1.backgroundROM1.n5546 ), .B1(n3637), .A1(\row[6] ), 
    .D0(\cube_gen1.backgroundROM1.n688 ), 
    .C0(\cube_gen1.backgroundROM1.n5543 ), 
    .B0(\cube_gen1.backgroundROM1.n5099 ), .A0(\row[2] ), 
    .F0(\cube_gen1.backgroundROM1.n5546 ), 
    .F1(\cube_gen1.backgroundROM1.n961 ));
  cube_gen1_backgroundROM1_SLICE_104 \cube_gen1.backgroundROM1.SLICE_104 ( 
    .D1(\row[5] ), .C1(\row[3] ), .A1(\row[4] ), .D0(\row[4] ), 
    .C0(\cube_gen1.backgroundROM1.n1326 ), .B0(\row[3] ), 
    .A0(\cube_gen1.backgroundROM1.n5612 ), 
    .F0(\cube_gen1.backgroundROM1.n5633 ), 
    .F1(\cube_gen1.backgroundROM1.n2538 ));
  cube_gen1_backgroundROM1_SLICE_106 \cube_gen1.backgroundROM1.SLICE_106 ( 
    .D1(\cube_gen1.backgroundROM1.n666 ), 
    .C1(\cube_gen1.backgroundROM1.n5104 ), .B1(\row[2] ), .A1(\col[9] ), 
    .D0(\cube_gen1.backgroundROM1.n665 ), .C0(\col[8] ), .B0(\col[7] ), 
    .F0(\cube_gen1.backgroundROM1.n5104 ), 
    .F1(\cube_gen1.backgroundROM1.n5567 ));
  cube_gen1_backgroundROM1_SLICE_107 \cube_gen1.backgroundROM1.SLICE_107 ( 
    .D1(\cube_gen1.backgroundROM1.n5630 ), 
    .C1(\cube_gen1.backgroundROM1.n5570 ), .B1(\row[4] ), 
    .D0(\cube_gen1.backgroundROM1.n5567 ), 
    .C0(\cube_gen1.backgroundROM1.n5064 ), 
    .B0(\cube_gen1.backgroundROM1.n668 ), .A0(\row[2] ), 
    .F0(\cube_gen1.backgroundROM1.n5570 ), 
    .F1(\cube_gen1.backgroundROM1.n4950 ));
  cube_gen1_backgroundROM1_SLICE_108 \cube_gen1.backgroundROM1.SLICE_108 ( 
    .D1(\cube_gen1.backgroundROM1.n672 ), 
    .C1(\cube_gen1.backgroundROM1.n5627 ), 
    .B1(\cube_gen1.backgroundROM1.n1403 ), .A1(\row[3] ), 
    .D0(\cube_gen1.backgroundROM1.n2116 ), 
    .C0(\cube_gen1.backgroundROM1.n5127 ), .B0(\row[3] ), .A0(\col[9] ), 
    .F0(\cube_gen1.backgroundROM1.n5627 ), 
    .F1(\cube_gen1.backgroundROM1.n5630 ));
  cube_gen1_backgroundROM1_SLICE_110 \cube_gen1.backgroundROM1.SLICE_110 ( 
    .D1(\cube_gen1.backgroundROM1.n5125 ), 
    .C1(\cube_gen1.backgroundROM1.n5126 ), .B1(\col[9] ), .A1(\row[3] ), 
    .D0(\cube_gen1.backgroundROM1.n30 ), 
    .C0(\cube_gen1.backgroundROM1.n15_adj_77 ), .B0(\col[6] ), .A0(n1959), 
    .F0(\cube_gen1.backgroundROM1.n5126 ), 
    .F1(\cube_gen1.backgroundROM1.n5621 ));
  cube_gen1_backgroundROM1_SLICE_111 \cube_gen1.backgroundROM1.SLICE_111 ( 
    .D1(\cube_gen1.backgroundROM1.n5621 ), 
    .C1(\cube_gen1.backgroundROM1.n127_adj_82 ), 
    .B1(\cube_gen1.backgroundROM1.n5044 ), .A1(\row[3] ), 
    .D0(\cube_gen1.backgroundROM1.n1343 ), .C0(\cube_gen1.backgroundROM1.n22 ), 
    .B0(\col[8] ), .A0(\col[7] ), .F0(\cube_gen1.backgroundROM1.n127_adj_82 ), 
    .F1(n5624));
  vga_1_SLICE_113 \vga_1.SLICE_113 ( .D1(\row[7] ), .C1(\row[6] ), 
    .B1(\row[5] ), .D0(\vga_1.n5597 ), .C0(n4961), .B0(n4962), .A0(\row[5] ), 
    .F0(\vga_1.n5600 ), .F1(\vga_1.n4715 ));
  controller1_SLICE_114 \controller1.SLICE_114 ( .D0(controlLatch_c), 
    .C0(\controller1.intermediate[5] ), .B0(ledController_c_5), 
    .F0(ledController_c_5));
  controller1_SLICE_115 \controller1.SLICE_115 ( 
    .D1(\controller1.intermediate[0] ), .C1(controlLatch_c), 
    .B1(ledController_c_0), .D0(\controller1.slowCount[0] ), 
    .C0(\controller1.controlLatch_c_N_70 ), .B0(\controller1.slowCount[3] ), 
    .A0(\controller1.slowCount[2] ), .F0(controlLatch_c), 
    .F1(ledController_c_0));
  controller1_SLICE_116 \controller1.SLICE_116 ( 
    .D1(\controller1.slowCount[1] ), .C1(\controller1.controlClk_c_N_71 ), 
    .D0(\controller1.slowCount[4] ), .C0(\controller1.slowCount[5] ), 
    .B0(\controller1.slowCount[6] ), .A0(\controller1.slowCount[7] ), 
    .F0(\controller1.controlClk_c_N_71 ), 
    .F1(\controller1.controlLatch_c_N_70 ));
  controller1_SLICE_117 \controller1.SLICE_117 ( 
    .D0(\controller1.slowCount[3] ), .C0(\controller1.count[8] ), 
    .B0(\controller1.controlClk_c_N_71 ), .F0(controlClk_c));
  SLICE_118 SLICE_118( .C1(row_0__N_30), .A1(col_0__N_50), .D0(\vga_1.n6 ), 
    .C0(\vga_1.n4852 ), .B0(\row[6] ), .A0(\row[2] ), .F0(row_0__N_30), 
    .F1(row_0__N_29));
  vga_1_SLICE_119 \vga_1.SLICE_119 ( .D1(\vga_1.n12 ), .C1(\vga_1.n4832 ), 
    .B1(n1668), .A1(\col[4] ), .D0(\vga_1.col[1]_2 ), .C0(\vga_1.col[0]_2 ), 
    .F0(\vga_1.n4832 ), .F1(col_0__N_50));
  cube_gen1_SLICE_120 \cube_gen1.SLICE_120 ( .D0(\cube_gen1.background[2] ), 
    .C0(rgb_c_0_N_69), .F0(rgb_c_2));
  vga_1_SLICE_121 \vga_1.SLICE_121 ( .D1(\vga_1.n4715 ), .C1(n3637), 
    .B1(\row[8] ), .A1(\vga_1.row[9]_2 ), .D0(\col[8] ), .C0(\col[9] ), 
    .B0(\col[7] ), .F0(n3637), .F1(rgb_c_0_N_69));
  cube_gen1_backgroundROM1_SLICE_122 \cube_gen1.backgroundROM1.SLICE_122 ( 
    .D1(\cube_gen1.backgroundROM1.n6 ), .C1(\cube_gen1.backgroundROM1.n2223 ), 
    .B1(\cube_gen1.backgroundROM1.n2477 ), .A1(\col[9] ), .D0(\col[6] ), 
    .C0(n1959), .B0(\col[5] ), .A0(\col[4] ), 
    .F0(\cube_gen1.backgroundROM1.n2223 ), 
    .F1(\cube_gen1.backgroundROM1.n1420 ));
  cube_gen1_backgroundROM1_SLICE_123 \cube_gen1.backgroundROM1.SLICE_123 ( 
    .D1(\cube_gen1.backgroundROM1.n739 ), 
    .C1(\cube_gen1.backgroundROM1.n5116 ), 
    .B1(\cube_gen1.backgroundROM1.n63_adj_76 ), .A1(\col[8] ), .D0(\col[2] ), 
    .C0(\col[3] ), .B0(\row[2] ), .F0(\cube_gen1.backgroundROM1.n5116 ), 
    .F1(\cube_gen1.backgroundROM1.n2477 ));
  cube_gen1_backgroundROM1_SLICE_124 \cube_gen1.backgroundROM1.SLICE_124 ( 
    .D1(\col[4] ), .C1(\cube_gen1.backgroundROM1.n5070 ), .B1(n1845), 
    .A1(\cube_gen1.backgroundROM1.n18 ), .D0(\col[2] ), .C0(\col[3] ), 
    .F0(\cube_gen1.backgroundROM1.n5070 ), 
    .F1(\cube_gen1.backgroundROM1.n5079 ));
  cube_gen1_backgroundROM1_SLICE_125 \cube_gen1.backgroundROM1.SLICE_125 ( 
    .D1(\col[3] ), .C1(n1845), .B1(\col[9] ), .A1(\col[2] ), .D0(\col[6] ), 
    .C0(\col[5] ), .F0(n1845), .F1(\vga_1.n12 ));
  cube_gen1_backgroundROM1_SLICE_127 \cube_gen1.backgroundROM1.SLICE_127 ( 
    .D1(\col[6] ), .C1(\cube_gen1.backgroundROM1.n93_adj_81 ), .D0(\col[2] ), 
    .C0(\col[3] ), .B0(\col[5] ), .A0(\col[4] ), 
    .F0(\cube_gen1.backgroundROM1.n93_adj_81 ), 
    .F1(\cube_gen1.backgroundROM1.n5078 ));
  cube_gen1_backgroundROM1_SLICE_129 \cube_gen1.backgroundROM1.SLICE_129 ( 
    .D1(\col[6] ), .C1(n1959), .B1(\col[5] ), .A1(\col[4] ), .D0(\col[8] ), 
    .C0(\col[7] ), .F0(n1959), .F1(\cube_gen1.backgroundROM1.n760 ));
  cube_gen1_backgroundROM1_SLICE_130 \cube_gen1.backgroundROM1.SLICE_130 ( 
    .D1(\col[4] ), .C1(\cube_gen1.backgroundROM1.n812 ), 
    .B1(\cube_gen1.backgroundROM1.n2312 ), .A1(\col[8] ), .D0(n2360), 
    .C0(\col[2] ), .B0(\col[7] ), .A0(\col[6] ), 
    .F0(\cube_gen1.backgroundROM1.n812 ), .F1(\cube_gen1.backgroundROM1.n540 ));
  cube_gen1_backgroundROM1_SLICE_132 \cube_gen1.backgroundROM1.SLICE_132 ( 
    .D1(\col[8] ), .C1(\cube_gen1.backgroundROM1.n63 ), 
    .B1(\cube_gen1.backgroundROM1.n2312 ), .A1(\col[4] ), 
    .D0(\cube_gen1.backgroundROM1.n3544 ), .C0(n31), .B0(\col[7] ), 
    .F0(\cube_gen1.backgroundROM1.n63 ), .F1(\cube_gen1.backgroundROM1.n538 ));
  cube_gen1_backgroundROM1_SLICE_133 \cube_gen1.backgroundROM1.SLICE_133 ( 
    .D1(\cube_gen1.backgroundROM1.n538 ), 
    .C1(\cube_gen1.backgroundROM1.n1329 ), .B1(\row[3] ), .A1(\col[9] ), 
    .D0(\cube_gen1.backgroundROM1.n2246 ), 
    .C0(\cube_gen1.backgroundROM1.n678 ), .B0(\row[2] ), 
    .A0(\cube_gen1.backgroundROM1.n725 ), 
    .F0(\cube_gen1.backgroundROM1.n1329 ), 
    .F1(\cube_gen1.backgroundROM1.n5585 ));
  cube_gen1_backgroundROM1_SLICE_134 \cube_gen1.backgroundROM1.SLICE_134 ( 
    .D1(\col[8] ), .C1(\cube_gen1.backgroundROM1.n2312 ), .A1(\col[4] ), 
    .D0(\col[6] ), .C0(\col[5] ), .B0(\col[7] ), 
    .F0(\cube_gen1.backgroundROM1.n2312 ), 
    .F1(\cube_gen1.backgroundROM1.n678 ));
  cube_gen1_backgroundROM1_SLICE_136 \cube_gen1.backgroundROM1.SLICE_136 ( 
    .D1(\col[6] ), .C1(\col[7] ), .D0(\cube_gen1.backgroundROM1.n725 ), 
    .C0(\col[6] ), .B0(\col[7] ), .A0(\col[8] ), 
    .F0(\cube_gen1.backgroundROM1.n5090 ), 
    .F1(\cube_gen1.backgroundROM1.n4723 ));
  cube_gen1_backgroundROM1_SLICE_137 \cube_gen1.backgroundROM1.SLICE_137 ( 
    .D1(\cube_gen1.backgroundROM1.n5042 ), 
    .C1(\cube_gen1.backgroundROM1.n725 ), .B1(\col[6] ), .A1(n1959), 
    .D0(\col[4] ), .C0(\col[3] ), .B0(\col[5] ), .A0(\col[2] ), 
    .F0(\cube_gen1.backgroundROM1.n725 ), 
    .F1(\cube_gen1.backgroundROM1.n5089 ));
  cube_gen1_backgroundROM1_SLICE_138 \cube_gen1.backgroundROM1.SLICE_138 ( 
    .D1(\row[6] ), .C1(n21), .B1(\cube_gen1.backgroundROM1.n953 ), 
    .D0(\vga_1.n5600 ), .C0(\vga_1.n29 ), .B0(\row[4] ), .F0(n21), 
    .F1(\cube_gen1.backgroundROM1.n959 ));
  cube_gen1_backgroundROM1_SLICE_140 \cube_gen1.backgroundROM1.SLICE_140 ( 
    .D1(\cube_gen1.backgroundROM1.n1407 ), 
    .C1(\cube_gen1.backgroundROM1.n3649 ), .A1(\col[9] ), .D0(\col[2] ), 
    .C0(\col[3] ), .B0(n1775), .A0(n1959), 
    .F0(\cube_gen1.backgroundROM1.n3649 ), 
    .F1(\cube_gen1.backgroundROM1.n3656 ));
  cube_gen1_backgroundROM1_SLICE_142 \cube_gen1.backgroundROM1.SLICE_142 ( 
    .D1(\cube_gen1.backgroundROM1.n3665 ), 
    .C1(\cube_gen1.backgroundROM1.n888 ), .A1(\row[2] ), 
    .D0(\cube_gen1.backgroundROM1.n760 ), .C0(\cube_gen1.backgroundROM1.n680 ), 
    .A0(\col[9] ), .F0(\cube_gen1.backgroundROM1.n888 ), 
    .F1(\cube_gen1.backgroundROM1.n920 ));
  cube_gen1_backgroundROM1_SLICE_144 \cube_gen1.backgroundROM1.SLICE_144 ( 
    .D0(\cube_gen1.backgroundROM1.n3649 ), 
    .C0(\cube_gen1.backgroundROM1.n682 ), .A0(\col[9] ), 
    .F0(\cube_gen1.backgroundROM1.n3665 ));
  cube_gen1_backgroundROM1_SLICE_145 \cube_gen1.backgroundROM1.SLICE_145 ( 
    .D1(\cube_gen1.backgroundROM1.n5085 ), 
    .C1(\cube_gen1.backgroundROM1.n5082 ), .B1(\col[8] ), .A1(\col[7] ), 
    .D0(\cube_gen1.backgroundROM1.n22 ), .C0(\col[2] ), .B0(\col[6] ), 
    .A0(\col[5] ), .F0(\cube_gen1.backgroundROM1.n5082 ), 
    .F1(\cube_gen1.backgroundROM1.n682 ));
  cube_gen1_backgroundROM1_SLICE_149 \cube_gen1.backgroundROM1.SLICE_149 ( 
    .D1(\cube_gen1.backgroundROM1.n678 ), 
    .C1(\cube_gen1.backgroundROM1.n1405 ), .B1(\col[9] ), .D0(n1867), 
    .C0(\cube_gen1.backgroundROM1.n3169 ), .B0(\col[8] ), 
    .A0(\cube_gen1.backgroundROM1.n93_adj_81 ), 
    .F0(\cube_gen1.backgroundROM1.n1405 ), 
    .F1(\cube_gen1.backgroundROM1.n1406 ));
  cube_gen1_backgroundROM1_SLICE_152 \cube_gen1.backgroundROM1.SLICE_152 ( 
    .D1(\col[3] ), .C1(\col[2] ), .B1(\col[5] ), .A1(\col[8] ), .D0(\col[2] ), 
    .C0(\col[3] ), .B0(\cube_gen1.backgroundROM1.n2363 ), .A0(\row[2] ), 
    .F0(\cube_gen1.backgroundROM1.n5056 ), .F1(\cube_gen1.backgroundROM1.n8 ));
  cube_gen1_backgroundROM1_SLICE_153 \cube_gen1.backgroundROM1.SLICE_153 ( 
    .D1(\col[7] ), .C1(n1775), .A1(\col[8] ), .D0(\col[6] ), .C0(\col[5] ), 
    .B0(\col[4] ), .F0(n1775), .F1(\cube_gen1.backgroundROM1.n2363 ));
  cube_gen1_backgroundROM1_SLICE_155 \cube_gen1.backgroundROM1.SLICE_155 ( 
    .D1(n1867), .C1(\cube_gen1.backgroundROM1.n592 ), .B1(\row[2] ), 
    .A1(\cube_gen1.backgroundROM1.n30 ), 
    .D0(\cube_gen1.backgroundROM1.n5_adj_75 ), 
    .C0(\cube_gen1.backgroundROM1.n522 ), .B0(\col[7] ), 
    .A0(\cube_gen1.backgroundROM1.n5096 ), 
    .F0(\cube_gen1.backgroundROM1.n592 ), 
    .F1(\cube_gen1.backgroundROM1.n2002 ));
  cube_gen1_backgroundROM1_SLICE_157 \cube_gen1.backgroundROM1.SLICE_157 ( 
    .D1(\cube_gen1.backgroundROM1.n1777 ), 
    .C1(\cube_gen1.backgroundROM1.n744 ), .B1(\cube_gen1.backgroundROM1.n546 ), 
    .A1(\row[2] ), .D0(\col[7] ), .C0(\cube_gen1.backgroundROM1.n4726 ), 
    .F0(\cube_gen1.backgroundROM1.n744 ), 
    .F1(\cube_gen1.backgroundROM1.n2118 ));
  vga_1_SLICE_159 \vga_1.SLICE_159 ( .D1(\col[2] ), .C1(n2348), .B1(\col[6] ), 
    .A1(\col[4] ), .D0(\col[3] ), .C0(\col[5] ), .F0(n2348), .F1(n31));
  cube_gen1_backgroundROM1_SLICE_160 \cube_gen1.backgroundROM1.SLICE_160 ( 
    .D1(\cube_gen1.backgroundROM1.n126 ), 
    .C1(\cube_gen1.backgroundROM1.n63_adj_73 ), .A1(\col[8] ), 
    .D0(\cube_gen1.backgroundROM1.n3564 ), .C0(n31), .B0(n1845), .A0(\col[7] ), 
    .F0(\cube_gen1.backgroundROM1.n63_adj_73 ), 
    .F1(\cube_gen1.backgroundROM1.n675 ));
  cube_gen1_backgroundROM1_SLICE_161 \cube_gen1.backgroundROM1.SLICE_161 ( 
    .D1(\cube_gen1.backgroundROM1.n3595 ), 
    .C1(\cube_gen1.backgroundROM1.n3564 ), .B1(\col[6] ), .A1(\col[5] ), 
    .D0(\col[3] ), .C0(\col[4] ), .F0(\cube_gen1.backgroundROM1.n3564 ), 
    .F1(\cube_gen1.backgroundROM1.n3613 ));
  cube_gen1_backgroundROM1_SLICE_163 \cube_gen1.backgroundROM1.SLICE_163 ( 
    .D1(\cube_gen1.backgroundROM1.n22 ), .C1(\col[5] ), .B1(\col[6] ), 
    .A1(\col[7] ), .D0(\col[5] ), .C0(\cube_gen1.backgroundROM1.n22 ), 
    .B0(\col[7] ), .A0(\col[6] ), .F0(\cube_gen1.backgroundROM1.n126 ), 
    .F1(\cube_gen1.backgroundROM1.n3627 ));
  cube_gen1_backgroundROM1_SLICE_164 \cube_gen1.backgroundROM1.SLICE_164 ( 
    .D1(\cube_gen1.backgroundROM1.n559 ), 
    .C1(\cube_gen1.backgroundROM1.n3591 ), .B1(\col[6] ), .D0(\col[2] ), 
    .C0(\col[3] ), .B0(\col[4] ), .A0(\col[5] ), 
    .F0(\cube_gen1.backgroundROM1.n3591 ), 
    .F1(\cube_gen1.backgroundROM1.n576 ));
  cube_gen1_backgroundROM1_SLICE_165 \cube_gen1.backgroundROM1.SLICE_165 ( 
    .D1(\col[5] ), .C1(\col[2] ), .B1(\col[4] ), .A1(\col[3] ), .D0(\col[2] ), 
    .C0(\col[5] ), .B0(\col[3] ), .A0(\col[4] ), 
    .F0(\cube_gen1.backgroundROM1.n559 ), 
    .F1(\cube_gen1.backgroundROM1.n15_adj_77 ));
  cube_gen1_backgroundROM1_SLICE_167 \cube_gen1.backgroundROM1.SLICE_167 ( 
    .D1(\cube_gen1.backgroundROM1.n2261 ), 
    .C1(\cube_gen1.backgroundROM1.n126_adj_74 ), 
    .B1(\cube_gen1.backgroundROM1.n3619 ), .A1(\col[8] ), 
    .D0(\cube_gen1.backgroundROM1.n725 ), .C0(\col[6] ), .A0(\col[7] ), 
    .F0(\cube_gen1.backgroundROM1.n126_adj_74 ), 
    .F1(\cube_gen1.backgroundROM1.n726 ));
  cube_gen1_backgroundROM1_SLICE_168 \cube_gen1.backgroundROM1.SLICE_168 ( 
    .D1(\col[6] ), .C1(\cube_gen1.backgroundROM1.n85 ), .B1(\col[5] ), 
    .A1(\col[7] ), .D0(\col[2] ), .C0(\col[4] ), .B0(\col[3] ), 
    .F0(\cube_gen1.backgroundROM1.n85 ), .F1(\cube_gen1.backgroundROM1.n5066 ));
  cube_gen1_backgroundROM1_SLICE_170 \cube_gen1.backgroundROM1.SLICE_170 ( 
    .D1(\cube_gen1.backgroundROM1.n126_adj_74 ), 
    .C1(\cube_gen1.backgroundROM1.n597 ), .A1(\col[8] ), .D0(\col[5] ), 
    .C0(\col[6] ), .B0(\col[4] ), .A0(\col[7] ), 
    .F0(\cube_gen1.backgroundROM1.n597 ), .F1(\cube_gen1.backgroundROM1.n613 ));
  cube_gen1_backgroundROM1_SLICE_174 \cube_gen1.backgroundROM1.SLICE_174 ( 
    .D1(\cube_gen1.backgroundROM1.n726 ), 
    .C1(\cube_gen1.backgroundROM1.n2472 ), .B1(n1959), .A1(\col[9] ), 
    .D0(\cube_gen1.backgroundROM1.n790 ), 
    .C0(\cube_gen1.backgroundROM1.n2465 ), .B0(\row[2] ), 
    .F0(\cube_gen1.backgroundROM1.n2472 ), .F1(n4961));
  cube_gen1_backgroundROM1_SLICE_177 \cube_gen1.backgroundROM1.SLICE_177 ( 
    .D1(\col[3] ), .C1(\cube_gen1.backgroundROM1.n2261 ), .B1(\col[4] ), 
    .D0(\col[6] ), .C0(\col[5] ), .B0(\col[7] ), 
    .F0(\cube_gen1.backgroundROM1.n2261 ), 
    .F1(\cube_gen1.backgroundROM1.n3631 ));
  cube_gen1_backgroundROM1_SLICE_180 \cube_gen1.backgroundROM1.SLICE_180 ( 
    .D1(\cube_gen1.backgroundROM1.n3564 ), .C1(\col[2] ), .B1(\col[7] ), 
    .A1(n1845), .D0(\cube_gen1.backgroundROM1.n1789 ), .C0(\col[6] ), 
    .B0(\col[2] ), .A0(n1959), .F0(\cube_gen1.backgroundROM1.n5099 ), 
    .F1(\cube_gen1.backgroundROM1.n5071 ));
  cube_gen1_backgroundROM1_SLICE_181 \cube_gen1.backgroundROM1.SLICE_181 ( 
    .D1(\cube_gen1.backgroundROM1.n2246 ), 
    .C1(\cube_gen1.backgroundROM1.n1789 ), .A1(\col[2] ), .D0(\col[4] ), 
    .C0(\col[3] ), .B0(\col[5] ), .F0(\cube_gen1.backgroundROM1.n1789 ), 
    .F1(\cube_gen1.backgroundROM1.n5087 ));
  cube_gen1_backgroundROM1_SLICE_182 \cube_gen1.backgroundROM1.SLICE_182 ( 
    .D1(\cube_gen1.backgroundROM1.n125 ), .C1(\cube_gen1.backgroundROM1.n94 ), 
    .A1(\col[7] ), .D0(\cube_gen1.backgroundROM1.n93 ), 
    .C0(\cube_gen1.backgroundROM1.n3591 ), .A0(\col[6] ), 
    .F0(\cube_gen1.backgroundROM1.n94 ), .F1(\cube_gen1.backgroundROM1.n5013 ));
  cube_gen1_backgroundROM1_SLICE_186 \cube_gen1.backgroundROM1.SLICE_186 ( 
    .D1(\cube_gen1.backgroundROM1.n15_adj_77 ), 
    .C1(\cube_gen1.backgroundROM1.n5041 ), .B1(\col[7] ), .A1(\col[6] ), 
    .D0(\col[4] ), .C0(\col[2] ), .B0(\col[5] ), .A0(\col[3] ), 
    .F0(\cube_gen1.backgroundROM1.n5041 ), 
    .F1(\cube_gen1.backgroundROM1.n5024 ));
  cube_gen1_backgroundROM1_SLICE_190 \cube_gen1.backgroundROM1.SLICE_190 ( 
    .D1(\cube_gen1.backgroundROM1.n1407 ), 
    .C1(\cube_gen1.backgroundROM1.n681 ), .A1(\col[9] ), .D0(\col[2] ), 
    .C0(\cube_gen1.backgroundROM1.n2363 ), .B0(\col[3] ), 
    .F0(\cube_gen1.backgroundROM1.n681 ), 
    .F1(\cube_gen1.backgroundROM1.n1408 ));
  cube_gen1_backgroundROM1_SLICE_192 \cube_gen1.backgroundROM1.SLICE_192 ( 
    .D1(\col[7] ), .C1(\cube_gen1.backgroundROM1.n788 ), .A1(n3645), 
    .D0(\col[3] ), .C0(\col[6] ), .B0(\col[5] ), .A0(\col[4] ), 
    .F0(\cube_gen1.backgroundROM1.n788 ), .F1(\cube_gen1.backgroundROM1.n804 ));
  cube_gen1_backgroundROM1_SLICE_194 \cube_gen1.backgroundROM1.SLICE_194 ( 
    .D1(\col[6] ), .C1(\cube_gen1.backgroundROM1.n557 ), .B1(\col[7] ), 
    .A1(\col[8] ), .D0(\col[2] ), .C0(\col[3] ), .B0(\col[5] ), .A0(\col[4] ), 
    .F0(\cube_gen1.backgroundROM1.n557 ), 
    .F1(\cube_gen1.backgroundROM1.n5123 ));
  cube_gen1_backgroundROM1_SLICE_196 \cube_gen1.backgroundROM1.SLICE_196 ( 
    .D1(\col[5] ), .B1(\col[4] ), .C0(\col[5] ), .A0(\col[4] ), 
    .F0(\cube_gen1.backgroundROM1.n1650 ), 
    .F1(\cube_gen1.backgroundROM1.n5096 ));
  cube_gen1_backgroundROM1_SLICE_198 \cube_gen1.backgroundROM1.SLICE_198 ( 
    .D1(\cube_gen1.backgroundROM1.n18 ), .C1(n1775), .B1(\col[7] ), 
    .A1(\col[8] ), .D0(n1775), .C0(\cube_gen1.backgroundROM1.n546 ), 
    .B0(\col[8] ), .A0(\col[7] ), .F0(\cube_gen1.backgroundROM1.n688 ), 
    .F1(\cube_gen1.backgroundROM1.n686 ));
  cube_gen1_backgroundROM1_SLICE_201 \cube_gen1.backgroundROM1.SLICE_201 ( 
    .D1(\col[6] ), .C1(\cube_gen1.backgroundROM1.n18 ), .B1(n1959), 
    .A1(\cube_gen1.backgroundROM1.n1947 ), .D0(\col[2] ), .C0(\col[3] ), 
    .F0(\cube_gen1.backgroundROM1.n18 ), .F1(\cube_gen1.backgroundROM1.n3677 ));
  cube_gen1_backgroundROM1_SLICE_202 \cube_gen1.backgroundROM1.SLICE_202 ( 
    .D1(\col[6] ), .C1(\cube_gen1.backgroundROM1.n93 ), .B1(\col[8] ), 
    .A1(\col[7] ), .D0(\col[3] ), .C0(\col[5] ), .A0(\col[4] ), 
    .F0(\cube_gen1.backgroundROM1.n93 ), .F1(\cube_gen1.backgroundROM1.n5117 ));
  cube_gen1_backgroundROM1_SLICE_206 \cube_gen1.backgroundROM1.SLICE_206 ( 
    .D1(\col[2] ), .C1(\col[4] ), .B1(\col[3] ), .A1(\row[2] ), .D0(\col[4] ), 
    .C0(\col[2] ), .B0(\row[2] ), .A0(\col[3] ), 
    .F0(\cube_gen1.backgroundROM1.n4839 ), 
    .F1(\cube_gen1.backgroundROM1.n5046 ));
  cube_gen1_backgroundROM1_SLICE_207 \cube_gen1.backgroundROM1.SLICE_207 ( 
    .D1(\cube_gen1.backgroundROM1.n126 ), 
    .C1(\cube_gen1.backgroundROM1.n2509 ), .A1(\col[8] ), 
    .D0(\cube_gen1.backgroundROM1.n4839 ), .C0(HSYNC_c_N_64), .B0(n1845), 
    .A0(\col[7] ), .F0(\cube_gen1.backgroundROM1.n2509 ), 
    .F1(\cube_gen1.backgroundROM1.n1403 ));
  cube_gen1_backgroundROM1_SLICE_209 \cube_gen1.backgroundROM1.SLICE_209 ( 
    .D1(\cube_gen1.backgroundROM1.n3631 ), .C1(\cube_gen1.backgroundROM1.n46 ), 
    .B1(\cube_gen1.backgroundROM1.n4723 ), .A1(\row[2] ), .D0(\col[2] ), 
    .C0(\col[3] ), .B0(\col[5] ), .A0(\col[4] ), 
    .F0(\cube_gen1.backgroundROM1.n46 ), .F1(\cube_gen1.backgroundROM1.n3169 ));
  cube_gen1_backgroundROM1_SLICE_212 \cube_gen1.backgroundROM1.SLICE_212 ( 
    .D1(\col[4] ), .C1(\cube_gen1.backgroundROM1.n2369 ), .B1(\col[2] ), 
    .A1(\col[6] ), .D0(\col[3] ), .C0(\col[5] ), 
    .F0(\cube_gen1.backgroundROM1.n2369 ), 
    .F1(\cube_gen1.backgroundROM1.n4726 ));
  cube_gen1_backgroundROM1_SLICE_214 \cube_gen1.backgroundROM1.SLICE_214 ( 
    .D1(\cube_gen1.backgroundROM1.n2246 ), .C1(\col[3] ), .B1(\col[5] ), 
    .A1(\col[4] ), .D0(\col[3] ), .C0(\col[5] ), .B0(\col[4] ), 
    .F0(\cube_gen1.backgroundROM1.n30_adj_80 ), 
    .F1(\cube_gen1.backgroundROM1.n5049 ));
  cube_gen1_backgroundROM1_SLICE_215 \cube_gen1.backgroundROM1.SLICE_215 ( 
    .D1(\cube_gen1.backgroundROM1.n30_adj_80 ), 
    .C1(\cube_gen1.backgroundROM1.n2003 ), 
    .B1(\cube_gen1.backgroundROM1.n2246 ), .A1(\col[9] ), 
    .D0(\cube_gen1.backgroundROM1.n4854 ), 
    .C0(\cube_gen1.backgroundROM1.n2002 ), .B0(\col[8] ), 
    .F0(\cube_gen1.backgroundROM1.n2003 ), 
    .F1(\cube_gen1.backgroundROM1.n1326 ));
  cube_gen1_backgroundROM1_SLICE_216 \cube_gen1.backgroundROM1.SLICE_216 ( 
    .D1(\col[6] ), .C1(n1668), .B1(\cube_gen1.backgroundROM1.n15 ), 
    .A1(\cube_gen1.backgroundROM1.n93 ), .D0(\col[8] ), .B0(\col[7] ), 
    .F0(n1668), .F1(\cube_gen1.backgroundROM1.n666 ));
  cube_gen1_backgroundROM1_SLICE_219 \cube_gen1.backgroundROM1.SLICE_219 ( 
    .D1(\col[2] ), .C1(\col[6] ), .B1(\col[3] ), .A1(\col[4] ), .D0(\col[4] ), 
    .C0(\col[2] ), .A0(\col[3] ), .F0(\cube_gen1.backgroundROM1.n3595 ), 
    .F1(\cube_gen1.backgroundROM1.n1341 ));
  cube_gen1_backgroundROM1_SLICE_221 \cube_gen1.backgroundROM1.SLICE_221 ( 
    .D1(\cube_gen1.backgroundROM1.n1341 ), 
    .C1(\cube_gen1.backgroundROM1.n3619 ), .B1(\col[5] ), .D0(\col[2] ), 
    .C0(\col[3] ), .A0(\col[4] ), .F0(\cube_gen1.backgroundROM1.n3619 ), 
    .F1(\cube_gen1.backgroundROM1.n1342 ));
  cube_gen1_backgroundROM1_SLICE_222 \cube_gen1.backgroundROM1.SLICE_222 ( 
    .D1(\cube_gen1.backgroundROM1.n523 ), 
    .C1(\cube_gen1.backgroundROM1.n3669 ), .A1(\col[8] ), .D0(n3645), 
    .C0(\cube_gen1.backgroundROM1.n3613 ), .B0(\col[7] ), 
    .F0(\cube_gen1.backgroundROM1.n3669 ), 
    .F1(\cube_gen1.backgroundROM1.n3172 ));
  cube_gen1_backgroundROM1_SLICE_223 \cube_gen1.backgroundROM1.SLICE_223 ( 
    .D1(\cube_gen1.backgroundROM1.n4846 ), .C1(n3645), .B1(\col[7] ), 
    .D0(\col[5] ), .C0(\cube_gen1.backgroundROM1.n3619 ), .A0(\col[6] ), 
    .F0(n3645), .F1(\cube_gen1.backgroundROM1.n4854 ));
  cube_gen1_backgroundROM1_SLICE_226 \cube_gen1.backgroundROM1.SLICE_226 ( 
    .D1(\col[3] ), .C1(\col[2] ), .B1(\col[4] ), .A1(n1845), .D0(\col[2] ), 
    .C0(\col[3] ), .A0(\col[4] ), .F0(\cube_gen1.backgroundROM1.n775 ), 
    .F1(\cube_gen1.backgroundROM1.n5085 ));
  cube_gen1_backgroundROM1_SLICE_227 \cube_gen1.backgroundROM1.SLICE_227 ( 
    .D1(\cube_gen1.backgroundROM1.n3627 ), 
    .C1(\cube_gen1.backgroundROM1.n802 ), .B1(\row[2] ), .A1(\col[8] ), 
    .D0(\cube_gen1.backgroundROM1.n775 ), 
    .C0(\cube_gen1.backgroundROM1.n1342 ), 
    .B0(\cube_gen1.backgroundROM1.n1343 ), .A0(\col[7] ), 
    .F0(\cube_gen1.backgroundROM1.n802 ), 
    .F1(\cube_gen1.backgroundROM1.n5125 ));
  cube_gen1_backgroundROM1_SLICE_228 \cube_gen1.backgroundROM1.SLICE_228 ( 
    .D1(\cube_gen1.backgroundROM1.n8 ), .C1(n5037), 
    .B1(\cube_gen1.backgroundROM1.n688 ), .A1(\row[2] ), .D0(\col[4] ), 
    .C0(\col[6] ), .B0(\col[7] ), .F0(n5037), 
    .F1(\cube_gen1.backgroundROM1.n1333 ));
  cube_gen1_backgroundROM1_SLICE_230 \cube_gen1.backgroundROM1.SLICE_230 ( 
    .D1(\cube_gen1.backgroundROM1.n85 ), .C1(\cube_gen1.backgroundROM1.n4381 ), 
    .B1(n1959), .A1(\col[5] ), .D0(\col[3] ), .C0(\col[4] ), .B0(\col[6] ), 
    .F0(\cube_gen1.backgroundROM1.n4381 ), 
    .F1(\cube_gen1.backgroundROM1.n5044 ));
  cube_gen1_backgroundROM1_SLICE_232 \cube_gen1.backgroundROM1.SLICE_232 ( 
    .D1(\col[3] ), .C1(\cube_gen1.backgroundROM1.n2246 ), .B1(\col[4] ), 
    .A1(\col[5] ), .D0(\col[8] ), .C0(\col[6] ), .B0(\col[7] ), 
    .F0(\cube_gen1.backgroundROM1.n2246 ), 
    .F1(\cube_gen1.backgroundROM1.n5127 ));
  cube_gen1_backgroundROM1_SLICE_235 \cube_gen1.backgroundROM1.SLICE_235 ( 
    .D1(\cube_gen1.backgroundROM1.n93_adj_81 ), .C1(n1867), 
    .B1(\cube_gen1.backgroundROM1.n3631 ), .A1(\col[8] ), .D0(\col[6] ), 
    .B0(\col[7] ), .F0(n1867), .F1(\cube_gen1.backgroundROM1.n11 ));
  cube_gen1_backgroundROM1_SLICE_236 \cube_gen1.backgroundROM1.SLICE_236 ( 
    .D1(\col[7] ), .C1(\cube_gen1.backgroundROM1.n94_adj_78 ), .A1(\col[8] ), 
    .D0(\col[6] ), .C0(\col[3] ), .B0(\col[5] ), .A0(\col[4] ), 
    .F0(\cube_gen1.backgroundROM1.n94_adj_78 ), 
    .F1(\cube_gen1.backgroundROM1.n668 ));
  vga_1_SLICE_239 \vga_1.SLICE_239 ( .D1(HSYNC_c_N_64), 
    .C1(\vga_1.HSYNC_c_N_65 ), .B1(\col[7] ), .A1(\col[8] ), .D0(\col[9] ), 
    .C0(\col[6] ), .B0(\col[5] ), .A0(\cube_gen1.backgroundROM1.n3619 ), 
    .F0(\vga_1.HSYNC_c_N_65 ), .F1(HSYNC_c));
  cube_gen1_backgroundROM1_SLICE_241 \cube_gen1.backgroundROM1.SLICE_241 ( 
    .D1(\cube_gen1.backgroundROM1.n2538 ), 
    .C1(\cube_gen1.backgroundROM1.n4951 ), .B1(n3637), .A1(\row[6] ), 
    .D0(\cube_gen1.backgroundROM1.n5504 ), 
    .C0(\cube_gen1.backgroundROM1.n4950 ), .B0(\row[5] ), 
    .F0(\cube_gen1.backgroundROM1.n4951 ), 
    .F1(\cube_gen1.backgroundROM1.n957 ));
  cube_gen1_backgroundROM1_SLICE_243 \cube_gen1.backgroundROM1.SLICE_243 ( 
    .D1(\cube_gen1.backgroundROM1.n5055 ), 
    .C1(\cube_gen1.backgroundROM1.n2482 ), 
    .B1(\cube_gen1.backgroundROM1.n957 ), .A1(\row[7] ), .D0(\row[3] ), 
    .C0(\row[4] ), .F0(\cube_gen1.backgroundROM1.n2482 ), 
    .F1(\cube_gen1.backgroundROM1.n963 ));
  cube_gen1_backgroundROM1_SLICE_244 \cube_gen1.backgroundROM1.SLICE_244 ( 
    .D1(\col[6] ), .C1(\cube_gen1.backgroundROM1.n567 ), .B1(n1959), 
    .A1(\cube_gen1.backgroundROM1.n93 ), .D0(\col[2] ), .C0(\col[5] ), 
    .B0(\col[3] ), .A0(\col[4] ), .F0(\cube_gen1.backgroundROM1.n567 ), 
    .F1(\cube_gen1.backgroundROM1.n5064 ));
  cube_gen1_backgroundROM1_SLICE_248 \cube_gen1.backgroundROM1.SLICE_248 ( 
    .D1(\cube_gen1.backgroundROM1.n3562 ), 
    .C1(\cube_gen1.backgroundROM1.n5112 ), .B1(\col[5] ), .A1(\col[4] ), 
    .D0(\col[2] ), .C0(\row[2] ), .B0(\col[3] ), 
    .F0(\cube_gen1.backgroundROM1.n5112 ), 
    .F1(\cube_gen1.backgroundROM1.n2495 ));
  cube_gen1_backgroundROM1_SLICE_251 \cube_gen1.backgroundROM1.SLICE_251 ( 
    .D0(\cube_gen1.backgroundROM1.n529 ), 
    .C0(\cube_gen1.backgroundROM1.n2495 ), .B0(\col[9] ), 
    .A0(\cube_gen1.backgroundROM1.n2246 ), 
    .F0(\cube_gen1.backgroundROM1.n1328 ));
  vga_1_SLICE_253 \vga_1.SLICE_253 ( .D1(n1867), .C1(n2360), .B1(\col[8] ), 
    .A1(\row[3] ), .D0(\col[3] ), .C0(\col[5] ), .B0(\col[4] ), .F0(n2360), 
    .F1(\vga_1.n5026 ));
  cube_gen1_backgroundROM1_SLICE_254 \cube_gen1.backgroundROM1.SLICE_254 ( 
    .D1(\vga_1.row[1]_2 ), .C1(n2315), .B1(\vga_1.row[0]_2 ), .A1(\row[2] ), 
    .D0(\row[8] ), .C0(\row[7] ), .B0(\row[6] ), .A0(\row[5] ), .F0(n2315), 
    .F1(\vga_1.VSYNC_c_N_66 ));
  cube_gen1_backgroundROM1_SLICE_256 \cube_gen1.backgroundROM1.SLICE_256 ( 
    .D1(\row[8] ), .C1(\cube_gen1.backgroundROM1.n660 ), 
    .B1(\cube_gen1.backgroundROM1.n959 ), .A1(\row[7] ), .D0(n3637), 
    .C0(\row[5] ), .B0(\row[6] ), .F0(\cube_gen1.backgroundROM1.n660 ), 
    .F1(\cube_gen1.backgroundROM1.n5639 ));
  cube_gen1_backgroundROM1_SLICE_259 \cube_gen1.backgroundROM1.SLICE_259 ( 
    .D1(\cube_gen1.backgroundROM1.n2246 ), 
    .C1(\cube_gen1.backgroundROM1.n1947 ), .B1(\col[2] ), .A1(\col[3] ), 
    .D0(\col[5] ), .C0(\col[4] ), .F0(\cube_gen1.backgroundROM1.n1947 ), 
    .F1(\cube_gen1.backgroundROM1.n672 ));
  cube_gen1_backgroundROM1_SLICE_262 \cube_gen1.backgroundROM1.SLICE_262 ( 
    .D1(\cube_gen1.backgroundROM1.n5576 ), 
    .C1(\cube_gen1.backgroundROM1.n3685 ), .B1(\row[5] ), .A1(\row[6] ), 
    .D0(\cube_gen1.backgroundROM1.n5618 ), 
    .C0(\cube_gen1.backgroundROM1.n5552 ), .B0(\row[3] ), .A0(\row[4] ), 
    .F0(\cube_gen1.backgroundROM1.n3685 ), 
    .F1(\cube_gen1.backgroundROM1.n5134 ));
  cube_gen1_backgroundROM1_SLICE_264 \cube_gen1.backgroundROM1.SLICE_264 ( 
    .D1(\col[8] ), .C1(\cube_gen1.backgroundROM1.n739 ), .B1(\col[4] ), 
    .A1(\cube_gen1.backgroundROM1.n2261 ), .D0(\col[2] ), .C0(\col[3] ), 
    .B0(n1775), .A0(\col[7] ), .F0(\cube_gen1.backgroundROM1.n739 ), 
    .F1(\cube_gen1.backgroundROM1.n737 ));
  vga_1_SLICE_266 \vga_1.SLICE_266 ( .D1(n5624), .C1(\vga_1.n26 ), 
    .B1(\row[5] ), .D0(\col[2] ), .C0(\vga_1.n5026 ), .B0(\col[9] ), 
    .A0(n1959), .F0(\vga_1.n26 ), .F1(\vga_1.n29 ));
  vga_1_SLICE_268 \vga_1.SLICE_268 ( .D1(\col[3] ), .C1(\vga_1.n2351 ), 
    .A1(\col[2] ), .D0(\col[5] ), .C0(\col[6] ), .B0(\col[4] ), 
    .F0(\vga_1.n2351 ), .F1(HSYNC_c_N_64));
  vga_1_SLICE_270 \vga_1.SLICE_270 ( .D1(\row[8] ), .C1(\vga_1.n4848 ), 
    .B1(\row[4] ), .A1(\row[7] ), .D0(\vga_1.row[1]_2 ), .C0(\vga_1.row[0]_2 ), 
    .A0(\row[5] ), .F0(\vga_1.n4848 ), .F1(\vga_1.n4852 ));
  vga_1_SLICE_272 \vga_1.SLICE_272 ( .D1(\vga_1.VSYNC_c_N_66 ), 
    .C1(\vga_1.row[9]_2 ), .B1(\row[3] ), .A1(\row[4] ), .D0(\vga_1.row[9]_2 ), 
    .C0(\row[3] ), .F0(\vga_1.n6 ), .F1(VSYNC_c));
  cube_gen1_backgroundROM1_SLICE_274 \cube_gen1.backgroundROM1.SLICE_274 ( 
    .D1(\col[5] ), .C1(\col[2] ), .B1(\col[4] ), .A1(\col[3] ), .D0(\col[2] ), 
    .C0(\col[5] ), .B0(\col[3] ), .A0(\col[4] ), 
    .F0(\cube_gen1.backgroundROM1.n5030 ), 
    .F1(\cube_gen1.backgroundROM1.n5031 ));
  cube_gen1_backgroundROM1_SLICE_280 \cube_gen1.backgroundROM1.SLICE_280 ( 
    .D1(\col[6] ), .C1(\col[4] ), .B1(\col[5] ), .A1(\col[7] ), .D0(\col[4] ), 
    .C0(\col[6] ), .B0(\col[7] ), .A0(\col[5] ), 
    .F0(\cube_gen1.backgroundROM1.n63_adj_76 ), 
    .F1(\cube_gen1.backgroundROM1.n1777 ));
  cube_gen1_backgroundROM1_SLICE_288 \cube_gen1.backgroundROM1.SLICE_288 ( 
    .DI1(\cube_gen1.backgroundROM1.background_2__N_61[2] ), .D1(\row[8] ), 
    .C1(\cube_gen1.backgroundROM1.n3653 ), .B1(\row[7] ), 
    .A1(\cube_gen1.backgroundROM1.n655 ), .D0(\row[6] ), .C0(\row[7] ), 
    .B0(\row[5] ), .A0(n3637), .CLK(vga_clk), .Q1(\cube_gen1.background[2] ), 
    .F0(\cube_gen1.backgroundROM1.n3653 ), 
    .F1(\cube_gen1.backgroundROM1.background_2__N_61[2] ));
  cube_gen1_SLICE_300 \cube_gen1.SLICE_300 ( .D1(\cube_gen1.background[1] ), 
    .C1(rgb_c_0_N_69), .D0(\cube_gen1.background[0] ), .B0(rgb_c_0_N_69), 
    .F0(rgb_c_0), .F1(rgb_c_1));
  SLICE_302 SLICE_302( .F0(GND_net));
  controller1_SLICE_303 \controller1.SLICE_303 ( 
    .D1(\controller1.intermediate[7] ), .C1(ledController_c_7), 
    .A1(controlLatch_c), .D0(\controller1.intermediate[6] ), 
    .C0(ledController_c_6), .B0(controlLatch_c), .F0(ledController_c_6), 
    .F1(ledController_c_7));
  controller1_SLICE_305 \controller1.SLICE_305 ( 
    .D1(\controller1.intermediate[3] ), .C1(ledController_c_3), 
    .B1(controlLatch_c), .D0(ledController_c_1), 
    .C0(\controller1.intermediate[1] ), .A0(controlLatch_c), 
    .F0(ledController_c_1), .F1(ledController_c_3));
  controller1_SLICE_307 \controller1.SLICE_307 ( .D1(ledController_c_4), 
    .C1(\controller1.intermediate[4] ), .B1(controlLatch_c), 
    .D0(\controller1.intermediate[2] ), .C0(ledController_c_2), 
    .A0(controlLatch_c), .F0(ledController_c_2), .F1(ledController_c_4));
  cube_gen1_backgroundROM1_SLICE_310 \cube_gen1.backgroundROM1.SLICE_310 ( 
    .D0(\cube_gen1.backgroundROM1.n5 ), .C0(\cube_gen1.backgroundROM1.n1422 ), 
    .B0(\row[3] ), .A0(\col[9] ), .F0(\cube_gen1.backgroundROM1.n934 ));
  cube_gen1_backgroundROM1_SLICE_320 \cube_gen1.backgroundROM1.SLICE_320 ( 
    .D0(\col[3] ), .C0(\cube_gen1.backgroundROM1.n1333 ), 
    .B0(\cube_gen1.backgroundROM1.n2363 ), .A0(\col[9] ), 
    .F0(\cube_gen1.backgroundROM1.n1334 ));
  ledController_pad_0__SLICE_338 \ledController_pad[0].SLICE_338 ( 
    .F0(\ledController_pad[0].vcc ));
  vga_1_SLICE_340 \vga_1.SLICE_340 ( .D0(\col[8] ), .C0(n2470), .B0(\col[9] ), 
    .A0(\col[7] ), .F0(\vga_1.n5109 ));
  controller1_osc \controller1.osc ( .CLKHFPU(\ledController_pad[0].vcc ), 
    .CLKHFEN(\ledController_pad[0].vcc ), .CLKHF(\controller1.clk ));
  mypll_1_lscc_pll_inst_u_PLL_B \mypll_1.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(fpga_clk_c), .FEEDBACK(\mypll_1.lscc_pll_inst.feedback_w ), 
    .RESET_N(\ledController_pad[0].vcc ), 
    .INTFBOUT(\mypll_1.lscc_pll_inst.feedback_w ), .OUTGLOBAL(vga_clk));
  controllerIn controllerIn_I( .PADDI(controllerIn_c), 
    .controllerIn(controllerIn));
  fpga_clk fpga_clk_I( .PADDI(fpga_clk_c), .fpga_clk(fpga_clk));
  ledController_0_ \ledController[0]_I ( .PADDO(ledController_c_0), 
    .ledController0(ledController[0]));
  ledController_1_ \ledController[1]_I ( .PADDO(ledController_c_1), 
    .ledController1(ledController[1]));
  ledController_2_ \ledController[2]_I ( .PADDO(ledController_c_2), 
    .ledController2(ledController[2]));
  ledController_3_ \ledController[3]_I ( .PADDO(ledController_c_3), 
    .ledController3(ledController[3]));
  ledController_4_ \ledController[4]_I ( .PADDO(ledController_c_4), 
    .ledController4(ledController[4]));
  ledController_5_ \ledController[5]_I ( .PADDO(ledController_c_5), 
    .ledController5(ledController[5]));
  ledController_6_ \ledController[6]_I ( .PADDO(ledController_c_6), 
    .ledController6(ledController[6]));
  ledController_7_ \ledController[7]_I ( .PADDO(ledController_c_7), 
    .ledController7(ledController[7]));
  controlClk controlClk_I( .PADDO(controlClk_c), .controlClk(controlClk));
  controlLatch controlLatch_I( .PADDO(controlLatch_c), 
    .controlLatch(controlLatch));
  rgb_0_ \rgb[0]_I ( .PADDO(rgb_c_0), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_1), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_2), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(GND_net), .rgb3(rgb[3]));
  rgb_4_ \rgb[4]_I ( .PADDO(GND_net), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(GND_net), .rgb5(rgb[5]));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
endmodule

module controller1_SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_51_108_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/slowCount_7__I_19 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/slowCount_7__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module controller1_SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_51_108_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/slowCount_7__I_21 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/slowCount_7__I_20 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_51_108_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/slowCount_7__I_23 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/slowCount_7__I_22 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_51_108_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/slowCount_7__I_25 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/slowCount_7__I_24 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_51_108_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_51_108__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/slowCount_7__I_26 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_51_108_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_51_108__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_51_108__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_51_108_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_51_108__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_51_108__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_51_108_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_51_108__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_51_108__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_8 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \controller1/count_51_108_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_51_108__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module vga_1_SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/scol_52_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_15 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_14 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/scol_52_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_17 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_16 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_11 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_1/scol_52_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_18 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_12 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_14_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_13 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_14_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/row_9__I_1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_14 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_14_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/row_9__I_3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_15 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_14_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/row_9__I_5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_16 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_1/scol_52_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_17 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_14_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/row_9__I_7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/scol_52_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_19 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_14_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/scol_52_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_21 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \controller1.SLICE_21_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \controller1.SLICE_21_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/intermediate_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/intermediate_6__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_23 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \controller1.SLICE_23_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \controller1.SLICE_23_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/intermediate_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/intermediate_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_25 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \controller1.SLICE_25_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \controller1.SLICE_25_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/intermediate_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/intermediate_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_27 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \controller1/i11_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \controller1.SLICE_27_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/intermediate_0__I_27 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/intermediate_0__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_29 ( input DI1, DI0, D1, C1, B1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \cube_gen1/backgroundROM1/i714_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \cube_gen1/backgroundROM1/n5639_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \cube_gen1/backgroundROM1/background_2__I_28 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \cube_gen1/backgroundROM1/background_0__I_0_2 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x3F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_32 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40005 \cube_gen1/backgroundROM1/i4418_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40006 \cube_gen1/backgroundROM1/Mux_463_i31_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0x7520") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xF202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_33 ( input D1, C1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40007 \cube_gen1/backgroundROM1/i3002_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \cube_gen1/backgroundROM1/Mux_269_i30_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0x3626") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_34 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40009 \cube_gen1/backgroundROM1/i4464_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \cube_gen1/backgroundROM1/n5519_bdd_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xF1A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_35 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40011 \cube_gen1/backgroundROM1/col[6]_bdd_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40012 \cube_gen1.backgroundROM1.i3005_2_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x8BCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_36 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40013 \cube_gen1/backgroundROM1/row[3]_bdd_4_lut_3_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40014 \cube_gen1/backgroundROM1/i1144_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x77C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xC0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_37 ( input D0, C0, B0, A0, output F0 );

  lut40015 \cube_gen1/backgroundROM1/n5573_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_38 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40016 \cube_gen1/backgroundROM1/i1138_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40017 \cube_gen1/backgroundROM1/i1831_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_40 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40018 \cube_gen1/backgroundROM1/i16_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40019 \cube_gen1.backgroundROM1.i585_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xB1A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x30AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_42 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40020 \cube_gen1/backgroundROM1/i701_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40021 \cube_gen1/backgroundROM1/i693_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_44 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40022 \cube_gen1/backgroundROM1/i4462_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40023 \cube_gen1/backgroundROM1/i304_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xFDA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0x2004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_45 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40024 \cube_gen1.backgroundROM1.i4333_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40025 \cube_gen1/backgroundROM1/i2995_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x2800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_46 ( input D1, C1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40007 \cube_gen1/backgroundROM1/i1551_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40026 \cube_gen1/backgroundROM1/i325_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xAB01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_47 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40027 \cube_gen1/backgroundROM1/Mux_417_i125_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40028 \cube_gen1/backgroundROM1/i3133_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xAF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_48 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40029 \cube_gen1/backgroundROM1/i362_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \cube_gen1/backgroundROM1/i346_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0x5F4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_49 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40031 \cube_gen1/backgroundROM1/Mux_276_i127_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40032 \cube_gen1/backgroundROM1/i3180_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xDF13") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_50 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40033 \cube_gen1/backgroundROM1/i2141_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40034 \cube_gen1/backgroundROM1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x32FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_51 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40035 \cube_gen1/backgroundROM1/i2227_4_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40036 \cube_gen1/backgroundROM1/i3198_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x5D4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_52 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40037 \cube_gen1/backgroundROM1/n5609_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40038 \cube_gen1/backgroundROM1/i358_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xD1F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_53 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40039 \cube_gen1/backgroundROM1/i1_2_lut_3_lut_adj_37 ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \cube_gen1/backgroundROM1/Mux_276_i93_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x3226") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_54 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40041 \cube_gen1/backgroundROM1/i4684_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40042 \cube_gen1/backgroundROM1/i863_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_55 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40043 \vga_1/row[3]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 \cube_gen1.backgroundROM1.Mux_441_i255_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x3074") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_56 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40045 \cube_gen1/backgroundROM1/n5615_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40046 \cube_gen1/backgroundROM1/col[9]_bdd_4_lut_14 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_59 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40047 \cube_gen1/backgroundROM1/i2157_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40048 \cube_gen1/backgroundROM1/i2228_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x7340") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_60 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40049 \cube_gen1/backgroundROM1/Mux_412_i31_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40050 \cube_gen1/backgroundROM1/i4697_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xB1F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_62 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40051 \cube_gen1/backgroundROM1/col[9]_bdd_4_lut_13 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40052 \cube_gen1.backgroundROM1.i1_2_lut_adj_34 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_64 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40051 \cube_gen1/backgroundROM1/col[8]_bdd_4_lut_2 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40053 \cube_gen1/backgroundROM1/i4472_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_65 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40054 \cube_gen1/backgroundROM1/n5507_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40055 \cube_gen1/backgroundROM1/i4468_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xBBF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_66 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40056 \cube_gen1/backgroundROM1/n5561_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40057 \cube_gen1/backgroundROM1/col[8]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_68 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40058 \cube_gen1/backgroundROM1/i403_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40059 \cube_gen1/backgroundROM1/i399_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_70 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40060 \cube_gen1/backgroundROM1/i397_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40061 \cube_gen1/backgroundROM1/n5585_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_72 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40062 \cube_gen1/backgroundROM1/col[9]_bdd_4_lut_7 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40063 \cube_gen1/backgroundROM1/Mux_477_i127_3_lut_4_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x0819") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_73 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40064 \cube_gen1/backgroundROM1/i681_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \cube_gen1/backgroundROM1/n5555_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_74 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40066 \cube_gen1/backgroundROM1/col[9]_bdd_4_lut_12 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40067 \cube_gen1/backgroundROM1/Mux_427_i127_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x5088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_75 ( input D0, C0, B0, A0, output F0 );

  lut40004 \cube_gen1/backgroundROM1/n5603_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_backgroundROM1_SLICE_76 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40051 \cube_gen1/backgroundROM1/col[9]_bdd_4_lut_6 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40068 \cube_gen1.backgroundROM1.i4631_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_77 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40069 \cube_gen1/backgroundROM1/n5549_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40070 \cube_gen1/backgroundROM1/i4639_2_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xFA44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xECEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_78 ( input D0, C0, B0, A0, output F0 );

  lut40071 \cube_gen1/backgroundROM1/row[3]_bdd_4_lut_2 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_79 ( input D0, C0, B0, A0, output F0 );

  lut40065 \cube_gen1/backgroundROM1/n5501_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_backgroundROM1_SLICE_80 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40051 \cube_gen1/backgroundROM1/col[8]_bdd_4_lut_3 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40072 \cube_gen1/backgroundROM1/i4622_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x1055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_81 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40054 \cube_gen1/backgroundROM1/n5537_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40073 \cube_gen1/backgroundROM1/i4655_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_82 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40051 \cube_gen1/backgroundROM1/col[9]_bdd_4_lut_11 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40074 \cube_gen1/backgroundROM1/i3142_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_83 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40075 \cube_gen1/backgroundROM1/n5633_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40061 \cube_gen1/backgroundROM1/n5591_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_84 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40076 \cube_gen1/backgroundROM1/i4471_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40077 \cube_gen1/backgroundROM1/Mux_417_i31_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xFC74") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_86 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40078 \cube_gen1/backgroundROM1/n5495_bdd_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40079 \cube_gen1/backgroundROM1/col[7]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xF1C1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_88 ( input D0, C0, B0, A0, output F0 );

  lut40057 \cube_gen1/backgroundROM1/col[9]_bdd_4_lut_4 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_backgroundROM1_SLICE_89 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40080 \cube_gen1/backgroundROM1/n5531_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40081 \cube_gen1/backgroundROM1/i4654_2_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_90 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40082 \cube_gen1/backgroundROM1/Mux_418_i125_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40083 \cube_gen1/backgroundROM1/i525_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x3043") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0x5756") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_91 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40084 \cube_gen1/backgroundROM1/i2146_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40085 \cube_gen1/backgroundROM1/i532_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x72FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xBF15") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_92 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40086 \cube_gen1/backgroundROM1/i4689_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40087 \cube_gen1/backgroundROM1/i4324_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x1050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_93 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40088 \cube_gen1/backgroundROM1/Mux_418_i31_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40025 \cube_gen1/backgroundROM1/i1593_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xCCA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_94 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40056 \cube_gen1/backgroundROM1/n5525_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40089 \cube_gen1/backgroundROM1/col[9]_bdd_4_lut_3 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_96 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40090 \cube_gen1/backgroundROM1/i2139_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40061 \cube_gen1/backgroundROM1/n5579_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x5574") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_97 ( input D0, C0, B0, A0, output F0 );

  lut40091 \cube_gen1/backgroundROM1/col[9]_bdd_4_lut_9_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x72AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_98 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40092 \cube_gen1.backgroundROM1.i538_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40093 \cube_gen1/backgroundROM1/i530_3_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0x74FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x3CFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_100 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40051 \cube_gen1/backgroundROM1/col[9]_bdd_4_lut_2 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40094 \cube_gen1/backgroundROM1/i4664_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x0CC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_101 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40095 \cube_gen1/backgroundROM1/i4597_2_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \cube_gen1/backgroundROM1/n5513_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xFA44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_102 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40097 \cube_gen1/backgroundROM1/col[9]_bdd_4_lut_5_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40098 \cube_gen1/backgroundROM1/i4644_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xA2E6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0x0111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_103 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40099 \cube_gen1/backgroundROM1/i2163_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40100 \cube_gen1/backgroundROM1/n5543_bdd_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xB133") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_104 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40101 \cube_gen1/backgroundROM1/i2205_2_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \cube_gen1/backgroundROM1/row[3]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_106 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40051 \cube_gen1/backgroundROM1/col[9]_bdd_4_lut_8 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40102 \cube_gen1/backgroundROM1/i4674_2_lut_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_107 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40103 \cube_gen1/backgroundROM1/i4406_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \cube_gen1/backgroundROM1/n5567_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_108 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40104 \cube_gen1/backgroundROM1/n5627_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40057 \cube_gen1/backgroundROM1/col[9]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_110 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40105 \cube_gen1/backgroundROM1/col[9]_bdd_4_lut_15 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40106 \cube_gen1/backgroundROM1/i4636_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0x5410") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_111 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40054 \cube_gen1/backgroundROM1/n5621_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40107 \cube_gen1/backgroundROM1/i3258_2_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0x3777") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_113 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \vga_1/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 \vga_1/n5597_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_114 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40110 \controller1/ledController_c_5_I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_115 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40111 \controller1/ledController_c_0_I_0 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \controller1/slowCount_3__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_116 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40113 \controller1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40114 \controller1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_117 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40115 \controller1/controlClk_c_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_118 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40116 i54_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40117 \vga_1/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_119 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40118 \vga_1/i4774_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 \vga_1/i4319_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_120 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40120 \cube_gen1/background_2__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_121 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40121 \vga_1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \vga_1/i3229_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_122 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40123 \cube_gen1/backgroundROM1/i1136_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40124 \cube_gen1/backgroundROM1/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xE444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_123 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40125 \cube_gen1/backgroundROM1/i2153_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40036 \cube_gen1/backgroundROM1/i4666_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_124 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40126 \cube_gen1/backgroundROM1/i4616_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40127 \cube_gen1/backgroundROM1/i4626_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xFCEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_125 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40128 \vga_1/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 \cube_gen1/backgroundROM1/i1487_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_127 ( input D1, C1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40130 \cube_gen1/backgroundROM1/i4617_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40131 \cube_gen1/backgroundROM1/Mux_424_i93_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0x3236") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_129 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40132 \cube_gen1/backgroundROM1/i3058_3_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40129 \cube_gen1/backgroundROM1/i3156_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0x0D0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_130 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40133 \cube_gen1/backgroundROM1/Mux_287_i127_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40134 \cube_gen1/backgroundROM1/i2_3_lut_4_lut_adj_42 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0x7250") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_132 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40135 \cube_gen1/backgroundROM1/Mux_285_i127_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40136 \cube_gen1/backgroundROM1/Mux_285_i63_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0x22F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0x30FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_133 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40051 \cube_gen1/backgroundROM1/col[9]_bdd_4_lut_10 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40137 \cube_gen1/backgroundROM1/i1045_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_134 ( input D1, C1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40138 \cube_gen1/backgroundROM1/i2_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \cube_gen1/backgroundROM1/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_136 ( input D1, C1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40140 \cube_gen1/backgroundROM1/i1_2_lut_adj_32 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \cube_gen1/backgroundROM1/i4698_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_137 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40142 \cube_gen1/backgroundROM1/i4676_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40143 \cube_gen1/backgroundROM1/Mux_278_i30_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0x5410") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0x3304") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_138 ( input D1, C1, B1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40144 \cube_gen1/backgroundROM1/i707_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \vga_1/i50_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0x0FCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_140 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40145 \cube_gen1/backgroundROM1/i3282_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \cube_gen1.backgroundROM1.i3276_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0x0A5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_142 ( input D1, C1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40009 \cube_gen1/backgroundROM1/i668_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 \cube_gen1/backgroundROM1/i636_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xAF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_144 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40148 \cube_gen1/backgroundROM1/i637_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_145 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40149 \cube_gen1/backgroundROM1/Mux_429_i127_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40150 \cube_gen1/backgroundROM1/i4621_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0x6240") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0x7737") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_149 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40029 \cube_gen1/backgroundROM1/i1122_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40151 \cube_gen1/backgroundROM1/i2812_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_152 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40152 \cube_gen1/backgroundROM1/i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40153 \cube_gen1/backgroundROM1/i4647_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xC4C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_153 ( input D1, C1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40154 \cube_gen1/backgroundROM1/i1_2_lut_3_lut_adj_44 ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40155 \vga_1/i1_2_lut_3_lut_adj_29 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_155 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40016 \cube_gen1/backgroundROM1/i1718_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40156 \cube_gen1/backgroundROM1/i2816_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_157 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40157 \cube_gen1/backgroundROM1/i1830_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40158 \cube_gen1/backgroundROM1/i1_2_lut_adj_43 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_159 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40159 \vga_1/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 \cube_gen1/backgroundROM1/i1_2_lut_adj_31 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_160 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40160 \cube_gen1/backgroundROM1/Mux_422_i127_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40161 \cube_gen1/backgroundROM1/Mux_422_i63_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0x5072") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_161 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40162 \cube_gen1/backgroundROM1/i327_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40034 \cube_gen1/backgroundROM1/i1547_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xBA32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_163 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40163 \cube_gen1.backgroundROM1.i3255_2_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40164 \cube_gen1.backgroundROM1.i3107_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0x0220") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_164 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40165 \cube_gen1/backgroundROM1/i324_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40166 \cube_gen1/backgroundROM1/i3224_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xCF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_165 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40167 \cube_gen1/backgroundROM1/Mux_449_i15_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40168 \cube_gen1/backgroundROM1/i307_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0x01FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0x3EBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_167 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40169 \cube_gen1/backgroundROM1/Mux_473_i127_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40170 \cube_gen1/backgroundROM1/i3078_2_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xA0B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_168 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40171 \cube_gen1/backgroundROM1/i4627_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40172 \cube_gen1/backgroundROM1/i2998_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0x1055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_170 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40160 \cube_gen1/backgroundROM1/i361_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 \cube_gen1/backgroundROM1/i345_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0x5452") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_174 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40005 \cube_gen1/backgroundROM1/i4417_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40053 \cube_gen1/backgroundROM1/i2148_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_backgroundROM1_SLICE_177 ( input D1, C1, B1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40174 \cube_gen1/backgroundROM1/i3259_2_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40175 \cube_gen1/backgroundROM1/i1_2_lut_3_lut_adj_39 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_180 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40176 \cube_gen1/backgroundROM1/i4614_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40177 \cube_gen1/backgroundROM1/i4669_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0x4555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_181 ( input D1, C1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40178 \cube_gen1/backgroundROM1/i4677_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \cube_gen1/backgroundROM1/i1_2_lut_3_lut_adj_40 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_182 ( input D1, C1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40160 \cube_gen1/backgroundROM1/i4469_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 \cube_gen1/backgroundROM1/Mux_418_i94_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_backgroundROM1_SLICE_186 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40180 \cube_gen1/backgroundROM1/i4690_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40181 \cube_gen1/backgroundROM1/i4604_2_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0x3210") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0x4800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_190 ( input D1, C1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40182 \cube_gen1/backgroundROM1/i1124_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40183 \cube_gen1/backgroundROM1/i3103_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_192 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40184 \cube_gen1/backgroundROM1/i552_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40185 \cube_gen1/backgroundROM1/i3045_2_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0x55F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_194 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40186 \cube_gen1/backgroundROM1/i4646_3_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40187 \cube_gen1/backgroundROM1/i305_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0x1110") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xE4C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_196 ( input D1, B1, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40188 \cube_gen1/backgroundROM1/i4638_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40189 \cube_gen1/backgroundROM1/i2976_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_198 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40190 \cube_gen1/backgroundROM1/i3097_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40191 \cube_gen1/backgroundROM1/i3094_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_201 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40192 \cube_gen1/backgroundROM1/i3300_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40034 \cube_gen1/backgroundROM1/i3196_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_202 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40193 \cube_gen1/backgroundROM1/i4667_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40194 \cube_gen1/backgroundROM1/i3186_2_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_206 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40195 \cube_gen1/backgroundROM1/i4685_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40196 \cube_gen1/backgroundROM1/i4326_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xA200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_207 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40160 \cube_gen1/backgroundROM1/i2143_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40197 \cube_gen1/backgroundROM1/i2185_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0x5072") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_209 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40198 \cube_gen1/backgroundROM1/i2811_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40199 \cube_gen1/backgroundROM1/Mux_426_i46_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0x40EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0x1716") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_212 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40200 \cube_gen1/backgroundROM1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40129 \cube_gen1/backgroundROM1/i1_2_lut_adj_33 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_214 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40201 \cube_gen1/backgroundROM1/i4672_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40202 \cube_gen1/backgroundROM1/Mux_265_i30_3_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0x3600") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0x3F3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_215 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40157 \cube_gen1/backgroundROM1/i1042_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40014 \cube_gen1/backgroundROM1/i1719_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_backgroundROM1_SLICE_216 ( input D1, C1, B1, A1, D0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40203 \cube_gen1/backgroundROM1/i3123_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40204 \cube_gen1/backgroundROM1/i1384_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_219 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40205 \cube_gen1/backgroundROM1/i1057_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40206 \cube_gen1/backgroundROM1/i297_3_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x975F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0x5FFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_221 ( input D1, C1, B1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40029 \cube_gen1/backgroundROM1/i1058_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40207 \cube_gen1/backgroundROM1/i3248_2_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_222 ( input D1, C1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40027 \cube_gen1/backgroundROM1/i2814_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \cube_gen1/backgroundROM1/i341_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_223 ( input D1, C1, B1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40103 \cube_gen1/backgroundROM1/Mux_267_i63_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40209 \cube_gen1/backgroundROM1/i3272_2_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_226 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40210 \cube_gen1/backgroundROM1/i4661_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40211 \cube_gen1/backgroundROM1/i523_3_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_227 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40212 \cube_gen1/backgroundROM1/i4598_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40213 \cube_gen1/backgroundROM1/i550_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xD5F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xF5B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_228 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40214 \cube_gen1/backgroundROM1/i1049_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40215 \vga_1/i4665_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xD888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_230 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40216 \cube_gen1/backgroundROM1/i4688_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40217 \cube_gen1/backgroundROM1/i2_2_lut_3_lut_adj_35 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0x1302") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_232 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40218 \cube_gen1/backgroundROM1/i4653_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40219 \cube_gen1/backgroundROM1/i1_2_lut_3_lut_adj_36 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_235 ( input D1, C1, B1, A1, D0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40220 \cube_gen1/backgroundROM1/i9_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40221 \cube_gen1/backgroundROM1/i1583_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xB111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_236 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40222 \cube_gen1.backgroundROM1.i3118_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40223 \cube_gen1/backgroundROM1/Mux_415_i94_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xFE33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_239 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40224 \vga_1/col_8__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40225 \vga_1.i1_2_lut_adj_30 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_241 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40226 \cube_gen1/backgroundROM1/i705_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40053 \cube_gen1/backgroundROM1/i4407_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0x3372") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_243 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40227 \cube_gen1/backgroundROM1/i711_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40034 \cube_gen1/backgroundROM1/i2158_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0xD888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_244 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40228 \cube_gen1/backgroundROM1/i4594_2_lut_2_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40229 \cube_gen1/backgroundROM1/i3168_2_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0x2203") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_248 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40033 \cube_gen1/backgroundROM1/i2171_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40230 \cube_gen1/backgroundROM1/i4612_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_251 ( input D0, C0, B0, A0, output F0 );

  lut40231 \cube_gen1/backgroundROM1/i1044_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xB380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_253 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40232 \vga_1/i4693_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40233 \cube_gen1/backgroundROM1/i1_2_lut_3_lut_adj_41 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_254 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40234 \vga_1/i2927_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40235 \cube_gen1/backgroundROM1/i2_3_lut_4_lut_adj_38 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0xBFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_256 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40236 \cube_gen1/backgroundROM1/row[7]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40237 \cube_gen1/backgroundROM1/i3279_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0x003F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_259 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40238 \cube_gen1.backgroundROM1.i3110_2_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40129 \cube_gen1/backgroundROM1/i3034_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xF800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_262 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40239 \cube_gen1/backgroundROM1/i4610_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40240 \cube_gen1/backgroundROM1/i695_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0x1504") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xFDA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_264 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40241 \cube_gen1/backgroundROM1/Mux_484_i127_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40242 \cube_gen1/backgroundROM1/i3072_2_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xF011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0x0444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_266 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40243 \vga_1/i51_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40244 \vga_1/i52_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0xC0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0x88B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_268 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40245 \vga_1/i4317_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40246 \vga_1/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_270 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40247 \vga_1/i4339_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40209 \vga_1/i4335_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_272 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40248 \vga_1/row_3__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 \vga_1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_274 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40249 \cube_gen1/backgroundROM1/i4593_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40250 \cube_gen1/backgroundROM1/i4591_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xDDEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_280 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40251 \cube_gen1.backgroundROM1.i1493_2_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40252 \cube_gen1.backgroundROM1.i3067_2_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_288 ( input DI1, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40253 \cube_gen1/backgroundROM1/i407_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40254 \cube_gen1/backgroundROM1/i3280_2_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \cube_gen1/backgroundROM1/background_2__I_0_2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0x0F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_300 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40255 \cube_gen1/background_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40221 \cube_gen1/background_0__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_302 ( output F0 );
  wire   GNDI;

  lut40256 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_303 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40160 \controller1/ledController_c_7_I_0 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \controller1/ledController_c_6_I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module controller1_SLICE_305 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40029 \controller1/ledController_c_3_I_0 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \controller1/ledController_c_1_I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module controller1_SLICE_307 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40103 \controller1/ledController_c_4_I_0 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40148 \controller1/ledController_c_2_I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_backgroundROM1_SLICE_310 ( input D0, C0, B0, A0, output F0 );

  lut40257 \cube_gen1/backgroundROM1/i682_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xD1C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_320 ( input D0, C0, B0, A0, output F0 );

  lut40258 \cube_gen1/backgroundROM1/i1050_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ledController_pad_0__SLICE_338 ( output F0 );
  wire   GNDI;

  lut40259 \ledController_pad[0].vhi_inst ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_340 ( input D0, C0, B0, A0, output F0 );

  lut40260 \vga_1.i4648_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0x3373") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_osc ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B \controller1/osc ( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), 
    .TRIM9(GNDI), .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), 
    .TRIM4(GNDI), .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), 
    .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module mypll_1_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \mypll_1/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module controllerIn ( output PADDI, input controllerIn );
  wire   GNDI;

  BB_B_B \controllerIn_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(controllerIn));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (controllerIn => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module fpga_clk ( output PADDI, input fpga_clk );
  wire   GNDI;

  BB_B_B \fpga_clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(fpga_clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (fpga_clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module ledController_0_ ( input PADDO, output ledController0 );
  wire   VCCI;

  BB_B_B \ledController_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ledController0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ledController0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ledController_1_ ( input PADDO, output ledController1 );
  wire   VCCI;

  BB_B_B \ledController_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ledController1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ledController1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ledController_2_ ( input PADDO, output ledController2 );
  wire   VCCI;

  BB_B_B \ledController_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ledController2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ledController2) = (0:0:0,0:0:0);
  endspecify

endmodule

module ledController_3_ ( input PADDO, output ledController3 );
  wire   VCCI;

  BB_B_B \ledController_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ledController3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ledController3) = (0:0:0,0:0:0);
  endspecify

endmodule

module ledController_4_ ( input PADDO, output ledController4 );
  wire   VCCI;

  BB_B_B \ledController_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ledController4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ledController4) = (0:0:0,0:0:0);
  endspecify

endmodule

module ledController_5_ ( input PADDO, output ledController5 );
  wire   VCCI;

  BB_B_B \ledController_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ledController5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ledController5) = (0:0:0,0:0:0);
  endspecify

endmodule

module ledController_6_ ( input PADDO, output ledController6 );
  wire   VCCI;

  BB_B_B \ledController_pad[6].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ledController6));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ledController6) = (0:0:0,0:0:0);
  endspecify

endmodule

module ledController_7_ ( input PADDO, output ledController7 );
  wire   VCCI;

  BB_B_B \ledController_pad[7].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ledController7));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ledController7) = (0:0:0,0:0:0);
  endspecify

endmodule

module controlClk ( input PADDO, output controlClk );
  wire   VCCI;

  BB_B_B \controlClk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(controlClk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => controlClk) = (0:0:0,0:0:0);
  endspecify

endmodule

module controlLatch ( input PADDO, output controlLatch );
  wire   VCCI;

  BB_B_B \controlLatch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(controlLatch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => controlLatch) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule
