{"2501.04577": {"publish_time": "2025-01-08", "title": "A 65 nm Bayesian Neural Network Accelerator with 360 fJ/Sample In-Word GRNG for AI Uncertainty Estimation", "paper_summary": "Uncertainty estimation is an indispensable capability for AI-enabled,\nsafety-critical applications, e.g. autonomous vehicles or medical diagnosis.\nBayesian neural networks (BNNs) use Bayesian statistics to provide both\nclassification predictions and uncertainty estimation, but they suffer from\nhigh computational overhead associated with random number generation and\nrepeated sample iterations. Furthermore, BNNs are not immediately amenable to\nacceleration through compute-in-memory architectures due to the frequent memory\nwrites necessary after each RNG operation. To address these challenges, we\npresent an ASIC that integrates 360 fJ/Sample Gaussian RNG directly into the\nSRAM memory words. This integration reduces RNG overhead and enables\nfully-parallel compute-in-memory operations for BNNs. The prototype chip\nachieves 5.12 GSa/s RNG throughput and 102 GOp/s neural network throughput\nwhile occupying 0.45 mm2, bringing AI uncertainty estimation to edge\ncomputation.", "paper_summary_zh": "\u4e0d\u78ba\u5b9a\u6027\u4f30\u8a08\u5c0d\u65bc AI \u555f\u7528\u3001\u5b89\u5168\u81f3\u4e0a\u7684\u61c9\u7528\u7a0b\u5f0f\u800c\u8a00\uff0c\u4f8b\u5982\u81ea\u52d5\u99d5\u99db\u8eca\u8f1b\u6216\u91ab\u7642\u8a3a\u65b7\uff0c\u4e0d\u53ef\u6216\u7f3a\u3002\u8c9d\u6c0f\u795e\u7d93\u7db2\u8def (BNN) \u4f7f\u7528\u8c9d\u6c0f\u7d71\u8a08\u63d0\u4f9b\u5206\u985e\u9810\u6e2c\u548c\u4e0d\u78ba\u5b9a\u6027\u4f30\u8a08\uff0c\u4f46\u5b83\u5011\u6703\u56e0\u70ba\u96a8\u6a5f\u6578\u5b57\u7522\u751f\u548c\u91cd\u8907\u53d6\u6a23\u8fed\u4ee3\u800c\u9020\u6210\u5de8\u5927\u7684\u904b\u7b97\u8ca0\u64d4\u3002\u6b64\u5916\uff0cBNN \u4e26\u975e\u7acb\u5373\u9069\u7528\u65bc\u900f\u904e\u904b\u7b97\u65bc\u8a18\u61b6\u9ad4\u67b6\u69cb\u9032\u884c\u52a0\u901f\uff0c\u56e0\u70ba\u6bcf\u6b21 RNG \u4f5c\u696d\u5f8c\u90fd\u9700\u8981\u983b\u7e41\u5beb\u5165\u8a18\u61b6\u9ad4\u3002\u70ba\u4e86\u89e3\u6c7a\u9019\u4e9b\u6311\u6230\uff0c\u6211\u5011\u63d0\u51fa\u4e86\u4e00\u7a2e ASIC\uff0c\u5c07 360 fJ/\u53d6\u6a23\u7684\u9ad8\u65af RNG \u76f4\u63a5\u6574\u5408\u5230 SRAM \u8a18\u61b6\u9ad4\u5b57\u4e2d\u3002\u9019\u7a2e\u6574\u5408\u53ef\u964d\u4f4e RNG \u8ca0\u64d4\uff0c\u4e26\u70ba BNN \u555f\u7528\u5b8c\u5168\u4e26\u884c\u7684\u904b\u7b97\u65bc\u8a18\u61b6\u9ad4\u4f5c\u696d\u3002\u539f\u578b\u6676\u7247\u53ef\u9054\u5230 5.12 GSa/s RNG \u8655\u7406\u91cf\u548c 102 GOp/s \u795e\u7d93\u7db2\u8def\u8655\u7406\u91cf\uff0c\u540c\u6642\u4f54\u7528 0.45 mm2\uff0c\u5c07 AI \u4e0d\u78ba\u5b9a\u6027\u4f30\u8a08\u5e36\u5165\u908a\u7de3\u904b\u7b97\u3002", "author": "Zephan M. Enciso et.al.", "authors": "Zephan M. Enciso, Boyang Cheng, Likai Pei, Jianbo Liu, Steven Davis, Michael Niemier, Ningyuan Cao", "id": "2501.04577v2", "paper_url": "http://arxiv.org/abs/2501.04577v2", "repo": "null"}}