{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 13:24:16 2011 " "Info: Processing started: Mon Mar 14 13:24:16 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Serial_Control_Module -c Serial_Control_Module " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Serial_Control_Module -c Serial_Control_Module" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Serial_Control_Module EP3C5F256C6 " "Info: Selected device EP3C5F256C6 for design \"Serial_Control_Module\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C6 " "Info: Device EP3C10F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F256C6 " "Info: Device EP3C16F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C6 " "Info: Device EP3C25F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 279 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 281 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 283 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 285 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info: Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 287 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "Critical Warning: No exact pin location assignment(s) for 42 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Addr_Cnt_Enbl " "Info: Pin Addr_Cnt_Enbl not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Addr_Cnt_Enbl } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 560 1360 1536 576 "Addr_Cnt_Enbl" "" } { 88 232 312 104 "Addr_Cnt_Enbl" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr_Cnt_Enbl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 110 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ram_Rd " "Info: Pin Ram_Rd not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Ram_Rd } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 592 1360 1536 608 "Ram_Rd" "" } { 240 824 888 256 "Ram_Rd" "" } { 80 512 584 96 "Ram_Rd" "" } { 680 272 322 696 "Ram_Rd" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ram_Rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 119 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pixel_Started " "Info: Pin Pixel_Started not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Pixel_Started } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 672 1360 1536 688 "Pixel_Started" "" } { 376 432 504 392 "Pixel_Started" "" } { 232 1216 1304 248 "Pixel_Started" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pixel_Started } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 123 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Out\[3\] " "Info: Pin RAM_Out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RAM_Out[3] } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 24 784 960 40 "RAM_Out\[3..0\]" "" } { 176 552 624 192 "RAM_Out\[1\]" "" } { 152 704 784 168 "RAM_Out\[3\]" "" } { 160 552 624 176 "RAM_Out\[3\]" "" } { 376 848 920 392 "RAM_Out\[3\]" "" } { 72 1328 1400 88 "RAM_Out\[0\]" "" } { 224 1336 1408 240 "RAM_Out\[1\]" "" } { 192 1336 1408 208 "RAM_Out\[1\]" "" } { 376 1328 1400 392 "RAM_Out\[2\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 89 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Out\[2\] " "Info: Pin RAM_Out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RAM_Out[2] } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 24 784 960 40 "RAM_Out\[3..0\]" "" } { 176 552 624 192 "RAM_Out\[1\]" "" } { 152 704 784 168 "RAM_Out\[3\]" "" } { 160 552 624 176 "RAM_Out\[3\]" "" } { 376 848 920 392 "RAM_Out\[3\]" "" } { 72 1328 1400 88 "RAM_Out\[0\]" "" } { 224 1336 1408 240 "RAM_Out\[1\]" "" } { 192 1336 1408 208 "RAM_Out\[1\]" "" } { 376 1328 1400 392 "RAM_Out\[2\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 90 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Out\[1\] " "Info: Pin RAM_Out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RAM_Out[1] } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 24 784 960 40 "RAM_Out\[3..0\]" "" } { 176 552 624 192 "RAM_Out\[1\]" "" } { 152 704 784 168 "RAM_Out\[3\]" "" } { 160 552 624 176 "RAM_Out\[3\]" "" } { 376 848 920 392 "RAM_Out\[3\]" "" } { 72 1328 1400 88 "RAM_Out\[0\]" "" } { 224 1336 1408 240 "RAM_Out\[1\]" "" } { 192 1336 1408 208 "RAM_Out\[1\]" "" } { 376 1328 1400 392 "RAM_Out\[2\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 91 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Out\[0\] " "Info: Pin RAM_Out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RAM_Out[0] } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 24 784 960 40 "RAM_Out\[3..0\]" "" } { 176 552 624 192 "RAM_Out\[1\]" "" } { 152 704 784 168 "RAM_Out\[3\]" "" } { 160 552 624 176 "RAM_Out\[3\]" "" } { 376 848 920 392 "RAM_Out\[3\]" "" } { 72 1328 1400 88 "RAM_Out\[0\]" "" } { 224 1336 1408 240 "RAM_Out\[1\]" "" } { 192 1336 1408 208 "RAM_Out\[1\]" "" } { 376 1328 1400 392 "RAM_Out\[2\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 92 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ram_Wr " "Info: Pin Ram_Wr not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Ram_Wr } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 520 1360 1536 536 "Ram_Wr" "" } { 32 512 584 48 "Ram_Wr" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ram_Wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 127 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr\[12\] " "Info: Pin RAM_Addr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RAM_Addr[12] } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 616 1360 1538 632 "RAM_Addr\[12..0\]" "" } { 48 456 584 64 "RAM_Addr\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 93 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr\[11\] " "Info: Pin RAM_Addr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RAM_Addr[11] } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 616 1360 1538 632 "RAM_Addr\[12..0\]" "" } { 48 456 584 64 "RAM_Addr\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 94 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr\[10\] " "Info: Pin RAM_Addr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RAM_Addr[10] } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 616 1360 1538 632 "RAM_Addr\[12..0\]" "" } { 48 456 584 64 "RAM_Addr\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 95 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr\[9\] " "Info: Pin RAM_Addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RAM_Addr[9] } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 616 1360 1538 632 "RAM_Addr\[12..0\]" "" } { 48 456 584 64 "RAM_Addr\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 96 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr\[8\] " "Info: Pin RAM_Addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RAM_Addr[8] } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 616 1360 1538 632 "RAM_Addr\[12..0\]" "" } { 48 456 584 64 "RAM_Addr\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 97 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr\[7\] " "Info: Pin RAM_Addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RAM_Addr[7] } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 616 1360 1538 632 "RAM_Addr\[12..0\]" "" } { 48 456 584 64 "RAM_Addr\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 98 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr\[6\] " "Info: Pin RAM_Addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RAM_Addr[6] } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 616 1360 1538 632 "RAM_Addr\[12..0\]" "" } { 48 456 584 64 "RAM_Addr\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 99 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr\[5\] " "Info: Pin RAM_Addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RAM_Addr[5] } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 616 1360 1538 632 "RAM_Addr\[12..0\]" "" } { 48 456 584 64 "RAM_Addr\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 100 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr\[4\] " "Info: Pin RAM_Addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RAM_Addr[4] } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 616 1360 1538 632 "RAM_Addr\[12..0\]" "" } { 48 456 584 64 "RAM_Addr\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 101 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr\[3\] " "Info: Pin RAM_Addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RAM_Addr[3] } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 616 1360 1538 632 "RAM_Addr\[12..0\]" "" } { 48 456 584 64 "RAM_Addr\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 102 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr\[2\] " "Info: Pin RAM_Addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RAM_Addr[2] } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 616 1360 1538 632 "RAM_Addr\[12..0\]" "" } { 48 456 584 64 "RAM_Addr\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 103 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr\[1\] " "Info: Pin RAM_Addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RAM_Addr[1] } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 616 1360 1538 632 "RAM_Addr\[12..0\]" "" } { 48 456 584 64 "RAM_Addr\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 104 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr\[0\] " "Info: Pin RAM_Addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RAM_Addr[0] } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 616 1360 1538 632 "RAM_Addr\[12..0\]" "" } { 48 456 584 64 "RAM_Addr\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 105 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S_Clear " "Info: Pin S_Clear not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { S_Clear } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 640 1360 1536 656 "S_Clear" "" } { 232 576 632 248 "S_Clear" "" } { 24 248 312 40 "S_Clear" "" } { 416 1016 1072 432 "S_Clear" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S_Clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 134 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cnt_Pause " "Info: Pin Cnt_Pause not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Cnt_Pause } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 696 1360 1536 712 "Cnt_Pause" "" } { 168 688 784 184 "Cnt_Pause" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cnt_Pause } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 141 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pix_Bin " "Info: Pin Pix_Bin not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Pix_Bin } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 448 1360 1536 464 "Pix_Bin" "" } { 48 1488 1552 64 "Pix_Bin" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pix_Bin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 144 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pix_Skip " "Info: Pin Pix_Skip not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Pix_Skip } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 464 1360 1536 480 "Pix_Skip" "" } { 200 1496 1560 216 "Pix_Skip" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pix_Skip } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 147 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pix_Acquire " "Info: Pin Pix_Acquire not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Pix_Acquire } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 480 1360 1536 496 "Pix_Acquire" "" } { 352 1488 1560 368 "Pix_Acquire" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pix_Acquire } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 148 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "End_of_Line " "Info: Pin End_of_Line not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { End_of_Line } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 496 1360 1536 512 "End_of_Line" "" } { 384 1136 1216 400 "End_of_Line" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { End_of_Line } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 149 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_n " "Info: Pin Rd_n not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Rd_n } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 592 40 208 608 "Rd_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rd_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 151 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cleaning " "Info: Pin Cleaning not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Cleaning } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 384 24 192 400 "Cleaning" "" } { 120 1328 1447 136 "Cleaning,SRg_Flashing" "" } { 272 1336 1455 288 "Cleaning,SRg_Flashing" "" } { 424 1328 1447 440 "Cleaning,SRg_Flashing" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cleaning } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 145 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRg_Flashing " "Info: Pin SRg_Flashing not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SRg_Flashing } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 608 40 208 624 "SRg_Flashing" "" } { 120 1328 1447 136 "Cleaning,SRg_Flashing" "" } { 272 1336 1455 288 "Cleaning,SRg_Flashing" "" } { 424 1328 1447 440 "Cleaning,SRg_Flashing" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRg_Flashing } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 146 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk_100 " "Info: Pin Clk_100 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Clk_100 } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 64 32 200 80 "Clk_100" "" } { 312 152 208 328 "Clk_100" "" } { 360 456 504 376 "Clk_100" "" } { 256 712 760 272 "Clk_100" "" } { 64 512 584 80 "Clk_100" "" } { 248 976 1016 264 "Clk_100" "" } { 248 1112 1152 264 "Clk_100" "" } { 400 1024 1072 416 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 536 312 360 552 "Clk_100" "" } { 536 520 568 552 "Clk_100" "" } { 688 400 448 704 "Clk_100" "" } { 688 608 656 704 "Clk_100" "" } { 680 136 192 696 "Clk_100" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 114 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset_n " "Info: Pin Reset_n not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Reset_n } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 336 32 200 352 "Reset_n" "" } { 416 480 536 432 "Reset_n" "" } { 312 712 792 328 "Reset_n" "" } { 456 1056 1104 472 "Reset_n" "" } { 736 160 224 752 "Reset_n" "" } { 592 312 392 608 "Reset_n" "" } { 744 400 480 760 "Reset_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 113 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_n " "Info: Pin Wr_n not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Wr_n } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 536 40 208 552 "Wr_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wr_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 131 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Cs_n " "Info: Pin RAM_Cs_n not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RAM_Cs_n } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 576 40 208 592 "RAM_Cs_n" "" } { 512 160 224 528 "RAM_Cs_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_Cs_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 132 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[3\] " "Info: Pin Dat\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Dat[3] } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 16 32 200 32 "Dat\[3..0\]" "" } { 16 512 584 32 "Dat\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 106 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[2\] " "Info: Pin Dat\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Dat[2] } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 16 32 200 32 "Dat\[3..0\]" "" } { 16 512 584 32 "Dat\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 107 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[1\] " "Info: Pin Dat\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Dat[1] } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 16 32 200 32 "Dat\[3..0\]" "" } { 16 512 584 32 "Dat\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 108 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[0\] " "Info: Pin Dat\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Dat[0] } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 16 32 200 32 "Dat\[3..0\]" "" } { 16 512 584 32 "Dat\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 109 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Addr_Cnt_Reset " "Info: Pin Addr_Cnt_Reset not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Addr_Cnt_Reset } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 136 32 200 152 "Addr_Cnt_Reset" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr_Cnt_Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 140 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Block_n " "Info: Pin Block_n not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Block_n } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 624 40 208 640 "Block_n" "" } { 168 80 160 184 "Block_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Block_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 139 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Line_Start " "Info: Pin Line_Start not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Line_Start } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 248 32 200 264 "Line_Start" "" } { 696 136 193 712 "Line_Start" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Line_Start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 117 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pixel_End " "Info: Pin Pixel_End not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Pixel_End } } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 352 32 200 368 "Pixel_End" "" } { 392 608 664 408 "Pixel_End" "" } { 664 136 192 680 "Pixel_End" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pixel_End } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 118 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_100~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node Clk_100~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 64 32 200 80 "Clk_100" "" } { 312 152 208 328 "Clk_100" "" } { 360 456 504 376 "Clk_100" "" } { 256 712 760 272 "Clk_100" "" } { 64 512 584 80 "Clk_100" "" } { 248 976 1016 264 "Clk_100" "" } { 248 1112 1152 264 "Clk_100" "" } { 400 1024 1072 416 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 536 312 360 552 "Clk_100" "" } { 536 520 568 552 "Clk_100" "" } { 688 400 448 704 "Clk_100" "" } { 688 608 656 704 "Clk_100" "" } { 680 136 192 696 "Clk_100" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 266 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_n~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node Reset_n~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 336 32 200 352 "Reset_n" "" } { 416 480 536 432 "Reset_n" "" } { 312 712 792 328 "Reset_n" "" } { 456 1056 1104 472 "Reset_n" "" } { 736 160 224 752 "Reset_n" "" } { 592 312 392 608 "Reset_n" "" } { 744 400 480 760 "Reset_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 267 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst7  " "Info: Automatically promoted node inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 128 240 304 176 "inst7" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_11_2011_A/" 0 { } { { 0 { 0 ""} 0 138 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 2.5V 13 27 0 " "Info: Number of I/O pins in group: 40 (unused VREF, 2.5V VCCIO, 13 input, 27 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 12 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 15 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.263 ns memory register " "Info: Estimated most critical path is memory to register delay of 3.263 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_c7j1:auto_generated\|ram_block1a1~porta_re_reg 1 MEM M9K_X15_Y11_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M9K_X15_Y11_N0; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_c7j1:auto_generated\|ram_block1a1~porta_re_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg } "NODE_NAME" } } { "db/altsyncram_c7j1.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_11_2011_A/db/altsyncram_c7j1.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.444 ns) 2.444 ns lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_c7j1:auto_generated\|q_a\[1\] 2 MEM M9K_X15_Y11_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(2.444 ns) = 2.444 ns; Loc. = M9K_X15_Y11_N0; Fanout = 4; MEM Node = 'lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_c7j1:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.444 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_c7j1.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_11_2011_A/db/altsyncram_c7j1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.311 ns) 3.172 ns inst35~0 3 COMB LAB_X16_Y10_N0 1 " "Info: 3: + IC(0.417 ns) + CELL(0.311 ns) = 3.172 ns; Loc. = LAB_X16_Y10_N0; Fanout = 1; COMB Node = 'inst35~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|q_a[1] inst35~0 } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 224 888 952 272 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 3.263 ns inst72 4 REG LAB_X16_Y10_N0 1 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 3.263 ns; Loc. = LAB_X16_Y10_N0; Fanout = 1; REG Node = 'inst72'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { inst35~0 inst72 } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 224 1016 1080 304 "inst72" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.846 ns ( 87.22 % ) " "Info: Total cell delay = 2.846 ns ( 87.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.417 ns ( 12.78 % ) " "Info: Total interconnect delay = 0.417 ns ( 12.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.263 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|q_a[1] inst35~0 inst72 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y0 X22_Y11 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.fit.smsg " "Info: Generated suppressed messages file C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 13:24:28 2011 " "Info: Processing ended: Mon Mar 14 13:24:28 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
