Analysis & Synthesis Status : Successful - Fri Feb 22 21:20:51 2008
Quartus II Version : 6.0 Build 202 06/20/2006 SP 1 SJ Full Version
Revision Name : relay_logic
Top-level Entity Name : test
Family : Stratix
Total logic elements : 23
Total pins : 17
Total virtual pins : 0
Total memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
