// Seed: 1089556091
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_3 = 32'd92
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  output wire id_4;
  inout wire _id_3;
  inout wire id_2;
  inout wire id_1;
  wire [-1  &&  1  -  id_3 : -1] id_5;
  wire id_6;
  xnor primCall (id_4, id_1, id_6, id_2);
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout reg id_13;
  inout reg id_12;
  inout wire id_11;
  input wire id_10;
  inout tri0 id_9;
  input wire id_8;
  output tri id_7;
  inout logic [7:0] id_6;
  inout tri id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_7 = -1;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_8,
      id_5
  );
  parameter id_14 = 1;
  always begin : LABEL_0
    $clog2(17);
    ;
    id_13 <= "";
    id_12 <= 1;
  end
  assign id_9 = 1;
endmodule
