Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Dec 17 15:50:52 2022
| Host         : DESKTOP-NanGuo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.194        0.000                      0                 5604        0.106        0.000                      0                 5604        3.000        0.000                       0                  1753  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100M                {0.000 5.000}      10.000          100.000         
  clk_out1_pll_example  {0.000 10.000}     20.000          50.000          
  clkfbout_pll_example  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_pll_example        3.194        0.000                      0                 5604        0.106        0.000                      0                 5604        9.500        0.000                       0                  1749  
  clkfbout_pll_example                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_example
  To Clock:  clk_out1_pll_example

Setup :            0  Failing Endpoints,  Worst Slack        3.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.194ns  (required time - arrival time)
  Source:                 u_mycpu/u_stage_exe/artres1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mycpu/u_stage_if/if_o_pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_example rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        16.536ns  (logic 8.820ns (53.338%)  route 7.716ns (46.662%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        1.803    -0.737    u_mycpu/u_stage_exe/clk_out1
    DSP48_X2Y33          DSP48E1                                      r  u_mycpu/u_stage_exe/artres1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.469 r  u_mycpu/u_stage_exe/artres1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    u_mycpu/u_stage_exe/artres1__0_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.989 r  u_mycpu/u_stage_exe/artres1__1/P[0]
                         net (fo=2, routed)           0.829     5.818    u_mycpu/u_stage_exe/artres1__1_n_105
    SLICE_X78Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.942 r  u_mycpu/u_stage_exe/mem_i_res[19]_i_17/O
                         net (fo=1, routed)           0.000     5.942    u_mycpu/u_stage_exe/mem_i_res[19]_i_17_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.475 r  u_mycpu/u_stage_exe/mem_i_res_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.475    u_mycpu/u_stage_exe/mem_i_res_reg[19]_i_10_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.798 r  u_mycpu/u_stage_exe/mem_i_res_reg[23]_i_8/O[1]
                         net (fo=1, routed)           0.890     7.688    u_mycpu/u_idexe/mem_i_res[23]_i_2_0[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I4_O)        0.306     7.994 r  u_mycpu/u_idexe/mem_i_res[21]_i_6/O
                         net (fo=1, routed)           0.568     8.563    u_mycpu/u_idexe/u_stage_exe/exe_o_res30_out[21]
    SLICE_X70Y92         LUT5 (Prop_lut5_I0_O)        0.124     8.687 r  u_mycpu/u_idexe/mem_i_res[21]_i_2/O
                         net (fo=1, routed)           0.452     9.138    u_mycpu/u_idexe/mem_i_res[21]_i_2_n_0
    SLICE_X70Y92         LUT6 (Prop_lut6_I0_O)        0.124     9.262 r  u_mycpu/u_idexe/mem_i_res[21]_i_1/O
                         net (fo=3, routed)           1.029    10.291    u_mycpu/u_idexe/exe_i_alutype_reg[2]_1[21]
    SLICE_X79Y88         LUT5 (Prop_lut5_I0_O)        0.124    10.415 r  u_mycpu/u_idexe/artres1_i_45/O
                         net (fo=7, routed)           0.867    11.283    u_mycpu/u_idexe/re_rfrd1[21]
    SLICE_X73Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.407 r  u_mycpu/u_idexe/if_o_pc[31]_i_49/O
                         net (fo=1, routed)           0.000    11.407    u_mycpu/u_idexe/if_o_pc[31]_i_49_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.808 r  u_mycpu/u_idexe/if_o_pc_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.808    u_mycpu/u_idexe/if_o_pc_reg[31]_i_35_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.036 f  u_mycpu/u_idexe/if_o_pc_reg[31]_i_32/CO[2]
                         net (fo=1, routed)           0.735    12.771    u_mycpu/u_ifid/CO[0]
    SLICE_X76Y82         LUT6 (Prop_lut6_I1_O)        0.313    13.084 f  u_mycpu/u_ifid/if_o_pc[31]_i_18/O
                         net (fo=1, routed)           0.477    13.561    u_mycpu/u_ifid/if_o_pc[31]_i_18_n_0
    SLICE_X80Y82         LUT4 (Prop_lut4_I0_O)        0.124    13.685 f  u_mycpu/u_ifid/if_o_pc[31]_i_12/O
                         net (fo=3, routed)           0.661    14.346    u_mycpu/u_ifid/id_i_instr_reg[16]_0
    SLICE_X80Y82         LUT6 (Prop_lut6_I1_O)        0.124    14.470 r  u_mycpu/u_ifid/if_o_pc[31]_i_6/O
                         net (fo=30, routed)          1.204    15.675    u_mycpu/u_ifid/if_o_pc[31]_i_6_n_0
    SLICE_X67Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.799 r  u_mycpu/u_ifid/if_o_pc[27]_i_1/O
                         net (fo=1, routed)           0.000    15.799    u_mycpu/u_stage_if/D[27]
    SLICE_X67Y84         FDRE                                         r  u_mycpu/u_stage_if/if_o_pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        1.506    18.486    u_mycpu/u_stage_if/clk_out1
    SLICE_X67Y84         FDRE                                         r  u_mycpu/u_stage_if/if_o_pc_reg[27]/C
                         clock pessimism              0.559    19.045    
                         clock uncertainty           -0.084    18.962    
    SLICE_X67Y84         FDRE (Setup_fdre_C_D)        0.031    18.993    u_mycpu/u_stage_if/if_o_pc_reg[27]
  -------------------------------------------------------------------
                         required time                         18.993    
                         arrival time                         -15.799    
  -------------------------------------------------------------------
                         slack                                  3.194    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 u_mycpu/u_stage_exe/artres1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mycpu/u_stage_if/if_o_pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_example rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        16.477ns  (logic 8.820ns (53.528%)  route 7.657ns (46.472%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        1.803    -0.737    u_mycpu/u_stage_exe/clk_out1
    DSP48_X2Y33          DSP48E1                                      r  u_mycpu/u_stage_exe/artres1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.469 r  u_mycpu/u_stage_exe/artres1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    u_mycpu/u_stage_exe/artres1__0_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.989 r  u_mycpu/u_stage_exe/artres1__1/P[0]
                         net (fo=2, routed)           0.829     5.818    u_mycpu/u_stage_exe/artres1__1_n_105
    SLICE_X78Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.942 r  u_mycpu/u_stage_exe/mem_i_res[19]_i_17/O
                         net (fo=1, routed)           0.000     5.942    u_mycpu/u_stage_exe/mem_i_res[19]_i_17_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.475 r  u_mycpu/u_stage_exe/mem_i_res_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.475    u_mycpu/u_stage_exe/mem_i_res_reg[19]_i_10_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.798 r  u_mycpu/u_stage_exe/mem_i_res_reg[23]_i_8/O[1]
                         net (fo=1, routed)           0.890     7.688    u_mycpu/u_idexe/mem_i_res[23]_i_2_0[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I4_O)        0.306     7.994 r  u_mycpu/u_idexe/mem_i_res[21]_i_6/O
                         net (fo=1, routed)           0.568     8.563    u_mycpu/u_idexe/u_stage_exe/exe_o_res30_out[21]
    SLICE_X70Y92         LUT5 (Prop_lut5_I0_O)        0.124     8.687 r  u_mycpu/u_idexe/mem_i_res[21]_i_2/O
                         net (fo=1, routed)           0.452     9.138    u_mycpu/u_idexe/mem_i_res[21]_i_2_n_0
    SLICE_X70Y92         LUT6 (Prop_lut6_I0_O)        0.124     9.262 r  u_mycpu/u_idexe/mem_i_res[21]_i_1/O
                         net (fo=3, routed)           1.029    10.291    u_mycpu/u_idexe/exe_i_alutype_reg[2]_1[21]
    SLICE_X79Y88         LUT5 (Prop_lut5_I0_O)        0.124    10.415 r  u_mycpu/u_idexe/artres1_i_45/O
                         net (fo=7, routed)           0.867    11.283    u_mycpu/u_idexe/re_rfrd1[21]
    SLICE_X73Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.407 r  u_mycpu/u_idexe/if_o_pc[31]_i_49/O
                         net (fo=1, routed)           0.000    11.407    u_mycpu/u_idexe/if_o_pc[31]_i_49_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.808 r  u_mycpu/u_idexe/if_o_pc_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.808    u_mycpu/u_idexe/if_o_pc_reg[31]_i_35_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.036 f  u_mycpu/u_idexe/if_o_pc_reg[31]_i_32/CO[2]
                         net (fo=1, routed)           0.735    12.771    u_mycpu/u_ifid/CO[0]
    SLICE_X76Y82         LUT6 (Prop_lut6_I1_O)        0.313    13.084 f  u_mycpu/u_ifid/if_o_pc[31]_i_18/O
                         net (fo=1, routed)           0.477    13.561    u_mycpu/u_ifid/if_o_pc[31]_i_18_n_0
    SLICE_X80Y82         LUT4 (Prop_lut4_I0_O)        0.124    13.685 f  u_mycpu/u_ifid/if_o_pc[31]_i_12/O
                         net (fo=3, routed)           0.661    14.346    u_mycpu/u_ifid/id_i_instr_reg[16]_0
    SLICE_X80Y82         LUT6 (Prop_lut6_I1_O)        0.124    14.470 r  u_mycpu/u_ifid/if_o_pc[31]_i_6/O
                         net (fo=30, routed)          1.146    15.616    u_mycpu/u_ifid/if_o_pc[31]_i_6_n_0
    SLICE_X67Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.740 r  u_mycpu/u_ifid/if_o_pc[9]_i_1/O
                         net (fo=1, routed)           0.000    15.740    u_mycpu/u_stage_if/D[9]
    SLICE_X67Y80         FDRE                                         r  u_mycpu/u_stage_if/if_o_pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        1.501    18.481    u_mycpu/u_stage_if/clk_out1
    SLICE_X67Y80         FDRE                                         r  u_mycpu/u_stage_if/if_o_pc_reg[9]/C
                         clock pessimism              0.559    19.040    
                         clock uncertainty           -0.084    18.957    
    SLICE_X67Y80         FDRE (Setup_fdre_C_D)        0.031    18.988    u_mycpu/u_stage_if/if_o_pc_reg[9]
  -------------------------------------------------------------------
                         required time                         18.988    
                         arrival time                         -15.740    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 u_mycpu/u_stage_exe/artres1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mycpu/u_stage_if/if_o_pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_example rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        16.473ns  (logic 8.820ns (53.541%)  route 7.653ns (46.459%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        1.803    -0.737    u_mycpu/u_stage_exe/clk_out1
    DSP48_X2Y33          DSP48E1                                      r  u_mycpu/u_stage_exe/artres1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.469 r  u_mycpu/u_stage_exe/artres1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    u_mycpu/u_stage_exe/artres1__0_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.989 r  u_mycpu/u_stage_exe/artres1__1/P[0]
                         net (fo=2, routed)           0.829     5.818    u_mycpu/u_stage_exe/artres1__1_n_105
    SLICE_X78Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.942 r  u_mycpu/u_stage_exe/mem_i_res[19]_i_17/O
                         net (fo=1, routed)           0.000     5.942    u_mycpu/u_stage_exe/mem_i_res[19]_i_17_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.475 r  u_mycpu/u_stage_exe/mem_i_res_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.475    u_mycpu/u_stage_exe/mem_i_res_reg[19]_i_10_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.798 r  u_mycpu/u_stage_exe/mem_i_res_reg[23]_i_8/O[1]
                         net (fo=1, routed)           0.890     7.688    u_mycpu/u_idexe/mem_i_res[23]_i_2_0[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I4_O)        0.306     7.994 r  u_mycpu/u_idexe/mem_i_res[21]_i_6/O
                         net (fo=1, routed)           0.568     8.563    u_mycpu/u_idexe/u_stage_exe/exe_o_res30_out[21]
    SLICE_X70Y92         LUT5 (Prop_lut5_I0_O)        0.124     8.687 r  u_mycpu/u_idexe/mem_i_res[21]_i_2/O
                         net (fo=1, routed)           0.452     9.138    u_mycpu/u_idexe/mem_i_res[21]_i_2_n_0
    SLICE_X70Y92         LUT6 (Prop_lut6_I0_O)        0.124     9.262 r  u_mycpu/u_idexe/mem_i_res[21]_i_1/O
                         net (fo=3, routed)           1.029    10.291    u_mycpu/u_idexe/exe_i_alutype_reg[2]_1[21]
    SLICE_X79Y88         LUT5 (Prop_lut5_I0_O)        0.124    10.415 r  u_mycpu/u_idexe/artres1_i_45/O
                         net (fo=7, routed)           0.867    11.283    u_mycpu/u_idexe/re_rfrd1[21]
    SLICE_X73Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.407 r  u_mycpu/u_idexe/if_o_pc[31]_i_49/O
                         net (fo=1, routed)           0.000    11.407    u_mycpu/u_idexe/if_o_pc[31]_i_49_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.808 r  u_mycpu/u_idexe/if_o_pc_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.808    u_mycpu/u_idexe/if_o_pc_reg[31]_i_35_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.036 f  u_mycpu/u_idexe/if_o_pc_reg[31]_i_32/CO[2]
                         net (fo=1, routed)           0.735    12.771    u_mycpu/u_ifid/CO[0]
    SLICE_X76Y82         LUT6 (Prop_lut6_I1_O)        0.313    13.084 f  u_mycpu/u_ifid/if_o_pc[31]_i_18/O
                         net (fo=1, routed)           0.477    13.561    u_mycpu/u_ifid/if_o_pc[31]_i_18_n_0
    SLICE_X80Y82         LUT4 (Prop_lut4_I0_O)        0.124    13.685 f  u_mycpu/u_ifid/if_o_pc[31]_i_12/O
                         net (fo=3, routed)           0.661    14.346    u_mycpu/u_ifid/id_i_instr_reg[16]_0
    SLICE_X80Y82         LUT6 (Prop_lut6_I1_O)        0.124    14.470 r  u_mycpu/u_ifid/if_o_pc[31]_i_6/O
                         net (fo=30, routed)          1.142    15.612    u_mycpu/u_ifid/if_o_pc[31]_i_6_n_0
    SLICE_X67Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.736 r  u_mycpu/u_ifid/if_o_pc[7]_i_1/O
                         net (fo=1, routed)           0.000    15.736    u_mycpu/u_stage_if/D[7]
    SLICE_X67Y80         FDRE                                         r  u_mycpu/u_stage_if/if_o_pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        1.501    18.481    u_mycpu/u_stage_if/clk_out1
    SLICE_X67Y80         FDRE                                         r  u_mycpu/u_stage_if/if_o_pc_reg[7]/C
                         clock pessimism              0.559    19.040    
                         clock uncertainty           -0.084    18.957    
    SLICE_X67Y80         FDRE (Setup_fdre_C_D)        0.029    18.986    u_mycpu/u_stage_if/if_o_pc_reg[7]
  -------------------------------------------------------------------
                         required time                         18.986    
                         arrival time                         -15.736    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.270ns  (required time - arrival time)
  Source:                 u_mycpu/u_stage_exe/artres1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mycpu/u_stage_if/if_o_pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_example rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        16.461ns  (logic 8.820ns (53.583%)  route 7.641ns (46.417%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 18.487 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        1.803    -0.737    u_mycpu/u_stage_exe/clk_out1
    DSP48_X2Y33          DSP48E1                                      r  u_mycpu/u_stage_exe/artres1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.469 r  u_mycpu/u_stage_exe/artres1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    u_mycpu/u_stage_exe/artres1__0_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.989 r  u_mycpu/u_stage_exe/artres1__1/P[0]
                         net (fo=2, routed)           0.829     5.818    u_mycpu/u_stage_exe/artres1__1_n_105
    SLICE_X78Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.942 r  u_mycpu/u_stage_exe/mem_i_res[19]_i_17/O
                         net (fo=1, routed)           0.000     5.942    u_mycpu/u_stage_exe/mem_i_res[19]_i_17_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.475 r  u_mycpu/u_stage_exe/mem_i_res_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.475    u_mycpu/u_stage_exe/mem_i_res_reg[19]_i_10_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.798 r  u_mycpu/u_stage_exe/mem_i_res_reg[23]_i_8/O[1]
                         net (fo=1, routed)           0.890     7.688    u_mycpu/u_idexe/mem_i_res[23]_i_2_0[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I4_O)        0.306     7.994 r  u_mycpu/u_idexe/mem_i_res[21]_i_6/O
                         net (fo=1, routed)           0.568     8.563    u_mycpu/u_idexe/u_stage_exe/exe_o_res30_out[21]
    SLICE_X70Y92         LUT5 (Prop_lut5_I0_O)        0.124     8.687 r  u_mycpu/u_idexe/mem_i_res[21]_i_2/O
                         net (fo=1, routed)           0.452     9.138    u_mycpu/u_idexe/mem_i_res[21]_i_2_n_0
    SLICE_X70Y92         LUT6 (Prop_lut6_I0_O)        0.124     9.262 r  u_mycpu/u_idexe/mem_i_res[21]_i_1/O
                         net (fo=3, routed)           1.029    10.291    u_mycpu/u_idexe/exe_i_alutype_reg[2]_1[21]
    SLICE_X79Y88         LUT5 (Prop_lut5_I0_O)        0.124    10.415 r  u_mycpu/u_idexe/artres1_i_45/O
                         net (fo=7, routed)           0.867    11.283    u_mycpu/u_idexe/re_rfrd1[21]
    SLICE_X73Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.407 r  u_mycpu/u_idexe/if_o_pc[31]_i_49/O
                         net (fo=1, routed)           0.000    11.407    u_mycpu/u_idexe/if_o_pc[31]_i_49_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.808 r  u_mycpu/u_idexe/if_o_pc_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.808    u_mycpu/u_idexe/if_o_pc_reg[31]_i_35_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.036 f  u_mycpu/u_idexe/if_o_pc_reg[31]_i_32/CO[2]
                         net (fo=1, routed)           0.735    12.771    u_mycpu/u_ifid/CO[0]
    SLICE_X76Y82         LUT6 (Prop_lut6_I1_O)        0.313    13.084 f  u_mycpu/u_ifid/if_o_pc[31]_i_18/O
                         net (fo=1, routed)           0.477    13.561    u_mycpu/u_ifid/if_o_pc[31]_i_18_n_0
    SLICE_X80Y82         LUT4 (Prop_lut4_I0_O)        0.124    13.685 f  u_mycpu/u_ifid/if_o_pc[31]_i_12/O
                         net (fo=3, routed)           0.661    14.346    u_mycpu/u_ifid/id_i_instr_reg[16]_0
    SLICE_X80Y82         LUT6 (Prop_lut6_I1_O)        0.124    14.470 r  u_mycpu/u_ifid/if_o_pc[31]_i_6/O
                         net (fo=30, routed)          1.129    15.599    u_mycpu/u_ifid/if_o_pc[31]_i_6_n_0
    SLICE_X67Y85         LUT6 (Prop_lut6_I3_O)        0.124    15.723 r  u_mycpu/u_ifid/if_o_pc[30]_i_1/O
                         net (fo=1, routed)           0.000    15.723    u_mycpu/u_stage_if/D[30]
    SLICE_X67Y85         FDRE                                         r  u_mycpu/u_stage_if/if_o_pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        1.507    18.487    u_mycpu/u_stage_if/clk_out1
    SLICE_X67Y85         FDRE                                         r  u_mycpu/u_stage_if/if_o_pc_reg[30]/C
                         clock pessimism              0.559    19.046    
                         clock uncertainty           -0.084    18.963    
    SLICE_X67Y85         FDRE (Setup_fdre_C_D)        0.031    18.994    u_mycpu/u_stage_if/if_o_pc_reg[30]
  -------------------------------------------------------------------
                         required time                         18.994    
                         arrival time                         -15.723    
  -------------------------------------------------------------------
                         slack                                  3.270    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 u_mycpu/u_stage_exe/artres1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mycpu/u_stage_if/if_o_pc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_example rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        16.457ns  (logic 8.820ns (53.596%)  route 7.637ns (46.404%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 18.487 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        1.803    -0.737    u_mycpu/u_stage_exe/clk_out1
    DSP48_X2Y33          DSP48E1                                      r  u_mycpu/u_stage_exe/artres1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.469 r  u_mycpu/u_stage_exe/artres1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    u_mycpu/u_stage_exe/artres1__0_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.989 r  u_mycpu/u_stage_exe/artres1__1/P[0]
                         net (fo=2, routed)           0.829     5.818    u_mycpu/u_stage_exe/artres1__1_n_105
    SLICE_X78Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.942 r  u_mycpu/u_stage_exe/mem_i_res[19]_i_17/O
                         net (fo=1, routed)           0.000     5.942    u_mycpu/u_stage_exe/mem_i_res[19]_i_17_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.475 r  u_mycpu/u_stage_exe/mem_i_res_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.475    u_mycpu/u_stage_exe/mem_i_res_reg[19]_i_10_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.798 r  u_mycpu/u_stage_exe/mem_i_res_reg[23]_i_8/O[1]
                         net (fo=1, routed)           0.890     7.688    u_mycpu/u_idexe/mem_i_res[23]_i_2_0[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I4_O)        0.306     7.994 r  u_mycpu/u_idexe/mem_i_res[21]_i_6/O
                         net (fo=1, routed)           0.568     8.563    u_mycpu/u_idexe/u_stage_exe/exe_o_res30_out[21]
    SLICE_X70Y92         LUT5 (Prop_lut5_I0_O)        0.124     8.687 r  u_mycpu/u_idexe/mem_i_res[21]_i_2/O
                         net (fo=1, routed)           0.452     9.138    u_mycpu/u_idexe/mem_i_res[21]_i_2_n_0
    SLICE_X70Y92         LUT6 (Prop_lut6_I0_O)        0.124     9.262 r  u_mycpu/u_idexe/mem_i_res[21]_i_1/O
                         net (fo=3, routed)           1.029    10.291    u_mycpu/u_idexe/exe_i_alutype_reg[2]_1[21]
    SLICE_X79Y88         LUT5 (Prop_lut5_I0_O)        0.124    10.415 r  u_mycpu/u_idexe/artres1_i_45/O
                         net (fo=7, routed)           0.867    11.283    u_mycpu/u_idexe/re_rfrd1[21]
    SLICE_X73Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.407 r  u_mycpu/u_idexe/if_o_pc[31]_i_49/O
                         net (fo=1, routed)           0.000    11.407    u_mycpu/u_idexe/if_o_pc[31]_i_49_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.808 r  u_mycpu/u_idexe/if_o_pc_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.808    u_mycpu/u_idexe/if_o_pc_reg[31]_i_35_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.036 f  u_mycpu/u_idexe/if_o_pc_reg[31]_i_32/CO[2]
                         net (fo=1, routed)           0.735    12.771    u_mycpu/u_ifid/CO[0]
    SLICE_X76Y82         LUT6 (Prop_lut6_I1_O)        0.313    13.084 f  u_mycpu/u_ifid/if_o_pc[31]_i_18/O
                         net (fo=1, routed)           0.477    13.561    u_mycpu/u_ifid/if_o_pc[31]_i_18_n_0
    SLICE_X80Y82         LUT4 (Prop_lut4_I0_O)        0.124    13.685 f  u_mycpu/u_ifid/if_o_pc[31]_i_12/O
                         net (fo=3, routed)           0.661    14.346    u_mycpu/u_ifid/id_i_instr_reg[16]_0
    SLICE_X80Y82         LUT6 (Prop_lut6_I1_O)        0.124    14.470 r  u_mycpu/u_ifid/if_o_pc[31]_i_6/O
                         net (fo=30, routed)          1.125    15.595    u_mycpu/u_ifid/if_o_pc[31]_i_6_n_0
    SLICE_X67Y85         LUT6 (Prop_lut6_I3_O)        0.124    15.719 r  u_mycpu/u_ifid/if_o_pc[26]_i_1/O
                         net (fo=1, routed)           0.000    15.719    u_mycpu/u_stage_if/D[26]
    SLICE_X67Y85         FDRE                                         r  u_mycpu/u_stage_if/if_o_pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        1.507    18.487    u_mycpu/u_stage_if/clk_out1
    SLICE_X67Y85         FDRE                                         r  u_mycpu/u_stage_if/if_o_pc_reg[26]/C
                         clock pessimism              0.559    19.046    
                         clock uncertainty           -0.084    18.963    
    SLICE_X67Y85         FDRE (Setup_fdre_C_D)        0.029    18.992    u_mycpu/u_stage_if/if_o_pc_reg[26]
  -------------------------------------------------------------------
                         required time                         18.992    
                         arrival time                         -15.719    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 u_mycpu/u_stage_exe/artres1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mycpu/u_stage_if/if_o_pc_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_example rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        16.459ns  (logic 8.820ns (53.587%)  route 7.639ns (46.413%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 18.487 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        1.803    -0.737    u_mycpu/u_stage_exe/clk_out1
    DSP48_X2Y33          DSP48E1                                      r  u_mycpu/u_stage_exe/artres1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.469 r  u_mycpu/u_stage_exe/artres1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    u_mycpu/u_stage_exe/artres1__0_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.989 r  u_mycpu/u_stage_exe/artres1__1/P[0]
                         net (fo=2, routed)           0.829     5.818    u_mycpu/u_stage_exe/artres1__1_n_105
    SLICE_X78Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.942 r  u_mycpu/u_stage_exe/mem_i_res[19]_i_17/O
                         net (fo=1, routed)           0.000     5.942    u_mycpu/u_stage_exe/mem_i_res[19]_i_17_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.475 r  u_mycpu/u_stage_exe/mem_i_res_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.475    u_mycpu/u_stage_exe/mem_i_res_reg[19]_i_10_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.798 r  u_mycpu/u_stage_exe/mem_i_res_reg[23]_i_8/O[1]
                         net (fo=1, routed)           0.890     7.688    u_mycpu/u_idexe/mem_i_res[23]_i_2_0[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I4_O)        0.306     7.994 r  u_mycpu/u_idexe/mem_i_res[21]_i_6/O
                         net (fo=1, routed)           0.568     8.563    u_mycpu/u_idexe/u_stage_exe/exe_o_res30_out[21]
    SLICE_X70Y92         LUT5 (Prop_lut5_I0_O)        0.124     8.687 r  u_mycpu/u_idexe/mem_i_res[21]_i_2/O
                         net (fo=1, routed)           0.452     9.138    u_mycpu/u_idexe/mem_i_res[21]_i_2_n_0
    SLICE_X70Y92         LUT6 (Prop_lut6_I0_O)        0.124     9.262 r  u_mycpu/u_idexe/mem_i_res[21]_i_1/O
                         net (fo=3, routed)           1.029    10.291    u_mycpu/u_idexe/exe_i_alutype_reg[2]_1[21]
    SLICE_X79Y88         LUT5 (Prop_lut5_I0_O)        0.124    10.415 r  u_mycpu/u_idexe/artres1_i_45/O
                         net (fo=7, routed)           0.867    11.283    u_mycpu/u_idexe/re_rfrd1[21]
    SLICE_X73Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.407 r  u_mycpu/u_idexe/if_o_pc[31]_i_49/O
                         net (fo=1, routed)           0.000    11.407    u_mycpu/u_idexe/if_o_pc[31]_i_49_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.808 r  u_mycpu/u_idexe/if_o_pc_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.808    u_mycpu/u_idexe/if_o_pc_reg[31]_i_35_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.036 f  u_mycpu/u_idexe/if_o_pc_reg[31]_i_32/CO[2]
                         net (fo=1, routed)           0.735    12.771    u_mycpu/u_ifid/CO[0]
    SLICE_X76Y82         LUT6 (Prop_lut6_I1_O)        0.313    13.084 f  u_mycpu/u_ifid/if_o_pc[31]_i_18/O
                         net (fo=1, routed)           0.477    13.561    u_mycpu/u_ifid/if_o_pc[31]_i_18_n_0
    SLICE_X80Y82         LUT4 (Prop_lut4_I0_O)        0.124    13.685 f  u_mycpu/u_ifid/if_o_pc[31]_i_12/O
                         net (fo=3, routed)           0.661    14.346    u_mycpu/u_ifid/id_i_instr_reg[16]_0
    SLICE_X80Y82         LUT6 (Prop_lut6_I1_O)        0.124    14.470 r  u_mycpu/u_ifid/if_o_pc[31]_i_6/O
                         net (fo=30, routed)          1.128    15.598    u_mycpu/u_ifid/if_o_pc[31]_i_6_n_0
    SLICE_X67Y85         LUT6 (Prop_lut6_I3_O)        0.124    15.722 r  u_mycpu/u_ifid/if_o_pc[31]_i_3/O
                         net (fo=1, routed)           0.000    15.722    u_mycpu/u_stage_if/D[31]
    SLICE_X67Y85         FDSE                                         r  u_mycpu/u_stage_if/if_o_pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        1.507    18.487    u_mycpu/u_stage_if/clk_out1
    SLICE_X67Y85         FDSE                                         r  u_mycpu/u_stage_if/if_o_pc_reg[31]/C
                         clock pessimism              0.559    19.046    
                         clock uncertainty           -0.084    18.963    
    SLICE_X67Y85         FDSE (Setup_fdse_C_D)        0.032    18.995    u_mycpu/u_stage_if/if_o_pc_reg[31]
  -------------------------------------------------------------------
                         required time                         18.995    
                         arrival time                         -15.722    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 u_mycpu/u_stage_exe/artres1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mycpu/u_stage_if/if_o_pc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_example rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        16.498ns  (logic 8.820ns (53.459%)  route 7.678ns (46.541%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        1.803    -0.737    u_mycpu/u_stage_exe/clk_out1
    DSP48_X2Y33          DSP48E1                                      r  u_mycpu/u_stage_exe/artres1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.469 r  u_mycpu/u_stage_exe/artres1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    u_mycpu/u_stage_exe/artres1__0_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.989 r  u_mycpu/u_stage_exe/artres1__1/P[0]
                         net (fo=2, routed)           0.829     5.818    u_mycpu/u_stage_exe/artres1__1_n_105
    SLICE_X78Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.942 r  u_mycpu/u_stage_exe/mem_i_res[19]_i_17/O
                         net (fo=1, routed)           0.000     5.942    u_mycpu/u_stage_exe/mem_i_res[19]_i_17_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.475 r  u_mycpu/u_stage_exe/mem_i_res_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.475    u_mycpu/u_stage_exe/mem_i_res_reg[19]_i_10_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.798 r  u_mycpu/u_stage_exe/mem_i_res_reg[23]_i_8/O[1]
                         net (fo=1, routed)           0.890     7.688    u_mycpu/u_idexe/mem_i_res[23]_i_2_0[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I4_O)        0.306     7.994 r  u_mycpu/u_idexe/mem_i_res[21]_i_6/O
                         net (fo=1, routed)           0.568     8.563    u_mycpu/u_idexe/u_stage_exe/exe_o_res30_out[21]
    SLICE_X70Y92         LUT5 (Prop_lut5_I0_O)        0.124     8.687 r  u_mycpu/u_idexe/mem_i_res[21]_i_2/O
                         net (fo=1, routed)           0.452     9.138    u_mycpu/u_idexe/mem_i_res[21]_i_2_n_0
    SLICE_X70Y92         LUT6 (Prop_lut6_I0_O)        0.124     9.262 r  u_mycpu/u_idexe/mem_i_res[21]_i_1/O
                         net (fo=3, routed)           1.029    10.291    u_mycpu/u_idexe/exe_i_alutype_reg[2]_1[21]
    SLICE_X79Y88         LUT5 (Prop_lut5_I0_O)        0.124    10.415 r  u_mycpu/u_idexe/artres1_i_45/O
                         net (fo=7, routed)           0.867    11.283    u_mycpu/u_idexe/re_rfrd1[21]
    SLICE_X73Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.407 r  u_mycpu/u_idexe/if_o_pc[31]_i_49/O
                         net (fo=1, routed)           0.000    11.407    u_mycpu/u_idexe/if_o_pc[31]_i_49_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.808 r  u_mycpu/u_idexe/if_o_pc_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.808    u_mycpu/u_idexe/if_o_pc_reg[31]_i_35_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.036 f  u_mycpu/u_idexe/if_o_pc_reg[31]_i_32/CO[2]
                         net (fo=1, routed)           0.735    12.771    u_mycpu/u_ifid/CO[0]
    SLICE_X76Y82         LUT6 (Prop_lut6_I1_O)        0.313    13.084 f  u_mycpu/u_ifid/if_o_pc[31]_i_18/O
                         net (fo=1, routed)           0.477    13.561    u_mycpu/u_ifid/if_o_pc[31]_i_18_n_0
    SLICE_X80Y82         LUT4 (Prop_lut4_I0_O)        0.124    13.685 f  u_mycpu/u_ifid/if_o_pc[31]_i_12/O
                         net (fo=3, routed)           0.661    14.346    u_mycpu/u_ifid/id_i_instr_reg[16]_0
    SLICE_X80Y82         LUT6 (Prop_lut6_I1_O)        0.124    14.470 r  u_mycpu/u_ifid/if_o_pc[31]_i_6/O
                         net (fo=30, routed)          1.167    15.637    u_mycpu/u_ifid/if_o_pc[31]_i_6_n_0
    SLICE_X66Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.761 r  u_mycpu/u_ifid/if_o_pc[12]_i_1/O
                         net (fo=1, routed)           0.000    15.761    u_mycpu/u_stage_if/D[12]
    SLICE_X66Y80         FDRE                                         r  u_mycpu/u_stage_if/if_o_pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        1.501    18.481    u_mycpu/u_stage_if/clk_out1
    SLICE_X66Y80         FDRE                                         r  u_mycpu/u_stage_if/if_o_pc_reg[12]/C
                         clock pessimism              0.559    19.040    
                         clock uncertainty           -0.084    18.957    
    SLICE_X66Y80         FDRE (Setup_fdre_C_D)        0.081    19.038    u_mycpu/u_stage_if/if_o_pc_reg[12]
  -------------------------------------------------------------------
                         required time                         19.038    
                         arrival time                         -15.761    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 u_mycpu/u_stage_exe/artres1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mycpu/u_stage_if/if_o_pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_example rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        16.429ns  (logic 8.820ns (53.685%)  route 7.609ns (46.315%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        1.803    -0.737    u_mycpu/u_stage_exe/clk_out1
    DSP48_X2Y33          DSP48E1                                      r  u_mycpu/u_stage_exe/artres1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.469 r  u_mycpu/u_stage_exe/artres1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    u_mycpu/u_stage_exe/artres1__0_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.989 r  u_mycpu/u_stage_exe/artres1__1/P[0]
                         net (fo=2, routed)           0.829     5.818    u_mycpu/u_stage_exe/artres1__1_n_105
    SLICE_X78Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.942 r  u_mycpu/u_stage_exe/mem_i_res[19]_i_17/O
                         net (fo=1, routed)           0.000     5.942    u_mycpu/u_stage_exe/mem_i_res[19]_i_17_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.475 r  u_mycpu/u_stage_exe/mem_i_res_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.475    u_mycpu/u_stage_exe/mem_i_res_reg[19]_i_10_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.798 r  u_mycpu/u_stage_exe/mem_i_res_reg[23]_i_8/O[1]
                         net (fo=1, routed)           0.890     7.688    u_mycpu/u_idexe/mem_i_res[23]_i_2_0[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I4_O)        0.306     7.994 r  u_mycpu/u_idexe/mem_i_res[21]_i_6/O
                         net (fo=1, routed)           0.568     8.563    u_mycpu/u_idexe/u_stage_exe/exe_o_res30_out[21]
    SLICE_X70Y92         LUT5 (Prop_lut5_I0_O)        0.124     8.687 r  u_mycpu/u_idexe/mem_i_res[21]_i_2/O
                         net (fo=1, routed)           0.452     9.138    u_mycpu/u_idexe/mem_i_res[21]_i_2_n_0
    SLICE_X70Y92         LUT6 (Prop_lut6_I0_O)        0.124     9.262 r  u_mycpu/u_idexe/mem_i_res[21]_i_1/O
                         net (fo=3, routed)           1.029    10.291    u_mycpu/u_idexe/exe_i_alutype_reg[2]_1[21]
    SLICE_X79Y88         LUT5 (Prop_lut5_I0_O)        0.124    10.415 r  u_mycpu/u_idexe/artres1_i_45/O
                         net (fo=7, routed)           0.867    11.283    u_mycpu/u_idexe/re_rfrd1[21]
    SLICE_X73Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.407 r  u_mycpu/u_idexe/if_o_pc[31]_i_49/O
                         net (fo=1, routed)           0.000    11.407    u_mycpu/u_idexe/if_o_pc[31]_i_49_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.808 r  u_mycpu/u_idexe/if_o_pc_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.808    u_mycpu/u_idexe/if_o_pc_reg[31]_i_35_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.036 f  u_mycpu/u_idexe/if_o_pc_reg[31]_i_32/CO[2]
                         net (fo=1, routed)           0.735    12.771    u_mycpu/u_ifid/CO[0]
    SLICE_X76Y82         LUT6 (Prop_lut6_I1_O)        0.313    13.084 f  u_mycpu/u_ifid/if_o_pc[31]_i_18/O
                         net (fo=1, routed)           0.477    13.561    u_mycpu/u_ifid/if_o_pc[31]_i_18_n_0
    SLICE_X80Y82         LUT4 (Prop_lut4_I0_O)        0.124    13.685 f  u_mycpu/u_ifid/if_o_pc[31]_i_12/O
                         net (fo=3, routed)           0.661    14.346    u_mycpu/u_ifid/id_i_instr_reg[16]_0
    SLICE_X80Y82         LUT6 (Prop_lut6_I1_O)        0.124    14.470 r  u_mycpu/u_ifid/if_o_pc[31]_i_6/O
                         net (fo=30, routed)          1.097    15.568    u_mycpu/u_ifid/if_o_pc[31]_i_6_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I3_O)        0.124    15.692 r  u_mycpu/u_ifid/if_o_pc[5]_i_1/O
                         net (fo=1, routed)           0.000    15.692    u_mycpu/u_stage_if/D[5]
    SLICE_X67Y79         FDRE                                         r  u_mycpu/u_stage_if/if_o_pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        1.501    18.481    u_mycpu/u_stage_if/clk_out1
    SLICE_X67Y79         FDRE                                         r  u_mycpu/u_stage_if/if_o_pc_reg[5]/C
                         clock pessimism              0.559    19.040    
                         clock uncertainty           -0.084    18.957    
    SLICE_X67Y79         FDRE (Setup_fdre_C_D)        0.031    18.988    u_mycpu/u_stage_if/if_o_pc_reg[5]
  -------------------------------------------------------------------
                         required time                         18.988    
                         arrival time                         -15.692    
  -------------------------------------------------------------------
                         slack                                  3.296    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 u_mycpu/u_stage_exe/artres1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mycpu/u_stage_if/if_o_pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_example rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        16.425ns  (logic 8.820ns (53.698%)  route 7.605ns (46.302%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        1.803    -0.737    u_mycpu/u_stage_exe/clk_out1
    DSP48_X2Y33          DSP48E1                                      r  u_mycpu/u_stage_exe/artres1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.469 r  u_mycpu/u_stage_exe/artres1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    u_mycpu/u_stage_exe/artres1__0_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.989 r  u_mycpu/u_stage_exe/artres1__1/P[0]
                         net (fo=2, routed)           0.829     5.818    u_mycpu/u_stage_exe/artres1__1_n_105
    SLICE_X78Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.942 r  u_mycpu/u_stage_exe/mem_i_res[19]_i_17/O
                         net (fo=1, routed)           0.000     5.942    u_mycpu/u_stage_exe/mem_i_res[19]_i_17_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.475 r  u_mycpu/u_stage_exe/mem_i_res_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.475    u_mycpu/u_stage_exe/mem_i_res_reg[19]_i_10_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.798 r  u_mycpu/u_stage_exe/mem_i_res_reg[23]_i_8/O[1]
                         net (fo=1, routed)           0.890     7.688    u_mycpu/u_idexe/mem_i_res[23]_i_2_0[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I4_O)        0.306     7.994 r  u_mycpu/u_idexe/mem_i_res[21]_i_6/O
                         net (fo=1, routed)           0.568     8.563    u_mycpu/u_idexe/u_stage_exe/exe_o_res30_out[21]
    SLICE_X70Y92         LUT5 (Prop_lut5_I0_O)        0.124     8.687 r  u_mycpu/u_idexe/mem_i_res[21]_i_2/O
                         net (fo=1, routed)           0.452     9.138    u_mycpu/u_idexe/mem_i_res[21]_i_2_n_0
    SLICE_X70Y92         LUT6 (Prop_lut6_I0_O)        0.124     9.262 r  u_mycpu/u_idexe/mem_i_res[21]_i_1/O
                         net (fo=3, routed)           1.029    10.291    u_mycpu/u_idexe/exe_i_alutype_reg[2]_1[21]
    SLICE_X79Y88         LUT5 (Prop_lut5_I0_O)        0.124    10.415 r  u_mycpu/u_idexe/artres1_i_45/O
                         net (fo=7, routed)           0.867    11.283    u_mycpu/u_idexe/re_rfrd1[21]
    SLICE_X73Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.407 r  u_mycpu/u_idexe/if_o_pc[31]_i_49/O
                         net (fo=1, routed)           0.000    11.407    u_mycpu/u_idexe/if_o_pc[31]_i_49_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.808 r  u_mycpu/u_idexe/if_o_pc_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.808    u_mycpu/u_idexe/if_o_pc_reg[31]_i_35_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.036 f  u_mycpu/u_idexe/if_o_pc_reg[31]_i_32/CO[2]
                         net (fo=1, routed)           0.735    12.771    u_mycpu/u_ifid/CO[0]
    SLICE_X76Y82         LUT6 (Prop_lut6_I1_O)        0.313    13.084 f  u_mycpu/u_ifid/if_o_pc[31]_i_18/O
                         net (fo=1, routed)           0.477    13.561    u_mycpu/u_ifid/if_o_pc[31]_i_18_n_0
    SLICE_X80Y82         LUT4 (Prop_lut4_I0_O)        0.124    13.685 f  u_mycpu/u_ifid/if_o_pc[31]_i_12/O
                         net (fo=3, routed)           0.661    14.346    u_mycpu/u_ifid/id_i_instr_reg[16]_0
    SLICE_X80Y82         LUT6 (Prop_lut6_I1_O)        0.124    14.470 r  u_mycpu/u_ifid/if_o_pc[31]_i_6/O
                         net (fo=30, routed)          1.093    15.564    u_mycpu/u_ifid/if_o_pc[31]_i_6_n_0
    SLICE_X67Y79         LUT6 (Prop_lut6_I3_O)        0.124    15.688 r  u_mycpu/u_ifid/if_o_pc[4]_i_1/O
                         net (fo=1, routed)           0.000    15.688    u_mycpu/u_stage_if/D[4]
    SLICE_X67Y79         FDRE                                         r  u_mycpu/u_stage_if/if_o_pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        1.501    18.481    u_mycpu/u_stage_if/clk_out1
    SLICE_X67Y79         FDRE                                         r  u_mycpu/u_stage_if/if_o_pc_reg[4]/C
                         clock pessimism              0.559    19.040    
                         clock uncertainty           -0.084    18.957    
    SLICE_X67Y79         FDRE (Setup_fdre_C_D)        0.029    18.986    u_mycpu/u_stage_if/if_o_pc_reg[4]
  -------------------------------------------------------------------
                         required time                         18.986    
                         arrival time                         -15.688    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.305ns  (required time - arrival time)
  Source:                 u_mycpu/u_stage_exe/artres1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mycpu/u_stage_if/if_o_pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_example rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        16.419ns  (logic 8.820ns (53.718%)  route 7.599ns (46.282%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        1.803    -0.737    u_mycpu/u_stage_exe/clk_out1
    DSP48_X2Y33          DSP48E1                                      r  u_mycpu/u_stage_exe/artres1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.469 r  u_mycpu/u_stage_exe/artres1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.471    u_mycpu/u_stage_exe/artres1__0_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.989 r  u_mycpu/u_stage_exe/artres1__1/P[0]
                         net (fo=2, routed)           0.829     5.818    u_mycpu/u_stage_exe/artres1__1_n_105
    SLICE_X78Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.942 r  u_mycpu/u_stage_exe/mem_i_res[19]_i_17/O
                         net (fo=1, routed)           0.000     5.942    u_mycpu/u_stage_exe/mem_i_res[19]_i_17_n_0
    SLICE_X78Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.475 r  u_mycpu/u_stage_exe/mem_i_res_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.475    u_mycpu/u_stage_exe/mem_i_res_reg[19]_i_10_n_0
    SLICE_X78Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.798 r  u_mycpu/u_stage_exe/mem_i_res_reg[23]_i_8/O[1]
                         net (fo=1, routed)           0.890     7.688    u_mycpu/u_idexe/mem_i_res[23]_i_2_0[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I4_O)        0.306     7.994 r  u_mycpu/u_idexe/mem_i_res[21]_i_6/O
                         net (fo=1, routed)           0.568     8.563    u_mycpu/u_idexe/u_stage_exe/exe_o_res30_out[21]
    SLICE_X70Y92         LUT5 (Prop_lut5_I0_O)        0.124     8.687 r  u_mycpu/u_idexe/mem_i_res[21]_i_2/O
                         net (fo=1, routed)           0.452     9.138    u_mycpu/u_idexe/mem_i_res[21]_i_2_n_0
    SLICE_X70Y92         LUT6 (Prop_lut6_I0_O)        0.124     9.262 r  u_mycpu/u_idexe/mem_i_res[21]_i_1/O
                         net (fo=3, routed)           1.029    10.291    u_mycpu/u_idexe/exe_i_alutype_reg[2]_1[21]
    SLICE_X79Y88         LUT5 (Prop_lut5_I0_O)        0.124    10.415 r  u_mycpu/u_idexe/artres1_i_45/O
                         net (fo=7, routed)           0.867    11.283    u_mycpu/u_idexe/re_rfrd1[21]
    SLICE_X73Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.407 r  u_mycpu/u_idexe/if_o_pc[31]_i_49/O
                         net (fo=1, routed)           0.000    11.407    u_mycpu/u_idexe/if_o_pc[31]_i_49_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.808 r  u_mycpu/u_idexe/if_o_pc_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.808    u_mycpu/u_idexe/if_o_pc_reg[31]_i_35_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.036 f  u_mycpu/u_idexe/if_o_pc_reg[31]_i_32/CO[2]
                         net (fo=1, routed)           0.735    12.771    u_mycpu/u_ifid/CO[0]
    SLICE_X76Y82         LUT6 (Prop_lut6_I1_O)        0.313    13.084 f  u_mycpu/u_ifid/if_o_pc[31]_i_18/O
                         net (fo=1, routed)           0.477    13.561    u_mycpu/u_ifid/if_o_pc[31]_i_18_n_0
    SLICE_X80Y82         LUT4 (Prop_lut4_I0_O)        0.124    13.685 f  u_mycpu/u_ifid/if_o_pc[31]_i_12/O
                         net (fo=3, routed)           0.661    14.346    u_mycpu/u_ifid/id_i_instr_reg[16]_0
    SLICE_X80Y82         LUT6 (Prop_lut6_I1_O)        0.124    14.470 r  u_mycpu/u_ifid/if_o_pc[31]_i_6/O
                         net (fo=30, routed)          1.087    15.558    u_mycpu/u_ifid/if_o_pc[31]_i_6_n_0
    SLICE_X67Y78         LUT6 (Prop_lut6_I3_O)        0.124    15.682 r  u_mycpu/u_ifid/if_o_pc[2]_i_1/O
                         net (fo=1, routed)           0.000    15.682    u_mycpu/u_stage_if/D[2]
    SLICE_X67Y78         FDRE                                         r  u_mycpu/u_stage_if/if_o_pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        1.500    18.480    u_mycpu/u_stage_if/clk_out1
    SLICE_X67Y78         FDRE                                         r  u_mycpu/u_stage_if/if_o_pc_reg[2]/C
                         clock pessimism              0.559    19.039    
                         clock uncertainty           -0.084    18.956    
    SLICE_X67Y78         FDRE (Setup_fdre_C_D)        0.031    18.987    u_mycpu/u_stage_if/if_o_pc_reg[2]
  -------------------------------------------------------------------
                         required time                         18.987    
                         arrival time                         -15.682    
  -------------------------------------------------------------------
                         slack                                  3.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_mycpu/bus_sys_custom0/uart_sum0/uart_ctrl0/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mycpu/bus_sys_custom0/uart_sum0/ext_uart_t/TxD_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        0.556    -0.608    u_mycpu/bus_sys_custom0/uart_sum0/uart_ctrl0/clk_out1
    SLICE_X63Y73         FDRE                                         r  u_mycpu/bus_sys_custom0/uart_sum0/uart_ctrl0/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  u_mycpu/bus_sys_custom0/uart_sum0/uart_ctrl0/tx_data_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.413    u_mycpu/bus_sys_custom0/uart_sum0/uart_ctrl0/tx_data[2]
    SLICE_X62Y73         LUT4 (Prop_lut4_I0_O)        0.045    -0.368 r  u_mycpu/bus_sys_custom0/uart_sum0/uart_ctrl0/TxD_shift[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.368    u_mycpu/bus_sys_custom0/uart_sum0/ext_uart_t/D[2]
    SLICE_X62Y73         FDRE                                         r  u_mycpu/bus_sys_custom0/uart_sum0/ext_uart_t/TxD_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        0.824    -0.849    u_mycpu/bus_sys_custom0/uart_sum0/ext_uart_t/clk_out1
    SLICE_X62Y73         FDRE                                         r  u_mycpu/bus_sys_custom0/uart_sum0/ext_uart_t/TxD_shift_reg[2]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X62Y73         FDRE (Hold_fdre_C_D)         0.121    -0.474    u_mycpu/bus_sys_custom0/uart_sum0/ext_uart_t/TxD_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_mycpu/bus_sys_custom0/bus_inst/rd_buf_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mycpu/u_ifid/id_i_instr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        0.588    -0.576    u_mycpu/bus_sys_custom0/bus_inst/clk_out1
    SLICE_X75Y70         FDRE                                         r  u_mycpu/bus_sys_custom0/bus_inst/rd_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  u_mycpu/bus_sys_custom0/bus_inst/rd_buf_reg[8]/Q
                         net (fo=1, routed)           0.080    -0.355    u_mycpu/bus_sys_custom0/bus_inst/rd_buf__0[8]
    SLICE_X74Y70         LUT5 (Prop_lut5_I3_O)        0.045    -0.310 r  u_mycpu/bus_sys_custom0/bus_inst/id_i_instr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    u_mycpu/u_ifid/id_i_instr_reg[31]_0[8]
    SLICE_X74Y70         FDRE                                         r  u_mycpu/u_ifid/id_i_instr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        0.859    -0.814    u_mycpu/u_ifid/clk_out1
    SLICE_X74Y70         FDRE                                         r  u_mycpu/u_ifid/id_i_instr_reg[8]/C
                         clock pessimism              0.251    -0.563    
    SLICE_X74Y70         FDRE (Hold_fdre_C_D)         0.121    -0.442    u_mycpu/u_ifid/id_i_instr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_mycpu/u_exemem/mem_i_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mycpu/bus_sys_custom0/bus_data/bus_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        0.559    -0.605    u_mycpu/u_exemem/clk_out1
    SLICE_X61Y81         FDRE                                         r  u_mycpu/u_exemem/mem_i_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  u_mycpu/u_exemem/mem_i_addr_reg[14]/Q
                         net (fo=1, routed)           0.087    -0.377    u_mycpu/u_exemem/mem_i_addr[14]
    SLICE_X60Y81         LUT3 (Prop_lut3_I1_O)        0.045    -0.332 r  u_mycpu/u_exemem/bus_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.332    u_mycpu/bus_sys_custom0/bus_data/bus_addr_reg[31]_1[14]
    SLICE_X60Y81         FDRE                                         r  u_mycpu/bus_sys_custom0/bus_data/bus_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        0.828    -0.845    u_mycpu/bus_sys_custom0/bus_data/clk_out1
    SLICE_X60Y81         FDRE                                         r  u_mycpu/bus_sys_custom0/bus_data/bus_addr_reg[14]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X60Y81         FDRE (Hold_fdre_C_D)         0.120    -0.472    u_mycpu/bus_sys_custom0/bus_data/bus_addr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_mycpu/bus_sys_custom0/bus_inst/rd_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mycpu/u_ifid/id_i_instr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        0.588    -0.576    u_mycpu/bus_sys_custom0/bus_inst/clk_out1
    SLICE_X75Y70         FDRE                                         r  u_mycpu/bus_sys_custom0/bus_inst/rd_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  u_mycpu/bus_sys_custom0/bus_inst/rd_buf_reg[12]/Q
                         net (fo=1, routed)           0.087    -0.348    u_mycpu/bus_sys_custom0/bus_inst/rd_buf__0[12]
    SLICE_X74Y70         LUT5 (Prop_lut5_I3_O)        0.045    -0.303 r  u_mycpu/bus_sys_custom0/bus_inst/id_i_instr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    u_mycpu/u_ifid/id_i_instr_reg[31]_0[12]
    SLICE_X74Y70         FDRE                                         r  u_mycpu/u_ifid/id_i_instr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        0.859    -0.814    u_mycpu/u_ifid/clk_out1
    SLICE_X74Y70         FDRE                                         r  u_mycpu/u_ifid/id_i_instr_reg[12]/C
                         clock pessimism              0.251    -0.563    
    SLICE_X74Y70         FDRE (Hold_fdre_C_D)         0.120    -0.443    u_mycpu/u_ifid/id_i_instr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_mycpu/bus_sys_custom0/uart_sum0/uart_ctrl0/rx_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mycpu/bus_sys_custom0/uart_sum0/uart_ctrl0/rd_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.256%)  route 0.114ns (44.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        0.560    -0.604    u_mycpu/bus_sys_custom0/uart_sum0/uart_ctrl0/clk_out1
    SLICE_X67Y69         FDRE                                         r  u_mycpu/bus_sys_custom0/uart_sum0/uart_ctrl0/rx_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  u_mycpu/bus_sys_custom0/uart_sum0/uart_ctrl0/rx_buf_reg[0]/Q
                         net (fo=1, routed)           0.114    -0.349    u_mycpu/bus_sys_custom0/uart_sum0/uart_ctrl0/rx_buf[0]
    SLICE_X69Y70         FDRE                                         r  u_mycpu/bus_sys_custom0/uart_sum0/uart_ctrl0/rd_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        0.829    -0.844    u_mycpu/bus_sys_custom0/uart_sum0/uart_ctrl0/clk_out1
    SLICE_X69Y70         FDRE                                         r  u_mycpu/bus_sys_custom0/uart_sum0/uart_ctrl0/rd_data_reg_reg[0]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X69Y70         FDRE (Hold_fdre_C_D)         0.070    -0.499    u_mycpu/bus_sys_custom0/uart_sum0/uart_ctrl0/rd_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_mycpu/bus_sys_custom0/uart_sum0/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mycpu/bus_sys_custom0/uart_sum0/ext_uart_t/FSM_onehot_TxD_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.870%)  route 0.111ns (44.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        0.555    -0.609    u_mycpu/bus_sys_custom0/uart_sum0/ext_uart_t/clk_out1
    SLICE_X63Y74         FDRE                                         r  u_mycpu/bus_sys_custom0/uart_sum0/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  u_mycpu/bus_sys_custom0/uart_sum0/ext_uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=34, routed)          0.111    -0.357    u_mycpu/bus_sys_custom0/uart_sum0/ext_uart_t/Q[0]
    SLICE_X62Y74         FDRE                                         r  u_mycpu/bus_sys_custom0/uart_sum0/ext_uart_t/FSM_onehot_TxD_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        0.823    -0.850    u_mycpu/bus_sys_custom0/uart_sum0/ext_uart_t/clk_out1
    SLICE_X62Y74         FDRE                                         r  u_mycpu/bus_sys_custom0/uart_sum0/ext_uart_t/FSM_onehot_TxD_state_reg[1]/C
                         clock pessimism              0.254    -0.596    
    SLICE_X62Y74         FDRE (Hold_fdre_C_D)         0.085    -0.511    u_mycpu/bus_sys_custom0/uart_sum0/ext_uart_t/FSM_onehot_TxD_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_mycpu/bus_sys_custom0/bus_inst/rd_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mycpu/u_ifid/id_i_instr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        0.585    -0.579    u_mycpu/bus_sys_custom0/bus_inst/clk_out1
    SLICE_X75Y73         FDRE                                         r  u_mycpu/bus_sys_custom0/bus_inst/rd_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  u_mycpu/bus_sys_custom0/bus_inst/rd_buf_reg[15]/Q
                         net (fo=1, routed)           0.102    -0.336    u_mycpu/bus_sys_custom0/bus_inst/rd_buf__0[15]
    SLICE_X76Y73         LUT5 (Prop_lut5_I3_O)        0.045    -0.291 r  u_mycpu/bus_sys_custom0/bus_inst/id_i_instr[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    u_mycpu/u_ifid/id_i_instr_reg[31]_0[15]
    SLICE_X76Y73         FDRE                                         r  u_mycpu/u_ifid/id_i_instr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        0.855    -0.818    u_mycpu/u_ifid/clk_out1
    SLICE_X76Y73         FDRE                                         r  u_mycpu/u_ifid/id_i_instr_reg[15]/C
                         clock pessimism              0.252    -0.566    
    SLICE_X76Y73         FDRE (Hold_fdre_C_D)         0.120    -0.446    u_mycpu/u_ifid/id_i_instr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_mycpu/u_idexe/exe_i_memd_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mycpu/u_exemem/mem_i_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        0.558    -0.606    u_mycpu/u_idexe/clk_out1
    SLICE_X67Y77         FDRE                                         r  u_mycpu/u_idexe/exe_i_memd_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u_mycpu/u_idexe/exe_i_memd_reg[9]/Q
                         net (fo=1, routed)           0.110    -0.355    u_mycpu/u_exemem/mem_i_data_reg[31]_0[9]
    SLICE_X67Y76         FDRE                                         r  u_mycpu/u_exemem/mem_i_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        0.825    -0.848    u_mycpu/u_exemem/clk_out1
    SLICE_X67Y76         FDRE                                         r  u_mycpu/u_exemem/mem_i_data_reg[9]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X67Y76         FDRE (Hold_fdre_C_D)         0.078    -0.517    u_mycpu/u_exemem/mem_i_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_mycpu/bus_sys_custom0/u_bram_user_code/ready1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mycpu/bus_sys_custom0/u_bram_user_code/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        0.555    -0.609    u_mycpu/bus_sys_custom0/u_bram_user_code/clk_out1
    SLICE_X63Y75         FDRE                                         r  u_mycpu/bus_sys_custom0/u_bram_user_code/ready1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  u_mycpu/bus_sys_custom0/u_bram_user_code/ready1_reg/Q
                         net (fo=1, routed)           0.112    -0.356    u_mycpu/bus_sys_custom0/u_bram_user_code/ready1
    SLICE_X63Y76         FDRE                                         r  u_mycpu/bus_sys_custom0/u_bram_user_code/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        0.824    -0.849    u_mycpu/bus_sys_custom0/u_bram_user_code/clk_out1
    SLICE_X63Y76         FDRE                                         r  u_mycpu/bus_sys_custom0/u_bram_user_code/ready_reg/C
                         clock pessimism              0.254    -0.595    
    SLICE_X63Y76         FDRE (Hold_fdre_C_D)         0.075    -0.520    u_mycpu/bus_sys_custom0/u_bram_user_code/ready_reg
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_mycpu/u_idexe/exe_i_memd_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_mycpu/u_exemem/mem_i_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        0.555    -0.609    u_mycpu/u_idexe/clk_out1
    SLICE_X71Y75         FDRE                                         r  u_mycpu/u_idexe/exe_i_memd_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  u_mycpu/u_idexe/exe_i_memd_reg[21]/Q
                         net (fo=1, routed)           0.112    -0.356    u_mycpu/u_exemem/mem_i_data_reg[31]_0[21]
    SLICE_X70Y75         FDRE                                         r  u_mycpu/u_exemem/mem_i_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1750, routed)        0.824    -0.849    u_mycpu/u_exemem/clk_out1
    SLICE_X70Y75         FDRE                                         r  u_mycpu/u_exemem/mem_i_data_reg[21]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X70Y75         FDRE (Hold_fdre_C_D)         0.076    -0.520    u_mycpu/u_exemem/mem_i_data_reg[21]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_example
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y15     u_mycpu/bus_sys_custom0/u_bram_kernel_data/u_kernel_data/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y15     u_mycpu/bus_sys_custom0/u_bram_kernel_data/u_kernel_data/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y12     u_mycpu/bus_sys_custom0/u_bram_kernel_data/u_kernel_data/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y12     u_mycpu/bus_sys_custom0/u_bram_kernel_data/u_kernel_data/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y16     u_mycpu/bus_sys_custom0/u_bram_kernel_data/u_kernel_data/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y16     u_mycpu/bus_sys_custom0/u_bram_kernel_data/u_kernel_data/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7      u_mycpu/bus_sys_custom0/u_bram_kernel_data/u_kernel_data/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7      u_mycpu/bus_sys_custom0/u_bram_kernel_data/u_kernel_data/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9      u_mycpu/bus_sys_custom0/u_bram_kernel_data/u_kernel_data/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9      u_mycpu/bus_sys_custom0/u_bram_kernel_data/u_kernel_data/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X74Y87     u_mycpu/u_exemem/mem_i_res_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y85     u_mycpu/u_exemem/mem_i_res_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y88     u_mycpu/u_exemem/mem_i_res_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y89     u_mycpu/u_exemem/mem_i_res_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X74Y89     u_mycpu/u_exemem/mem_i_res_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X74Y87     u_mycpu/u_exemem/mem_i_res_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y88     u_mycpu/u_exemem/mem_i_res_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X78Y87     u_mycpu/u_exemem/mem_i_res_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y89     u_mycpu/u_exemem/mem_i_res_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X74Y89     u_mycpu/u_exemem/mem_i_res_reg[25]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X60Y88     rst_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X64Y75     u_mycpu/bus_sys_custom0/bus_data/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X64Y75     u_mycpu/bus_sys_custom0/bus_data/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y80     u_mycpu/bus_sys_custom0/bus_data/bus_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y76     u_mycpu/bus_sys_custom0/bus_data/bus_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y76     u_mycpu/bus_sys_custom0/bus_data/bus_addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X64Y79     u_mycpu/bus_sys_custom0/bus_data/bus_addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y81     u_mycpu/bus_sys_custom0/bus_data/bus_addr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y81     u_mycpu/bus_sys_custom0/bus_data/bus_addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y81     u_mycpu/bus_sys_custom0/bus_data/bus_addr_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_example
  To Clock:  clkfbout_pll_example

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_example
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock_gen/inst/mmcm_adv_inst/CLKFBOUT



