#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55fe2a7bdda0 .scope module, "AudVid_TB" "AudVid_TB" 2 5;
 .timescale -9 -12;
o0x7f6ec8b0b288 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fe2a80d860_0 .net "CLK", 0 0, o0x7f6ec8b0b288;  0 drivers
v0x55fe2a845150_0 .var "MasterCLK", 0 0;
v0x55fe2a845210_0 .var *"_s0", 0 0; Local signal
S_0x55fe2a806160 .scope begin, "TEST_CASE" "TEST_CASE" 2 26, 2 26 0, S_0x55fe2a7bdda0;
 .timescale -9 -12;
S_0x55fe2a7f9420 .scope module, "uut" "AudVid" 2 10, 3 2 0, S_0x55fe2a7bdda0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Reset"
    .port_info 1 /INPUT 1 "CLK"
    .port_info 2 /INPUT 14 "TilesControlRegister"
    .port_info 3 /INPUT 5 "Track1ControlRegister"
    .port_info 4 /INPUT 5 "Track2ControlRegister"
    .port_info 5 /OUTPUT 1 "TFT_SPI_CLK"
    .port_info 6 /OUTPUT 1 "TFT_SPI_CS"
    .port_info 7 /OUTPUT 1 "TFT_SPI_MOSI"
    .port_info 8 /OUTPUT 1 "TFT_RST"
    .port_info 9 /OUTPUT 1 "TFT_RS"
    .port_info 10 /OUTPUT 1 "SD_SPI_CLK"
    .port_info 11 /OUTPUT 1 "SD_SPI_CS"
    .port_info 12 /OUTPUT 1 "SD_SPI_MOSI"
    .port_info 13 /INPUT 1 "SD_SPI_MISO"
    .port_info 14 /OUTPUT 1 "SD_SPI_COUNT_DEBUG"
    .port_info 15 /OUTPUT 1 "SD_SPI_UTILCOUNT_DEBUG"
    .port_info 16 /OUTPUT 1 "DAC_I2S_DATA"
    .port_info 17 /OUTPUT 1 "DAC_I2S_CLK"
    .port_info 18 /OUTPUT 1 "DAC_I2S_WS"
L_0x55fe2a85a600 .functor BUFZ 5, L_0x55fe2a85a9d0, C4<00000>, C4<00000>, C4<00000>;
v0x55fe2a840dc0 .array "AddressOperationLUT", 0 12, 4 0;
v0x55fe2a840ea0_0 .net "CLK", 0 0, o0x7f6ec8b0b288;  alias, 0 drivers
v0x55fe2a840f60_0 .net "DAC_Data", 31 0, L_0x55fe2a85a890;  1 drivers
v0x55fe2a841080_0 .net "DAC_DataClock", 0 0, L_0x55fe2a859e50;  1 drivers
v0x55fe2a841120_0 .net "DAC_I2S_CLK", 0 0, L_0x55fe2a85a140;  1 drivers
v0x55fe2a841210_0 .net "DAC_I2S_DATA", 0 0, L_0x55fe2a859f60;  1 drivers
v0x55fe2a8412e0_0 .net "DAC_I2S_WS", 0 0, v0x55fe2a837540_0;  1 drivers
v0x55fe2a8413b0_0 .net "I2SCLK", 0 0, L_0x55fe2a7986a0;  1 drivers
v0x55fe2a8414a0_0 .net "MasterCLK", 0 0, L_0x55fe2a7a1ca0;  1 drivers
v0x55fe2a841540_0 .var "ReadAudio_EnableStorage", 0 0;
o0x7f6ec8b0c128 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fe2a8415e0_0 .net "Reset", 0 0, o0x7f6ec8b0c128;  0 drivers
v0x55fe2a841680_0 .var "SDReadCount", 9 0;
v0x55fe2a841720_0 .net "SD_EnableDataRead", 0 0, v0x55fe2a83abf0_0;  1 drivers
v0x55fe2a8417f0_0 .var "SD_InputAddress", 23 0;
v0x55fe2a8418c0_0 .net "SD_InputData", 7 0, v0x55fe2a838730_0;  1 drivers
v0x55fe2a841960_0 .net "SD_InputDataClock", 0 0, L_0x55fe2a6e2150;  1 drivers
v0x55fe2a841a00_0 .net "SD_SPI_CLK", 0 0, L_0x55fe2a857ca0;  1 drivers
o0x7f6ec8b0c158 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fe2a841c00_0 .net "SD_SPI_COUNT_DEBUG", 0 0, o0x7f6ec8b0c158;  0 drivers
v0x55fe2a841ca0_0 .net "SD_SPI_CS", 0 0, v0x55fe2a83b2b0_0;  1 drivers
o0x7f6ec8b0ba38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fe2a841d70_0 .net "SD_SPI_MISO", 0 0, o0x7f6ec8b0ba38;  0 drivers
v0x55fe2a841e60_0 .net "SD_SPI_MOSI", 0 0, L_0x55fe2a8578a0;  1 drivers
o0x7f6ec8b0c1b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fe2a841f50_0 .net "SD_SPI_UTILCOUNT_DEBUG", 0 0, o0x7f6ec8b0c1b8;  0 drivers
v0x55fe2a841ff0_0 .net "SD_WorkCLK", 0 0, L_0x55fe2a7987b0;  1 drivers
v0x55fe2a8420e0_0 .net "TFT_Data", 15 0, L_0x55fe2a7989d0;  1 drivers
v0x55fe2a8421d0_0 .net "TFT_DataClock", 0 0, L_0x55fe2a859bd0;  1 drivers
v0x55fe2a842270_0 .var "TFT_DataEncoded", 3 0;
v0x55fe2a842310_0 .net "TFT_RS", 0 0, L_0x55fe2a859760;  1 drivers
L_0x7f6ec8ac2570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fe2a8423b0_0 .net "TFT_RST", 0 0, L_0x7f6ec8ac2570;  1 drivers
v0x55fe2a842480_0 .net "TFT_SPI_CLK", 0 0, L_0x55fe2a858ae0;  1 drivers
v0x55fe2a842570_0 .net "TFT_SPI_CS", 0 0, v0x55fe2a83d680_0;  1 drivers
v0x55fe2a842660_0 .net "TFT_SPI_MOSI", 0 0, L_0x55fe2a858bf0;  1 drivers
v0x55fe2a842750_0 .net "TFT_WorkCLK", 0 0, L_0x55fe2a7988a0;  1 drivers
o0x7f6ec8b0d328 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v0x55fe2a842840_0 .net "TilesControlRegister", 13 0, o0x7f6ec8b0d328;  0 drivers
v0x55fe2a8428e0 .array "TilesPositionsRegister", 0 319, 4 0;
v0x55fe2a842980 .array "TilesRegister", 0 3871, 3 0;
v0x55fe2a842a20_0 .net "TilesWrite_Address", 11 0, L_0x55fe2a85b3e0;  1 drivers
v0x55fe2a842ac0_0 .var "TilesWrite_Started", 0 0;
v0x55fe2a842b60_0 .net "TilesWrite_TileAddress", 4 0, L_0x55fe2a85a600;  1 drivers
v0x55fe2a842c00_0 .var "TilesWrite_TilePosition", 8 0;
v0x55fe2a842cc0_0 .var "TilesWrite_XAddress", 3 0;
v0x55fe2a842da0_0 .var "TilesWrite_XPosition", 7 0;
v0x55fe2a842e80_0 .var "TilesWrite_YAddress", 3 0;
v0x55fe2a842f60_0 .var "TilesWrite_YPosition", 7 0;
o0x7f6ec8b0d4d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55fe2a843040_0 .net "Track1ControlRegister", 4 0, o0x7f6ec8b0d4d8;  0 drivers
v0x55fe2a843120 .array "Track1Register", 0 255, 31 0;
o0x7f6ec8b0d508 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55fe2a8431e0_0 .net "Track2ControlRegister", 4 0, o0x7f6ec8b0d508;  0 drivers
v0x55fe2a8432c0 .array "Track2Register", 0 255, 31 0;
v0x55fe2a843380 .array "TracksAdressRegister", 0 13, 23 0;
v0x55fe2a843440_0 .var "WriteAudio_BankSelector", 0 0;
v0x55fe2a843500_0 .var "WriteAudio_EnableSDAudioRead", 0 0;
v0x55fe2a8435c0_0 .var "WriteAudio_PlayCount", 9 0;
v0x55fe2a8436a0_0 .var "WriteAudio_Track1AddressCount", 23 0;
v0x55fe2a843780_0 .var "WriteAudio_Track1BeginAddress", 23 0;
v0x55fe2a843860_0 .var "WriteAudio_Track1ControlEnable", 0 0;
v0x55fe2a843920_0 .var "WriteAudio_Track1Data", 31 0;
v0x55fe2a8439e0_0 .var "WriteAudio_Track1EnableLoop", 0 0;
v0x55fe2a843a80_0 .var "WriteAudio_Track1EnablePlay", 0 0;
v0x55fe2a843b40_0 .var "WriteAudio_Track1EndAddress", 23 0;
v0x55fe2a843c20_0 .var "WriteAudio_Track2AddressCount", 23 0;
v0x55fe2a843d00_0 .var "WriteAudio_Track2BeginAddress", 23 0;
v0x55fe2a843de0_0 .var "WriteAudio_Track2ControlEnable", 0 0;
v0x55fe2a843ea0_0 .var "WriteAudio_Track2Data", 31 0;
v0x55fe2a843f60_0 .var "WriteAudio_Track2EnableLoop", 0 0;
v0x55fe2a844000_0 .var "WriteAudio_Track2EnablePlay", 0 0;
v0x55fe2a8440c0_0 .var "WriteAudio_Track2EndAddress", 23 0;
v0x55fe2a8441a0_0 .net *"_s0", 4 0, L_0x55fe2a85a9d0;  1 drivers
L_0x7f6ec8ac2768 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x55fe2a844280_0 .net *"_s11", 6 0, L_0x7f6ec8ac2768;  1 drivers
L_0x7f6ec8ac27b0 .functor BUFT 1, C4<000001111001>, C4<0>, C4<0>, C4<0>;
v0x55fe2a844360_0 .net/2u *"_s12", 11 0, L_0x7f6ec8ac27b0;  1 drivers
v0x55fe2a844440_0 .net *"_s15", 11 0, L_0x55fe2a85ad40;  1 drivers
v0x55fe2a844520_0 .net *"_s16", 11 0, L_0x55fe2a85ae80;  1 drivers
L_0x7f6ec8ac27f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55fe2a844600_0 .net *"_s19", 7 0, L_0x7f6ec8ac27f8;  1 drivers
v0x55fe2a8446e0_0 .net *"_s2", 9 0, L_0x55fe2a85aa70;  1 drivers
L_0x7f6ec8ac2840 .functor BUFT 1, C4<000000001011>, C4<0>, C4<0>, C4<0>;
v0x55fe2a8447c0_0 .net/2u *"_s20", 11 0, L_0x7f6ec8ac2840;  1 drivers
v0x55fe2a8448a0_0 .net *"_s23", 11 0, L_0x55fe2a85af70;  1 drivers
v0x55fe2a844980_0 .net *"_s24", 11 0, L_0x55fe2a85b0f0;  1 drivers
v0x55fe2a844a60_0 .net *"_s26", 11 0, L_0x55fe2a85b2a0;  1 drivers
L_0x7f6ec8ac2888 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55fe2a844b40_0 .net *"_s29", 7 0, L_0x7f6ec8ac2888;  1 drivers
L_0x7f6ec8ac2720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fe2a844c20_0 .net *"_s5", 0 0, L_0x7f6ec8ac2720;  1 drivers
v0x55fe2a844d00_0 .net *"_s8", 11 0, L_0x55fe2a85ac00;  1 drivers
E_0x55fe2a7221d0 .event posedge, v0x55fe2a83f360_0;
E_0x55fe2a81d260 .event posedge, v0x55fe2a8377c0_0;
E_0x55fe2a81d4c0 .event posedge, v0x55fe2a83ae70_0;
L_0x55fe2a85a9d0 .array/port v0x55fe2a8428e0, L_0x55fe2a85aa70;
L_0x55fe2a85aa70 .concat [ 9 1 0 0], v0x55fe2a842c00_0, L_0x7f6ec8ac2720;
L_0x55fe2a85ac00 .concat [ 5 7 0 0], L_0x55fe2a85a600, L_0x7f6ec8ac2768;
L_0x55fe2a85ad40 .arith/mult 12, L_0x55fe2a85ac00, L_0x7f6ec8ac27b0;
L_0x55fe2a85ae80 .concat [ 4 8 0 0], v0x55fe2a842e80_0, L_0x7f6ec8ac27f8;
L_0x55fe2a85af70 .arith/mult 12, L_0x55fe2a85ae80, L_0x7f6ec8ac2840;
L_0x55fe2a85b0f0 .arith/sum 12, L_0x55fe2a85ad40, L_0x55fe2a85af70;
L_0x55fe2a85b2a0 .concat [ 4 8 0 0], v0x55fe2a842cc0_0, L_0x7f6ec8ac2888;
L_0x55fe2a85b3e0 .arith/sum 12, L_0x55fe2a85b0f0, L_0x55fe2a85b2a0;
S_0x55fe2a7fd740 .scope module, "adder" "StereoSignedAdder" 3 334, 4 1 0, S_0x55fe2a7f9420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /OUTPUT 32 "O"
v0x55fe2a80f590_0 .net "A", 31 0, v0x55fe2a843920_0;  1 drivers
v0x55fe2a817a60_0 .net "B", 31 0, v0x55fe2a843ea0_0;  1 drivers
v0x55fe2a7cedb0_0 .net/s "Chanel1A", 15 0, L_0x55fe2a85a290;  1 drivers
v0x55fe2a71c970_0 .net/s "Chanel1B", 15 0, L_0x55fe2a85a330;  1 drivers
v0x55fe2a835b70_0 .net/s "Chanel2A", 15 0, L_0x55fe2a85a420;  1 drivers
v0x55fe2a835ca0_0 .net/s "Chanel2B", 15 0, L_0x55fe2a85a4c0;  1 drivers
v0x55fe2a835d80_0 .net/s "O", 31 0, L_0x55fe2a85a890;  alias, 1 drivers
v0x55fe2a835e60_0 .net/s *"_s10", 15 0, L_0x55fe2a85a710;  1 drivers
v0x55fe2a835f40_0 .net/s *"_s8", 15 0, L_0x55fe2a85a560;  1 drivers
L_0x55fe2a85a290 .part v0x55fe2a843920_0, 0, 16;
L_0x55fe2a85a330 .part v0x55fe2a843ea0_0, 0, 16;
L_0x55fe2a85a420 .part v0x55fe2a843920_0, 16, 16;
L_0x55fe2a85a4c0 .part v0x55fe2a843ea0_0, 16, 16;
L_0x55fe2a85a560 .arith/sum 16, L_0x55fe2a85a420, L_0x55fe2a85a4c0;
L_0x55fe2a85a710 .arith/sum 16, L_0x55fe2a85a290, L_0x55fe2a85a330;
L_0x55fe2a85a890 .concat [ 16 16 0 0], L_0x55fe2a85a710, L_0x55fe2a85a560;
S_0x55fe2a8360a0 .scope module, "audvid_clockmanager" "AudVid_ClockManager" 3 156, 5 1 0, S_0x55fe2a7f9420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "MasterCLK"
    .port_info 2 /OUTPUT 1 "I2SCLK"
    .port_info 3 /OUTPUT 1 "TFTCLK"
    .port_info 4 /OUTPUT 1 "SDCLK"
L_0x55fe2a7a1ca0 .functor BUFZ 1, o0x7f6ec8b0b288, C4<0>, C4<0>, C4<0>;
L_0x55fe2a7986a0 .functor BUFZ 1, o0x7f6ec8b0b288, C4<0>, C4<0>, C4<0>;
L_0x55fe2a7988a0 .functor BUFZ 1, o0x7f6ec8b0b288, C4<0>, C4<0>, C4<0>;
L_0x55fe2a7987b0 .functor BUFZ 1, o0x7f6ec8b0b288, C4<0>, C4<0>, C4<0>;
v0x55fe2a836220_0 .net "I2SCLK", 0 0, L_0x55fe2a7986a0;  alias, 1 drivers
v0x55fe2a8362e0_0 .net "InputCLK", 0 0, o0x7f6ec8b0b288;  alias, 0 drivers
v0x55fe2a8363a0_0 .net "MasterCLK", 0 0, L_0x55fe2a7a1ca0;  alias, 1 drivers
v0x55fe2a836440_0 .net "SDCLK", 0 0, L_0x55fe2a7987b0;  alias, 1 drivers
v0x55fe2a836500_0 .net "TFTCLK", 0 0, L_0x55fe2a7988a0;  alias, 1 drivers
S_0x55fe2a8366b0 .scope module, "colorDecoder" "ColorDecoder" 3 163, 6 1 0, S_0x55fe2a7f9420;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "Input"
    .port_info 1 /OUTPUT 16 "Output"
L_0x55fe2a7989d0 .functor BUFZ 16, L_0x55fe2a846e90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55fe2a8368c0 .array "Data", 0 15, 15 0;
v0x55fe2a8369a0_0 .net "Input", 3 0, v0x55fe2a842270_0;  1 drivers
v0x55fe2a836a80_0 .net "Output", 15 0, L_0x55fe2a7989d0;  alias, 1 drivers
v0x55fe2a836b40_0 .net *"_s0", 15 0, L_0x55fe2a846e90;  1 drivers
v0x55fe2a836c20_0 .net *"_s2", 5 0, L_0x55fe2a846f90;  1 drivers
L_0x7f6ec8ac2018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fe2a836d50_0 .net *"_s5", 1 0, L_0x7f6ec8ac2018;  1 drivers
L_0x55fe2a846e90 .array/port v0x55fe2a8368c0, L_0x55fe2a846f90;
L_0x55fe2a846f90 .concat [ 4 2 0 0], v0x55fe2a842270_0, L_0x7f6ec8ac2018;
S_0x55fe2a836e90 .scope module, "i2s" "I2S" 3 195, 7 1 0, S_0x55fe2a7f9420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "MasterCLK"
    .port_info 1 /INPUT 1 "I2SCLK"
    .port_info 2 /INPUT 32 "InputData"
    .port_info 3 /OUTPUT 1 "SyncCLK"
    .port_info 4 /OUTPUT 1 "I2S_DATA"
    .port_info 5 /OUTPUT 1 "I2S_CLK"
    .port_info 6 /OUTPUT 1 "I2S_WS"
L_0x55fe2a859e50 .functor NOT 1, v0x55fe2a837540_0, C4<0>, C4<0>, C4<0>;
L_0x55fe2a85a140 .functor BUFZ 1, L_0x55fe2a7986a0, C4<0>, C4<0>, C4<0>;
v0x55fe2a837210_0 .var "Data", 31 0;
v0x55fe2a837310_0 .net "I2SCLK", 0 0, L_0x55fe2a7986a0;  alias, 1 drivers
v0x55fe2a8373d0_0 .net "I2S_CLK", 0 0, L_0x55fe2a85a140;  alias, 1 drivers
v0x55fe2a8374a0_0 .net "I2S_DATA", 0 0, L_0x55fe2a859f60;  alias, 1 drivers
v0x55fe2a837540_0 .var "I2S_WS", 0 0;
v0x55fe2a837630_0 .net "InputData", 31 0, L_0x55fe2a85a890;  alias, 1 drivers
v0x55fe2a8376f0_0 .net "MasterCLK", 0 0, L_0x55fe2a7a1ca0;  alias, 1 drivers
v0x55fe2a8377c0_0 .net "SyncCLK", 0 0, L_0x55fe2a859e50;  alias, 1 drivers
L_0x7f6ec8ac2690 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x55fe2a837860_0 .net/2u *"_s0", 31 0, L_0x7f6ec8ac2690;  1 drivers
v0x55fe2a837920_0 .net *"_s2", 31 0, L_0x55fe2a859cc0;  1 drivers
L_0x7f6ec8ac26d8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fe2a837a00_0 .net *"_s5", 26 0, L_0x7f6ec8ac26d8;  1 drivers
v0x55fe2a837ae0_0 .net *"_s6", 31 0, L_0x55fe2a859db0;  1 drivers
v0x55fe2a837bc0_0 .var "count", 4 0;
E_0x55fe2a837150 .event negedge, v0x55fe2a837540_0;
E_0x55fe2a8371b0 .event negedge, v0x55fe2a8373d0_0;
L_0x55fe2a859cc0 .concat [ 5 27 0 0], v0x55fe2a837bc0_0, L_0x7f6ec8ac26d8;
L_0x55fe2a859db0 .arith/sub 32, L_0x7f6ec8ac2690, L_0x55fe2a859cc0;
L_0x55fe2a859f60 .part/v v0x55fe2a837210_0, L_0x55fe2a859db0, 1;
S_0x55fe2a837dc0 .scope module, "sd_spi" "SD_SPI" 3 167, 8 1 0, S_0x55fe2a7f9420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "MasterCLK"
    .port_info 1 /INPUT 1 "WorkCLK"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "SPI_MISO"
    .port_info 4 /OUTPUT 1 "SPI_MOSI"
    .port_info 5 /OUTPUT 1 "SPI_CLK"
    .port_info 6 /OUTPUT 1 "SPI_CS"
    .port_info 7 /OUTPUT 1 "SPI_COUNT_DEBUG"
    .port_info 8 /OUTPUT 1 "SPI_UTILCOUNT_DEBUG"
    .port_info 9 /OUTPUT 8 "InputData"
    .port_info 10 /OUTPUT 1 "EnableDataRead"
    .port_info 11 /OUTPUT 1 "InputDataClock"
    .port_info 12 /INPUT 24 "InputAddress"
L_0x55fe2a6e2150 .functor NOT 1, v0x55fe2a838670_0, C4<0>, C4<0>, C4<0>;
v0x55fe2a83aa20_0 .var "Address", 23 0;
v0x55fe2a83ab00_0 .net "DataClock", 0 0, v0x55fe2a838670_0;  1 drivers
v0x55fe2a83abf0_0 .var "EnableDataRead", 0 0;
v0x55fe2a83acc0_0 .net "InputAddress", 23 0, v0x55fe2a8417f0_0;  1 drivers
v0x55fe2a83ad60_0 .net "InputData", 7 0, v0x55fe2a838730_0;  alias, 1 drivers
v0x55fe2a83ae70_0 .net "InputDataClock", 0 0, L_0x55fe2a6e2150;  alias, 1 drivers
v0x55fe2a83af10_0 .net "MasterCLK", 0 0, L_0x55fe2a7a1ca0;  alias, 1 drivers
v0x55fe2a83afb0_0 .var "OutputData", 7 0;
v0x55fe2a83b0a0_0 .net "Reset", 0 0, o0x7f6ec8b0c128;  alias, 0 drivers
v0x55fe2a83b140_0 .net "SPI_CLK", 0 0, L_0x55fe2a857ca0;  alias, 1 drivers
v0x55fe2a83b210_0 .net "SPI_COUNT_DEBUG", 0 0, o0x7f6ec8b0c158;  alias, 0 drivers
v0x55fe2a83b2b0_0 .var "SPI_CS", 0 0;
v0x55fe2a83b370_0 .var "SPI_Enable", 0 0;
v0x55fe2a83b440_0 .net "SPI_InitClock", 0 0, v0x55fe2a83a040_0;  1 drivers
v0x55fe2a83b510_0 .net "SPI_InputCLK", 0 0, L_0x55fe2a857f70;  1 drivers
v0x55fe2a83b5e0_0 .net "SPI_MISO", 0 0, o0x7f6ec8b0ba38;  alias, 0 drivers
v0x55fe2a83b6b0_0 .net "SPI_MOSI", 0 0, L_0x55fe2a8578a0;  alias, 1 drivers
v0x55fe2a83b890_0 .net "SPI_UTILCOUNT_DEBUG", 0 0, o0x7f6ec8b0c1b8;  alias, 0 drivers
v0x55fe2a83b930_0 .net "SPI_WorkClock", 0 0, v0x55fe2a83a810_0;  1 drivers
v0x55fe2a83ba00_0 .var "UtilCount", 9 0;
v0x55fe2a83baa0_0 .net "WorkCLK", 0 0, L_0x55fe2a7987b0;  alias, 1 drivers
v0x55fe2a83bb70_0 .net *"_s0", 31 0, L_0x55fe2a857d90;  1 drivers
L_0x7f6ec8ac2210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fe2a83bc10_0 .net *"_s3", 25 0, L_0x7f6ec8ac2210;  1 drivers
L_0x7f6ec8ac2258 .functor BUFT 1, C4<00000000000000000000000000011000>, C4<0>, C4<0>, C4<0>;
v0x55fe2a83bcb0_0 .net/2u *"_s4", 31 0, L_0x7f6ec8ac2258;  1 drivers
v0x55fe2a83bd90_0 .net *"_s6", 0 0, L_0x55fe2a857e80;  1 drivers
v0x55fe2a83be50_0 .var "count", 5 0;
E_0x55fe2a837060 .event posedge, v0x55fe2a83abf0_0;
E_0x55fe2a838110 .event posedge, v0x55fe2a838670_0;
L_0x55fe2a857d90 .concat [ 6 26 0 0], v0x55fe2a83be50_0, L_0x7f6ec8ac2210;
L_0x55fe2a857e80 .cmp/gt 32, L_0x7f6ec8ac2258, L_0x55fe2a857d90;
L_0x55fe2a857f70 .functor MUXZ 1, v0x55fe2a83a810_0, v0x55fe2a83a040_0, L_0x55fe2a857e80, C4<>;
S_0x55fe2a838170 .scope module, "spi" "FullSPI" 8 60, 9 1 0, S_0x55fe2a837dc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "InputData"
    .port_info 1 /INPUT 8 "OutputData"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "SPI_CLK"
    .port_info 4 /INPUT 1 "SPI_MISO"
    .port_info 5 /INPUT 1 "MasterCLK"
    .port_info 6 /INPUT 1 "SPI_InputCLK"
    .port_info 7 /OUTPUT 1 "DataClk"
    .port_info 8 /INPUT 1 "SPI_Enable"
v0x55fe2a838570_0 .var "Data", 7 0;
v0x55fe2a838670_0 .var "DataClk", 0 0;
v0x55fe2a838730_0 .var "InputData", 7 0;
o0x7f6ec8b0b948 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fe2a8387f0_0 .net "MasterCLK", 0 0, o0x7f6ec8b0b948;  0 drivers
v0x55fe2a8388b0_0 .net "OutputData", 7 0, v0x55fe2a83afb0_0;  1 drivers
v0x55fe2a8389e0_0 .net "SPI_CLK", 0 0, L_0x55fe2a857ca0;  alias, 1 drivers
v0x55fe2a838aa0_0 .net "SPI_Enable", 0 0, v0x55fe2a83b370_0;  1 drivers
v0x55fe2a838b60_0 .net "SPI_InputCLK", 0 0, L_0x55fe2a857f70;  alias, 1 drivers
v0x55fe2a838c20_0 .net "SPI_MISO", 0 0, o0x7f6ec8b0ba38;  alias, 0 drivers
v0x55fe2a838ce0_0 .net "SPI_MOSI", 0 0, L_0x55fe2a8578a0;  alias, 1 drivers
L_0x7f6ec8ac2060 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55fe2a838da0_0 .net/2u *"_s0", 31 0, L_0x7f6ec8ac2060;  1 drivers
v0x55fe2a838e80_0 .net *"_s10", 1 0, L_0x55fe2a857550;  1 drivers
L_0x7f6ec8ac20f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fe2a838f60_0 .net *"_s13", 0 0, L_0x7f6ec8ac20f0;  1 drivers
L_0x7f6ec8ac2138 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55fe2a839040_0 .net/2u *"_s14", 1 0, L_0x7f6ec8ac2138;  1 drivers
v0x55fe2a839120_0 .net *"_s16", 1 0, L_0x55fe2a857710;  1 drivers
v0x55fe2a839200_0 .net *"_s2", 31 0, L_0x55fe2a857150;  1 drivers
v0x55fe2a8392e0_0 .net *"_s20", 1 0, L_0x55fe2a8579d0;  1 drivers
L_0x7f6ec8ac2180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fe2a8393c0_0 .net *"_s23", 0 0, L_0x7f6ec8ac2180;  1 drivers
L_0x7f6ec8ac21c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55fe2a8394a0_0 .net/2u *"_s24", 1 0, L_0x7f6ec8ac21c8;  1 drivers
v0x55fe2a839580_0 .net *"_s26", 1 0, L_0x55fe2a857b10;  1 drivers
L_0x7f6ec8ac20a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fe2a839660_0 .net *"_s5", 28 0, L_0x7f6ec8ac20a8;  1 drivers
v0x55fe2a839740_0 .net *"_s6", 31 0, L_0x55fe2a8572a0;  1 drivers
v0x55fe2a839820_0 .net *"_s9", 0 0, L_0x55fe2a857410;  1 drivers
v0x55fe2a839900_0 .var "count", 2 0;
E_0x55fe2a838490 .event posedge, v0x55fe2a838b60_0;
E_0x55fe2a838510 .event negedge, v0x55fe2a838b60_0;
L_0x55fe2a857150 .concat [ 3 29 0 0], v0x55fe2a839900_0, L_0x7f6ec8ac20a8;
L_0x55fe2a8572a0 .arith/sub 32, L_0x7f6ec8ac2060, L_0x55fe2a857150;
L_0x55fe2a857410 .part/v v0x55fe2a83afb0_0, L_0x55fe2a8572a0, 1;
L_0x55fe2a857550 .concat [ 1 1 0 0], L_0x55fe2a857410, L_0x7f6ec8ac20f0;
L_0x55fe2a857710 .functor MUXZ 2, L_0x7f6ec8ac2138, L_0x55fe2a857550, v0x55fe2a83b370_0, C4<>;
L_0x55fe2a8578a0 .part L_0x55fe2a857710, 0, 1;
L_0x55fe2a8579d0 .concat [ 1 1 0 0], L_0x55fe2a857f70, L_0x7f6ec8ac2180;
L_0x55fe2a857b10 .functor MUXZ 2, L_0x7f6ec8ac21c8, L_0x55fe2a8579d0, v0x55fe2a83b370_0, C4<>;
L_0x55fe2a857ca0 .part L_0x55fe2a857b10, 0, 1;
S_0x55fe2a839b00 .scope module, "spiInitClock" "FrequencyGenerator" 8 48, 10 1 0, S_0x55fe2a837dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x55fe2a7f9e60 .param/l "MasterFrequency" 0 10 3, +C4<00000101111101011110000100000000>;
P_0x55fe2a7f9ea0 .param/l "bitsNumber" 0 10 5, +C4<00000000000000000000000000001000>;
P_0x55fe2a7f9ee0 .param/l "frequency" 0 10 4, +C4<00000000000001100001101010000000>;
P_0x55fe2a7f9f20 .param/l "limit" 1 10 11, +C4<00000000000000000000000011111010>;
v0x55fe2a839f30_0 .net "InputCLK", 0 0, L_0x55fe2a7a1ca0;  alias, 1 drivers
v0x55fe2a83a040_0 .var "OutputCLK", 0 0;
v0x55fe2a83a100_0 .var "counter", 7 0;
E_0x55fe2a839eb0 .event posedge, v0x55fe2a8363a0_0;
S_0x55fe2a83a220 .scope module, "spiWorkClock" "FrequencyGenerator" 8 54, 10 1 0, S_0x55fe2a837dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x55fe2a83a420 .param/l "MasterFrequency" 0 10 3, +C4<00000101111101011110000100000000>;
P_0x55fe2a83a460 .param/l "bitsNumber" 0 10 5, +C4<00000000000000000000000000000101>;
P_0x55fe2a83a4a0 .param/l "frequency" 0 10 4, +C4<00000000101111101011110000100000>;
P_0x55fe2a83a4e0 .param/l "limit" 1 10 11, +C4<00000000000000000000000000001000>;
v0x55fe2a83a770_0 .net "InputCLK", 0 0, L_0x55fe2a7a1ca0;  alias, 1 drivers
v0x55fe2a83a810_0 .var "OutputCLK", 0 0;
v0x55fe2a83a8d0_0 .var "counter", 4 0;
S_0x55fe2a83c0d0 .scope module, "tft_spi" "TFT_SPI" 3 183, 11 1 0, S_0x55fe2a7f9420;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data"
    .port_info 1 /INPUT 1 "MasterCLK"
    .port_info 2 /INPUT 1 "WorkCLK"
    .port_info 3 /OUTPUT 16 "OutputData"
    .port_info 4 /OUTPUT 1 "SPI_MOSI"
    .port_info 5 /OUTPUT 1 "SPI_CLK"
    .port_info 6 /OUTPUT 1 "RS"
    .port_info 7 /OUTPUT 1 "SPI_CS"
    .port_info 8 /OUTPUT 1 "RST"
    .port_info 9 /OUTPUT 1 "DataClock"
P_0x55fe2a83c250 .param/l "InitDataSize" 0 11 15, +C4<00000000000000000000000001101000>;
P_0x55fe2a83c290 .param/l "WorkFrequency" 0 11 17, +C4<00000000010111110101111000010000>;
P_0x55fe2a83c2d0 .param/l "WorkFrequencyBits" 0 11 18, +C4<00000000000000000000000000011000>;
P_0x55fe2a83c310 .param/l "delayTime" 0 11 21, +C4<0000000000000000000000000000000000000000000011110100001001000000>;
P_0x55fe2a83c350 .param/l "delayUnit" 0 11 20, +C4<00000000000000000001100001101010>;
L_0x55fe2a858ae0 .functor BUFZ 1, L_0x55fe2a7988a0, C4<0>, C4<0>, C4<0>;
v0x55fe2a83f2a0_0 .net "Buffered_MasterCLK", 0 0, L_0x55fe2a8581a0;  1 drivers
v0x55fe2a83f360_0 .net "DataClock", 0 0, L_0x55fe2a859bd0;  alias, 1 drivers
v0x55fe2a83f420_0 .net "InitData", 15 0, L_0x55fe2a8583f0;  1 drivers
v0x55fe2a83f4c0_0 .net "InitRegPointer", 24 0, v0x55fe2a83ceb0_0;  1 drivers
v0x55fe2a83f5b0_0 .net "InitReg_RS", 0 0, L_0x55fe2a858760;  1 drivers
v0x55fe2a83f6a0_0 .net "MasterCLK", 0 0, L_0x55fe2a7a1ca0;  alias, 1 drivers
v0x55fe2a83f740_0 .net "OutputData", 15 0, L_0x55fe2a858fb0;  1 drivers
v0x55fe2a83f7e0_0 .net "RS", 0 0, L_0x55fe2a859760;  alias, 1 drivers
v0x55fe2a83f880_0 .net "RST", 0 0, L_0x7f6ec8ac2570;  alias, 1 drivers
v0x55fe2a83f9d0_0 .net "SPI_CLK", 0 0, L_0x55fe2a858ae0;  alias, 1 drivers
v0x55fe2a83faa0_0 .net "SPI_CS", 0 0, v0x55fe2a83d680_0;  alias, 1 drivers
v0x55fe2a83fb70_0 .net "SPI_MOSI", 0 0, L_0x55fe2a858bf0;  alias, 1 drivers
v0x55fe2a83fc40_0 .net "WorkCLK", 0 0, L_0x55fe2a7988a0;  alias, 1 drivers
v0x55fe2a83fd10_0 .net *"_s0", 63 0, L_0x55fe2a858d30;  1 drivers
v0x55fe2a83fdb0_0 .net *"_s12", 63 0, L_0x55fe2a8591c0;  1 drivers
L_0x7f6ec8ac2450 .functor BUFT 1, C4<000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fe2a83fe50_0 .net *"_s15", 38 0, L_0x7f6ec8ac2450;  1 drivers
L_0x7f6ec8ac2498 .functor BUFT 1, C4<0000000000000000000000000000000000000000000011110100001010101000>, C4<0>, C4<0>, C4<0>;
v0x55fe2a83ff30_0 .net/2u *"_s16", 63 0, L_0x7f6ec8ac2498;  1 drivers
v0x55fe2a840010_0 .net *"_s18", 0 0, L_0x55fe2a859400;  1 drivers
v0x55fe2a8400d0_0 .net *"_s20", 1 0, L_0x55fe2a8594a0;  1 drivers
L_0x7f6ec8ac24e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fe2a8401b0_0 .net *"_s23", 0 0, L_0x7f6ec8ac24e0;  1 drivers
L_0x7f6ec8ac2528 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55fe2a840290_0 .net/2u *"_s24", 1 0, L_0x7f6ec8ac2528;  1 drivers
v0x55fe2a840370_0 .net *"_s26", 1 0, L_0x55fe2a8595d0;  1 drivers
L_0x7f6ec8ac23c0 .functor BUFT 1, C4<000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fe2a840450_0 .net *"_s3", 38 0, L_0x7f6ec8ac23c0;  1 drivers
v0x55fe2a840530_0 .net *"_s32", 63 0, L_0x55fe2a859940;  1 drivers
L_0x7f6ec8ac25b8 .functor BUFT 1, C4<000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fe2a840610_0 .net *"_s35", 38 0, L_0x7f6ec8ac25b8;  1 drivers
L_0x7f6ec8ac2600 .functor BUFT 1, C4<0000000000000000000000000000000000000000000011110100001010101000>, C4<0>, C4<0>, C4<0>;
v0x55fe2a8406f0_0 .net/2u *"_s36", 63 0, L_0x7f6ec8ac2600;  1 drivers
v0x55fe2a8407d0_0 .net *"_s38", 0 0, L_0x55fe2a859a30;  1 drivers
L_0x7f6ec8ac2408 .functor BUFT 1, C4<0000000000000000000000000000000000000000000011110100001010101000>, C4<0>, C4<0>, C4<0>;
v0x55fe2a840890_0 .net/2u *"_s4", 63 0, L_0x7f6ec8ac2408;  1 drivers
L_0x7f6ec8ac2648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fe2a840970_0 .net/2u *"_s40", 0 0, L_0x7f6ec8ac2648;  1 drivers
v0x55fe2a840a50_0 .net *"_s6", 0 0, L_0x55fe2a858e70;  1 drivers
v0x55fe2a840b10_0 .net "data", 15 0, L_0x55fe2a7989d0;  alias, 1 drivers
v0x55fe2a840c00_0 .net "dataClk", 0 0, v0x55fe2a83ef40_0;  1 drivers
L_0x55fe2a858d30 .concat [ 25 39 0 0], v0x55fe2a83ceb0_0, L_0x7f6ec8ac23c0;
L_0x55fe2a858e70 .cmp/gt 64, L_0x7f6ec8ac2408, L_0x55fe2a858d30;
L_0x55fe2a858fb0 .functor MUXZ 16, L_0x55fe2a7989d0, L_0x55fe2a8583f0, L_0x55fe2a858e70, C4<>;
L_0x55fe2a8591c0 .concat [ 25 39 0 0], v0x55fe2a83ceb0_0, L_0x7f6ec8ac2450;
L_0x55fe2a859400 .cmp/gt 64, L_0x7f6ec8ac2498, L_0x55fe2a8591c0;
L_0x55fe2a8594a0 .concat [ 1 1 0 0], L_0x55fe2a858760, L_0x7f6ec8ac24e0;
L_0x55fe2a8595d0 .functor MUXZ 2, L_0x7f6ec8ac2528, L_0x55fe2a8594a0, L_0x55fe2a859400, C4<>;
L_0x55fe2a859760 .part L_0x55fe2a8595d0, 0, 1;
L_0x55fe2a859940 .concat [ 25 39 0 0], v0x55fe2a83ceb0_0, L_0x7f6ec8ac25b8;
L_0x55fe2a859a30 .cmp/gt 64, L_0x7f6ec8ac2600, L_0x55fe2a859940;
L_0x55fe2a859bd0 .functor MUXZ 1, v0x55fe2a83ef40_0, L_0x7f6ec8ac2648, L_0x55fe2a859a30, C4<>;
S_0x55fe2a83c700 .scope module, "counter" "Counter" 11 60, 12 2 0, S_0x55fe2a83c0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 25 "count"
P_0x55fe2a83c570 .param/l "Begin" 0 12 2, +C4<00000000000000000000000000000000>;
P_0x55fe2a83c5b0 .param/l "End" 0 12 2, +C4<00000000000000000000000000000000000000000000011110100001010101000>;
P_0x55fe2a83c5f0 .param/l "bitsNumber" 0 12 2, +C4<00000000000000000000000000011001>;
P_0x55fe2a83c630 .param/l "mode" 0 12 2, +C4<00000000000000000000000000000000>;
o0x7f6ec8b0c638 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55fe2a8588e0 .functor OR 1, v0x55fe2a83ef40_0, o0x7f6ec8b0c638, C4<0>, C4<0>;
v0x55fe2a83cd10_0 .net *"_s1", 0 0, L_0x55fe2a8588e0;  1 drivers
v0x55fe2a83cdf0_0 .net "clk", 0 0, v0x55fe2a83ef40_0;  alias, 1 drivers
v0x55fe2a83ceb0_0 .var "count", 24 0;
v0x55fe2a83cfa0_0 .var "init", 0 0;
v0x55fe2a83d060_0 .net "reset", 0 0, o0x7f6ec8b0c638;  0 drivers
E_0x55fe2a83cc90 .event posedge, L_0x55fe2a8588e0;
S_0x55fe2a83d1f0 .scope module, "initializationRegister" "InitializationRegister" 11 52, 13 4 0, S_0x55fe2a83c0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "pointer"
    .port_info 1 /OUTPUT 16 "OutData"
    .port_info 2 /OUTPUT 1 "RS"
    .port_info 3 /OUTPUT 1 "CS"
    .port_info 4 /INPUT 1 "CLK"
P_0x55fe2a79c1d0 .param/l "InitFrequency" 0 13 4, +C4<00000000010111110101111000010000>;
P_0x55fe2a79c210 .param/l "delayUnit" 0 13 4, +C4<00000000000000000001100001101010>;
v0x55fe2a83d5a0_0 .net "CLK", 0 0, L_0x55fe2a8581a0;  alias, 1 drivers
v0x55fe2a83d680_0 .var "CS", 0 0;
v0x55fe2a83d740 .array "Data", 0 103, 16 0;
v0x55fe2a83d810_0 .net "OutData", 15 0, L_0x55fe2a8583f0;  alias, 1 drivers
v0x55fe2a83d8f0_0 .net "RS", 0 0, L_0x55fe2a858760;  alias, 1 drivers
v0x55fe2a83da00_0 .net *"_s0", 16 0, L_0x55fe2a858210;  1 drivers
v0x55fe2a83dae0_0 .net *"_s10", 7 0, L_0x55fe2a8585d0;  1 drivers
L_0x7f6ec8ac22e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fe2a83dbc0_0 .net *"_s13", 0 0, L_0x7f6ec8ac22e8;  1 drivers
v0x55fe2a83dca0_0 .net *"_s2", 7 0, L_0x55fe2a8582b0;  1 drivers
L_0x7f6ec8ac22a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fe2a83dd80_0 .net *"_s5", 0 0, L_0x7f6ec8ac22a0;  1 drivers
v0x55fe2a83de60_0 .net *"_s8", 16 0, L_0x55fe2a858530;  1 drivers
v0x55fe2a83df40_0 .var "address", 6 0;
v0x55fe2a83e020_0 .net "pointer", 24 0, v0x55fe2a83ceb0_0;  alias, 1 drivers
E_0x55fe2a83d540 .event posedge, v0x55fe2a83d5a0_0;
L_0x55fe2a858210 .array/port v0x55fe2a83d740, L_0x55fe2a8582b0;
L_0x55fe2a8582b0 .concat [ 7 1 0 0], v0x55fe2a83df40_0, L_0x7f6ec8ac22a0;
L_0x55fe2a8583f0 .part L_0x55fe2a858210, 0, 16;
L_0x55fe2a858530 .array/port v0x55fe2a83d740, L_0x55fe2a8585d0;
L_0x55fe2a8585d0 .concat [ 7 1 0 0], v0x55fe2a83df40_0, L_0x7f6ec8ac22e8;
L_0x55fe2a858760 .part L_0x55fe2a858530, 16, 1;
S_0x55fe2a83e190 .scope module, "inputBuffer" "BUF" 11 38, 14 2 0, S_0x55fe2a83c0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I"
    .port_info 1 /OUTPUT 1 "O"
L_0x55fe2a8581a0 .functor BUFZ 1, L_0x55fe2a7a1ca0, C4<0>, C4<0>, C4<0>;
v0x55fe2a83e350_0 .net "I", 0 0, L_0x55fe2a7a1ca0;  alias, 1 drivers
v0x55fe2a83e410_0 .net "O", 0 0, L_0x55fe2a8581a0;  alias, 1 drivers
S_0x55fe2a83e520 .scope module, "spi" "SPI" 11 65, 15 1 0, S_0x55fe2a83c0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data"
    .port_info 1 /INPUT 1 "SPI_CLK"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "dataClk"
    .port_info 4 /OUTPUT 1 "reset"
v0x55fe2a83e800_0 .net "SPI_CLK", 0 0, L_0x55fe2a858ae0;  alias, 1 drivers
v0x55fe2a83e8e0_0 .net "SPI_MOSI", 0 0, L_0x55fe2a858bf0;  alias, 1 drivers
L_0x7f6ec8ac2330 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x55fe2a83e9a0_0 .net/2u *"_s0", 31 0, L_0x7f6ec8ac2330;  1 drivers
v0x55fe2a83ea90_0 .net *"_s2", 31 0, L_0x55fe2a858950;  1 drivers
L_0x7f6ec8ac2378 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fe2a83eb70_0 .net *"_s5", 27 0, L_0x7f6ec8ac2378;  1 drivers
v0x55fe2a83eca0_0 .net *"_s6", 31 0, L_0x55fe2a858a40;  1 drivers
v0x55fe2a83ed80_0 .var "count", 3 0;
v0x55fe2a83ee60_0 .net "data", 15 0, L_0x55fe2a858fb0;  alias, 1 drivers
v0x55fe2a83ef40_0 .var "dataClk", 0 0;
v0x55fe2a83f070_0 .var "reset", 0 0;
v0x55fe2a83f110_0 .var "reseted", 0 0;
E_0x55fe2a83e7a0 .event negedge, v0x55fe2a83e800_0;
L_0x55fe2a858950 .concat [ 4 28 0 0], v0x55fe2a83ed80_0, L_0x7f6ec8ac2378;
L_0x55fe2a858a40 .arith/sub 32, L_0x7f6ec8ac2330, L_0x55fe2a858950;
L_0x55fe2a858bf0 .part/v L_0x55fe2a858fb0, L_0x55fe2a858a40, 1;
S_0x55fe2a7bd4c0 .scope module, "BUFG" "BUFG" 16 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I"
    .port_info 1 /OUTPUT 1 "O"
o0x7f6ec8b0de98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55fe2a85b190 .functor BUFZ 1, o0x7f6ec8b0de98, C4<0>, C4<0>, C4<0>;
v0x55fe2a8452d0_0 .net "I", 0 0, o0x7f6ec8b0de98;  0 drivers
v0x55fe2a8453b0_0 .net "O", 0 0, L_0x55fe2a85b190;  1 drivers
S_0x55fe2a7f9980 .scope module, "BUFGCE" "BUFGCE" 17 1;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "I"
o0x7f6ec8b0df58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fe2a8454d0_0 .net "CE", 0 0, o0x7f6ec8b0df58;  0 drivers
o0x7f6ec8b0df88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fe2a845590_0 .net "I", 0 0, o0x7f6ec8b0df88;  0 drivers
v0x55fe2a845650_0 .net "O", 0 0, L_0x55fe2a85b520;  1 drivers
L_0x7f6ec8ac28d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fe2a8456f0_0 .net/2u *"_s0", 0 0, L_0x7f6ec8ac28d0;  1 drivers
L_0x55fe2a85b520 .functor MUXZ 1, L_0x7f6ec8ac28d0, o0x7f6ec8b0df88, o0x7f6ec8b0df88, C4<>;
S_0x55fe2a7ff6b0 .scope module, "ButtonDebouncer" "ButtonDebouncer" 18 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Input"
    .port_info 2 /OUTPUT 1 "Output"
L_0x55fe2a85b700 .functor AND 1, v0x55fe2a8464f0_0, L_0x55fe2a85b660, C4<1>, C4<1>;
o0x7f6ec8b0e198 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fe2a846040_0 .net "Input", 0 0, o0x7f6ec8b0e198;  0 drivers
v0x55fe2a846100_0 .net "Output", 0 0, L_0x55fe2a85b700;  1 drivers
v0x55fe2a8461c0_0 .net "VerificationClk", 0 0, v0x55fe2a845e30_0;  1 drivers
v0x55fe2a8462c0_0 .net *"_s1", 0 0, L_0x55fe2a85b660;  1 drivers
o0x7f6ec8b0e0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fe2a846360_0 .net "clk", 0 0, o0x7f6ec8b0e0a8;  0 drivers
v0x55fe2a846450_0 .var "prevState", 0 0;
v0x55fe2a8464f0_0 .var "state", 0 0;
E_0x55fe2a845850 .event posedge, v0x55fe2a845e30_0;
L_0x55fe2a85b660 .reduce/nor v0x55fe2a846450_0;
S_0x55fe2a8458b0 .scope module, "verificationCLk" "FrequencyGenerator" 18 15, 10 1 0, S_0x55fe2a7ff6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x55fe2a841aa0 .param/l "MasterFrequency" 0 10 3, +C4<00000101111101011110000100000000>;
P_0x55fe2a841ae0 .param/l "bitsNumber" 0 10 5, +C4<00000000000000000000000000010101>;
P_0x55fe2a841b20 .param/l "frequency" 0 10 4, +C4<00000000000000000000000000110010>;
P_0x55fe2a841b60 .param/l "limit" 1 10 11, +C4<00000000000111101000010010000000>;
v0x55fe2a845d50_0 .net "InputCLK", 0 0, o0x7f6ec8b0e0a8;  alias, 0 drivers
v0x55fe2a845e30_0 .var "OutputCLK", 0 0;
v0x55fe2a845ef0_0 .var "counter", 20 0;
E_0x55fe2a845cd0 .event posedge, v0x55fe2a845d50_0;
S_0x55fe2a7c91a0 .scope module, "FrequencyDivider" "FrequencyDivider" 19 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x55fe2a817540 .param/l "bitsNumber" 0 19 2, +C4<00000000000000000000000000010100>;
P_0x55fe2a817580 .param/l "divider" 0 19 2, +C4<00000000000000000000000001100100>;
o0x7f6ec8b0e318 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fe2a846670_0 .net "InputCLK", 0 0, o0x7f6ec8b0e318;  0 drivers
v0x55fe2a846750_0 .var "OutputCLK", 0 0;
v0x55fe2a846810_0 .var "count", 19 0;
E_0x55fe2a846610 .event posedge, v0x55fe2a846670_0;
S_0x55fe2a7c8eb0 .scope module, "SquareGenerator" "SquareGenerator" 20 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /OUTPUT 32 "data"
o0x7f6ec8b0e408 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fe2a8469c0_0 .net "CLK", 0 0, o0x7f6ec8b0e408;  0 drivers
v0x55fe2a846aa0_0 .var "count", 31 0;
v0x55fe2a846b80_0 .var "data", 31 0;
E_0x55fe2a846960 .event posedge, v0x55fe2a8469c0_0;
    .scope S_0x55fe2a8366b0;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a8368c0, 4, 0;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a8368c0, 4, 0;
    %pushi/vec4 1007, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a8368c0, 4, 0;
    %pushi/vec4 2016, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a8368c0, 4, 0;
    %pushi/vec4 40550, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a8368c0, 4, 0;
    %pushi/vec4 34429, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a8368c0, 4, 0;
    %pushi/vec4 15, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a8368c0, 4, 0;
    %pushi/vec4 63488, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a8368c0, 4, 0;
    %pushi/vec4 32768, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a8368c0, 4, 0;
    %pushi/vec4 65184, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a8368c0, 4, 0;
    %pushi/vec4 64800, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a8368c0, 4, 0;
    %pushi/vec4 35164, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a8368c0, 4, 0;
    %pushi/vec4 36890, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a8368c0, 4, 0;
    %pushi/vec4 65504, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a8368c0, 4, 0;
    %pushi/vec4 45029, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a8368c0, 4, 0;
    %pushi/vec4 31727, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a8368c0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55fe2a839b00;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fe2a83a100_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe2a83a040_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x55fe2a839b00;
T_2 ;
    %wait E_0x55fe2a839eb0;
    %load/vec4 v0x55fe2a83a100_0;
    %pad/u 32;
    %cmpi/u 125, 0, 32;
    %jmp/0xz  T_2.0, 5;
    %load/vec4 v0x55fe2a83a100_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55fe2a83a100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe2a83a040_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55fe2a83a100_0;
    %pad/u 32;
    %cmpi/u 250, 0, 32;
    %jmp/0xz  T_2.2, 5;
    %load/vec4 v0x55fe2a83a100_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55fe2a83a100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe2a83a040_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fe2a83a100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe2a83a040_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55fe2a83a220;
T_3 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55fe2a83a8d0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe2a83a810_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55fe2a83a220;
T_4 ;
    %wait E_0x55fe2a839eb0;
    %load/vec4 v0x55fe2a83a8d0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_4.0, 5;
    %load/vec4 v0x55fe2a83a8d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55fe2a83a8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe2a83a810_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55fe2a83a8d0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_4.2, 5;
    %load/vec4 v0x55fe2a83a8d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55fe2a83a8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe2a83a810_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55fe2a83a8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe2a83a810_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55fe2a838170;
T_5 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55fe2a839900_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe2a838670_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x55fe2a838170;
T_6 ;
    %wait E_0x55fe2a838510;
    %load/vec4 v0x55fe2a839900_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe2a838670_0, 0;
    %load/vec4 v0x55fe2a838570_0;
    %assign/vec4 v0x55fe2a838730_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55fe2a839900_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe2a838670_0, 0;
T_6.2 ;
T_6.1 ;
    %load/vec4 v0x55fe2a839900_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55fe2a839900_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55fe2a838170;
T_7 ;
    %wait E_0x55fe2a838490;
    %load/vec4 v0x55fe2a838c20_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x55fe2a839900_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x55fe2a838570_0, 4, 5;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55fe2a837dc0;
T_8 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55fe2a83be50_0, 0, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55fe2a83ba00_0, 0, 10;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x55fe2a83afb0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe2a83b2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe2a83b370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe2a83abf0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x55fe2a837dc0;
T_9 ;
    %wait E_0x55fe2a838110;
    %load/vec4 v0x55fe2a83b0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55fe2a83be50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_9.29, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_9.30, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_9.31, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_9.32, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_9.33, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_9.34, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_9.35, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_9.36, 6;
    %jmp T_9.38;
T_9.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe2a83b2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe2a83b370_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55fe2a83ba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe2a83abf0_0, 0;
    %jmp T_9.38;
T_9.3 ;
    %pushi/vec4 75, 0, 32;
    %load/vec4 v0x55fe2a83ba00_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_9.39, 5;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55fe2a83ba00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe2a83b370_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.40;
T_9.39 ;
    %load/vec4 v0x55fe2a83ba00_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55fe2a83ba00_0, 0;
T_9.40 ;
    %jmp T_9.38;
T_9.4 ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55fe2a83ba00_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_9.41, 5;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55fe2a83ba00_0, 0;
    %jmp T_9.42;
T_9.41 ;
    %load/vec4 v0x55fe2a83ba00_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55fe2a83ba00_0, 0;
T_9.42 ;
    %jmp T_9.38;
T_9.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe2a83b2b0_0, 0;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.38;
T_9.6 ;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.38;
T_9.7 ;
    %pushi/vec4 6, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.38;
T_9.8 ;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.38;
T_9.9 ;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.38;
T_9.10 ;
    %pushi/vec4 9, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 149, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.38;
T_9.11 ;
    %load/vec4 v0x55fe2a83ad60_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_9.43, 4;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.44;
T_9.43 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
T_9.44 ;
    %jmp T_9.38;
T_9.12 ;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 119, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.38;
T_9.13 ;
    %pushi/vec4 12, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.38;
T_9.14 ;
    %pushi/vec4 13, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.38;
T_9.15 ;
    %pushi/vec4 14, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.38;
T_9.16 ;
    %pushi/vec4 15, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.38;
T_9.17 ;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.38;
T_9.18 ;
    %load/vec4 v0x55fe2a83ad60_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_9.45, 4;
    %pushi/vec4 17, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.46;
T_9.45 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
T_9.46 ;
    %jmp T_9.38;
T_9.19 ;
    %pushi/vec4 18, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 105, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.38;
T_9.20 ;
    %pushi/vec4 19, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.38;
T_9.21 ;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.38;
T_9.22 ;
    %pushi/vec4 21, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.38;
T_9.23 ;
    %pushi/vec4 22, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.38;
T_9.24 ;
    %pushi/vec4 23, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.38;
T_9.25 ;
    %load/vec4 v0x55fe2a83ad60_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_9.47, 4;
    %load/vec4 v0x55fe2a83ad60_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_9.49, 4;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.50;
T_9.49 ;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
T_9.50 ;
    %jmp T_9.48;
T_9.47 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
T_9.48 ;
    %jmp T_9.38;
T_9.26 ;
    %pushi/vec4 25, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 81, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.38;
T_9.27 ;
    %pushi/vec4 26, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %load/vec4 v0x55fe2a83aa20_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.38;
T_9.28 ;
    %pushi/vec4 27, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %load/vec4 v0x55fe2a83aa20_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.38;
T_9.29 ;
    %pushi/vec4 28, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %load/vec4 v0x55fe2a83aa20_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.38;
T_9.30 ;
    %pushi/vec4 29, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.38;
T_9.31 ;
    %pushi/vec4 30, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.38;
T_9.32 ;
    %load/vec4 v0x55fe2a83ad60_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_9.51, 4;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %jmp T_9.52;
T_9.51 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
T_9.52 ;
    %jmp T_9.38;
T_9.33 ;
    %load/vec4 v0x55fe2a83ad60_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_9.53, 4;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe2a83abf0_0, 0;
T_9.53 ;
    %jmp T_9.38;
T_9.34 ;
    %load/vec4 v0x55fe2a83ba00_0;
    %pad/u 32;
    %cmpi/u 512, 0, 32;
    %jmp/0xz  T_9.55, 5;
    %load/vec4 v0x55fe2a83ba00_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55fe2a83ba00_0, 0;
    %jmp T_9.56;
T_9.55 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55fe2a83ba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe2a83abf0_0, 0;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
T_9.56 ;
    %jmp T_9.38;
T_9.35 ;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v0x55fe2a83be50_0, 0;
    %jmp T_9.38;
T_9.36 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55fe2a83afb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe2a83b370_0, 0;
    %jmp T_9.38;
T_9.38 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55fe2a837dc0;
T_10 ;
    %wait E_0x55fe2a837060;
    %load/vec4 v0x55fe2a83acc0_0;
    %assign/vec4 v0x55fe2a83aa20_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55fe2a83d1f0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe2a83d680_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55fe2a83df40_0, 0, 7;
    %pushi/vec4 0, 0, 17;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 16, 0, 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 17, 0, 17;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 18, 0, 17;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 19, 0, 17;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 20, 0, 17;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 17, 0, 17;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65560, 0, 17;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 18, 0, 17;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 90401, 0, 17;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 19, 0, 17;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65647, 0, 17;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 20, 0, 17;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 84319, 0, 17;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 16, 0, 17;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 67584, 0, 17;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 17, 0, 17;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 69691, 0, 17;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 1, 0, 17;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65820, 0, 17;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 2, 0, 17;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65792, 0, 17;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 3, 0, 17;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 69688, 0, 17;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 7, 0, 17;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 8, 0, 17;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 67592, 0, 17;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 11, 0, 17;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 69888, 0, 17;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 12, 0, 17;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 15, 0, 17;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 68865, 0, 17;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 21, 0, 17;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65568, 0, 17;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 32, 0, 17;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 33, 0, 17;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 48, 0, 17;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 49, 0, 17;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 50, 0, 17;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 51, 0, 17;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 52, 0, 17;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 53, 0, 17;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 54, 0, 17;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65711, 0, 17;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 55, 0, 17;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 56, 0, 17;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 57, 0, 17;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 80, 0, 17;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 81, 0, 17;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 67592, 0, 17;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 82, 0, 17;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 67594, 0, 17;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 83, 0, 17;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65546, 0, 17;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 84, 0, 17;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 68104, 0, 17;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 85, 0, 17;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 67592, 0, 17;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 86, 0, 17;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 87, 0, 17;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 68096, 0, 17;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 88, 0, 17;
    %ix/load 4, 81, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 67344, 0, 17;
    %ix/load 4, 82, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 89, 0, 17;
    %ix/load 4, 83, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 67344, 0, 17;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 7, 0, 17;
    %ix/load 4, 85, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65554, 0, 17;
    %ix/load 4, 86, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 7, 0, 17;
    %ix/load 4, 87, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 69655, 0, 17;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 3, 0, 17;
    %ix/load 4, 89, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 69656, 0, 17;
    %ix/load 4, 90, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 54, 0, 17;
    %ix/load 4, 91, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65711, 0, 17;
    %ix/load 4, 92, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 55, 0, 17;
    %ix/load 4, 93, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 94, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 56, 0, 17;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 57, 0, 17;
    %ix/load 4, 97, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 98, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 32, 0, 17;
    %ix/load 4, 99, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 33, 0, 17;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %pushi/vec4 34, 0, 17;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a83d740, 4, 0;
    %end;
    .thread T_11;
    .scope S_0x55fe2a83d1f0;
T_12 ;
    %wait E_0x55fe2a83d540;
    %load/vec4 v0x55fe2a83e020_0;
    %pad/u 32;
    %cmpi/u 11, 0, 32;
    %jmp/0xz  T_12.0, 5;
    %load/vec4 v0x55fe2a83e020_0;
    %pad/u 7;
    %assign/vec4 v0x55fe2a83df40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe2a83d680_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 250011, 0, 32;
    %load/vec4 v0x55fe2a83e020_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55fe2a83e020_0;
    %pad/u 32;
    %cmpi/u 250021, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x55fe2a83e020_0;
    %pad/u 32;
    %subi 250000, 0, 32;
    %pad/u 7;
    %assign/vec4 v0x55fe2a83df40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe2a83d680_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 375021, 0, 32;
    %load/vec4 v0x55fe2a83e020_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55fe2a83e020_0;
    %pad/u 32;
    %cmpi/u 375023, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x55fe2a83e020_0;
    %pad/u 32;
    %subi 375000, 0, 32;
    %pad/u 7;
    %assign/vec4 v0x55fe2a83df40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe2a83d680_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %pushi/vec4 687523, 0, 32;
    %load/vec4 v0x55fe2a83e020_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55fe2a83e020_0;
    %pad/u 32;
    %cmpi/u 687587, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x55fe2a83e020_0;
    %pad/u 32;
    %subi 687500, 0, 32;
    %pad/u 7;
    %assign/vec4 v0x55fe2a83df40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe2a83d680_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %pushi/vec4 1000087, 0, 32;
    %load/vec4 v0x55fe2a83e020_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_12.8, 5;
    %load/vec4 v0x55fe2a83e020_0;
    %pad/u 32;
    %subi 1000000, 0, 32;
    %pad/u 7;
    %assign/vec4 v0x55fe2a83df40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe2a83d680_0, 0;
    %jmp T_12.9;
T_12.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe2a83d680_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55fe2a83df40_0, 0;
T_12.9 ;
T_12.7 ;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55fe2a83c700;
T_13 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x55fe2a83ceb0_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe2a83cfa0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x55fe2a83c700;
T_14 ;
    %wait E_0x55fe2a83cc90;
    %load/vec4 v0x55fe2a83d060_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x55fe2a83ceb0_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe2a83cfa0_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55fe2a83cfa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x55fe2a83ceb0_0, 0, 25;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe2a83cfa0_0, 0, 1;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55fe2a83ceb0_0;
    %pad/u 65;
    %cmpi/e 1000104, 0, 65;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 1000104, 0, 25;
    %store/vec4 v0x55fe2a83ceb0_0, 0, 25;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x55fe2a83ceb0_0;
    %addi 1, 0, 25;
    %store/vec4 v0x55fe2a83ceb0_0, 0, 25;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55fe2a83e520;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe2a83f070_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55fe2a83ed80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe2a83ef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe2a83f110_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x55fe2a83e520;
T_16 ;
    %wait E_0x55fe2a83e7a0;
    %load/vec4 v0x55fe2a83ed80_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe2a83ef40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe2a83f070_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55fe2a83ed80_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe2a83ef40_0, 0;
    %load/vec4 v0x55fe2a83f110_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_16.5, 8;
T_16.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_16.5, 8;
 ; End of false expr.
    %blend;
T_16.5;
    %pad/s 1;
    %assign/vec4 v0x55fe2a83f070_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x55fe2a83ed80_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe2a83f110_0, 0;
T_16.6 ;
T_16.3 ;
T_16.1 ;
    %load/vec4 v0x55fe2a83ed80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55fe2a83ed80_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55fe2a836e90;
T_17 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55fe2a837bc0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fe2a837210_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x55fe2a836e90;
T_18 ;
    %wait E_0x55fe2a8371b0;
    %load/vec4 v0x55fe2a837bc0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe2a837540_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55fe2a837bc0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe2a837540_0, 0;
T_18.2 ;
T_18.1 ;
    %load/vec4 v0x55fe2a837bc0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55fe2a837bc0_0, 0, 5;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55fe2a836e90;
T_19 ;
    %wait E_0x55fe2a837150;
    %load/vec4 v0x55fe2a837630_0;
    %assign/vec4 v0x55fe2a837210_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55fe2a7f9420;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe2a841540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe2a843860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe2a843de0_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55fe2a8436a0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55fe2a8436a0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe2a843440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe2a843500_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fe2a843920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fe2a843ea0_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55fe2a8435c0_0, 0, 10;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55fe2a843780_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55fe2a843b40_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe2a843a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe2a8439e0_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55fe2a843d00_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55fe2a8440c0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe2a843a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe2a8439e0_0, 0, 1;
    %pushi/vec4 40, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a843380, 4, 0;
    %pushi/vec4 2902, 0, 24;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a843380, 4, 0;
    %pushi/vec4 2904, 0, 24;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a843380, 4, 0;
    %pushi/vec4 7040, 0, 24;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a843380, 4, 0;
    %pushi/vec4 7042, 0, 24;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a843380, 4, 0;
    %pushi/vec4 9408, 0, 24;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a843380, 4, 0;
    %pushi/vec4 9410, 0, 24;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a843380, 4, 0;
    %pushi/vec4 10300, 0, 24;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a843380, 4, 0;
    %pushi/vec4 10302, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a843380, 4, 0;
    %pushi/vec4 68636, 0, 24;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a843380, 4, 0;
    %pushi/vec4 3102, 0, 24;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a843380, 4, 0;
    %pushi/vec4 183006, 0, 24;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a843380, 4, 0;
    %pushi/vec4 183008, 0, 24;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a843380, 4, 0;
    %pushi/vec4 265372, 0, 24;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a843380, 4, 0;
    %vpi_call 3 120 "$readmemh", "VideoData.mem", v0x55fe2a842980 {0 0 0};
    %vpi_call 3 121 "$readmemb", "InitialPosition.mem", v0x55fe2a8428e0 {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55fe2a842270_0, 0, 4;
    %pushi/vec4 20, 0, 24;
    %store/vec4 v0x55fe2a8417f0_0, 0, 24;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fe2a842cc0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fe2a842e80_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fe2a842da0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fe2a842f60_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55fe2a842c00_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe2a842ac0_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55fe2a841680_0, 0, 10;
    %pushi/vec4 1, 0, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a840dc0, 4, 0;
    %pushi/vec4 2, 0, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a840dc0, 4, 0;
    %pushi/vec4 3, 0, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a840dc0, 4, 0;
    %pushi/vec4 4, 0, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a840dc0, 4, 0;
    %pushi/vec4 5, 0, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a840dc0, 4, 0;
    %pushi/vec4 6, 0, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a840dc0, 4, 0;
    %pushi/vec4 7, 0, 5;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a840dc0, 4, 0;
    %pushi/vec4 8, 0, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a840dc0, 4, 0;
    %pushi/vec4 9, 0, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a840dc0, 4, 0;
    %pushi/vec4 10, 0, 5;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a840dc0, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a840dc0, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a840dc0, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe2a840dc0, 4, 0;
    %end;
    .thread T_20;
    .scope S_0x55fe2a7f9420;
T_21 ;
    %wait E_0x55fe2a839eb0;
    %load/vec4 v0x55fe2a841680_0;
    %pad/u 32;
    %cmpi/u 512, 0, 32;
    %jmp/0xz  T_21.0, 5;
    %load/vec4 v0x55fe2a8436a0_0;
    %assign/vec4 v0x55fe2a8417f0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55fe2a841680_0;
    %pad/u 32;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz  T_21.2, 5;
    %load/vec4 v0x55fe2a843c20_0;
    %assign/vec4 v0x55fe2a8417f0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55fe2a7f9420;
T_22 ;
    %wait E_0x55fe2a81d4c0;
    %load/vec4 v0x55fe2a843500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe2a841540_0, 0, 1;
T_22.0 ;
    %load/vec4 v0x55fe2a841720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x55fe2a841540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x55fe2a841680_0;
    %pad/u 32;
    %cmpi/u 512, 0, 32;
    %jmp/0xz  T_22.6, 5;
    %load/vec4 v0x55fe2a8418c0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x55fe2a841680_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %sub;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x55fe2a843440_0;
    %load/vec4 v0x55fe2a841680_0;
    %parti/s 7, 2, 3;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x55fe2a843120, 4, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x55fe2a841680_0;
    %pad/u 32;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz  T_22.8, 5;
    %load/vec4 v0x55fe2a8418c0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x55fe2a841680_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %sub;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x55fe2a843440_0;
    %load/vec4 v0x55fe2a841680_0;
    %parti/s 7, 2, 3;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x55fe2a8432c0, 4, 0;
T_22.8 ;
T_22.7 ;
T_22.4 ;
    %load/vec4 v0x55fe2a841680_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55fe2a841680_0, 0;
T_22.2 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55fe2a7f9420;
T_23 ;
    %wait E_0x55fe2a839eb0;
    %load/vec4 v0x55fe2a843040_0;
    %parti/s 3, 0, 2;
    %pad/u 35;
    %muli 2, 0, 35;
    %ix/vec4 4;
    %load/vec4a v0x55fe2a843380, 4;
    %assign/vec4 v0x55fe2a843780_0, 0;
    %load/vec4 v0x55fe2a843040_0;
    %parti/s 3, 0, 2;
    %pad/u 36;
    %muli 2, 0, 36;
    %subi 1, 0, 36;
    %ix/vec4 4;
    %load/vec4a v0x55fe2a843380, 4;
    %assign/vec4 v0x55fe2a843b40_0, 0;
    %load/vec4 v0x55fe2a843040_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x55fe2a843a80_0, 0;
    %load/vec4 v0x55fe2a843040_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x55fe2a8439e0_0, 0;
    %load/vec4 v0x55fe2a8431e0_0;
    %parti/s 3, 0, 2;
    %pad/u 35;
    %muli 2, 0, 35;
    %ix/vec4 4;
    %load/vec4a v0x55fe2a843380, 4;
    %assign/vec4 v0x55fe2a843d00_0, 0;
    %load/vec4 v0x55fe2a8431e0_0;
    %parti/s 3, 0, 2;
    %pad/u 36;
    %muli 2, 0, 36;
    %subi 1, 0, 36;
    %ix/vec4 4;
    %load/vec4a v0x55fe2a843380, 4;
    %assign/vec4 v0x55fe2a8440c0_0, 0;
    %load/vec4 v0x55fe2a8431e0_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x55fe2a844000_0, 0;
    %load/vec4 v0x55fe2a8431e0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x55fe2a843f60_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55fe2a7f9420;
T_24 ;
    %wait E_0x55fe2a81d260;
    %load/vec4 v0x55fe2a8435c0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x55fe2a8435c0_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x55fe2a8435c0_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_24.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe2a843440_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x55fe2a8435c0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe2a843440_0, 0;
T_24.4 ;
T_24.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe2a843500_0, 0;
    %load/vec4 v0x55fe2a8435c0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55fe2a8435c0_0, 0;
    %load/vec4 v0x55fe2a843a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0x55fe2a8436a0_0;
    %load/vec4 v0x55fe2a843b40_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55fe2a843780_0;
    %load/vec4 v0x55fe2a8436a0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %load/vec4 v0x55fe2a8436a0_0;
    %load/vec4 v0x55fe2a843b40_0;
    %cmp/e;
    %jmp/0xz  T_24.10, 4;
    %load/vec4 v0x55fe2a8439e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.12, 8;
    %load/vec4 v0x55fe2a843780_0;
    %assign/vec4 v0x55fe2a8436a0_0, 0;
    %jmp T_24.13;
T_24.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe2a843860_0, 0;
T_24.13 ;
    %jmp T_24.11;
T_24.10 ;
    %load/vec4 v0x55fe2a8436a0_0;
    %addi 2, 0, 24;
    %assign/vec4 v0x55fe2a8436a0_0, 0;
T_24.11 ;
    %jmp T_24.9;
T_24.8 ;
    %load/vec4 v0x55fe2a843780_0;
    %assign/vec4 v0x55fe2a8436a0_0, 0;
T_24.9 ;
    %jmp T_24.7;
T_24.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe2a843860_0, 0;
    %load/vec4 v0x55fe2a843780_0;
    %assign/vec4 v0x55fe2a8436a0_0, 0;
T_24.7 ;
    %load/vec4 v0x55fe2a844000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.14, 8;
    %load/vec4 v0x55fe2a843c20_0;
    %load/vec4 v0x55fe2a8440c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55fe2a843d00_0;
    %load/vec4 v0x55fe2a843c20_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.16, 8;
    %load/vec4 v0x55fe2a843c20_0;
    %load/vec4 v0x55fe2a8440c0_0;
    %cmp/e;
    %jmp/0xz  T_24.18, 4;
    %load/vec4 v0x55fe2a843f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.20, 8;
    %load/vec4 v0x55fe2a843d00_0;
    %assign/vec4 v0x55fe2a843c20_0, 0;
    %jmp T_24.21;
T_24.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe2a843de0_0, 0;
T_24.21 ;
    %jmp T_24.19;
T_24.18 ;
    %load/vec4 v0x55fe2a843c20_0;
    %addi 2, 0, 24;
    %assign/vec4 v0x55fe2a843c20_0, 0;
T_24.19 ;
    %jmp T_24.17;
T_24.16 ;
    %load/vec4 v0x55fe2a843d00_0;
    %assign/vec4 v0x55fe2a843c20_0, 0;
T_24.17 ;
    %jmp T_24.15;
T_24.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe2a843de0_0, 0;
    %load/vec4 v0x55fe2a843d00_0;
    %assign/vec4 v0x55fe2a843c20_0, 0;
T_24.15 ;
    %load/vec4 v0x55fe2a8435c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x55fe2a8435c0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_24.22, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe2a843500_0, 0;
T_24.22 ;
    %load/vec4 v0x55fe2a8435c0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55fe2a8435c0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe2a843500_0, 0;
    %load/vec4 v0x55fe2a8435c0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55fe2a8435c0_0, 0;
T_24.1 ;
    %load/vec4 v0x55fe2a843a80_0;
    %load/vec4 v0x55fe2a843860_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.24, 8;
    %ix/getv 4, v0x55fe2a8435c0_0;
    %load/vec4a v0x55fe2a843120, 4;
    %assign/vec4 v0x55fe2a843920_0, 0;
    %jmp T_24.25;
T_24.24 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fe2a843920_0, 0;
T_24.25 ;
    %load/vec4 v0x55fe2a844000_0;
    %load/vec4 v0x55fe2a843de0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.26, 8;
    %ix/getv 4, v0x55fe2a8435c0_0;
    %load/vec4a v0x55fe2a8432c0, 4;
    %assign/vec4 v0x55fe2a843ea0_0, 0;
    %jmp T_24.27;
T_24.26 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fe2a843ea0_0, 0;
T_24.27 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55fe2a7f9420;
T_25 ;
    %wait E_0x55fe2a7221d0;
    %load/vec4 v0x55fe2a842a20_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0x55fe2a842980, 4;
    %assign/vec4 v0x55fe2a842270_0, 0;
    %load/vec4 v0x55fe2a842ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x55fe2a842cc0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55fe2a840dc0, 4;
    %pad/u 4;
    %assign/vec4 v0x55fe2a842cc0_0, 0;
    %load/vec4 v0x55fe2a842da0_0;
    %pad/u 32;
    %cmpi/u 219, 0, 32;
    %jmp/0xz  T_25.2, 5;
    %load/vec4 v0x55fe2a842da0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55fe2a842da0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fe2a842da0_0, 0;
    %load/vec4 v0x55fe2a842e80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55fe2a840dc0, 4;
    %pad/u 4;
    %assign/vec4 v0x55fe2a842e80_0, 0;
    %load/vec4 v0x55fe2a842f60_0;
    %pad/u 32;
    %cmpi/u 175, 0, 32;
    %jmp/0xz  T_25.4, 5;
    %load/vec4 v0x55fe2a842f60_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55fe2a842f60_0, 0;
    %jmp T_25.5;
T_25.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fe2a842f60_0, 0;
T_25.5 ;
T_25.3 ;
    %load/vec4 v0x55fe2a842cc0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_25.6, 4;
    %load/vec4 v0x55fe2a842e80_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_25.8, 4;
    %load/vec4 v0x55fe2a842c00_0;
    %pad/u 32;
    %cmpi/u 319, 0, 32;
    %jmp/0xz  T_25.10, 5;
    %load/vec4 v0x55fe2a842c00_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55fe2a842c00_0, 0;
    %jmp T_25.11;
T_25.10 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55fe2a842c00_0, 0;
T_25.11 ;
    %jmp T_25.9;
T_25.8 ;
    %load/vec4 v0x55fe2a842da0_0;
    %pad/u 32;
    %cmpi/u 219, 0, 32;
    %jmp/0xz  T_25.12, 5;
    %load/vec4 v0x55fe2a842c00_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55fe2a842c00_0, 0;
    %jmp T_25.13;
T_25.12 ;
    %load/vec4 v0x55fe2a842c00_0;
    %subi 19, 0, 9;
    %assign/vec4 v0x55fe2a842c00_0, 0;
T_25.13 ;
T_25.9 ;
T_25.6 ;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe2a842ac0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55fe2a7f9420;
T_26 ;
    %wait E_0x55fe2a839eb0;
    %load/vec4 v0x55fe2a842840_0;
    %parti/s 5, 0, 2;
    %load/vec4 v0x55fe2a842840_0;
    %parti/s 9, 5, 4;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fe2a8428e0, 0, 4;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55fe2a7bdda0;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe2a845150_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x55fe2a7bdda0;
T_28 ;
    %load/vec4 v0x55fe2a845150_0;
    %inv;
    %store/vec4 v0x55fe2a845210_0, 0, 1;
    %pushi/vec4 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55fe2a845210_0;
    %store/vec4 v0x55fe2a845150_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55fe2a7bdda0;
T_29 ;
    %fork t_1, S_0x55fe2a806160;
    %jmp t_0;
    .scope S_0x55fe2a806160;
t_1 ;
    %vpi_call 2 27 "$dumpfile", "SoC.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb11111111111111111111111111111111, S_0x55fe2a7f9420 {0 0 0};
    %delay 3408248832, 558;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .scope S_0x55fe2a7bdda0;
t_0 %join;
    %end;
    .thread T_29;
    .scope S_0x55fe2a8458b0;
T_30 ;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x55fe2a845ef0_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe2a845e30_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x55fe2a8458b0;
T_31 ;
    %wait E_0x55fe2a845cd0;
    %load/vec4 v0x55fe2a845ef0_0;
    %pad/u 32;
    %cmpi/u 1000000, 0, 32;
    %jmp/0xz  T_31.0, 5;
    %load/vec4 v0x55fe2a845ef0_0;
    %addi 1, 0, 21;
    %assign/vec4 v0x55fe2a845ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe2a845e30_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x55fe2a845ef0_0;
    %pad/u 32;
    %cmpi/u 2000000, 0, 32;
    %jmp/0xz  T_31.2, 5;
    %load/vec4 v0x55fe2a845ef0_0;
    %addi 1, 0, 21;
    %assign/vec4 v0x55fe2a845ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe2a845e30_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x55fe2a845ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe2a845e30_0, 0;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55fe2a7ff6b0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe2a846450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe2a8464f0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x55fe2a7ff6b0;
T_33 ;
    %wait E_0x55fe2a845850;
    %load/vec4 v0x55fe2a8464f0_0;
    %store/vec4 v0x55fe2a846450_0, 0, 1;
    %load/vec4 v0x55fe2a846040_0;
    %store/vec4 v0x55fe2a8464f0_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0x55fe2a7c91a0;
T_34 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x55fe2a846810_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe2a846750_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x55fe2a7c91a0;
T_35 ;
    %wait E_0x55fe2a846610;
    %load/vec4 v0x55fe2a846810_0;
    %pad/u 32;
    %cmpi/e 99, 0, 32;
    %jmp/0xz  T_35.0, 4;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x55fe2a846810_0, 0, 20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe2a846750_0, 0, 1;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x55fe2a846810_0;
    %pad/u 32;
    %cmpi/e 50, 0, 32;
    %jmp/0xz  T_35.2, 4;
    %load/vec4 v0x55fe2a846810_0;
    %addi 1, 0, 20;
    %store/vec4 v0x55fe2a846810_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe2a846750_0, 0, 1;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x55fe2a846810_0;
    %addi 1, 0, 20;
    %store/vec4 v0x55fe2a846810_0, 0, 20;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55fe2a7c8eb0;
T_36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fe2a846aa0_0, 0, 32;
    %end;
    .thread T_36;
    .scope S_0x55fe2a7c8eb0;
T_37 ;
    %wait E_0x55fe2a846960;
    %load/vec4 v0x55fe2a846aa0_0;
    %cmpi/u 100000, 0, 32;
    %jmp/0xz  T_37.0, 5;
    %pushi/vec4 536842239, 0, 32;
    %store/vec4 v0x55fe2a846b80_0, 0, 32;
    %load/vec4 v0x55fe2a846aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fe2a846aa0_0, 0, 32;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x55fe2a846aa0_0;
    %cmpi/u 200000, 0, 32;
    %jmp/0xz  T_37.2, 5;
    %pushi/vec4 2415861759, 0, 32;
    %store/vec4 v0x55fe2a846b80_0, 0, 32;
    %load/vec4 v0x55fe2a846aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fe2a846aa0_0, 0, 32;
    %jmp T_37.3;
T_37.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fe2a846aa0_0, 0, 32;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "Hardware/Peripheral_AudVid/AudVid_TB.v";
    "Hardware/Peripheral_AudVid/AudVid.v";
    "Hardware/utilities/StereoSignedAdder.v";
    "Hardware/utilities/simulationResources/AudVid_ClockManager.v";
    "Hardware/Peripheral_AudVid/ColorDecoder.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_I2S/I2S.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_SD_SPI/SD_SPI.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_SD_SPI/FullSPI.v";
    "Hardware/utilities/FrequencyGenerator.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_TFT_SPI/TFT_SPI.v";
    "Hardware/utilities/Counter.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_TFT_SPI/InitializationRegister.v";
    "Hardware/utilities/simulationResources/BUF.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_TFT_SPI/SPI.v";
    "Hardware/utilities/simulationResources/BUFG.v";
    "Hardware/utilities/simulationResources/BUFGCE.v";
    "Hardware/utilities/ButtonDebouncer.v";
    "Hardware/utilities/FrequencyDivider.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_I2S/SquareGenerator.v";
