Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 277d48d2d10a4b1686e81e388ad77e5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_TwiddleX_func_impl xil_defaultlib.TB_TwiddleX -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture structure of entity xil_defaultlib.adder_exact [adder_exact_default]
Compiling architecture structure of entity xil_defaultlib.mult_exact [mult_exact_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000111111110001...]
Compiling architecture structure of entity xil_defaultlib.mult_exact_0 [mult_exact_0_default]
Compiling architecture structure of entity xil_defaultlib.mult_exact_1 [mult_exact_1_default]
Compiling architecture structure of entity xil_defaultlib.mult_exact_2 [mult_exact_2_default]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.sub_exact [sub_exact_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture structure of entity xil_defaultlib.TwiddleX [twiddlex_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_twiddlex
Built simulation snapshot TB_TwiddleX_func_impl
