*$
* OPA521
*************************************************************************************************
* (C) Copyright 2019 Texas Instruments Incorporated. All rights reserved.                                            
*************************************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensor's and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*************************************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*************************************************************************************************
*
** Released by: Online Design Tools, Texas Instruments Inc.
* Part: OPA521
* Date: 07FEB2019
* Model Type: Generic (suitable for all analysis types)
* EVM Order Number: N/A 
* EVM Users Guide:  N/A 
* Datasheet: SBOS872A -MAY 2018-REVISED JUNE 2018
* Created with Green-Williams-Lis Op Amp Macro-model Architecture
*
* Model Version: Final 1.1
*
*****************************************************************************
*
* Updates:
*
* Final 1.1
* Updated with unique subckt name and edits in claw block
*
*
* Final 1.0 
* Release to Web.
*
****************************************************************************
* Model Usage Notes:
* 1. The following parameters are modeled: 
* 		OPEN-LOOP GAIN AND PHASE VS. FREQUENCY  WITH RL, CL EFFECTS (Aol)
* 		UNITY GAIN BANDWIDTH (GBW)
* 		INPUT COMMON-MODE REJECTION RATIO VS. FREQUENCY (CMRR)
* 		POWER SUPPLY REJECTION RATIO VS. FREQUENCY (PSRR)
* 		DIFFERENTIAL INPUT IMPEDANCE (Zid)
* 		COMMON-MODE INPUT IMPEDANCE (Zic)
* 		OPEN-LOOP OUTPUT IMPEDANCE VS. FREQUENCY (Zo)
* 		OUTPUT CURRENT THROUGH THE SUPPLY (Iout)
* 		INPUT VOLTAGE NOISE DENSITY VS. FREQUENCY (en)
* 		INPUT CURRENT NOISE DENSITY VS. FREQUENCY (in)
* 		OUTPUT VOLTAGE SWING vs. OUTPUT CURRENT (Vo)
* 		SHORT-CIRCUIT OUTPUT CURRENT (Isc)
* 		QUIESCENT CURRENT (Iq)
* 		SETTLING TIME VS. CAPACITIVE LOAD (ts)
* 		SLEW RATE (SR)
* 		SMALL SIGNAL OVERSHOOT VS. CAPACITIVE LOAD
* 		LARGE SIGNAL RESPONSE
* 		OVERLOAD RECOVERY TIME (tor)
* 		INPUT BIAS CURRENT (Ib)
* 		INPUT OFFSET CURRENT (Ios)
* 		INPUT OFFSET VOLTAGE (Vos)
* 		INPUT COMMON-MODE VOLTAGE RANGE (Vcm)
* 		INPUT OFFSET VOLTAGE VS. INPUT COMMON-MODE VOLTAGE (Vos vs. Vcm)
* 		INPUT/OUTPUT ESD_INA333 CELLS (ESD_INA333in, ESD_INA333out)
* 2. Model represent the device operating at room temperature only. No temperature dependency is modeled
******************************************************
.subckt OPA521 IN+ IN- VCC VEE OUT GAIN_SET
******************************************************
* MODEL DEFINITIONS:
.model BB_SW VSWITCH(Ron=50 Roff=1e12 Von=700e-3 Voff=650e-3)
.model ESD_SW VSWITCH(Ron=50 Roff=1e12 Von=500e-3 Voff=450e-3)
.model OL_SW VSWITCH(Ron=1e-3 Roff=1e9 Von=900e-3 Voff=800e-3)
.model OR_SW VSWITCH(Ron=10e-3 Roff=1e9 Von=10e-3 Voff=0)
.model R_NOISELESS RES(T_ABS=-273.15)
******************************************************
V_OS N030 N036 100e-6
R1 N033 N031 R_NOISELESS 1e-3 
R2 N042 ESDn R_NOISELESS 1e-3 
R3 N056 0 R_NOISELESS 1e9 
C1 N056 0 1
R4 VCC_B N055 R_NOISELESS 1e-3 
C2 N055 0 1e-15
C3 N057 0 1e-15
R5 N057 VEE_B R_NOISELESS 1e-3 
G1 N033 N034 N005 N004 1e-3
R6 MID N040 R_NOISELESS 1e9 
VCM_MIN N041 VEE_B 0.4
R7 N041 MID R_NOISELESS 1e9 
VCM_MAX N040 VCC_B -0.4
XVCM_CLAMP N034 MID N037 MID N040 N041 VCCS_EXT_LIM_CLAMP_AMP_HI_OPA521 
R8 N037 MID R_NOISELESS 1 
C4 N038 MID 1e-15
R9 N037 N038 R_NOISELESS 1e-3 
V4 N053 OUT 0
R10 MID N043 R_NOISELESS 1e9 
R11 MID N044 R_NOISELESS 1e9 
XIQp VIMON MID VCC MID VCCS_LIM_IQ_CLAMP_AMP_HI_OPA521 
XIQn MID VIMON MID VEE VCCS_LIM_IQ_CLAMP_AMP_HI_OPA521 
R12 VCC_B N009 R_NOISELESS 1e3 
R13 N022 VEE_B R_NOISELESS 1e3 
XCLAWp VIMON MID N009 VCC_B VCCS_LIM_CLAWp_CLAMP_AMP_HI_OPA521 
XCLAWn MID VIMON VEE_B N022 VCCS_LIM_CLAWn_CLAMP_AMP_HI_OPA521 
R14 VEE_CLP MID R_NOISELESS 1e3 
R15 MID VCC_CLP R_NOISELESS 1e3 
R16 N010 N009 R_NOISELESS 1e-3 
R17 N023 N022 R_NOISELESS 1e-3 
C5 MID N010 1e-15
C6 N023 MID 1e-15
R18 VOUT_S N044 R_NOISELESS 100 
C7 VOUT_S MID 1e-12
G2 MID VCC_CLP N010 MID 1e-3
G3 MID VEE_CLP N023 MID 1e-3
XCL_AMP N007 N032 VIMON MID N013 N020 CLAMP_AMP_LO_CLAMP_AMP_HI_OPA521 
V_ISCp N007 MID 2000
V_ISCn N032 MID -2000
XOL_SENSE_CLAMP_AMP_HI_OPA521  MID N060 N059 N062 OL_SENSE_CLAMP_AMP_HI_OPA521 
R19 N032 MID R_NOISELESS 1e9 
R20 N020 MID R_NOISELESS 1 
C8 N021 MID 1e-15
R21 MID N013 R_NOISELESS 1 
R22 MID N007 R_NOISELESS 1e9 
C9 MID N014 1e-15
XCLAW_AMP VCC_CLP VEE_CLP VOUT_S MID N011 N018 CLAMP_AMP_LO_CLAMP_AMP_HI_OPA521 
R23 VEE_CLP MID R_NOISELESS 1e9 
R24 N018 MID R_NOISELESS 1 
C10 N019 MID 1e-15
R25 MID N011 R_NOISELESS 1 
R26 MID VCC_CLP R_NOISELESS 1e9 
C11 MID N012 1e-15
XCL_SRC N014 N021 CL_CLAMP MID VCCS_LIM_4_CLAMP_AMP_HI_OPA521 
XCLAW_SRC N012 N019 CLAW_CLAMP MID VCCS_LIM_3_CLAMP_AMP_HI_OPA521 
R27 N011 N012 R_NOISELESS 1e-3 
R28 N019 N018 R_NOISELESS 1e-3 
R29 N013 N014 R_NOISELESS 1e-3 
R30 N021 N020 R_NOISELESS 1e-3 
R31 N060 MID R_NOISELESS 1 
R32 N060 SW_OL R_NOISELESS 100 
C12 SW_OL MID 1e-12
R33 VIMON N043 R_NOISELESS 100 
C13 VIMON MID 1e-12
C_DIFF ESDp ESDn 10e-12
C_CMn ESDn MID 7e-12
C_CMp MID ESDp 7e-12
I_Q VCC VEE 78e-3
I_B N036 MID 1e-9
I_OS ESDn MID 1e-15
R34 IN+ ESDp R_NOISELESS 10e-3 
R35 GAIN_SET ESDn R_NOISELESS 10e-3 
R36 N028 MID R_NOISELESS 1 
R37 N035 MID R_NOISELESS 1e9 
R38 MID N016 R_NOISELESS 1 
R39 MID N008 R_NOISELESS 1e9 
XGR_AMP N008 N035 N015 MID N016 N028 CLAMP_AMP_HI_OPA521 
XGR_SRC N017 N029 CLAMP MID VCCS_LIM_GR_CLAMP_AMP_HI_OPA521 
C17 MID N017 1e-15
C18 N029 MID 1e-15
V_GRn N035 MID -2005
V_GRp N008 MID 2005
R40 N016 N017 R_NOISELESS 1e-3 
R41 N029 N028 R_NOISELESS 1e-3 
R42 VSENSE N015 R_NOISELESS 1e-3 
C19 MID N015 1e-15
R43 MID VSENSE R_NOISELESS 1e3 
G5 N030 N031 N002 MID 1e-3
G8 MID CLAW_CLAMP N045 MID 1e-3
R45 MID CLAW_CLAMP R_NOISELESS 1e3 
G9 MID CL_CLAMP CLAW_CLAMP MID 1e-3
R46 MID CL_CLAMP R_NOISELESS 1e3 
R47 N054 VCLP R_NOISELESS 100 
C24 MID VCLP 1e-12
E4 N054 MID CL_CLAMP MID 1
E5 N044 MID OUT MID 1
H1 N043 MID V4 1e3
S1 N047 N046 SW_OL MID OL_SW
R52 MID ESDp R_NOISELESS 1T 
R53 ESDn MID R_NOISELESS 1T 
R58 N031 N030 R_NOISELESS 1e3 
R59 N055 N056 R_NOISELESS 1e6 
R60 N056 N057 R_NOISELESS 1e6 
R67 N034 N033 R_NOISELESS 1e3 
G15 MID VSENSE CLAMP MID 1e-3
V_ORp N027 VCLP 75
V_ORn N024 VCLP -75
V11 N025 OR- 0
V12 N026 OR+ 0
H2 N058 MID V11 -1
H3 N061 MID V12 1
S2 VCC ESDn ESDn VCC ESD_SW
S3 VCC ESDp ESDp VCC ESD_SW
S4 ESDn VEE VEE ESDn ESD_SW
S5 ESDp VEE VEE ESDp ESD_SW
S6 VCC OUT OUT VCC ESD_SW
S7 OUT VEE VEE OUT ESD_SW
E1 MID 0 N056 0 1
G16 0 VCC_B VCC 0 1
G17 0 VEE_B VEE 0 1
R88 VCC_B 0 R_NOISELESS 1 
R89 VEE_B 0 R_NOISELESS 1 
S8 N026 CLAMP CLAMP N026 OR_SW
S9 CLAMP N025 N025 CLAMP OR_SW
Xe_n ESDp N036 VNSE_CLAMP_AMP_HI_OPA521 
Xi_nn ESDn MID FEMT_CLAMP_AMP_HI_OPA521 
Xi_np N036 MID FEMT_CLAMP_AMP_HI_OPA521 
XVCCS_LIMIT_1 N038 N042 MID N039 VCCS_LIM_1_CLAMP_AMP_HI_OPA521 
XVCCS_LIMIT_2 N039 MID MID CLAMP VCCS_LIM_2_CLAMP_AMP_HI_OPA521 
R44 N039 MID R_NOISELESS 1e6 
R68 CLAMP MID R_NOISELESS 1e6 
C20 CLAMP MID 1.60438e-4
G7 MID N045 VSENSE MID 1e-6
R69 N045 MID R_NOISELESS 1e6 
C25 N045 MID 2.86766e-15
R72 N059 N058 R_NOISELESS 100
R75 N061 N062 R_NOISELESS 100
C27 N059 MID 1e-12
C28 N062 MID 1e-12
XVCCS_LIM_ZO_CLAMP_AMP_HI_OPA521  N051 MID MID N052 VCCS_LIM_ZO_CLAMP_AMP_HI_OPA521 
S10 ESDp ESDn ESDn ESDp BB_SW
S11 ESDn ESDp ESDp ESDn BB_SW
Rx N053 N052 R_NOISELESS 1e5
Rdummy N053 MID R_NOISELESS 1e4
G19 MID N046 CL_CLAMP N053 90.0901
Rdc2 N046 MID R_NOISELESS 1
R50 N046 N047 R_NOISELESS 1e8
R78 N047 MID R_NOISELESS 1.80995e6
G20 MID N048 N047 MID 56.25
C22 N047 N046 9.94718e-7
R79 N048 MID R_NOISELESS 1
R80 N048 N049 R_NOISELESS 1e4
R81 N049 MID R_NOISELESS 15862.1
G21 MID N050 N049 MID 1.63043
C30 N049 N048 3.45989e-13
R82 N050 MID R_NOISELESS 1
R83 N050 N051 R_NOISELESS 1e4
R84 N051 MID R_NOISELESS 236.22
C31 N051 N050 5.30516e-14
R85 N052 MID R_NOISELESS 1
C21 N002 N001 7.23432e-10
R61 N002 MID R_NOISELESS 0.88
R62 N002 N001 R_NOISELESS 1e8
G4 MID N001 ESDp MID 2.02077
Rsrc3 N001 MID R_NOISELESS 1
C14 N005 N006 3.06e-10
R48 N005 MID R_NOISELESS 173.334
R49 N005 N006 R_NOISELESS 1e8
G6 MID N006 VCC_B MID 0.05769
Rsrc1 N006 MID R_NOISELESS 1
C15 N004 N003 3e-10
R54 N004 MID R_NOISELESS 441.669
R55 N004 N003 R_NOISELESS 1e8
G12 MID N003 VEE_B MID 0.16029
Rsrc2 N003 MID R_NOISELESS 1
RF1 GAIN_SET IN- R_NOISELESS 18e3
RF2 OUT GAIN_SET R_NOISELESS 126e3
C16 OUT GAIN_SET 350e-15
E2 OR- MID N024 MID 1
E3 OR+ MID N027 MID 1
.ends OPA521
*
.subckt CLAMP_AMP_HI_OPA521  VC+ VC- VIN COM VO+ VO-
.param G=10
GVo+ COM Vo+ Value = {IF(V(VIN,COM)>V(VC+,COM),((V(VIN,COM)-V(VC+,COM))*G),0)}
GVo- COM Vo- Value = {IF(V(VIN,COM)<V(VC-,COM),((V(VC-,COM)-V(VIN,COM))*G),0)}
.ends CLAMP_AMP_HI_OPA521 
*
.subckt OL_SENSE_CLAMP_AMP_HI_OPA521  1   2  3  4
GSW+ 1 2 Value = {IF((V(3,1)>10e-3 | V(4,1)>10e-3),1,0)}
.ends OL_SENSE_CLAMP_AMP_HI_OPA521 
*
.subckt FEMT_CLAMP_AMP_HI_OPA521  1 2
.param FLWF=1e-3
.param GLFF=19.8911
.param RNVF=2.00712e10
.model DVNF D KF={PWR(FLWF,0.5)/1e11} IS=1.0e-16
I1 0 7 10e-3
I2 0 8 10e-3
D1 7 0 DVNF
D2 8 0 DVNF
E1 3 6 7 8 {GLFF}
R1 3 0 1e9
R2 3 0 1e9
R3 3 6 1e9
E2 6 4 5 0 10
R4 5 0 {RNVF}
R5 5 0 {RNVF}
R6 3 4 1e9
R7 4 0 1e9
G1 1 2 3 4 1e-6
.ends FEMT_CLAMP_AMP_HI_OPA521 
*
.subckt VCCS_EXT_LIM_CLAMP_AMP_HI_OPA521  VIN+ VIN- IOUT- IOUT+ VP+ VP-
.param Gain = 1
G1 IOUT+ IOUT- VALUE={LIMIT(Gain*V(VIN+,VIN-),V(VP-,VIN-), V(VP+,VIN-))}
.ends VCCS_EXT_LIM_CLAMP_AMP_HI_OPA521 
*
.subckt VCCS_LIM_3_CLAMP_AMP_HI_OPA521  VC+ VC- IOUT+ IOUT-
.param Gain = 1
.param Ipos = 4.008
.param Ineg = -4.008
G1 IOUT+ IOUT- VALUE={LIMIT(Gain*V(VC+,VC-),Ineg,Ipos)}
.ends VCCS_LIM_3_CLAMP_AMP_HI_OPA521 
*
.subckt VCCS_LIM_4_CLAMP_AMP_HI_OPA521  VC+ VC- IOUT+ IOUT-
.param Gain = 1
.param Ipos = 8.016
.param Ineg = -8.016
G1 IOUT+ IOUT- VALUE={LIMIT(Gain*V(VC+,VC-),Ineg,Ipos)}
.ends VCCS_LIM_4_CLAMP_AMP_HI_OPA521 
*
.subckt VCCS_LIM_IQ_CLAMP_AMP_HI_OPA521  VC+ VC- IOUT+ IOUT-
.param Gain = 1e-3
G1 IOUT+ IOUT- VALUE={IF( (V(VC+,VC-)<=0),0,Gain*V(VC+,VC-) )}
.ends VCCS_LIM_IQ_CLAMP_AMP_HI_OPA521 
*
.subckt VNSE_CLAMP_AMP_HI_OPA521  1 2
.param FLW=0.1
.param GLF=4.44945
.param RNV=29.6
.model DVN D KF={PWR(FLW,0.5)/1E11} IS=1.0E-16
I1 0 7 10E-3
I2 0 8 10E-3
D1 7 0 DVN
D2 8 0 DVN
E1 3 6 7 8 {GLF}
R1 3 0 1E9
R2 3 0 1E9
R3 3 6 1E9
E2 6 4 5 0 10
R4 5 0 {RNV}
R5 5 0 {RNV}
R6 3 4 1E9
R7 4 0 1E9
E3 1 2 3 4 1
.ends VNSE_CLAMP_AMP_HI_OPA521 
*
.subckt CLAMP_AMP_LO_CLAMP_AMP_HI_OPA521  VC+ VC- VIN COM VO+ VO-
.param G=1
GVo+ COM Vo+ Value = {IF(V(VIN,COM)>V(VC+,COM),((V(VIN,COM)-V(VC+,COM))*G),0)}
GVo- COM Vo- Value = {IF(V(VIN,COM)<V(VC-,COM),((V(VC-,COM)-V(VIN,COM))*G),0)}
.ends CLAMP_AMP_LO_CLAMP_AMP_HI_OPA521 
*
.subckt VCCS_LIM_GR_CLAMP_AMP_HI_OPA521  VC+ VC- IOUT+ IOUT-
.param Gain = 1
.param Ipos = 24.07e3
.param Ineg = -24.07e3
G1 IOUT+ IOUT- VALUE={LIMIT(Gain*V(VC+,VC-),Ineg,Ipos)}
.ends VCCS_LIM_GR_CLAMP_AMP_HI_OPA521 
*
.subckt VCCS_LIM_1_CLAMP_AMP_HI_OPA521  VC+ VC- IOUT+ IOUT-
.param Gain = 1e-4
.param Ipos = .5
.param Ineg = -.5
G1 IOUT+ IOUT- VALUE={LIMIT(Gain*V(VC+,VC-),Ineg,Ipos)}
.ends VCCS_LIM_1_CLAMP_AMP_HI_OPA521 
*
.subckt VCCS_LIM_2_CLAMP_AMP_HI_OPA521  VC+ VC- IOUT+ IOUT-
.param Gain = 1234.22
.param Ipos = 12.033e3
.param Ineg = -12.033e3
G1 IOUT+ IOUT- VALUE={LIMIT(Gain*V(VC+,VC-),Ineg,Ipos)}
.ends VCCS_LIM_2_CLAMP_AMP_HI_OPA521 
*
.subckt VCCS_LIM_ZO_CLAMP_AMP_HI_OPA521  VC+ VC- IOUT+ IOUT-
.param Gain = 43.3333
.param Ipos = 4e5
.param Ineg = -4e5
G1 IOUT+ IOUT- VALUE={LIMIT(Gain*V(VC+,VC-),Ineg,Ipos)}
.ends VCCS_LIM_ZO_CLAMP_AMP_HI_OPA521 
*
.subckt VCCS_LIM_CLAWp_CLAMP_AMP_HI_OPA521  VC+ VC- IOUT+ IOUT-
G1 IOUT+ IOUT- TABLE {(V(VC+,VC-))} =
+(0, 2e-4)
+(2e3, 1.6e-3)
.ends VCCS_LIM_CLAWp_CLAMP_AMP_HI_OPA521 
*
.subckt VCCS_LIM_CLAWn_CLAMP_AMP_HI_OPA521  VC+ VC- IOUT+ IOUT-
G1 IOUT+ IOUT- TABLE {(V(VC+,VC-))} =
+(0, 2e-4)
+(2e3, 9.16e-4)
.ends VCCS_LIM_CLAWn_CLAMP_AMP_HI_OPA521 
*
