

\begin {itemize} \item [] {\bf \Large   Academic Services }  \vspace{-1.5em}
\item []  {\bf \hrulefill } \mdseries \normalsize 
    \begin {itemize}
        \item [$\bullet$] \bf {\mtf \normalsize  Guest Reviewer To  Journals and Conferences.} \mdseries
        \item [-]   {   Description:} 
        \begin {itemize}
                        \item [\textbullet] Conducted peer review of papers for possible publication in the  journals and conferences
                    \end {itemize}
            \begin {itemize}
                \item [-]   {   Journals and Conferences:} 
                    \begin {itemize}   
                        \item [\textbullet]  IEEE Transactions on Circuits and Systems  I (TCAS I)
                        \item [\textbullet] IEEE Transactions on Very Large Scale Integration (VLSI) Systems (TVLSI) 
                         \item [\textbullet] IEEE Transactions on Biomedical Circuits and Systems (TBIOCAS)
                          \item [\textbullet] Neural Computing and Applications
                           \item [\textbullet] IEEE Access
                            \item [\textbullet] Microelectronics Journal
                            \item [\textbullet] IEEE Transactions on Emerging Topics in Computational Intelligence (TETCI) 
                             \item [\textbullet] IEEE International Symposium on Circuits and Systems (ISCAS)
                    \end {itemize}
            \end {itemize} \vspace{0.3cm}
    %--------------------------------
     \item [$\bullet$] \bf {\mtf \normalsize Review Committee Members (RCM)} \mdseries
            \begin {itemize}
                \item [-]   {   Description:} 
                    \begin {itemize}
                        \item [\textbullet] Assigned reviewers to papers and follow up regarding reviews
                         \item [\textbullet] Preliminary decision on papers based on reviewer comments
                    \end {itemize}
                        \item [-]   {   Journals and Conferences:} 
                    \begin {itemize}   
                        \item [\textbullet] IEEE International Symposium on Circuits and Systems (ISCAS) 2024 
                        \item [\textbullet] IEEE International Symposium on Circuits and Systems (ISCAS) 2023
                    \end {itemize}
            \end {itemize} \vspace{0.3cm}
%--------------------------------
     \item [$\bullet$] \bf {\mtf \normalsize  Vice Chair of IEEE Signal Processing Societies} \mdseries
            \begin {itemize}
                \item [-]  {  Location: Windsor, ON, Canada.}
                \item [-]   {   Description:} 
                    \begin {itemize}
                        \item [\textbullet]  Organized events, workshops and tutorials  as well as running  face-to-face meeting and performing chair duties in his absence.
                        \item [\textbullet] Presented a workshop on spiking neural networks and their application in signal processing. 
                    \end {itemize}
            \end {itemize} \vspace{0.3cm}         
    \end {itemize}
\end {itemize}















%{\bf  Other Relevant Experiences  }\hrulefill \\ \\ \mdseries \normalsize
%\begin{tabular}{L{12cm}p{3cm}r}\bf  {Digital Logic Designer, NXP Semiconductors, ON, Canada.}&&\mdseries \fd {2021-present } \end{tabular}\normalsize \mdseries\\
% \phantom \quad $\bullet$ \begin{minipage}[t]{0.965\textwidth} 
% Responsible for designing high performance network controllers for Ethernet switches. The designed unit is capable of receiving, modifying, storing and sending Ethernet frames using innovative techniques. Simulation are performed to ensure validity  of design. Further, the designed unit is synthesized to study performance and resources. If necessary, it may be modified again to meet the criteria.  
% \end{minipage}  
% \mdseries\\  \\
%\begin{tabular}{L{12cm}p{3cm}r}\bf  { System On Chip Engineer, Axiado Canada, ON, Canada.}&&\mdseries \fd {2021-2021 } \end{tabular}\normalsize \mdseries\\
% \phantom \quad $\bullet$ \begin{minipage}[t]{0.965\textwidth} 
%Designed system on chip using ARM CPUs including Cortex A53, Cortex M55, Cortex M0, Ethos U65, AXI interconnect etc. HDL Programming (System Verilog, Verilog). Computer architecture design, simulation  and performance monitoring.  Writing tests and programs using Bare Metal C. \end{minipage}  
% \mdseries\\  \\
% \begin{tabular}{L{12cm}p{3cm}r}\bf  { Vice Chair of IEEE Signal Processing Societies, ON, Canada.}&&\mdseries \fd {2018-Present } \end{tabular}\normalsize \mdseries\\
% \phantom \quad $\bullet$ \begin{minipage}[t]{0.965\textwidth} 
%Organized events, workshops and tutorials  as well as running  face-to-face meeting and performing chair duties in his absence.
%In addition, presented a workshop on spiking neural networks and their application in signal processing. \end{minipage}  
% \mdseries\\  \\
%\begin{tabular}{L{12cm}p{3cm}r}\bf \bf  { Guest Reviewer To  Journals and Conferences.} &&\mdseries \fd {2014-Present } \end{tabular}\normalsize \mdseries\\
% \phantom \quad $\bullet$     \begin{minipage}[t]{0.965\textwidth}
%  Conducted peer review of papers for possible publication in the  journals and conferences including: IEEE Transactions on Circuits and Systems  I (TCAS I), IEEE Transactions on Circuits and Systems  II (TCAS II), IEEE Transactions on Very Large Scale Integration (VLSI) Systems (TVLSI), IEEE Transactions on Biomedical Circuits and Systems (TBIOCAS),  Neural Computing and Applications, IEEE access, Microelectronics Journal, IEEE International Symposium on Circuits and Systems (ISCAS) etc.\end{minipage} \phantom  \mdseries \\ 
%\begin{tabular}{L{12cm}p{3cm}r}\bf  { Android Developer, Self-employed }&&\mdseries \fd{ 2018-Present }\mdseries \normalsize \end{tabular}\\
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.965\textwidth} Active google play developer with more than 12000 active app installations.
% These apps include dictionaries, nomenclatures and classic poems which were developed in Eclipse and Android studio IDEs. 
%\end{minipage}\\  \\ \\
