Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date             : Thu Sep 12 19:02:26 2024
| Host             : DESKTOP-C8C4U9T running 64-bit major release  (build 9200)
| Command          : report_power -file HardwareXCorr_wrapper_power_routed.rpt -pb HardwareXCorr_wrapper_power_summary_routed.pb -rpx HardwareXCorr_wrapper_power_routed.rpx
| Design           : HardwareXCorr_wrapper
| Device           : xc7s25csga225-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.385        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.324        |
| Device Static (W)        | 0.061        |
| Effective TJA (C/W)      | 3.7          |
| Max Ambient (C)          | 83.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.009 |        5 |       --- |             --- |
| Slice Logic             |     0.017 |     2120 |       --- |             --- |
|   LUT as Logic          |     0.014 |      829 |     14600 |            5.68 |
|   CARRY4                |     0.002 |      207 |      3650 |            5.67 |
|   Register              |    <0.001 |      748 |     29200 |            2.56 |
|   LUT as Shift Register |    <0.001 |        1 |      5000 |            0.02 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   Others                |     0.000 |       97 |       --- |             --- |
| Signals                 |     0.029 |     1813 |       --- |             --- |
| Block RAM               |     0.132 |     18.5 |        45 |           41.11 |
| MMCM                    |     0.106 |        1 |         3 |           33.33 |
| DSPs                    |     0.015 |        8 |        80 |           10.00 |
| I/O                     |     0.015 |      145 |       150 |           96.67 |
| Static Power            |     0.061 |          |           |                 |
| Total                   |     0.385 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.198 |       0.193 |      0.006 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.069 |       0.060 |      0.009 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.008 |       0.007 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.011 |       0.010 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 46.2                     |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                  | Domain                                                            | Constraint (ns) |
+----------------------------------------+-------------------------------------------------------------------+-----------------+
| HardwareXCorr_i/clk_wiz_0/inst/clk_in1 | clk_0_IBUF_BUFG                                                   |            10.0 |
| clk_out1_HardwareXCorr_clk_wiz_0_0     | HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0 |             5.0 |
| clkfbout_HardwareXCorr_clk_wiz_0_0     | HardwareXCorr_i/clk_wiz_0/inst/clkfbout_HardwareXCorr_clk_wiz_0_0 |            10.0 |
+----------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| HardwareXCorr_wrapper |     0.324 |
|   HardwareXCorr_i     |     0.309 |
|     BRAMMUX_0         |     0.006 |
|       inst            |     0.006 |
|     CC_0              |     0.049 |
|       inst            |     0.049 |
|     blk_mem_gen_0     |     0.012 |
|       U0              |     0.012 |
|     blk_mem_gen_1     |     0.012 |
|       U0              |     0.012 |
|     blk_mem_gen_11    |     0.012 |
|       U0              |     0.012 |
|     blk_mem_gen_2     |     0.013 |
|       U0              |     0.013 |
|     blk_mem_gen_3     |     0.012 |
|       U0              |     0.012 |
|     blk_mem_gen_4     |     0.012 |
|       U0              |     0.012 |
|     blk_mem_gen_5     |     0.012 |
|       U0              |     0.012 |
|     blk_mem_gen_6     |     0.012 |
|       U0              |     0.012 |
|     blk_mem_gen_7     |     0.012 |
|       U0              |     0.012 |
|     blk_mem_gen_8     |     0.012 |
|       U0              |     0.012 |
|     blk_mem_gen_9     |     0.012 |
|       U0              |     0.012 |
|     clk_wiz_0         |     0.107 |
|       inst            |     0.107 |
|     dds_compiler_1    |     0.005 |
|       U0              |     0.005 |
|     waveParser_0      |     0.007 |
|       inst            |     0.007 |
+-----------------------+-----------+


