-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\BoxcarAveragerFixedPointPublish\Positive_rsvd.vhd
-- Created: 2024-10-21 19:53:33
-- 
-- Generated by MATLAB 23.2, HDL Coder 23.2, and Simulink 23.2
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: Positive_rsvd
-- Source Path: BoxcarAveragerFixedPointPublish/DSP/Detect Rise Positive/Positive
-- Hierarchy Level: 2
-- Model version: 6.10
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY Positive_rsvd IS
  PORT( u                                 :   IN    signed(16 DOWNTO 0);  -- sfix17
        y                                 :   OUT   std_logic
        );
END Positive_rsvd;


ARCHITECTURE rtl OF Positive_rsvd IS

  -- Signals
  SIGNAL Compare_relop1                   : std_logic;

BEGIN
  
  Compare_relop1 <= '1' WHEN u > to_signed(16#00000#, 17) ELSE
      '0';

  y <= Compare_relop1;

END rtl;

