// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        imgInput_data_dout,
        imgInput_data_num_data_valid,
        imgInput_data_fifo_cap,
        imgInput_data_empty_n,
        imgInput_data_read,
        imgOutput_data_din,
        imgOutput_data_num_data_valid,
        imgOutput_data_fifo_cap,
        imgOutput_data_full_n,
        imgOutput_data_write,
        imgheight,
        imgwidth
);

parameter    ap_ST_fsm_state1 = 20'd1;
parameter    ap_ST_fsm_state2 = 20'd2;
parameter    ap_ST_fsm_state3 = 20'd4;
parameter    ap_ST_fsm_state4 = 20'd8;
parameter    ap_ST_fsm_state5 = 20'd16;
parameter    ap_ST_fsm_state6 = 20'd32;
parameter    ap_ST_fsm_state7 = 20'd64;
parameter    ap_ST_fsm_state8 = 20'd128;
parameter    ap_ST_fsm_state9 = 20'd256;
parameter    ap_ST_fsm_state10 = 20'd512;
parameter    ap_ST_fsm_state11 = 20'd1024;
parameter    ap_ST_fsm_state12 = 20'd2048;
parameter    ap_ST_fsm_state13 = 20'd4096;
parameter    ap_ST_fsm_state14 = 20'd8192;
parameter    ap_ST_fsm_state15 = 20'd16384;
parameter    ap_ST_fsm_state16 = 20'd32768;
parameter    ap_ST_fsm_state17 = 20'd65536;
parameter    ap_ST_fsm_state18 = 20'd131072;
parameter    ap_ST_fsm_state19 = 20'd262144;
parameter    ap_ST_fsm_state20 = 20'd524288;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] imgInput_data_dout;
input  [2:0] imgInput_data_num_data_valid;
input  [2:0] imgInput_data_fifo_cap;
input   imgInput_data_empty_n;
output   imgInput_data_read;
output  [23:0] imgOutput_data_din;
input  [1:0] imgOutput_data_num_data_valid;
input  [1:0] imgOutput_data_fifo_cap;
input   imgOutput_data_full_n;
output   imgOutput_data_write;
input  [15:0] imgheight;
input  [15:0] imgwidth;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg imgInput_data_read;
reg imgOutput_data_write;

(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] grp_xFBilateralExpf_fu_150_ap_return;
reg   [31:0] tmp_7_reg_457;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state14;
wire   [1:0] trunc_ln421_fu_232_p1;
reg   [1:0] trunc_ln421_reg_484;
wire   [63:0] zext_ln421_1_fu_240_p1;
reg   [63:0] zext_ln421_1_reg_489;
wire   [1:0] trunc_ln421_1_fu_257_p1;
reg   [1:0] trunc_ln421_1_reg_497;
wire    ap_CS_fsm_state15;
wire   [0:0] icmp_ln421_fu_252_p2;
wire   [16:0] add_i_i104_i_fu_293_p2;
reg   [16:0] add_i_i104_i_reg_530;
wire    ap_CS_fsm_state17;
wire   [16:0] sub333_i_i_fu_299_p2;
reg   [16:0] sub333_i_i_reg_535;
wire   [1:0] trunc_ln450_fu_317_p1;
reg   [1:0] trunc_ln450_reg_541;
wire    ap_CS_fsm_state18;
wire   [1:0] trunc_ln450_1_fu_321_p1;
reg   [1:0] trunc_ln450_1_reg_546;
wire   [1:0] trunc_ln450_2_fu_325_p1;
reg   [1:0] trunc_ln450_2_reg_551;
wire   [0:0] cmp_i_i65_i_i_fu_342_p2;
reg   [0:0] cmp_i_i65_i_i_reg_559;
wire   [0:0] icmp_ln450_fu_337_p2;
wire   [0:0] cmp_i_i330_i_i_fu_347_p2;
reg   [0:0] cmp_i_i330_i_i_reg_564;
wire   [1:0] empty_45_fu_367_p1;
reg   [1:0] empty_45_reg_571;
reg   [0:0] tmp_reg_576;
wire   [0:0] cmp_i_i254_i_i_1_fu_379_p2;
reg   [0:0] cmp_i_i254_i_i_1_reg_581;
wire   [0:0] cmp_i_i254_i_i_2_fu_385_p2;
reg   [0:0] cmp_i_i254_i_i_2_reg_586;
wire   [0:0] spec_select1264_fu_417_p2;
reg   [0:0] spec_select1264_reg_591;
wire    ap_CS_fsm_state19;
wire   [0:0] spec_select1268_fu_422_p2;
reg   [0:0] spec_select1268_reg_596;
wire   [0:0] spec_select1272_fu_427_p2;
reg   [0:0] spec_select1272_reg_601;
reg   [11:0] buf_address0;
reg    buf_ce0;
wire   [23:0] buf_q0;
reg   [11:0] buf_address1;
reg    buf_ce1;
reg    buf_we1;
reg   [23:0] buf_d1;
reg   [11:0] buf_1_address0;
reg    buf_1_ce0;
wire   [23:0] buf_1_q0;
reg   [11:0] buf_1_address1;
reg    buf_1_ce1;
reg    buf_1_we1;
reg   [23:0] buf_1_d1;
reg   [11:0] buf_2_address0;
reg    buf_2_ce0;
wire   [23:0] buf_2_q0;
reg   [11:0] buf_2_address1;
reg    buf_2_ce1;
reg    buf_2_we1;
reg   [23:0] buf_2_d1;
reg   [9:0] exp_lut_sigma_color_address0;
reg    exp_lut_sigma_color_ce0;
reg    exp_lut_sigma_color_we0;
wire   [15:0] exp_lut_sigma_color_q0;
reg    exp_lut_sigma_color_ce1;
wire   [15:0] exp_lut_sigma_color_q1;
reg   [9:0] exp_lut_sigma_color_1_address0;
reg    exp_lut_sigma_color_1_ce0;
reg    exp_lut_sigma_color_1_we0;
wire   [15:0] exp_lut_sigma_color_1_q0;
reg   [31:0] grp_xFBilateralExpf_fu_150_in_val;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_ap_start;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_ap_done;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_ap_idle;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_ap_ready;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_exp_lut_sigma_color_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_exp_lut_sigma_color_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_exp_lut_sigma_color_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_exp_lut_sigma_color_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_exp_lut_sigma_color_1_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_exp_lut_sigma_color_1_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_exp_lut_sigma_color_1_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_exp_lut_sigma_color_1_d0;
wire   [31:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_grp_fu_606_p_din0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_grp_fu_606_p_ce;
wire   [31:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_grp_xFBilateralExpf_fu_150_p_din1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_ap_start;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_ap_done;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_ap_idle;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_ap_ready;
wire   [12:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_row_ind_2_out;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_row_ind_2_out_ap_vld;
wire   [12:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_row_ind_1_out;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_row_ind_1_out_ap_vld;
wire   [12:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_row_ind_out;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_row_ind_out_ap_vld;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_ap_start;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_ap_done;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_ap_idle;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_ap_ready;
wire   [1:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_imgInput_data_num_data_valid;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_imgInput_data_read;
wire   [11:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_2_address1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_2_ce1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_2_we1;
wire   [23:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_2_d1;
wire   [11:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_1_address1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_1_ce1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_1_we1;
wire   [23:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_1_d1;
wire   [11:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_r_address1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_r_ce1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_r_we1;
wire   [23:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_r_d1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_ap_start;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_ap_done;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_ap_idle;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_ap_ready;
wire   [11:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_r_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_r_ce0;
wire   [11:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_r_address1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_r_ce1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_r_we1;
wire   [23:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_r_d1;
wire   [11:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_1_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_1_ce0;
wire   [11:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_2_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_2_ce0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_ap_start;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_ap_done;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_ap_idle;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_ap_ready;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_imgInput_data_read;
wire   [23:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_imgOutput_data_din;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_imgOutput_data_write;
wire   [11:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_2_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_2_ce0;
wire   [11:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_2_address1;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_2_ce1;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_2_we1;
wire   [23:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_2_d1;
wire   [11:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_r_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_r_ce0;
wire   [11:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_r_address1;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_r_ce1;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_r_we1;
wire   [23:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_r_d1;
wire   [11:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_1_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_1_ce0;
wire   [11:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_1_address1;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_1_ce1;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_1_we1;
wire   [23:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_1_d1;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_exp_lut_sigma_color_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_exp_lut_sigma_color_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_exp_lut_sigma_color_address1;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_exp_lut_sigma_color_ce1;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_exp_lut_sigma_color_1_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_exp_lut_sigma_color_1_ce0;
wire   [31:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_grp_fu_606_p_din0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_grp_fu_606_p_ce;
reg    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_ap_start_reg;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
reg    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_ap_start_reg;
reg    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_ap_start_reg;
wire    ap_CS_fsm_state16;
reg    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_ap_start_reg;
reg    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_ap_start_reg;
wire    ap_CS_fsm_state20;
reg   [63:0] init_buf_fu_86;
wire   [63:0] add_ln421_fu_262_p2;
wire   [63:0] zext_ln421_fu_236_p1;
reg   [12:0] row_fu_122;
wire   [12:0] row_3_fu_391_p2;
reg   [12:0] row_ind_fu_126;
reg   [12:0] row_ind_6_fu_130;
reg   [12:0] row_ind_7_fu_134;
wire   [16:0] conv3_i_i_i99_i_fu_290_p1;
wire   [16:0] zext_ln450_1_fu_333_p1;
wire   [15:0] zext_ln450_fu_329_p1;
wire  signed [16:0] sub_i_i298_i_i_fu_352_p2;
wire  signed [17:0] sub_i_i298_i_i_cast_fu_357_p1;
wire   [17:0] sub_i274_i_i_fu_361_p2;
wire   [63:0] grp_fu_606_p1;
reg   [31:0] grp_fu_606_p0;
reg    grp_fu_606_ce;
reg   [19:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_block_state13_on_subcall_done;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 20'd1;
#0 grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_ap_start_reg = 1'b0;
#0 grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_ap_start_reg = 1'b0;
#0 grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_ap_start_reg = 1'b0;
#0 grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_ap_start_reg = 1'b0;
#0 grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_ap_start_reg = 1'b0;
end

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_address0),
    .ce0(buf_ce0),
    .q0(buf_q0),
    .address1(buf_address1),
    .ce1(buf_ce1),
    .we1(buf_we1),
    .d1(buf_d1)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_1_address0),
    .ce0(buf_1_ce0),
    .q0(buf_1_q0),
    .address1(buf_1_address1),
    .ce1(buf_1_ce1),
    .we1(buf_1_we1),
    .d1(buf_1_d1)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2_address0),
    .ce0(buf_2_ce0),
    .q0(buf_2_q0),
    .address1(buf_2_address1),
    .ce1(buf_2_ce1),
    .we1(buf_2_we1),
    .d1(buf_2_d1)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_s_exp_lut_sigma_color_RAcud #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_address0),
    .ce0(exp_lut_sigma_color_ce0),
    .we0(exp_lut_sigma_color_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_exp_lut_sigma_color_d0),
    .q0(exp_lut_sigma_color_q0),
    .address1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_exp_lut_sigma_color_address1),
    .ce1(exp_lut_sigma_color_ce1),
    .q1(exp_lut_sigma_color_q1)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_s_exp_lut_sigma_color_1_dEe #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_1_address0),
    .ce0(exp_lut_sigma_color_1_ce0),
    .we0(exp_lut_sigma_color_1_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_exp_lut_sigma_color_1_d0),
    .q0(exp_lut_sigma_color_1_q0)
);

bilateral_filter_accel_xFBilateralExpf grp_xFBilateralExpf_fu_150(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_val(grp_xFBilateralExpf_fu_150_in_val),
    .ap_return(grp_xFBilateralExpf_fu_150_ap_return)
);

bilateral_filter_accel_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6 grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_ap_start),
    .ap_done(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_ap_done),
    .ap_idle(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_ap_idle),
    .ap_ready(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_ap_ready),
    .tmp_7(tmp_7_reg_457),
    .exp_lut_sigma_color_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_exp_lut_sigma_color_address0),
    .exp_lut_sigma_color_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_exp_lut_sigma_color_ce0),
    .exp_lut_sigma_color_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_exp_lut_sigma_color_we0),
    .exp_lut_sigma_color_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_exp_lut_sigma_color_d0),
    .exp_lut_sigma_color_1_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_exp_lut_sigma_color_1_address0),
    .exp_lut_sigma_color_1_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_exp_lut_sigma_color_1_ce0),
    .exp_lut_sigma_color_1_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_exp_lut_sigma_color_1_we0),
    .exp_lut_sigma_color_1_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_exp_lut_sigma_color_1_d0),
    .grp_fu_606_p_din0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_grp_fu_606_p_din0),
    .grp_fu_606_p_dout0(grp_fu_606_p1),
    .grp_fu_606_p_ce(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_grp_fu_606_p_ce),
    .grp_xFBilateralExpf_fu_150_p_din1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_grp_xFBilateralExpf_fu_150_p_din1),
    .grp_xFBilateralExpf_fu_150_p_dout0(grp_xFBilateralExpf_fu_150_ap_return)
);

bilateral_filter_accel_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1 grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_ap_start),
    .ap_done(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_ap_done),
    .ap_idle(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_ap_idle),
    .ap_ready(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_ap_ready),
    .row_ind_2_out(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_row_ind_2_out),
    .row_ind_2_out_ap_vld(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_row_ind_2_out_ap_vld),
    .row_ind_1_out(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_row_ind_1_out),
    .row_ind_1_out_ap_vld(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_row_ind_1_out_ap_vld),
    .row_ind_out(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_row_ind_out),
    .row_ind_out_ap_vld(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_row_ind_out_ap_vld)
);

bilateral_filter_accel_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2 grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_ap_start),
    .ap_done(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_ap_done),
    .ap_idle(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_ap_idle),
    .ap_ready(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_ap_ready),
    .imgInput_data_dout(imgInput_data_dout),
    .imgInput_data_num_data_valid(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_imgInput_data_num_data_valid),
    .imgInput_data_fifo_cap(2'd0),
    .imgInput_data_empty_n(imgInput_data_empty_n),
    .imgInput_data_read(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_imgInput_data_read),
    .imgwidth(imgwidth),
    .buf_2_address1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_2_address1),
    .buf_2_ce1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_2_ce1),
    .buf_2_we1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_2_we1),
    .buf_2_d1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_2_d1),
    .buf_1_address1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_1_address1),
    .buf_1_ce1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_1_ce1),
    .buf_1_we1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_1_we1),
    .buf_1_d1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_1_d1),
    .buf_r_address1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_r_address1),
    .buf_r_ce1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_r_ce1),
    .buf_r_we1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_r_we1),
    .buf_r_d1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_r_d1),
    .trunc_ln421_1(trunc_ln421_1_reg_497)
);

bilateral_filter_accel_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3 grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_ap_start),
    .ap_done(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_ap_done),
    .ap_idle(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_ap_idle),
    .ap_ready(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_ap_ready),
    .imgwidth(imgwidth),
    .buf_r_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_r_address0),
    .buf_r_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_r_ce0),
    .buf_r_q0(buf_q0),
    .buf_r_address1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_r_address1),
    .buf_r_ce1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_r_ce1),
    .buf_r_we1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_r_we1),
    .buf_r_d1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_r_d1),
    .buf_1_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_1_address0),
    .buf_1_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_1_ce0),
    .buf_1_q0(buf_1_q0),
    .buf_2_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_2_address0),
    .buf_2_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_2_ce0),
    .buf_2_q0(buf_2_q0),
    .trunc_ln1(trunc_ln421_reg_484)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_ap_start),
    .ap_done(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_ap_done),
    .ap_idle(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_ap_idle),
    .ap_ready(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_ap_ready),
    .imgInput_data_dout(imgInput_data_dout),
    .imgInput_data_num_data_valid(imgInput_data_num_data_valid),
    .imgInput_data_fifo_cap(2'd0),
    .imgInput_data_empty_n(imgInput_data_empty_n),
    .imgInput_data_read(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_imgInput_data_read),
    .imgOutput_data_din(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_imgOutput_data_din),
    .imgOutput_data_num_data_valid(2'd0),
    .imgOutput_data_fifo_cap(2'd0),
    .imgOutput_data_full_n(imgOutput_data_full_n),
    .imgOutput_data_write(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_imgOutput_data_write),
    .imgwidth(imgwidth),
    .buf_2_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_2_address0),
    .buf_2_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_2_ce0),
    .buf_2_q0(buf_2_q0),
    .buf_2_address1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_2_address1),
    .buf_2_ce1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_2_ce1),
    .buf_2_we1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_2_we1),
    .buf_2_d1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_2_d1),
    .buf_r_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_r_address0),
    .buf_r_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_r_ce0),
    .buf_r_q0(buf_q0),
    .buf_r_address1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_r_address1),
    .buf_r_ce1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_r_ce1),
    .buf_r_we1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_r_we1),
    .buf_r_d1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_r_d1),
    .buf_1_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_1_address0),
    .buf_1_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_1_ce0),
    .buf_1_q0(buf_1_q0),
    .buf_1_address1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_1_address1),
    .buf_1_ce1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_1_ce1),
    .buf_1_we1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_1_we1),
    .buf_1_d1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_1_d1),
    .row_ind_9(trunc_ln450_2_reg_551),
    .row_ind_8(trunc_ln450_1_reg_546),
    .row_ind_7(trunc_ln450_reg_541),
    .sub_i274_i_i_cast(empty_45_reg_571),
    .spec_select1264(spec_select1264_reg_591),
    .spec_select1268(spec_select1268_reg_596),
    .spec_select1272(spec_select1272_reg_601),
    .exp_lut_sigma_color_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_exp_lut_sigma_color_address0),
    .exp_lut_sigma_color_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_exp_lut_sigma_color_ce0),
    .exp_lut_sigma_color_q0(exp_lut_sigma_color_q0),
    .exp_lut_sigma_color_address1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_exp_lut_sigma_color_address1),
    .exp_lut_sigma_color_ce1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_exp_lut_sigma_color_ce1),
    .exp_lut_sigma_color_q1(exp_lut_sigma_color_q1),
    .exp_lut_sigma_color_1_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_exp_lut_sigma_color_1_address0),
    .exp_lut_sigma_color_1_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_exp_lut_sigma_color_1_ce0),
    .exp_lut_sigma_color_1_q0(exp_lut_sigma_color_1_q0),
    .cmp_i_i65_i_i(cmp_i_i65_i_i_reg_559),
    .grp_fu_606_p_din0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_grp_fu_606_p_din0),
    .grp_fu_606_p_dout0(grp_fu_606_p1),
    .grp_fu_606_p_ce(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_grp_fu_606_p_ce)
);

bilateral_filter_accel_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_606_p0),
    .ce(grp_fu_606_ce),
    .dout(grp_fu_606_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_ap_start_reg <= 1'b1;
        end else if ((grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_ap_ready == 1'b1)) begin
            grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_ap_start_reg <= 1'b1;
        end else if ((grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_ap_ready == 1'b1)) begin
            grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln421_fu_252_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
            grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_ap_start_reg <= 1'b1;
        end else if ((grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_ap_ready == 1'b1)) begin
            grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln421_fu_252_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
            grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_ap_start_reg <= 1'b1;
        end else if ((grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_ap_ready == 1'b1)) begin
            grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_ap_start_reg <= 1'b1;
        end else if ((grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_ap_ready == 1'b1)) begin
            grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        init_buf_fu_86 <= zext_ln421_fu_236_p1;
    end else if (((icmp_ln421_fu_252_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        init_buf_fu_86 <= add_ln421_fu_262_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln421_fu_252_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        row_fu_122 <= 13'd1;
    end else if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln450_fu_337_p2 == 1'd1))) begin
        row_fu_122 <= row_3_fu_391_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln421_fu_252_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        row_ind_6_fu_130 <= grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_row_ind_1_out;
    end else if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln450_fu_337_p2 == 1'd1))) begin
        row_ind_6_fu_130 <= row_ind_7_fu_134;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln421_fu_252_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        row_ind_7_fu_134 <= grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_row_ind_2_out;
    end else if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln450_fu_337_p2 == 1'd1))) begin
        row_ind_7_fu_134 <= row_ind_fu_126;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln421_fu_252_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        row_ind_fu_126 <= grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_row_ind_out;
    end else if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln450_fu_337_p2 == 1'd1))) begin
        row_ind_fu_126 <= row_ind_6_fu_130;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add_i_i104_i_reg_530 <= add_i_i104_i_fu_293_p2;
        sub333_i_i_reg_535 <= sub333_i_i_fu_299_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln450_fu_337_p2 == 1'd1))) begin
        cmp_i_i254_i_i_1_reg_581 <= cmp_i_i254_i_i_1_fu_379_p2;
        cmp_i_i254_i_i_2_reg_586 <= cmp_i_i254_i_i_2_fu_385_p2;
        cmp_i_i330_i_i_reg_564 <= cmp_i_i330_i_i_fu_347_p2;
        cmp_i_i65_i_i_reg_559 <= cmp_i_i65_i_i_fu_342_p2;
        empty_45_reg_571 <= empty_45_fu_367_p1;
        tmp_reg_576 <= sub_i274_i_i_fu_361_p2[32'd17];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        spec_select1264_reg_591 <= spec_select1264_fu_417_p2;
        spec_select1268_reg_596 <= spec_select1268_fu_422_p2;
        spec_select1272_reg_601 <= spec_select1272_fu_427_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_7_reg_457 <= grp_xFBilateralExpf_fu_150_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln421_fu_252_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        trunc_ln421_1_reg_497 <= trunc_ln421_1_fu_257_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        trunc_ln421_reg_484 <= trunc_ln421_fu_232_p1;
        zext_ln421_1_reg_489[12 : 0] <= zext_ln421_1_fu_240_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        trunc_ln450_1_reg_546 <= trunc_ln450_1_fu_321_p1;
        trunc_ln450_2_reg_551 <= trunc_ln450_2_fu_325_p1;
        trunc_ln450_reg_541 <= trunc_ln450_fu_317_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state13_on_subcall_done)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_ap_done == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state18) & (icmp_ln450_fu_337_p2 == 1'd0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln450_fu_337_p2 == 1'd0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        buf_1_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_1_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_1_address0;
    end else begin
        buf_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        buf_1_address1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        buf_1_address1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_1_address1;
    end else begin
        buf_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        buf_1_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_1_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_1_ce0;
    end else begin
        buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        buf_1_ce1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        buf_1_ce1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_1_ce1;
    end else begin
        buf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        buf_1_d1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_1_d1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        buf_1_d1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_1_d1;
    end else begin
        buf_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        buf_1_we1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_1_we1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        buf_1_we1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_1_we1;
    end else begin
        buf_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        buf_2_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_2_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_2_address0;
    end else begin
        buf_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        buf_2_address1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        buf_2_address1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_2_address1;
    end else begin
        buf_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        buf_2_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_2_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_2_ce0;
    end else begin
        buf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        buf_2_ce1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        buf_2_ce1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_2_ce1;
    end else begin
        buf_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        buf_2_d1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_2_d1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        buf_2_d1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_2_d1;
    end else begin
        buf_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        buf_2_we1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_2_we1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        buf_2_we1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_2_we1;
    end else begin
        buf_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        buf_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_r_address0;
    end else begin
        buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        buf_address1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_address1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        buf_address1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_r_address1;
    end else begin
        buf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        buf_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_r_ce0;
    end else begin
        buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        buf_ce1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_ce1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        buf_ce1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_r_ce1;
    end else begin
        buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        buf_d1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_r_d1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_d1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_r_d1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        buf_d1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_r_d1;
    end else begin
        buf_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        buf_we1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_buf_r_we1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_we1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_buf_r_we1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        buf_we1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_buf_r_we1;
    end else begin
        buf_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        exp_lut_sigma_color_1_address0 = 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        exp_lut_sigma_color_1_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_exp_lut_sigma_color_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        exp_lut_sigma_color_1_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_exp_lut_sigma_color_1_address0;
    end else begin
        exp_lut_sigma_color_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        exp_lut_sigma_color_1_ce0 = 1'b0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        exp_lut_sigma_color_1_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_exp_lut_sigma_color_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        exp_lut_sigma_color_1_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_exp_lut_sigma_color_1_ce0;
    end else begin
        exp_lut_sigma_color_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        exp_lut_sigma_color_1_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_exp_lut_sigma_color_1_we0;
    end else begin
        exp_lut_sigma_color_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        exp_lut_sigma_color_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_exp_lut_sigma_color_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        exp_lut_sigma_color_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_exp_lut_sigma_color_address0;
    end else begin
        exp_lut_sigma_color_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        exp_lut_sigma_color_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_exp_lut_sigma_color_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        exp_lut_sigma_color_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_exp_lut_sigma_color_ce0;
    end else begin
        exp_lut_sigma_color_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        exp_lut_sigma_color_ce1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_exp_lut_sigma_color_ce1;
    end else begin
        exp_lut_sigma_color_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        exp_lut_sigma_color_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_exp_lut_sigma_color_we0;
    end else begin
        exp_lut_sigma_color_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_606_ce = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_grp_fu_606_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_606_ce = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_grp_fu_606_p_ce;
    end else begin
        grp_fu_606_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_606_p0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_grp_fu_606_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_606_p0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_grp_fu_606_p_din0;
    end else begin
        grp_fu_606_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_xFBilateralExpf_fu_150_in_val = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_grp_xFBilateralExpf_fu_150_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_xFBilateralExpf_fu_150_in_val = 32'd3109140247;
    end else begin
        grp_xFBilateralExpf_fu_150_in_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        imgInput_data_read = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_imgInput_data_read;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        imgInput_data_read = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_imgInput_data_read;
    end else begin
        imgInput_data_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        imgOutput_data_write = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_imgOutput_data_write;
    end else begin
        imgOutput_data_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b0 == ap_block_state13_on_subcall_done) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln421_fu_252_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln450_fu_337_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i104_i_fu_293_p2 = (conv3_i_i_i99_i_fu_290_p1 + 17'd1);

assign add_ln421_fu_262_p2 = (init_buf_fu_86 + 64'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

always @ (*) begin
    ap_block_state13_on_subcall_done = ((grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_ap_done == 1'b0) | (grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_ap_done == 1'b0));
end

assign cmp_i_i254_i_i_1_fu_379_p2 = (($signed(sub_i274_i_i_fu_361_p2) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign cmp_i_i254_i_i_2_fu_385_p2 = (($signed(sub_i_i298_i_i_fu_352_p2) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign cmp_i_i330_i_i_fu_347_p2 = (($signed(sub333_i_i_reg_535) < $signed(zext_ln450_1_fu_333_p1)) ? 1'b1 : 1'b0);

assign cmp_i_i65_i_i_fu_342_p2 = ((zext_ln450_fu_329_p1 < imgheight) ? 1'b1 : 1'b0);

assign conv3_i_i_i99_i_fu_290_p1 = imgheight;

assign empty_45_fu_367_p1 = sub_i274_i_i_fu_361_p2[1:0];

assign grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_ap_start = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_ap_start_reg;

assign grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_ap_start = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_ap_start_reg;

assign grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_ap_start = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_ap_start_reg;

assign grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_179_imgInput_data_num_data_valid = imgInput_data_num_data_valid;

assign grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_ap_start = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_190_ap_start_reg;

assign grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_ap_start = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_fu_165_ap_start_reg;

assign icmp_ln421_fu_252_p2 = ((init_buf_fu_86 < zext_ln421_1_reg_489) ? 1'b1 : 1'b0);

assign icmp_ln450_fu_337_p2 = ((zext_ln450_1_fu_333_p1 < add_i_i104_i_reg_530) ? 1'b1 : 1'b0);

assign imgOutput_data_din = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_Pipeline_Col_Loop_fu_199_imgOutput_data_din;

assign row_3_fu_391_p2 = (row_fu_122 + 13'd1);

assign spec_select1264_fu_417_p2 = (tmp_reg_576 & cmp_i_i330_i_i_reg_564);

assign spec_select1268_fu_422_p2 = (cmp_i_i330_i_i_reg_564 & cmp_i_i254_i_i_1_reg_581);

assign spec_select1272_fu_427_p2 = (cmp_i_i330_i_i_reg_564 & cmp_i_i254_i_i_2_reg_586);

assign sub333_i_i_fu_299_p2 = ($signed(conv3_i_i_i99_i_fu_290_p1) + $signed(17'd131071));

assign sub_i274_i_i_fu_361_p2 = ($signed(18'd2) - $signed(sub_i_i298_i_i_cast_fu_357_p1));

assign sub_i_i298_i_i_cast_fu_357_p1 = sub_i_i298_i_i_fu_352_p2;

assign sub_i_i298_i_i_fu_352_p2 = (zext_ln450_1_fu_333_p1 - sub333_i_i_reg_535);

assign trunc_ln421_1_fu_257_p1 = init_buf_fu_86[1:0];

assign trunc_ln421_fu_232_p1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_row_ind_1_out[1:0];

assign trunc_ln450_1_fu_321_p1 = row_ind_6_fu_130[1:0];

assign trunc_ln450_2_fu_325_p1 = row_ind_7_fu_134[1:0];

assign trunc_ln450_fu_317_p1 = row_ind_fu_126[1:0];

assign zext_ln421_1_fu_240_p1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_row_ind_2_out;

assign zext_ln421_fu_236_p1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_172_row_ind_1_out;

assign zext_ln450_1_fu_333_p1 = row_fu_122;

assign zext_ln450_fu_329_p1 = row_fu_122;

always @ (posedge ap_clk) begin
    zext_ln421_1_reg_489[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
end

endmodule //bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_3_s
