Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/lab6_1_3.srcs/sim_1/new/shift_register_delay_tb.v" Line 55
