0.7
2020.2
Nov 18 2020
09:47:47
H:/FPGA/souce/13_hello/hello/hello.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
H:/FPGA/souce/13_hello/hello/hello.srcs/sim_1/new/tb_hello.v,1688554272,verilog,,,,fsm_hello_tb,,,,,,,,
H:/FPGA/souce/13_hello/hello/hello.srcs/sources_1/new/hello.v,1688553347,verilog,,H:/FPGA/souce/13_hello/hello/hello.srcs/sim_1/new/tb_hello.v,,hello,,,,,,,,
