<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\impl\gwsynthesis\DDS.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\led_flash.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25UG324ES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon May 12 12:25:28 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>430</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>392</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>0.000</td>
<td>2.500</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>200.000(MHz)</td>
<td>200.000(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.000</td>
<td>u_dds_2/phase_acc_dly_10_s0/Q</td>
<td>u_dds_2/ramp_wave_dout_8_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.033</td>
<td>4.904</td>
</tr>
<tr>
<td>2</td>
<td>0.086</td>
<td>u_dds_2/phase_acc_dly_18_s0/Q</td>
<td>u_dds_2/ramp_wave_dout_4_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.030</td>
<td>4.820</td>
</tr>
<tr>
<td>3</td>
<td>0.111</td>
<td>u_dds_2/phase_acc_dly_18_s0/Q</td>
<td>u_dds_2/ramp_wave_dout_10_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.039</td>
<td>4.786</td>
</tr>
<tr>
<td>4</td>
<td>0.209</td>
<td>u_dds_2/phase_acc_dly_18_s0/Q</td>
<td>u_dds_2/ramp_wave_dout_13_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.049</td>
<td>4.679</td>
</tr>
<tr>
<td>5</td>
<td>0.224</td>
<td>u_dds_2/phase_acc_dly_10_s0/Q</td>
<td>u_dds_2/ramp_wave_dout_9_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>4.689</td>
</tr>
<tr>
<td>6</td>
<td>0.256</td>
<td>u_dds_2/phase_acc_dly_18_s0/Q</td>
<td>u_dds_2/ramp_wave_dout_12_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.039</td>
<td>4.641</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>u_dds_2/phase_acc_dly_18_s0/Q</td>
<td>u_dds_2/ramp_wave_dout_11_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.030</td>
<td>4.631</td>
</tr>
<tr>
<td>8</td>
<td>0.356</td>
<td>u_dds_2/phase_acc_dly_18_s0/Q</td>
<td>u_dds_2/ramp_wave_dout_5_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.039</td>
<td>4.541</td>
</tr>
<tr>
<td>9</td>
<td>0.398</td>
<td>u_dds_2/phase_acc_dly_18_s0/Q</td>
<td>u_dds_2/ramp_wave_dout_7_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.039</td>
<td>4.499</td>
</tr>
<tr>
<td>10</td>
<td>0.468</td>
<td>u_dds_2/phase_acc_dly_18_s0/Q</td>
<td>u_dds_2/ramp_wave_dout_6_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.030</td>
<td>4.439</td>
</tr>
<tr>
<td>11</td>
<td>1.796</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_1/phase_acc_31_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.026</td>
<td>3.114</td>
</tr>
<tr>
<td>12</td>
<td>1.803</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_1/phase_acc_30_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.017</td>
<td>3.116</td>
</tr>
<tr>
<td>13</td>
<td>1.903</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_1/phase_acc_28_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.017</td>
<td>3.016</td>
</tr>
<tr>
<td>14</td>
<td>1.906</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_1/phase_acc_29_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.017</td>
<td>3.014</td>
</tr>
<tr>
<td>15</td>
<td>1.951</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_2/phase_acc_30_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.024</td>
<td>2.961</td>
</tr>
<tr>
<td>16</td>
<td>1.963</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_2/phase_acc_31_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.014</td>
<td>2.959</td>
</tr>
<tr>
<td>17</td>
<td>2.003</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_1/phase_acc_26_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.017</td>
<td>2.916</td>
</tr>
<tr>
<td>18</td>
<td>2.006</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_1/phase_acc_27_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.017</td>
<td>2.914</td>
</tr>
<tr>
<td>19</td>
<td>2.051</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_2/phase_acc_28_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.024</td>
<td>2.861</td>
</tr>
<tr>
<td>20</td>
<td>2.054</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_2/phase_acc_29_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.024</td>
<td>2.859</td>
</tr>
<tr>
<td>21</td>
<td>2.106</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_1/phase_acc_25_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.017</td>
<td>2.814</td>
</tr>
<tr>
<td>22</td>
<td>2.112</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_1/phase_acc_24_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.007</td>
<td>2.816</td>
</tr>
<tr>
<td>23</td>
<td>2.151</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_2/phase_acc_26_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.024</td>
<td>2.761</td>
</tr>
<tr>
<td>24</td>
<td>2.154</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_2/phase_acc_27_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.024</td>
<td>2.759</td>
</tr>
<tr>
<td>25</td>
<td>2.212</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_1/phase_acc_22_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.007</td>
<td>2.716</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>u_dds_1/phase_acc_dly_23_s0/Q</td>
<td>u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s/AD[5]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.023</td>
<td>0.287</td>
</tr>
<tr>
<td>2</td>
<td>0.281</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_1/phase_acc_0_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>3</td>
<td>0.360</td>
<td>u_dds_1/phase_acc_22_s0/Q</td>
<td>u_dds_1/phase_acc_dly_22_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.373</td>
</tr>
<tr>
<td>4</td>
<td>0.360</td>
<td>u_dds_1/phase_acc_30_s0/Q</td>
<td>u_dds_1/phase_acc_dly_30_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.373</td>
</tr>
<tr>
<td>5</td>
<td>0.361</td>
<td>u_dds_1/phase_acc_dly_29_s0/Q</td>
<td>u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s/AD[11]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>0.375</td>
</tr>
<tr>
<td>6</td>
<td>0.365</td>
<td>u_dds_1/phase_acc_dly_31_s0/Q</td>
<td>u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s/AD[13]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.381</td>
</tr>
<tr>
<td>7</td>
<td>0.371</td>
<td>u_dds_2/phase_acc_30_s0/Q</td>
<td>u_dds_2/phase_acc_dly_30_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.388</td>
</tr>
<tr>
<td>8</td>
<td>0.371</td>
<td>u_dds_2/phase_acc_11_s0/Q</td>
<td>u_dds_2/phase_acc_dly_11_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.386</td>
</tr>
<tr>
<td>9</td>
<td>0.371</td>
<td>u_dds_2/phase_acc_18_s0/Q</td>
<td>u_dds_2/phase_acc_dly_18_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.386</td>
</tr>
<tr>
<td>10</td>
<td>0.375</td>
<td>u_dds_2/phase_acc_15_s0/Q</td>
<td>u_dds_2/phase_acc_dly_15_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.388</td>
</tr>
<tr>
<td>11</td>
<td>0.375</td>
<td>u_dds_2/phase_acc_27_s0/Q</td>
<td>u_dds_2/phase_acc_dly_27_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.388</td>
</tr>
<tr>
<td>12</td>
<td>0.376</td>
<td>u_dds_2/phase_acc_3_s0/Q</td>
<td>u_dds_2/phase_acc_dly_3_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>0.392</td>
</tr>
<tr>
<td>13</td>
<td>0.376</td>
<td>u_dds_2/phase_acc_7_s0/Q</td>
<td>u_dds_2/phase_acc_dly_7_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>0.392</td>
</tr>
<tr>
<td>14</td>
<td>0.379</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
<td>u_dds_2/phase_acc_dly_0_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.392</td>
</tr>
<tr>
<td>15</td>
<td>0.386</td>
<td>u_dds_1/phase_acc_dly_30_s0/Q</td>
<td>u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s/AD[12]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.023</td>
<td>0.398</td>
</tr>
<tr>
<td>16</td>
<td>0.391</td>
<td>u_dds_1/phase_acc_3_s0/Q</td>
<td>u_dds_1/phase_acc_3_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.404</td>
</tr>
<tr>
<td>17</td>
<td>0.391</td>
<td>u_dds_1/phase_acc_7_s0/Q</td>
<td>u_dds_1/phase_acc_7_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.404</td>
</tr>
<tr>
<td>18</td>
<td>0.391</td>
<td>u_dds_1/phase_acc_9_s0/Q</td>
<td>u_dds_1/phase_acc_9_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.404</td>
</tr>
<tr>
<td>19</td>
<td>0.391</td>
<td>u_dds_1/phase_acc_13_s0/Q</td>
<td>u_dds_1/phase_acc_13_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.404</td>
</tr>
<tr>
<td>20</td>
<td>0.391</td>
<td>u_dds_1/phase_acc_15_s0/Q</td>
<td>u_dds_1/phase_acc_15_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.404</td>
</tr>
<tr>
<td>21</td>
<td>0.391</td>
<td>u_dds_1/phase_acc_19_s0/Q</td>
<td>u_dds_1/phase_acc_19_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.404</td>
</tr>
<tr>
<td>22</td>
<td>0.391</td>
<td>u_dds_1/phase_acc_21_s0/Q</td>
<td>u_dds_1/phase_acc_21_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.404</td>
</tr>
<tr>
<td>23</td>
<td>0.394</td>
<td>u_dds_2/phase_acc_31_s0/Q</td>
<td>u_dds_2/phase_acc_31_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>24</td>
<td>0.394</td>
<td>u_dds_2/phase_acc_3_s0/Q</td>
<td>u_dds_2/phase_acc_3_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>25</td>
<td>0.394</td>
<td>u_dds_2/phase_acc_7_s0/Q</td>
<td>u_dds_2/phase_acc_7_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.276</td>
<td>1.276</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>0.277</td>
<td>1.277</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>1.003</td>
<td>1.253</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dds_2/phase_acc_dly_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.003</td>
<td>1.253</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dds_2/phase_acc_dly_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.003</td>
<td>1.253</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.004</td>
<td>1.254</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dds_2/phase_acc_dly_17_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.004</td>
<td>1.254</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dds_2/phase_acc_dly_18_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.006</td>
<td>1.256</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dds_2/phase_acc_17_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.006</td>
<td>1.256</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dds_2/phase_acc_14_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.006</td>
<td>1.256</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_dds_2/phase_acc_13_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_dly_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/ramp_wave_dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.645</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[2][B]</td>
<td>u_dds_2/phase_acc_dly_10_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C60[2][B]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_dly_10_s0/Q</td>
</tr>
<tr>
<td>3.187</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[2][B]</td>
<td>u_dds_2/abs_diff_27_s10/I1</td>
</tr>
<tr>
<td>3.704</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C59[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s10/F</td>
</tr>
<tr>
<td>3.841</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][A]</td>
<td>u_dds_2/abs_diff_27_s3/I2</td>
</tr>
<tr>
<td>4.362</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C59[3][A]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s3/F</td>
</tr>
<tr>
<td>4.712</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[3][B]</td>
<td>u_dds_2/abs_diff_27_s6/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R23C59[3][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s6/F</td>
</tr>
<tr>
<td>5.667</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C59[1][B]</td>
<td>u_dds_2/abs_diff_26_s1/I0</td>
</tr>
<tr>
<td>5.930</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C59[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_26_s1/F</td>
</tr>
<tr>
<td>6.087</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C59[0][B]</td>
<td>u_dds_2/abs_diff_26_s0/I1</td>
</tr>
<tr>
<td>6.350</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C59[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_26_s0/F</td>
</tr>
<tr>
<td>7.549</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td style=" font-weight:bold;">u_dds_2/ramp_wave_dout_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.612</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>u_dds_2/ramp_wave_dout_8_s0/CLK</td>
</tr>
<tr>
<td>7.549</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[B]</td>
<td>u_dds_2/ramp_wave_dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.977, 40.326%; route: 2.544, 51.874%; tC2Q: 0.382, 7.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.931, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_dly_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/ramp_wave_dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.652</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[0][A]</td>
<td>u_dds_2/phase_acc_dly_18_s0/CLK</td>
</tr>
<tr>
<td>3.034</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C61[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_dly_18_s0/Q</td>
</tr>
<tr>
<td>3.194</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C60[0][B]</td>
<td>u_dds_2/abs_diff_27_s14/I0</td>
</tr>
<tr>
<td>3.655</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C60[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s14/F</td>
</tr>
<tr>
<td>4.040</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C58[3][A]</td>
<td>u_dds_2/abs_diff_27_s5/I1</td>
</tr>
<tr>
<td>4.562</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C58[3][A]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s5/F</td>
</tr>
<tr>
<td>4.754</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[1][B]</td>
<td>u_dds_2/abs_diff_27_s1/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R23C59[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s1/F</td>
</tr>
<tr>
<td>5.355</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[1][A]</td>
<td>u_dds_2/abs_diff_31_s4/I2</td>
</tr>
<tr>
<td>5.618</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R23C59[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_31_s4/F</td>
</tr>
<tr>
<td>5.815</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C59[2][B]</td>
<td>u_dds_2/abs_diff_22_s1/I2</td>
</tr>
<tr>
<td>6.277</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C59[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_22_s1/F</td>
</tr>
<tr>
<td>6.434</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C59[1][A]</td>
<td>u_dds_2/abs_diff_22_s0/I1</td>
</tr>
<tr>
<td>6.950</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C59[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_22_s0/F</td>
</tr>
<tr>
<td>7.472</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB56[B]</td>
<td style=" font-weight:bold;">u_dds_2/ramp_wave_dout_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.622</td>
<td>1.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB56[B]</td>
<td>u_dds_2/ramp_wave_dout_4_s0/CLK</td>
</tr>
<tr>
<td>7.558</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB56[B]</td>
<td>u_dds_2/ramp_wave_dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.970, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.684, 55.679%; route: 1.754, 36.385%; tC2Q: 0.382, 7.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.940, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_dly_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/ramp_wave_dout_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.652</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[0][A]</td>
<td>u_dds_2/phase_acc_dly_18_s0/CLK</td>
</tr>
<tr>
<td>3.034</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C61[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_dly_18_s0/Q</td>
</tr>
<tr>
<td>3.194</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C60[0][B]</td>
<td>u_dds_2/abs_diff_27_s14/I0</td>
</tr>
<tr>
<td>3.655</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C60[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s14/F</td>
</tr>
<tr>
<td>4.040</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C58[3][A]</td>
<td>u_dds_2/abs_diff_27_s5/I1</td>
</tr>
<tr>
<td>4.562</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C58[3][A]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s5/F</td>
</tr>
<tr>
<td>4.754</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[1][B]</td>
<td>u_dds_2/abs_diff_27_s1/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R23C59[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s1/F</td>
</tr>
<tr>
<td>5.355</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[1][A]</td>
<td>u_dds_2/abs_diff_31_s4/I2</td>
</tr>
<tr>
<td>5.618</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R23C59[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_31_s4/F</td>
</tr>
<tr>
<td>5.818</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C57[0][B]</td>
<td>u_dds_2/abs_diff_28_s0/I1</td>
</tr>
<tr>
<td>6.080</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C57[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_28_s0/F</td>
</tr>
<tr>
<td>7.438</td>
<td>1.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB33[B]</td>
<td style=" font-weight:bold;">u_dds_2/ramp_wave_dout_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.612</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB33[B]</td>
<td>u_dds_2/ramp_wave_dout_10_s0/CLK</td>
</tr>
<tr>
<td>7.549</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB33[B]</td>
<td>u_dds_2/ramp_wave_dout_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.970, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.969, 41.133%; route: 2.435, 50.875%; tC2Q: 0.382, 7.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.931, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.539</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_dly_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/ramp_wave_dout_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.652</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[0][A]</td>
<td>u_dds_2/phase_acc_dly_18_s0/CLK</td>
</tr>
<tr>
<td>3.034</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C61[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_dly_18_s0/Q</td>
</tr>
<tr>
<td>3.194</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C60[0][B]</td>
<td>u_dds_2/abs_diff_27_s14/I0</td>
</tr>
<tr>
<td>3.655</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C60[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s14/F</td>
</tr>
<tr>
<td>4.040</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C58[3][A]</td>
<td>u_dds_2/abs_diff_27_s5/I1</td>
</tr>
<tr>
<td>4.562</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C58[3][A]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s5/F</td>
</tr>
<tr>
<td>4.754</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[1][B]</td>
<td>u_dds_2/abs_diff_27_s1/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R23C59[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s1/F</td>
</tr>
<tr>
<td>5.355</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[1][A]</td>
<td>u_dds_2/abs_diff_31_s4/I2</td>
</tr>
<tr>
<td>5.618</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R23C59[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_31_s4/F</td>
</tr>
<tr>
<td>6.008</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C57[0][A]</td>
<td>u_dds_2/abs_diff_31_s0/I1</td>
</tr>
<tr>
<td>6.270</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C57[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_31_s0/F</td>
</tr>
<tr>
<td>7.330</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB39[A]</td>
<td style=" font-weight:bold;">u_dds_2/ramp_wave_dout_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.603</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB39[A]</td>
<td>u_dds_2/ramp_wave_dout_13_s0/CLK</td>
</tr>
<tr>
<td>7.539</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB39[A]</td>
<td>u_dds_2/ramp_wave_dout_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.970, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.969, 42.079%; route: 2.327, 49.746%; tC2Q: 0.382, 8.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_dly_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/ramp_wave_dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.645</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[2][B]</td>
<td>u_dds_2/phase_acc_dly_10_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C60[2][B]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_dly_10_s0/Q</td>
</tr>
<tr>
<td>3.187</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[2][B]</td>
<td>u_dds_2/abs_diff_27_s10/I1</td>
</tr>
<tr>
<td>3.704</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C59[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s10/F</td>
</tr>
<tr>
<td>3.841</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][A]</td>
<td>u_dds_2/abs_diff_27_s3/I2</td>
</tr>
<tr>
<td>4.362</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C59[3][A]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s3/F</td>
</tr>
<tr>
<td>4.712</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[3][B]</td>
<td>u_dds_2/abs_diff_27_s6/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R23C59[3][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s6/F</td>
</tr>
<tr>
<td>5.290</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C59[1][B]</td>
<td>u_dds_2/abs_diff_27_s2/I0</td>
</tr>
<tr>
<td>5.806</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C59[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s2/F</td>
</tr>
<tr>
<td>5.809</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C59[1][A]</td>
<td>u_dds_2/abs_diff_27_s0/I1</td>
</tr>
<tr>
<td>6.325</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C59[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s0/F</td>
</tr>
<tr>
<td>7.334</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[B]</td>
<td style=" font-weight:bold;">u_dds_2/ramp_wave_dout_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.622</td>
<td>1.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[B]</td>
<td>u_dds_2/ramp_wave_dout_9_s0/CLK</td>
</tr>
<tr>
<td>7.558</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB52[B]</td>
<td>u_dds_2/ramp_wave_dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.485, 52.999%; route: 1.821, 38.843%; tC2Q: 0.382, 8.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.940, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_dly_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/ramp_wave_dout_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.652</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[0][A]</td>
<td>u_dds_2/phase_acc_dly_18_s0/CLK</td>
</tr>
<tr>
<td>3.034</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C61[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_dly_18_s0/Q</td>
</tr>
<tr>
<td>3.194</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C60[0][B]</td>
<td>u_dds_2/abs_diff_27_s14/I0</td>
</tr>
<tr>
<td>3.655</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C60[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s14/F</td>
</tr>
<tr>
<td>4.040</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C58[3][A]</td>
<td>u_dds_2/abs_diff_27_s5/I1</td>
</tr>
<tr>
<td>4.562</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C58[3][A]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s5/F</td>
</tr>
<tr>
<td>4.754</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[1][B]</td>
<td>u_dds_2/abs_diff_27_s1/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R23C59[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s1/F</td>
</tr>
<tr>
<td>5.355</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[1][A]</td>
<td>u_dds_2/abs_diff_31_s4/I2</td>
</tr>
<tr>
<td>5.618</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R23C59[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_31_s4/F</td>
</tr>
<tr>
<td>6.005</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C57[0][B]</td>
<td>u_dds_2/abs_diff_30_s0/I1</td>
</tr>
<tr>
<td>6.268</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C57[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_30_s0/F</td>
</tr>
<tr>
<td>7.293</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB39[B]</td>
<td style=" font-weight:bold;">u_dds_2/ramp_wave_dout_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.612</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB39[B]</td>
<td>u_dds_2/ramp_wave_dout_12_s0/CLK</td>
</tr>
<tr>
<td>7.549</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB39[B]</td>
<td>u_dds_2/ramp_wave_dout_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.970, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.969, 42.419%; route: 2.290, 49.340%; tC2Q: 0.382, 8.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.931, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_dly_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/ramp_wave_dout_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.652</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[0][A]</td>
<td>u_dds_2/phase_acc_dly_18_s0/CLK</td>
</tr>
<tr>
<td>3.034</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C61[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_dly_18_s0/Q</td>
</tr>
<tr>
<td>3.194</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C60[0][B]</td>
<td>u_dds_2/abs_diff_27_s14/I0</td>
</tr>
<tr>
<td>3.655</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C60[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s14/F</td>
</tr>
<tr>
<td>4.040</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C58[3][A]</td>
<td>u_dds_2/abs_diff_27_s5/I1</td>
</tr>
<tr>
<td>4.562</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C58[3][A]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s5/F</td>
</tr>
<tr>
<td>4.754</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[1][B]</td>
<td>u_dds_2/abs_diff_27_s1/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R23C59[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s1/F</td>
</tr>
<tr>
<td>5.355</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[1][A]</td>
<td>u_dds_2/abs_diff_31_s4/I2</td>
</tr>
<tr>
<td>5.618</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R23C59[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_31_s4/F</td>
</tr>
<tr>
<td>5.818</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C57[2][B]</td>
<td>u_dds_2/abs_diff_29_s0/I2</td>
</tr>
<tr>
<td>6.080</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C57[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_29_s0/F</td>
</tr>
<tr>
<td>7.283</td>
<td>1.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB33[A]</td>
<td style=" font-weight:bold;">u_dds_2/ramp_wave_dout_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.622</td>
<td>1.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB33[A]</td>
<td>u_dds_2/ramp_wave_dout_11_s0/CLK</td>
</tr>
<tr>
<td>7.558</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB33[A]</td>
<td>u_dds_2/ramp_wave_dout_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.970, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.969, 42.510%; route: 2.280, 49.231%; tC2Q: 0.382, 8.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.940, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_dly_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/ramp_wave_dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.652</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[0][A]</td>
<td>u_dds_2/phase_acc_dly_18_s0/CLK</td>
</tr>
<tr>
<td>3.034</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C61[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_dly_18_s0/Q</td>
</tr>
<tr>
<td>3.194</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C60[0][B]</td>
<td>u_dds_2/abs_diff_27_s14/I0</td>
</tr>
<tr>
<td>3.655</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C60[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s14/F</td>
</tr>
<tr>
<td>4.040</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C58[3][A]</td>
<td>u_dds_2/abs_diff_27_s5/I1</td>
</tr>
<tr>
<td>4.562</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C58[3][A]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s5/F</td>
</tr>
<tr>
<td>4.754</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[1][B]</td>
<td>u_dds_2/abs_diff_27_s1/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R23C59[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s1/F</td>
</tr>
<tr>
<td>5.383</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C59[0][B]</td>
<td>u_dds_2/abs_diff_26_s2/I0</td>
</tr>
<tr>
<td>5.645</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C59[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_26_s2/F</td>
</tr>
<tr>
<td>6.000</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C59[2][B]</td>
<td>u_dds_2/abs_diff_23_s0/I1</td>
</tr>
<tr>
<td>6.517</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C59[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_23_s0/F</td>
</tr>
<tr>
<td>7.193</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB56[A]</td>
<td style=" font-weight:bold;">u_dds_2/ramp_wave_dout_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.612</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB56[A]</td>
<td>u_dds_2/ramp_wave_dout_5_s0/CLK</td>
</tr>
<tr>
<td>7.549</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB56[A]</td>
<td>u_dds_2/ramp_wave_dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.970, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.222, 48.940%; route: 1.936, 42.637%; tC2Q: 0.382, 8.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.931, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_dly_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/ramp_wave_dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.652</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[0][A]</td>
<td>u_dds_2/phase_acc_dly_18_s0/CLK</td>
</tr>
<tr>
<td>3.034</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C61[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_dly_18_s0/Q</td>
</tr>
<tr>
<td>3.194</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C60[0][B]</td>
<td>u_dds_2/abs_diff_27_s14/I0</td>
</tr>
<tr>
<td>3.655</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C60[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s14/F</td>
</tr>
<tr>
<td>4.040</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C58[3][A]</td>
<td>u_dds_2/abs_diff_27_s5/I1</td>
</tr>
<tr>
<td>4.562</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C58[3][A]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s5/F</td>
</tr>
<tr>
<td>4.754</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[1][B]</td>
<td>u_dds_2/abs_diff_27_s1/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R23C59[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s1/F</td>
</tr>
<tr>
<td>5.383</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C59[0][B]</td>
<td>u_dds_2/abs_diff_26_s2/I0</td>
</tr>
<tr>
<td>5.645</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C59[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_26_s2/F</td>
</tr>
<tr>
<td>6.000</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C59[3][B]</td>
<td>u_dds_2/abs_diff_25_s0/I3</td>
</tr>
<tr>
<td>6.522</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C59[3][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_25_s0/F</td>
</tr>
<tr>
<td>7.150</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB60[A]</td>
<td style=" font-weight:bold;">u_dds_2/ramp_wave_dout_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.612</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB60[A]</td>
<td>u_dds_2/ramp_wave_dout_7_s0/CLK</td>
</tr>
<tr>
<td>7.549</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB60[A]</td>
<td>u_dds_2/ramp_wave_dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.970, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.227, 49.514%; route: 1.889, 41.984%; tC2Q: 0.382, 8.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.931, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_dly_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/ramp_wave_dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.652</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[0][A]</td>
<td>u_dds_2/phase_acc_dly_18_s0/CLK</td>
</tr>
<tr>
<td>3.034</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C61[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_dly_18_s0/Q</td>
</tr>
<tr>
<td>3.194</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C60[0][B]</td>
<td>u_dds_2/abs_diff_27_s14/I0</td>
</tr>
<tr>
<td>3.655</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C60[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s14/F</td>
</tr>
<tr>
<td>4.040</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C58[3][A]</td>
<td>u_dds_2/abs_diff_27_s5/I1</td>
</tr>
<tr>
<td>4.562</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C58[3][A]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s5/F</td>
</tr>
<tr>
<td>4.754</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[1][B]</td>
<td>u_dds_2/abs_diff_27_s1/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R23C59[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_27_s1/F</td>
</tr>
<tr>
<td>5.383</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C59[0][B]</td>
<td>u_dds_2/abs_diff_26_s2/I0</td>
</tr>
<tr>
<td>5.645</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C59[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_26_s2/F</td>
</tr>
<tr>
<td>5.808</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C59[2][A]</td>
<td>u_dds_2/abs_diff_24_s0/I2</td>
</tr>
<tr>
<td>6.269</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C59[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/abs_diff_24_s0/F</td>
</tr>
<tr>
<td>7.090</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB60[B]</td>
<td style=" font-weight:bold;">u_dds_2/ramp_wave_dout_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.622</td>
<td>1.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB60[B]</td>
<td>u_dds_2/ramp_wave_dout_6_s0/CLK</td>
</tr>
<tr>
<td>7.558</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB60[B]</td>
<td>u_dds_2/ramp_wave_dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.970, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.168, 48.831%; route: 1.889, 42.551%; tC2Q: 0.382, 8.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.940, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.564</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C61[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.582</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][A]</td>
<td>u_dds_1/n38_s/I1</td>
</tr>
<tr>
<td>4.074</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n38_s/COUT</td>
</tr>
<tr>
<td>4.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][B]</td>
<td>u_dds_1/n37_s/CIN</td>
</tr>
<tr>
<td>4.124</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n37_s/COUT</td>
</tr>
<tr>
<td>4.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][A]</td>
<td>u_dds_1/n36_s/CIN</td>
</tr>
<tr>
<td>4.174</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>4.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>4.224</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>4.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>4.274</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>4.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>4.324</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>4.324</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>4.374</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>4.374</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>4.424</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>4.424</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>4.524</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>4.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>4.574</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>4.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>4.624</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>4.624</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>4.674</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>4.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>4.724</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>4.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>4.774</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>4.774</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>4.824</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>4.874</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>4.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>4.924</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>4.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>4.974</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>4.974</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>5.024</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>5.024</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>5.074</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>5.124</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>5.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][A]</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>5.174</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n16_s/COUT</td>
</tr>
<tr>
<td>5.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][B]</td>
<td>u_dds_1/n15_s/CIN</td>
</tr>
<tr>
<td>5.224</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n15_s/COUT</td>
</tr>
<tr>
<td>5.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][A]</td>
<td>u_dds_1/n14_s/CIN</td>
</tr>
<tr>
<td>5.274</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n14_s/COUT</td>
</tr>
<tr>
<td>5.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][B]</td>
<td>u_dds_1/n13_s/CIN</td>
</tr>
<tr>
<td>5.324</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n13_s/COUT</td>
</tr>
<tr>
<td>5.324</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][A]</td>
<td>u_dds_1/n12_s/CIN</td>
</tr>
<tr>
<td>5.374</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n12_s/COUT</td>
</tr>
<tr>
<td>5.374</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][B]</td>
<td>u_dds_1/n11_s/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n11_s/COUT</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][A]</td>
<td>u_dds_1/n10_s/CIN</td>
</tr>
<tr>
<td>5.474</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n10_s/COUT</td>
</tr>
<tr>
<td>5.474</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][B]</td>
<td>u_dds_1/n9_s/CIN</td>
</tr>
<tr>
<td>5.524</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n9_s/COUT</td>
</tr>
<tr>
<td>5.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][A]</td>
<td>u_dds_1/n8_s/CIN</td>
</tr>
<tr>
<td>5.768</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n8_s/SUM</td>
</tr>
<tr>
<td>5.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C67[0][A]</td>
<td>u_dds_1/phase_acc_31_s0/CLK</td>
</tr>
<tr>
<td>7.564</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C67[0][A]</td>
<td>u_dds_1/phase_acc_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.186, 70.213%; route: 0.545, 17.503%; tC2Q: 0.382, 12.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C61[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.582</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][A]</td>
<td>u_dds_1/n38_s/I1</td>
</tr>
<tr>
<td>4.074</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n38_s/COUT</td>
</tr>
<tr>
<td>4.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][B]</td>
<td>u_dds_1/n37_s/CIN</td>
</tr>
<tr>
<td>4.124</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n37_s/COUT</td>
</tr>
<tr>
<td>4.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][A]</td>
<td>u_dds_1/n36_s/CIN</td>
</tr>
<tr>
<td>4.174</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>4.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>4.224</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>4.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>4.274</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>4.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>4.324</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>4.324</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>4.374</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>4.374</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>4.424</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>4.424</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>4.524</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>4.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>4.574</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>4.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>4.624</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>4.624</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>4.674</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>4.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>4.724</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>4.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>4.774</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>4.774</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>4.824</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>4.874</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>4.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>4.924</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>4.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>4.974</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>4.974</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>5.024</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>5.024</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>5.074</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>5.124</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>5.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][A]</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>5.174</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n16_s/COUT</td>
</tr>
<tr>
<td>5.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][B]</td>
<td>u_dds_1/n15_s/CIN</td>
</tr>
<tr>
<td>5.224</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n15_s/COUT</td>
</tr>
<tr>
<td>5.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][A]</td>
<td>u_dds_1/n14_s/CIN</td>
</tr>
<tr>
<td>5.274</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n14_s/COUT</td>
</tr>
<tr>
<td>5.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][B]</td>
<td>u_dds_1/n13_s/CIN</td>
</tr>
<tr>
<td>5.324</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n13_s/COUT</td>
</tr>
<tr>
<td>5.324</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][A]</td>
<td>u_dds_1/n12_s/CIN</td>
</tr>
<tr>
<td>5.374</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n12_s/COUT</td>
</tr>
<tr>
<td>5.374</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][B]</td>
<td>u_dds_1/n11_s/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n11_s/COUT</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][A]</td>
<td>u_dds_1/n10_s/CIN</td>
</tr>
<tr>
<td>5.474</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n10_s/COUT</td>
</tr>
<tr>
<td>5.474</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][B]</td>
<td>u_dds_1/n9_s/CIN</td>
</tr>
<tr>
<td>5.771</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n9_s/SUM</td>
</tr>
<tr>
<td>5.771</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.637</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][B]</td>
<td>u_dds_1/phase_acc_30_s0/CLK</td>
</tr>
<tr>
<td>7.574</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C66[2][B]</td>
<td>u_dds_1/phase_acc_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.189, 70.237%; route: 0.545, 17.489%; tC2Q: 0.382, 12.274%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C61[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.582</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][A]</td>
<td>u_dds_1/n38_s/I1</td>
</tr>
<tr>
<td>4.074</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n38_s/COUT</td>
</tr>
<tr>
<td>4.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][B]</td>
<td>u_dds_1/n37_s/CIN</td>
</tr>
<tr>
<td>4.124</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n37_s/COUT</td>
</tr>
<tr>
<td>4.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][A]</td>
<td>u_dds_1/n36_s/CIN</td>
</tr>
<tr>
<td>4.174</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>4.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>4.224</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>4.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>4.274</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>4.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>4.324</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>4.324</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>4.374</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>4.374</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>4.424</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>4.424</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>4.524</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>4.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>4.574</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>4.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>4.624</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>4.624</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>4.674</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>4.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>4.724</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>4.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>4.774</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>4.774</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>4.824</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>4.874</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>4.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>4.924</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>4.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>4.974</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>4.974</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>5.024</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>5.024</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>5.074</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>5.124</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>5.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][A]</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>5.174</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n16_s/COUT</td>
</tr>
<tr>
<td>5.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][B]</td>
<td>u_dds_1/n15_s/CIN</td>
</tr>
<tr>
<td>5.224</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n15_s/COUT</td>
</tr>
<tr>
<td>5.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][A]</td>
<td>u_dds_1/n14_s/CIN</td>
</tr>
<tr>
<td>5.274</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n14_s/COUT</td>
</tr>
<tr>
<td>5.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][B]</td>
<td>u_dds_1/n13_s/CIN</td>
</tr>
<tr>
<td>5.324</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n13_s/COUT</td>
</tr>
<tr>
<td>5.324</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][A]</td>
<td>u_dds_1/n12_s/CIN</td>
</tr>
<tr>
<td>5.374</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n12_s/COUT</td>
</tr>
<tr>
<td>5.374</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][B]</td>
<td>u_dds_1/n11_s/CIN</td>
</tr>
<tr>
<td>5.671</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n11_s/SUM</td>
</tr>
<tr>
<td>5.671</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.637</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][B]</td>
<td>u_dds_1/phase_acc_28_s0/CLK</td>
</tr>
<tr>
<td>7.574</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C66[1][B]</td>
<td>u_dds_1/phase_acc_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.089, 69.250%; route: 0.545, 18.069%; tC2Q: 0.382, 12.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C61[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.582</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][A]</td>
<td>u_dds_1/n38_s/I1</td>
</tr>
<tr>
<td>4.074</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n38_s/COUT</td>
</tr>
<tr>
<td>4.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][B]</td>
<td>u_dds_1/n37_s/CIN</td>
</tr>
<tr>
<td>4.124</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n37_s/COUT</td>
</tr>
<tr>
<td>4.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][A]</td>
<td>u_dds_1/n36_s/CIN</td>
</tr>
<tr>
<td>4.174</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>4.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>4.224</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>4.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>4.274</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>4.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>4.324</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>4.324</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>4.374</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>4.374</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>4.424</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>4.424</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>4.524</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>4.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>4.574</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>4.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>4.624</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>4.624</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>4.674</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>4.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>4.724</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>4.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>4.774</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>4.774</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>4.824</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>4.874</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>4.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>4.924</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>4.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>4.974</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>4.974</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>5.024</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>5.024</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>5.074</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>5.124</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>5.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][A]</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>5.174</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n16_s/COUT</td>
</tr>
<tr>
<td>5.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][B]</td>
<td>u_dds_1/n15_s/CIN</td>
</tr>
<tr>
<td>5.224</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n15_s/COUT</td>
</tr>
<tr>
<td>5.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][A]</td>
<td>u_dds_1/n14_s/CIN</td>
</tr>
<tr>
<td>5.274</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n14_s/COUT</td>
</tr>
<tr>
<td>5.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][B]</td>
<td>u_dds_1/n13_s/CIN</td>
</tr>
<tr>
<td>5.324</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n13_s/COUT</td>
</tr>
<tr>
<td>5.324</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][A]</td>
<td>u_dds_1/n12_s/CIN</td>
</tr>
<tr>
<td>5.374</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n12_s/COUT</td>
</tr>
<tr>
<td>5.374</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][B]</td>
<td>u_dds_1/n11_s/CIN</td>
</tr>
<tr>
<td>5.424</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n11_s/COUT</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][A]</td>
<td>u_dds_1/n10_s/CIN</td>
</tr>
<tr>
<td>5.668</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n10_s/SUM</td>
</tr>
<tr>
<td>5.668</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.637</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][A]</td>
<td>u_dds_1/phase_acc_29_s0/CLK</td>
</tr>
<tr>
<td>7.574</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C66[2][A]</td>
<td>u_dds_1/phase_acc_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.086, 69.224%; route: 0.545, 18.084%; tC2Q: 0.382, 12.692%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C61[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.427</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[0][A]</td>
<td>u_dds_2/n38_s/I1</td>
</tr>
<tr>
<td>3.919</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n38_s/COUT</td>
</tr>
<tr>
<td>3.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[0][B]</td>
<td>u_dds_2/n37_s/CIN</td>
</tr>
<tr>
<td>3.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n37_s/COUT</td>
</tr>
<tr>
<td>3.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[1][A]</td>
<td>u_dds_2/n36_s/CIN</td>
</tr>
<tr>
<td>4.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n36_s/COUT</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[1][B]</td>
<td>u_dds_2/n35_s/CIN</td>
</tr>
<tr>
<td>4.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n35_s/COUT</td>
</tr>
<tr>
<td>4.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[2][A]</td>
<td>u_dds_2/n34_s/CIN</td>
</tr>
<tr>
<td>4.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n34_s/COUT</td>
</tr>
<tr>
<td>4.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[2][B]</td>
<td>u_dds_2/n33_s/CIN</td>
</tr>
<tr>
<td>4.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n33_s/COUT</td>
</tr>
<tr>
<td>4.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[0][A]</td>
<td>u_dds_2/n32_s/CIN</td>
</tr>
<tr>
<td>4.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n32_s/COUT</td>
</tr>
<tr>
<td>4.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[0][B]</td>
<td>u_dds_2/n31_s/CIN</td>
</tr>
<tr>
<td>4.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n31_s/COUT</td>
</tr>
<tr>
<td>4.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[1][A]</td>
<td>u_dds_2/n30_s/CIN</td>
</tr>
<tr>
<td>4.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n30_s/COUT</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[1][B]</td>
<td>u_dds_2/n29_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n29_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[2][A]</td>
<td>u_dds_2/n28_s/CIN</td>
</tr>
<tr>
<td>4.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n28_s/COUT</td>
</tr>
<tr>
<td>4.419</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[2][B]</td>
<td>u_dds_2/n27_s/CIN</td>
</tr>
<tr>
<td>4.469</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n27_s/COUT</td>
</tr>
<tr>
<td>4.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[0][A]</td>
<td>u_dds_2/n26_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n26_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[0][B]</td>
<td>u_dds_2/n25_s/CIN</td>
</tr>
<tr>
<td>4.569</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n25_s/COUT</td>
</tr>
<tr>
<td>4.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[1][A]</td>
<td>u_dds_2/n24_s/CIN</td>
</tr>
<tr>
<td>4.619</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n24_s/COUT</td>
</tr>
<tr>
<td>4.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[1][B]</td>
<td>u_dds_2/n23_s/CIN</td>
</tr>
<tr>
<td>4.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n23_s/COUT</td>
</tr>
<tr>
<td>4.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[2][A]</td>
<td>u_dds_2/n22_s/CIN</td>
</tr>
<tr>
<td>4.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n22_s/COUT</td>
</tr>
<tr>
<td>4.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[2][B]</td>
<td>u_dds_2/n21_s/CIN</td>
</tr>
<tr>
<td>4.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n21_s/COUT</td>
</tr>
<tr>
<td>4.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[0][A]</td>
<td>u_dds_2/n20_s/CIN</td>
</tr>
<tr>
<td>4.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n20_s/COUT</td>
</tr>
<tr>
<td>4.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[0][B]</td>
<td>u_dds_2/n19_s/CIN</td>
</tr>
<tr>
<td>4.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n19_s/COUT</td>
</tr>
<tr>
<td>4.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][A]</td>
<td>u_dds_2/n18_s/CIN</td>
</tr>
<tr>
<td>4.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n18_s/COUT</td>
</tr>
<tr>
<td>4.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][B]</td>
<td>u_dds_2/n17_s/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n17_s/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][A]</td>
<td>u_dds_2/n16_s/CIN</td>
</tr>
<tr>
<td>5.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n16_s/COUT</td>
</tr>
<tr>
<td>5.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][B]</td>
<td>u_dds_2/n15_s/CIN</td>
</tr>
<tr>
<td>5.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n15_s/COUT</td>
</tr>
<tr>
<td>5.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][A]</td>
<td>u_dds_2/n14_s/CIN</td>
</tr>
<tr>
<td>5.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n14_s/COUT</td>
</tr>
<tr>
<td>5.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][B]</td>
<td>u_dds_2/n13_s/CIN</td>
</tr>
<tr>
<td>5.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n13_s/COUT</td>
</tr>
<tr>
<td>5.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][A]</td>
<td>u_dds_2/n12_s/CIN</td>
</tr>
<tr>
<td>5.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n12_s/COUT</td>
</tr>
<tr>
<td>5.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][B]</td>
<td>u_dds_2/n11_s/CIN</td>
</tr>
<tr>
<td>5.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n11_s/COUT</td>
</tr>
<tr>
<td>5.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][A]</td>
<td>u_dds_2/n10_s/CIN</td>
</tr>
<tr>
<td>5.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n10_s/COUT</td>
</tr>
<tr>
<td>5.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][B]</td>
<td>u_dds_2/n9_s/CIN</td>
</tr>
<tr>
<td>5.616</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n9_s/SUM</td>
</tr>
<tr>
<td>5.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][B]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.630</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][B]</td>
<td>u_dds_2/phase_acc_30_s0/CLK</td>
</tr>
<tr>
<td>7.567</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C63[2][B]</td>
<td>u_dds_2/phase_acc_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.189, 73.913%; route: 0.390, 13.170%; tC2Q: 0.382, 12.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C61[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.427</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[0][A]</td>
<td>u_dds_2/n38_s/I1</td>
</tr>
<tr>
<td>3.919</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n38_s/COUT</td>
</tr>
<tr>
<td>3.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[0][B]</td>
<td>u_dds_2/n37_s/CIN</td>
</tr>
<tr>
<td>3.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n37_s/COUT</td>
</tr>
<tr>
<td>3.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[1][A]</td>
<td>u_dds_2/n36_s/CIN</td>
</tr>
<tr>
<td>4.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n36_s/COUT</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[1][B]</td>
<td>u_dds_2/n35_s/CIN</td>
</tr>
<tr>
<td>4.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n35_s/COUT</td>
</tr>
<tr>
<td>4.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[2][A]</td>
<td>u_dds_2/n34_s/CIN</td>
</tr>
<tr>
<td>4.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n34_s/COUT</td>
</tr>
<tr>
<td>4.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[2][B]</td>
<td>u_dds_2/n33_s/CIN</td>
</tr>
<tr>
<td>4.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n33_s/COUT</td>
</tr>
<tr>
<td>4.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[0][A]</td>
<td>u_dds_2/n32_s/CIN</td>
</tr>
<tr>
<td>4.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n32_s/COUT</td>
</tr>
<tr>
<td>4.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[0][B]</td>
<td>u_dds_2/n31_s/CIN</td>
</tr>
<tr>
<td>4.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n31_s/COUT</td>
</tr>
<tr>
<td>4.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[1][A]</td>
<td>u_dds_2/n30_s/CIN</td>
</tr>
<tr>
<td>4.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n30_s/COUT</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[1][B]</td>
<td>u_dds_2/n29_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n29_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[2][A]</td>
<td>u_dds_2/n28_s/CIN</td>
</tr>
<tr>
<td>4.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n28_s/COUT</td>
</tr>
<tr>
<td>4.419</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[2][B]</td>
<td>u_dds_2/n27_s/CIN</td>
</tr>
<tr>
<td>4.469</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n27_s/COUT</td>
</tr>
<tr>
<td>4.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[0][A]</td>
<td>u_dds_2/n26_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n26_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[0][B]</td>
<td>u_dds_2/n25_s/CIN</td>
</tr>
<tr>
<td>4.569</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n25_s/COUT</td>
</tr>
<tr>
<td>4.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[1][A]</td>
<td>u_dds_2/n24_s/CIN</td>
</tr>
<tr>
<td>4.619</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n24_s/COUT</td>
</tr>
<tr>
<td>4.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[1][B]</td>
<td>u_dds_2/n23_s/CIN</td>
</tr>
<tr>
<td>4.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n23_s/COUT</td>
</tr>
<tr>
<td>4.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[2][A]</td>
<td>u_dds_2/n22_s/CIN</td>
</tr>
<tr>
<td>4.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n22_s/COUT</td>
</tr>
<tr>
<td>4.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[2][B]</td>
<td>u_dds_2/n21_s/CIN</td>
</tr>
<tr>
<td>4.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n21_s/COUT</td>
</tr>
<tr>
<td>4.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[0][A]</td>
<td>u_dds_2/n20_s/CIN</td>
</tr>
<tr>
<td>4.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n20_s/COUT</td>
</tr>
<tr>
<td>4.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[0][B]</td>
<td>u_dds_2/n19_s/CIN</td>
</tr>
<tr>
<td>4.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n19_s/COUT</td>
</tr>
<tr>
<td>4.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][A]</td>
<td>u_dds_2/n18_s/CIN</td>
</tr>
<tr>
<td>4.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n18_s/COUT</td>
</tr>
<tr>
<td>4.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][B]</td>
<td>u_dds_2/n17_s/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n17_s/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][A]</td>
<td>u_dds_2/n16_s/CIN</td>
</tr>
<tr>
<td>5.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n16_s/COUT</td>
</tr>
<tr>
<td>5.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][B]</td>
<td>u_dds_2/n15_s/CIN</td>
</tr>
<tr>
<td>5.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n15_s/COUT</td>
</tr>
<tr>
<td>5.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][A]</td>
<td>u_dds_2/n14_s/CIN</td>
</tr>
<tr>
<td>5.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n14_s/COUT</td>
</tr>
<tr>
<td>5.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][B]</td>
<td>u_dds_2/n13_s/CIN</td>
</tr>
<tr>
<td>5.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n13_s/COUT</td>
</tr>
<tr>
<td>5.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][A]</td>
<td>u_dds_2/n12_s/CIN</td>
</tr>
<tr>
<td>5.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n12_s/COUT</td>
</tr>
<tr>
<td>5.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][B]</td>
<td>u_dds_2/n11_s/CIN</td>
</tr>
<tr>
<td>5.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n11_s/COUT</td>
</tr>
<tr>
<td>5.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][A]</td>
<td>u_dds_2/n10_s/CIN</td>
</tr>
<tr>
<td>5.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n10_s/COUT</td>
</tr>
<tr>
<td>5.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][B]</td>
<td>u_dds_2/n9_s/CIN</td>
</tr>
<tr>
<td>5.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n9_s/COUT</td>
</tr>
<tr>
<td>5.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C64[0][A]</td>
<td>u_dds_2/n8_s/CIN</td>
</tr>
<tr>
<td>5.613</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n8_s/SUM</td>
</tr>
<tr>
<td>5.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.640</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][A]</td>
<td>u_dds_2/phase_acc_31_s0/CLK</td>
</tr>
<tr>
<td>7.576</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C64[0][A]</td>
<td>u_dds_2/phase_acc_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.186, 73.891%; route: 0.390, 13.181%; tC2Q: 0.382, 12.928%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C61[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.582</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][A]</td>
<td>u_dds_1/n38_s/I1</td>
</tr>
<tr>
<td>4.074</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n38_s/COUT</td>
</tr>
<tr>
<td>4.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][B]</td>
<td>u_dds_1/n37_s/CIN</td>
</tr>
<tr>
<td>4.124</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n37_s/COUT</td>
</tr>
<tr>
<td>4.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][A]</td>
<td>u_dds_1/n36_s/CIN</td>
</tr>
<tr>
<td>4.174</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>4.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>4.224</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>4.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>4.274</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>4.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>4.324</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>4.324</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>4.374</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>4.374</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>4.424</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>4.424</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>4.524</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>4.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>4.574</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>4.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>4.624</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>4.624</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>4.674</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>4.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>4.724</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>4.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>4.774</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>4.774</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>4.824</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>4.874</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>4.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>4.924</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>4.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>4.974</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>4.974</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>5.024</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>5.024</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>5.074</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>5.124</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>5.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][A]</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>5.174</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n16_s/COUT</td>
</tr>
<tr>
<td>5.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][B]</td>
<td>u_dds_1/n15_s/CIN</td>
</tr>
<tr>
<td>5.224</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n15_s/COUT</td>
</tr>
<tr>
<td>5.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][A]</td>
<td>u_dds_1/n14_s/CIN</td>
</tr>
<tr>
<td>5.274</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n14_s/COUT</td>
</tr>
<tr>
<td>5.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][B]</td>
<td>u_dds_1/n13_s/CIN</td>
</tr>
<tr>
<td>5.571</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n13_s/SUM</td>
</tr>
<tr>
<td>5.571</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.637</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][B]</td>
<td>u_dds_1/phase_acc_26_s0/CLK</td>
</tr>
<tr>
<td>7.574</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C66[0][B]</td>
<td>u_dds_1/phase_acc_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.989, 68.195%; route: 0.545, 18.688%; tC2Q: 0.382, 13.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C61[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.582</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][A]</td>
<td>u_dds_1/n38_s/I1</td>
</tr>
<tr>
<td>4.074</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n38_s/COUT</td>
</tr>
<tr>
<td>4.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][B]</td>
<td>u_dds_1/n37_s/CIN</td>
</tr>
<tr>
<td>4.124</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n37_s/COUT</td>
</tr>
<tr>
<td>4.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][A]</td>
<td>u_dds_1/n36_s/CIN</td>
</tr>
<tr>
<td>4.174</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>4.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>4.224</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>4.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>4.274</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>4.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>4.324</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>4.324</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>4.374</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>4.374</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>4.424</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>4.424</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>4.524</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>4.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>4.574</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>4.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>4.624</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>4.624</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>4.674</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>4.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>4.724</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>4.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>4.774</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>4.774</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>4.824</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>4.874</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>4.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>4.924</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>4.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>4.974</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>4.974</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>5.024</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>5.024</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>5.074</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>5.124</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>5.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][A]</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>5.174</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n16_s/COUT</td>
</tr>
<tr>
<td>5.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][B]</td>
<td>u_dds_1/n15_s/CIN</td>
</tr>
<tr>
<td>5.224</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n15_s/COUT</td>
</tr>
<tr>
<td>5.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][A]</td>
<td>u_dds_1/n14_s/CIN</td>
</tr>
<tr>
<td>5.274</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n14_s/COUT</td>
</tr>
<tr>
<td>5.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][B]</td>
<td>u_dds_1/n13_s/CIN</td>
</tr>
<tr>
<td>5.324</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n13_s/COUT</td>
</tr>
<tr>
<td>5.324</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[1][A]</td>
<td>u_dds_1/n12_s/CIN</td>
</tr>
<tr>
<td>5.568</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n12_s/SUM</td>
</tr>
<tr>
<td>5.568</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.637</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td>u_dds_1/phase_acc_27_s0/CLK</td>
</tr>
<tr>
<td>7.574</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C66[1][A]</td>
<td>u_dds_1/phase_acc_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.986, 68.168%; route: 0.545, 18.704%; tC2Q: 0.382, 13.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C61[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.427</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[0][A]</td>
<td>u_dds_2/n38_s/I1</td>
</tr>
<tr>
<td>3.919</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n38_s/COUT</td>
</tr>
<tr>
<td>3.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[0][B]</td>
<td>u_dds_2/n37_s/CIN</td>
</tr>
<tr>
<td>3.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n37_s/COUT</td>
</tr>
<tr>
<td>3.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[1][A]</td>
<td>u_dds_2/n36_s/CIN</td>
</tr>
<tr>
<td>4.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n36_s/COUT</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[1][B]</td>
<td>u_dds_2/n35_s/CIN</td>
</tr>
<tr>
<td>4.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n35_s/COUT</td>
</tr>
<tr>
<td>4.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[2][A]</td>
<td>u_dds_2/n34_s/CIN</td>
</tr>
<tr>
<td>4.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n34_s/COUT</td>
</tr>
<tr>
<td>4.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[2][B]</td>
<td>u_dds_2/n33_s/CIN</td>
</tr>
<tr>
<td>4.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n33_s/COUT</td>
</tr>
<tr>
<td>4.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[0][A]</td>
<td>u_dds_2/n32_s/CIN</td>
</tr>
<tr>
<td>4.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n32_s/COUT</td>
</tr>
<tr>
<td>4.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[0][B]</td>
<td>u_dds_2/n31_s/CIN</td>
</tr>
<tr>
<td>4.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n31_s/COUT</td>
</tr>
<tr>
<td>4.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[1][A]</td>
<td>u_dds_2/n30_s/CIN</td>
</tr>
<tr>
<td>4.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n30_s/COUT</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[1][B]</td>
<td>u_dds_2/n29_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n29_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[2][A]</td>
<td>u_dds_2/n28_s/CIN</td>
</tr>
<tr>
<td>4.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n28_s/COUT</td>
</tr>
<tr>
<td>4.419</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[2][B]</td>
<td>u_dds_2/n27_s/CIN</td>
</tr>
<tr>
<td>4.469</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n27_s/COUT</td>
</tr>
<tr>
<td>4.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[0][A]</td>
<td>u_dds_2/n26_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n26_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[0][B]</td>
<td>u_dds_2/n25_s/CIN</td>
</tr>
<tr>
<td>4.569</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n25_s/COUT</td>
</tr>
<tr>
<td>4.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[1][A]</td>
<td>u_dds_2/n24_s/CIN</td>
</tr>
<tr>
<td>4.619</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n24_s/COUT</td>
</tr>
<tr>
<td>4.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[1][B]</td>
<td>u_dds_2/n23_s/CIN</td>
</tr>
<tr>
<td>4.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n23_s/COUT</td>
</tr>
<tr>
<td>4.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[2][A]</td>
<td>u_dds_2/n22_s/CIN</td>
</tr>
<tr>
<td>4.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n22_s/COUT</td>
</tr>
<tr>
<td>4.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[2][B]</td>
<td>u_dds_2/n21_s/CIN</td>
</tr>
<tr>
<td>4.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n21_s/COUT</td>
</tr>
<tr>
<td>4.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[0][A]</td>
<td>u_dds_2/n20_s/CIN</td>
</tr>
<tr>
<td>4.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n20_s/COUT</td>
</tr>
<tr>
<td>4.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[0][B]</td>
<td>u_dds_2/n19_s/CIN</td>
</tr>
<tr>
<td>4.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n19_s/COUT</td>
</tr>
<tr>
<td>4.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][A]</td>
<td>u_dds_2/n18_s/CIN</td>
</tr>
<tr>
<td>4.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n18_s/COUT</td>
</tr>
<tr>
<td>4.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][B]</td>
<td>u_dds_2/n17_s/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n17_s/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][A]</td>
<td>u_dds_2/n16_s/CIN</td>
</tr>
<tr>
<td>5.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n16_s/COUT</td>
</tr>
<tr>
<td>5.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][B]</td>
<td>u_dds_2/n15_s/CIN</td>
</tr>
<tr>
<td>5.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n15_s/COUT</td>
</tr>
<tr>
<td>5.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][A]</td>
<td>u_dds_2/n14_s/CIN</td>
</tr>
<tr>
<td>5.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n14_s/COUT</td>
</tr>
<tr>
<td>5.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][B]</td>
<td>u_dds_2/n13_s/CIN</td>
</tr>
<tr>
<td>5.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n13_s/COUT</td>
</tr>
<tr>
<td>5.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][A]</td>
<td>u_dds_2/n12_s/CIN</td>
</tr>
<tr>
<td>5.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n12_s/COUT</td>
</tr>
<tr>
<td>5.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][B]</td>
<td>u_dds_2/n11_s/CIN</td>
</tr>
<tr>
<td>5.516</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n11_s/SUM</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][B]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.630</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][B]</td>
<td>u_dds_2/phase_acc_28_s0/CLK</td>
</tr>
<tr>
<td>7.567</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C63[1][B]</td>
<td>u_dds_2/phase_acc_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.089, 73.001%; route: 0.390, 13.630%; tC2Q: 0.382, 13.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C61[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.427</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[0][A]</td>
<td>u_dds_2/n38_s/I1</td>
</tr>
<tr>
<td>3.919</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n38_s/COUT</td>
</tr>
<tr>
<td>3.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[0][B]</td>
<td>u_dds_2/n37_s/CIN</td>
</tr>
<tr>
<td>3.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n37_s/COUT</td>
</tr>
<tr>
<td>3.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[1][A]</td>
<td>u_dds_2/n36_s/CIN</td>
</tr>
<tr>
<td>4.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n36_s/COUT</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[1][B]</td>
<td>u_dds_2/n35_s/CIN</td>
</tr>
<tr>
<td>4.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n35_s/COUT</td>
</tr>
<tr>
<td>4.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[2][A]</td>
<td>u_dds_2/n34_s/CIN</td>
</tr>
<tr>
<td>4.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n34_s/COUT</td>
</tr>
<tr>
<td>4.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[2][B]</td>
<td>u_dds_2/n33_s/CIN</td>
</tr>
<tr>
<td>4.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n33_s/COUT</td>
</tr>
<tr>
<td>4.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[0][A]</td>
<td>u_dds_2/n32_s/CIN</td>
</tr>
<tr>
<td>4.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n32_s/COUT</td>
</tr>
<tr>
<td>4.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[0][B]</td>
<td>u_dds_2/n31_s/CIN</td>
</tr>
<tr>
<td>4.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n31_s/COUT</td>
</tr>
<tr>
<td>4.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[1][A]</td>
<td>u_dds_2/n30_s/CIN</td>
</tr>
<tr>
<td>4.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n30_s/COUT</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[1][B]</td>
<td>u_dds_2/n29_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n29_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[2][A]</td>
<td>u_dds_2/n28_s/CIN</td>
</tr>
<tr>
<td>4.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n28_s/COUT</td>
</tr>
<tr>
<td>4.419</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[2][B]</td>
<td>u_dds_2/n27_s/CIN</td>
</tr>
<tr>
<td>4.469</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n27_s/COUT</td>
</tr>
<tr>
<td>4.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[0][A]</td>
<td>u_dds_2/n26_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n26_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[0][B]</td>
<td>u_dds_2/n25_s/CIN</td>
</tr>
<tr>
<td>4.569</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n25_s/COUT</td>
</tr>
<tr>
<td>4.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[1][A]</td>
<td>u_dds_2/n24_s/CIN</td>
</tr>
<tr>
<td>4.619</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n24_s/COUT</td>
</tr>
<tr>
<td>4.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[1][B]</td>
<td>u_dds_2/n23_s/CIN</td>
</tr>
<tr>
<td>4.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n23_s/COUT</td>
</tr>
<tr>
<td>4.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[2][A]</td>
<td>u_dds_2/n22_s/CIN</td>
</tr>
<tr>
<td>4.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n22_s/COUT</td>
</tr>
<tr>
<td>4.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[2][B]</td>
<td>u_dds_2/n21_s/CIN</td>
</tr>
<tr>
<td>4.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n21_s/COUT</td>
</tr>
<tr>
<td>4.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[0][A]</td>
<td>u_dds_2/n20_s/CIN</td>
</tr>
<tr>
<td>4.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n20_s/COUT</td>
</tr>
<tr>
<td>4.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[0][B]</td>
<td>u_dds_2/n19_s/CIN</td>
</tr>
<tr>
<td>4.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n19_s/COUT</td>
</tr>
<tr>
<td>4.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][A]</td>
<td>u_dds_2/n18_s/CIN</td>
</tr>
<tr>
<td>4.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n18_s/COUT</td>
</tr>
<tr>
<td>4.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][B]</td>
<td>u_dds_2/n17_s/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n17_s/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][A]</td>
<td>u_dds_2/n16_s/CIN</td>
</tr>
<tr>
<td>5.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n16_s/COUT</td>
</tr>
<tr>
<td>5.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][B]</td>
<td>u_dds_2/n15_s/CIN</td>
</tr>
<tr>
<td>5.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n15_s/COUT</td>
</tr>
<tr>
<td>5.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][A]</td>
<td>u_dds_2/n14_s/CIN</td>
</tr>
<tr>
<td>5.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n14_s/COUT</td>
</tr>
<tr>
<td>5.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][B]</td>
<td>u_dds_2/n13_s/CIN</td>
</tr>
<tr>
<td>5.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n13_s/COUT</td>
</tr>
<tr>
<td>5.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][A]</td>
<td>u_dds_2/n12_s/CIN</td>
</tr>
<tr>
<td>5.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n12_s/COUT</td>
</tr>
<tr>
<td>5.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][B]</td>
<td>u_dds_2/n11_s/CIN</td>
</tr>
<tr>
<td>5.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n11_s/COUT</td>
</tr>
<tr>
<td>5.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][A]</td>
<td>u_dds_2/n10_s/CIN</td>
</tr>
<tr>
<td>5.513</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n10_s/SUM</td>
</tr>
<tr>
<td>5.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.630</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][A]</td>
<td>u_dds_2/phase_acc_29_s0/CLK</td>
</tr>
<tr>
<td>7.567</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C63[2][A]</td>
<td>u_dds_2/phase_acc_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.086, 72.978%; route: 0.390, 13.642%; tC2Q: 0.382, 13.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C61[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.582</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][A]</td>
<td>u_dds_1/n38_s/I1</td>
</tr>
<tr>
<td>4.074</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n38_s/COUT</td>
</tr>
<tr>
<td>4.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][B]</td>
<td>u_dds_1/n37_s/CIN</td>
</tr>
<tr>
<td>4.124</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n37_s/COUT</td>
</tr>
<tr>
<td>4.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][A]</td>
<td>u_dds_1/n36_s/CIN</td>
</tr>
<tr>
<td>4.174</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>4.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>4.224</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>4.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>4.274</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>4.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>4.324</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>4.324</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>4.374</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>4.374</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>4.424</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>4.424</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>4.524</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>4.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>4.574</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>4.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>4.624</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>4.624</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>4.674</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>4.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>4.724</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>4.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>4.774</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>4.774</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>4.824</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>4.874</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>4.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>4.924</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>4.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>4.974</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>4.974</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>5.024</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>5.024</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>5.074</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>5.124</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>5.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][A]</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>5.174</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n16_s/COUT</td>
</tr>
<tr>
<td>5.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][B]</td>
<td>u_dds_1/n15_s/CIN</td>
</tr>
<tr>
<td>5.224</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n15_s/COUT</td>
</tr>
<tr>
<td>5.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C66[0][A]</td>
<td>u_dds_1/n14_s/CIN</td>
</tr>
<tr>
<td>5.468</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n14_s/SUM</td>
</tr>
<tr>
<td>5.468</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.637</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][A]</td>
<td>u_dds_1/phase_acc_25_s0/CLK</td>
</tr>
<tr>
<td>7.574</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C66[0][A]</td>
<td>u_dds_1/phase_acc_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.886, 67.037%; route: 0.545, 19.369%; tC2Q: 0.382, 13.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C61[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.582</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][A]</td>
<td>u_dds_1/n38_s/I1</td>
</tr>
<tr>
<td>4.074</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n38_s/COUT</td>
</tr>
<tr>
<td>4.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][B]</td>
<td>u_dds_1/n37_s/CIN</td>
</tr>
<tr>
<td>4.124</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n37_s/COUT</td>
</tr>
<tr>
<td>4.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][A]</td>
<td>u_dds_1/n36_s/CIN</td>
</tr>
<tr>
<td>4.174</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>4.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>4.224</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>4.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>4.274</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>4.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>4.324</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>4.324</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>4.374</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>4.374</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>4.424</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>4.424</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>4.524</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>4.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>4.574</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>4.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>4.624</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>4.624</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>4.674</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>4.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>4.724</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>4.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>4.774</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>4.774</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>4.824</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>4.874</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>4.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>4.924</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>4.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>4.974</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>4.974</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>5.024</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>5.024</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>5.074</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>5.124</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>5.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][A]</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>5.174</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n16_s/COUT</td>
</tr>
<tr>
<td>5.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[2][B]</td>
<td>u_dds_1/n15_s/CIN</td>
</tr>
<tr>
<td>5.471</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n15_s/SUM</td>
</tr>
<tr>
<td>5.471</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.647</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[2][B]</td>
<td>u_dds_1/phase_acc_24_s0/CLK</td>
</tr>
<tr>
<td>7.583</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C65[2][B]</td>
<td>u_dds_1/phase_acc_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.889, 67.066%; route: 0.545, 19.352%; tC2Q: 0.382, 13.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C61[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.427</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[0][A]</td>
<td>u_dds_2/n38_s/I1</td>
</tr>
<tr>
<td>3.919</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n38_s/COUT</td>
</tr>
<tr>
<td>3.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[0][B]</td>
<td>u_dds_2/n37_s/CIN</td>
</tr>
<tr>
<td>3.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n37_s/COUT</td>
</tr>
<tr>
<td>3.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[1][A]</td>
<td>u_dds_2/n36_s/CIN</td>
</tr>
<tr>
<td>4.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n36_s/COUT</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[1][B]</td>
<td>u_dds_2/n35_s/CIN</td>
</tr>
<tr>
<td>4.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n35_s/COUT</td>
</tr>
<tr>
<td>4.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[2][A]</td>
<td>u_dds_2/n34_s/CIN</td>
</tr>
<tr>
<td>4.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n34_s/COUT</td>
</tr>
<tr>
<td>4.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[2][B]</td>
<td>u_dds_2/n33_s/CIN</td>
</tr>
<tr>
<td>4.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n33_s/COUT</td>
</tr>
<tr>
<td>4.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[0][A]</td>
<td>u_dds_2/n32_s/CIN</td>
</tr>
<tr>
<td>4.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n32_s/COUT</td>
</tr>
<tr>
<td>4.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[0][B]</td>
<td>u_dds_2/n31_s/CIN</td>
</tr>
<tr>
<td>4.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n31_s/COUT</td>
</tr>
<tr>
<td>4.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[1][A]</td>
<td>u_dds_2/n30_s/CIN</td>
</tr>
<tr>
<td>4.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n30_s/COUT</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[1][B]</td>
<td>u_dds_2/n29_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n29_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[2][A]</td>
<td>u_dds_2/n28_s/CIN</td>
</tr>
<tr>
<td>4.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n28_s/COUT</td>
</tr>
<tr>
<td>4.419</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[2][B]</td>
<td>u_dds_2/n27_s/CIN</td>
</tr>
<tr>
<td>4.469</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n27_s/COUT</td>
</tr>
<tr>
<td>4.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[0][A]</td>
<td>u_dds_2/n26_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n26_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[0][B]</td>
<td>u_dds_2/n25_s/CIN</td>
</tr>
<tr>
<td>4.569</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n25_s/COUT</td>
</tr>
<tr>
<td>4.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[1][A]</td>
<td>u_dds_2/n24_s/CIN</td>
</tr>
<tr>
<td>4.619</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n24_s/COUT</td>
</tr>
<tr>
<td>4.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[1][B]</td>
<td>u_dds_2/n23_s/CIN</td>
</tr>
<tr>
<td>4.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n23_s/COUT</td>
</tr>
<tr>
<td>4.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[2][A]</td>
<td>u_dds_2/n22_s/CIN</td>
</tr>
<tr>
<td>4.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n22_s/COUT</td>
</tr>
<tr>
<td>4.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[2][B]</td>
<td>u_dds_2/n21_s/CIN</td>
</tr>
<tr>
<td>4.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n21_s/COUT</td>
</tr>
<tr>
<td>4.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[0][A]</td>
<td>u_dds_2/n20_s/CIN</td>
</tr>
<tr>
<td>4.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n20_s/COUT</td>
</tr>
<tr>
<td>4.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[0][B]</td>
<td>u_dds_2/n19_s/CIN</td>
</tr>
<tr>
<td>4.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n19_s/COUT</td>
</tr>
<tr>
<td>4.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][A]</td>
<td>u_dds_2/n18_s/CIN</td>
</tr>
<tr>
<td>4.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n18_s/COUT</td>
</tr>
<tr>
<td>4.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][B]</td>
<td>u_dds_2/n17_s/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n17_s/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][A]</td>
<td>u_dds_2/n16_s/CIN</td>
</tr>
<tr>
<td>5.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n16_s/COUT</td>
</tr>
<tr>
<td>5.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][B]</td>
<td>u_dds_2/n15_s/CIN</td>
</tr>
<tr>
<td>5.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n15_s/COUT</td>
</tr>
<tr>
<td>5.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][A]</td>
<td>u_dds_2/n14_s/CIN</td>
</tr>
<tr>
<td>5.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n14_s/COUT</td>
</tr>
<tr>
<td>5.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][B]</td>
<td>u_dds_2/n13_s/CIN</td>
</tr>
<tr>
<td>5.416</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n13_s/SUM</td>
</tr>
<tr>
<td>5.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][B]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.630</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][B]</td>
<td>u_dds_2/phase_acc_26_s0/CLK</td>
</tr>
<tr>
<td>7.567</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C63[0][B]</td>
<td>u_dds_2/phase_acc_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.989, 72.024%; route: 0.390, 14.124%; tC2Q: 0.382, 13.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C61[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.427</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[0][A]</td>
<td>u_dds_2/n38_s/I1</td>
</tr>
<tr>
<td>3.919</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n38_s/COUT</td>
</tr>
<tr>
<td>3.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[0][B]</td>
<td>u_dds_2/n37_s/CIN</td>
</tr>
<tr>
<td>3.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n37_s/COUT</td>
</tr>
<tr>
<td>3.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[1][A]</td>
<td>u_dds_2/n36_s/CIN</td>
</tr>
<tr>
<td>4.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n36_s/COUT</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[1][B]</td>
<td>u_dds_2/n35_s/CIN</td>
</tr>
<tr>
<td>4.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n35_s/COUT</td>
</tr>
<tr>
<td>4.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[2][A]</td>
<td>u_dds_2/n34_s/CIN</td>
</tr>
<tr>
<td>4.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n34_s/COUT</td>
</tr>
<tr>
<td>4.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C59[2][B]</td>
<td>u_dds_2/n33_s/CIN</td>
</tr>
<tr>
<td>4.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C59[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n33_s/COUT</td>
</tr>
<tr>
<td>4.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[0][A]</td>
<td>u_dds_2/n32_s/CIN</td>
</tr>
<tr>
<td>4.219</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n32_s/COUT</td>
</tr>
<tr>
<td>4.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[0][B]</td>
<td>u_dds_2/n31_s/CIN</td>
</tr>
<tr>
<td>4.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n31_s/COUT</td>
</tr>
<tr>
<td>4.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[1][A]</td>
<td>u_dds_2/n30_s/CIN</td>
</tr>
<tr>
<td>4.319</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n30_s/COUT</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[1][B]</td>
<td>u_dds_2/n29_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n29_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[2][A]</td>
<td>u_dds_2/n28_s/CIN</td>
</tr>
<tr>
<td>4.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n28_s/COUT</td>
</tr>
<tr>
<td>4.419</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C60[2][B]</td>
<td>u_dds_2/n27_s/CIN</td>
</tr>
<tr>
<td>4.469</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C60[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n27_s/COUT</td>
</tr>
<tr>
<td>4.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[0][A]</td>
<td>u_dds_2/n26_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n26_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[0][B]</td>
<td>u_dds_2/n25_s/CIN</td>
</tr>
<tr>
<td>4.569</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n25_s/COUT</td>
</tr>
<tr>
<td>4.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[1][A]</td>
<td>u_dds_2/n24_s/CIN</td>
</tr>
<tr>
<td>4.619</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n24_s/COUT</td>
</tr>
<tr>
<td>4.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[1][B]</td>
<td>u_dds_2/n23_s/CIN</td>
</tr>
<tr>
<td>4.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n23_s/COUT</td>
</tr>
<tr>
<td>4.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[2][A]</td>
<td>u_dds_2/n22_s/CIN</td>
</tr>
<tr>
<td>4.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n22_s/COUT</td>
</tr>
<tr>
<td>4.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[2][B]</td>
<td>u_dds_2/n21_s/CIN</td>
</tr>
<tr>
<td>4.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n21_s/COUT</td>
</tr>
<tr>
<td>4.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[0][A]</td>
<td>u_dds_2/n20_s/CIN</td>
</tr>
<tr>
<td>4.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n20_s/COUT</td>
</tr>
<tr>
<td>4.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[0][B]</td>
<td>u_dds_2/n19_s/CIN</td>
</tr>
<tr>
<td>4.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n19_s/COUT</td>
</tr>
<tr>
<td>4.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][A]</td>
<td>u_dds_2/n18_s/CIN</td>
</tr>
<tr>
<td>4.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n18_s/COUT</td>
</tr>
<tr>
<td>4.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[1][B]</td>
<td>u_dds_2/n17_s/CIN</td>
</tr>
<tr>
<td>4.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n17_s/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][A]</td>
<td>u_dds_2/n16_s/CIN</td>
</tr>
<tr>
<td>5.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n16_s/COUT</td>
</tr>
<tr>
<td>5.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C62[2][B]</td>
<td>u_dds_2/n15_s/CIN</td>
</tr>
<tr>
<td>5.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n15_s/COUT</td>
</tr>
<tr>
<td>5.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][A]</td>
<td>u_dds_2/n14_s/CIN</td>
</tr>
<tr>
<td>5.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n14_s/COUT</td>
</tr>
<tr>
<td>5.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[0][B]</td>
<td>u_dds_2/n13_s/CIN</td>
</tr>
<tr>
<td>5.169</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_2/n13_s/COUT</td>
</tr>
<tr>
<td>5.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][A]</td>
<td>u_dds_2/n12_s/CIN</td>
</tr>
<tr>
<td>5.413</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n12_s/SUM</td>
</tr>
<tr>
<td>5.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.630</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][A]</td>
<td>u_dds_2/phase_acc_27_s0/CLK</td>
</tr>
<tr>
<td>7.567</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C63[1][A]</td>
<td>u_dds_2/phase_acc_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.986, 71.998%; route: 0.390, 14.137%; tC2Q: 0.382, 13.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C61[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>3.582</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][A]</td>
<td>u_dds_1/n38_s/I1</td>
</tr>
<tr>
<td>4.074</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n38_s/COUT</td>
</tr>
<tr>
<td>4.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[0][B]</td>
<td>u_dds_1/n37_s/CIN</td>
</tr>
<tr>
<td>4.124</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n37_s/COUT</td>
</tr>
<tr>
<td>4.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][A]</td>
<td>u_dds_1/n36_s/CIN</td>
</tr>
<tr>
<td>4.174</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>4.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[1][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>4.224</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>4.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>4.274</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>4.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C62[2][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>4.324</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C62[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>4.324</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>4.374</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>4.374</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>4.424</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>4.424</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>4.524</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>4.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>4.574</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>4.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[2][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>4.624</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>4.624</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>4.674</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>4.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[0][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>4.724</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>4.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>4.774</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>4.774</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[1][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>4.824</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>4.874</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>4.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C64[2][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>4.924</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>4.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>4.974</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>4.974</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[0][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>5.024</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>5.024</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>5.074</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>5.371</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/SUM</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.647</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td>u_dds_1/phase_acc_22_s0/CLK</td>
</tr>
<tr>
<td>7.583</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C65[1][B]</td>
<td>u_dds_1/phase_acc_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.789, 65.854%; route: 0.545, 20.064%; tC2Q: 0.382, 14.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_dly_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[3][A]</td>
<td>u_dds_1/phase_acc_dly_23_s0/CLK</td>
</tr>
<tr>
<td>1.540</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C64[3][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_dly_23_s0/Q</td>
</tr>
<tr>
<td>1.683</td>
<td>0.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td style=" font-weight:bold;">u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.374</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td>u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td>u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.143, 49.826%; tC2Q: 0.144, 50.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C61[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>1.558</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C61[0][A]</td>
<td>u_dds_1/n39_s2/I0</td>
</tr>
<tr>
<td>1.711</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C61[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n39_s2/F</td>
</tr>
<tr>
<td>1.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C61[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C61[0][A]</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_dly_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][B]</td>
<td>u_dds_1/phase_acc_22_s0/CLK</td>
</tr>
<tr>
<td>1.544</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C65[1][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_22_s0/Q</td>
</tr>
<tr>
<td>1.773</td>
<td>0.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[3][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_dly_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[3][A]</td>
<td>u_dds_1/phase_acc_dly_22_s0/CLK</td>
</tr>
<tr>
<td>1.413</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C65[3][A]</td>
<td>u_dds_1/phase_acc_dly_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.229, 61.394%; tC2Q: 0.144, 38.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_dly_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[2][B]</td>
<td>u_dds_1/phase_acc_30_s0/CLK</td>
</tr>
<tr>
<td>1.540</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C66[2][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_30_s0/Q</td>
</tr>
<tr>
<td>1.769</td>
<td>0.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[3][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_dly_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[3][A]</td>
<td>u_dds_1/phase_acc_dly_30_s0/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C66[3][A]</td>
<td>u_dds_1/phase_acc_dly_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.229, 61.394%; tC2Q: 0.144, 38.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_dly_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.395</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C62[2][B]</td>
<td>u_dds_1/phase_acc_dly_29_s0/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C62[2][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_dly_29_s0/Q</td>
</tr>
<tr>
<td>1.770</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td style=" font-weight:bold;">u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.374</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td>u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td>u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 61.600%; tC2Q: 0.144, 38.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_dly_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.392</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C63[3][A]</td>
<td>u_dds_1/phase_acc_dly_31_s0/CLK</td>
</tr>
<tr>
<td>1.536</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C63[3][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_dly_31_s0/Q</td>
</tr>
<tr>
<td>1.773</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td style=" font-weight:bold;">u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.374</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td>u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td>u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.237, 62.205%; tC2Q: 0.144, 37.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_dly_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.394</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][B]</td>
<td>u_dds_2/phase_acc_30_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C63[2][B]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_30_s0/Q</td>
</tr>
<tr>
<td>1.782</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C62[3][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_dly_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.398</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C62[3][A]</td>
<td>u_dds_2/phase_acc_dly_30_s0/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C62[3][A]</td>
<td>u_dds_2/phase_acc_dly_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 62.887%; tC2Q: 0.144, 37.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_dly_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.398</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C60[2][A]</td>
<td>u_dds_2/phase_acc_11_s0/CLK</td>
</tr>
<tr>
<td>1.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C60[2][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_11_s0/Q</td>
</tr>
<tr>
<td>1.784</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C60[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_dly_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C60[0][A]</td>
<td>u_dds_2/phase_acc_dly_11_s0/CLK</td>
</tr>
<tr>
<td>1.413</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C60[0][A]</td>
<td>u_dds_2/phase_acc_dly_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 62.694%; tC2Q: 0.144, 37.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_dly_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.402</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C61[2][B]</td>
<td>u_dds_2/phase_acc_18_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C61[2][B]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_18_s0/Q</td>
</tr>
<tr>
<td>1.788</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_dly_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.404</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C61[0][A]</td>
<td>u_dds_2/phase_acc_dly_18_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C61[0][A]</td>
<td>u_dds_2/phase_acc_dly_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 62.694%; tC2Q: 0.144, 37.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_dly_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.402</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C61[1][A]</td>
<td>u_dds_2/phase_acc_15_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C61[1][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_15_s0/Q</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C61[3][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_dly_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.402</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C61[3][A]</td>
<td>u_dds_2/phase_acc_dly_15_s0/CLK</td>
</tr>
<tr>
<td>1.415</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C61[3][A]</td>
<td>u_dds_2/phase_acc_dly_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 62.887%; tC2Q: 0.144, 37.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_dly_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.394</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][A]</td>
<td>u_dds_2/phase_acc_27_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C63[1][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_27_s0/Q</td>
</tr>
<tr>
<td>1.782</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C63[3][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_dly_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.394</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C63[3][A]</td>
<td>u_dds_2/phase_acc_dly_27_s0/CLK</td>
</tr>
<tr>
<td>1.407</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C63[3][A]</td>
<td>u_dds_2/phase_acc_dly_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 62.887%; tC2Q: 0.144, 37.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_dly_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.394</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C59[1][A]</td>
<td>u_dds_2/phase_acc_3_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C59[1][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_3_s0/Q</td>
</tr>
<tr>
<td>1.786</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[0][B]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_dly_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.398</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[0][B]</td>
<td>u_dds_2/phase_acc_dly_3_s0/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C59[0][B]</td>
<td>u_dds_2/phase_acc_dly_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 63.265%; tC2Q: 0.144, 36.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_dly_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.398</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C60[0][A]</td>
<td>u_dds_2/phase_acc_7_s0/CLK</td>
</tr>
<tr>
<td>1.542</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C60[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_7_s0/Q</td>
</tr>
<tr>
<td>1.790</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_dly_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.401</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>u_dds_2/phase_acc_dly_7_s0/CLK</td>
</tr>
<tr>
<td>1.414</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>u_dds_2/phase_acc_dly_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 63.265%; tC2Q: 0.144, 36.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[0][A]</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>1.549</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C61[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>1.798</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[0][B]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_dly_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[0][B]</td>
<td>u_dds_2/phase_acc_dly_0_s0/CLK</td>
</tr>
<tr>
<td>1.418</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C61[0][B]</td>
<td>u_dds_2/phase_acc_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 63.265%; tC2Q: 0.144, 36.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_dly_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[3][A]</td>
<td>u_dds_1/phase_acc_dly_30_s0/CLK</td>
</tr>
<tr>
<td>1.540</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C66[3][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_dly_30_s0/Q</td>
</tr>
<tr>
<td>1.794</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td style=" font-weight:bold;">u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.374</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td>u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td>u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 63.819%; tC2Q: 0.144, 36.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td>u_dds_1/phase_acc_3_s0/CLK</td>
</tr>
<tr>
<td>1.537</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_3_s0/Q</td>
</tr>
<tr>
<td>1.540</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C62[1][A]</td>
<td>u_dds_1/n36_s/I1</td>
</tr>
<tr>
<td>1.800</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/SUM</td>
</tr>
<tr>
<td>1.800</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C62[1][A]</td>
<td>u_dds_1/phase_acc_3_s0/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C62[1][A]</td>
<td>u_dds_1/phase_acc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 64.356%; route: 0.003, 0.743%; tC2Q: 0.141, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.392</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td>u_dds_1/phase_acc_7_s0/CLK</td>
</tr>
<tr>
<td>1.533</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_7_s0/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C63[0][A]</td>
<td>u_dds_1/n32_s/I1</td>
</tr>
<tr>
<td>1.796</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/SUM</td>
</tr>
<tr>
<td>1.796</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.392</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][A]</td>
<td>u_dds_1/phase_acc_7_s0/CLK</td>
</tr>
<tr>
<td>1.405</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C63[0][A]</td>
<td>u_dds_1/phase_acc_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 64.356%; route: 0.003, 0.743%; tC2Q: 0.141, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.392</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td>u_dds_1/phase_acc_9_s0/CLK</td>
</tr>
<tr>
<td>1.533</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_9_s0/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C63[1][A]</td>
<td>u_dds_1/n30_s/I1</td>
</tr>
<tr>
<td>1.796</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/SUM</td>
</tr>
<tr>
<td>1.796</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.392</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td>u_dds_1/phase_acc_9_s0/CLK</td>
</tr>
<tr>
<td>1.405</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C63[1][A]</td>
<td>u_dds_1/phase_acc_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 64.356%; route: 0.003, 0.743%; tC2Q: 0.141, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td>u_dds_1/phase_acc_13_s0/CLK</td>
</tr>
<tr>
<td>1.537</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_13_s0/Q</td>
</tr>
<tr>
<td>1.540</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C64[0][A]</td>
<td>u_dds_1/n26_s/I1</td>
</tr>
<tr>
<td>1.800</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/SUM</td>
</tr>
<tr>
<td>1.800</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[0][A]</td>
<td>u_dds_1/phase_acc_13_s0/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C64[0][A]</td>
<td>u_dds_1/phase_acc_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 64.356%; route: 0.003, 0.743%; tC2Q: 0.141, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td>u_dds_1/phase_acc_15_s0/CLK</td>
</tr>
<tr>
<td>1.537</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_15_s0/Q</td>
</tr>
<tr>
<td>1.540</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C64[1][A]</td>
<td>u_dds_1/n24_s/I1</td>
</tr>
<tr>
<td>1.800</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/SUM</td>
</tr>
<tr>
<td>1.800</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[1][A]</td>
<td>u_dds_1/phase_acc_15_s0/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C64[1][A]</td>
<td>u_dds_1/phase_acc_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 64.356%; route: 0.003, 0.743%; tC2Q: 0.141, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td>u_dds_1/phase_acc_19_s0/CLK</td>
</tr>
<tr>
<td>1.541</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_19_s0/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C65[0][A]</td>
<td>u_dds_1/n20_s/I1</td>
</tr>
<tr>
<td>1.804</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/SUM</td>
</tr>
<tr>
<td>1.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[0][A]</td>
<td>u_dds_1/phase_acc_19_s0/CLK</td>
</tr>
<tr>
<td>1.413</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C65[0][A]</td>
<td>u_dds_1/phase_acc_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 64.356%; route: 0.003, 0.743%; tC2Q: 0.141, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td>u_dds_1/phase_acc_21_s0/CLK</td>
</tr>
<tr>
<td>1.541</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_21_s0/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C65[1][A]</td>
<td>u_dds_1/n18_s/I1</td>
</tr>
<tr>
<td>1.804</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/SUM</td>
</tr>
<tr>
<td>1.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td>u_dds_1/phase_acc_21_s0/CLK</td>
</tr>
<tr>
<td>1.413</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C65[1][A]</td>
<td>u_dds_1/phase_acc_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 64.356%; route: 0.003, 0.743%; tC2Q: 0.141, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.398</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][A]</td>
<td>u_dds_2/phase_acc_31_s0/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C64[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_31_s0/Q</td>
</tr>
<tr>
<td>1.545</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C64[0][A]</td>
<td>u_dds_2/n8_s/I1</td>
</tr>
<tr>
<td>1.805</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C64[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n8_s/SUM</td>
</tr>
<tr>
<td>1.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.398</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][A]</td>
<td>u_dds_2/phase_acc_31_s0/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C64[0][A]</td>
<td>u_dds_2/phase_acc_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.394</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C59[1][A]</td>
<td>u_dds_2/phase_acc_3_s0/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C59[1][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_3_s0/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C59[1][A]</td>
<td>u_dds_2/n36_s/I1</td>
</tr>
<tr>
<td>1.801</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C59[1][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n36_s/SUM</td>
</tr>
<tr>
<td>1.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C59[1][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.394</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C59[1][A]</td>
<td>u_dds_2/phase_acc_3_s0/CLK</td>
</tr>
<tr>
<td>1.407</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C59[1][A]</td>
<td>u_dds_2/phase_acc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.398</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C60[0][A]</td>
<td>u_dds_2/phase_acc_7_s0/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C60[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_7_s0/Q</td>
</tr>
<tr>
<td>1.545</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C60[0][A]</td>
<td>u_dds_2/n32_s/I1</td>
</tr>
<tr>
<td>1.805</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C60[0][A]</td>
<td style=" background: #97FFFF;">u_dds_2/n32_s/SUM</td>
</tr>
<tr>
<td>1.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C60[0][A]</td>
<td style=" font-weight:bold;">u_dds_2/phase_acc_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.398</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C60[0][A]</td>
<td>u_dds_2/phase_acc_7_s0/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C60[0][A]</td>
<td>u_dds_2/phase_acc_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.276</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.098</td>
<td>1.916</td>
<td>tNET</td>
<td>FF</td>
<td>u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.374</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.277</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.277</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.601</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.878</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>u_dds_1/sine_wave_mem_sine_wave_mem_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.003</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.253</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dds_2/phase_acc_dly_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.152</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>u_dds_2/phase_acc_dly_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.405</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>u_dds_2/phase_acc_dly_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.003</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.253</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dds_2/phase_acc_dly_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.152</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>u_dds_2/phase_acc_dly_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.405</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>u_dds_2/phase_acc_dly_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.003</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.253</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.152</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.405</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.004</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.254</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dds_2/phase_acc_dly_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.149</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>u_dds_2/phase_acc_dly_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.404</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>u_dds_2/phase_acc_dly_17_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.004</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.254</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dds_2/phase_acc_dly_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.149</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>u_dds_2/phase_acc_dly_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.404</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>u_dds_2/phase_acc_dly_18_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.006</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dds_2/phase_acc_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.146</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>u_dds_2/phase_acc_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.402</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>u_dds_2/phase_acc_17_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.006</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dds_2/phase_acc_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.146</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>u_dds_2/phase_acc_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.402</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>u_dds_2/phase_acc_14_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.006</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dds_2/phase_acc_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.182</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.146</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>u_dds_2/phase_acc_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.402</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>u_dds_2/phase_acc_13_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>118</td>
<td>clkout0</td>
<td>0.000</td>
<td>1.972</td>
</tr>
<tr>
<td>5</td>
<td>abs_diff_27_4</td>
<td>0.016</td>
<td>0.358</td>
</tr>
<tr>
<td>5</td>
<td>abs_diff_29_6</td>
<td>0.658</td>
<td>0.400</td>
</tr>
<tr>
<td>5</td>
<td>abs_diff_31_9</td>
<td>0.086</td>
<td>0.395</td>
</tr>
<tr>
<td>4</td>
<td>abs_diff_26_5</td>
<td>0.016</td>
<td>0.355</td>
</tr>
<tr>
<td>4</td>
<td>abs_diff_27_9</td>
<td>0.000</td>
<td>0.540</td>
</tr>
<tr>
<td>4</td>
<td>phase_acc[0]</td>
<td>1.796</td>
<td>0.545</td>
</tr>
<tr>
<td>4</td>
<td>phase_acc_dly[22]</td>
<td>0.269</td>
<td>0.165</td>
</tr>
<tr>
<td>4</td>
<td>phase_acc_dly[28]</td>
<td>0.899</td>
<td>0.335</td>
</tr>
<tr>
<td>4</td>
<td>phase_acc_dly[24]</td>
<td>1.552</td>
<td>0.352</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R23C59</td>
<td>29.17%</td>
</tr>
<tr>
<td>R22C59</td>
<td>26.39%</td>
</tr>
<tr>
<td>R22C60</td>
<td>23.61%</td>
</tr>
<tr>
<td>R22C61</td>
<td>23.61%</td>
</tr>
<tr>
<td>R24C59</td>
<td>22.22%</td>
</tr>
<tr>
<td>R20C59</td>
<td>19.44%</td>
</tr>
<tr>
<td>R20C60</td>
<td>19.44%</td>
</tr>
<tr>
<td>R23C58</td>
<td>19.44%</td>
</tr>
<tr>
<td>R25C59</td>
<td>18.06%</td>
</tr>
<tr>
<td>R22C63</td>
<td>16.67%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
