#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Nov 21 15:13:15 2021
# Process ID: 5556
# Current directory: C:/Users/asvam/vivado projects/Moore_Sequence_Detector
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9020 C:\Users\asvam\vivado projects\Moore_Sequence_Detector\Moore_Sequence_Detector.xpr
# Log file: C:/Users/asvam/vivado projects/Moore_Sequence_Detector/vivado.log
# Journal file: C:/Users/asvam/vivado projects/Moore_Sequence_Detector\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/asvam/vivado projects/Moore_Sequence_Detector/Moore_Sequence_Detector.xpr}
INFO: [Project 1-313] Project file moved from 'D:/XILINX/vivado projects/Moore_Sequence_Detector' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/asvam/vivado projects/Moore_Sequence_Detector/Moore_Sequence_Detector.gen/sources_1', nor could it be found using path 'D:/XILINX/vivado projects/Moore_Sequence_Detector/Moore_Sequence_Detector.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1133.105 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'moore_seq_det_ap_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/asvam/vivado projects/Moore_Sequence_Detector/Moore_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'moore_seq_det_ap_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/asvam/vivado projects/Moore_Sequence_Detector/Moore_Sequence_Detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj moore_seq_det_ap_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/asvam/vivado projects/Moore_Sequence_Detector/Moore_Sequence_Detector.srcs/sources_1/new/moore_seq_det_ap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moore_seq_det_ap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/asvam/vivado projects/Moore_Sequence_Detector/Moore_Sequence_Detector.srcs/sim_1/new/moore_seq_det_ap_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moore_seq_det_ap_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/asvam/vivado projects/Moore_Sequence_Detector/Moore_Sequence_Detector.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/asvam/vivado projects/Moore_Sequence_Detector/Moore_Sequence_Detector.sim/sim_1/behav/xsim'
"xelab -wto 776d713468e545a78853b868971a04b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot moore_seq_det_ap_tb_behav xil_defaultlib.moore_seq_det_ap_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 776d713468e545a78853b868971a04b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot moore_seq_det_ap_tb_behav xil_defaultlib.moore_seq_det_ap_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.moore_seq_det_ap
Compiling module xil_defaultlib.moore_seq_det_ap_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot moore_seq_det_ap_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/asvam/vivado -notrace
couldn't read file "C:/Users/asvam/vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 21 15:14:17 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1133.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/asvam/vivado projects/Moore_Sequence_Detector/Moore_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "moore_seq_det_ap_tb_behav -key {Behavioral:sim_1:Functional:moore_seq_det_ap_tb} -tclbatch {moore_seq_det_ap_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source moore_seq_det_ap_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0rst=1 in_seq=0 out=0
                   4rst=0 in_seq=0 out=0
                  20rst=0 in_seq=1 out=0
                  30rst=0 in_seq=0 out=0
                  50rst=0 in_seq=1 out=0
                  60rst=0 in_seq=0 out=0
                  70rst=0 in_seq=1 out=0
                  80rst=0 in_seq=0 out=0
                  85rst=0 in_seq=0 out=1
$finish called at time : 90 ns : File "C:/Users/asvam/vivado projects/Moore_Sequence_Detector/Moore_Sequence_Detector.srcs/sim_1/new/moore_seq_det_ap_tb.v" Line 45
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1133.105 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'moore_seq_det_ap_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1133.105 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: moore_seq_det_ap
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1533.691 ; gain = 263.125
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'moore_seq_det_ap' [C:/Users/asvam/vivado projects/Moore_Sequence_Detector/Moore_Sequence_Detector.srcs/sources_1/new/moore_seq_det_ap.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/asvam/vivado projects/Moore_Sequence_Detector/Moore_Sequence_Detector.srcs/sources_1/new/moore_seq_det_ap.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'moore_seq_det_ap' (1#1) [C:/Users/asvam/vivado projects/Moore_Sequence_Detector/Moore_Sequence_Detector.srcs/sources_1/new/moore_seq_det_ap.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1610.465 ; gain = 339.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1610.465 ; gain = 339.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1610.465 ; gain = 339.898
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1610.465 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/asvam/vivado projects/Moore_Sequence_Detector/Moore_Sequence_Detector.srcs/constrs_1/new/moore_seq_det_ap_xdc.xdc]
Finished Parsing XDC File [C:/Users/asvam/vivado projects/Moore_Sequence_Detector/Moore_Sequence_Detector.srcs/constrs_1/new/moore_seq_det_ap_xdc.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1644.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 1742.578 ; gain = 472.012
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1742.578 ; gain = 609.473
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1754.219 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2328.090 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2328.090 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2328.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2399.621 ; gain = 652.625
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_utilization -name utilization_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {C:/Users/asvam/vivado projects/One_Hot_State_Encoding_Moore_Sequence_Detector/One_Hot_State_Encoding_Moore_Sequence_Detector.xpr}
INFO: [Project 1-313] Project file moved from 'D:/XILINX/vivado projects/One_Hot_State_Encoding_Moore_Sequence_Detector' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/asvam/vivado projects/One_Hot_State_Encoding_Moore_Sequence_Detector/One_Hot_State_Encoding_Moore_Sequence_Detector.gen/sources_1', nor could it be found using path 'D:/XILINX/vivado projects/One_Hot_State_Encoding_Moore_Sequence_Detector/One_Hot_State_Encoding_Moore_Sequence_Detector.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'one_hot_moore_seq_det_ap_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/asvam/vivado projects/One_Hot_State_Encoding_Moore_Sequence_Detector/One_Hot_State_Encoding_Moore_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'one_hot_moore_seq_det_ap_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/asvam/vivado projects/One_Hot_State_Encoding_Moore_Sequence_Detector/One_Hot_State_Encoding_Moore_Sequence_Detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj one_hot_moore_seq_det_ap_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/asvam/vivado projects/One_Hot_State_Encoding_Moore_Sequence_Detector/One_Hot_State_Encoding_Moore_Sequence_Detector.srcs/sources_1/new/one_hot_moore_seq_det_ap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_hot_moore_seq_det_ap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/asvam/vivado projects/One_Hot_State_Encoding_Moore_Sequence_Detector/One_Hot_State_Encoding_Moore_Sequence_Detector.srcs/sim_1/new/one_hot_moore_seq_det_ap_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_hot_moore_seq_det_ap_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/asvam/vivado projects/One_Hot_State_Encoding_Moore_Sequence_Detector/One_Hot_State_Encoding_Moore_Sequence_Detector.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/asvam/vivado projects/One_Hot_State_Encoding_Moore_Sequence_Detector/One_Hot_State_Encoding_Moore_Sequence_Detector.sim/sim_1/behav/xsim'
"xelab -wto 94b3dce3b5a540baa7a6369034adc59b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot one_hot_moore_seq_det_ap_tb_behav xil_defaultlib.one_hot_moore_seq_det_ap_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 94b3dce3b5a540baa7a6369034adc59b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot one_hot_moore_seq_det_ap_tb_behav xil_defaultlib.one_hot_moore_seq_det_ap_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_hot_moore_seq_det_ap
Compiling module xil_defaultlib.one_hot_moore_seq_det_ap_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot one_hot_moore_seq_det_ap_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/asvam/vivado -notrace
couldn't read file "C:/Users/asvam/vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 21 15:20:38 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2487.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/asvam/vivado projects/One_Hot_State_Encoding_Moore_Sequence_Detector/One_Hot_State_Encoding_Moore_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "one_hot_moore_seq_det_ap_tb_behav -key {Behavioral:sim_1:Functional:one_hot_moore_seq_det_ap_tb} -tclbatch {one_hot_moore_seq_det_ap_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source one_hot_moore_seq_det_ap_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0rst=1 in_seq=0 out=0
                   4rst=0 in_seq=0 out=0
                  20rst=0 in_seq=1 out=0
                  30rst=0 in_seq=0 out=0
                  50rst=0 in_seq=1 out=0
                  60rst=0 in_seq=0 out=0
                  70rst=0 in_seq=1 out=0
                  80rst=0 in_seq=0 out=0
                  85rst=0 in_seq=0 out=1
$finish called at time : 90 ns : File "C:/Users/asvam/vivado projects/One_Hot_State_Encoding_Moore_Sequence_Detector/One_Hot_State_Encoding_Moore_Sequence_Detector.srcs/sim_1/new/one_hot_moore_seq_det_ap_tb.v" Line 45
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2487.746 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'one_hot_moore_seq_det_ap_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 2487.746 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: one_hot_moore_seq_det_ap
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2487.746 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'one_hot_moore_seq_det_ap' [C:/Users/asvam/vivado projects/One_Hot_State_Encoding_Moore_Sequence_Detector/One_Hot_State_Encoding_Moore_Sequence_Detector.srcs/sources_1/new/one_hot_moore_seq_det_ap.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/asvam/vivado projects/One_Hot_State_Encoding_Moore_Sequence_Detector/One_Hot_State_Encoding_Moore_Sequence_Detector.srcs/sources_1/new/one_hot_moore_seq_det_ap.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'one_hot_moore_seq_det_ap' (1#1) [C:/Users/asvam/vivado projects/One_Hot_State_Encoding_Moore_Sequence_Detector/One_Hot_State_Encoding_Moore_Sequence_Detector.srcs/sources_1/new/one_hot_moore_seq_det_ap.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2487.746 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2487.746 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2487.746 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2487.746 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2487.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2487.746 ; gain = 0.000
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2487.746 ; gain = 0.000
launch_runs synth_1 -jobs 6
[Sun Nov 21 15:23:28 2021] Launched synth_1...
Run output will be captured here: C:/Users/asvam/vivado projects/One_Hot_State_Encoding_Moore_Sequence_Detector/One_Hot_State_Encoding_Moore_Sequence_Detector.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun Nov 21 15:26:07 2021] Launched impl_1...
Run output will be captured here: C:/Users/asvam/vivado projects/One_Hot_State_Encoding_Moore_Sequence_Detector/One_Hot_State_Encoding_Moore_Sequence_Detector.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2487.746 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 2487.746 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 2487.746 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2487.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD lvcmos33 [get_ports [list clk]]
set_property IOSTANDARD lvcmos33 [get_ports [list in_seq]]
set_property IOSTANDARD lvcmos33 [get_ports [list out_detect]]
set_property IOSTANDARD lvcmos33 [get_ports [list rst]]
place_ports clk W5
place_ports in_seq R2
place_ports out_detect L1
place_ports rst T1
file mkdir {C:/Users/asvam/vivado projects/One_Hot_State_Encoding_Moore_Sequence_Detector/One_Hot_State_Encoding_Moore_Sequence_Detector.srcs/constrs_1/new}
close [ open {C:/Users/asvam/vivado projects/One_Hot_State_Encoding_Moore_Sequence_Detector/One_Hot_State_Encoding_Moore_Sequence_Detector.srcs/constrs_1/new/one_hot_moore_seq_det_xdc.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/asvam/vivado projects/One_Hot_State_Encoding_Moore_Sequence_Detector/One_Hot_State_Encoding_Moore_Sequence_Detector.srcs/constrs_1/new/one_hot_moore_seq_det_xdc.xdc}}
set_property target_constrs_file {C:/Users/asvam/vivado projects/One_Hot_State_Encoding_Moore_Sequence_Detector/One_Hot_State_Encoding_Moore_Sequence_Detector.srcs/constrs_1/new/one_hot_moore_seq_det_xdc.xdc} [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Nov 21 15:50:25 2021] Launched synth_1...
Run output will be captured here: C:/Users/asvam/vivado projects/One_Hot_State_Encoding_Moore_Sequence_Detector/One_Hot_State_Encoding_Moore_Sequence_Detector.runs/synth_1/runme.log
[Sun Nov 21 15:50:25 2021] Launched impl_1...
Run output will be captured here: C:/Users/asvam/vivado projects/One_Hot_State_Encoding_Moore_Sequence_Detector/One_Hot_State_Encoding_Moore_Sequence_Detector.runs/impl_1/runme.log
report_utilization -name utilization_1
close_sim
