

================================================================
== Vivado HLS Report for 'peak_detection'
================================================================
* Date:           Wed Mar 26 15:57:07 2025

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        FIRIn2Features
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.969|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+---------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Loop 1     |    ?|    ?|  6 ~ 446 |          -|          -|        ?|    no    |
        | + Loop 1.1  |    4|  443|         4|          -|          -| 1 ~ 110 |    no    |
        +-------------+-----+-----+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    152|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     132|    478|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|     25|    -|
|Register         |        -|      -|     133|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     265|    655|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |feature_extractorcud_U1  |feature_extractorcud  |        0|      0|  66|  239|    0|
    |feature_extractorcud_U2  |feature_extractorcud  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0| 132|  478|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_buffer_U  |peak_detection_bubkb  |        2|  0|   0|    0|   512|   32|     1|        16384|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                      |        2|  0|   0|    0|   512|   32|     1|        16384|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln42_fu_244_p2       |     +    |      0|  0|  10|          10|          10|
    |add_ln700_fu_184_p2      |     +    |      0|  0|  10|           1|          10|
    |add_ln891_fu_190_p2      |     +    |      0|  0|   9|           1|           9|
    |i_fu_441_p2              |     +    |      0|  0|   7|           7|           1|
    |ret_V_1_fu_258_p2        |     +    |      0|  0|  11|          10|          11|
    |ret_V_fu_253_p2          |     -    |      0|  0|  11|          11|          11|
    |sub_ln1372_1_fu_302_p2   |     -    |      0|  0|  11|           1|          11|
    |sub_ln1372_fu_288_p2     |     -    |      0|  0|   9|           1|           9|
    |and_ln43_1_fu_414_p2     |    and   |      0|  0|   1|           1|           1|
    |and_ln43_2_fu_424_p2     |    and   |      0|  0|   1|           1|           1|
    |and_ln43_3_fu_429_p2     |    and   |      0|  0|   1|           1|           1|
    |and_ln43_fu_409_p2       |    and   |      0|  0|   1|           1|           1|
    |ap_block_state2          |    and   |      0|  0|   1|           1|           1|
    |ap_block_state3          |    and   |      0|  0|   1|           1|           1|
    |tmp_nbreadreq_fu_90_p3   |    and   |      0|  0|   1|           1|           0|
    |icmp_ln40_fu_238_p2      |   icmp   |      0|  0|   3|           7|           6|
    |icmp_ln43_1_fu_228_p2    |   icmp   |      0|  0|   9|          23|           1|
    |icmp_ln43_2_fu_363_p2    |   icmp   |      0|  0|   4|           8|           2|
    |icmp_ln43_3_fu_369_p2    |   icmp   |      0|  0|   9|          23|           1|
    |icmp_ln43_4_fu_393_p2    |   icmp   |      0|  0|   4|           8|           2|
    |icmp_ln43_5_fu_399_p2    |   icmp   |      0|  0|   9|          23|           1|
    |icmp_ln43_fu_325_p2      |   icmp   |      0|  0|   4|           8|           2|
    |ap_block_state1          |    or    |      0|  0|   1|           1|           1|
    |or_ln43_1_fu_405_p2      |    or    |      0|  0|   1|           1|           1|
    |or_ln43_2_fu_420_p2      |    or    |      0|  0|   1|           1|           1|
    |or_ln43_3_fu_435_p2      |    or    |      0|  0|   1|           1|           1|
    |or_ln43_fu_331_p2        |    or    |      0|  0|   1|           1|           1|
    |buf_wr_ptr_V_fu_204_p3   |  select  |      0|  0|   9|           1|           1|
    |select_ln1372_fu_308_p3  |  select  |      0|  0|  11|           1|          11|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 152|         156|         110|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |   4|          7|    1|          7|
    |ap_done                    |   3|          2|    1|          2|
    |buf_buffer_address0        |   3|          3|    9|         27|
    |i_0_reg_153                |   3|          2|    7|         14|
    |in_V_TDATA_blk_n           |   3|          2|    1|          2|
    |peak_loc_stream_V_V_blk_n  |   3|          2|    1|          2|
    |real_start                 |   3|          2|    1|          2|
    |t_V_reg_142                |   3|          2|    9|         18|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  25|         22|   30|         74|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   6|   0|    6|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |bitcast_ln43_reg_472   |  32|   0|   32|          0|
    |buf_wr_ptr_V_reg_456   |   9|   0|    9|          0|
    |i_0_reg_153            |   7|   0|    7|          0|
    |icmp_ln40_reg_482      |   1|   0|    1|          0|
    |icmp_ln43_1_reg_477    |   1|   0|    1|          0|
    |icmp_ln43_2_reg_517    |   1|   0|    1|          0|
    |icmp_ln43_3_reg_522    |   1|   0|    1|          0|
    |icmp_ln43_4_reg_527    |   1|   0|    1|          0|
    |icmp_ln43_5_reg_532    |   1|   0|    1|          0|
    |or_ln43_reg_491        |   1|   0|    1|          0|
    |select_ln1372_reg_486  |  11|   0|   11|          0|
    |start_once_reg         |   1|   0|    1|          0|
    |t_V_reg_142            |   9|   0|    9|          0|
    |tmp_9_reg_450          |  32|   0|   32|          0|
    |tmp_V_1_reg_461        |   9|   0|   10|          1|
    |zext_ln215_reg_467     |   9|   0|   11|          2|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 133|   0|  136|          3|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |    peak_detection   | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |    peak_detection   | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |    peak_detection   | return value |
|start_full_n                |  in |    1| ap_ctrl_hs |    peak_detection   | return value |
|ap_done                     | out |    1| ap_ctrl_hs |    peak_detection   | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |    peak_detection   | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |    peak_detection   | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |    peak_detection   | return value |
|start_out                   | out |    1| ap_ctrl_hs |    peak_detection   | return value |
|start_write                 | out |    1| ap_ctrl_hs |    peak_detection   | return value |
|in_V_TDATA                  |  in |   32|    axis    |         in_V        |    pointer   |
|in_V_TVALID                 |  in |    1|    axis    |         in_V        |    pointer   |
|in_V_TREADY                 | out |    1|    axis    |         in_V        |    pointer   |
|peak_loc_stream_V_V_din     | out |   10|   ap_fifo  | peak_loc_stream_V_V |    pointer   |
|peak_loc_stream_V_V_full_n  |  in |    1|   ap_fifo  | peak_loc_stream_V_V |    pointer   |
|peak_loc_stream_V_V_write   | out |    1|   ap_fifo  | peak_loc_stream_V_V |    pointer   |
+----------------------------+-----+-----+------------+---------------------+--------------+

