{
    "hands_on_practices": [
        {
            "introduction": "A primary goal in replacing silicon dioxide with a high-κ dielectric is to increase the gate capacitance without suffering from excessive quantum mechanical tunneling. To compare different gate stack technologies on a common footing, the concept of Equivalent Oxide Thickness (EOT) is indispensable. This foundational practice guides you through calculating the EOT of a composite stack, treating the high-κ layer and the unavoidable interfacial layer as two capacitors in series, a core skill in modern semiconductor device engineering .",
            "id": "4281221",
            "problem": "A metal–oxide–semiconductor (MOS) gate stack consists of a high-permittivity (high-$\\kappa$) dielectric layer on top of a thin interfacial silicon dioxide (SiO$_2$) layer. The high-$\\kappa$ layer has relative permittivity $\\kappa_{\\mathrm{hk}} = 20$ and physical thickness $t_{\\mathrm{hk}} = 2\\,\\mathrm{nm}$, while the interfacial silicon dioxide layer has relative permittivity $\\kappa_{\\mathrm{SiO_2}} = 3.9$ and physical thickness $t_{\\mathrm{int}} = 0.5\\,\\mathrm{nm}$. Starting from the definition of capacitance per unit area for a parallel-plate dielectric, the rule for series combination of capacitors, and the definition of Effective Oxide Thickness (EOT) as the thickness of silicon dioxide that would yield the same capacitance per unit area as the composite stack, derive an expression for the EOT in terms of $\\kappa_{\\mathrm{hk}}$, $\\kappa_{\\mathrm{SiO_2}}$, $t_{\\mathrm{hk}}$, and $t_{\\mathrm{int}}$, and compute its value for the given parameters. Express the final answer in nanometers and round your answer to three significant figures.",
            "solution": "The problem is subjected to validation before proceeding with a solution.\n\n### Step 1: Extract Givens\n- A metal–oxide–semiconductor (MOS) gate stack comprises a high-permittivity (high-$\\kappa$) dielectric layer and an interfacial silicon dioxide (SiO$_2$) layer.\n- High-$\\kappa$ layer relative permittivity: $\\kappa_{\\mathrm{hk}} = 20$.\n- High-$\\kappa$ layer physical thickness: $t_{\\mathrm{hk}} = 2\\,\\mathrm{nm}$.\n- Interfacial SiO$_2$ layer relative permittivity: $\\kappa_{\\mathrm{SiO_2}} = 3.9$.\n- Interfacial SiO$_2$ layer physical thickness: $t_{\\mathrm{int}} = 0.5\\,\\mathrm{nm}$.\n- Definition of capacitance per unit area, $C'$, for a parallel-plate dielectric: $C' = \\frac{\\epsilon}{t}$, where $\\epsilon$ is the permittivity and $t$ is the thickness.\n- Rule for series combination of capacitors: The total inverse capacitance is the sum of the individual inverse capacitances.\n- Definition of Effective Oxide Thickness (EOT), denoted as $t_{\\mathrm{EOT}}$: The thickness of a hypothetical SiO$_2$ layer that would yield the same capacitance per unit area as the composite stack.\n- Required tasks:\n  1. Derive an expression for the EOT in terms of $\\kappa_{\\mathrm{hk}}$, $\\kappa_{\\mathrm{SiO_2}}$, $t_{\\mathrm{hk}}$, and $t_{\\mathrm{int}}$.\n  2. Compute the numerical value of EOT for the given parameters, expressed in nanometers and rounded to three significant figures.\n\n### Step 2: Validate Using Extracted Givens\n- **Scientifically Grounded**: The problem is based on fundamental principles of electromagnetism and solid-state physics, specifically the theory of capacitance and its application to modern MOS structures. The model of a gate stack as a series of capacitors is standard in semiconductor device physics. The given values for permittivities and thicknesses are realistic for contemporary nanoelectronic devices.\n- **Well-Posed**: The problem is clearly defined. It provides all necessary definitions, constants, and variables to derive a unique analytical expression and compute a numerical answer. The objective is unambiguous.\n- **Objective**: The problem is stated in precise, technical language, free from any subjectivity or opinion.\n- **Flaw Analysis**: The problem statement does not violate any fundamental scientific principles, is not based on false premises, is directly related to the specified field, is complete and internally consistent, involves physically realistic parameters, and is structured to have a unique, meaningful solution.\n\n### Step 3: Verdict and Action\nThe problem is deemed **valid**. A solution will be developed.\n\n### Solution Derivation\nThe capacitance per unit area, $C'$, of a single dielectric layer of thickness $t$ and relative permittivity $\\kappa$ is given by:\n$$\nC' = \\frac{\\epsilon}{t} = \\frac{\\kappa \\epsilon_0}{t}\n$$\nwhere $\\epsilon_0$ is the vacuum permittivity.\n\nThe MOS gate stack is modeled as two capacitors in series: one for the high-$\\kappa$ layer and one for the interfacial SiO$_2$ layer. Let their respective capacitances per unit area be $C'_{\\mathrm{hk}}$ and $C'_{\\mathrm{int}}$.\n\nFor the high-$\\kappa$ layer:\n$$\nC'_{\\mathrm{hk}} = \\frac{\\kappa_{\\mathrm{hk}} \\epsilon_0}{t_{\\mathrm{hk}}}\n$$\n\nFor the interfacial SiO$_2$ layer:\n$$\nC'_{\\mathrm{int}} = \\frac{\\kappa_{\\mathrm{SiO_2}} \\epsilon_0}{t_{\\mathrm{int}}}\n$$\n\nWhen capacitors are combined in series, the reciprocal of the total capacitance is the sum of the reciprocals of the individual capacitances. This principle applies directly to the capacitance per unit area. The total capacitance per unit area of the stack, $C'_{\\mathrm{stack}}$, is therefore given by:\n$$\n\\frac{1}{C'_{\\mathrm{stack}}} = \\frac{1}{C'_{\\mathrm{hk}}} + \\frac{1}{C'_{\\mathrm{int}}}\n$$\n\nSubstituting the expressions for $C'_{\\mathrm{hk}}$ and $C'_{\\mathrm{int}}$:\n$$\n\\frac{1}{C'_{\\mathrm{stack}}} = \\frac{t_{\\mathrm{hk}}}{\\kappa_{\\mathrm{hk}} \\epsilon_0} + \\frac{t_{\\mathrm{int}}}{\\kappa_{\\mathrm{SiO_2}} \\epsilon_0}\n$$\n\nFactoring out the term $\\frac{1}{\\epsilon_0}$:\n$$\n\\frac{1}{C'_{\\mathrm{stack}}} = \\frac{1}{\\epsilon_0} \\left( \\frac{t_{\\mathrm{hk}}}{\\kappa_{\\mathrm{hk}}} + \\frac{t_{\\mathrm{int}}}{\\kappa_{\\mathrm{SiO_2}}} \\right) \\quad (* )\n$$\n\nThe Effective Oxide Thickness, $t_{\\mathrm{EOT}}$, is defined as the thickness of a pure SiO$_2$ layer that would result in the same capacitance per unit area as the stack, $C'_{\\mathrm{stack}}$. Let this equivalent capacitance be $C'_{\\mathrm{eq}}$.\n$$\nC'_{\\mathrm{eq}} = \\frac{\\kappa_{\\mathrm{SiO_2}} \\epsilon_0}{t_{\\mathrm{EOT}}}\n$$\n\nBy definition, $C'_{\\mathrm{eq}} = C'_{\\mathrm{stack}}$. Therefore, their reciprocals are also equal:\n$$\n\\frac{1}{C'_{\\mathrm{eq}}} = \\frac{t_{\\mathrm{EOT}}}{\\kappa_{\\mathrm{SiO_2}} \\epsilon_0} = \\frac{1}{C'_{\\mathrm{stack}}} \\quad (**)\n$$\n\nTo derive the expression for $t_{\\mathrm{EOT}}$, we equate the right-hand sides of equations $(*)$ and $(**)$:\n$$\n\\frac{t_{\\mathrm{EOT}}}{\\kappa_{\\mathrm{SiO_2}} \\epsilon_0} = \\frac{1}{\\epsilon_0} \\left( \\frac{t_{\\mathrm{hk}}}{\\kappa_{\\mathrm{hk}}} + \\frac{t_{\\mathrm{int}}}{\\kappa_{\\mathrm{SiO_2}}} \\right)\n$$\n\nThe vacuum permittivity $\\epsilon_0$ cancels from both sides:\n$$\n\\frac{t_{\\mathrm{EOT}}}{\\kappa_{\\mathrm{SiO_2}}} = \\frac{t_{\\mathrm{hk}}}{\\kappa_{\\mathrm{hk}}} + \\frac{t_{\\mathrm{int}}}{\\kappa_{\\mathrm{SiO_2}}}\n$$\n\nSolving for $t_{\\mathrm{EOT}}$ by multiplying both sides by $\\kappa_{\\mathrm{SiO_2}}$:\n$$\nt_{\\mathrm{EOT}} = \\kappa_{\\mathrm{SiO_2}} \\left( \\frac{t_{\\mathrm{hk}}}{\\kappa_{\\mathrm{hk}}} + \\frac{t_{\\mathrm{int}}}{\\kappa_{\\mathrm{SiO_2}}} \\right)\n$$\n\nDistributing the $\\kappa_{\\mathrm{SiO_2}}$ term yields the final expression:\n$$\nt_{\\mathrm{EOT}} = \\left( \\frac{\\kappa_{\\mathrm{SiO_2}}}{\\kappa_{\\mathrm{hk}}} \\right) t_{\\mathrm{hk}} + t_{\\mathrm{int}}\n$$\nThis expression shows that the total EOT is the sum of the physical thickness of the interfacial layer and the equivalent oxide thickness of the high-$\\kappa$ layer.\n\n### Numerical Computation\nNow we substitute the given numerical values into the derived expression.\nGiven: $\\kappa_{\\mathrm{hk}} = 20$, $t_{\\mathrm{hk}} = 2\\,\\mathrm{nm}$, $\\kappa_{\\mathrm{SiO_2}} = 3.9$, and $t_{\\mathrm{int}} = 0.5\\,\\mathrm{nm}$.\n\n$$\nt_{\\mathrm{EOT}} = \\left( \\frac{3.9}{20} \\right) (2\\,\\mathrm{nm}) + 0.5\\,\\mathrm{nm}\n$$\n$$\nt_{\\mathrm{EOT}} = (0.195) \\times (2\\,\\mathrm{nm}) + 0.5\\,\\mathrm{nm}\n$$\n$$\nt_{\\mathrm{EOT}} = 0.39\\,\\mathrm{nm} + 0.5\\,\\mathrm{nm}\n$$\n$$\nt_{\\mathrm{EOT}} = 0.89\\,\\mathrm{nm}\n$$\n\nThe problem requires the answer to be rounded to three significant figures. To express $0.89$ with three significant figures, we write it as $0.890$.\nThe final value for the EOT is $0.890\\,\\mathrm{nm}$.",
            "answer": "$$\\boxed{0.890}$$"
        },
        {
            "introduction": "Beyond achieving a high capacitance, a successful gate dielectric must form a sufficiently large energy barrier to confine charge carriers within the transistor channel, thereby suppressing leakage current. This energy barrier is quantified by the band offset. This exercise provides a first-order estimation of the conduction band offset at a Si/HfO₂ interface using the idealized electron affinity rule, while also prompting a critical analysis of the model's limitations, such as the neglect of interface dipoles and non-abrupt junctions, which are crucial for understanding real-world device performance .",
            "id": "4281184",
            "problem": "A silicon (Si) channel is contacted by hafnium dioxide ($\\mathrm{HfO_2}$) as the gate dielectric in a metal–oxide–semiconductor (MOS) gate stack. Assume flat-band conditions (no band bending), a chemically abrupt interface with no interfacial layer, and vacuum-level alignment. The electron affinity $\\chi$ of a semiconductor is defined as the energy difference between the vacuum level and the conduction band minimum: $\\chi \\equiv E_{\\mathrm{vac}} - E_{C}$. For bulk silicon, take $\\chi_{\\mathrm{Si}} = 4.05\\,\\mathrm{eV}$. For bulk $\\mathrm{HfO_2}$, the conduction band minimum is located at $E_{C,\\mathrm{HfO_2}} = E_{\\mathrm{vac}} - 2.5\\,\\mathrm{eV}$. Using first-principles definitions of energy levels relative to the vacuum level, derive the conduction band offset $\\Delta E_{c}$ at the $\\mathrm{Si}/\\mathrm{HfO_2}$ interface, defined as the electron injection barrier from the silicon conduction band minimum into the hafnium dioxide conduction band minimum under the above assumptions. Express your final answer in electronvolts (eV). Provide the exact value with no rounding. In addition, in your derivation and analysis, explain the physical assumptions underlying the vacuum-level alignment approach and then critically discuss at least three limitations of using the electron affinity rule to predict band offsets in realistic high-permittivity (high-$\\kappa$) gate stacks.",
            "solution": "The problem requires the calculation of the conduction band offset, $\\Delta E_c$, at an idealized silicon ($\\mathrm{Si}$) / hafnium dioxide ($\\mathrm{HfO_2}$) interface and a critical discussion of the model's limitations. The calculation will be based on the electron affinity rule, which is a direct consequence of the specified assumption of vacuum-level alignment.\n\nFirst, we establish the energy levels of the individual bulk materials relative to the common vacuum level, $E_{\\mathrm{vac}}$. The vacuum level is defined as the energy of a stationary electron in a vacuum, just outside the material surface.\n\nThe electron affinity, $\\chi$, is defined as the energy required to move an electron from the bottom of the conduction band, $E_C$, to the vacuum level, $E_{\\mathrm{vac}}$. The problem provides this definition as:\n$$ \\chi \\equiv E_{\\mathrm{vac}} - E_{C} $$\nFrom this definition, we can express the conduction band minimum for any material in terms of its electron affinity:\n$$ E_{C} = E_{\\mathrm{vac}} - \\chi $$\n\nFor the silicon substrate, the given electron affinity is $\\chi_{\\mathrm{Si}} = 4.05\\,\\mathrm{eV}$. Therefore, the energy of the conduction band minimum in silicon, $E_{C, \\mathrm{Si}}$, is:\n$$ E_{C, \\mathrm{Si}} = E_{\\mathrm{vac}} - \\chi_{\\mathrm{Si}} = E_{\\mathrm{vac}} - 4.05\\,\\mathrm{eV} $$\n\nFor the hafnium dioxide dielectric, the problem directly provides the position of its conduction band minimum, $E_{C, \\mathrm{HfO_2}}$:\n$$ E_{C, \\mathrm{HfO_2}} = E_{\\mathrm{vac}} - 2.5\\,\\mathrm{eV} $$\nThis implies that the electron affinity of $\\mathrm{HfO_2}$ is $\\chi_{\\mathrm{HfO_2}} = 2.5\\,\\mathrm{eV}$.\n\nThe problem states to assume vacuum-level alignment. This is the central tenet of the electron affinity rule (also known as Anderson's rule). It postulates that when two different materials are brought into contact, their respective vacuum levels align to a single, continuous energy level across the interface. This assumption neglects any chemical interactions, charge transfer, or dipole formation at the interface that would cause a discontinuity in the vacuum level.\n\nThe conduction band offset, $\\Delta E_c$, is defined as the electron injection barrier from the silicon conduction band into the hafnium dioxide conduction band. Mathematically, this is the difference between the conduction band minima of the two materials at the interface:\n$$ \\Delta E_c = E_{C, \\mathrm{HfO_2}} - E_{C, \\mathrm{Si}} $$\n\nSubstituting the expressions for $E_{C, \\mathrm{Si}}$ and $E_{C, \\mathrm{HfO_2}}$:\n$$ \\Delta E_c = (E_{\\mathrm{vac}} - 2.5\\,\\mathrm{eV}) - (E_{\\mathrm{vac}} - \\chi_{\\mathrm{Si}}) $$\n\nThe vacuum level term, $E_{\\mathrm{vac}}$, cancels out, which is the direct mathematical consequence of the vacuum-level alignment assumption:\n$$ \\Delta E_c = \\chi_{\\mathrm{Si}} - 2.5\\,\\mathrm{eV} $$\n\nNow, we substitute the provided numerical value for the electron affinity of silicon, $\\chi_{\\mathrm{Si}} = 4.05\\,\\mathrm{eV}$:\n$$ \\Delta E_c = 4.05\\,\\mathrm{eV} - 2.5\\,\\mathrm{eV} = 1.55\\,\\mathrm{eV} $$\nThis value represents the energy barrier that an electron at the bottom of the silicon conduction band must overcome to enter the conduction band of the $\\mathrm{HfO_2}$ dielectric under these idealized conditions.\n\nThe second part of the problem asks for a critical discussion of the limitations of using the electron affinity rule for realistic high-$\\kappa$ gate stacks. The rule's underlying assumption of vacuum-level alignment by simply juxtaposing bulk properties is a significant oversimplification. Here are three major limitations:\n\n$1$. **Interface Dipole Formation:** The electron affinity rule completely neglects the effects of chemical bonding and charge redistribution at the intimate contact between two dissimilar materials. Differences in electronegativity between the atoms at the interface (e.g., between $\\mathrm{Si}$ and $\\mathrm{O}$, or $\\mathrm{Si}$ and $\\mathrm{Hf}$) lead to a net transfer of charge, forming an electric dipole layer. This dipole layer introduces a potential step, $\\Delta$, directly at the interface, which causes a rigid shift of the bands of one material relative to the other. Consequently, the vacuum level is not continuous but has a discontinuity equal to this potential step ($\\Delta E_{\\mathrm{vac}} = \\Delta \\neq 0$). The actual conduction band offset is then correctly expressed as $\\Delta E_c = (\\chi_{\\mathrm{Si}} - \\chi_{\\mathrm{HfO_2}}) - \\Delta$. The electron affinity rule incorrectly assumes $\\Delta=0$, which can lead to errors of several tenths of an electronvolt or more.\n\n$2$. **Formation of an Interfacial Layer (IL):** The problem assumes a chemically abrupt interface. In reality, depositing a high-$\\kappa$ oxide like $\\mathrm{HfO_2}$ directly onto silicon almost inevitably results in the formation of an unintentional interfacial layer, typically a silicate ($\\mathrm{HfSiO}_x$) or silicon oxide ($\\mathrm{SiO}_x$). This layer has a dielectric constant intermediate between $\\mathrm{Si}$ and $\\mathrm{HfO_2}$ and its own distinct band structure. Therefore, the interface is not a simple $\\mathrm{Si}/\\mathrm{HfO_2}$ junction but a more complex trilayer system, $\\mathrm{Si}/\\mathrm{SiO}_x/\\mathrm{HfO_2}$. The electron must now tunnel through or be thermally excited over two distinct barriers. The simple two-material model is structurally and electronically inadequate to describe this realistic scenario.\n\n$3$. **Interface States and Extrinsic Effects:** Real semiconductor-dielectric interfaces are not electronically perfect and contain a significant density of defects, such as dangling bonds, fixed charges, and charge traps. These defects create localized electronic states within the bandgap, known as interface states ($D_{it}$). Furthermore, the bulk high-$\\kappa$ material itself often contains a high density of charge traps. During device operation, these states can trap charge, modifying the electrostatic potential profile across the gate stack. This trapped charge alters the local electric field and can induce additional band bending, effectively changing the barrier height for carrier injection. The electron affinity rule is an intrinsic model based on perfect, defect-free bulk materials and cannot account for these extrinsic, process-dependent, and operation-dependent effects that are dominant in determining the performance and reliability of real devices.",
            "answer": "$$\n\\boxed{1.55}\n$$"
        },
        {
            "introduction": "The introduction of high-κ materials into gate stacks brought significant challenges, one of the most prominent being a higher density of electrically active defects, such as fixed charges ($Q_f$). These charges can profoundly alter a transistor's behavior by shifting its threshold voltage ($V_T$), a critical parameter for circuit operation. This hands-on problem illustrates how to derive and quantify the threshold voltage shift ($\\Delta V_T$) induced by a sheet of fixed charge at the dielectric-semiconductor interface, directly linking a material-level imperfection to a key device-level performance metric .",
            "id": "4281154",
            "problem": "An idealized one-dimensional metal–oxide–semiconductor (MOS) capacitor representative of a high relative permittivity (high-$\\kappa$) gate stack is formed by a hafnium oxide dielectric on $p$-type silicon. A sheet of immobile negative fixed charge is present at the dielectric/semiconductor interface, with sheet number density $N_{f} = 5.0 \\times 10^{12}\\ \\mathrm{cm^{-2}}$. The oxide capacitance per unit area is measured to be $C_{\\mathrm{ox}} = 2.0\\ \\mathrm{fF/\\mu m^{2}}$. Assume all other parameters (metal–semiconductor work function difference, depletion charge at threshold, and surface potential at threshold) are unchanged relative to an identical device without fixed charge. Interface traps are absent or do not respond on the relevant timescale, and the electrostatics are quasi-static.\n\nStarting from Gauss’s law and the electrostatic boundary condition for a sheet charge at a dielectric interface, derive the expression for the threshold voltage shift $\\Delta V_{T}$ induced by this fixed charge relative to the fixed-charge-free device. Then evaluate $\\Delta V_{T}$ numerically using the elementary charge $q = 1.602\\,176\\,634 \\times 10^{-19}\\ \\mathrm{C}$.\n\nExpress the final numerical result in volts. Round your answer to four significant figures.",
            "solution": "The problem requires the derivation and calculation of the threshold voltage shift, $\\Delta V_T$, in a metal-oxide-semiconductor (MOS) capacitor due to a sheet of fixed negative charge at the oxide-semiconductor interface.\n\nFirst, the validity of the problem is established.\nThe problem is scientifically grounded in the principles of semiconductor device physics, specifically the theory of MOS capacitors. All provided parameters, such as the fixed charge density $N_{f} = 5.0 \\times 10^{12}\\ \\mathrm{cm^{-2}}$ and the oxide capacitance per unit area $C_{\\mathrm{ox}} = 2.0\\ \\mathrm{fF/\\mu m^{2}}$, are physically plausible for high-$\\kappa$ gate stacks. The problem is well-posed, providing all necessary information and assumptions to arrive at a unique solution. The language is objective and the setup is internally consistent. Therefore, the problem is deemed valid and a solution will be formulated.\n\nThe derivation begins with the fundamental voltage balance equation for a MOS capacitor. The applied gate voltage, $V_G$, is distributed across the device, accounting for the work function difference between the metal and semiconductor, $\\Phi_{ms}$, the voltage drop across the oxide, $V_{ox}$, and the surface potential (voltage drop in the semiconductor), $\\phi_s$.\n$$V_G = \\Phi_{ms} + \\phi_s + V_{ox}$$\nThe voltage drop across the oxide, $V_{ox}$, depends on the electric field within the oxide, $E_{ox}$. According to Gauss's law, the electric displacement field in the oxide, $D_{ox} = \\epsilon_{ox} E_{ox}$, must terminate on all charges within the semiconductor, $Q_S$, and at the interface, $Q_f$. Let the coordinate system be defined with the semiconductor for $x > 0$ and the oxide for $-t_{ox} < x < 0$. The electric field is considered positive when pointing in the $+x$ direction. The total charge sheet density at and below the interface is $Q_S + Q_f$.\nApplying Gauss's law to a pillbox-shaped surface with one face in the oxide and the other in the neutral semiconductor bulk, we find:\n$$D_{ox} = \\epsilon_{ox} E_{ox} = -(Q_S + Q_f)$$\nThe negative sign indicates that a positive charge in the semiconductor/interface (e.g., holes in an accumulation layer for a $p$-type substrate) induces an electric field pointing in the $-x$ direction.\nThe voltage drop across the oxide of thickness $t_{ox}$ is $V_{ox} = E_{ox} t_{ox}$. Substituting for $E_{ox}$:\n$$V_{ox} = -\\frac{Q_S + Q_f}{\\epsilon_{ox}} t_{ox} = -\\frac{Q_S + Q_f}{C_{ox}}$$\nwhere $C_{ox} = \\frac{\\epsilon_{ox}}{t_{ox}}$ is the oxide capacitance per unit area.\n\nSubstituting this expression for $V_{ox}$ back into the gate voltage equation yields:\n$$V_G = \\Phi_{ms} + \\phi_s - \\frac{Q_S + Q_f}{C_{ox}}$$\nThis equation can be rearranged to highlight the effect of the fixed charge:\n$$V_G = \\left(\\Phi_{ms} - \\frac{Q_f}{C_{ox}}\\right) + \\phi_s - \\frac{Q_S}{C_{ox}}$$\nThe threshold voltage, $V_T$, is the specific gate voltage at which the semiconductor surface reaches the condition of strong inversion. This condition corresponds to a specific surface potential, $\\phi_s = \\phi_{s,inv}$, and a specific total charge in the semiconductor, $Q_S = Q_{S,inv}$. The semiconductor charge at threshold, $Q_{S,inv}$, is dominated by the depletion charge.\nThus, the threshold voltage of the device with fixed charge is:\n$$V_T = \\Phi_{ms} + \\phi_{s,inv} - \\frac{Q_{S,inv} + Q_f}{C_{ox}}$$\nFor an identical device without fixed charge ($Q_f = 0$), the threshold voltage, denoted as $V_{T,0}$, would be:\n$$V_{T,0} = \\Phi_{ms} + \\phi_{s,inv} - \\frac{Q_{S,inv}}{C_{ox}}$$\nThe problem states that $\\Phi_{ms}$, $\\phi_{s,inv}$, and the depletion charge at threshold (implying $Q_{S,inv}$) are unchanged. The threshold voltage shift, $\\Delta V_T$, is the difference between these two threshold voltages:\n$$\\Delta V_T = V_T - V_{T,0}$$\n$$\\Delta V_T = \\left(\\Phi_{ms} + \\phi_{s,inv} - \\frac{Q_{S,inv} + Q_f}{C_{ox}}\\right) - \\left(\\Phi_{ms} + \\phi_{s,inv} - \\frac{Q_{S,inv}}{C_{ox}}\\right)$$\n$$\\Delta V_T = -\\frac{Q_f}{C_{ox}}$$\nThe problem specifies a sheet of immobile *negative* fixed charge with a sheet number density $N_f$. The charge per unit area, $Q_f$, is therefore:\n$$Q_f = -q N_f$$\nwhere $q$ is the elementary charge.\nSubstituting this into the expression for $\\Delta V_T$:\n$$\\Delta V_T = -\\frac{(-q N_f)}{C_{ox}} = \\frac{q N_f}{C_{ox}}$$\nThis is the final symbolic expression for the threshold voltage shift. The positive sign indicates that a negative fixed charge at the interface increases the threshold voltage of a MOS capacitor on a $p$-type substrate, as a more positive gate voltage is required to overcome the repulsion of electrons and form the inversion layer.\n\nNow, we evaluate this expression numerically. The given values are:\n$N_{f} = 5.0 \\times 10^{12}\\ \\mathrm{cm^{-2}}$\n$C_{\\mathrm{ox}} = 2.0\\ \\mathrm{fF/\\mu m^{2}}$\n$q = 1.602\\,176\\,634 \\times 10^{-19}\\ \\mathrm{C}$\n\nThe units must be made consistent. We will convert $C_{\\mathrm{ox}}$ to $\\mathrm{F/cm^2}$:\n$1\\ \\mathrm{fF} = 10^{-15}\\ \\mathrm{F}$\n$1\\ \\mathrm{\\mu m} = 10^{-4}\\ \\mathrm{cm} \\implies 1\\ \\mathrm{\\mu m^2} = (10^{-4}\\ \\mathrm{cm})^2 = 10^{-8}\\ \\mathrm{cm^2}$\nSo, $C_{\\mathrm{ox}} = 2.0\\ \\frac{\\mathrm{fF}}{\\mathrm{\\mu m^2}} = 2.0 \\times \\frac{10^{-15}\\ \\mathrm{F}}{10^{-8}\\ \\mathrm{cm^2}} = 2.0 \\times 10^{-7}\\ \\mathrm{F/cm^2}$.\n\nNext, calculate the numerator, $q N_f$:\n$$q N_f = (1.602\\,176\\,634 \\times 10^{-19}\\ \\mathrm{C}) \\times (5.0 \\times 10^{12}\\ \\mathrm{cm^{-2}})$$\n$$q N_f = 8.010\\,883\\,17 \\times 10^{-7}\\ \\mathrm{C/cm^2}$$\n\nFinally, calculate $\\Delta V_T$:\n$$\\Delta V_T = \\frac{q N_f}{C_{ox}} = \\frac{8.010\\,883\\,17 \\times 10^{-7}\\ \\mathrm{C/cm^2}}{2.0 \\times 10^{-7}\\ \\mathrm{F/cm^2}}$$\n$$\\Delta V_T = \\frac{8.010\\,883\\,17}{2.0}\\ \\mathrm{V} = 4.005\\,441\\,585\\ \\mathrm{V}$$\nThe problem requires the result to be rounded to four significant figures.\n$$\\Delta V_T \\approx 4.005\\ \\mathrm{V}$$",
            "answer": "$$\\boxed{4.005}$$"
        }
    ]
}