// Seed: 2297749485
module module_0;
  integer [1 'b0 : -1] id_1;
  ;
  assign module_1.id_1 = 0;
  logic [1 'd0 : -1] id_2 = id_2#(.id_2(1));
endmodule
module module_1 (
    input  uwire id_0
    , id_5,
    input  tri1  id_1,
    output tri1  id_2,
    output tri   id_3
    , id_6
);
  wire id_7;
  wire id_8;
  module_0 modCall_1 ();
  xnor primCall (id_2, id_5, id_6, id_7, id_8);
endmodule
module module_2 (
    input  wire id_0,
    input  tri0 id_1
    , id_4,
    output wire id_2
);
  wire id_5;
  logic [-1  -  -1 : -1] id_6;
  ;
  parameter id_7 = 1;
  module_0 modCall_1 ();
  parameter id_8 = 1;
  tri id_9;
  parameter id_10 = 1;
  wire id_11;
  assign id_9 = 1'h0;
endmodule
