
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006733                       # Number of seconds simulated
sim_ticks                                  6733349500                       # Number of ticks simulated
final_tick                                 6733349500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 169119                       # Simulator instruction rate (inst/s)
host_op_rate                                   333709                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              106251131                       # Simulator tick rate (ticks/s)
host_mem_usage                                 662300                       # Number of bytes of host memory used
host_seconds                                    63.37                       # Real time elapsed on the host
sim_insts                                    10717426                       # Number of instructions simulated
sim_ops                                      21147787                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   6733349500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           35840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          150336                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              186176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        35840                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          35840                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              560                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2349                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2909                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            5322759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           22327075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               27649835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       5322759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           5322759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           5322759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          22327075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              27649835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       560.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2349.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001178250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 5871                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2909                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2909                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  186176                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   186176                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                335                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                153                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                160                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                140                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                138                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                133                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                194                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                187                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                144                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               163                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               175                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               164                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               232                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               238                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               216                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     6733269500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2909                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2655                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      198                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       44                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          332                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     554.602410                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    353.236308                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    411.079632                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            61     18.37%     18.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           60     18.07%     36.45% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           30      9.04%     45.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           14      4.22%     49.70% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           17      5.12%     54.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           11      3.31%     58.13% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            7      2.11%     60.24% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            8      2.41%     62.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          124     37.35%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           332                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        35840                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       150336                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 5322759.497334870510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 22327075.105785015970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          560                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2349                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     24469000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     72897500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     43694.64                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     31033.42                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      42822750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 97366500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    14545000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14720.78                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33470.78                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         27.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      27.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.22                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.22                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2567                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  88.24                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     2314633.72                       # Average gap between requests
system.mem_ctrl.pageHitRate                     88.24                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1192380                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    618585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 10281600                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          24585600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              22037340                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1807680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         84789210                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         30883200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1544870100                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1721065695                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             255.603202                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            6680291250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       3162500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       10400000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    6413947500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     80422250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       39459000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    185958250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1249500                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    641355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 10488660                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          22127040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              21435990                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1584000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         77143230                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         25579680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        1551560820                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              1711810275                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             254.228638                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            6681980750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       2696000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        9360000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    6446428000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     66614000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       39073500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    169178000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6733349500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2476379                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2476379                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             16961                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2034486                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  416926                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                905                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2034486                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1419609                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           614877                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3497                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6733349500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     3526501                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1912972                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           260                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            70                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   6733349500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6733349500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3897024                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           227                       # TLB misses on write requests
system.cpu.workload.numSyscalls                   197                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      6733349500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         13466700                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              54419                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       10858404                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2476379                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1836535                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      13351713                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   34302                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  157                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           906                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            5                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   3896846                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   214                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           13424351                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.594280                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.652265                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1237308      9.22%      9.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2971914     22.14%     31.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  9215129     68.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             13424351                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.183889                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.806315                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   630575                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                701906                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  11871384                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                203335                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  17151                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               21357604                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  17151                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   716178                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  154908                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4904                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  11951670                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                579540                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               21332043                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    10                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 136019                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1360                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 356348                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               23                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            25275274                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              52310703                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         30555225                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             90291                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              25075284                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   199990                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                207                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            206                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    296397                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              3535630                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1925285                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            341244                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            87548                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   21298892                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1536                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  21257492                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             12691                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          152640                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       175530                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            240                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      13424351                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.583502                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.634878                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1074237      8.00%      8.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3442736     25.65%     33.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8907378     66.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13424351                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    239      0.08%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2216      0.73%      0.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    948      0.31%      1.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   2722      0.89%      2.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  4552      1.49%      3.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      3.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      3.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      3.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      3.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      3.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      3.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      3.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      3.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      3.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      3.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      3.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      3.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      3.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      3.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      3.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      3.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      3.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      3.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 281333     92.26%     95.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 12941      4.24%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3617      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              15774720     74.21%     74.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  126      0.00%     74.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1332      0.01%     74.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 401      0.00%     74.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     74.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  374      0.00%     74.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4373      0.02%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 5716      0.03%     74.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7609      0.04%     74.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                9219      0.04%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3514378     16.53%     90.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1898825      8.93%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           17930      0.08%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          18686      0.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               21257492                       # Type of FU issued
system.cpu.iq.rate                           1.578523                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      304951                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014346                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           56113460                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          21377409                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     21157880                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              143517                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              75688                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        64560                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               21481970                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   76856                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           359120                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        17254                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        22966                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            15                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  17151                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   25031                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4747                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            21300428                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               3535630                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1925285                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1303                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     88                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4522                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             29                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          12418                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         4910                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                17328                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              21228078                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3526052                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             29414                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5438868                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2453847                       # Number of branches executed
system.cpu.iew.exec_stores                    1912816                       # Number of stores executed
system.cpu.iew.exec_rate                     1.576339                       # Inst execution rate
system.cpu.iew.wb_sent                       21225627                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      21222440                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  14491604                       # num instructions producing a value
system.cpu.iew.wb_consumers                  20524250                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.575920                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.706072                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          126772                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1296                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             17121                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     13405738                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.577518                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.665462                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1332859      9.94%      9.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2997971     22.36%     32.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9074908     67.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     13405738                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             10717426                       # Number of instructions committed
system.cpu.commit.committedOps               21147787                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5420695                       # Number of memory references committed
system.cpu.commit.loads                       3518376                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2451606                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      62294                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  21123340                       # Number of committed integer instructions.
system.cpu.commit.function_calls               407707                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         2639      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15696247     74.22%     74.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             124      0.00%     74.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1330      0.01%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            401      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            4152      0.02%     74.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            5304      0.03%     74.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            7136      0.03%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           9199      0.04%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3503138     16.57%     90.93% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1883698      8.91%     99.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        15238      0.07%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        18621      0.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          21147787                       # Class of committed instruction
system.cpu.commit.bw_lim_events               9074908                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     25605389                       # The number of ROB reads
system.cpu.rob.rob_writes                    42567731                       # The number of ROB writes
system.cpu.timesIdled                             403                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           42349                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    10717426                       # Number of Instructions Simulated
system.cpu.committedOps                      21147787                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.256524                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.256524                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.795846                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.795846                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 30391174                       # number of integer regfile reads
system.cpu.int_regfile_writes                16818563                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     83163                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    39775                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  10910030                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8307092                       # number of cc regfile writes
system.cpu.misc_regfile_reads                10650136                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6733349500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.128736                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5067670                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4755                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1065.756046                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            167500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.128736                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994392                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994392                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          364                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           96                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          40561523                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         40561523                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6733349500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      3164240                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3164240                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1898156                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1898156                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::.cpu.data          519                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           519                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::.cpu.data      5062396                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5062396                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5062915                       # number of overall hits
system.cpu.dcache.overall_hits::total         5062915                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2349                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2349                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         4318                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4318                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::.cpu.data           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::.cpu.data         6667                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6667                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6681                       # number of overall misses
system.cpu.dcache.overall_misses::total          6681                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     50231500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     50231500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    205154999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    205154999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    255386499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    255386499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    255386499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    255386499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3166589                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3166589                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1902474                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1902474                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          533                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          533                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5069063                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5069063                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5069596                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5069596                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000742                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000742                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002270                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002270                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.026266                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.026266                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001315                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001315                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001318                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001318                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21384.206045                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21384.206045                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47511.579203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47511.579203                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38306.059547                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38306.059547                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38225.789403                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38225.789403                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          444                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    63.428571                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4174                       # number of writebacks
system.cpu.dcache.writebacks::total              4174                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1919                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1919                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         1922                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1922                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1922                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1922                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          430                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          430                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4315                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4315                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4745                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4745                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4755                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4755                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     16631500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     16631500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    200666000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    200666000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       115000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       115000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    217297500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    217297500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    217412500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    217412500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002268                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002268                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018762                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018762                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000936                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000936                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000938                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000938                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38677.906977                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38677.906977                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46504.287370                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46504.287370                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        11500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45795.047418                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45795.047418                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45722.923239                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45722.923239                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4243                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6733349500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           358.877672                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3896771                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               563                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6921.440497                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   358.877672                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.700933                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.700933                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          154                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          273                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31175331                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31175331                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6733349500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      3896208                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3896208                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      3896208                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3896208                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3896208                       # number of overall hits
system.cpu.icache.overall_hits::total         3896208                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          638                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           638                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          638                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            638                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          638                       # number of overall misses
system.cpu.icache.overall_misses::total           638                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     57965000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     57965000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     57965000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     57965000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     57965000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     57965000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3896846                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3896846                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      3896846                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3896846                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3896846                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3896846                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000164                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000164                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000164                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000164                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000164                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000164                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 90854.231975                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 90854.231975                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 90854.231975                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 90854.231975                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 90854.231975                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 90854.231975                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           75                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           75                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           75                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           75                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           75                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          563                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          563                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          563                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          563                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          563                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          563                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52349500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52349500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52349500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52349500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52349500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52349500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000144                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000144                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000144                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000144                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000144                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000144                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92983.126110                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92983.126110                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92983.126110                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92983.126110                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92983.126110                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92983.126110                       # average overall mshr miss latency
system.cpu.icache.replacements                     82                       # number of replacements
system.l2bus.snoop_filter.tot_requests           9643                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         4329                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   6733349500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1003                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4174                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               156                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               4315                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              4315                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1003                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1208                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        13753                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   14961                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        36032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       571456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   607488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 5                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               5323                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001127                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.033558                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     5317     99.89%     99.89% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      0.11%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 5323                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             13169500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1407500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            11887500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   6733349500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2609.303588                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   9492                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2909                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.262977                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   369.855614                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2239.447973                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.090297                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.546740                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.637037                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2904                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          218                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2622                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                78845                       # Number of tag accesses
system.l2cache.tags.data_accesses               78845                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   6733349500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         4174                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         4174                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         2097                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             2097                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          309                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          312                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst               3                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            2406                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                2409                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              3                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           2406                       # number of overall hits
system.l2cache.overall_hits::total               2409                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data         2218                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           2218                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          560                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          131                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          691                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           560                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          2349                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2909                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          560                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         2349                       # number of overall misses
system.l2cache.overall_misses::total             2909                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    173219000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    173219000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     51470500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     12971500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     64442000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     51470500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    186190500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    237661000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     51470500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    186190500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    237661000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         4174                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         4174                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         4315                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         4315                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          563                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          440                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1003                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          563                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         4755                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            5318                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          563                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         4755                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           5318                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.514021                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.514021                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.994671                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.297727                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.688933                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.994671                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.494006                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.547010                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.994671                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.494006                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.547010                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 78096.934175                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 78096.934175                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 91911.607143                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 99019.083969                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 93259.044863                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 91911.607143                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 79263.729246                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 81698.521829                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 91911.607143                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 79263.729246                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 81698.521829                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data         2218                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         2218                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          560                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          131                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          691                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          560                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         2349                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2909                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          560                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         2349                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2909                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    168783000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    168783000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     50350500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     12709500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     63060000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     50350500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    181492500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    231843000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     50350500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    181492500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    231843000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.514021                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.514021                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.994671                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.297727                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.688933                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.994671                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.494006                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.547010                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.994671                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.494006                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.547010                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 76096.934175                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 76096.934175                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 89911.607143                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 97019.083969                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 91259.044863                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 89911.607143                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 77263.729246                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 79698.521829                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 89911.607143                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 77263.729246                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 79698.521829                       # average overall mshr miss latency
system.l2cache.replacements                         5                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2912                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            3                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   6733349500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 691                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 3                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               2218                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              2218                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            691                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         5821                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       186176                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2909                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2909    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2909                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1456000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             7272500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   6733349500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2611.486273                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2909                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2909                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   372.037253                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  2239.449020                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.011354                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.068343                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.079696                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2909                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          218                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         2627                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.088776                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                49453                       # Number of tag accesses
system.l3cache.tags.data_accesses               49453                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   6733349500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data         2218                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           2218                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          560                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          131                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          691                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           560                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          2349                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2909                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          560                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         2349                       # number of overall misses
system.l3cache.overall_misses::total             2909                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data    148821000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    148821000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     45310500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     11530500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     56841000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     45310500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    160351500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    205662000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     45310500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    160351500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    205662000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data         2218                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         2218                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          560                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          131                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          691                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          560                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         2349                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2909                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          560                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         2349                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2909                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 67096.934175                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 67096.934175                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 80911.607143                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 88019.083969                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 82259.044863                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 80911.607143                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 68263.729246                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 70698.521829                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 80911.607143                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 68263.729246                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 70698.521829                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data         2218                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         2218                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          560                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          131                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          691                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          560                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         2349                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2909                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          560                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         2349                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2909                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data    144385000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    144385000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     44190500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     11268500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     55459000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     44190500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    155653500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    199844000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     44190500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    155653500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    199844000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 65096.934175                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 65096.934175                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 78911.607143                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86019.083969                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 80259.044863                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 78911.607143                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 66263.729246                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 68698.521829                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 78911.607143                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 66263.729246                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 68698.521829                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2909                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   6733349500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                691                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2218                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2218                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           691                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         5818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         5818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       186176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       186176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  186176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2909                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2909    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2909                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1454500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            7935000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
