

================================================================
== Vitis HLS Report for 'fft_32pt_Pipeline_VITIS_LOOP_131_274'
================================================================
* Date:           Sun Aug 31 16:41:50 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_131_2  |        8|        8|         7|          2|          2|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    861|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     36|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    114|    -|
|Register         |        -|    -|     886|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     886|   1075|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_21_32_1_1_U347  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U348  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U349  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U350  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  36|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                             Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |TWIDDLE_IMAG_V_U  |fft_16pt_Pipeline_VITIS_LOOP_131_2_TWIDDLE_IMAG_V_ROM_AUTO_1R  |        1|  0|   0|    0|    64|   18|     1|         1152|
    |TWIDDLE_REAL_V_U  |fft_16pt_Pipeline_VITIS_LOOP_131_2_TWIDDLE_REAL_V_ROM_AUTO_1R  |        1|  0|   0|    0|    64|   18|     1|         1152|
    +------------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                                               |        2|  0|   0|    0|   128|   36|     2|         2304|
    +------------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln131_fu_352_p2    |         +|   0|  0|  10|           2|           1|
    |cpd_imag_V_fu_567_p2   |         +|   0|  0|  39|          32|          32|
    |cpd_real_V_fu_562_p2   |         +|   0|  0|  39|          32|          32|
    |o2_out_imag_V_4_d0     |         +|   0|  0|  39|          32|          32|
    |o2_out_imag_V_d1       |         +|   0|  0|  39|          32|          32|
    |o2_out_real_V_d0       |         +|   0|  0|  39|          32|          32|
    |o2_out_real_V_d1       |         +|   0|  0|  39|          32|          32|
    |ret_V_7_fu_520_p2      |         +|   0|  0|  55|          48|          48|
    |ret_V_9_fu_548_p2      |         +|   0|  0|  55|          48|          48|
    |cmd_imag_V_fu_577_p2   |         -|   0|  0|  39|          32|          32|
    |cmd_real_V_fu_572_p2   |         -|   0|  0|  39|          32|          32|
    |empty_55_fu_391_p2     |         -|   0|  0|  14|           6|           6|
    |o2_out_imag_V_4_d1     |         -|   0|  0|  39|          32|          32|
    |o2_out_imag_V_d0       |         -|   0|  0|  39|          32|          32|
    |o2_out_real_V_4_d0     |         -|   0|  0|  39|          32|          32|
    |o2_out_real_V_4_d1     |         -|   0|  0|  39|          32|          32|
    |ret_V_8_fu_534_p2      |         -|   0|  0|  55|          48|          48|
    |ret_V_fu_506_p2        |         -|   0|  0|  55|          48|          48|
    |icmp_ln131_fu_346_p2   |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln136_fu_403_p2   |      icmp|   0|  0|   8|           2|           1|
    |b_imag_V_13_fu_463_p3  |    select|   0|  0|  32|           1|          32|
    |b_imag_V_fu_414_p3     |    select|   0|  0|  32|           1|          32|
    |b_real_V_7_fu_458_p3   |    select|   0|  0|  32|           1|          32|
    |b_real_V_fu_408_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |xor_ln143_fu_615_p2    |       xor|   0|  0|   3|           2|           3|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 861|         595|         720|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |TWIDDLE_IMAG_V_address0           |  14|          3|    6|         18|
    |TWIDDLE_REAL_V_address0           |  14|          3|    6|         18|
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k                |   9|          2|    2|          4|
    |k_1_fu_88                         |   9|          2|    2|          4|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 114|         25|   23|         59|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |b_imag_V_13_reg_855               |  32|   0|   32|          0|
    |b_imag_V_reg_821                  |  32|   0|   32|          0|
    |b_real_V_7_reg_850                |  32|   0|   32|          0|
    |b_real_V_reg_816                  |  32|   0|   32|          0|
    |c_imag_V_reg_910                  |  32|   0|   32|          0|
    |c_real_V_reg_904                  |  32|   0|   32|          0|
    |cmd_imag_V_reg_954                |  32|   0|   32|          0|
    |cmd_real_V_reg_948                |  32|   0|   32|          0|
    |cpd_imag_V_reg_942                |  32|   0|   32|          0|
    |cpd_real_V_reg_936                |  32|   0|   32|          0|
    |empty_54_reg_776                  |   1|   0|    1|          0|
    |icmp_ln131_reg_772                |   1|   0|    1|          0|
    |icmp_ln131_reg_772_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln136_reg_810                |   1|   0|    1|          0|
    |k_1_fu_88                         |   2|   0|    2|          0|
    |k_reg_765                         |   2|   0|    2|          0|
    |mul_ln1347_3_reg_931              |  48|   0|   48|          0|
    |mul_ln1347_reg_875                |  48|   0|   48|          0|
    |mul_ln1348_3_reg_921              |  48|   0|   48|          0|
    |mul_ln1348_reg_865                |  48|   0|   48|          0|
    |mul_ln813_7_reg_870               |  48|   0|   48|          0|
    |mul_ln813_8_reg_916               |  48|   0|   48|          0|
    |mul_ln813_9_reg_926               |  48|   0|   48|          0|
    |mul_ln813_reg_860                 |  48|   0|   48|          0|
    |reg_330                           |  18|   0|   18|          0|
    |reg_334                           |  18|   0|   18|          0|
    |tmp_s_reg_785                     |   1|   0|    4|          3|
    |empty_54_reg_776                  |  64|  32|    1|          0|
    |k_reg_765                         |  64|  32|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 886|  64|  764|          3|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2394_p_din0        |  out|   18|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2394_p_din1        |  out|   32|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2394_p_dout0       |   in|   48|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2394_p_ce          |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2398_p_din0        |  out|   18|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2398_p_din1        |  out|   32|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2398_p_dout0       |   in|   48|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2398_p_ce          |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2402_p_din0        |  out|   18|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2402_p_din1        |  out|   32|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2402_p_dout0       |   in|   48|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2402_p_ce          |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2406_p_din0        |  out|   18|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2406_p_din1        |  out|   32|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2406_p_dout0       |   in|   48|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2406_p_ce          |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2410_p_din0        |  out|   18|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2410_p_din1        |  out|   32|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2410_p_dout0       |   in|   48|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2410_p_ce          |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2414_p_din0        |  out|   18|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2414_p_din1        |  out|   32|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2414_p_dout0       |   in|   48|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2414_p_ce          |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2418_p_din0        |  out|   18|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2418_p_din1        |  out|   32|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2418_p_dout0       |   in|   48|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2418_p_ce          |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2422_p_din0        |  out|   18|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2422_p_din1        |  out|   32|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2422_p_dout0       |   in|   48|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|grp_fu_2422_p_ce          |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_131_274|  return value|
|o2_out_imag_V_4_address0  |  out|    2|   ap_memory|                       o2_out_imag_V_4|         array|
|o2_out_imag_V_4_ce0       |  out|    1|   ap_memory|                       o2_out_imag_V_4|         array|
|o2_out_imag_V_4_we0       |  out|    1|   ap_memory|                       o2_out_imag_V_4|         array|
|o2_out_imag_V_4_d0        |  out|   32|   ap_memory|                       o2_out_imag_V_4|         array|
|o2_out_imag_V_4_address1  |  out|    2|   ap_memory|                       o2_out_imag_V_4|         array|
|o2_out_imag_V_4_ce1       |  out|    1|   ap_memory|                       o2_out_imag_V_4|         array|
|o2_out_imag_V_4_we1       |  out|    1|   ap_memory|                       o2_out_imag_V_4|         array|
|o2_out_imag_V_4_d1        |  out|   32|   ap_memory|                       o2_out_imag_V_4|         array|
|o2_out_imag_V_address0    |  out|    2|   ap_memory|                         o2_out_imag_V|         array|
|o2_out_imag_V_ce0         |  out|    1|   ap_memory|                         o2_out_imag_V|         array|
|o2_out_imag_V_we0         |  out|    1|   ap_memory|                         o2_out_imag_V|         array|
|o2_out_imag_V_d0          |  out|   32|   ap_memory|                         o2_out_imag_V|         array|
|o2_out_imag_V_address1    |  out|    2|   ap_memory|                         o2_out_imag_V|         array|
|o2_out_imag_V_ce1         |  out|    1|   ap_memory|                         o2_out_imag_V|         array|
|o2_out_imag_V_we1         |  out|    1|   ap_memory|                         o2_out_imag_V|         array|
|o2_out_imag_V_d1          |  out|   32|   ap_memory|                         o2_out_imag_V|         array|
|o2_out_real_V_4_address0  |  out|    2|   ap_memory|                       o2_out_real_V_4|         array|
|o2_out_real_V_4_ce0       |  out|    1|   ap_memory|                       o2_out_real_V_4|         array|
|o2_out_real_V_4_we0       |  out|    1|   ap_memory|                       o2_out_real_V_4|         array|
|o2_out_real_V_4_d0        |  out|   32|   ap_memory|                       o2_out_real_V_4|         array|
|o2_out_real_V_4_address1  |  out|    2|   ap_memory|                       o2_out_real_V_4|         array|
|o2_out_real_V_4_ce1       |  out|    1|   ap_memory|                       o2_out_real_V_4|         array|
|o2_out_real_V_4_we1       |  out|    1|   ap_memory|                       o2_out_real_V_4|         array|
|o2_out_real_V_4_d1        |  out|   32|   ap_memory|                       o2_out_real_V_4|         array|
|o2_out_real_V_address0    |  out|    2|   ap_memory|                         o2_out_real_V|         array|
|o2_out_real_V_ce0         |  out|    1|   ap_memory|                         o2_out_real_V|         array|
|o2_out_real_V_we0         |  out|    1|   ap_memory|                         o2_out_real_V|         array|
|o2_out_real_V_d0          |  out|   32|   ap_memory|                         o2_out_real_V|         array|
|o2_out_real_V_address1    |  out|    2|   ap_memory|                         o2_out_real_V|         array|
|o2_out_real_V_ce1         |  out|    1|   ap_memory|                         o2_out_real_V|         array|
|o2_out_real_V_we1         |  out|    1|   ap_memory|                         o2_out_real_V|         array|
|o2_out_real_V_d1          |  out|   32|   ap_memory|                         o2_out_real_V|         array|
|r_real_V_71               |   in|   32|     ap_none|                           r_real_V_71|        scalar|
|r_real_V_72               |   in|   32|     ap_none|                           r_real_V_72|        scalar|
|r_imag_V_81               |   in|   32|     ap_none|                           r_imag_V_81|        scalar|
|r_imag_V_82               |   in|   32|     ap_none|                           r_imag_V_82|        scalar|
|r_real_V_73               |   in|   32|     ap_none|                           r_real_V_73|        scalar|
|r_real_V_74               |   in|   32|     ap_none|                           r_real_V_74|        scalar|
|r_imag_V_83               |   in|   32|     ap_none|                           r_imag_V_83|        scalar|
|r_imag_V_84               |   in|   32|     ap_none|                           r_imag_V_84|        scalar|
|r_real_V_35               |   in|   32|     ap_none|                           r_real_V_35|        scalar|
|r_real_V_36               |   in|   32|     ap_none|                           r_real_V_36|        scalar|
|r_imag_V_40               |   in|   32|     ap_none|                           r_imag_V_40|        scalar|
|r_imag_V_42               |   in|   32|     ap_none|                           r_imag_V_42|        scalar|
|r_real_V_37               |   in|   32|     ap_none|                           r_real_V_37|        scalar|
|r_real_V_38               |   in|   32|     ap_none|                           r_real_V_38|        scalar|
|r_imag_V_43               |   in|   32|     ap_none|                           r_imag_V_43|        scalar|
|r_imag_V_44               |   in|   32|     ap_none|                           r_imag_V_44|        scalar|
+--------------------------+-----+-----+------------+--------------------------------------+--------------+

