# vsim -coverage -l cnt_halt_chk.log -c testbench -voptargs="+cover=bcesft" -assertdebug -do "coverage save -onexit cnt_halt_chk.ucdb; log -r /*;run -all" 
# Start time: 22:24:37 on Jan 04,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "timer_apb_if(fast)".
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.testbench(fast)
# coverage save -onexit cnt_halt_chk.ucdb
#  log -r /*
# run -all
# ===================================
# Test Case: Counter Halt Check
# ===================================
# 
# [Test ID 46] Counter halt and resume in debug mode
# ----------------------------------------
# t = 18000 [TB WRITE]: addr=0x0000 data=00000503 strb=1111
# ----------------------------------------
# t = 538000 [TB WRITE]: addr=0x001c data=00000001 strb=1111
# ----------------------------------------
# t = 558000 [TB READ]: addr=0x001c
# t = 569000 PASS: rdata = 00000003 at addr 0x001c is correct
# ----------------------------------------
# t = 578000 [TB READ]: addr=0x004
# ----------------------------------------
# t = 593000 [TB READ]: addr=0x008
# t = 604000 PASS: cnt = 0000000000000003 matches expect value
# ----------------------------------------
# t = 963000 [TB READ]: addr=0x004
# ----------------------------------------
# t = 978000 [TB READ]: addr=0x008
# t = 989000 PASS: cnt = 0000000000000003 matches expect value
# ----------------------------------------
# t = 998000 [TB WRITE]: addr=0x001c data=00000000 strb=1111
# ----------------------------------------
# t = 1018000 [TB READ]: addr=0x001c
# t = 1029000 PASS: rdata = 00000000 at addr 0x001c is correct
# ----------------------------------------
# t = 1198000 [TB READ]: addr=0x004
# ----------------------------------------
# t = 1213000 [TB READ]: addr=0x008
# t = 1224000 PASS: cnt = 0000000000000004 matches expect value
# 
# [Test ID 47] Counter not halted in normal mode
# ----------------------------------------
# t = 1248000 [TB WRITE]: addr=0x0000 data=00000403 strb=1111
# ----------------------------------------
# t = 1768000 [TB WRITE]: addr=0x001c data=00000001 strb=1111
# ----------------------------------------
# t = 1788000 [TB READ]: addr=0x004
# ----------------------------------------
# t = 1803000 [TB READ]: addr=0x008
# t = 1814000 PASS: cnt = 0000000000000006 matches expect value
# ----------------------------------------
# t = 2073000 [TB READ]: addr=0x004
# ----------------------------------------
# t = 2088000 [TB READ]: addr=0x008
# t = 2099000 PASS: cnt = 000000000000000a matches expect value
# ----------------------------------------
# t = 2108000 [TB READ]: addr=0x001c
# t = 2119000 PASS: rdata = 00000001 at addr 0x001c is correct
# ===================================
# TEST RESULT: PASSED
# ===================================
# ** Note: $finish    : ../tb/testbench.v(297)
#    Time: 3127500 ps  Iteration: 0  Instance: /testbench
# Saving coverage database on exit...
# End time: 22:24:37 on Jan 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
