<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - top/scr1_dmem_ahb.sv</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">top</a> - scr1_dmem_ahb.sv<span style="font-size: 80%;"> (source / <a href="scr1_dmem_ahb.sv.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryLo">71.5&nbsp;%</td>
            <td class="headerCovTableEntry">123</td>
            <td class="headerCovTableEntry">88</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2023-12-19 23:18:55</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : /// Copyright by Syntacore LLC Â© 2016-2021. See LICENSE for details</span>
<span id="L2"><span class="lineNum">       2</span>              : /// @file       &lt;scr1_dmem_ahb.sv&gt;</span>
<span id="L3"><span class="lineNum">       3</span>              : /// @brief      Data memory AHB bridge</span>
<span id="L4"><span class="lineNum">       4</span>              : ///</span>
<span id="L5"><span class="lineNum">       5</span>              : </span>
<span id="L6"><span class="lineNum">       6</span>              : `include &quot;scr1_ahb.svh&quot;</span>
<span id="L7"><span class="lineNum">       7</span>              : `include &quot;scr1_memif.svh&quot;</span>
<span id="L8"><span class="lineNum">       8</span>              : </span>
<span id="L9"><span class="lineNum">       9</span>              : module scr1_dmem_ahb (</span>
<span id="L10"><span class="lineNum">      10</span>              :     // Control Signals</span>
<span id="L11"><span class="lineNum">      11</span>              :     input   logic                           rst_n,</span>
<span id="L12"><span class="lineNum">      12</span>              :     input   logic                           clk,</span>
<span id="L13"><span class="lineNum">      13</span>              : </span>
<span id="L14"><span class="lineNum">      14</span>              :     // Core Interface</span>
<span id="L15"><span class="lineNum">      15</span>              :     output  logic                           dmem_req_ack,</span>
<span id="L16"><span class="lineNum">      16</span>              :     input   logic                           dmem_req,</span>
<span id="L17"><span class="lineNum">      17</span>              :     input   type_scr1_mem_cmd_e             dmem_cmd,</span>
<span id="L18"><span class="lineNum">      18</span>              :     input   type_scr1_mem_width_e           dmem_width,</span>
<span id="L19"><span class="lineNum">      19</span>              :     input   logic   [SCR1_AHB_WIDTH-1:0]    dmem_addr,</span>
<span id="L20"><span class="lineNum">      20</span>              :     input   logic   [SCR1_AHB_WIDTH-1:0]    dmem_wdata,</span>
<span id="L21"><span class="lineNum">      21</span>              :     output  logic   [SCR1_AHB_WIDTH-1:0]    dmem_rdata,</span>
<span id="L22"><span class="lineNum">      22</span>              :     output  type_scr1_mem_resp_e            dmem_resp,</span>
<span id="L23"><span class="lineNum">      23</span>              : </span>
<span id="L24"><span class="lineNum">      24</span>              :     // AHB Interface</span>
<span id="L25"><span class="lineNum">      25</span>              :     output  logic   [3:0]                   hprot,</span>
<span id="L26"><span class="lineNum">      26</span>              :     output  logic   [2:0]                   hburst,</span>
<span id="L27"><span class="lineNum">      27</span>              :     output  logic   [2:0]                   hsize,</span>
<span id="L28"><span class="lineNum">      28</span>              :     output  logic   [1:0]                   htrans,</span>
<span id="L29"><span class="lineNum">      29</span>              :     output  logic                           hmastlock,</span>
<span id="L30"><span class="lineNum">      30</span>              :     output  logic   [SCR1_AHB_WIDTH-1:0]    haddr,</span>
<span id="L31"><span class="lineNum">      31</span>              :     output  logic                           hwrite,</span>
<span id="L32"><span class="lineNum">      32</span>              :     output  logic   [SCR1_AHB_WIDTH-1:0]    hwdata,</span>
<span id="L33"><span class="lineNum">      33</span>              :     input   logic                           hready,</span>
<span id="L34"><span class="lineNum">      34</span>              :     input   logic   [SCR1_AHB_WIDTH-1:0]    hrdata,</span>
<span id="L35"><span class="lineNum">      35</span>              :     input   logic                           hresp</span>
<span id="L36"><span class="lineNum">      36</span>              : </span>
<span id="L37"><span class="lineNum">      37</span>              : );</span>
<span id="L38"><span class="lineNum">      38</span>              : </span>
<span id="L39"><span class="lineNum">      39</span>              : //-------------------------------------------------------------------------------</span>
<span id="L40"><span class="lineNum">      40</span>              : // Local Parameters</span>
<span id="L41"><span class="lineNum">      41</span>              : //-------------------------------------------------------------------------------</span>
<span id="L42"><span class="lineNum">      42</span>              : `ifndef SCR1_DMEM_AHB_OUT_BP</span>
<span id="L43"><span class="lineNum">      43</span>              : localparam  SCR1_FIFO_WIDTH = 2;</span>
<span id="L44"><span class="lineNum">      44</span>              : localparam  SCR1_FIFO_CNT_WIDTH = $clog2(SCR1_FIFO_WIDTH+1);</span>
<span id="L45"><span class="lineNum">      45</span>              : `endif // SCR1_DMEM_AHB_OUT_BP</span>
<span id="L46"><span class="lineNum">      46</span>              : </span>
<span id="L47"><span class="lineNum">      47</span>              : //-------------------------------------------------------------------------------</span>
<span id="L48"><span class="lineNum">      48</span>              : // Local type declaration</span>
<span id="L49"><span class="lineNum">      49</span>              : //-------------------------------------------------------------------------------</span>
<span id="L50"><span class="lineNum">      50</span>              : typedef enum logic {</span>
<span id="L51"><span class="lineNum">      51</span>              :     SCR1_FSM_ADDR = 1'b0,</span>
<span id="L52"><span class="lineNum">      52</span>              :     SCR1_FSM_DATA = 1'b1</span>
<span id="L53"><span class="lineNum">      53</span>              : `ifdef SCR1_XPROP_EN</span>
<span id="L54"><span class="lineNum">      54</span>              :     ,</span>
<span id="L55"><span class="lineNum">      55</span>              :     SCR1_FSM_ERR  = 1'bx</span>
<span id="L56"><span class="lineNum">      56</span>              : `endif // SCR1_XPROP_EN</span>
<span id="L57"><span class="lineNum">      57</span>              : } type_scr1_fsm_e;</span>
<span id="L58"><span class="lineNum">      58</span>              : </span>
<span id="L59"><span class="lineNum">      59</span>              : typedef struct packed {</span>
<span id="L60"><span class="lineNum">      60</span>              :     logic                           hwrite;</span>
<span id="L61"><span class="lineNum">      61</span>              :     logic   [2:0]                   hwidth;</span>
<span id="L62"><span class="lineNum">      62</span>              :     logic   [SCR1_AHB_WIDTH-1:0]    haddr;</span>
<span id="L63"><span class="lineNum">      63</span>              :     logic   [SCR1_AHB_WIDTH-1:0]    hwdata;</span>
<span id="L64"><span class="lineNum">      64</span>              : } type_scr1_req_fifo_s;</span>
<span id="L65"><span class="lineNum">      65</span>              : </span>
<span id="L66"><span class="lineNum">      66</span>              : typedef struct packed {</span>
<span id="L67"><span class="lineNum">      67</span>              :     logic   [2:0]                   hwidth;</span>
<span id="L68"><span class="lineNum">      68</span>              :     logic   [1:0]                   haddr;</span>
<span id="L69"><span class="lineNum">      69</span>              :     logic   [SCR1_AHB_WIDTH-1:0]    hwdata;</span>
<span id="L70"><span class="lineNum">      70</span>              : } type_scr1_data_fifo_s;</span>
<span id="L71"><span class="lineNum">      71</span>              : </span>
<span id="L72"><span class="lineNum">      72</span>              : typedef struct packed {</span>
<span id="L73"><span class="lineNum">      73</span>              :     logic                           hresp;</span>
<span id="L74"><span class="lineNum">      74</span>              :     logic   [2:0]                   hwidth;</span>
<span id="L75"><span class="lineNum">      75</span>              :     logic   [1:0]                   haddr;</span>
<span id="L76"><span class="lineNum">      76</span>              :     logic   [SCR1_AHB_WIDTH-1:0]    hrdata;</span>
<span id="L77"><span class="lineNum">      77</span>              : } type_scr1_resp_fifo_s;</span>
<span id="L78"><span class="lineNum">      78</span>              : </span>
<span id="L79"><span class="lineNum">      79</span>              : //-------------------------------------------------------------------------------</span>
<span id="L80"><span class="lineNum">      80</span>              : // Local functions</span>
<span id="L81"><span class="lineNum">      81</span>              : //-------------------------------------------------------------------------------</span>
<span id="L82"><span class="lineNum">      82</span> <span class="tlaGNC tlaBgGNC">      148466 : function automatic logic   [2:0] scr1_conv_mem2ahb_width (</span></span>
<span id="L83"><span class="lineNum">      83</span>              :     input   type_scr1_mem_width_e    dmem_width</span>
<span id="L84"><span class="lineNum">      84</span>              : );</span>
<span id="L85"><span class="lineNum">      85</span>              :     logic   [2:0]   tmp;</span>
<span id="L86"><span class="lineNum">      86</span> <span class="tlaGNC">       74233 : begin</span></span>
<span id="L87"><span class="lineNum">      87</span> <span class="tlaGNC">       74233 :     case (dmem_width)</span></span>
<span id="L88"><span class="lineNum">      88</span> <span class="tlaGNC">       74120 :         SCR1_MEM_WIDTH_BYTE : begin</span></span>
<span id="L89"><span class="lineNum">      89</span> <span class="tlaGNC">       37060 :             tmp = SCR1_HSIZE_8B;</span></span>
<span id="L90"><span class="lineNum">      90</span>              :         end</span>
<span id="L91"><span class="lineNum">      91</span> <span class="tlaGNC">         788 :         SCR1_MEM_WIDTH_HWORD : begin</span></span>
<span id="L92"><span class="lineNum">      92</span> <span class="tlaGNC">         394 :             tmp = SCR1_HSIZE_16B;</span></span>
<span id="L93"><span class="lineNum">      93</span>              :         end</span>
<span id="L94"><span class="lineNum">      94</span> <span class="tlaGNC">       73558 :         SCR1_MEM_WIDTH_WORD : begin</span></span>
<span id="L95"><span class="lineNum">      95</span> <span class="tlaGNC">       36779 :             tmp = SCR1_HSIZE_32B;</span></span>
<span id="L96"><span class="lineNum">      96</span>              :         end</span>
<span id="L97"><span class="lineNum">      97</span> <span class="tlaUNC tlaBgUNC">           0 :         default : begin</span></span>
<span id="L98"><span class="lineNum">      98</span> <span class="tlaUNC">           0 :             tmp = SCR1_HSIZE_ERR;</span></span>
<span id="L99"><span class="lineNum">      99</span>              :         end</span>
<span id="L100"><span class="lineNum">     100</span>              :     endcase</span>
<span id="L101"><span class="lineNum">     101</span> <span class="tlaGNC tlaBgGNC">       74233 :     return tmp;</span></span>
<span id="L102"><span class="lineNum">     102</span>              : end</span>
<span id="L103"><span class="lineNum">     103</span>              : endfunction : scr1_conv_mem2ahb_width</span>
<span id="L104"><span class="lineNum">     104</span>              : </span>
<span id="L105"><span class="lineNum">     105</span> <span class="tlaGNC">       85204 : function automatic logic[SCR1_AHB_WIDTH-1:0] scr1_conv_mem2ahb_wdata (</span></span>
<span id="L106"><span class="lineNum">     106</span>              :     input   logic   [1:0]                   dmem_addr,</span>
<span id="L107"><span class="lineNum">     107</span>              :     input   type_scr1_mem_width_e           dmem_width,</span>
<span id="L108"><span class="lineNum">     108</span>              :     input   logic   [SCR1_AHB_WIDTH-1:0]    dmem_wdata</span>
<span id="L109"><span class="lineNum">     109</span>              : );</span>
<span id="L110"><span class="lineNum">     110</span>              :     logic   [SCR1_AHB_WIDTH-1:0]  tmp;</span>
<span id="L111"><span class="lineNum">     111</span> <span class="tlaGNC">       42602 : begin</span></span>
<span id="L112"><span class="lineNum">     112</span>              : `ifdef SCR1_XPROP_EN</span>
<span id="L113"><span class="lineNum">     113</span>              :     tmp = 'x;</span>
<span id="L114"><span class="lineNum">     114</span>              : `else // SCR1_XPROP_EN</span>
<span id="L115"><span class="lineNum">     115</span> <span class="tlaGNC">       42602 :     tmp = '0;</span></span>
<span id="L116"><span class="lineNum">     116</span>              : `endif // SCR1_XPROP_EN</span>
<span id="L117"><span class="lineNum">     117</span> <span class="tlaGNC">       42602 :     case (dmem_width)</span></span>
<span id="L118"><span class="lineNum">     118</span> <span class="tlaGNC">       39272 :         SCR1_MEM_WIDTH_BYTE : begin</span></span>
<span id="L119"><span class="lineNum">     119</span> <span class="tlaGNC">       19636 :             case (dmem_addr)</span></span>
<span id="L120"><span class="lineNum">     120</span> <span class="tlaGNC">       39118 :                 2'b00 : begin</span></span>
<span id="L121"><span class="lineNum">     121</span> <span class="tlaGNC">       19559 :                     tmp[7:0]   = dmem_wdata[7:0];</span></span>
<span id="L122"><span class="lineNum">     122</span>              :                 end</span>
<span id="L123"><span class="lineNum">     123</span> <span class="tlaGNC">          48 :                 2'b01 : begin</span></span>
<span id="L124"><span class="lineNum">     124</span> <span class="tlaGNC">          24 :                     tmp[15:8]  = dmem_wdata[7:0];</span></span>
<span id="L125"><span class="lineNum">     125</span>              :                 end</span>
<span id="L126"><span class="lineNum">     126</span> <span class="tlaGNC">          52 :                 2'b10 : begin</span></span>
<span id="L127"><span class="lineNum">     127</span> <span class="tlaGNC">          26 :                     tmp[23:16] = dmem_wdata[7:0];</span></span>
<span id="L128"><span class="lineNum">     128</span>              :                 end</span>
<span id="L129"><span class="lineNum">     129</span> <span class="tlaGNC">          54 :                 2'b11 : begin</span></span>
<span id="L130"><span class="lineNum">     130</span> <span class="tlaGNC">          27 :                     tmp[31:24] = dmem_wdata[7:0];</span></span>
<span id="L131"><span class="lineNum">     131</span>              :                 end</span>
<span id="L132"><span class="lineNum">     132</span> <span class="tlaUNC tlaBgUNC">           0 :                 default : begin</span></span>
<span id="L133"><span class="lineNum">     133</span>              :                 end</span>
<span id="L134"><span class="lineNum">     134</span>              :             endcase</span>
<span id="L135"><span class="lineNum">     135</span>              :         end</span>
<span id="L136"><span class="lineNum">     136</span> <span class="tlaGNC tlaBgGNC">         358 :         SCR1_MEM_WIDTH_HWORD : begin</span></span>
<span id="L137"><span class="lineNum">     137</span> <span class="tlaGNC">         179 :             case (dmem_addr[1])</span></span>
<span id="L138"><span class="lineNum">     138</span> <span class="tlaGNC">         262 :                 1'b0 : begin</span></span>
<span id="L139"><span class="lineNum">     139</span> <span class="tlaGNC">         131 :                     tmp[15:0]  = dmem_wdata[15:0];</span></span>
<span id="L140"><span class="lineNum">     140</span>              :                 end</span>
<span id="L141"><span class="lineNum">     141</span> <span class="tlaGNC">          96 :                 1'b1 : begin</span></span>
<span id="L142"><span class="lineNum">     142</span> <span class="tlaGNC">          48 :                     tmp[31:16] = dmem_wdata[15:0];</span></span>
<span id="L143"><span class="lineNum">     143</span>              :                 end</span>
<span id="L144"><span class="lineNum">     144</span> <span class="tlaUNC tlaBgUNC">           0 :                 default : begin</span></span>
<span id="L145"><span class="lineNum">     145</span>              :                 end</span>
<span id="L146"><span class="lineNum">     146</span>              :             endcase</span>
<span id="L147"><span class="lineNum">     147</span>              :         end</span>
<span id="L148"><span class="lineNum">     148</span> <span class="tlaGNC tlaBgGNC">       45574 :         SCR1_MEM_WIDTH_WORD : begin</span></span>
<span id="L149"><span class="lineNum">     149</span> <span class="tlaGNC">       22787 :             tmp = dmem_wdata;</span></span>
<span id="L150"><span class="lineNum">     150</span>              :         end</span>
<span id="L151"><span class="lineNum">     151</span> <span class="tlaUNC tlaBgUNC">           0 :         default : begin</span></span>
<span id="L152"><span class="lineNum">     152</span>              :         end</span>
<span id="L153"><span class="lineNum">     153</span>              :     endcase</span>
<span id="L154"><span class="lineNum">     154</span> <span class="tlaGNC tlaBgGNC">       42602 :     return tmp;</span></span>
<span id="L155"><span class="lineNum">     155</span>              : end</span>
<span id="L156"><span class="lineNum">     156</span>              : endfunction : scr1_conv_mem2ahb_wdata</span>
<span id="L157"><span class="lineNum">     157</span>              : </span>
<span id="L158"><span class="lineNum">     158</span> <span class="tlaGNC">           2 : function automatic logic[SCR1_AHB_WIDTH-1:0] scr1_conv_ahb2mem_rdata (</span></span>
<span id="L159"><span class="lineNum">     159</span>              :     input   logic [2:0]                 hwidth,</span>
<span id="L160"><span class="lineNum">     160</span>              :     input   logic [1:0]                 haddr,</span>
<span id="L161"><span class="lineNum">     161</span>              :     input   logic [SCR1_AHB_WIDTH-1:0]  hrdata</span>
<span id="L162"><span class="lineNum">     162</span>              : );</span>
<span id="L163"><span class="lineNum">     163</span>              :     logic   [SCR1_AHB_WIDTH-1:0]  tmp;</span>
<span id="L164"><span class="lineNum">     164</span> <span class="tlaGNC">           1 : begin</span></span>
<span id="L165"><span class="lineNum">     165</span>              : `ifdef SCR1_XPROP_EN</span>
<span id="L166"><span class="lineNum">     166</span>              :     tmp = 'x;</span>
<span id="L167"><span class="lineNum">     167</span>              : `else // SCR1_XPROP_EN</span>
<span id="L168"><span class="lineNum">     168</span> <span class="tlaGNC">           1 :     tmp = '0;</span></span>
<span id="L169"><span class="lineNum">     169</span>              : `endif // SCR1_XPROP_EN</span>
<span id="L170"><span class="lineNum">     170</span> <span class="tlaGNC">           1 :     case (hwidth)</span></span>
<span id="L171"><span class="lineNum">     171</span> <span class="tlaGNC">     1822856 :         SCR1_HSIZE_8B : begin</span></span>
<span id="L172"><span class="lineNum">     172</span> <span class="tlaGNC">      911428 :             case (haddr)</span></span>
<span id="L173"><span class="lineNum">     173</span> <span class="tlaGNC">     1765388 :                 2'b00 : tmp[7:0] = hrdata[7:0];</span></span>
<span id="L174"><span class="lineNum">     174</span> <span class="tlaGNC">       18686 :                 2'b01 : tmp[7:0] = hrdata[15:8];</span></span>
<span id="L175"><span class="lineNum">     175</span> <span class="tlaGNC">       17912 :                 2'b10 : tmp[7:0] = hrdata[23:16];</span></span>
<span id="L176"><span class="lineNum">     176</span> <span class="tlaGNC">       20870 :                 2'b11 : tmp[7:0] = hrdata[31:24];</span></span>
<span id="L177"><span class="lineNum">     177</span> <span class="tlaUNC tlaBgUNC">           0 :                 default : begin</span></span>
<span id="L178"><span class="lineNum">     178</span>              :                 end</span>
<span id="L179"><span class="lineNum">     179</span>              :             endcase</span>
<span id="L180"><span class="lineNum">     180</span>              :         end</span>
<span id="L181"><span class="lineNum">     181</span> <span class="tlaGNC tlaBgGNC">       18034 :         SCR1_HSIZE_16B : begin</span></span>
<span id="L182"><span class="lineNum">     182</span> <span class="tlaGNC">        9017 :             case (haddr[1])</span></span>
<span id="L183"><span class="lineNum">     183</span> <span class="tlaGNC">        4080 :                 1'b0 : tmp[15:0] = hrdata[15:0];</span></span>
<span id="L184"><span class="lineNum">     184</span> <span class="tlaGNC">       13954 :                 1'b1 : tmp[15:0] = hrdata[31:16];</span></span>
<span id="L185"><span class="lineNum">     185</span> <span class="tlaUNC tlaBgUNC">           0 :                 default : begin</span></span>
<span id="L186"><span class="lineNum">     186</span>              :                 end</span>
<span id="L187"><span class="lineNum">     187</span>              :             endcase</span>
<span id="L188"><span class="lineNum">     188</span>              :         end</span>
<span id="L189"><span class="lineNum">     189</span> <span class="tlaGNC tlaBgGNC">      728104 :         SCR1_HSIZE_32B : begin</span></span>
<span id="L190"><span class="lineNum">     190</span> <span class="tlaGNC">      364052 :             tmp = hrdata;</span></span>
<span id="L191"><span class="lineNum">     191</span>              :         end</span>
<span id="L192"><span class="lineNum">     192</span> <span class="tlaUNC tlaBgUNC">           0 :         default : begin</span></span>
<span id="L193"><span class="lineNum">     193</span>              :         end</span>
<span id="L194"><span class="lineNum">     194</span>              :     endcase</span>
<span id="L195"><span class="lineNum">     195</span> <span class="tlaGNC tlaBgGNC">           1 :     return tmp;</span></span>
<span id="L196"><span class="lineNum">     196</span>              : end</span>
<span id="L197"><span class="lineNum">     197</span>              : endfunction : scr1_conv_ahb2mem_rdata</span>
<span id="L198"><span class="lineNum">     198</span>              : </span>
<span id="L199"><span class="lineNum">     199</span>              : //-------------------------------------------------------------------------------</span>
<span id="L200"><span class="lineNum">     200</span>              : // Local signal declaration</span>
<span id="L201"><span class="lineNum">     201</span>              : //-------------------------------------------------------------------------------</span>
<span id="L202"><span class="lineNum">     202</span>              : type_scr1_fsm_e                             fsm;</span>
<span id="L203"><span class="lineNum">     203</span>              : logic                                       req_fifo_rd;</span>
<span id="L204"><span class="lineNum">     204</span>              : logic                                       req_fifo_wr;</span>
<span id="L205"><span class="lineNum">     205</span>              : logic                                       req_fifo_up;</span>
<span id="L206"><span class="lineNum">     206</span>              : `ifdef SCR1_DMEM_AHB_OUT_BP</span>
<span id="L207"><span class="lineNum">     207</span>              : type_scr1_req_fifo_s                        req_fifo_new;</span>
<span id="L208"><span class="lineNum">     208</span>              : type_scr1_req_fifo_s                        req_fifo_r;</span>
<span id="L209"><span class="lineNum">     209</span>              : type_scr1_req_fifo_s [0:0]                  req_fifo;</span>
<span id="L210"><span class="lineNum">     210</span>              : `else // SCR1_DMEM_AHB_OUT_BP</span>
<span id="L211"><span class="lineNum">     211</span>              : type_scr1_req_fifo_s [0:SCR1_FIFO_WIDTH-1]  req_fifo;</span>
<span id="L212"><span class="lineNum">     212</span>              : type_scr1_req_fifo_s [0:SCR1_FIFO_WIDTH-1]  req_fifo_new;</span>
<span id="L213"><span class="lineNum">     213</span>              : logic       [SCR1_FIFO_CNT_WIDTH-1:0]       req_fifo_cnt;</span>
<span id="L214"><span class="lineNum">     214</span>              : logic       [SCR1_FIFO_CNT_WIDTH-1:0]       req_fifo_cnt_new;</span>
<span id="L215"><span class="lineNum">     215</span>              : `endif // SCR1_DMEM_AHB_OUT_BP</span>
<span id="L216"><span class="lineNum">     216</span>              : logic                                       req_fifo_empty;</span>
<span id="L217"><span class="lineNum">     217</span>              : logic                                       req_fifo_full;</span>
<span id="L218"><span class="lineNum">     218</span>              : </span>
<span id="L219"><span class="lineNum">     219</span>              : type_scr1_data_fifo_s                       data_fifo;</span>
<span id="L220"><span class="lineNum">     220</span>              : type_scr1_resp_fifo_s                       resp_fifo;</span>
<span id="L221"><span class="lineNum">     221</span>              : logic                                       resp_fifo_hready;</span>
<span id="L222"><span class="lineNum">     222</span>              : </span>
<span id="L223"><span class="lineNum">     223</span>              : //-------------------------------------------------------------------------------</span>
<span id="L224"><span class="lineNum">     224</span>              : // Interface to Core</span>
<span id="L225"><span class="lineNum">     225</span>              : //-------------------------------------------------------------------------------</span>
<span id="L226"><span class="lineNum">     226</span>              : assign dmem_req_ack = ~req_fifo_full;</span>
<span id="L227"><span class="lineNum">     227</span>              : assign req_fifo_wr  = ~req_fifo_full &amp; dmem_req;</span>
<span id="L228"><span class="lineNum">     228</span>              : </span>
<span id="L229"><span class="lineNum">     229</span>              : assign dmem_rdata = scr1_conv_ahb2mem_rdata(resp_fifo.hwidth, resp_fifo.haddr, resp_fifo.hrdata);</span>
<span id="L230"><span class="lineNum">     230</span>              : </span>
<span id="L231"><span class="lineNum">     231</span>              : assign dmem_resp = (resp_fifo_hready)</span>
<span id="L232"><span class="lineNum">     232</span>              :                     ? (resp_fifo.hresp == SCR1_HRESP_OKAY)</span>
<span id="L233"><span class="lineNum">     233</span>              :                         ? SCR1_MEM_RESP_RDY_OK</span>
<span id="L234"><span class="lineNum">     234</span>              :                         : SCR1_MEM_RESP_RDY_ER</span>
<span id="L235"><span class="lineNum">     235</span>              :                     : SCR1_MEM_RESP_NOTRDY ;</span>
<span id="L236"><span class="lineNum">     236</span>              : </span>
<span id="L237"><span class="lineNum">     237</span>              : //-------------------------------------------------------------------------------</span>
<span id="L238"><span class="lineNum">     238</span>              : // REQ_FIFO</span>
<span id="L239"><span class="lineNum">     239</span>              : //-------------------------------------------------------------------------------</span>
<span id="L240"><span class="lineNum">     240</span>              : `ifdef SCR1_DMEM_AHB_OUT_BP</span>
<span id="L241"><span class="lineNum">     241</span> <span class="tlaGNC">     2568992 : always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L242"><span class="lineNum">     242</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L243"><span class="lineNum">     243</span> <span class="tlaGNC">        1793 :         req_fifo_full &lt;= 1'b0;</span></span>
<span id="L244"><span class="lineNum">     244</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L245"><span class="lineNum">     245</span> <span class="tlaUNC tlaBgUNC">           0 :         if (~req_fifo_full) begin</span></span>
<span id="L246"><span class="lineNum">     246</span> <span class="tlaGNC tlaBgGNC">     1282703 :             req_fifo_full &lt;= dmem_req &amp; ~req_fifo_rd;</span></span>
<span id="L247"><span class="lineNum">     247</span> <span class="tlaUNC tlaBgUNC">           0 :         end else begin</span></span>
<span id="L248"><span class="lineNum">     248</span> <span class="tlaUNC">           0 :             req_fifo_full &lt;= ~req_fifo_rd;</span></span>
<span id="L249"><span class="lineNum">     249</span>              :         end</span>
<span id="L250"><span class="lineNum">     250</span>              :     end</span>
<span id="L251"><span class="lineNum">     251</span>              : end</span>
<span id="L252"><span class="lineNum">     252</span>              : assign req_fifo_empty = ~(req_fifo_full | dmem_req);</span>
<span id="L253"><span class="lineNum">     253</span>              : </span>
<span id="L254"><span class="lineNum">     254</span>              : assign req_fifo_up = ~req_fifo_rd &amp; req_fifo_wr;</span>
<span id="L255"><span class="lineNum">     255</span> <span class="tlaGNC tlaBgGNC">     2568546 : always_ff @(posedge clk) begin</span></span>
<span id="L256"><span class="lineNum">     256</span> <span class="tlaUNC tlaBgUNC">           0 :     if (req_fifo_up) begin</span></span>
<span id="L257"><span class="lineNum">     257</span> <span class="tlaUNC">           0 :         req_fifo_r &lt;= req_fifo_new;</span></span>
<span id="L258"><span class="lineNum">     258</span>              :     end</span>
<span id="L259"><span class="lineNum">     259</span>              : end</span>
<span id="L260"><span class="lineNum">     260</span>              : </span>
<span id="L261"><span class="lineNum">     261</span>              : assign req_fifo_new.hwrite = dmem_req ? (dmem_cmd == SCR1_MEM_CMD_WR)       : 1'b0;</span>
<span id="L262"><span class="lineNum">     262</span>              : assign req_fifo_new.hwidth = dmem_req ? scr1_conv_mem2ahb_width(dmem_width) : '0;</span>
<span id="L263"><span class="lineNum">     263</span>              : assign req_fifo_new.haddr  = dmem_req ? dmem_addr                           : '0;</span>
<span id="L264"><span class="lineNum">     264</span>              : assign req_fifo_new.hwdata = (dmem_req &amp; (dmem_cmd == SCR1_MEM_CMD_WR))</span>
<span id="L265"><span class="lineNum">     265</span>              :                                 ? scr1_conv_mem2ahb_wdata(dmem_addr[1:0], dmem_width, dmem_wdata)</span>
<span id="L266"><span class="lineNum">     266</span>              :                                 : '0;</span>
<span id="L267"><span class="lineNum">     267</span>              : assign req_fifo[0] = (req_fifo_full) ? req_fifo_r: req_fifo_new;</span>
<span id="L268"><span class="lineNum">     268</span>              : </span>
<span id="L269"><span class="lineNum">     269</span>              : `else // SCR1_DMEM_AHB_OUT_BP</span>
<span id="L270"><span class="lineNum">     270</span>              : always_comb begin</span>
<span id="L271"><span class="lineNum">     271</span>              :     req_fifo_up      = 1'b0;</span>
<span id="L272"><span class="lineNum">     272</span>              :     req_fifo_cnt_new = req_fifo_cnt;</span>
<span id="L273"><span class="lineNum">     273</span>              :     req_fifo_new     = req_fifo;</span>
<span id="L274"><span class="lineNum">     274</span>              :     case ({req_fifo_rd, req_fifo_wr})</span>
<span id="L275"><span class="lineNum">     275</span>              :         2'b00 : begin</span>
<span id="L276"><span class="lineNum">     276</span>              :             // nothing todo</span>
<span id="L277"><span class="lineNum">     277</span>              :         end</span>
<span id="L278"><span class="lineNum">     278</span>              :         2'b01: begin</span>
<span id="L279"><span class="lineNum">     279</span>              :             // FIFO write</span>
<span id="L280"><span class="lineNum">     280</span>              :             req_fifo_up = 1'b1;</span>
<span id="L281"><span class="lineNum">     281</span>              :             req_fifo_new[req_fifo_cnt].hwrite = (dmem_cmd == SCR1_MEM_CMD_WR);</span>
<span id="L282"><span class="lineNum">     282</span>              :             req_fifo_new[req_fifo_cnt].hwidth = scr1_conv_mem2ahb_width(dmem_width);</span>
<span id="L283"><span class="lineNum">     283</span>              :             req_fifo_new[req_fifo_cnt].haddr  = dmem_addr;</span>
<span id="L284"><span class="lineNum">     284</span>              :             req_fifo_new[req_fifo_cnt].hwdata = scr1_conv_mem2ahb_wdata(dmem_addr[1:0], dmem_width, dmem_wdata);</span>
<span id="L285"><span class="lineNum">     285</span>              :             req_fifo_cnt_new = req_fifo_cnt + 1'b1;</span>
<span id="L286"><span class="lineNum">     286</span>              :         end</span>
<span id="L287"><span class="lineNum">     287</span>              :         2'b10 : begin</span>
<span id="L288"><span class="lineNum">     288</span>              :             // FIFO read</span>
<span id="L289"><span class="lineNum">     289</span>              :             req_fifo_up = 1'b1;</span>
<span id="L290"><span class="lineNum">     290</span>              :             req_fifo_new[0] = req_fifo_new[1];</span>
<span id="L291"><span class="lineNum">     291</span>              :             req_fifo_new[1].hwrite = 1'b0;</span>
<span id="L292"><span class="lineNum">     292</span>              :             req_fifo_new[1].hwidth = SCR1_HSIZE_32B;</span>
<span id="L293"><span class="lineNum">     293</span>              : `ifdef SCR1_XPROP_EN</span>
<span id="L294"><span class="lineNum">     294</span>              :             req_fifo_new[1].haddr  = 'x;</span>
<span id="L295"><span class="lineNum">     295</span>              :             req_fifo_new[1].hwdata = 'x;</span>
<span id="L296"><span class="lineNum">     296</span>              : `endif // SCR1_XPROP_EN</span>
<span id="L297"><span class="lineNum">     297</span>              :             req_fifo_cnt_new = req_fifo_cnt - 1'b1;</span>
<span id="L298"><span class="lineNum">     298</span>              :         end</span>
<span id="L299"><span class="lineNum">     299</span>              :         2'b11 : begin</span>
<span id="L300"><span class="lineNum">     300</span>              :             // Read and Write FIFO. It is possible only when fifo_cnt = 1</span>
<span id="L301"><span class="lineNum">     301</span>              :             req_fifo_up = 1'b1;</span>
<span id="L302"><span class="lineNum">     302</span>              :             req_fifo_new[0].hwrite = (dmem_cmd == SCR1_MEM_CMD_WR);</span>
<span id="L303"><span class="lineNum">     303</span>              :             req_fifo_new[0].hwidth = scr1_conv_mem2ahb_width(dmem_width);</span>
<span id="L304"><span class="lineNum">     304</span>              :             req_fifo_new[0].haddr  = dmem_addr;</span>
<span id="L305"><span class="lineNum">     305</span>              :             req_fifo_new[0].hwdata = scr1_conv_mem2ahb_wdata(dmem_addr[1:0], dmem_width, dmem_wdata);</span>
<span id="L306"><span class="lineNum">     306</span>              :         end</span>
<span id="L307"><span class="lineNum">     307</span>              :         default : begin</span>
<span id="L308"><span class="lineNum">     308</span>              : `ifdef SCR1_XPROP_EN</span>
<span id="L309"><span class="lineNum">     309</span>              :             req_fifo_up      = 'x;</span>
<span id="L310"><span class="lineNum">     310</span>              :             req_fifo_cnt_new = 'x;</span>
<span id="L311"><span class="lineNum">     311</span>              :             req_fifo_new     = 'x;</span>
<span id="L312"><span class="lineNum">     312</span>              : `endif // SCR1_XPROP_EN</span>
<span id="L313"><span class="lineNum">     313</span>              :         end</span>
<span id="L314"><span class="lineNum">     314</span>              :     endcase</span>
<span id="L315"><span class="lineNum">     315</span>              : end</span>
<span id="L316"><span class="lineNum">     316</span>              : </span>
<span id="L317"><span class="lineNum">     317</span>              : always_ff @(negedge rst_n, posedge clk) begin</span>
<span id="L318"><span class="lineNum">     318</span>              :     if (~rst_n) begin</span>
<span id="L319"><span class="lineNum">     319</span>              :         req_fifo_cnt &lt;= '0;</span>
<span id="L320"><span class="lineNum">     320</span>              :     end else begin</span>
<span id="L321"><span class="lineNum">     321</span>              :         if (req_fifo_up) begin</span>
<span id="L322"><span class="lineNum">     322</span>              :             req_fifo_cnt &lt;= req_fifo_cnt_new;</span>
<span id="L323"><span class="lineNum">     323</span>              :         end</span>
<span id="L324"><span class="lineNum">     324</span>              :     end</span>
<span id="L325"><span class="lineNum">     325</span>              : end</span>
<span id="L326"><span class="lineNum">     326</span>              : assign req_fifo_full  = (req_fifo_cnt == SCR1_FIFO_WIDTH);</span>
<span id="L327"><span class="lineNum">     327</span>              : assign req_fifo_empty = ~(|req_fifo_cnt);</span>
<span id="L328"><span class="lineNum">     328</span>              : </span>
<span id="L329"><span class="lineNum">     329</span>              : always_ff @(posedge clk) begin</span>
<span id="L330"><span class="lineNum">     330</span>              :     if (req_fifo_up) begin</span>
<span id="L331"><span class="lineNum">     331</span>              :         req_fifo &lt;= req_fifo_new;</span>
<span id="L332"><span class="lineNum">     332</span>              :     end</span>
<span id="L333"><span class="lineNum">     333</span>              : end</span>
<span id="L334"><span class="lineNum">     334</span>              : `endif // SCR1_DMEM_AHB_OUT_BP</span>
<span id="L335"><span class="lineNum">     335</span>              : //-------------------------------------------------------------------------------</span>
<span id="L336"><span class="lineNum">     336</span>              : // FSM</span>
<span id="L337"><span class="lineNum">     337</span>              : //-------------------------------------------------------------------------------</span>
<span id="L338"><span class="lineNum">     338</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L339"><span class="lineNum">     339</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L340"><span class="lineNum">     340</span> <span class="tlaGNC">        1793 :         fsm &lt;= SCR1_FSM_ADDR;</span></span>
<span id="L341"><span class="lineNum">     341</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L342"><span class="lineNum">     342</span> <span class="tlaGNC">     1282703 :         case (fsm)</span></span>
<span id="L343"><span class="lineNum">     343</span> <span class="tlaGNC">     2416940 :             SCR1_FSM_ADDR : begin</span></span>
<span id="L344"><span class="lineNum">     344</span> <span class="tlaUNC tlaBgUNC">           0 :                 if (hready) begin</span></span>
<span id="L345"><span class="lineNum">     345</span> <span class="tlaGNC tlaBgGNC">     1208470 :                     fsm &lt;= (req_fifo_empty) ? SCR1_FSM_ADDR : SCR1_FSM_DATA;</span></span>
<span id="L346"><span class="lineNum">     346</span>              :                 end</span>
<span id="L347"><span class="lineNum">     347</span>              :             end</span>
<span id="L348"><span class="lineNum">     348</span> <span class="tlaGNC">      148466 :             SCR1_FSM_DATA : begin</span></span>
<span id="L349"><span class="lineNum">     349</span> <span class="tlaUNC tlaBgUNC">           0 :                 if (hready) begin</span></span>
<span id="L350"><span class="lineNum">     350</span> <span class="tlaUNC">           0 :                     if (hresp == SCR1_HRESP_OKAY) begin</span></span>
<span id="L351"><span class="lineNum">     351</span> <span class="tlaGNC tlaBgGNC">       74233 :                         fsm &lt;= (req_fifo_empty) ? SCR1_FSM_ADDR : SCR1_FSM_DATA;</span></span>
<span id="L352"><span class="lineNum">     352</span> <span class="tlaUNC tlaBgUNC">           0 :                     end else begin</span></span>
<span id="L353"><span class="lineNum">     353</span> <span class="tlaUNC">           0 :                         fsm &lt;= SCR1_FSM_ADDR;</span></span>
<span id="L354"><span class="lineNum">     354</span>              :                     end</span>
<span id="L355"><span class="lineNum">     355</span>              :                 end</span>
<span id="L356"><span class="lineNum">     356</span>              :             end</span>
<span id="L357"><span class="lineNum">     357</span> <span class="tlaUNC">           0 :             default : begin</span></span>
<span id="L358"><span class="lineNum">     358</span>              : `ifdef SCR1_XPROP_EN</span>
<span id="L359"><span class="lineNum">     359</span>              :                 fsm &lt;= SCR1_FSM_ERR;</span>
<span id="L360"><span class="lineNum">     360</span>              : `endif // SCR1_XPROP_EN</span>
<span id="L361"><span class="lineNum">     361</span>              :             end</span>
<span id="L362"><span class="lineNum">     362</span>              :         endcase</span>
<span id="L363"><span class="lineNum">     363</span>              :     end</span>
<span id="L364"><span class="lineNum">     364</span>              : end</span>
<span id="L365"><span class="lineNum">     365</span>              : </span>
<span id="L366"><span class="lineNum">     366</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L367"><span class="lineNum">     367</span> <span class="tlaGNC">           1 :     req_fifo_rd = 1'b0;</span></span>
<span id="L368"><span class="lineNum">     368</span> <span class="tlaGNC">           1 :     case (fsm)</span></span>
<span id="L369"><span class="lineNum">     369</span> <span class="tlaGNC">     2420528 :         SCR1_FSM_ADDR : begin</span></span>
<span id="L370"><span class="lineNum">     370</span> <span class="tlaGNC">           1 :             if (hready) begin</span></span>
<span id="L371"><span class="lineNum">     371</span> <span class="tlaGNC">     1210486 :                 req_fifo_rd = ~req_fifo_empty;</span></span>
<span id="L372"><span class="lineNum">     372</span>              :             end</span>
<span id="L373"><span class="lineNum">     373</span>              :         end</span>
<span id="L374"><span class="lineNum">     374</span> <span class="tlaGNC">      148466 :         SCR1_FSM_DATA : begin</span></span>
<span id="L375"><span class="lineNum">     375</span> <span class="tlaUNC tlaBgUNC">           0 :             if (hready) begin</span></span>
<span id="L376"><span class="lineNum">     376</span> <span class="tlaGNC tlaBgGNC">       74233 :                 req_fifo_rd = ~req_fifo_empty &amp; (hresp == SCR1_HRESP_OKAY);</span></span>
<span id="L377"><span class="lineNum">     377</span>              :             end</span>
<span id="L378"><span class="lineNum">     378</span>              :         end</span>
<span id="L379"><span class="lineNum">     379</span> <span class="tlaUNC tlaBgUNC">           0 :         default : begin</span></span>
<span id="L380"><span class="lineNum">     380</span> <span class="tlaUNC">           0 :             req_fifo_rd = 1'bx;</span></span>
<span id="L381"><span class="lineNum">     381</span>              :         end</span>
<span id="L382"><span class="lineNum">     382</span>              :     endcase</span>
<span id="L383"><span class="lineNum">     383</span>              : end</span>
<span id="L384"><span class="lineNum">     384</span>              : </span>
<span id="L385"><span class="lineNum">     385</span>              : //-------------------------------------------------------------------------------</span>
<span id="L386"><span class="lineNum">     386</span>              : // FIFO data</span>
<span id="L387"><span class="lineNum">     387</span>              : //-------------------------------------------------------------------------------</span>
<span id="L388"><span class="lineNum">     388</span> <span class="tlaGNC tlaBgGNC">     2568546 : always_ff @(posedge clk) begin</span></span>
<span id="L389"><span class="lineNum">     389</span> <span class="tlaGNC">     1284273 :     case (fsm)</span></span>
<span id="L390"><span class="lineNum">     390</span> <span class="tlaGNC">     2420080 :         SCR1_FSM_ADDR : begin</span></span>
<span id="L391"><span class="lineNum">     391</span> <span class="tlaGNC">      148466 :             if (~req_fifo_empty) begin</span></span>
<span id="L392"><span class="lineNum">     392</span> <span class="tlaGNC">       74233 :                 data_fifo.hwidth &lt;= req_fifo[0].hwidth;</span></span>
<span id="L393"><span class="lineNum">     393</span> <span class="tlaGNC">       74233 :                 data_fifo.haddr  &lt;= req_fifo[0].haddr[1:0];</span></span>
<span id="L394"><span class="lineNum">     394</span> <span class="tlaGNC">       74233 :                 data_fifo.hwdata &lt;= req_fifo[0].hwdata;</span></span>
<span id="L395"><span class="lineNum">     395</span>              :             end</span>
<span id="L396"><span class="lineNum">     396</span>              :         end</span>
<span id="L397"><span class="lineNum">     397</span> <span class="tlaGNC">      148466 :         SCR1_FSM_DATA : begin</span></span>
<span id="L398"><span class="lineNum">     398</span> <span class="tlaUNC tlaBgUNC">           0 :             if (hready) begin</span></span>
<span id="L399"><span class="lineNum">     399</span> <span class="tlaUNC">           0 :                 if (hresp == SCR1_HRESP_OKAY) begin</span></span>
<span id="L400"><span class="lineNum">     400</span> <span class="tlaUNC">           0 :                     if (~req_fifo_empty) begin</span></span>
<span id="L401"><span class="lineNum">     401</span> <span class="tlaUNC">           0 :                         data_fifo.hwidth &lt;= req_fifo[0].hwidth;</span></span>
<span id="L402"><span class="lineNum">     402</span> <span class="tlaUNC">           0 :                         data_fifo.haddr  &lt;= req_fifo[0].haddr[1:0];</span></span>
<span id="L403"><span class="lineNum">     403</span> <span class="tlaUNC">           0 :                         data_fifo.hwdata &lt;= req_fifo[0].hwdata;</span></span>
<span id="L404"><span class="lineNum">     404</span>              :                     end</span>
<span id="L405"><span class="lineNum">     405</span>              :                 end</span>
<span id="L406"><span class="lineNum">     406</span>              :             end</span>
<span id="L407"><span class="lineNum">     407</span>              :         end</span>
<span id="L408"><span class="lineNum">     408</span> <span class="tlaUNC">           0 :         default : begin</span></span>
<span id="L409"><span class="lineNum">     409</span>              :         end</span>
<span id="L410"><span class="lineNum">     410</span>              :     endcase</span>
<span id="L411"><span class="lineNum">     411</span>              : end</span>
<span id="L412"><span class="lineNum">     412</span>              : </span>
<span id="L413"><span class="lineNum">     413</span>              : //-------------------------------------------------------------------------------</span>
<span id="L414"><span class="lineNum">     414</span>              : // FIFO response</span>
<span id="L415"><span class="lineNum">     415</span>              : //-------------------------------------------------------------------------------</span>
<span id="L416"><span class="lineNum">     416</span>              : `ifdef SCR1_DMEM_AHB_IN_BP</span>
<span id="L417"><span class="lineNum">     417</span>              : assign resp_fifo_hready = (fsm == SCR1_FSM_DATA) ? hready : 1'b0;</span>
<span id="L418"><span class="lineNum">     418</span>              : assign resp_fifo.hresp  = hresp;</span>
<span id="L419"><span class="lineNum">     419</span>              : assign resp_fifo.hwidth = data_fifo.hwidth;</span>
<span id="L420"><span class="lineNum">     420</span>              : assign resp_fifo.haddr  = data_fifo.haddr;</span>
<span id="L421"><span class="lineNum">     421</span>              : assign resp_fifo.hrdata = hrdata;</span>
<span id="L422"><span class="lineNum">     422</span>              : `else // SCR1_DMEM_AHB_IN_BP</span>
<span id="L423"><span class="lineNum">     423</span>              : always_ff @(negedge rst_n, posedge clk) begin</span>
<span id="L424"><span class="lineNum">     424</span>              :     if (~rst_n) begin</span>
<span id="L425"><span class="lineNum">     425</span>              :         resp_fifo_hready &lt;= 1'b0;</span>
<span id="L426"><span class="lineNum">     426</span>              :     end else begin</span>
<span id="L427"><span class="lineNum">     427</span>              :         resp_fifo_hready &lt;= (fsm == SCR1_FSM_DATA) ? hready : 1'b0;</span>
<span id="L428"><span class="lineNum">     428</span>              :     end</span>
<span id="L429"><span class="lineNum">     429</span>              : end</span>
<span id="L430"><span class="lineNum">     430</span>              : </span>
<span id="L431"><span class="lineNum">     431</span>              : always_ff @(posedge clk) begin</span>
<span id="L432"><span class="lineNum">     432</span>              :     if (hready &amp; (fsm == SCR1_FSM_DATA)) begin</span>
<span id="L433"><span class="lineNum">     433</span>              :         resp_fifo.hresp  &lt;= hresp;</span>
<span id="L434"><span class="lineNum">     434</span>              :         resp_fifo.hwidth &lt;= data_fifo.hwidth;</span>
<span id="L435"><span class="lineNum">     435</span>              :         resp_fifo.haddr  &lt;= data_fifo.haddr;</span>
<span id="L436"><span class="lineNum">     436</span>              :         resp_fifo.hrdata &lt;= hrdata;</span>
<span id="L437"><span class="lineNum">     437</span>              :     end</span>
<span id="L438"><span class="lineNum">     438</span>              : end</span>
<span id="L439"><span class="lineNum">     439</span>              : `endif // SCR1_DMEM_AHB_IN_BP</span>
<span id="L440"><span class="lineNum">     440</span>              : </span>
<span id="L441"><span class="lineNum">     441</span>              : //-------------------------------------------------------------------------------</span>
<span id="L442"><span class="lineNum">     442</span>              : // Interface to AHB</span>
<span id="L443"><span class="lineNum">     443</span>              : //-------------------------------------------------------------------------------</span>
<span id="L444"><span class="lineNum">     444</span>              : assign hprot[SCR1_HPROT_DATA]  = 1'b1;</span>
<span id="L445"><span class="lineNum">     445</span>              : assign hprot[SCR1_HPROT_PRV]   = 1'b0;</span>
<span id="L446"><span class="lineNum">     446</span>              : assign hprot[SCR1_HPROT_BUF]   = 1'b0;</span>
<span id="L447"><span class="lineNum">     447</span>              : assign hprot[SCR1_HPROT_CACHE] = 1'b0;</span>
<span id="L448"><span class="lineNum">     448</span>              : </span>
<span id="L449"><span class="lineNum">     449</span>              : assign hburst       = SCR1_HBURST_SINGLE;</span>
<span id="L450"><span class="lineNum">     450</span>              : assign hsize        = req_fifo[0].hwidth;</span>
<span id="L451"><span class="lineNum">     451</span>              : assign hmastlock    = 1'b0;</span>
<span id="L452"><span class="lineNum">     452</span>              : </span>
<span id="L453"><span class="lineNum">     453</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L454"><span class="lineNum">     454</span> <span class="tlaGNC">           1 :     htrans = SCR1_HTRANS_IDLE;</span></span>
<span id="L455"><span class="lineNum">     455</span> <span class="tlaGNC">           1 :     case (fsm)</span></span>
<span id="L456"><span class="lineNum">     456</span> <span class="tlaGNC">     2420528 :         SCR1_FSM_ADDR : begin</span></span>
<span id="L457"><span class="lineNum">     457</span> <span class="tlaGNC">      148466 :             if (~req_fifo_empty) begin</span></span>
<span id="L458"><span class="lineNum">     458</span> <span class="tlaGNC">       74233 :                 htrans = SCR1_HTRANS_NONSEQ;</span></span>
<span id="L459"><span class="lineNum">     459</span>              :             end</span>
<span id="L460"><span class="lineNum">     460</span>              :         end</span>
<span id="L461"><span class="lineNum">     461</span> <span class="tlaGNC">      148466 :         SCR1_FSM_DATA : begin</span></span>
<span id="L462"><span class="lineNum">     462</span> <span class="tlaUNC tlaBgUNC">           0 :             if (hready) begin</span></span>
<span id="L463"><span class="lineNum">     463</span> <span class="tlaUNC">           0 :                 if (hresp == SCR1_HRESP_OKAY) begin</span></span>
<span id="L464"><span class="lineNum">     464</span> <span class="tlaUNC">           0 :                     if (~req_fifo_empty) begin</span></span>
<span id="L465"><span class="lineNum">     465</span> <span class="tlaUNC">           0 :                         htrans = SCR1_HTRANS_NONSEQ;</span></span>
<span id="L466"><span class="lineNum">     466</span>              :                     end</span>
<span id="L467"><span class="lineNum">     467</span>              :                 end</span>
<span id="L468"><span class="lineNum">     468</span>              :             end</span>
<span id="L469"><span class="lineNum">     469</span>              :         end</span>
<span id="L470"><span class="lineNum">     470</span> <span class="tlaUNC">           0 :         default : begin</span></span>
<span id="L471"><span class="lineNum">     471</span> <span class="tlaUNC">           0 :             htrans = SCR1_HTRANS_ERR;</span></span>
<span id="L472"><span class="lineNum">     472</span>              :         end</span>
<span id="L473"><span class="lineNum">     473</span>              :     endcase</span>
<span id="L474"><span class="lineNum">     474</span>              : end</span>
<span id="L475"><span class="lineNum">     475</span>              : </span>
<span id="L476"><span class="lineNum">     476</span>              : assign haddr  = req_fifo[0].haddr;</span>
<span id="L477"><span class="lineNum">     477</span>              : assign hwrite = req_fifo[0].hwrite;</span>
<span id="L478"><span class="lineNum">     478</span>              : assign hwdata = data_fifo.hwdata;</span>
<span id="L479"><span class="lineNum">     479</span>              : </span>
<span id="L480"><span class="lineNum">     480</span>              : endmodule : scr1_dmem_ahb</span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
