// Seed: 4027448126
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = id_2;
  assign module_1.id_0 = 0;
  uwire id_3;
  assign id_2 = id_3;
  assign id_2 = -1;
  wire id_4;
  always @(-1) $display(-1);
endmodule
module module_1 (
    output tri  id_0,
    input  tri1 id_1,
    output tri0 id_2
);
  for (id_4 = id_1; -1'b0 * id_1 & id_4; id_2 = 1) wire id_5;
  module_0 modCall_1 (id_5);
endmodule
module module_2 (
    output uwire id_0,
    output uwire id_1,
    input supply0 id_2,
    input tri0 id_3,
    input uwire id_4,
    id_31,
    output wor id_5,
    output wor id_6,
    input uwire id_7,
    output wire id_8,
    id_32,
    output tri0 id_9,
    input supply0 id_10,
    output tri1 id_11,
    input tri id_12,
    input supply1 id_13,
    input tri1 id_14,
    input supply0 id_15,
    input tri void id_16,
    output tri1 id_17,
    input tri1 id_18,
    input wand id_19,
    input uwire id_20,
    output supply0 void id_21,
    id_33,
    input tri1 id_22,
    input tri1 id_23,
    input wand id_24,
    input uwire id_25,
    input supply1 id_26,
    input uwire id_27,
    output tri id_28,
    input wand id_29
);
  assign id_9 = id_3;
  parameter integer id_34 = -1;
  assign id_17 = -1 ? 1 : 1 && id_23;
  module_0 modCall_1 (id_33);
  assign modCall_1.type_5 = 0;
  wire id_35;
endmodule
