$date
	Sun Jul 12 14:43:14 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_tb $end
$scope module FA1 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % s $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1%
1#
#20
1&
0#
1"
#30
1$
1'
0%
1#
#40
0$
0'
1%
0#
0"
1!
#50
1$
1'
0%
1#
#60
0'
0&
1(
0#
1"
#70
1%
1#
#80
