static T_1 F_1 ( int V_1 , void * V_2 )\r\n{\r\nunsigned V_3 = F_2 () ;\r\nvolatile unsigned * V_4 = & F_3 ( V_5 , V_3 ) ;\r\nunsigned V_6 , V_7 ;\r\ndo V_6 = * V_4 ;\r\nwhile ( F_4 ( V_4 , V_6 , 0 ) != V_6 );\r\nif ( ! V_6 ) return V_8 ;\r\nfor ( V_7 = 0 ; V_7 < V_9 ; V_7 ++ )\r\nif ( V_6 & ( 1U << V_7 ) )\r\nF_5 ( V_7 ) ;\r\nreturn V_10 ;\r\n}\r\nstatic void F_6 ( void )\r\n{\r\n}\r\nstatic void F_7 ( unsigned int V_11 )\r\n{\r\nstruct V_12 * V_13 ;\r\nunsigned V_7 , V_14 = 1 ;\r\nV_13 = F_8 ( NULL , NULL , L_1 ) ;\r\nif ( ! V_13 )\r\ngoto V_15;\r\nV_16 = F_9 ( V_13 , 0 ) ;\r\nV_17 = F_10 ( V_13 , 0 ) ;\r\nif ( ! V_16 || ! V_17 )\r\ngoto V_15;\r\nV_13 = F_8 ( NULL , NULL , L_2 ) ;\r\nif ( ! V_13 )\r\ngoto V_15;\r\nV_18 = F_10 ( V_13 , 0 ) ;\r\nif ( ! V_18 )\r\ngoto V_15;\r\nif ( F_11 ( V_16 , F_1 , V_19 ,\r\nL_3 , ( void * ) F_1 ) != 0 )\r\ngoto V_15;\r\nV_14 = V_11 ;\r\nV_15:\r\nfor ( V_7 = V_14 ; V_7 < V_20 ; V_7 ++ ) {\r\nF_12 ( V_7 , false ) ;\r\nF_13 ( V_7 , false ) ;\r\n}\r\n}\r\nstatic void F_14 ( unsigned int V_3 , unsigned long V_21 )\r\n{\r\nstruct V_12 * V_13 ;\r\nT_2 V_22 [ 2 ] ;\r\nvoid T_3 * V_23 , * V_24 ;\r\nif ( ! V_3 ) return;\r\nV_13 = F_15 ( V_3 , NULL ) ;\r\nif ( ! V_13 ) return;\r\nif ( F_16 ( V_13 , L_4 , V_22 , 2 ) ) return;\r\nV_23 = F_17 ( V_22 [ 0 ] , sizeof( T_2 ) ) ;\r\nV_24 = F_17 ( V_22 [ 1 ] , sizeof( T_2 ) ) ;\r\nF_18 ( V_21 , V_24 ) ;\r\nF_18 ( 1 , V_23 ) ;\r\nF_19 ( V_24 ) ;\r\nF_19 ( V_23 ) ;\r\nF_20 ( L_5 , V_3 ) ;\r\n}\r\nstatic unsigned int F_21 ( void )\r\n{\r\nreturn F_22 ( V_18 ) ;\r\n}\r\nstatic void F_23 ( unsigned int V_3 , unsigned int V_25 )\r\n{\r\nvolatile unsigned * V_4 ;\r\nunsigned V_26 ;\r\nunsigned long V_27 ;\r\nV_4 = & F_3 ( V_5 , V_3 ) ;\r\ndo V_26 = * V_4 ;\r\nwhile ( F_4 ( V_4 , V_26 , V_26 | ( 1U << V_25 ) ) != V_26 );\r\nV_27 = F_22 ( V_17 + V_3 ) ;\r\nF_18 ( V_27 | ( 1U << 28 ) , V_17 + V_3 ) ;\r\n}
